
Week 8 CubeMonitor.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000389c  08000198  08000198  00010198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000001f0  08003a38  08003a38  00013a38  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003c28  08003c28  00020014  2**0
                  CONTENTS
  4 .ARM          00000008  08003c28  08003c28  00013c28  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003c30  08003c30  00020014  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003c30  08003c30  00013c30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003c34  08003c34  00013c34  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000014  20000000  08003c38  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000006c  20000014  08003c4c  00020014  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000080  08003c4c  00020080  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020014  2**0
                  CONTENTS, READONLY
 12 .debug_info   00005ed6  00000000  00000000  00020044  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 0000114e  00000000  00000000  00025f1a  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 000005d8  00000000  00000000  00027068  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000540  00000000  00000000  00027640  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00014ffb  00000000  00000000  00027b80  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   00005083  00000000  00000000  0003cb7b  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    00084564  00000000  00000000  00041bfe  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000c6162  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001ab0  00000000  00000000  000c61e0  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000014 	.word	0x20000014
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08003a1c 	.word	0x08003a1c

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000018 	.word	0x20000018
 80001d4:	08003a1c 	.word	0x08003a1c

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000316:	f1a4 0401 	sub.w	r4, r4, #1
 800031a:	d1e9      	bne.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_d2iz>:
 8000a84:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a88:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a8c:	d215      	bcs.n	8000aba <__aeabi_d2iz+0x36>
 8000a8e:	d511      	bpl.n	8000ab4 <__aeabi_d2iz+0x30>
 8000a90:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a94:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a98:	d912      	bls.n	8000ac0 <__aeabi_d2iz+0x3c>
 8000a9a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a9e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aa6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	bf18      	it	ne
 8000ab0:	4240      	negne	r0, r0
 8000ab2:	4770      	bx	lr
 8000ab4:	f04f 0000 	mov.w	r0, #0
 8000ab8:	4770      	bx	lr
 8000aba:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000abe:	d105      	bne.n	8000acc <__aeabi_d2iz+0x48>
 8000ac0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ac4:	bf08      	it	eq
 8000ac6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000aca:	4770      	bx	lr
 8000acc:	f04f 0000 	mov.w	r0, #0
 8000ad0:	4770      	bx	lr
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_d2f>:
 8000ad4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ad8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000adc:	bf24      	itt	cs
 8000ade:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ae2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ae6:	d90d      	bls.n	8000b04 <__aeabi_d2f+0x30>
 8000ae8:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000aec:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000af0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000af4:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000af8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000afc:	bf08      	it	eq
 8000afe:	f020 0001 	biceq.w	r0, r0, #1
 8000b02:	4770      	bx	lr
 8000b04:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b08:	d121      	bne.n	8000b4e <__aeabi_d2f+0x7a>
 8000b0a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b0e:	bfbc      	itt	lt
 8000b10:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b14:	4770      	bxlt	lr
 8000b16:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b1a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b1e:	f1c2 0218 	rsb	r2, r2, #24
 8000b22:	f1c2 0c20 	rsb	ip, r2, #32
 8000b26:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b2a:	fa20 f002 	lsr.w	r0, r0, r2
 8000b2e:	bf18      	it	ne
 8000b30:	f040 0001 	orrne.w	r0, r0, #1
 8000b34:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b38:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b3c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b40:	ea40 000c 	orr.w	r0, r0, ip
 8000b44:	fa23 f302 	lsr.w	r3, r3, r2
 8000b48:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b4c:	e7cc      	b.n	8000ae8 <__aeabi_d2f+0x14>
 8000b4e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b52:	d107      	bne.n	8000b64 <__aeabi_d2f+0x90>
 8000b54:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b58:	bf1e      	ittt	ne
 8000b5a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b5e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b62:	4770      	bxne	lr
 8000b64:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b68:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b6c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b70:	4770      	bx	lr
 8000b72:	bf00      	nop

08000b74 <__aeabi_uldivmod>:
 8000b74:	b953      	cbnz	r3, 8000b8c <__aeabi_uldivmod+0x18>
 8000b76:	b94a      	cbnz	r2, 8000b8c <__aeabi_uldivmod+0x18>
 8000b78:	2900      	cmp	r1, #0
 8000b7a:	bf08      	it	eq
 8000b7c:	2800      	cmpeq	r0, #0
 8000b7e:	bf1c      	itt	ne
 8000b80:	f04f 31ff 	movne.w	r1, #4294967295
 8000b84:	f04f 30ff 	movne.w	r0, #4294967295
 8000b88:	f000 b972 	b.w	8000e70 <__aeabi_idiv0>
 8000b8c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b90:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b94:	f000 f806 	bl	8000ba4 <__udivmoddi4>
 8000b98:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b9c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ba0:	b004      	add	sp, #16
 8000ba2:	4770      	bx	lr

08000ba4 <__udivmoddi4>:
 8000ba4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ba8:	9e08      	ldr	r6, [sp, #32]
 8000baa:	4604      	mov	r4, r0
 8000bac:	4688      	mov	r8, r1
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d14b      	bne.n	8000c4a <__udivmoddi4+0xa6>
 8000bb2:	428a      	cmp	r2, r1
 8000bb4:	4615      	mov	r5, r2
 8000bb6:	d967      	bls.n	8000c88 <__udivmoddi4+0xe4>
 8000bb8:	fab2 f282 	clz	r2, r2
 8000bbc:	b14a      	cbz	r2, 8000bd2 <__udivmoddi4+0x2e>
 8000bbe:	f1c2 0720 	rsb	r7, r2, #32
 8000bc2:	fa01 f302 	lsl.w	r3, r1, r2
 8000bc6:	fa20 f707 	lsr.w	r7, r0, r7
 8000bca:	4095      	lsls	r5, r2
 8000bcc:	ea47 0803 	orr.w	r8, r7, r3
 8000bd0:	4094      	lsls	r4, r2
 8000bd2:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000bd6:	0c23      	lsrs	r3, r4, #16
 8000bd8:	fbb8 f7fe 	udiv	r7, r8, lr
 8000bdc:	fa1f fc85 	uxth.w	ip, r5
 8000be0:	fb0e 8817 	mls	r8, lr, r7, r8
 8000be4:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000be8:	fb07 f10c 	mul.w	r1, r7, ip
 8000bec:	4299      	cmp	r1, r3
 8000bee:	d909      	bls.n	8000c04 <__udivmoddi4+0x60>
 8000bf0:	18eb      	adds	r3, r5, r3
 8000bf2:	f107 30ff 	add.w	r0, r7, #4294967295
 8000bf6:	f080 811b 	bcs.w	8000e30 <__udivmoddi4+0x28c>
 8000bfa:	4299      	cmp	r1, r3
 8000bfc:	f240 8118 	bls.w	8000e30 <__udivmoddi4+0x28c>
 8000c00:	3f02      	subs	r7, #2
 8000c02:	442b      	add	r3, r5
 8000c04:	1a5b      	subs	r3, r3, r1
 8000c06:	b2a4      	uxth	r4, r4
 8000c08:	fbb3 f0fe 	udiv	r0, r3, lr
 8000c0c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000c10:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c14:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c18:	45a4      	cmp	ip, r4
 8000c1a:	d909      	bls.n	8000c30 <__udivmoddi4+0x8c>
 8000c1c:	192c      	adds	r4, r5, r4
 8000c1e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c22:	f080 8107 	bcs.w	8000e34 <__udivmoddi4+0x290>
 8000c26:	45a4      	cmp	ip, r4
 8000c28:	f240 8104 	bls.w	8000e34 <__udivmoddi4+0x290>
 8000c2c:	3802      	subs	r0, #2
 8000c2e:	442c      	add	r4, r5
 8000c30:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000c34:	eba4 040c 	sub.w	r4, r4, ip
 8000c38:	2700      	movs	r7, #0
 8000c3a:	b11e      	cbz	r6, 8000c44 <__udivmoddi4+0xa0>
 8000c3c:	40d4      	lsrs	r4, r2
 8000c3e:	2300      	movs	r3, #0
 8000c40:	e9c6 4300 	strd	r4, r3, [r6]
 8000c44:	4639      	mov	r1, r7
 8000c46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c4a:	428b      	cmp	r3, r1
 8000c4c:	d909      	bls.n	8000c62 <__udivmoddi4+0xbe>
 8000c4e:	2e00      	cmp	r6, #0
 8000c50:	f000 80eb 	beq.w	8000e2a <__udivmoddi4+0x286>
 8000c54:	2700      	movs	r7, #0
 8000c56:	e9c6 0100 	strd	r0, r1, [r6]
 8000c5a:	4638      	mov	r0, r7
 8000c5c:	4639      	mov	r1, r7
 8000c5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c62:	fab3 f783 	clz	r7, r3
 8000c66:	2f00      	cmp	r7, #0
 8000c68:	d147      	bne.n	8000cfa <__udivmoddi4+0x156>
 8000c6a:	428b      	cmp	r3, r1
 8000c6c:	d302      	bcc.n	8000c74 <__udivmoddi4+0xd0>
 8000c6e:	4282      	cmp	r2, r0
 8000c70:	f200 80fa 	bhi.w	8000e68 <__udivmoddi4+0x2c4>
 8000c74:	1a84      	subs	r4, r0, r2
 8000c76:	eb61 0303 	sbc.w	r3, r1, r3
 8000c7a:	2001      	movs	r0, #1
 8000c7c:	4698      	mov	r8, r3
 8000c7e:	2e00      	cmp	r6, #0
 8000c80:	d0e0      	beq.n	8000c44 <__udivmoddi4+0xa0>
 8000c82:	e9c6 4800 	strd	r4, r8, [r6]
 8000c86:	e7dd      	b.n	8000c44 <__udivmoddi4+0xa0>
 8000c88:	b902      	cbnz	r2, 8000c8c <__udivmoddi4+0xe8>
 8000c8a:	deff      	udf	#255	; 0xff
 8000c8c:	fab2 f282 	clz	r2, r2
 8000c90:	2a00      	cmp	r2, #0
 8000c92:	f040 808f 	bne.w	8000db4 <__udivmoddi4+0x210>
 8000c96:	1b49      	subs	r1, r1, r5
 8000c98:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000c9c:	fa1f f885 	uxth.w	r8, r5
 8000ca0:	2701      	movs	r7, #1
 8000ca2:	fbb1 fcfe 	udiv	ip, r1, lr
 8000ca6:	0c23      	lsrs	r3, r4, #16
 8000ca8:	fb0e 111c 	mls	r1, lr, ip, r1
 8000cac:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000cb0:	fb08 f10c 	mul.w	r1, r8, ip
 8000cb4:	4299      	cmp	r1, r3
 8000cb6:	d907      	bls.n	8000cc8 <__udivmoddi4+0x124>
 8000cb8:	18eb      	adds	r3, r5, r3
 8000cba:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000cbe:	d202      	bcs.n	8000cc6 <__udivmoddi4+0x122>
 8000cc0:	4299      	cmp	r1, r3
 8000cc2:	f200 80cd 	bhi.w	8000e60 <__udivmoddi4+0x2bc>
 8000cc6:	4684      	mov	ip, r0
 8000cc8:	1a59      	subs	r1, r3, r1
 8000cca:	b2a3      	uxth	r3, r4
 8000ccc:	fbb1 f0fe 	udiv	r0, r1, lr
 8000cd0:	fb0e 1410 	mls	r4, lr, r0, r1
 8000cd4:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000cd8:	fb08 f800 	mul.w	r8, r8, r0
 8000cdc:	45a0      	cmp	r8, r4
 8000cde:	d907      	bls.n	8000cf0 <__udivmoddi4+0x14c>
 8000ce0:	192c      	adds	r4, r5, r4
 8000ce2:	f100 33ff 	add.w	r3, r0, #4294967295
 8000ce6:	d202      	bcs.n	8000cee <__udivmoddi4+0x14a>
 8000ce8:	45a0      	cmp	r8, r4
 8000cea:	f200 80b6 	bhi.w	8000e5a <__udivmoddi4+0x2b6>
 8000cee:	4618      	mov	r0, r3
 8000cf0:	eba4 0408 	sub.w	r4, r4, r8
 8000cf4:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000cf8:	e79f      	b.n	8000c3a <__udivmoddi4+0x96>
 8000cfa:	f1c7 0c20 	rsb	ip, r7, #32
 8000cfe:	40bb      	lsls	r3, r7
 8000d00:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000d04:	ea4e 0e03 	orr.w	lr, lr, r3
 8000d08:	fa01 f407 	lsl.w	r4, r1, r7
 8000d0c:	fa20 f50c 	lsr.w	r5, r0, ip
 8000d10:	fa21 f30c 	lsr.w	r3, r1, ip
 8000d14:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000d18:	4325      	orrs	r5, r4
 8000d1a:	fbb3 f9f8 	udiv	r9, r3, r8
 8000d1e:	0c2c      	lsrs	r4, r5, #16
 8000d20:	fb08 3319 	mls	r3, r8, r9, r3
 8000d24:	fa1f fa8e 	uxth.w	sl, lr
 8000d28:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000d2c:	fb09 f40a 	mul.w	r4, r9, sl
 8000d30:	429c      	cmp	r4, r3
 8000d32:	fa02 f207 	lsl.w	r2, r2, r7
 8000d36:	fa00 f107 	lsl.w	r1, r0, r7
 8000d3a:	d90b      	bls.n	8000d54 <__udivmoddi4+0x1b0>
 8000d3c:	eb1e 0303 	adds.w	r3, lr, r3
 8000d40:	f109 30ff 	add.w	r0, r9, #4294967295
 8000d44:	f080 8087 	bcs.w	8000e56 <__udivmoddi4+0x2b2>
 8000d48:	429c      	cmp	r4, r3
 8000d4a:	f240 8084 	bls.w	8000e56 <__udivmoddi4+0x2b2>
 8000d4e:	f1a9 0902 	sub.w	r9, r9, #2
 8000d52:	4473      	add	r3, lr
 8000d54:	1b1b      	subs	r3, r3, r4
 8000d56:	b2ad      	uxth	r5, r5
 8000d58:	fbb3 f0f8 	udiv	r0, r3, r8
 8000d5c:	fb08 3310 	mls	r3, r8, r0, r3
 8000d60:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000d64:	fb00 fa0a 	mul.w	sl, r0, sl
 8000d68:	45a2      	cmp	sl, r4
 8000d6a:	d908      	bls.n	8000d7e <__udivmoddi4+0x1da>
 8000d6c:	eb1e 0404 	adds.w	r4, lr, r4
 8000d70:	f100 33ff 	add.w	r3, r0, #4294967295
 8000d74:	d26b      	bcs.n	8000e4e <__udivmoddi4+0x2aa>
 8000d76:	45a2      	cmp	sl, r4
 8000d78:	d969      	bls.n	8000e4e <__udivmoddi4+0x2aa>
 8000d7a:	3802      	subs	r0, #2
 8000d7c:	4474      	add	r4, lr
 8000d7e:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000d82:	fba0 8902 	umull	r8, r9, r0, r2
 8000d86:	eba4 040a 	sub.w	r4, r4, sl
 8000d8a:	454c      	cmp	r4, r9
 8000d8c:	46c2      	mov	sl, r8
 8000d8e:	464b      	mov	r3, r9
 8000d90:	d354      	bcc.n	8000e3c <__udivmoddi4+0x298>
 8000d92:	d051      	beq.n	8000e38 <__udivmoddi4+0x294>
 8000d94:	2e00      	cmp	r6, #0
 8000d96:	d069      	beq.n	8000e6c <__udivmoddi4+0x2c8>
 8000d98:	ebb1 050a 	subs.w	r5, r1, sl
 8000d9c:	eb64 0403 	sbc.w	r4, r4, r3
 8000da0:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000da4:	40fd      	lsrs	r5, r7
 8000da6:	40fc      	lsrs	r4, r7
 8000da8:	ea4c 0505 	orr.w	r5, ip, r5
 8000dac:	e9c6 5400 	strd	r5, r4, [r6]
 8000db0:	2700      	movs	r7, #0
 8000db2:	e747      	b.n	8000c44 <__udivmoddi4+0xa0>
 8000db4:	f1c2 0320 	rsb	r3, r2, #32
 8000db8:	fa20 f703 	lsr.w	r7, r0, r3
 8000dbc:	4095      	lsls	r5, r2
 8000dbe:	fa01 f002 	lsl.w	r0, r1, r2
 8000dc2:	fa21 f303 	lsr.w	r3, r1, r3
 8000dc6:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000dca:	4338      	orrs	r0, r7
 8000dcc:	0c01      	lsrs	r1, r0, #16
 8000dce:	fbb3 f7fe 	udiv	r7, r3, lr
 8000dd2:	fa1f f885 	uxth.w	r8, r5
 8000dd6:	fb0e 3317 	mls	r3, lr, r7, r3
 8000dda:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000dde:	fb07 f308 	mul.w	r3, r7, r8
 8000de2:	428b      	cmp	r3, r1
 8000de4:	fa04 f402 	lsl.w	r4, r4, r2
 8000de8:	d907      	bls.n	8000dfa <__udivmoddi4+0x256>
 8000dea:	1869      	adds	r1, r5, r1
 8000dec:	f107 3cff 	add.w	ip, r7, #4294967295
 8000df0:	d22f      	bcs.n	8000e52 <__udivmoddi4+0x2ae>
 8000df2:	428b      	cmp	r3, r1
 8000df4:	d92d      	bls.n	8000e52 <__udivmoddi4+0x2ae>
 8000df6:	3f02      	subs	r7, #2
 8000df8:	4429      	add	r1, r5
 8000dfa:	1acb      	subs	r3, r1, r3
 8000dfc:	b281      	uxth	r1, r0
 8000dfe:	fbb3 f0fe 	udiv	r0, r3, lr
 8000e02:	fb0e 3310 	mls	r3, lr, r0, r3
 8000e06:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e0a:	fb00 f308 	mul.w	r3, r0, r8
 8000e0e:	428b      	cmp	r3, r1
 8000e10:	d907      	bls.n	8000e22 <__udivmoddi4+0x27e>
 8000e12:	1869      	adds	r1, r5, r1
 8000e14:	f100 3cff 	add.w	ip, r0, #4294967295
 8000e18:	d217      	bcs.n	8000e4a <__udivmoddi4+0x2a6>
 8000e1a:	428b      	cmp	r3, r1
 8000e1c:	d915      	bls.n	8000e4a <__udivmoddi4+0x2a6>
 8000e1e:	3802      	subs	r0, #2
 8000e20:	4429      	add	r1, r5
 8000e22:	1ac9      	subs	r1, r1, r3
 8000e24:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000e28:	e73b      	b.n	8000ca2 <__udivmoddi4+0xfe>
 8000e2a:	4637      	mov	r7, r6
 8000e2c:	4630      	mov	r0, r6
 8000e2e:	e709      	b.n	8000c44 <__udivmoddi4+0xa0>
 8000e30:	4607      	mov	r7, r0
 8000e32:	e6e7      	b.n	8000c04 <__udivmoddi4+0x60>
 8000e34:	4618      	mov	r0, r3
 8000e36:	e6fb      	b.n	8000c30 <__udivmoddi4+0x8c>
 8000e38:	4541      	cmp	r1, r8
 8000e3a:	d2ab      	bcs.n	8000d94 <__udivmoddi4+0x1f0>
 8000e3c:	ebb8 0a02 	subs.w	sl, r8, r2
 8000e40:	eb69 020e 	sbc.w	r2, r9, lr
 8000e44:	3801      	subs	r0, #1
 8000e46:	4613      	mov	r3, r2
 8000e48:	e7a4      	b.n	8000d94 <__udivmoddi4+0x1f0>
 8000e4a:	4660      	mov	r0, ip
 8000e4c:	e7e9      	b.n	8000e22 <__udivmoddi4+0x27e>
 8000e4e:	4618      	mov	r0, r3
 8000e50:	e795      	b.n	8000d7e <__udivmoddi4+0x1da>
 8000e52:	4667      	mov	r7, ip
 8000e54:	e7d1      	b.n	8000dfa <__udivmoddi4+0x256>
 8000e56:	4681      	mov	r9, r0
 8000e58:	e77c      	b.n	8000d54 <__udivmoddi4+0x1b0>
 8000e5a:	3802      	subs	r0, #2
 8000e5c:	442c      	add	r4, r5
 8000e5e:	e747      	b.n	8000cf0 <__udivmoddi4+0x14c>
 8000e60:	f1ac 0c02 	sub.w	ip, ip, #2
 8000e64:	442b      	add	r3, r5
 8000e66:	e72f      	b.n	8000cc8 <__udivmoddi4+0x124>
 8000e68:	4638      	mov	r0, r7
 8000e6a:	e708      	b.n	8000c7e <__udivmoddi4+0xda>
 8000e6c:	4637      	mov	r7, r6
 8000e6e:	e6e9      	b.n	8000c44 <__udivmoddi4+0xa0>

08000e70 <__aeabi_idiv0>:
 8000e70:	4770      	bx	lr
 8000e72:	bf00      	nop
 8000e74:	0000      	movs	r0, r0
	...

08000e78 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000e78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000e7a:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000e7c:	f000 fa70 	bl	8001360 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000e80:	f000 f88c 	bl	8000f9c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000e84:	f000 f91e 	bl	80010c4 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8000e88:	f000 f8f2 	bl	8001070 <MX_USART2_UART_Init>
  {

    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if(HAL_GetTick()-timeStamp > 0)//Set Process @ 1kHz
 8000e8c:	f000 face 	bl	800142c <HAL_GetTick>
 8000e90:	4602      	mov	r2, r0
 8000e92:	4b3d      	ldr	r3, [pc, #244]	; (8000f88 <main+0x110>)
 8000e94:	681b      	ldr	r3, [r3, #0]
 8000e96:	429a      	cmp	r2, r3
 8000e98:	d0f8      	beq.n	8000e8c <main+0x14>
	  {
		  timeStamp = HAL_GetTick();
 8000e9a:	f000 fac7 	bl	800142c <HAL_GetTick>
 8000e9e:	4602      	mov	r2, r0
 8000ea0:	4b39      	ldr	r3, [pc, #228]	; (8000f88 <main+0x110>)
 8000ea2:	601a      	str	r2, [r3, #0]
		  AngleInput += ChangeRate;
 8000ea4:	4b39      	ldr	r3, [pc, #228]	; (8000f8c <main+0x114>)
 8000ea6:	ed93 7a00 	vldr	s14, [r3]
 8000eaa:	4b39      	ldr	r3, [pc, #228]	; (8000f90 <main+0x118>)
 8000eac:	edd3 7a00 	vldr	s15, [r3]
 8000eb0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000eb4:	4b35      	ldr	r3, [pc, #212]	; (8000f8c <main+0x114>)
 8000eb6:	edc3 7a00 	vstr	s15, [r3]
		  if (AngleInput > 2*M_PI)
 8000eba:	4b34      	ldr	r3, [pc, #208]	; (8000f8c <main+0x114>)
 8000ebc:	681b      	ldr	r3, [r3, #0]
 8000ebe:	4618      	mov	r0, r3
 8000ec0:	f7ff faee 	bl	80004a0 <__aeabi_f2d>
 8000ec4:	a32e      	add	r3, pc, #184	; (adr r3, 8000f80 <main+0x108>)
 8000ec6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000eca:	f7ff fdd1 	bl	8000a70 <__aeabi_dcmpgt>
 8000ece:	4603      	mov	r3, r0
 8000ed0:	2b00      	cmp	r3, #0
 8000ed2:	d013      	beq.n	8000efc <main+0x84>
		  {
			  AngleInput -= 2*M_PI;
 8000ed4:	4b2d      	ldr	r3, [pc, #180]	; (8000f8c <main+0x114>)
 8000ed6:	681b      	ldr	r3, [r3, #0]
 8000ed8:	4618      	mov	r0, r3
 8000eda:	f7ff fae1 	bl	80004a0 <__aeabi_f2d>
 8000ede:	a328      	add	r3, pc, #160	; (adr r3, 8000f80 <main+0x108>)
 8000ee0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000ee4:	f7ff f97c 	bl	80001e0 <__aeabi_dsub>
 8000ee8:	4603      	mov	r3, r0
 8000eea:	460c      	mov	r4, r1
 8000eec:	4618      	mov	r0, r3
 8000eee:	4621      	mov	r1, r4
 8000ef0:	f7ff fdf0 	bl	8000ad4 <__aeabi_d2f>
 8000ef4:	4602      	mov	r2, r0
 8000ef6:	4b25      	ldr	r3, [pc, #148]	; (8000f8c <main+0x114>)
 8000ef8:	601a      	str	r2, [r3, #0]
 8000efa:	e01a      	b.n	8000f32 <main+0xba>
		  }
		  else if (AngleInput < 0)
 8000efc:	4b23      	ldr	r3, [pc, #140]	; (8000f8c <main+0x114>)
 8000efe:	edd3 7a00 	vldr	s15, [r3]
 8000f02:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000f06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000f0a:	d512      	bpl.n	8000f32 <main+0xba>
		  {
			  AngleInput +=  2*M_PI;
 8000f0c:	4b1f      	ldr	r3, [pc, #124]	; (8000f8c <main+0x114>)
 8000f0e:	681b      	ldr	r3, [r3, #0]
 8000f10:	4618      	mov	r0, r3
 8000f12:	f7ff fac5 	bl	80004a0 <__aeabi_f2d>
 8000f16:	a31a      	add	r3, pc, #104	; (adr r3, 8000f80 <main+0x108>)
 8000f18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8000f1c:	f7ff f962 	bl	80001e4 <__adddf3>
 8000f20:	4603      	mov	r3, r0
 8000f22:	460c      	mov	r4, r1
 8000f24:	4618      	mov	r0, r3
 8000f26:	4621      	mov	r1, r4
 8000f28:	f7ff fdd4 	bl	8000ad4 <__aeabi_d2f>
 8000f2c:	4602      	mov	r2, r0
 8000f2e:	4b17      	ldr	r3, [pc, #92]	; (8000f8c <main+0x114>)
 8000f30:	601a      	str	r2, [r3, #0]
		  }
		  SineOutput = sin(AngleInput) * OutputAmp;
 8000f32:	4b16      	ldr	r3, [pc, #88]	; (8000f8c <main+0x114>)
 8000f34:	681b      	ldr	r3, [r3, #0]
 8000f36:	4618      	mov	r0, r3
 8000f38:	f7ff fab2 	bl	80004a0 <__aeabi_f2d>
 8000f3c:	4603      	mov	r3, r0
 8000f3e:	460c      	mov	r4, r1
 8000f40:	ec44 3b10 	vmov	d0, r3, r4
 8000f44:	f001 fd58 	bl	80029f8 <sin>
 8000f48:	ec56 5b10 	vmov	r5, r6, d0
 8000f4c:	4b11      	ldr	r3, [pc, #68]	; (8000f94 <main+0x11c>)
 8000f4e:	681b      	ldr	r3, [r3, #0]
 8000f50:	4618      	mov	r0, r3
 8000f52:	f7ff faa5 	bl	80004a0 <__aeabi_f2d>
 8000f56:	4603      	mov	r3, r0
 8000f58:	460c      	mov	r4, r1
 8000f5a:	461a      	mov	r2, r3
 8000f5c:	4623      	mov	r3, r4
 8000f5e:	4628      	mov	r0, r5
 8000f60:	4631      	mov	r1, r6
 8000f62:	f7ff faf5 	bl	8000550 <__aeabi_dmul>
 8000f66:	4603      	mov	r3, r0
 8000f68:	460c      	mov	r4, r1
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	4621      	mov	r1, r4
 8000f6e:	f7ff fdb1 	bl	8000ad4 <__aeabi_d2f>
 8000f72:	4602      	mov	r2, r0
 8000f74:	4b08      	ldr	r3, [pc, #32]	; (8000f98 <main+0x120>)
 8000f76:	601a      	str	r2, [r3, #0]
	  if(HAL_GetTick()-timeStamp > 0)//Set Process @ 1kHz
 8000f78:	e788      	b.n	8000e8c <main+0x14>
 8000f7a:	bf00      	nop
 8000f7c:	f3af 8000 	nop.w
 8000f80:	54442d18 	.word	0x54442d18
 8000f84:	401921fb 	.word	0x401921fb
 8000f88:	20000038 	.word	0x20000038
 8000f8c:	20000030 	.word	0x20000030
 8000f90:	20000000 	.word	0x20000000
 8000f94:	20000004 	.word	0x20000004
 8000f98:	20000034 	.word	0x20000034

08000f9c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000f9c:	b580      	push	{r7, lr}
 8000f9e:	b094      	sub	sp, #80	; 0x50
 8000fa0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000fa2:	f107 0320 	add.w	r3, r7, #32
 8000fa6:	2230      	movs	r2, #48	; 0x30
 8000fa8:	2100      	movs	r1, #0
 8000faa:	4618      	mov	r0, r3
 8000fac:	f001 fd1c 	bl	80029e8 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000fb0:	f107 030c 	add.w	r3, r7, #12
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	601a      	str	r2, [r3, #0]
 8000fb8:	605a      	str	r2, [r3, #4]
 8000fba:	609a      	str	r2, [r3, #8]
 8000fbc:	60da      	str	r2, [r3, #12]
 8000fbe:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000fc0:	2300      	movs	r3, #0
 8000fc2:	60bb      	str	r3, [r7, #8]
 8000fc4:	4b28      	ldr	r3, [pc, #160]	; (8001068 <SystemClock_Config+0xcc>)
 8000fc6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fc8:	4a27      	ldr	r2, [pc, #156]	; (8001068 <SystemClock_Config+0xcc>)
 8000fca:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000fce:	6413      	str	r3, [r2, #64]	; 0x40
 8000fd0:	4b25      	ldr	r3, [pc, #148]	; (8001068 <SystemClock_Config+0xcc>)
 8000fd2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000fd4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000fd8:	60bb      	str	r3, [r7, #8]
 8000fda:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000fdc:	2300      	movs	r3, #0
 8000fde:	607b      	str	r3, [r7, #4]
 8000fe0:	4b22      	ldr	r3, [pc, #136]	; (800106c <SystemClock_Config+0xd0>)
 8000fe2:	681b      	ldr	r3, [r3, #0]
 8000fe4:	4a21      	ldr	r2, [pc, #132]	; (800106c <SystemClock_Config+0xd0>)
 8000fe6:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8000fea:	6013      	str	r3, [r2, #0]
 8000fec:	4b1f      	ldr	r3, [pc, #124]	; (800106c <SystemClock_Config+0xd0>)
 8000fee:	681b      	ldr	r3, [r3, #0]
 8000ff0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8000ff4:	607b      	str	r3, [r7, #4]
 8000ff6:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000ff8:	2302      	movs	r3, #2
 8000ffa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000ffc:	2301      	movs	r3, #1
 8000ffe:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001000:	2310      	movs	r3, #16
 8001002:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001004:	2302      	movs	r3, #2
 8001006:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001008:	2300      	movs	r3, #0
 800100a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 800100c:	2310      	movs	r3, #16
 800100e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001010:	f44f 73a8 	mov.w	r3, #336	; 0x150
 8001014:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001016:	2304      	movs	r3, #4
 8001018:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 800101a:	2304      	movs	r3, #4
 800101c:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800101e:	f107 0320 	add.w	r3, r7, #32
 8001022:	4618      	mov	r0, r3
 8001024:	f000 fc90 	bl	8001948 <HAL_RCC_OscConfig>
 8001028:	4603      	mov	r3, r0
 800102a:	2b00      	cmp	r3, #0
 800102c:	d001      	beq.n	8001032 <SystemClock_Config+0x96>
  {
    Error_Handler();
 800102e:	f000 f8b9 	bl	80011a4 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001032:	230f      	movs	r3, #15
 8001034:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001036:	2302      	movs	r3, #2
 8001038:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800103a:	2300      	movs	r3, #0
 800103c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 800103e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001042:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001044:	2300      	movs	r3, #0
 8001046:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001048:	f107 030c 	add.w	r3, r7, #12
 800104c:	2102      	movs	r1, #2
 800104e:	4618      	mov	r0, r3
 8001050:	f000 feea 	bl	8001e28 <HAL_RCC_ClockConfig>
 8001054:	4603      	mov	r3, r0
 8001056:	2b00      	cmp	r3, #0
 8001058:	d001      	beq.n	800105e <SystemClock_Config+0xc2>
  {
    Error_Handler();
 800105a:	f000 f8a3 	bl	80011a4 <Error_Handler>
  }
}
 800105e:	bf00      	nop
 8001060:	3750      	adds	r7, #80	; 0x50
 8001062:	46bd      	mov	sp, r7
 8001064:	bd80      	pop	{r7, pc}
 8001066:	bf00      	nop
 8001068:	40023800 	.word	0x40023800
 800106c:	40007000 	.word	0x40007000

08001070 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001074:	4b11      	ldr	r3, [pc, #68]	; (80010bc <MX_USART2_UART_Init+0x4c>)
 8001076:	4a12      	ldr	r2, [pc, #72]	; (80010c0 <MX_USART2_UART_Init+0x50>)
 8001078:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800107a:	4b10      	ldr	r3, [pc, #64]	; (80010bc <MX_USART2_UART_Init+0x4c>)
 800107c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001080:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001082:	4b0e      	ldr	r3, [pc, #56]	; (80010bc <MX_USART2_UART_Init+0x4c>)
 8001084:	2200      	movs	r2, #0
 8001086:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001088:	4b0c      	ldr	r3, [pc, #48]	; (80010bc <MX_USART2_UART_Init+0x4c>)
 800108a:	2200      	movs	r2, #0
 800108c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800108e:	4b0b      	ldr	r3, [pc, #44]	; (80010bc <MX_USART2_UART_Init+0x4c>)
 8001090:	2200      	movs	r2, #0
 8001092:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001094:	4b09      	ldr	r3, [pc, #36]	; (80010bc <MX_USART2_UART_Init+0x4c>)
 8001096:	220c      	movs	r2, #12
 8001098:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800109a:	4b08      	ldr	r3, [pc, #32]	; (80010bc <MX_USART2_UART_Init+0x4c>)
 800109c:	2200      	movs	r2, #0
 800109e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 80010a0:	4b06      	ldr	r3, [pc, #24]	; (80010bc <MX_USART2_UART_Init+0x4c>)
 80010a2:	2200      	movs	r2, #0
 80010a4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 80010a6:	4805      	ldr	r0, [pc, #20]	; (80010bc <MX_USART2_UART_Init+0x4c>)
 80010a8:	f001 f8b0 	bl	800220c <HAL_UART_Init>
 80010ac:	4603      	mov	r3, r0
 80010ae:	2b00      	cmp	r3, #0
 80010b0:	d001      	beq.n	80010b6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 80010b2:	f000 f877 	bl	80011a4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 80010b6:	bf00      	nop
 80010b8:	bd80      	pop	{r7, pc}
 80010ba:	bf00      	nop
 80010bc:	2000003c 	.word	0x2000003c
 80010c0:	40004400 	.word	0x40004400

080010c4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80010c4:	b580      	push	{r7, lr}
 80010c6:	b08a      	sub	sp, #40	; 0x28
 80010c8:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80010ca:	f107 0314 	add.w	r3, r7, #20
 80010ce:	2200      	movs	r2, #0
 80010d0:	601a      	str	r2, [r3, #0]
 80010d2:	605a      	str	r2, [r3, #4]
 80010d4:	609a      	str	r2, [r3, #8]
 80010d6:	60da      	str	r2, [r3, #12]
 80010d8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80010da:	2300      	movs	r3, #0
 80010dc:	613b      	str	r3, [r7, #16]
 80010de:	4b2d      	ldr	r3, [pc, #180]	; (8001194 <MX_GPIO_Init+0xd0>)
 80010e0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010e2:	4a2c      	ldr	r2, [pc, #176]	; (8001194 <MX_GPIO_Init+0xd0>)
 80010e4:	f043 0304 	orr.w	r3, r3, #4
 80010e8:	6313      	str	r3, [r2, #48]	; 0x30
 80010ea:	4b2a      	ldr	r3, [pc, #168]	; (8001194 <MX_GPIO_Init+0xd0>)
 80010ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ee:	f003 0304 	and.w	r3, r3, #4
 80010f2:	613b      	str	r3, [r7, #16]
 80010f4:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80010f6:	2300      	movs	r3, #0
 80010f8:	60fb      	str	r3, [r7, #12]
 80010fa:	4b26      	ldr	r3, [pc, #152]	; (8001194 <MX_GPIO_Init+0xd0>)
 80010fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010fe:	4a25      	ldr	r2, [pc, #148]	; (8001194 <MX_GPIO_Init+0xd0>)
 8001100:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001104:	6313      	str	r3, [r2, #48]	; 0x30
 8001106:	4b23      	ldr	r3, [pc, #140]	; (8001194 <MX_GPIO_Init+0xd0>)
 8001108:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800110a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800110e:	60fb      	str	r3, [r7, #12]
 8001110:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001112:	2300      	movs	r3, #0
 8001114:	60bb      	str	r3, [r7, #8]
 8001116:	4b1f      	ldr	r3, [pc, #124]	; (8001194 <MX_GPIO_Init+0xd0>)
 8001118:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800111a:	4a1e      	ldr	r2, [pc, #120]	; (8001194 <MX_GPIO_Init+0xd0>)
 800111c:	f043 0301 	orr.w	r3, r3, #1
 8001120:	6313      	str	r3, [r2, #48]	; 0x30
 8001122:	4b1c      	ldr	r3, [pc, #112]	; (8001194 <MX_GPIO_Init+0xd0>)
 8001124:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001126:	f003 0301 	and.w	r3, r3, #1
 800112a:	60bb      	str	r3, [r7, #8]
 800112c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800112e:	2300      	movs	r3, #0
 8001130:	607b      	str	r3, [r7, #4]
 8001132:	4b18      	ldr	r3, [pc, #96]	; (8001194 <MX_GPIO_Init+0xd0>)
 8001134:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001136:	4a17      	ldr	r2, [pc, #92]	; (8001194 <MX_GPIO_Init+0xd0>)
 8001138:	f043 0302 	orr.w	r3, r3, #2
 800113c:	6313      	str	r3, [r2, #48]	; 0x30
 800113e:	4b15      	ldr	r3, [pc, #84]	; (8001194 <MX_GPIO_Init+0xd0>)
 8001140:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001142:	f003 0302 	and.w	r3, r3, #2
 8001146:	607b      	str	r3, [r7, #4]
 8001148:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800114a:	2200      	movs	r2, #0
 800114c:	2120      	movs	r1, #32
 800114e:	4812      	ldr	r0, [pc, #72]	; (8001198 <MX_GPIO_Init+0xd4>)
 8001150:	f000 fbe0 	bl	8001914 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001154:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001158:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 800115a:	4b10      	ldr	r3, [pc, #64]	; (800119c <MX_GPIO_Init+0xd8>)
 800115c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800115e:	2300      	movs	r3, #0
 8001160:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001162:	f107 0314 	add.w	r3, r7, #20
 8001166:	4619      	mov	r1, r3
 8001168:	480d      	ldr	r0, [pc, #52]	; (80011a0 <MX_GPIO_Init+0xdc>)
 800116a:	f000 fa51 	bl	8001610 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800116e:	2320      	movs	r3, #32
 8001170:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001172:	2301      	movs	r3, #1
 8001174:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001176:	2300      	movs	r3, #0
 8001178:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800117a:	2300      	movs	r3, #0
 800117c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800117e:	f107 0314 	add.w	r3, r7, #20
 8001182:	4619      	mov	r1, r3
 8001184:	4804      	ldr	r0, [pc, #16]	; (8001198 <MX_GPIO_Init+0xd4>)
 8001186:	f000 fa43 	bl	8001610 <HAL_GPIO_Init>

}
 800118a:	bf00      	nop
 800118c:	3728      	adds	r7, #40	; 0x28
 800118e:	46bd      	mov	sp, r7
 8001190:	bd80      	pop	{r7, pc}
 8001192:	bf00      	nop
 8001194:	40023800 	.word	0x40023800
 8001198:	40020000 	.word	0x40020000
 800119c:	10210000 	.word	0x10210000
 80011a0:	40020800 	.word	0x40020800

080011a4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80011a4:	b480      	push	{r7}
 80011a6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80011a8:	b672      	cpsid	i
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80011aa:	e7fe      	b.n	80011aa <Error_Handler+0x6>

080011ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80011ac:	b580      	push	{r7, lr}
 80011ae:	b082      	sub	sp, #8
 80011b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011b2:	2300      	movs	r3, #0
 80011b4:	607b      	str	r3, [r7, #4]
 80011b6:	4b10      	ldr	r3, [pc, #64]	; (80011f8 <HAL_MspInit+0x4c>)
 80011b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011ba:	4a0f      	ldr	r2, [pc, #60]	; (80011f8 <HAL_MspInit+0x4c>)
 80011bc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80011c0:	6453      	str	r3, [r2, #68]	; 0x44
 80011c2:	4b0d      	ldr	r3, [pc, #52]	; (80011f8 <HAL_MspInit+0x4c>)
 80011c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80011c6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80011ca:	607b      	str	r3, [r7, #4]
 80011cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80011ce:	2300      	movs	r3, #0
 80011d0:	603b      	str	r3, [r7, #0]
 80011d2:	4b09      	ldr	r3, [pc, #36]	; (80011f8 <HAL_MspInit+0x4c>)
 80011d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011d6:	4a08      	ldr	r2, [pc, #32]	; (80011f8 <HAL_MspInit+0x4c>)
 80011d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80011dc:	6413      	str	r3, [r2, #64]	; 0x40
 80011de:	4b06      	ldr	r3, [pc, #24]	; (80011f8 <HAL_MspInit+0x4c>)
 80011e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80011e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011e6:	603b      	str	r3, [r7, #0]
 80011e8:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80011ea:	2007      	movs	r0, #7
 80011ec:	f000 f9dc 	bl	80015a8 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80011f0:	bf00      	nop
 80011f2:	3708      	adds	r7, #8
 80011f4:	46bd      	mov	sp, r7
 80011f6:	bd80      	pop	{r7, pc}
 80011f8:	40023800 	.word	0x40023800

080011fc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80011fc:	b580      	push	{r7, lr}
 80011fe:	b08a      	sub	sp, #40	; 0x28
 8001200:	af00      	add	r7, sp, #0
 8001202:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001204:	f107 0314 	add.w	r3, r7, #20
 8001208:	2200      	movs	r2, #0
 800120a:	601a      	str	r2, [r3, #0]
 800120c:	605a      	str	r2, [r3, #4]
 800120e:	609a      	str	r2, [r3, #8]
 8001210:	60da      	str	r2, [r3, #12]
 8001212:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	4a19      	ldr	r2, [pc, #100]	; (8001280 <HAL_UART_MspInit+0x84>)
 800121a:	4293      	cmp	r3, r2
 800121c:	d12b      	bne.n	8001276 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800121e:	2300      	movs	r3, #0
 8001220:	613b      	str	r3, [r7, #16]
 8001222:	4b18      	ldr	r3, [pc, #96]	; (8001284 <HAL_UART_MspInit+0x88>)
 8001224:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001226:	4a17      	ldr	r2, [pc, #92]	; (8001284 <HAL_UART_MspInit+0x88>)
 8001228:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800122c:	6413      	str	r3, [r2, #64]	; 0x40
 800122e:	4b15      	ldr	r3, [pc, #84]	; (8001284 <HAL_UART_MspInit+0x88>)
 8001230:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001232:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001236:	613b      	str	r3, [r7, #16]
 8001238:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800123a:	2300      	movs	r3, #0
 800123c:	60fb      	str	r3, [r7, #12]
 800123e:	4b11      	ldr	r3, [pc, #68]	; (8001284 <HAL_UART_MspInit+0x88>)
 8001240:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001242:	4a10      	ldr	r2, [pc, #64]	; (8001284 <HAL_UART_MspInit+0x88>)
 8001244:	f043 0301 	orr.w	r3, r3, #1
 8001248:	6313      	str	r3, [r2, #48]	; 0x30
 800124a:	4b0e      	ldr	r3, [pc, #56]	; (8001284 <HAL_UART_MspInit+0x88>)
 800124c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800124e:	f003 0301 	and.w	r3, r3, #1
 8001252:	60fb      	str	r3, [r7, #12]
 8001254:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001256:	230c      	movs	r3, #12
 8001258:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800125a:	2302      	movs	r3, #2
 800125c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800125e:	2300      	movs	r3, #0
 8001260:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001262:	2303      	movs	r3, #3
 8001264:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001266:	2307      	movs	r3, #7
 8001268:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800126a:	f107 0314 	add.w	r3, r7, #20
 800126e:	4619      	mov	r1, r3
 8001270:	4805      	ldr	r0, [pc, #20]	; (8001288 <HAL_UART_MspInit+0x8c>)
 8001272:	f000 f9cd 	bl	8001610 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001276:	bf00      	nop
 8001278:	3728      	adds	r7, #40	; 0x28
 800127a:	46bd      	mov	sp, r7
 800127c:	bd80      	pop	{r7, pc}
 800127e:	bf00      	nop
 8001280:	40004400 	.word	0x40004400
 8001284:	40023800 	.word	0x40023800
 8001288:	40020000 	.word	0x40020000

0800128c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800128c:	b480      	push	{r7}
 800128e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001290:	e7fe      	b.n	8001290 <NMI_Handler+0x4>

08001292 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001292:	b480      	push	{r7}
 8001294:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001296:	e7fe      	b.n	8001296 <HardFault_Handler+0x4>

08001298 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001298:	b480      	push	{r7}
 800129a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800129c:	e7fe      	b.n	800129c <MemManage_Handler+0x4>

0800129e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800129e:	b480      	push	{r7}
 80012a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80012a2:	e7fe      	b.n	80012a2 <BusFault_Handler+0x4>

080012a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80012a4:	b480      	push	{r7}
 80012a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80012a8:	e7fe      	b.n	80012a8 <UsageFault_Handler+0x4>

080012aa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80012aa:	b480      	push	{r7}
 80012ac:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80012ae:	bf00      	nop
 80012b0:	46bd      	mov	sp, r7
 80012b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012b6:	4770      	bx	lr

080012b8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80012b8:	b480      	push	{r7}
 80012ba:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80012bc:	bf00      	nop
 80012be:	46bd      	mov	sp, r7
 80012c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c4:	4770      	bx	lr

080012c6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80012c6:	b480      	push	{r7}
 80012c8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80012ca:	bf00      	nop
 80012cc:	46bd      	mov	sp, r7
 80012ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012d2:	4770      	bx	lr

080012d4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80012d4:	b580      	push	{r7, lr}
 80012d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80012d8:	f000 f894 	bl	8001404 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80012dc:	bf00      	nop
 80012de:	bd80      	pop	{r7, pc}

080012e0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80012e0:	b480      	push	{r7}
 80012e2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80012e4:	4b08      	ldr	r3, [pc, #32]	; (8001308 <SystemInit+0x28>)
 80012e6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80012ea:	4a07      	ldr	r2, [pc, #28]	; (8001308 <SystemInit+0x28>)
 80012ec:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80012f0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80012f4:	4b04      	ldr	r3, [pc, #16]	; (8001308 <SystemInit+0x28>)
 80012f6:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80012fa:	609a      	str	r2, [r3, #8]
#endif
}
 80012fc:	bf00      	nop
 80012fe:	46bd      	mov	sp, r7
 8001300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001304:	4770      	bx	lr
 8001306:	bf00      	nop
 8001308:	e000ed00 	.word	0xe000ed00

0800130c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800130c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001344 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001310:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001312:	e003      	b.n	800131c <LoopCopyDataInit>

08001314 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001314:	4b0c      	ldr	r3, [pc, #48]	; (8001348 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001316:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001318:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 800131a:	3104      	adds	r1, #4

0800131c <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 800131c:	480b      	ldr	r0, [pc, #44]	; (800134c <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800131e:	4b0c      	ldr	r3, [pc, #48]	; (8001350 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001320:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001322:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001324:	d3f6      	bcc.n	8001314 <CopyDataInit>
  ldr  r2, =_sbss
 8001326:	4a0b      	ldr	r2, [pc, #44]	; (8001354 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001328:	e002      	b.n	8001330 <LoopFillZerobss>

0800132a <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 800132a:	2300      	movs	r3, #0
  str  r3, [r2], #4
 800132c:	f842 3b04 	str.w	r3, [r2], #4

08001330 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001330:	4b09      	ldr	r3, [pc, #36]	; (8001358 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001332:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001334:	d3f9      	bcc.n	800132a <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001336:	f7ff ffd3 	bl	80012e0 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800133a:	f001 fb31 	bl	80029a0 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800133e:	f7ff fd9b 	bl	8000e78 <main>
  bx  lr    
 8001342:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001344:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001348:	08003c38 	.word	0x08003c38
  ldr  r0, =_sdata
 800134c:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001350:	20000014 	.word	0x20000014
  ldr  r2, =_sbss
 8001354:	20000014 	.word	0x20000014
  ldr  r3, = _ebss
 8001358:	20000080 	.word	0x20000080

0800135c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800135c:	e7fe      	b.n	800135c <ADC_IRQHandler>
	...

08001360 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001364:	4b0e      	ldr	r3, [pc, #56]	; (80013a0 <HAL_Init+0x40>)
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	4a0d      	ldr	r2, [pc, #52]	; (80013a0 <HAL_Init+0x40>)
 800136a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800136e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001370:	4b0b      	ldr	r3, [pc, #44]	; (80013a0 <HAL_Init+0x40>)
 8001372:	681b      	ldr	r3, [r3, #0]
 8001374:	4a0a      	ldr	r2, [pc, #40]	; (80013a0 <HAL_Init+0x40>)
 8001376:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800137a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800137c:	4b08      	ldr	r3, [pc, #32]	; (80013a0 <HAL_Init+0x40>)
 800137e:	681b      	ldr	r3, [r3, #0]
 8001380:	4a07      	ldr	r2, [pc, #28]	; (80013a0 <HAL_Init+0x40>)
 8001382:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001386:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001388:	2003      	movs	r0, #3
 800138a:	f000 f90d 	bl	80015a8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800138e:	2000      	movs	r0, #0
 8001390:	f000 f808 	bl	80013a4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001394:	f7ff ff0a 	bl	80011ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001398:	2300      	movs	r3, #0
}
 800139a:	4618      	mov	r0, r3
 800139c:	bd80      	pop	{r7, pc}
 800139e:	bf00      	nop
 80013a0:	40023c00 	.word	0x40023c00

080013a4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b082      	sub	sp, #8
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80013ac:	4b12      	ldr	r3, [pc, #72]	; (80013f8 <HAL_InitTick+0x54>)
 80013ae:	681a      	ldr	r2, [r3, #0]
 80013b0:	4b12      	ldr	r3, [pc, #72]	; (80013fc <HAL_InitTick+0x58>)
 80013b2:	781b      	ldrb	r3, [r3, #0]
 80013b4:	4619      	mov	r1, r3
 80013b6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80013ba:	fbb3 f3f1 	udiv	r3, r3, r1
 80013be:	fbb2 f3f3 	udiv	r3, r2, r3
 80013c2:	4618      	mov	r0, r3
 80013c4:	f000 f917 	bl	80015f6 <HAL_SYSTICK_Config>
 80013c8:	4603      	mov	r3, r0
 80013ca:	2b00      	cmp	r3, #0
 80013cc:	d001      	beq.n	80013d2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80013ce:	2301      	movs	r3, #1
 80013d0:	e00e      	b.n	80013f0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	2b0f      	cmp	r3, #15
 80013d6:	d80a      	bhi.n	80013ee <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80013d8:	2200      	movs	r2, #0
 80013da:	6879      	ldr	r1, [r7, #4]
 80013dc:	f04f 30ff 	mov.w	r0, #4294967295
 80013e0:	f000 f8ed 	bl	80015be <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80013e4:	4a06      	ldr	r2, [pc, #24]	; (8001400 <HAL_InitTick+0x5c>)
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80013ea:	2300      	movs	r3, #0
 80013ec:	e000      	b.n	80013f0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80013ee:	2301      	movs	r3, #1
}
 80013f0:	4618      	mov	r0, r3
 80013f2:	3708      	adds	r7, #8
 80013f4:	46bd      	mov	sp, r7
 80013f6:	bd80      	pop	{r7, pc}
 80013f8:	20000008 	.word	0x20000008
 80013fc:	20000010 	.word	0x20000010
 8001400:	2000000c 	.word	0x2000000c

08001404 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001404:	b480      	push	{r7}
 8001406:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001408:	4b06      	ldr	r3, [pc, #24]	; (8001424 <HAL_IncTick+0x20>)
 800140a:	781b      	ldrb	r3, [r3, #0]
 800140c:	461a      	mov	r2, r3
 800140e:	4b06      	ldr	r3, [pc, #24]	; (8001428 <HAL_IncTick+0x24>)
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	4413      	add	r3, r2
 8001414:	4a04      	ldr	r2, [pc, #16]	; (8001428 <HAL_IncTick+0x24>)
 8001416:	6013      	str	r3, [r2, #0]
}
 8001418:	bf00      	nop
 800141a:	46bd      	mov	sp, r7
 800141c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001420:	4770      	bx	lr
 8001422:	bf00      	nop
 8001424:	20000010 	.word	0x20000010
 8001428:	2000007c 	.word	0x2000007c

0800142c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800142c:	b480      	push	{r7}
 800142e:	af00      	add	r7, sp, #0
  return uwTick;
 8001430:	4b03      	ldr	r3, [pc, #12]	; (8001440 <HAL_GetTick+0x14>)
 8001432:	681b      	ldr	r3, [r3, #0]
}
 8001434:	4618      	mov	r0, r3
 8001436:	46bd      	mov	sp, r7
 8001438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143c:	4770      	bx	lr
 800143e:	bf00      	nop
 8001440:	2000007c 	.word	0x2000007c

08001444 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001444:	b480      	push	{r7}
 8001446:	b085      	sub	sp, #20
 8001448:	af00      	add	r7, sp, #0
 800144a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	f003 0307 	and.w	r3, r3, #7
 8001452:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001454:	4b0c      	ldr	r3, [pc, #48]	; (8001488 <__NVIC_SetPriorityGrouping+0x44>)
 8001456:	68db      	ldr	r3, [r3, #12]
 8001458:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800145a:	68ba      	ldr	r2, [r7, #8]
 800145c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001460:	4013      	ands	r3, r2
 8001462:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001464:	68fb      	ldr	r3, [r7, #12]
 8001466:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001468:	68bb      	ldr	r3, [r7, #8]
 800146a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800146c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001470:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001474:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001476:	4a04      	ldr	r2, [pc, #16]	; (8001488 <__NVIC_SetPriorityGrouping+0x44>)
 8001478:	68bb      	ldr	r3, [r7, #8]
 800147a:	60d3      	str	r3, [r2, #12]
}
 800147c:	bf00      	nop
 800147e:	3714      	adds	r7, #20
 8001480:	46bd      	mov	sp, r7
 8001482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001486:	4770      	bx	lr
 8001488:	e000ed00 	.word	0xe000ed00

0800148c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800148c:	b480      	push	{r7}
 800148e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001490:	4b04      	ldr	r3, [pc, #16]	; (80014a4 <__NVIC_GetPriorityGrouping+0x18>)
 8001492:	68db      	ldr	r3, [r3, #12]
 8001494:	0a1b      	lsrs	r3, r3, #8
 8001496:	f003 0307 	and.w	r3, r3, #7
}
 800149a:	4618      	mov	r0, r3
 800149c:	46bd      	mov	sp, r7
 800149e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014a2:	4770      	bx	lr
 80014a4:	e000ed00 	.word	0xe000ed00

080014a8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80014a8:	b480      	push	{r7}
 80014aa:	b083      	sub	sp, #12
 80014ac:	af00      	add	r7, sp, #0
 80014ae:	4603      	mov	r3, r0
 80014b0:	6039      	str	r1, [r7, #0]
 80014b2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80014b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	db0a      	blt.n	80014d2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014bc:	683b      	ldr	r3, [r7, #0]
 80014be:	b2da      	uxtb	r2, r3
 80014c0:	490c      	ldr	r1, [pc, #48]	; (80014f4 <__NVIC_SetPriority+0x4c>)
 80014c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014c6:	0112      	lsls	r2, r2, #4
 80014c8:	b2d2      	uxtb	r2, r2
 80014ca:	440b      	add	r3, r1
 80014cc:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80014d0:	e00a      	b.n	80014e8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80014d2:	683b      	ldr	r3, [r7, #0]
 80014d4:	b2da      	uxtb	r2, r3
 80014d6:	4908      	ldr	r1, [pc, #32]	; (80014f8 <__NVIC_SetPriority+0x50>)
 80014d8:	79fb      	ldrb	r3, [r7, #7]
 80014da:	f003 030f 	and.w	r3, r3, #15
 80014de:	3b04      	subs	r3, #4
 80014e0:	0112      	lsls	r2, r2, #4
 80014e2:	b2d2      	uxtb	r2, r2
 80014e4:	440b      	add	r3, r1
 80014e6:	761a      	strb	r2, [r3, #24]
}
 80014e8:	bf00      	nop
 80014ea:	370c      	adds	r7, #12
 80014ec:	46bd      	mov	sp, r7
 80014ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014f2:	4770      	bx	lr
 80014f4:	e000e100 	.word	0xe000e100
 80014f8:	e000ed00 	.word	0xe000ed00

080014fc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80014fc:	b480      	push	{r7}
 80014fe:	b089      	sub	sp, #36	; 0x24
 8001500:	af00      	add	r7, sp, #0
 8001502:	60f8      	str	r0, [r7, #12]
 8001504:	60b9      	str	r1, [r7, #8]
 8001506:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001508:	68fb      	ldr	r3, [r7, #12]
 800150a:	f003 0307 	and.w	r3, r3, #7
 800150e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001510:	69fb      	ldr	r3, [r7, #28]
 8001512:	f1c3 0307 	rsb	r3, r3, #7
 8001516:	2b04      	cmp	r3, #4
 8001518:	bf28      	it	cs
 800151a:	2304      	movcs	r3, #4
 800151c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800151e:	69fb      	ldr	r3, [r7, #28]
 8001520:	3304      	adds	r3, #4
 8001522:	2b06      	cmp	r3, #6
 8001524:	d902      	bls.n	800152c <NVIC_EncodePriority+0x30>
 8001526:	69fb      	ldr	r3, [r7, #28]
 8001528:	3b03      	subs	r3, #3
 800152a:	e000      	b.n	800152e <NVIC_EncodePriority+0x32>
 800152c:	2300      	movs	r3, #0
 800152e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001530:	f04f 32ff 	mov.w	r2, #4294967295
 8001534:	69bb      	ldr	r3, [r7, #24]
 8001536:	fa02 f303 	lsl.w	r3, r2, r3
 800153a:	43da      	mvns	r2, r3
 800153c:	68bb      	ldr	r3, [r7, #8]
 800153e:	401a      	ands	r2, r3
 8001540:	697b      	ldr	r3, [r7, #20]
 8001542:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001544:	f04f 31ff 	mov.w	r1, #4294967295
 8001548:	697b      	ldr	r3, [r7, #20]
 800154a:	fa01 f303 	lsl.w	r3, r1, r3
 800154e:	43d9      	mvns	r1, r3
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001554:	4313      	orrs	r3, r2
         );
}
 8001556:	4618      	mov	r0, r3
 8001558:	3724      	adds	r7, #36	; 0x24
 800155a:	46bd      	mov	sp, r7
 800155c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001560:	4770      	bx	lr
	...

08001564 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001564:	b580      	push	{r7, lr}
 8001566:	b082      	sub	sp, #8
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	3b01      	subs	r3, #1
 8001570:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001574:	d301      	bcc.n	800157a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001576:	2301      	movs	r3, #1
 8001578:	e00f      	b.n	800159a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800157a:	4a0a      	ldr	r2, [pc, #40]	; (80015a4 <SysTick_Config+0x40>)
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	3b01      	subs	r3, #1
 8001580:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001582:	210f      	movs	r1, #15
 8001584:	f04f 30ff 	mov.w	r0, #4294967295
 8001588:	f7ff ff8e 	bl	80014a8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800158c:	4b05      	ldr	r3, [pc, #20]	; (80015a4 <SysTick_Config+0x40>)
 800158e:	2200      	movs	r2, #0
 8001590:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001592:	4b04      	ldr	r3, [pc, #16]	; (80015a4 <SysTick_Config+0x40>)
 8001594:	2207      	movs	r2, #7
 8001596:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001598:	2300      	movs	r3, #0
}
 800159a:	4618      	mov	r0, r3
 800159c:	3708      	adds	r7, #8
 800159e:	46bd      	mov	sp, r7
 80015a0:	bd80      	pop	{r7, pc}
 80015a2:	bf00      	nop
 80015a4:	e000e010 	.word	0xe000e010

080015a8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	b082      	sub	sp, #8
 80015ac:	af00      	add	r7, sp, #0
 80015ae:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80015b0:	6878      	ldr	r0, [r7, #4]
 80015b2:	f7ff ff47 	bl	8001444 <__NVIC_SetPriorityGrouping>
}
 80015b6:	bf00      	nop
 80015b8:	3708      	adds	r7, #8
 80015ba:	46bd      	mov	sp, r7
 80015bc:	bd80      	pop	{r7, pc}

080015be <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80015be:	b580      	push	{r7, lr}
 80015c0:	b086      	sub	sp, #24
 80015c2:	af00      	add	r7, sp, #0
 80015c4:	4603      	mov	r3, r0
 80015c6:	60b9      	str	r1, [r7, #8]
 80015c8:	607a      	str	r2, [r7, #4]
 80015ca:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80015cc:	2300      	movs	r3, #0
 80015ce:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80015d0:	f7ff ff5c 	bl	800148c <__NVIC_GetPriorityGrouping>
 80015d4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80015d6:	687a      	ldr	r2, [r7, #4]
 80015d8:	68b9      	ldr	r1, [r7, #8]
 80015da:	6978      	ldr	r0, [r7, #20]
 80015dc:	f7ff ff8e 	bl	80014fc <NVIC_EncodePriority>
 80015e0:	4602      	mov	r2, r0
 80015e2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80015e6:	4611      	mov	r1, r2
 80015e8:	4618      	mov	r0, r3
 80015ea:	f7ff ff5d 	bl	80014a8 <__NVIC_SetPriority>
}
 80015ee:	bf00      	nop
 80015f0:	3718      	adds	r7, #24
 80015f2:	46bd      	mov	sp, r7
 80015f4:	bd80      	pop	{r7, pc}

080015f6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80015f6:	b580      	push	{r7, lr}
 80015f8:	b082      	sub	sp, #8
 80015fa:	af00      	add	r7, sp, #0
 80015fc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80015fe:	6878      	ldr	r0, [r7, #4]
 8001600:	f7ff ffb0 	bl	8001564 <SysTick_Config>
 8001604:	4603      	mov	r3, r0
}
 8001606:	4618      	mov	r0, r3
 8001608:	3708      	adds	r7, #8
 800160a:	46bd      	mov	sp, r7
 800160c:	bd80      	pop	{r7, pc}
	...

08001610 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001610:	b480      	push	{r7}
 8001612:	b089      	sub	sp, #36	; 0x24
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]
 8001618:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800161a:	2300      	movs	r3, #0
 800161c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800161e:	2300      	movs	r3, #0
 8001620:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001622:	2300      	movs	r3, #0
 8001624:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001626:	2300      	movs	r3, #0
 8001628:	61fb      	str	r3, [r7, #28]
 800162a:	e159      	b.n	80018e0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800162c:	2201      	movs	r2, #1
 800162e:	69fb      	ldr	r3, [r7, #28]
 8001630:	fa02 f303 	lsl.w	r3, r2, r3
 8001634:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001636:	683b      	ldr	r3, [r7, #0]
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	697a      	ldr	r2, [r7, #20]
 800163c:	4013      	ands	r3, r2
 800163e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001640:	693a      	ldr	r2, [r7, #16]
 8001642:	697b      	ldr	r3, [r7, #20]
 8001644:	429a      	cmp	r2, r3
 8001646:	f040 8148 	bne.w	80018da <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800164a:	683b      	ldr	r3, [r7, #0]
 800164c:	685b      	ldr	r3, [r3, #4]
 800164e:	2b01      	cmp	r3, #1
 8001650:	d00b      	beq.n	800166a <HAL_GPIO_Init+0x5a>
 8001652:	683b      	ldr	r3, [r7, #0]
 8001654:	685b      	ldr	r3, [r3, #4]
 8001656:	2b02      	cmp	r3, #2
 8001658:	d007      	beq.n	800166a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800165a:	683b      	ldr	r3, [r7, #0]
 800165c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800165e:	2b11      	cmp	r3, #17
 8001660:	d003      	beq.n	800166a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001662:	683b      	ldr	r3, [r7, #0]
 8001664:	685b      	ldr	r3, [r3, #4]
 8001666:	2b12      	cmp	r3, #18
 8001668:	d130      	bne.n	80016cc <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800166a:	687b      	ldr	r3, [r7, #4]
 800166c:	689b      	ldr	r3, [r3, #8]
 800166e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001670:	69fb      	ldr	r3, [r7, #28]
 8001672:	005b      	lsls	r3, r3, #1
 8001674:	2203      	movs	r2, #3
 8001676:	fa02 f303 	lsl.w	r3, r2, r3
 800167a:	43db      	mvns	r3, r3
 800167c:	69ba      	ldr	r2, [r7, #24]
 800167e:	4013      	ands	r3, r2
 8001680:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001682:	683b      	ldr	r3, [r7, #0]
 8001684:	68da      	ldr	r2, [r3, #12]
 8001686:	69fb      	ldr	r3, [r7, #28]
 8001688:	005b      	lsls	r3, r3, #1
 800168a:	fa02 f303 	lsl.w	r3, r2, r3
 800168e:	69ba      	ldr	r2, [r7, #24]
 8001690:	4313      	orrs	r3, r2
 8001692:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001694:	687b      	ldr	r3, [r7, #4]
 8001696:	69ba      	ldr	r2, [r7, #24]
 8001698:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	685b      	ldr	r3, [r3, #4]
 800169e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80016a0:	2201      	movs	r2, #1
 80016a2:	69fb      	ldr	r3, [r7, #28]
 80016a4:	fa02 f303 	lsl.w	r3, r2, r3
 80016a8:	43db      	mvns	r3, r3
 80016aa:	69ba      	ldr	r2, [r7, #24]
 80016ac:	4013      	ands	r3, r2
 80016ae:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80016b0:	683b      	ldr	r3, [r7, #0]
 80016b2:	685b      	ldr	r3, [r3, #4]
 80016b4:	091b      	lsrs	r3, r3, #4
 80016b6:	f003 0201 	and.w	r2, r3, #1
 80016ba:	69fb      	ldr	r3, [r7, #28]
 80016bc:	fa02 f303 	lsl.w	r3, r2, r3
 80016c0:	69ba      	ldr	r2, [r7, #24]
 80016c2:	4313      	orrs	r3, r2
 80016c4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	69ba      	ldr	r2, [r7, #24]
 80016ca:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80016cc:	687b      	ldr	r3, [r7, #4]
 80016ce:	68db      	ldr	r3, [r3, #12]
 80016d0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80016d2:	69fb      	ldr	r3, [r7, #28]
 80016d4:	005b      	lsls	r3, r3, #1
 80016d6:	2203      	movs	r2, #3
 80016d8:	fa02 f303 	lsl.w	r3, r2, r3
 80016dc:	43db      	mvns	r3, r3
 80016de:	69ba      	ldr	r2, [r7, #24]
 80016e0:	4013      	ands	r3, r2
 80016e2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80016e4:	683b      	ldr	r3, [r7, #0]
 80016e6:	689a      	ldr	r2, [r3, #8]
 80016e8:	69fb      	ldr	r3, [r7, #28]
 80016ea:	005b      	lsls	r3, r3, #1
 80016ec:	fa02 f303 	lsl.w	r3, r2, r3
 80016f0:	69ba      	ldr	r2, [r7, #24]
 80016f2:	4313      	orrs	r3, r2
 80016f4:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	69ba      	ldr	r2, [r7, #24]
 80016fa:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80016fc:	683b      	ldr	r3, [r7, #0]
 80016fe:	685b      	ldr	r3, [r3, #4]
 8001700:	2b02      	cmp	r3, #2
 8001702:	d003      	beq.n	800170c <HAL_GPIO_Init+0xfc>
 8001704:	683b      	ldr	r3, [r7, #0]
 8001706:	685b      	ldr	r3, [r3, #4]
 8001708:	2b12      	cmp	r3, #18
 800170a:	d123      	bne.n	8001754 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800170c:	69fb      	ldr	r3, [r7, #28]
 800170e:	08da      	lsrs	r2, r3, #3
 8001710:	687b      	ldr	r3, [r7, #4]
 8001712:	3208      	adds	r2, #8
 8001714:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001718:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800171a:	69fb      	ldr	r3, [r7, #28]
 800171c:	f003 0307 	and.w	r3, r3, #7
 8001720:	009b      	lsls	r3, r3, #2
 8001722:	220f      	movs	r2, #15
 8001724:	fa02 f303 	lsl.w	r3, r2, r3
 8001728:	43db      	mvns	r3, r3
 800172a:	69ba      	ldr	r2, [r7, #24]
 800172c:	4013      	ands	r3, r2
 800172e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001730:	683b      	ldr	r3, [r7, #0]
 8001732:	691a      	ldr	r2, [r3, #16]
 8001734:	69fb      	ldr	r3, [r7, #28]
 8001736:	f003 0307 	and.w	r3, r3, #7
 800173a:	009b      	lsls	r3, r3, #2
 800173c:	fa02 f303 	lsl.w	r3, r2, r3
 8001740:	69ba      	ldr	r2, [r7, #24]
 8001742:	4313      	orrs	r3, r2
 8001744:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001746:	69fb      	ldr	r3, [r7, #28]
 8001748:	08da      	lsrs	r2, r3, #3
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	3208      	adds	r2, #8
 800174e:	69b9      	ldr	r1, [r7, #24]
 8001750:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	681b      	ldr	r3, [r3, #0]
 8001758:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800175a:	69fb      	ldr	r3, [r7, #28]
 800175c:	005b      	lsls	r3, r3, #1
 800175e:	2203      	movs	r2, #3
 8001760:	fa02 f303 	lsl.w	r3, r2, r3
 8001764:	43db      	mvns	r3, r3
 8001766:	69ba      	ldr	r2, [r7, #24]
 8001768:	4013      	ands	r3, r2
 800176a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800176c:	683b      	ldr	r3, [r7, #0]
 800176e:	685b      	ldr	r3, [r3, #4]
 8001770:	f003 0203 	and.w	r2, r3, #3
 8001774:	69fb      	ldr	r3, [r7, #28]
 8001776:	005b      	lsls	r3, r3, #1
 8001778:	fa02 f303 	lsl.w	r3, r2, r3
 800177c:	69ba      	ldr	r2, [r7, #24]
 800177e:	4313      	orrs	r3, r2
 8001780:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	69ba      	ldr	r2, [r7, #24]
 8001786:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001788:	683b      	ldr	r3, [r7, #0]
 800178a:	685b      	ldr	r3, [r3, #4]
 800178c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001790:	2b00      	cmp	r3, #0
 8001792:	f000 80a2 	beq.w	80018da <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001796:	2300      	movs	r3, #0
 8001798:	60fb      	str	r3, [r7, #12]
 800179a:	4b56      	ldr	r3, [pc, #344]	; (80018f4 <HAL_GPIO_Init+0x2e4>)
 800179c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800179e:	4a55      	ldr	r2, [pc, #340]	; (80018f4 <HAL_GPIO_Init+0x2e4>)
 80017a0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80017a4:	6453      	str	r3, [r2, #68]	; 0x44
 80017a6:	4b53      	ldr	r3, [pc, #332]	; (80018f4 <HAL_GPIO_Init+0x2e4>)
 80017a8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80017aa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80017ae:	60fb      	str	r3, [r7, #12]
 80017b0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80017b2:	4a51      	ldr	r2, [pc, #324]	; (80018f8 <HAL_GPIO_Init+0x2e8>)
 80017b4:	69fb      	ldr	r3, [r7, #28]
 80017b6:	089b      	lsrs	r3, r3, #2
 80017b8:	3302      	adds	r3, #2
 80017ba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80017be:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80017c0:	69fb      	ldr	r3, [r7, #28]
 80017c2:	f003 0303 	and.w	r3, r3, #3
 80017c6:	009b      	lsls	r3, r3, #2
 80017c8:	220f      	movs	r2, #15
 80017ca:	fa02 f303 	lsl.w	r3, r2, r3
 80017ce:	43db      	mvns	r3, r3
 80017d0:	69ba      	ldr	r2, [r7, #24]
 80017d2:	4013      	ands	r3, r2
 80017d4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	4a48      	ldr	r2, [pc, #288]	; (80018fc <HAL_GPIO_Init+0x2ec>)
 80017da:	4293      	cmp	r3, r2
 80017dc:	d019      	beq.n	8001812 <HAL_GPIO_Init+0x202>
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	4a47      	ldr	r2, [pc, #284]	; (8001900 <HAL_GPIO_Init+0x2f0>)
 80017e2:	4293      	cmp	r3, r2
 80017e4:	d013      	beq.n	800180e <HAL_GPIO_Init+0x1fe>
 80017e6:	687b      	ldr	r3, [r7, #4]
 80017e8:	4a46      	ldr	r2, [pc, #280]	; (8001904 <HAL_GPIO_Init+0x2f4>)
 80017ea:	4293      	cmp	r3, r2
 80017ec:	d00d      	beq.n	800180a <HAL_GPIO_Init+0x1fa>
 80017ee:	687b      	ldr	r3, [r7, #4]
 80017f0:	4a45      	ldr	r2, [pc, #276]	; (8001908 <HAL_GPIO_Init+0x2f8>)
 80017f2:	4293      	cmp	r3, r2
 80017f4:	d007      	beq.n	8001806 <HAL_GPIO_Init+0x1f6>
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	4a44      	ldr	r2, [pc, #272]	; (800190c <HAL_GPIO_Init+0x2fc>)
 80017fa:	4293      	cmp	r3, r2
 80017fc:	d101      	bne.n	8001802 <HAL_GPIO_Init+0x1f2>
 80017fe:	2304      	movs	r3, #4
 8001800:	e008      	b.n	8001814 <HAL_GPIO_Init+0x204>
 8001802:	2307      	movs	r3, #7
 8001804:	e006      	b.n	8001814 <HAL_GPIO_Init+0x204>
 8001806:	2303      	movs	r3, #3
 8001808:	e004      	b.n	8001814 <HAL_GPIO_Init+0x204>
 800180a:	2302      	movs	r3, #2
 800180c:	e002      	b.n	8001814 <HAL_GPIO_Init+0x204>
 800180e:	2301      	movs	r3, #1
 8001810:	e000      	b.n	8001814 <HAL_GPIO_Init+0x204>
 8001812:	2300      	movs	r3, #0
 8001814:	69fa      	ldr	r2, [r7, #28]
 8001816:	f002 0203 	and.w	r2, r2, #3
 800181a:	0092      	lsls	r2, r2, #2
 800181c:	4093      	lsls	r3, r2
 800181e:	69ba      	ldr	r2, [r7, #24]
 8001820:	4313      	orrs	r3, r2
 8001822:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001824:	4934      	ldr	r1, [pc, #208]	; (80018f8 <HAL_GPIO_Init+0x2e8>)
 8001826:	69fb      	ldr	r3, [r7, #28]
 8001828:	089b      	lsrs	r3, r3, #2
 800182a:	3302      	adds	r3, #2
 800182c:	69ba      	ldr	r2, [r7, #24]
 800182e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001832:	4b37      	ldr	r3, [pc, #220]	; (8001910 <HAL_GPIO_Init+0x300>)
 8001834:	681b      	ldr	r3, [r3, #0]
 8001836:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001838:	693b      	ldr	r3, [r7, #16]
 800183a:	43db      	mvns	r3, r3
 800183c:	69ba      	ldr	r2, [r7, #24]
 800183e:	4013      	ands	r3, r2
 8001840:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001842:	683b      	ldr	r3, [r7, #0]
 8001844:	685b      	ldr	r3, [r3, #4]
 8001846:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800184a:	2b00      	cmp	r3, #0
 800184c:	d003      	beq.n	8001856 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800184e:	69ba      	ldr	r2, [r7, #24]
 8001850:	693b      	ldr	r3, [r7, #16]
 8001852:	4313      	orrs	r3, r2
 8001854:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001856:	4a2e      	ldr	r2, [pc, #184]	; (8001910 <HAL_GPIO_Init+0x300>)
 8001858:	69bb      	ldr	r3, [r7, #24]
 800185a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800185c:	4b2c      	ldr	r3, [pc, #176]	; (8001910 <HAL_GPIO_Init+0x300>)
 800185e:	685b      	ldr	r3, [r3, #4]
 8001860:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001862:	693b      	ldr	r3, [r7, #16]
 8001864:	43db      	mvns	r3, r3
 8001866:	69ba      	ldr	r2, [r7, #24]
 8001868:	4013      	ands	r3, r2
 800186a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800186c:	683b      	ldr	r3, [r7, #0]
 800186e:	685b      	ldr	r3, [r3, #4]
 8001870:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001874:	2b00      	cmp	r3, #0
 8001876:	d003      	beq.n	8001880 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8001878:	69ba      	ldr	r2, [r7, #24]
 800187a:	693b      	ldr	r3, [r7, #16]
 800187c:	4313      	orrs	r3, r2
 800187e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001880:	4a23      	ldr	r2, [pc, #140]	; (8001910 <HAL_GPIO_Init+0x300>)
 8001882:	69bb      	ldr	r3, [r7, #24]
 8001884:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001886:	4b22      	ldr	r3, [pc, #136]	; (8001910 <HAL_GPIO_Init+0x300>)
 8001888:	689b      	ldr	r3, [r3, #8]
 800188a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800188c:	693b      	ldr	r3, [r7, #16]
 800188e:	43db      	mvns	r3, r3
 8001890:	69ba      	ldr	r2, [r7, #24]
 8001892:	4013      	ands	r3, r2
 8001894:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8001896:	683b      	ldr	r3, [r7, #0]
 8001898:	685b      	ldr	r3, [r3, #4]
 800189a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800189e:	2b00      	cmp	r3, #0
 80018a0:	d003      	beq.n	80018aa <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80018a2:	69ba      	ldr	r2, [r7, #24]
 80018a4:	693b      	ldr	r3, [r7, #16]
 80018a6:	4313      	orrs	r3, r2
 80018a8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80018aa:	4a19      	ldr	r2, [pc, #100]	; (8001910 <HAL_GPIO_Init+0x300>)
 80018ac:	69bb      	ldr	r3, [r7, #24]
 80018ae:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80018b0:	4b17      	ldr	r3, [pc, #92]	; (8001910 <HAL_GPIO_Init+0x300>)
 80018b2:	68db      	ldr	r3, [r3, #12]
 80018b4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80018b6:	693b      	ldr	r3, [r7, #16]
 80018b8:	43db      	mvns	r3, r3
 80018ba:	69ba      	ldr	r2, [r7, #24]
 80018bc:	4013      	ands	r3, r2
 80018be:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80018c0:	683b      	ldr	r3, [r7, #0]
 80018c2:	685b      	ldr	r3, [r3, #4]
 80018c4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80018c8:	2b00      	cmp	r3, #0
 80018ca:	d003      	beq.n	80018d4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80018cc:	69ba      	ldr	r2, [r7, #24]
 80018ce:	693b      	ldr	r3, [r7, #16]
 80018d0:	4313      	orrs	r3, r2
 80018d2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80018d4:	4a0e      	ldr	r2, [pc, #56]	; (8001910 <HAL_GPIO_Init+0x300>)
 80018d6:	69bb      	ldr	r3, [r7, #24]
 80018d8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80018da:	69fb      	ldr	r3, [r7, #28]
 80018dc:	3301      	adds	r3, #1
 80018de:	61fb      	str	r3, [r7, #28]
 80018e0:	69fb      	ldr	r3, [r7, #28]
 80018e2:	2b0f      	cmp	r3, #15
 80018e4:	f67f aea2 	bls.w	800162c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80018e8:	bf00      	nop
 80018ea:	3724      	adds	r7, #36	; 0x24
 80018ec:	46bd      	mov	sp, r7
 80018ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018f2:	4770      	bx	lr
 80018f4:	40023800 	.word	0x40023800
 80018f8:	40013800 	.word	0x40013800
 80018fc:	40020000 	.word	0x40020000
 8001900:	40020400 	.word	0x40020400
 8001904:	40020800 	.word	0x40020800
 8001908:	40020c00 	.word	0x40020c00
 800190c:	40021000 	.word	0x40021000
 8001910:	40013c00 	.word	0x40013c00

08001914 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001914:	b480      	push	{r7}
 8001916:	b083      	sub	sp, #12
 8001918:	af00      	add	r7, sp, #0
 800191a:	6078      	str	r0, [r7, #4]
 800191c:	460b      	mov	r3, r1
 800191e:	807b      	strh	r3, [r7, #2]
 8001920:	4613      	mov	r3, r2
 8001922:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001924:	787b      	ldrb	r3, [r7, #1]
 8001926:	2b00      	cmp	r3, #0
 8001928:	d003      	beq.n	8001932 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800192a:	887a      	ldrh	r2, [r7, #2]
 800192c:	687b      	ldr	r3, [r7, #4]
 800192e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001930:	e003      	b.n	800193a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001932:	887b      	ldrh	r3, [r7, #2]
 8001934:	041a      	lsls	r2, r3, #16
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	619a      	str	r2, [r3, #24]
}
 800193a:	bf00      	nop
 800193c:	370c      	adds	r7, #12
 800193e:	46bd      	mov	sp, r7
 8001940:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001944:	4770      	bx	lr
	...

08001948 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001948:	b580      	push	{r7, lr}
 800194a:	b086      	sub	sp, #24
 800194c:	af00      	add	r7, sp, #0
 800194e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	2b00      	cmp	r3, #0
 8001954:	d101      	bne.n	800195a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001956:	2301      	movs	r3, #1
 8001958:	e25b      	b.n	8001e12 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	f003 0301 	and.w	r3, r3, #1
 8001962:	2b00      	cmp	r3, #0
 8001964:	d075      	beq.n	8001a52 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8001966:	4ba3      	ldr	r3, [pc, #652]	; (8001bf4 <HAL_RCC_OscConfig+0x2ac>)
 8001968:	689b      	ldr	r3, [r3, #8]
 800196a:	f003 030c 	and.w	r3, r3, #12
 800196e:	2b04      	cmp	r3, #4
 8001970:	d00c      	beq.n	800198c <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8001972:	4ba0      	ldr	r3, [pc, #640]	; (8001bf4 <HAL_RCC_OscConfig+0x2ac>)
 8001974:	689b      	ldr	r3, [r3, #8]
 8001976:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800197a:	2b08      	cmp	r3, #8
 800197c:	d112      	bne.n	80019a4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800197e:	4b9d      	ldr	r3, [pc, #628]	; (8001bf4 <HAL_RCC_OscConfig+0x2ac>)
 8001980:	685b      	ldr	r3, [r3, #4]
 8001982:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001986:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800198a:	d10b      	bne.n	80019a4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800198c:	4b99      	ldr	r3, [pc, #612]	; (8001bf4 <HAL_RCC_OscConfig+0x2ac>)
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001994:	2b00      	cmp	r3, #0
 8001996:	d05b      	beq.n	8001a50 <HAL_RCC_OscConfig+0x108>
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	685b      	ldr	r3, [r3, #4]
 800199c:	2b00      	cmp	r3, #0
 800199e:	d157      	bne.n	8001a50 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80019a0:	2301      	movs	r3, #1
 80019a2:	e236      	b.n	8001e12 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80019a4:	687b      	ldr	r3, [r7, #4]
 80019a6:	685b      	ldr	r3, [r3, #4]
 80019a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80019ac:	d106      	bne.n	80019bc <HAL_RCC_OscConfig+0x74>
 80019ae:	4b91      	ldr	r3, [pc, #580]	; (8001bf4 <HAL_RCC_OscConfig+0x2ac>)
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	4a90      	ldr	r2, [pc, #576]	; (8001bf4 <HAL_RCC_OscConfig+0x2ac>)
 80019b4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80019b8:	6013      	str	r3, [r2, #0]
 80019ba:	e01d      	b.n	80019f8 <HAL_RCC_OscConfig+0xb0>
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	685b      	ldr	r3, [r3, #4]
 80019c0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80019c4:	d10c      	bne.n	80019e0 <HAL_RCC_OscConfig+0x98>
 80019c6:	4b8b      	ldr	r3, [pc, #556]	; (8001bf4 <HAL_RCC_OscConfig+0x2ac>)
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	4a8a      	ldr	r2, [pc, #552]	; (8001bf4 <HAL_RCC_OscConfig+0x2ac>)
 80019cc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80019d0:	6013      	str	r3, [r2, #0]
 80019d2:	4b88      	ldr	r3, [pc, #544]	; (8001bf4 <HAL_RCC_OscConfig+0x2ac>)
 80019d4:	681b      	ldr	r3, [r3, #0]
 80019d6:	4a87      	ldr	r2, [pc, #540]	; (8001bf4 <HAL_RCC_OscConfig+0x2ac>)
 80019d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80019dc:	6013      	str	r3, [r2, #0]
 80019de:	e00b      	b.n	80019f8 <HAL_RCC_OscConfig+0xb0>
 80019e0:	4b84      	ldr	r3, [pc, #528]	; (8001bf4 <HAL_RCC_OscConfig+0x2ac>)
 80019e2:	681b      	ldr	r3, [r3, #0]
 80019e4:	4a83      	ldr	r2, [pc, #524]	; (8001bf4 <HAL_RCC_OscConfig+0x2ac>)
 80019e6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80019ea:	6013      	str	r3, [r2, #0]
 80019ec:	4b81      	ldr	r3, [pc, #516]	; (8001bf4 <HAL_RCC_OscConfig+0x2ac>)
 80019ee:	681b      	ldr	r3, [r3, #0]
 80019f0:	4a80      	ldr	r2, [pc, #512]	; (8001bf4 <HAL_RCC_OscConfig+0x2ac>)
 80019f2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80019f6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	685b      	ldr	r3, [r3, #4]
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d013      	beq.n	8001a28 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a00:	f7ff fd14 	bl	800142c <HAL_GetTick>
 8001a04:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a06:	e008      	b.n	8001a1a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001a08:	f7ff fd10 	bl	800142c <HAL_GetTick>
 8001a0c:	4602      	mov	r2, r0
 8001a0e:	693b      	ldr	r3, [r7, #16]
 8001a10:	1ad3      	subs	r3, r2, r3
 8001a12:	2b64      	cmp	r3, #100	; 0x64
 8001a14:	d901      	bls.n	8001a1a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001a16:	2303      	movs	r3, #3
 8001a18:	e1fb      	b.n	8001e12 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001a1a:	4b76      	ldr	r3, [pc, #472]	; (8001bf4 <HAL_RCC_OscConfig+0x2ac>)
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a22:	2b00      	cmp	r3, #0
 8001a24:	d0f0      	beq.n	8001a08 <HAL_RCC_OscConfig+0xc0>
 8001a26:	e014      	b.n	8001a52 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001a28:	f7ff fd00 	bl	800142c <HAL_GetTick>
 8001a2c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a2e:	e008      	b.n	8001a42 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001a30:	f7ff fcfc 	bl	800142c <HAL_GetTick>
 8001a34:	4602      	mov	r2, r0
 8001a36:	693b      	ldr	r3, [r7, #16]
 8001a38:	1ad3      	subs	r3, r2, r3
 8001a3a:	2b64      	cmp	r3, #100	; 0x64
 8001a3c:	d901      	bls.n	8001a42 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001a3e:	2303      	movs	r3, #3
 8001a40:	e1e7      	b.n	8001e12 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001a42:	4b6c      	ldr	r3, [pc, #432]	; (8001bf4 <HAL_RCC_OscConfig+0x2ac>)
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d1f0      	bne.n	8001a30 <HAL_RCC_OscConfig+0xe8>
 8001a4e:	e000      	b.n	8001a52 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001a50:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	681b      	ldr	r3, [r3, #0]
 8001a56:	f003 0302 	and.w	r3, r3, #2
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d063      	beq.n	8001b26 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001a5e:	4b65      	ldr	r3, [pc, #404]	; (8001bf4 <HAL_RCC_OscConfig+0x2ac>)
 8001a60:	689b      	ldr	r3, [r3, #8]
 8001a62:	f003 030c 	and.w	r3, r3, #12
 8001a66:	2b00      	cmp	r3, #0
 8001a68:	d00b      	beq.n	8001a82 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001a6a:	4b62      	ldr	r3, [pc, #392]	; (8001bf4 <HAL_RCC_OscConfig+0x2ac>)
 8001a6c:	689b      	ldr	r3, [r3, #8]
 8001a6e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8001a72:	2b08      	cmp	r3, #8
 8001a74:	d11c      	bne.n	8001ab0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8001a76:	4b5f      	ldr	r3, [pc, #380]	; (8001bf4 <HAL_RCC_OscConfig+0x2ac>)
 8001a78:	685b      	ldr	r3, [r3, #4]
 8001a7a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001a7e:	2b00      	cmp	r3, #0
 8001a80:	d116      	bne.n	8001ab0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001a82:	4b5c      	ldr	r3, [pc, #368]	; (8001bf4 <HAL_RCC_OscConfig+0x2ac>)
 8001a84:	681b      	ldr	r3, [r3, #0]
 8001a86:	f003 0302 	and.w	r3, r3, #2
 8001a8a:	2b00      	cmp	r3, #0
 8001a8c:	d005      	beq.n	8001a9a <HAL_RCC_OscConfig+0x152>
 8001a8e:	687b      	ldr	r3, [r7, #4]
 8001a90:	68db      	ldr	r3, [r3, #12]
 8001a92:	2b01      	cmp	r3, #1
 8001a94:	d001      	beq.n	8001a9a <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8001a96:	2301      	movs	r3, #1
 8001a98:	e1bb      	b.n	8001e12 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001a9a:	4b56      	ldr	r3, [pc, #344]	; (8001bf4 <HAL_RCC_OscConfig+0x2ac>)
 8001a9c:	681b      	ldr	r3, [r3, #0]
 8001a9e:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	691b      	ldr	r3, [r3, #16]
 8001aa6:	00db      	lsls	r3, r3, #3
 8001aa8:	4952      	ldr	r1, [pc, #328]	; (8001bf4 <HAL_RCC_OscConfig+0x2ac>)
 8001aaa:	4313      	orrs	r3, r2
 8001aac:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001aae:	e03a      	b.n	8001b26 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001ab0:	687b      	ldr	r3, [r7, #4]
 8001ab2:	68db      	ldr	r3, [r3, #12]
 8001ab4:	2b00      	cmp	r3, #0
 8001ab6:	d020      	beq.n	8001afa <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001ab8:	4b4f      	ldr	r3, [pc, #316]	; (8001bf8 <HAL_RCC_OscConfig+0x2b0>)
 8001aba:	2201      	movs	r2, #1
 8001abc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001abe:	f7ff fcb5 	bl	800142c <HAL_GetTick>
 8001ac2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ac4:	e008      	b.n	8001ad8 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001ac6:	f7ff fcb1 	bl	800142c <HAL_GetTick>
 8001aca:	4602      	mov	r2, r0
 8001acc:	693b      	ldr	r3, [r7, #16]
 8001ace:	1ad3      	subs	r3, r2, r3
 8001ad0:	2b02      	cmp	r3, #2
 8001ad2:	d901      	bls.n	8001ad8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001ad4:	2303      	movs	r3, #3
 8001ad6:	e19c      	b.n	8001e12 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ad8:	4b46      	ldr	r3, [pc, #280]	; (8001bf4 <HAL_RCC_OscConfig+0x2ac>)
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	f003 0302 	and.w	r3, r3, #2
 8001ae0:	2b00      	cmp	r3, #0
 8001ae2:	d0f0      	beq.n	8001ac6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001ae4:	4b43      	ldr	r3, [pc, #268]	; (8001bf4 <HAL_RCC_OscConfig+0x2ac>)
 8001ae6:	681b      	ldr	r3, [r3, #0]
 8001ae8:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001aec:	687b      	ldr	r3, [r7, #4]
 8001aee:	691b      	ldr	r3, [r3, #16]
 8001af0:	00db      	lsls	r3, r3, #3
 8001af2:	4940      	ldr	r1, [pc, #256]	; (8001bf4 <HAL_RCC_OscConfig+0x2ac>)
 8001af4:	4313      	orrs	r3, r2
 8001af6:	600b      	str	r3, [r1, #0]
 8001af8:	e015      	b.n	8001b26 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001afa:	4b3f      	ldr	r3, [pc, #252]	; (8001bf8 <HAL_RCC_OscConfig+0x2b0>)
 8001afc:	2200      	movs	r2, #0
 8001afe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001b00:	f7ff fc94 	bl	800142c <HAL_GetTick>
 8001b04:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b06:	e008      	b.n	8001b1a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001b08:	f7ff fc90 	bl	800142c <HAL_GetTick>
 8001b0c:	4602      	mov	r2, r0
 8001b0e:	693b      	ldr	r3, [r7, #16]
 8001b10:	1ad3      	subs	r3, r2, r3
 8001b12:	2b02      	cmp	r3, #2
 8001b14:	d901      	bls.n	8001b1a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8001b16:	2303      	movs	r3, #3
 8001b18:	e17b      	b.n	8001e12 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8001b1a:	4b36      	ldr	r3, [pc, #216]	; (8001bf4 <HAL_RCC_OscConfig+0x2ac>)
 8001b1c:	681b      	ldr	r3, [r3, #0]
 8001b1e:	f003 0302 	and.w	r3, r3, #2
 8001b22:	2b00      	cmp	r3, #0
 8001b24:	d1f0      	bne.n	8001b08 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	681b      	ldr	r3, [r3, #0]
 8001b2a:	f003 0308 	and.w	r3, r3, #8
 8001b2e:	2b00      	cmp	r3, #0
 8001b30:	d030      	beq.n	8001b94 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001b32:	687b      	ldr	r3, [r7, #4]
 8001b34:	695b      	ldr	r3, [r3, #20]
 8001b36:	2b00      	cmp	r3, #0
 8001b38:	d016      	beq.n	8001b68 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001b3a:	4b30      	ldr	r3, [pc, #192]	; (8001bfc <HAL_RCC_OscConfig+0x2b4>)
 8001b3c:	2201      	movs	r2, #1
 8001b3e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b40:	f7ff fc74 	bl	800142c <HAL_GetTick>
 8001b44:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b46:	e008      	b.n	8001b5a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001b48:	f7ff fc70 	bl	800142c <HAL_GetTick>
 8001b4c:	4602      	mov	r2, r0
 8001b4e:	693b      	ldr	r3, [r7, #16]
 8001b50:	1ad3      	subs	r3, r2, r3
 8001b52:	2b02      	cmp	r3, #2
 8001b54:	d901      	bls.n	8001b5a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8001b56:	2303      	movs	r3, #3
 8001b58:	e15b      	b.n	8001e12 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001b5a:	4b26      	ldr	r3, [pc, #152]	; (8001bf4 <HAL_RCC_OscConfig+0x2ac>)
 8001b5c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001b5e:	f003 0302 	and.w	r3, r3, #2
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d0f0      	beq.n	8001b48 <HAL_RCC_OscConfig+0x200>
 8001b66:	e015      	b.n	8001b94 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001b68:	4b24      	ldr	r3, [pc, #144]	; (8001bfc <HAL_RCC_OscConfig+0x2b4>)
 8001b6a:	2200      	movs	r2, #0
 8001b6c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001b6e:	f7ff fc5d 	bl	800142c <HAL_GetTick>
 8001b72:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b74:	e008      	b.n	8001b88 <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001b76:	f7ff fc59 	bl	800142c <HAL_GetTick>
 8001b7a:	4602      	mov	r2, r0
 8001b7c:	693b      	ldr	r3, [r7, #16]
 8001b7e:	1ad3      	subs	r3, r2, r3
 8001b80:	2b02      	cmp	r3, #2
 8001b82:	d901      	bls.n	8001b88 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8001b84:	2303      	movs	r3, #3
 8001b86:	e144      	b.n	8001e12 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001b88:	4b1a      	ldr	r3, [pc, #104]	; (8001bf4 <HAL_RCC_OscConfig+0x2ac>)
 8001b8a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8001b8c:	f003 0302 	and.w	r3, r3, #2
 8001b90:	2b00      	cmp	r3, #0
 8001b92:	d1f0      	bne.n	8001b76 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001b94:	687b      	ldr	r3, [r7, #4]
 8001b96:	681b      	ldr	r3, [r3, #0]
 8001b98:	f003 0304 	and.w	r3, r3, #4
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	f000 80a0 	beq.w	8001ce2 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001ba2:	2300      	movs	r3, #0
 8001ba4:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001ba6:	4b13      	ldr	r3, [pc, #76]	; (8001bf4 <HAL_RCC_OscConfig+0x2ac>)
 8001ba8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001baa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bae:	2b00      	cmp	r3, #0
 8001bb0:	d10f      	bne.n	8001bd2 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001bb2:	2300      	movs	r3, #0
 8001bb4:	60bb      	str	r3, [r7, #8]
 8001bb6:	4b0f      	ldr	r3, [pc, #60]	; (8001bf4 <HAL_RCC_OscConfig+0x2ac>)
 8001bb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bba:	4a0e      	ldr	r2, [pc, #56]	; (8001bf4 <HAL_RCC_OscConfig+0x2ac>)
 8001bbc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001bc0:	6413      	str	r3, [r2, #64]	; 0x40
 8001bc2:	4b0c      	ldr	r3, [pc, #48]	; (8001bf4 <HAL_RCC_OscConfig+0x2ac>)
 8001bc4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bc6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001bca:	60bb      	str	r3, [r7, #8]
 8001bcc:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001bce:	2301      	movs	r3, #1
 8001bd0:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bd2:	4b0b      	ldr	r3, [pc, #44]	; (8001c00 <HAL_RCC_OscConfig+0x2b8>)
 8001bd4:	681b      	ldr	r3, [r3, #0]
 8001bd6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001bda:	2b00      	cmp	r3, #0
 8001bdc:	d121      	bne.n	8001c22 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001bde:	4b08      	ldr	r3, [pc, #32]	; (8001c00 <HAL_RCC_OscConfig+0x2b8>)
 8001be0:	681b      	ldr	r3, [r3, #0]
 8001be2:	4a07      	ldr	r2, [pc, #28]	; (8001c00 <HAL_RCC_OscConfig+0x2b8>)
 8001be4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001be8:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001bea:	f7ff fc1f 	bl	800142c <HAL_GetTick>
 8001bee:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001bf0:	e011      	b.n	8001c16 <HAL_RCC_OscConfig+0x2ce>
 8001bf2:	bf00      	nop
 8001bf4:	40023800 	.word	0x40023800
 8001bf8:	42470000 	.word	0x42470000
 8001bfc:	42470e80 	.word	0x42470e80
 8001c00:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001c04:	f7ff fc12 	bl	800142c <HAL_GetTick>
 8001c08:	4602      	mov	r2, r0
 8001c0a:	693b      	ldr	r3, [r7, #16]
 8001c0c:	1ad3      	subs	r3, r2, r3
 8001c0e:	2b02      	cmp	r3, #2
 8001c10:	d901      	bls.n	8001c16 <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8001c12:	2303      	movs	r3, #3
 8001c14:	e0fd      	b.n	8001e12 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001c16:	4b81      	ldr	r3, [pc, #516]	; (8001e1c <HAL_RCC_OscConfig+0x4d4>)
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d0f0      	beq.n	8001c04 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	689b      	ldr	r3, [r3, #8]
 8001c26:	2b01      	cmp	r3, #1
 8001c28:	d106      	bne.n	8001c38 <HAL_RCC_OscConfig+0x2f0>
 8001c2a:	4b7d      	ldr	r3, [pc, #500]	; (8001e20 <HAL_RCC_OscConfig+0x4d8>)
 8001c2c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c2e:	4a7c      	ldr	r2, [pc, #496]	; (8001e20 <HAL_RCC_OscConfig+0x4d8>)
 8001c30:	f043 0301 	orr.w	r3, r3, #1
 8001c34:	6713      	str	r3, [r2, #112]	; 0x70
 8001c36:	e01c      	b.n	8001c72 <HAL_RCC_OscConfig+0x32a>
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	689b      	ldr	r3, [r3, #8]
 8001c3c:	2b05      	cmp	r3, #5
 8001c3e:	d10c      	bne.n	8001c5a <HAL_RCC_OscConfig+0x312>
 8001c40:	4b77      	ldr	r3, [pc, #476]	; (8001e20 <HAL_RCC_OscConfig+0x4d8>)
 8001c42:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c44:	4a76      	ldr	r2, [pc, #472]	; (8001e20 <HAL_RCC_OscConfig+0x4d8>)
 8001c46:	f043 0304 	orr.w	r3, r3, #4
 8001c4a:	6713      	str	r3, [r2, #112]	; 0x70
 8001c4c:	4b74      	ldr	r3, [pc, #464]	; (8001e20 <HAL_RCC_OscConfig+0x4d8>)
 8001c4e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c50:	4a73      	ldr	r2, [pc, #460]	; (8001e20 <HAL_RCC_OscConfig+0x4d8>)
 8001c52:	f043 0301 	orr.w	r3, r3, #1
 8001c56:	6713      	str	r3, [r2, #112]	; 0x70
 8001c58:	e00b      	b.n	8001c72 <HAL_RCC_OscConfig+0x32a>
 8001c5a:	4b71      	ldr	r3, [pc, #452]	; (8001e20 <HAL_RCC_OscConfig+0x4d8>)
 8001c5c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c5e:	4a70      	ldr	r2, [pc, #448]	; (8001e20 <HAL_RCC_OscConfig+0x4d8>)
 8001c60:	f023 0301 	bic.w	r3, r3, #1
 8001c64:	6713      	str	r3, [r2, #112]	; 0x70
 8001c66:	4b6e      	ldr	r3, [pc, #440]	; (8001e20 <HAL_RCC_OscConfig+0x4d8>)
 8001c68:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c6a:	4a6d      	ldr	r2, [pc, #436]	; (8001e20 <HAL_RCC_OscConfig+0x4d8>)
 8001c6c:	f023 0304 	bic.w	r3, r3, #4
 8001c70:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8001c72:	687b      	ldr	r3, [r7, #4]
 8001c74:	689b      	ldr	r3, [r3, #8]
 8001c76:	2b00      	cmp	r3, #0
 8001c78:	d015      	beq.n	8001ca6 <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001c7a:	f7ff fbd7 	bl	800142c <HAL_GetTick>
 8001c7e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c80:	e00a      	b.n	8001c98 <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001c82:	f7ff fbd3 	bl	800142c <HAL_GetTick>
 8001c86:	4602      	mov	r2, r0
 8001c88:	693b      	ldr	r3, [r7, #16]
 8001c8a:	1ad3      	subs	r3, r2, r3
 8001c8c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001c90:	4293      	cmp	r3, r2
 8001c92:	d901      	bls.n	8001c98 <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8001c94:	2303      	movs	r3, #3
 8001c96:	e0bc      	b.n	8001e12 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001c98:	4b61      	ldr	r3, [pc, #388]	; (8001e20 <HAL_RCC_OscConfig+0x4d8>)
 8001c9a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001c9c:	f003 0302 	and.w	r3, r3, #2
 8001ca0:	2b00      	cmp	r3, #0
 8001ca2:	d0ee      	beq.n	8001c82 <HAL_RCC_OscConfig+0x33a>
 8001ca4:	e014      	b.n	8001cd0 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001ca6:	f7ff fbc1 	bl	800142c <HAL_GetTick>
 8001caa:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001cac:	e00a      	b.n	8001cc4 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001cae:	f7ff fbbd 	bl	800142c <HAL_GetTick>
 8001cb2:	4602      	mov	r2, r0
 8001cb4:	693b      	ldr	r3, [r7, #16]
 8001cb6:	1ad3      	subs	r3, r2, r3
 8001cb8:	f241 3288 	movw	r2, #5000	; 0x1388
 8001cbc:	4293      	cmp	r3, r2
 8001cbe:	d901      	bls.n	8001cc4 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8001cc0:	2303      	movs	r3, #3
 8001cc2:	e0a6      	b.n	8001e12 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001cc4:	4b56      	ldr	r3, [pc, #344]	; (8001e20 <HAL_RCC_OscConfig+0x4d8>)
 8001cc6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001cc8:	f003 0302 	and.w	r3, r3, #2
 8001ccc:	2b00      	cmp	r3, #0
 8001cce:	d1ee      	bne.n	8001cae <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001cd0:	7dfb      	ldrb	r3, [r7, #23]
 8001cd2:	2b01      	cmp	r3, #1
 8001cd4:	d105      	bne.n	8001ce2 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001cd6:	4b52      	ldr	r3, [pc, #328]	; (8001e20 <HAL_RCC_OscConfig+0x4d8>)
 8001cd8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cda:	4a51      	ldr	r2, [pc, #324]	; (8001e20 <HAL_RCC_OscConfig+0x4d8>)
 8001cdc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001ce0:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	699b      	ldr	r3, [r3, #24]
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	f000 8092 	beq.w	8001e10 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001cec:	4b4c      	ldr	r3, [pc, #304]	; (8001e20 <HAL_RCC_OscConfig+0x4d8>)
 8001cee:	689b      	ldr	r3, [r3, #8]
 8001cf0:	f003 030c 	and.w	r3, r3, #12
 8001cf4:	2b08      	cmp	r3, #8
 8001cf6:	d05c      	beq.n	8001db2 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	699b      	ldr	r3, [r3, #24]
 8001cfc:	2b02      	cmp	r3, #2
 8001cfe:	d141      	bne.n	8001d84 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d00:	4b48      	ldr	r3, [pc, #288]	; (8001e24 <HAL_RCC_OscConfig+0x4dc>)
 8001d02:	2200      	movs	r2, #0
 8001d04:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d06:	f7ff fb91 	bl	800142c <HAL_GetTick>
 8001d0a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d0c:	e008      	b.n	8001d20 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d0e:	f7ff fb8d 	bl	800142c <HAL_GetTick>
 8001d12:	4602      	mov	r2, r0
 8001d14:	693b      	ldr	r3, [r7, #16]
 8001d16:	1ad3      	subs	r3, r2, r3
 8001d18:	2b02      	cmp	r3, #2
 8001d1a:	d901      	bls.n	8001d20 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8001d1c:	2303      	movs	r3, #3
 8001d1e:	e078      	b.n	8001e12 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d20:	4b3f      	ldr	r3, [pc, #252]	; (8001e20 <HAL_RCC_OscConfig+0x4d8>)
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d28:	2b00      	cmp	r3, #0
 8001d2a:	d1f0      	bne.n	8001d0e <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001d2c:	687b      	ldr	r3, [r7, #4]
 8001d2e:	69da      	ldr	r2, [r3, #28]
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	6a1b      	ldr	r3, [r3, #32]
 8001d34:	431a      	orrs	r2, r3
 8001d36:	687b      	ldr	r3, [r7, #4]
 8001d38:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001d3a:	019b      	lsls	r3, r3, #6
 8001d3c:	431a      	orrs	r2, r3
 8001d3e:	687b      	ldr	r3, [r7, #4]
 8001d40:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001d42:	085b      	lsrs	r3, r3, #1
 8001d44:	3b01      	subs	r3, #1
 8001d46:	041b      	lsls	r3, r3, #16
 8001d48:	431a      	orrs	r2, r3
 8001d4a:	687b      	ldr	r3, [r7, #4]
 8001d4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001d4e:	061b      	lsls	r3, r3, #24
 8001d50:	4933      	ldr	r1, [pc, #204]	; (8001e20 <HAL_RCC_OscConfig+0x4d8>)
 8001d52:	4313      	orrs	r3, r2
 8001d54:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001d56:	4b33      	ldr	r3, [pc, #204]	; (8001e24 <HAL_RCC_OscConfig+0x4dc>)
 8001d58:	2201      	movs	r2, #1
 8001d5a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d5c:	f7ff fb66 	bl	800142c <HAL_GetTick>
 8001d60:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d62:	e008      	b.n	8001d76 <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d64:	f7ff fb62 	bl	800142c <HAL_GetTick>
 8001d68:	4602      	mov	r2, r0
 8001d6a:	693b      	ldr	r3, [r7, #16]
 8001d6c:	1ad3      	subs	r3, r2, r3
 8001d6e:	2b02      	cmp	r3, #2
 8001d70:	d901      	bls.n	8001d76 <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8001d72:	2303      	movs	r3, #3
 8001d74:	e04d      	b.n	8001e12 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001d76:	4b2a      	ldr	r3, [pc, #168]	; (8001e20 <HAL_RCC_OscConfig+0x4d8>)
 8001d78:	681b      	ldr	r3, [r3, #0]
 8001d7a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001d7e:	2b00      	cmp	r3, #0
 8001d80:	d0f0      	beq.n	8001d64 <HAL_RCC_OscConfig+0x41c>
 8001d82:	e045      	b.n	8001e10 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001d84:	4b27      	ldr	r3, [pc, #156]	; (8001e24 <HAL_RCC_OscConfig+0x4dc>)
 8001d86:	2200      	movs	r2, #0
 8001d88:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001d8a:	f7ff fb4f 	bl	800142c <HAL_GetTick>
 8001d8e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001d90:	e008      	b.n	8001da4 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001d92:	f7ff fb4b 	bl	800142c <HAL_GetTick>
 8001d96:	4602      	mov	r2, r0
 8001d98:	693b      	ldr	r3, [r7, #16]
 8001d9a:	1ad3      	subs	r3, r2, r3
 8001d9c:	2b02      	cmp	r3, #2
 8001d9e:	d901      	bls.n	8001da4 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8001da0:	2303      	movs	r3, #3
 8001da2:	e036      	b.n	8001e12 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001da4:	4b1e      	ldr	r3, [pc, #120]	; (8001e20 <HAL_RCC_OscConfig+0x4d8>)
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001dac:	2b00      	cmp	r3, #0
 8001dae:	d1f0      	bne.n	8001d92 <HAL_RCC_OscConfig+0x44a>
 8001db0:	e02e      	b.n	8001e10 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	699b      	ldr	r3, [r3, #24]
 8001db6:	2b01      	cmp	r3, #1
 8001db8:	d101      	bne.n	8001dbe <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8001dba:	2301      	movs	r3, #1
 8001dbc:	e029      	b.n	8001e12 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8001dbe:	4b18      	ldr	r3, [pc, #96]	; (8001e20 <HAL_RCC_OscConfig+0x4d8>)
 8001dc0:	685b      	ldr	r3, [r3, #4]
 8001dc2:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001dc4:	68fb      	ldr	r3, [r7, #12]
 8001dc6:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	69db      	ldr	r3, [r3, #28]
 8001dce:	429a      	cmp	r2, r3
 8001dd0:	d11c      	bne.n	8001e0c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8001dd8:	687b      	ldr	r3, [r7, #4]
 8001dda:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001ddc:	429a      	cmp	r2, r3
 8001dde:	d115      	bne.n	8001e0c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8001de0:	68fa      	ldr	r2, [r7, #12]
 8001de2:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8001de6:	4013      	ands	r3, r2
 8001de8:	687a      	ldr	r2, [r7, #4]
 8001dea:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001dec:	4293      	cmp	r3, r2
 8001dee:	d10d      	bne.n	8001e0c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001df0:	68fb      	ldr	r3, [r7, #12]
 8001df2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8001df6:	687b      	ldr	r3, [r7, #4]
 8001df8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8001dfa:	429a      	cmp	r2, r3
 8001dfc:	d106      	bne.n	8001e0c <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8001dfe:	68fb      	ldr	r3, [r7, #12]
 8001e00:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001e08:	429a      	cmp	r2, r3
 8001e0a:	d001      	beq.n	8001e10 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8001e0c:	2301      	movs	r3, #1
 8001e0e:	e000      	b.n	8001e12 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8001e10:	2300      	movs	r3, #0
}
 8001e12:	4618      	mov	r0, r3
 8001e14:	3718      	adds	r7, #24
 8001e16:	46bd      	mov	sp, r7
 8001e18:	bd80      	pop	{r7, pc}
 8001e1a:	bf00      	nop
 8001e1c:	40007000 	.word	0x40007000
 8001e20:	40023800 	.word	0x40023800
 8001e24:	42470060 	.word	0x42470060

08001e28 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	b084      	sub	sp, #16
 8001e2c:	af00      	add	r7, sp, #0
 8001e2e:	6078      	str	r0, [r7, #4]
 8001e30:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d101      	bne.n	8001e3c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001e38:	2301      	movs	r3, #1
 8001e3a:	e0cc      	b.n	8001fd6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001e3c:	4b68      	ldr	r3, [pc, #416]	; (8001fe0 <HAL_RCC_ClockConfig+0x1b8>)
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	f003 030f 	and.w	r3, r3, #15
 8001e44:	683a      	ldr	r2, [r7, #0]
 8001e46:	429a      	cmp	r2, r3
 8001e48:	d90c      	bls.n	8001e64 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001e4a:	4b65      	ldr	r3, [pc, #404]	; (8001fe0 <HAL_RCC_ClockConfig+0x1b8>)
 8001e4c:	683a      	ldr	r2, [r7, #0]
 8001e4e:	b2d2      	uxtb	r2, r2
 8001e50:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001e52:	4b63      	ldr	r3, [pc, #396]	; (8001fe0 <HAL_RCC_ClockConfig+0x1b8>)
 8001e54:	681b      	ldr	r3, [r3, #0]
 8001e56:	f003 030f 	and.w	r3, r3, #15
 8001e5a:	683a      	ldr	r2, [r7, #0]
 8001e5c:	429a      	cmp	r2, r3
 8001e5e:	d001      	beq.n	8001e64 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001e60:	2301      	movs	r3, #1
 8001e62:	e0b8      	b.n	8001fd6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	681b      	ldr	r3, [r3, #0]
 8001e68:	f003 0302 	and.w	r3, r3, #2
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d020      	beq.n	8001eb2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001e70:	687b      	ldr	r3, [r7, #4]
 8001e72:	681b      	ldr	r3, [r3, #0]
 8001e74:	f003 0304 	and.w	r3, r3, #4
 8001e78:	2b00      	cmp	r3, #0
 8001e7a:	d005      	beq.n	8001e88 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001e7c:	4b59      	ldr	r3, [pc, #356]	; (8001fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8001e7e:	689b      	ldr	r3, [r3, #8]
 8001e80:	4a58      	ldr	r2, [pc, #352]	; (8001fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8001e82:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8001e86:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	681b      	ldr	r3, [r3, #0]
 8001e8c:	f003 0308 	and.w	r3, r3, #8
 8001e90:	2b00      	cmp	r3, #0
 8001e92:	d005      	beq.n	8001ea0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001e94:	4b53      	ldr	r3, [pc, #332]	; (8001fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8001e96:	689b      	ldr	r3, [r3, #8]
 8001e98:	4a52      	ldr	r2, [pc, #328]	; (8001fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8001e9a:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8001e9e:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001ea0:	4b50      	ldr	r3, [pc, #320]	; (8001fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8001ea2:	689b      	ldr	r3, [r3, #8]
 8001ea4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	689b      	ldr	r3, [r3, #8]
 8001eac:	494d      	ldr	r1, [pc, #308]	; (8001fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8001eae:	4313      	orrs	r3, r2
 8001eb0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	f003 0301 	and.w	r3, r3, #1
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d044      	beq.n	8001f48 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	685b      	ldr	r3, [r3, #4]
 8001ec2:	2b01      	cmp	r3, #1
 8001ec4:	d107      	bne.n	8001ed6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001ec6:	4b47      	ldr	r3, [pc, #284]	; (8001fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8001ec8:	681b      	ldr	r3, [r3, #0]
 8001eca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	d119      	bne.n	8001f06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ed2:	2301      	movs	r3, #1
 8001ed4:	e07f      	b.n	8001fd6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	685b      	ldr	r3, [r3, #4]
 8001eda:	2b02      	cmp	r3, #2
 8001edc:	d003      	beq.n	8001ee6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001ede:	687b      	ldr	r3, [r7, #4]
 8001ee0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001ee2:	2b03      	cmp	r3, #3
 8001ee4:	d107      	bne.n	8001ef6 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8001ee6:	4b3f      	ldr	r3, [pc, #252]	; (8001fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8001ee8:	681b      	ldr	r3, [r3, #0]
 8001eea:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001eee:	2b00      	cmp	r3, #0
 8001ef0:	d109      	bne.n	8001f06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001ef2:	2301      	movs	r3, #1
 8001ef4:	e06f      	b.n	8001fd6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001ef6:	4b3b      	ldr	r3, [pc, #236]	; (8001fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	f003 0302 	and.w	r3, r3, #2
 8001efe:	2b00      	cmp	r3, #0
 8001f00:	d101      	bne.n	8001f06 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001f02:	2301      	movs	r3, #1
 8001f04:	e067      	b.n	8001fd6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001f06:	4b37      	ldr	r3, [pc, #220]	; (8001fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8001f08:	689b      	ldr	r3, [r3, #8]
 8001f0a:	f023 0203 	bic.w	r2, r3, #3
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	685b      	ldr	r3, [r3, #4]
 8001f12:	4934      	ldr	r1, [pc, #208]	; (8001fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8001f14:	4313      	orrs	r3, r2
 8001f16:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001f18:	f7ff fa88 	bl	800142c <HAL_GetTick>
 8001f1c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f1e:	e00a      	b.n	8001f36 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f20:	f7ff fa84 	bl	800142c <HAL_GetTick>
 8001f24:	4602      	mov	r2, r0
 8001f26:	68fb      	ldr	r3, [r7, #12]
 8001f28:	1ad3      	subs	r3, r2, r3
 8001f2a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001f2e:	4293      	cmp	r3, r2
 8001f30:	d901      	bls.n	8001f36 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001f32:	2303      	movs	r3, #3
 8001f34:	e04f      	b.n	8001fd6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001f36:	4b2b      	ldr	r3, [pc, #172]	; (8001fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8001f38:	689b      	ldr	r3, [r3, #8]
 8001f3a:	f003 020c 	and.w	r2, r3, #12
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	685b      	ldr	r3, [r3, #4]
 8001f42:	009b      	lsls	r3, r3, #2
 8001f44:	429a      	cmp	r2, r3
 8001f46:	d1eb      	bne.n	8001f20 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001f48:	4b25      	ldr	r3, [pc, #148]	; (8001fe0 <HAL_RCC_ClockConfig+0x1b8>)
 8001f4a:	681b      	ldr	r3, [r3, #0]
 8001f4c:	f003 030f 	and.w	r3, r3, #15
 8001f50:	683a      	ldr	r2, [r7, #0]
 8001f52:	429a      	cmp	r2, r3
 8001f54:	d20c      	bcs.n	8001f70 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f56:	4b22      	ldr	r3, [pc, #136]	; (8001fe0 <HAL_RCC_ClockConfig+0x1b8>)
 8001f58:	683a      	ldr	r2, [r7, #0]
 8001f5a:	b2d2      	uxtb	r2, r2
 8001f5c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f5e:	4b20      	ldr	r3, [pc, #128]	; (8001fe0 <HAL_RCC_ClockConfig+0x1b8>)
 8001f60:	681b      	ldr	r3, [r3, #0]
 8001f62:	f003 030f 	and.w	r3, r3, #15
 8001f66:	683a      	ldr	r2, [r7, #0]
 8001f68:	429a      	cmp	r2, r3
 8001f6a:	d001      	beq.n	8001f70 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001f6c:	2301      	movs	r3, #1
 8001f6e:	e032      	b.n	8001fd6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	681b      	ldr	r3, [r3, #0]
 8001f74:	f003 0304 	and.w	r3, r3, #4
 8001f78:	2b00      	cmp	r3, #0
 8001f7a:	d008      	beq.n	8001f8e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001f7c:	4b19      	ldr	r3, [pc, #100]	; (8001fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8001f7e:	689b      	ldr	r3, [r3, #8]
 8001f80:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	68db      	ldr	r3, [r3, #12]
 8001f88:	4916      	ldr	r1, [pc, #88]	; (8001fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8001f8a:	4313      	orrs	r3, r2
 8001f8c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	681b      	ldr	r3, [r3, #0]
 8001f92:	f003 0308 	and.w	r3, r3, #8
 8001f96:	2b00      	cmp	r3, #0
 8001f98:	d009      	beq.n	8001fae <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001f9a:	4b12      	ldr	r3, [pc, #72]	; (8001fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8001f9c:	689b      	ldr	r3, [r3, #8]
 8001f9e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001fa2:	687b      	ldr	r3, [r7, #4]
 8001fa4:	691b      	ldr	r3, [r3, #16]
 8001fa6:	00db      	lsls	r3, r3, #3
 8001fa8:	490e      	ldr	r1, [pc, #56]	; (8001fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8001faa:	4313      	orrs	r3, r2
 8001fac:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001fae:	f000 f821 	bl	8001ff4 <HAL_RCC_GetSysClockFreq>
 8001fb2:	4601      	mov	r1, r0
 8001fb4:	4b0b      	ldr	r3, [pc, #44]	; (8001fe4 <HAL_RCC_ClockConfig+0x1bc>)
 8001fb6:	689b      	ldr	r3, [r3, #8]
 8001fb8:	091b      	lsrs	r3, r3, #4
 8001fba:	f003 030f 	and.w	r3, r3, #15
 8001fbe:	4a0a      	ldr	r2, [pc, #40]	; (8001fe8 <HAL_RCC_ClockConfig+0x1c0>)
 8001fc0:	5cd3      	ldrb	r3, [r2, r3]
 8001fc2:	fa21 f303 	lsr.w	r3, r1, r3
 8001fc6:	4a09      	ldr	r2, [pc, #36]	; (8001fec <HAL_RCC_ClockConfig+0x1c4>)
 8001fc8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8001fca:	4b09      	ldr	r3, [pc, #36]	; (8001ff0 <HAL_RCC_ClockConfig+0x1c8>)
 8001fcc:	681b      	ldr	r3, [r3, #0]
 8001fce:	4618      	mov	r0, r3
 8001fd0:	f7ff f9e8 	bl	80013a4 <HAL_InitTick>

  return HAL_OK;
 8001fd4:	2300      	movs	r3, #0
}
 8001fd6:	4618      	mov	r0, r3
 8001fd8:	3710      	adds	r7, #16
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	bd80      	pop	{r7, pc}
 8001fde:	bf00      	nop
 8001fe0:	40023c00 	.word	0x40023c00
 8001fe4:	40023800 	.word	0x40023800
 8001fe8:	08003a38 	.word	0x08003a38
 8001fec:	20000008 	.word	0x20000008
 8001ff0:	2000000c 	.word	0x2000000c

08001ff4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001ff4:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001ff6:	b085      	sub	sp, #20
 8001ff8:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001ffa:	2300      	movs	r3, #0
 8001ffc:	607b      	str	r3, [r7, #4]
 8001ffe:	2300      	movs	r3, #0
 8002000:	60fb      	str	r3, [r7, #12]
 8002002:	2300      	movs	r3, #0
 8002004:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8002006:	2300      	movs	r3, #0
 8002008:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800200a:	4b63      	ldr	r3, [pc, #396]	; (8002198 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800200c:	689b      	ldr	r3, [r3, #8]
 800200e:	f003 030c 	and.w	r3, r3, #12
 8002012:	2b04      	cmp	r3, #4
 8002014:	d007      	beq.n	8002026 <HAL_RCC_GetSysClockFreq+0x32>
 8002016:	2b08      	cmp	r3, #8
 8002018:	d008      	beq.n	800202c <HAL_RCC_GetSysClockFreq+0x38>
 800201a:	2b00      	cmp	r3, #0
 800201c:	f040 80b4 	bne.w	8002188 <HAL_RCC_GetSysClockFreq+0x194>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8002020:	4b5e      	ldr	r3, [pc, #376]	; (800219c <HAL_RCC_GetSysClockFreq+0x1a8>)
 8002022:	60bb      	str	r3, [r7, #8]
       break;
 8002024:	e0b3      	b.n	800218e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8002026:	4b5e      	ldr	r3, [pc, #376]	; (80021a0 <HAL_RCC_GetSysClockFreq+0x1ac>)
 8002028:	60bb      	str	r3, [r7, #8]
      break;
 800202a:	e0b0      	b.n	800218e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800202c:	4b5a      	ldr	r3, [pc, #360]	; (8002198 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800202e:	685b      	ldr	r3, [r3, #4]
 8002030:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8002034:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8002036:	4b58      	ldr	r3, [pc, #352]	; (8002198 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002038:	685b      	ldr	r3, [r3, #4]
 800203a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800203e:	2b00      	cmp	r3, #0
 8002040:	d04a      	beq.n	80020d8 <HAL_RCC_GetSysClockFreq+0xe4>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8002042:	4b55      	ldr	r3, [pc, #340]	; (8002198 <HAL_RCC_GetSysClockFreq+0x1a4>)
 8002044:	685b      	ldr	r3, [r3, #4]
 8002046:	099b      	lsrs	r3, r3, #6
 8002048:	f04f 0400 	mov.w	r4, #0
 800204c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8002050:	f04f 0200 	mov.w	r2, #0
 8002054:	ea03 0501 	and.w	r5, r3, r1
 8002058:	ea04 0602 	and.w	r6, r4, r2
 800205c:	4629      	mov	r1, r5
 800205e:	4632      	mov	r2, r6
 8002060:	f04f 0300 	mov.w	r3, #0
 8002064:	f04f 0400 	mov.w	r4, #0
 8002068:	0154      	lsls	r4, r2, #5
 800206a:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 800206e:	014b      	lsls	r3, r1, #5
 8002070:	4619      	mov	r1, r3
 8002072:	4622      	mov	r2, r4
 8002074:	1b49      	subs	r1, r1, r5
 8002076:	eb62 0206 	sbc.w	r2, r2, r6
 800207a:	f04f 0300 	mov.w	r3, #0
 800207e:	f04f 0400 	mov.w	r4, #0
 8002082:	0194      	lsls	r4, r2, #6
 8002084:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8002088:	018b      	lsls	r3, r1, #6
 800208a:	1a5b      	subs	r3, r3, r1
 800208c:	eb64 0402 	sbc.w	r4, r4, r2
 8002090:	f04f 0100 	mov.w	r1, #0
 8002094:	f04f 0200 	mov.w	r2, #0
 8002098:	00e2      	lsls	r2, r4, #3
 800209a:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 800209e:	00d9      	lsls	r1, r3, #3
 80020a0:	460b      	mov	r3, r1
 80020a2:	4614      	mov	r4, r2
 80020a4:	195b      	adds	r3, r3, r5
 80020a6:	eb44 0406 	adc.w	r4, r4, r6
 80020aa:	f04f 0100 	mov.w	r1, #0
 80020ae:	f04f 0200 	mov.w	r2, #0
 80020b2:	0262      	lsls	r2, r4, #9
 80020b4:	ea42 52d3 	orr.w	r2, r2, r3, lsr #23
 80020b8:	0259      	lsls	r1, r3, #9
 80020ba:	460b      	mov	r3, r1
 80020bc:	4614      	mov	r4, r2
 80020be:	4618      	mov	r0, r3
 80020c0:	4621      	mov	r1, r4
 80020c2:	687b      	ldr	r3, [r7, #4]
 80020c4:	f04f 0400 	mov.w	r4, #0
 80020c8:	461a      	mov	r2, r3
 80020ca:	4623      	mov	r3, r4
 80020cc:	f7fe fd52 	bl	8000b74 <__aeabi_uldivmod>
 80020d0:	4603      	mov	r3, r0
 80020d2:	460c      	mov	r4, r1
 80020d4:	60fb      	str	r3, [r7, #12]
 80020d6:	e049      	b.n	800216c <HAL_RCC_GetSysClockFreq+0x178>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80020d8:	4b2f      	ldr	r3, [pc, #188]	; (8002198 <HAL_RCC_GetSysClockFreq+0x1a4>)
 80020da:	685b      	ldr	r3, [r3, #4]
 80020dc:	099b      	lsrs	r3, r3, #6
 80020de:	f04f 0400 	mov.w	r4, #0
 80020e2:	f240 11ff 	movw	r1, #511	; 0x1ff
 80020e6:	f04f 0200 	mov.w	r2, #0
 80020ea:	ea03 0501 	and.w	r5, r3, r1
 80020ee:	ea04 0602 	and.w	r6, r4, r2
 80020f2:	4629      	mov	r1, r5
 80020f4:	4632      	mov	r2, r6
 80020f6:	f04f 0300 	mov.w	r3, #0
 80020fa:	f04f 0400 	mov.w	r4, #0
 80020fe:	0154      	lsls	r4, r2, #5
 8002100:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8002104:	014b      	lsls	r3, r1, #5
 8002106:	4619      	mov	r1, r3
 8002108:	4622      	mov	r2, r4
 800210a:	1b49      	subs	r1, r1, r5
 800210c:	eb62 0206 	sbc.w	r2, r2, r6
 8002110:	f04f 0300 	mov.w	r3, #0
 8002114:	f04f 0400 	mov.w	r4, #0
 8002118:	0194      	lsls	r4, r2, #6
 800211a:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 800211e:	018b      	lsls	r3, r1, #6
 8002120:	1a5b      	subs	r3, r3, r1
 8002122:	eb64 0402 	sbc.w	r4, r4, r2
 8002126:	f04f 0100 	mov.w	r1, #0
 800212a:	f04f 0200 	mov.w	r2, #0
 800212e:	00e2      	lsls	r2, r4, #3
 8002130:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8002134:	00d9      	lsls	r1, r3, #3
 8002136:	460b      	mov	r3, r1
 8002138:	4614      	mov	r4, r2
 800213a:	195b      	adds	r3, r3, r5
 800213c:	eb44 0406 	adc.w	r4, r4, r6
 8002140:	f04f 0100 	mov.w	r1, #0
 8002144:	f04f 0200 	mov.w	r2, #0
 8002148:	02a2      	lsls	r2, r4, #10
 800214a:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 800214e:	0299      	lsls	r1, r3, #10
 8002150:	460b      	mov	r3, r1
 8002152:	4614      	mov	r4, r2
 8002154:	4618      	mov	r0, r3
 8002156:	4621      	mov	r1, r4
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	f04f 0400 	mov.w	r4, #0
 800215e:	461a      	mov	r2, r3
 8002160:	4623      	mov	r3, r4
 8002162:	f7fe fd07 	bl	8000b74 <__aeabi_uldivmod>
 8002166:	4603      	mov	r3, r0
 8002168:	460c      	mov	r4, r1
 800216a:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800216c:	4b0a      	ldr	r3, [pc, #40]	; (8002198 <HAL_RCC_GetSysClockFreq+0x1a4>)
 800216e:	685b      	ldr	r3, [r3, #4]
 8002170:	0c1b      	lsrs	r3, r3, #16
 8002172:	f003 0303 	and.w	r3, r3, #3
 8002176:	3301      	adds	r3, #1
 8002178:	005b      	lsls	r3, r3, #1
 800217a:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 800217c:	68fa      	ldr	r2, [r7, #12]
 800217e:	683b      	ldr	r3, [r7, #0]
 8002180:	fbb2 f3f3 	udiv	r3, r2, r3
 8002184:	60bb      	str	r3, [r7, #8]
      break;
 8002186:	e002      	b.n	800218e <HAL_RCC_GetSysClockFreq+0x19a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8002188:	4b04      	ldr	r3, [pc, #16]	; (800219c <HAL_RCC_GetSysClockFreq+0x1a8>)
 800218a:	60bb      	str	r3, [r7, #8]
      break;
 800218c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800218e:	68bb      	ldr	r3, [r7, #8]
}
 8002190:	4618      	mov	r0, r3
 8002192:	3714      	adds	r7, #20
 8002194:	46bd      	mov	sp, r7
 8002196:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002198:	40023800 	.word	0x40023800
 800219c:	00f42400 	.word	0x00f42400
 80021a0:	007a1200 	.word	0x007a1200

080021a4 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80021a4:	b480      	push	{r7}
 80021a6:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80021a8:	4b03      	ldr	r3, [pc, #12]	; (80021b8 <HAL_RCC_GetHCLKFreq+0x14>)
 80021aa:	681b      	ldr	r3, [r3, #0]
}
 80021ac:	4618      	mov	r0, r3
 80021ae:	46bd      	mov	sp, r7
 80021b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b4:	4770      	bx	lr
 80021b6:	bf00      	nop
 80021b8:	20000008 	.word	0x20000008

080021bc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80021c0:	f7ff fff0 	bl	80021a4 <HAL_RCC_GetHCLKFreq>
 80021c4:	4601      	mov	r1, r0
 80021c6:	4b05      	ldr	r3, [pc, #20]	; (80021dc <HAL_RCC_GetPCLK1Freq+0x20>)
 80021c8:	689b      	ldr	r3, [r3, #8]
 80021ca:	0a9b      	lsrs	r3, r3, #10
 80021cc:	f003 0307 	and.w	r3, r3, #7
 80021d0:	4a03      	ldr	r2, [pc, #12]	; (80021e0 <HAL_RCC_GetPCLK1Freq+0x24>)
 80021d2:	5cd3      	ldrb	r3, [r2, r3]
 80021d4:	fa21 f303 	lsr.w	r3, r1, r3
}
 80021d8:	4618      	mov	r0, r3
 80021da:	bd80      	pop	{r7, pc}
 80021dc:	40023800 	.word	0x40023800
 80021e0:	08003a48 	.word	0x08003a48

080021e4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80021e4:	b580      	push	{r7, lr}
 80021e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80021e8:	f7ff ffdc 	bl	80021a4 <HAL_RCC_GetHCLKFreq>
 80021ec:	4601      	mov	r1, r0
 80021ee:	4b05      	ldr	r3, [pc, #20]	; (8002204 <HAL_RCC_GetPCLK2Freq+0x20>)
 80021f0:	689b      	ldr	r3, [r3, #8]
 80021f2:	0b5b      	lsrs	r3, r3, #13
 80021f4:	f003 0307 	and.w	r3, r3, #7
 80021f8:	4a03      	ldr	r2, [pc, #12]	; (8002208 <HAL_RCC_GetPCLK2Freq+0x24>)
 80021fa:	5cd3      	ldrb	r3, [r2, r3]
 80021fc:	fa21 f303 	lsr.w	r3, r1, r3
}
 8002200:	4618      	mov	r0, r3
 8002202:	bd80      	pop	{r7, pc}
 8002204:	40023800 	.word	0x40023800
 8002208:	08003a48 	.word	0x08003a48

0800220c <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b082      	sub	sp, #8
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8002214:	687b      	ldr	r3, [r7, #4]
 8002216:	2b00      	cmp	r3, #0
 8002218:	d101      	bne.n	800221e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800221a:	2301      	movs	r3, #1
 800221c:	e03f      	b.n	800229e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8002224:	b2db      	uxtb	r3, r3
 8002226:	2b00      	cmp	r3, #0
 8002228:	d106      	bne.n	8002238 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	2200      	movs	r2, #0
 800222e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8002232:	6878      	ldr	r0, [r7, #4]
 8002234:	f7fe ffe2 	bl	80011fc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	2224      	movs	r2, #36	; 0x24
 800223c:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	68da      	ldr	r2, [r3, #12]
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800224e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8002250:	6878      	ldr	r0, [r7, #4]
 8002252:	f000 f829 	bl	80022a8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	681b      	ldr	r3, [r3, #0]
 800225a:	691a      	ldr	r2, [r3, #16]
 800225c:	687b      	ldr	r3, [r7, #4]
 800225e:	681b      	ldr	r3, [r3, #0]
 8002260:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8002264:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8002266:	687b      	ldr	r3, [r7, #4]
 8002268:	681b      	ldr	r3, [r3, #0]
 800226a:	695a      	ldr	r2, [r3, #20]
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	681b      	ldr	r3, [r3, #0]
 8002270:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8002274:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8002276:	687b      	ldr	r3, [r7, #4]
 8002278:	681b      	ldr	r3, [r3, #0]
 800227a:	68da      	ldr	r2, [r3, #12]
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002284:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002286:	687b      	ldr	r3, [r7, #4]
 8002288:	2200      	movs	r2, #0
 800228a:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	2220      	movs	r2, #32
 8002290:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	2220      	movs	r2, #32
 8002298:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800229c:	2300      	movs	r3, #0
}
 800229e:	4618      	mov	r0, r3
 80022a0:	3708      	adds	r7, #8
 80022a2:	46bd      	mov	sp, r7
 80022a4:	bd80      	pop	{r7, pc}
	...

080022a8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80022a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80022ac:	b085      	sub	sp, #20
 80022ae:	af00      	add	r7, sp, #0
 80022b0:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80022b2:	687b      	ldr	r3, [r7, #4]
 80022b4:	681b      	ldr	r3, [r3, #0]
 80022b6:	691b      	ldr	r3, [r3, #16]
 80022b8:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	68da      	ldr	r2, [r3, #12]
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	430a      	orrs	r2, r1
 80022c6:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80022c8:	687b      	ldr	r3, [r7, #4]
 80022ca:	689a      	ldr	r2, [r3, #8]
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	691b      	ldr	r3, [r3, #16]
 80022d0:	431a      	orrs	r2, r3
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	695b      	ldr	r3, [r3, #20]
 80022d6:	431a      	orrs	r2, r3
 80022d8:	687b      	ldr	r3, [r7, #4]
 80022da:	69db      	ldr	r3, [r3, #28]
 80022dc:	4313      	orrs	r3, r2
 80022de:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(huart->Instance->CR1,
 80022e0:	687b      	ldr	r3, [r7, #4]
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	68db      	ldr	r3, [r3, #12]
 80022e6:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80022ea:	f023 030c 	bic.w	r3, r3, #12
 80022ee:	687a      	ldr	r2, [r7, #4]
 80022f0:	6812      	ldr	r2, [r2, #0]
 80022f2:	68f9      	ldr	r1, [r7, #12]
 80022f4:	430b      	orrs	r3, r1
 80022f6:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80022f8:	687b      	ldr	r3, [r7, #4]
 80022fa:	681b      	ldr	r3, [r3, #0]
 80022fc:	695b      	ldr	r3, [r3, #20]
 80022fe:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002302:	687b      	ldr	r3, [r7, #4]
 8002304:	699a      	ldr	r2, [r3, #24]
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	681b      	ldr	r3, [r3, #0]
 800230a:	430a      	orrs	r2, r1
 800230c:	615a      	str	r2, [r3, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	69db      	ldr	r3, [r3, #28]
 8002312:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002316:	f040 818b 	bne.w	8002630 <UART_SetConfig+0x388>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	681b      	ldr	r3, [r3, #0]
 800231e:	4ac1      	ldr	r2, [pc, #772]	; (8002624 <UART_SetConfig+0x37c>)
 8002320:	4293      	cmp	r3, r2
 8002322:	d005      	beq.n	8002330 <UART_SetConfig+0x88>
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	681b      	ldr	r3, [r3, #0]
 8002328:	4abf      	ldr	r2, [pc, #764]	; (8002628 <UART_SetConfig+0x380>)
 800232a:	4293      	cmp	r3, r2
 800232c:	f040 80bd 	bne.w	80024aa <UART_SetConfig+0x202>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8002330:	f7ff ff58 	bl	80021e4 <HAL_RCC_GetPCLK2Freq>
 8002334:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002336:	68bb      	ldr	r3, [r7, #8]
 8002338:	461d      	mov	r5, r3
 800233a:	f04f 0600 	mov.w	r6, #0
 800233e:	46a8      	mov	r8, r5
 8002340:	46b1      	mov	r9, r6
 8002342:	eb18 0308 	adds.w	r3, r8, r8
 8002346:	eb49 0409 	adc.w	r4, r9, r9
 800234a:	4698      	mov	r8, r3
 800234c:	46a1      	mov	r9, r4
 800234e:	eb18 0805 	adds.w	r8, r8, r5
 8002352:	eb49 0906 	adc.w	r9, r9, r6
 8002356:	f04f 0100 	mov.w	r1, #0
 800235a:	f04f 0200 	mov.w	r2, #0
 800235e:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8002362:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 8002366:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 800236a:	4688      	mov	r8, r1
 800236c:	4691      	mov	r9, r2
 800236e:	eb18 0005 	adds.w	r0, r8, r5
 8002372:	eb49 0106 	adc.w	r1, r9, r6
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	685b      	ldr	r3, [r3, #4]
 800237a:	461d      	mov	r5, r3
 800237c:	f04f 0600 	mov.w	r6, #0
 8002380:	196b      	adds	r3, r5, r5
 8002382:	eb46 0406 	adc.w	r4, r6, r6
 8002386:	461a      	mov	r2, r3
 8002388:	4623      	mov	r3, r4
 800238a:	f7fe fbf3 	bl	8000b74 <__aeabi_uldivmod>
 800238e:	4603      	mov	r3, r0
 8002390:	460c      	mov	r4, r1
 8002392:	461a      	mov	r2, r3
 8002394:	4ba5      	ldr	r3, [pc, #660]	; (800262c <UART_SetConfig+0x384>)
 8002396:	fba3 2302 	umull	r2, r3, r3, r2
 800239a:	095b      	lsrs	r3, r3, #5
 800239c:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80023a0:	68bb      	ldr	r3, [r7, #8]
 80023a2:	461d      	mov	r5, r3
 80023a4:	f04f 0600 	mov.w	r6, #0
 80023a8:	46a9      	mov	r9, r5
 80023aa:	46b2      	mov	sl, r6
 80023ac:	eb19 0309 	adds.w	r3, r9, r9
 80023b0:	eb4a 040a 	adc.w	r4, sl, sl
 80023b4:	4699      	mov	r9, r3
 80023b6:	46a2      	mov	sl, r4
 80023b8:	eb19 0905 	adds.w	r9, r9, r5
 80023bc:	eb4a 0a06 	adc.w	sl, sl, r6
 80023c0:	f04f 0100 	mov.w	r1, #0
 80023c4:	f04f 0200 	mov.w	r2, #0
 80023c8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80023cc:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80023d0:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80023d4:	4689      	mov	r9, r1
 80023d6:	4692      	mov	sl, r2
 80023d8:	eb19 0005 	adds.w	r0, r9, r5
 80023dc:	eb4a 0106 	adc.w	r1, sl, r6
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	685b      	ldr	r3, [r3, #4]
 80023e4:	461d      	mov	r5, r3
 80023e6:	f04f 0600 	mov.w	r6, #0
 80023ea:	196b      	adds	r3, r5, r5
 80023ec:	eb46 0406 	adc.w	r4, r6, r6
 80023f0:	461a      	mov	r2, r3
 80023f2:	4623      	mov	r3, r4
 80023f4:	f7fe fbbe 	bl	8000b74 <__aeabi_uldivmod>
 80023f8:	4603      	mov	r3, r0
 80023fa:	460c      	mov	r4, r1
 80023fc:	461a      	mov	r2, r3
 80023fe:	4b8b      	ldr	r3, [pc, #556]	; (800262c <UART_SetConfig+0x384>)
 8002400:	fba3 1302 	umull	r1, r3, r3, r2
 8002404:	095b      	lsrs	r3, r3, #5
 8002406:	2164      	movs	r1, #100	; 0x64
 8002408:	fb01 f303 	mul.w	r3, r1, r3
 800240c:	1ad3      	subs	r3, r2, r3
 800240e:	00db      	lsls	r3, r3, #3
 8002410:	3332      	adds	r3, #50	; 0x32
 8002412:	4a86      	ldr	r2, [pc, #536]	; (800262c <UART_SetConfig+0x384>)
 8002414:	fba2 2303 	umull	r2, r3, r2, r3
 8002418:	095b      	lsrs	r3, r3, #5
 800241a:	005b      	lsls	r3, r3, #1
 800241c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002420:	4498      	add	r8, r3
 8002422:	68bb      	ldr	r3, [r7, #8]
 8002424:	461d      	mov	r5, r3
 8002426:	f04f 0600 	mov.w	r6, #0
 800242a:	46a9      	mov	r9, r5
 800242c:	46b2      	mov	sl, r6
 800242e:	eb19 0309 	adds.w	r3, r9, r9
 8002432:	eb4a 040a 	adc.w	r4, sl, sl
 8002436:	4699      	mov	r9, r3
 8002438:	46a2      	mov	sl, r4
 800243a:	eb19 0905 	adds.w	r9, r9, r5
 800243e:	eb4a 0a06 	adc.w	sl, sl, r6
 8002442:	f04f 0100 	mov.w	r1, #0
 8002446:	f04f 0200 	mov.w	r2, #0
 800244a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800244e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002452:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002456:	4689      	mov	r9, r1
 8002458:	4692      	mov	sl, r2
 800245a:	eb19 0005 	adds.w	r0, r9, r5
 800245e:	eb4a 0106 	adc.w	r1, sl, r6
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	685b      	ldr	r3, [r3, #4]
 8002466:	461d      	mov	r5, r3
 8002468:	f04f 0600 	mov.w	r6, #0
 800246c:	196b      	adds	r3, r5, r5
 800246e:	eb46 0406 	adc.w	r4, r6, r6
 8002472:	461a      	mov	r2, r3
 8002474:	4623      	mov	r3, r4
 8002476:	f7fe fb7d 	bl	8000b74 <__aeabi_uldivmod>
 800247a:	4603      	mov	r3, r0
 800247c:	460c      	mov	r4, r1
 800247e:	461a      	mov	r2, r3
 8002480:	4b6a      	ldr	r3, [pc, #424]	; (800262c <UART_SetConfig+0x384>)
 8002482:	fba3 1302 	umull	r1, r3, r3, r2
 8002486:	095b      	lsrs	r3, r3, #5
 8002488:	2164      	movs	r1, #100	; 0x64
 800248a:	fb01 f303 	mul.w	r3, r1, r3
 800248e:	1ad3      	subs	r3, r2, r3
 8002490:	00db      	lsls	r3, r3, #3
 8002492:	3332      	adds	r3, #50	; 0x32
 8002494:	4a65      	ldr	r2, [pc, #404]	; (800262c <UART_SetConfig+0x384>)
 8002496:	fba2 2303 	umull	r2, r3, r2, r3
 800249a:	095b      	lsrs	r3, r3, #5
 800249c:	f003 0207 	and.w	r2, r3, #7
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	4442      	add	r2, r8
 80024a6:	609a      	str	r2, [r3, #8]
 80024a8:	e26f      	b.n	800298a <UART_SetConfig+0x6e2>
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80024aa:	f7ff fe87 	bl	80021bc <HAL_RCC_GetPCLK1Freq>
 80024ae:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80024b0:	68bb      	ldr	r3, [r7, #8]
 80024b2:	461d      	mov	r5, r3
 80024b4:	f04f 0600 	mov.w	r6, #0
 80024b8:	46a8      	mov	r8, r5
 80024ba:	46b1      	mov	r9, r6
 80024bc:	eb18 0308 	adds.w	r3, r8, r8
 80024c0:	eb49 0409 	adc.w	r4, r9, r9
 80024c4:	4698      	mov	r8, r3
 80024c6:	46a1      	mov	r9, r4
 80024c8:	eb18 0805 	adds.w	r8, r8, r5
 80024cc:	eb49 0906 	adc.w	r9, r9, r6
 80024d0:	f04f 0100 	mov.w	r1, #0
 80024d4:	f04f 0200 	mov.w	r2, #0
 80024d8:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 80024dc:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 80024e0:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 80024e4:	4688      	mov	r8, r1
 80024e6:	4691      	mov	r9, r2
 80024e8:	eb18 0005 	adds.w	r0, r8, r5
 80024ec:	eb49 0106 	adc.w	r1, r9, r6
 80024f0:	687b      	ldr	r3, [r7, #4]
 80024f2:	685b      	ldr	r3, [r3, #4]
 80024f4:	461d      	mov	r5, r3
 80024f6:	f04f 0600 	mov.w	r6, #0
 80024fa:	196b      	adds	r3, r5, r5
 80024fc:	eb46 0406 	adc.w	r4, r6, r6
 8002500:	461a      	mov	r2, r3
 8002502:	4623      	mov	r3, r4
 8002504:	f7fe fb36 	bl	8000b74 <__aeabi_uldivmod>
 8002508:	4603      	mov	r3, r0
 800250a:	460c      	mov	r4, r1
 800250c:	461a      	mov	r2, r3
 800250e:	4b47      	ldr	r3, [pc, #284]	; (800262c <UART_SetConfig+0x384>)
 8002510:	fba3 2302 	umull	r2, r3, r3, r2
 8002514:	095b      	lsrs	r3, r3, #5
 8002516:	ea4f 1803 	mov.w	r8, r3, lsl #4
 800251a:	68bb      	ldr	r3, [r7, #8]
 800251c:	461d      	mov	r5, r3
 800251e:	f04f 0600 	mov.w	r6, #0
 8002522:	46a9      	mov	r9, r5
 8002524:	46b2      	mov	sl, r6
 8002526:	eb19 0309 	adds.w	r3, r9, r9
 800252a:	eb4a 040a 	adc.w	r4, sl, sl
 800252e:	4699      	mov	r9, r3
 8002530:	46a2      	mov	sl, r4
 8002532:	eb19 0905 	adds.w	r9, r9, r5
 8002536:	eb4a 0a06 	adc.w	sl, sl, r6
 800253a:	f04f 0100 	mov.w	r1, #0
 800253e:	f04f 0200 	mov.w	r2, #0
 8002542:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002546:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 800254a:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800254e:	4689      	mov	r9, r1
 8002550:	4692      	mov	sl, r2
 8002552:	eb19 0005 	adds.w	r0, r9, r5
 8002556:	eb4a 0106 	adc.w	r1, sl, r6
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	685b      	ldr	r3, [r3, #4]
 800255e:	461d      	mov	r5, r3
 8002560:	f04f 0600 	mov.w	r6, #0
 8002564:	196b      	adds	r3, r5, r5
 8002566:	eb46 0406 	adc.w	r4, r6, r6
 800256a:	461a      	mov	r2, r3
 800256c:	4623      	mov	r3, r4
 800256e:	f7fe fb01 	bl	8000b74 <__aeabi_uldivmod>
 8002572:	4603      	mov	r3, r0
 8002574:	460c      	mov	r4, r1
 8002576:	461a      	mov	r2, r3
 8002578:	4b2c      	ldr	r3, [pc, #176]	; (800262c <UART_SetConfig+0x384>)
 800257a:	fba3 1302 	umull	r1, r3, r3, r2
 800257e:	095b      	lsrs	r3, r3, #5
 8002580:	2164      	movs	r1, #100	; 0x64
 8002582:	fb01 f303 	mul.w	r3, r1, r3
 8002586:	1ad3      	subs	r3, r2, r3
 8002588:	00db      	lsls	r3, r3, #3
 800258a:	3332      	adds	r3, #50	; 0x32
 800258c:	4a27      	ldr	r2, [pc, #156]	; (800262c <UART_SetConfig+0x384>)
 800258e:	fba2 2303 	umull	r2, r3, r2, r3
 8002592:	095b      	lsrs	r3, r3, #5
 8002594:	005b      	lsls	r3, r3, #1
 8002596:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800259a:	4498      	add	r8, r3
 800259c:	68bb      	ldr	r3, [r7, #8]
 800259e:	461d      	mov	r5, r3
 80025a0:	f04f 0600 	mov.w	r6, #0
 80025a4:	46a9      	mov	r9, r5
 80025a6:	46b2      	mov	sl, r6
 80025a8:	eb19 0309 	adds.w	r3, r9, r9
 80025ac:	eb4a 040a 	adc.w	r4, sl, sl
 80025b0:	4699      	mov	r9, r3
 80025b2:	46a2      	mov	sl, r4
 80025b4:	eb19 0905 	adds.w	r9, r9, r5
 80025b8:	eb4a 0a06 	adc.w	sl, sl, r6
 80025bc:	f04f 0100 	mov.w	r1, #0
 80025c0:	f04f 0200 	mov.w	r2, #0
 80025c4:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80025c8:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80025cc:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80025d0:	4689      	mov	r9, r1
 80025d2:	4692      	mov	sl, r2
 80025d4:	eb19 0005 	adds.w	r0, r9, r5
 80025d8:	eb4a 0106 	adc.w	r1, sl, r6
 80025dc:	687b      	ldr	r3, [r7, #4]
 80025de:	685b      	ldr	r3, [r3, #4]
 80025e0:	461d      	mov	r5, r3
 80025e2:	f04f 0600 	mov.w	r6, #0
 80025e6:	196b      	adds	r3, r5, r5
 80025e8:	eb46 0406 	adc.w	r4, r6, r6
 80025ec:	461a      	mov	r2, r3
 80025ee:	4623      	mov	r3, r4
 80025f0:	f7fe fac0 	bl	8000b74 <__aeabi_uldivmod>
 80025f4:	4603      	mov	r3, r0
 80025f6:	460c      	mov	r4, r1
 80025f8:	461a      	mov	r2, r3
 80025fa:	4b0c      	ldr	r3, [pc, #48]	; (800262c <UART_SetConfig+0x384>)
 80025fc:	fba3 1302 	umull	r1, r3, r3, r2
 8002600:	095b      	lsrs	r3, r3, #5
 8002602:	2164      	movs	r1, #100	; 0x64
 8002604:	fb01 f303 	mul.w	r3, r1, r3
 8002608:	1ad3      	subs	r3, r2, r3
 800260a:	00db      	lsls	r3, r3, #3
 800260c:	3332      	adds	r3, #50	; 0x32
 800260e:	4a07      	ldr	r2, [pc, #28]	; (800262c <UART_SetConfig+0x384>)
 8002610:	fba2 2303 	umull	r2, r3, r2, r3
 8002614:	095b      	lsrs	r3, r3, #5
 8002616:	f003 0207 	and.w	r2, r3, #7
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	4442      	add	r2, r8
 8002620:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 8002622:	e1b2      	b.n	800298a <UART_SetConfig+0x6e2>
 8002624:	40011000 	.word	0x40011000
 8002628:	40011400 	.word	0x40011400
 800262c:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	4ad7      	ldr	r2, [pc, #860]	; (8002994 <UART_SetConfig+0x6ec>)
 8002636:	4293      	cmp	r3, r2
 8002638:	d005      	beq.n	8002646 <UART_SetConfig+0x39e>
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	4ad6      	ldr	r2, [pc, #856]	; (8002998 <UART_SetConfig+0x6f0>)
 8002640:	4293      	cmp	r3, r2
 8002642:	f040 80d1 	bne.w	80027e8 <UART_SetConfig+0x540>
      pclk = HAL_RCC_GetPCLK2Freq();
 8002646:	f7ff fdcd 	bl	80021e4 <HAL_RCC_GetPCLK2Freq>
 800264a:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800264c:	68bb      	ldr	r3, [r7, #8]
 800264e:	469a      	mov	sl, r3
 8002650:	f04f 0b00 	mov.w	fp, #0
 8002654:	46d0      	mov	r8, sl
 8002656:	46d9      	mov	r9, fp
 8002658:	eb18 0308 	adds.w	r3, r8, r8
 800265c:	eb49 0409 	adc.w	r4, r9, r9
 8002660:	4698      	mov	r8, r3
 8002662:	46a1      	mov	r9, r4
 8002664:	eb18 080a 	adds.w	r8, r8, sl
 8002668:	eb49 090b 	adc.w	r9, r9, fp
 800266c:	f04f 0100 	mov.w	r1, #0
 8002670:	f04f 0200 	mov.w	r2, #0
 8002674:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 8002678:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800267c:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8002680:	4688      	mov	r8, r1
 8002682:	4691      	mov	r9, r2
 8002684:	eb1a 0508 	adds.w	r5, sl, r8
 8002688:	eb4b 0609 	adc.w	r6, fp, r9
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	685b      	ldr	r3, [r3, #4]
 8002690:	4619      	mov	r1, r3
 8002692:	f04f 0200 	mov.w	r2, #0
 8002696:	f04f 0300 	mov.w	r3, #0
 800269a:	f04f 0400 	mov.w	r4, #0
 800269e:	0094      	lsls	r4, r2, #2
 80026a0:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80026a4:	008b      	lsls	r3, r1, #2
 80026a6:	461a      	mov	r2, r3
 80026a8:	4623      	mov	r3, r4
 80026aa:	4628      	mov	r0, r5
 80026ac:	4631      	mov	r1, r6
 80026ae:	f7fe fa61 	bl	8000b74 <__aeabi_uldivmod>
 80026b2:	4603      	mov	r3, r0
 80026b4:	460c      	mov	r4, r1
 80026b6:	461a      	mov	r2, r3
 80026b8:	4bb8      	ldr	r3, [pc, #736]	; (800299c <UART_SetConfig+0x6f4>)
 80026ba:	fba3 2302 	umull	r2, r3, r3, r2
 80026be:	095b      	lsrs	r3, r3, #5
 80026c0:	ea4f 1803 	mov.w	r8, r3, lsl #4
 80026c4:	68bb      	ldr	r3, [r7, #8]
 80026c6:	469b      	mov	fp, r3
 80026c8:	f04f 0c00 	mov.w	ip, #0
 80026cc:	46d9      	mov	r9, fp
 80026ce:	46e2      	mov	sl, ip
 80026d0:	eb19 0309 	adds.w	r3, r9, r9
 80026d4:	eb4a 040a 	adc.w	r4, sl, sl
 80026d8:	4699      	mov	r9, r3
 80026da:	46a2      	mov	sl, r4
 80026dc:	eb19 090b 	adds.w	r9, r9, fp
 80026e0:	eb4a 0a0c 	adc.w	sl, sl, ip
 80026e4:	f04f 0100 	mov.w	r1, #0
 80026e8:	f04f 0200 	mov.w	r2, #0
 80026ec:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80026f0:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 80026f4:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 80026f8:	4689      	mov	r9, r1
 80026fa:	4692      	mov	sl, r2
 80026fc:	eb1b 0509 	adds.w	r5, fp, r9
 8002700:	eb4c 060a 	adc.w	r6, ip, sl
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	685b      	ldr	r3, [r3, #4]
 8002708:	4619      	mov	r1, r3
 800270a:	f04f 0200 	mov.w	r2, #0
 800270e:	f04f 0300 	mov.w	r3, #0
 8002712:	f04f 0400 	mov.w	r4, #0
 8002716:	0094      	lsls	r4, r2, #2
 8002718:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800271c:	008b      	lsls	r3, r1, #2
 800271e:	461a      	mov	r2, r3
 8002720:	4623      	mov	r3, r4
 8002722:	4628      	mov	r0, r5
 8002724:	4631      	mov	r1, r6
 8002726:	f7fe fa25 	bl	8000b74 <__aeabi_uldivmod>
 800272a:	4603      	mov	r3, r0
 800272c:	460c      	mov	r4, r1
 800272e:	461a      	mov	r2, r3
 8002730:	4b9a      	ldr	r3, [pc, #616]	; (800299c <UART_SetConfig+0x6f4>)
 8002732:	fba3 1302 	umull	r1, r3, r3, r2
 8002736:	095b      	lsrs	r3, r3, #5
 8002738:	2164      	movs	r1, #100	; 0x64
 800273a:	fb01 f303 	mul.w	r3, r1, r3
 800273e:	1ad3      	subs	r3, r2, r3
 8002740:	011b      	lsls	r3, r3, #4
 8002742:	3332      	adds	r3, #50	; 0x32
 8002744:	4a95      	ldr	r2, [pc, #596]	; (800299c <UART_SetConfig+0x6f4>)
 8002746:	fba2 2303 	umull	r2, r3, r2, r3
 800274a:	095b      	lsrs	r3, r3, #5
 800274c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002750:	4498      	add	r8, r3
 8002752:	68bb      	ldr	r3, [r7, #8]
 8002754:	469b      	mov	fp, r3
 8002756:	f04f 0c00 	mov.w	ip, #0
 800275a:	46d9      	mov	r9, fp
 800275c:	46e2      	mov	sl, ip
 800275e:	eb19 0309 	adds.w	r3, r9, r9
 8002762:	eb4a 040a 	adc.w	r4, sl, sl
 8002766:	4699      	mov	r9, r3
 8002768:	46a2      	mov	sl, r4
 800276a:	eb19 090b 	adds.w	r9, r9, fp
 800276e:	eb4a 0a0c 	adc.w	sl, sl, ip
 8002772:	f04f 0100 	mov.w	r1, #0
 8002776:	f04f 0200 	mov.w	r2, #0
 800277a:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800277e:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002782:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002786:	4689      	mov	r9, r1
 8002788:	4692      	mov	sl, r2
 800278a:	eb1b 0509 	adds.w	r5, fp, r9
 800278e:	eb4c 060a 	adc.w	r6, ip, sl
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	685b      	ldr	r3, [r3, #4]
 8002796:	4619      	mov	r1, r3
 8002798:	f04f 0200 	mov.w	r2, #0
 800279c:	f04f 0300 	mov.w	r3, #0
 80027a0:	f04f 0400 	mov.w	r4, #0
 80027a4:	0094      	lsls	r4, r2, #2
 80027a6:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80027aa:	008b      	lsls	r3, r1, #2
 80027ac:	461a      	mov	r2, r3
 80027ae:	4623      	mov	r3, r4
 80027b0:	4628      	mov	r0, r5
 80027b2:	4631      	mov	r1, r6
 80027b4:	f7fe f9de 	bl	8000b74 <__aeabi_uldivmod>
 80027b8:	4603      	mov	r3, r0
 80027ba:	460c      	mov	r4, r1
 80027bc:	461a      	mov	r2, r3
 80027be:	4b77      	ldr	r3, [pc, #476]	; (800299c <UART_SetConfig+0x6f4>)
 80027c0:	fba3 1302 	umull	r1, r3, r3, r2
 80027c4:	095b      	lsrs	r3, r3, #5
 80027c6:	2164      	movs	r1, #100	; 0x64
 80027c8:	fb01 f303 	mul.w	r3, r1, r3
 80027cc:	1ad3      	subs	r3, r2, r3
 80027ce:	011b      	lsls	r3, r3, #4
 80027d0:	3332      	adds	r3, #50	; 0x32
 80027d2:	4a72      	ldr	r2, [pc, #456]	; (800299c <UART_SetConfig+0x6f4>)
 80027d4:	fba2 2303 	umull	r2, r3, r2, r3
 80027d8:	095b      	lsrs	r3, r3, #5
 80027da:	f003 020f 	and.w	r2, r3, #15
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	4442      	add	r2, r8
 80027e4:	609a      	str	r2, [r3, #8]
 80027e6:	e0d0      	b.n	800298a <UART_SetConfig+0x6e2>
      pclk = HAL_RCC_GetPCLK1Freq();
 80027e8:	f7ff fce8 	bl	80021bc <HAL_RCC_GetPCLK1Freq>
 80027ec:	60b8      	str	r0, [r7, #8]
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80027ee:	68bb      	ldr	r3, [r7, #8]
 80027f0:	469a      	mov	sl, r3
 80027f2:	f04f 0b00 	mov.w	fp, #0
 80027f6:	46d0      	mov	r8, sl
 80027f8:	46d9      	mov	r9, fp
 80027fa:	eb18 0308 	adds.w	r3, r8, r8
 80027fe:	eb49 0409 	adc.w	r4, r9, r9
 8002802:	4698      	mov	r8, r3
 8002804:	46a1      	mov	r9, r4
 8002806:	eb18 080a 	adds.w	r8, r8, sl
 800280a:	eb49 090b 	adc.w	r9, r9, fp
 800280e:	f04f 0100 	mov.w	r1, #0
 8002812:	f04f 0200 	mov.w	r2, #0
 8002816:	ea4f 02c9 	mov.w	r2, r9, lsl #3
 800281a:	ea42 7258 	orr.w	r2, r2, r8, lsr #29
 800281e:	ea4f 01c8 	mov.w	r1, r8, lsl #3
 8002822:	4688      	mov	r8, r1
 8002824:	4691      	mov	r9, r2
 8002826:	eb1a 0508 	adds.w	r5, sl, r8
 800282a:	eb4b 0609 	adc.w	r6, fp, r9
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	685b      	ldr	r3, [r3, #4]
 8002832:	4619      	mov	r1, r3
 8002834:	f04f 0200 	mov.w	r2, #0
 8002838:	f04f 0300 	mov.w	r3, #0
 800283c:	f04f 0400 	mov.w	r4, #0
 8002840:	0094      	lsls	r4, r2, #2
 8002842:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 8002846:	008b      	lsls	r3, r1, #2
 8002848:	461a      	mov	r2, r3
 800284a:	4623      	mov	r3, r4
 800284c:	4628      	mov	r0, r5
 800284e:	4631      	mov	r1, r6
 8002850:	f7fe f990 	bl	8000b74 <__aeabi_uldivmod>
 8002854:	4603      	mov	r3, r0
 8002856:	460c      	mov	r4, r1
 8002858:	461a      	mov	r2, r3
 800285a:	4b50      	ldr	r3, [pc, #320]	; (800299c <UART_SetConfig+0x6f4>)
 800285c:	fba3 2302 	umull	r2, r3, r3, r2
 8002860:	095b      	lsrs	r3, r3, #5
 8002862:	ea4f 1803 	mov.w	r8, r3, lsl #4
 8002866:	68bb      	ldr	r3, [r7, #8]
 8002868:	469b      	mov	fp, r3
 800286a:	f04f 0c00 	mov.w	ip, #0
 800286e:	46d9      	mov	r9, fp
 8002870:	46e2      	mov	sl, ip
 8002872:	eb19 0309 	adds.w	r3, r9, r9
 8002876:	eb4a 040a 	adc.w	r4, sl, sl
 800287a:	4699      	mov	r9, r3
 800287c:	46a2      	mov	sl, r4
 800287e:	eb19 090b 	adds.w	r9, r9, fp
 8002882:	eb4a 0a0c 	adc.w	sl, sl, ip
 8002886:	f04f 0100 	mov.w	r1, #0
 800288a:	f04f 0200 	mov.w	r2, #0
 800288e:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002892:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002896:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 800289a:	4689      	mov	r9, r1
 800289c:	4692      	mov	sl, r2
 800289e:	eb1b 0509 	adds.w	r5, fp, r9
 80028a2:	eb4c 060a 	adc.w	r6, ip, sl
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	685b      	ldr	r3, [r3, #4]
 80028aa:	4619      	mov	r1, r3
 80028ac:	f04f 0200 	mov.w	r2, #0
 80028b0:	f04f 0300 	mov.w	r3, #0
 80028b4:	f04f 0400 	mov.w	r4, #0
 80028b8:	0094      	lsls	r4, r2, #2
 80028ba:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 80028be:	008b      	lsls	r3, r1, #2
 80028c0:	461a      	mov	r2, r3
 80028c2:	4623      	mov	r3, r4
 80028c4:	4628      	mov	r0, r5
 80028c6:	4631      	mov	r1, r6
 80028c8:	f7fe f954 	bl	8000b74 <__aeabi_uldivmod>
 80028cc:	4603      	mov	r3, r0
 80028ce:	460c      	mov	r4, r1
 80028d0:	461a      	mov	r2, r3
 80028d2:	4b32      	ldr	r3, [pc, #200]	; (800299c <UART_SetConfig+0x6f4>)
 80028d4:	fba3 1302 	umull	r1, r3, r3, r2
 80028d8:	095b      	lsrs	r3, r3, #5
 80028da:	2164      	movs	r1, #100	; 0x64
 80028dc:	fb01 f303 	mul.w	r3, r1, r3
 80028e0:	1ad3      	subs	r3, r2, r3
 80028e2:	011b      	lsls	r3, r3, #4
 80028e4:	3332      	adds	r3, #50	; 0x32
 80028e6:	4a2d      	ldr	r2, [pc, #180]	; (800299c <UART_SetConfig+0x6f4>)
 80028e8:	fba2 2303 	umull	r2, r3, r2, r3
 80028ec:	095b      	lsrs	r3, r3, #5
 80028ee:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80028f2:	4498      	add	r8, r3
 80028f4:	68bb      	ldr	r3, [r7, #8]
 80028f6:	469b      	mov	fp, r3
 80028f8:	f04f 0c00 	mov.w	ip, #0
 80028fc:	46d9      	mov	r9, fp
 80028fe:	46e2      	mov	sl, ip
 8002900:	eb19 0309 	adds.w	r3, r9, r9
 8002904:	eb4a 040a 	adc.w	r4, sl, sl
 8002908:	4699      	mov	r9, r3
 800290a:	46a2      	mov	sl, r4
 800290c:	eb19 090b 	adds.w	r9, r9, fp
 8002910:	eb4a 0a0c 	adc.w	sl, sl, ip
 8002914:	f04f 0100 	mov.w	r1, #0
 8002918:	f04f 0200 	mov.w	r2, #0
 800291c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8002920:	ea42 7259 	orr.w	r2, r2, r9, lsr #29
 8002924:	ea4f 01c9 	mov.w	r1, r9, lsl #3
 8002928:	4689      	mov	r9, r1
 800292a:	4692      	mov	sl, r2
 800292c:	eb1b 0509 	adds.w	r5, fp, r9
 8002930:	eb4c 060a 	adc.w	r6, ip, sl
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	685b      	ldr	r3, [r3, #4]
 8002938:	4619      	mov	r1, r3
 800293a:	f04f 0200 	mov.w	r2, #0
 800293e:	f04f 0300 	mov.w	r3, #0
 8002942:	f04f 0400 	mov.w	r4, #0
 8002946:	0094      	lsls	r4, r2, #2
 8002948:	ea44 7491 	orr.w	r4, r4, r1, lsr #30
 800294c:	008b      	lsls	r3, r1, #2
 800294e:	461a      	mov	r2, r3
 8002950:	4623      	mov	r3, r4
 8002952:	4628      	mov	r0, r5
 8002954:	4631      	mov	r1, r6
 8002956:	f7fe f90d 	bl	8000b74 <__aeabi_uldivmod>
 800295a:	4603      	mov	r3, r0
 800295c:	460c      	mov	r4, r1
 800295e:	461a      	mov	r2, r3
 8002960:	4b0e      	ldr	r3, [pc, #56]	; (800299c <UART_SetConfig+0x6f4>)
 8002962:	fba3 1302 	umull	r1, r3, r3, r2
 8002966:	095b      	lsrs	r3, r3, #5
 8002968:	2164      	movs	r1, #100	; 0x64
 800296a:	fb01 f303 	mul.w	r3, r1, r3
 800296e:	1ad3      	subs	r3, r2, r3
 8002970:	011b      	lsls	r3, r3, #4
 8002972:	3332      	adds	r3, #50	; 0x32
 8002974:	4a09      	ldr	r2, [pc, #36]	; (800299c <UART_SetConfig+0x6f4>)
 8002976:	fba2 2303 	umull	r2, r3, r2, r3
 800297a:	095b      	lsrs	r3, r3, #5
 800297c:	f003 020f 	and.w	r2, r3, #15
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	681b      	ldr	r3, [r3, #0]
 8002984:	4442      	add	r2, r8
 8002986:	609a      	str	r2, [r3, #8]
}
 8002988:	e7ff      	b.n	800298a <UART_SetConfig+0x6e2>
 800298a:	bf00      	nop
 800298c:	3714      	adds	r7, #20
 800298e:	46bd      	mov	sp, r7
 8002990:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002994:	40011000 	.word	0x40011000
 8002998:	40011400 	.word	0x40011400
 800299c:	51eb851f 	.word	0x51eb851f

080029a0 <__libc_init_array>:
 80029a0:	b570      	push	{r4, r5, r6, lr}
 80029a2:	4e0d      	ldr	r6, [pc, #52]	; (80029d8 <__libc_init_array+0x38>)
 80029a4:	4c0d      	ldr	r4, [pc, #52]	; (80029dc <__libc_init_array+0x3c>)
 80029a6:	1ba4      	subs	r4, r4, r6
 80029a8:	10a4      	asrs	r4, r4, #2
 80029aa:	2500      	movs	r5, #0
 80029ac:	42a5      	cmp	r5, r4
 80029ae:	d109      	bne.n	80029c4 <__libc_init_array+0x24>
 80029b0:	4e0b      	ldr	r6, [pc, #44]	; (80029e0 <__libc_init_array+0x40>)
 80029b2:	4c0c      	ldr	r4, [pc, #48]	; (80029e4 <__libc_init_array+0x44>)
 80029b4:	f001 f832 	bl	8003a1c <_init>
 80029b8:	1ba4      	subs	r4, r4, r6
 80029ba:	10a4      	asrs	r4, r4, #2
 80029bc:	2500      	movs	r5, #0
 80029be:	42a5      	cmp	r5, r4
 80029c0:	d105      	bne.n	80029ce <__libc_init_array+0x2e>
 80029c2:	bd70      	pop	{r4, r5, r6, pc}
 80029c4:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80029c8:	4798      	blx	r3
 80029ca:	3501      	adds	r5, #1
 80029cc:	e7ee      	b.n	80029ac <__libc_init_array+0xc>
 80029ce:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80029d2:	4798      	blx	r3
 80029d4:	3501      	adds	r5, #1
 80029d6:	e7f2      	b.n	80029be <__libc_init_array+0x1e>
 80029d8:	08003c30 	.word	0x08003c30
 80029dc:	08003c30 	.word	0x08003c30
 80029e0:	08003c30 	.word	0x08003c30
 80029e4:	08003c34 	.word	0x08003c34

080029e8 <memset>:
 80029e8:	4402      	add	r2, r0
 80029ea:	4603      	mov	r3, r0
 80029ec:	4293      	cmp	r3, r2
 80029ee:	d100      	bne.n	80029f2 <memset+0xa>
 80029f0:	4770      	bx	lr
 80029f2:	f803 1b01 	strb.w	r1, [r3], #1
 80029f6:	e7f9      	b.n	80029ec <memset+0x4>

080029f8 <sin>:
 80029f8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80029fa:	ec51 0b10 	vmov	r0, r1, d0
 80029fe:	4a20      	ldr	r2, [pc, #128]	; (8002a80 <sin+0x88>)
 8002a00:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8002a04:	4293      	cmp	r3, r2
 8002a06:	dc07      	bgt.n	8002a18 <sin+0x20>
 8002a08:	ed9f 1b1b 	vldr	d1, [pc, #108]	; 8002a78 <sin+0x80>
 8002a0c:	2000      	movs	r0, #0
 8002a0e:	f000 fe37 	bl	8003680 <__kernel_sin>
 8002a12:	ec51 0b10 	vmov	r0, r1, d0
 8002a16:	e007      	b.n	8002a28 <sin+0x30>
 8002a18:	4a1a      	ldr	r2, [pc, #104]	; (8002a84 <sin+0x8c>)
 8002a1a:	4293      	cmp	r3, r2
 8002a1c:	dd09      	ble.n	8002a32 <sin+0x3a>
 8002a1e:	ee10 2a10 	vmov	r2, s0
 8002a22:	460b      	mov	r3, r1
 8002a24:	f7fd fbdc 	bl	80001e0 <__aeabi_dsub>
 8002a28:	ec41 0b10 	vmov	d0, r0, r1
 8002a2c:	b005      	add	sp, #20
 8002a2e:	f85d fb04 	ldr.w	pc, [sp], #4
 8002a32:	4668      	mov	r0, sp
 8002a34:	f000 f828 	bl	8002a88 <__ieee754_rem_pio2>
 8002a38:	f000 0003 	and.w	r0, r0, #3
 8002a3c:	2801      	cmp	r0, #1
 8002a3e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8002a42:	ed9d 0b00 	vldr	d0, [sp]
 8002a46:	d004      	beq.n	8002a52 <sin+0x5a>
 8002a48:	2802      	cmp	r0, #2
 8002a4a:	d005      	beq.n	8002a58 <sin+0x60>
 8002a4c:	b970      	cbnz	r0, 8002a6c <sin+0x74>
 8002a4e:	2001      	movs	r0, #1
 8002a50:	e7dd      	b.n	8002a0e <sin+0x16>
 8002a52:	f000 fa0d 	bl	8002e70 <__kernel_cos>
 8002a56:	e7dc      	b.n	8002a12 <sin+0x1a>
 8002a58:	2001      	movs	r0, #1
 8002a5a:	f000 fe11 	bl	8003680 <__kernel_sin>
 8002a5e:	ec53 2b10 	vmov	r2, r3, d0
 8002a62:	ee10 0a10 	vmov	r0, s0
 8002a66:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8002a6a:	e7dd      	b.n	8002a28 <sin+0x30>
 8002a6c:	f000 fa00 	bl	8002e70 <__kernel_cos>
 8002a70:	e7f5      	b.n	8002a5e <sin+0x66>
 8002a72:	bf00      	nop
 8002a74:	f3af 8000 	nop.w
	...
 8002a80:	3fe921fb 	.word	0x3fe921fb
 8002a84:	7fefffff 	.word	0x7fefffff

08002a88 <__ieee754_rem_pio2>:
 8002a88:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002a8c:	ec57 6b10 	vmov	r6, r7, d0
 8002a90:	4bc3      	ldr	r3, [pc, #780]	; (8002da0 <__ieee754_rem_pio2+0x318>)
 8002a92:	b08d      	sub	sp, #52	; 0x34
 8002a94:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8002a98:	4598      	cmp	r8, r3
 8002a9a:	4604      	mov	r4, r0
 8002a9c:	9704      	str	r7, [sp, #16]
 8002a9e:	dc07      	bgt.n	8002ab0 <__ieee754_rem_pio2+0x28>
 8002aa0:	2200      	movs	r2, #0
 8002aa2:	2300      	movs	r3, #0
 8002aa4:	ed84 0b00 	vstr	d0, [r4]
 8002aa8:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8002aac:	2500      	movs	r5, #0
 8002aae:	e027      	b.n	8002b00 <__ieee754_rem_pio2+0x78>
 8002ab0:	4bbc      	ldr	r3, [pc, #752]	; (8002da4 <__ieee754_rem_pio2+0x31c>)
 8002ab2:	4598      	cmp	r8, r3
 8002ab4:	dc75      	bgt.n	8002ba2 <__ieee754_rem_pio2+0x11a>
 8002ab6:	9b04      	ldr	r3, [sp, #16]
 8002ab8:	4dbb      	ldr	r5, [pc, #748]	; (8002da8 <__ieee754_rem_pio2+0x320>)
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	ee10 0a10 	vmov	r0, s0
 8002ac0:	a3a9      	add	r3, pc, #676	; (adr r3, 8002d68 <__ieee754_rem_pio2+0x2e0>)
 8002ac2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ac6:	4639      	mov	r1, r7
 8002ac8:	dd36      	ble.n	8002b38 <__ieee754_rem_pio2+0xb0>
 8002aca:	f7fd fb89 	bl	80001e0 <__aeabi_dsub>
 8002ace:	45a8      	cmp	r8, r5
 8002ad0:	4606      	mov	r6, r0
 8002ad2:	460f      	mov	r7, r1
 8002ad4:	d018      	beq.n	8002b08 <__ieee754_rem_pio2+0x80>
 8002ad6:	a3a6      	add	r3, pc, #664	; (adr r3, 8002d70 <__ieee754_rem_pio2+0x2e8>)
 8002ad8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002adc:	f7fd fb80 	bl	80001e0 <__aeabi_dsub>
 8002ae0:	4602      	mov	r2, r0
 8002ae2:	460b      	mov	r3, r1
 8002ae4:	e9c4 2300 	strd	r2, r3, [r4]
 8002ae8:	4630      	mov	r0, r6
 8002aea:	4639      	mov	r1, r7
 8002aec:	f7fd fb78 	bl	80001e0 <__aeabi_dsub>
 8002af0:	a39f      	add	r3, pc, #636	; (adr r3, 8002d70 <__ieee754_rem_pio2+0x2e8>)
 8002af2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002af6:	f7fd fb73 	bl	80001e0 <__aeabi_dsub>
 8002afa:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8002afe:	2501      	movs	r5, #1
 8002b00:	4628      	mov	r0, r5
 8002b02:	b00d      	add	sp, #52	; 0x34
 8002b04:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002b08:	a39b      	add	r3, pc, #620	; (adr r3, 8002d78 <__ieee754_rem_pio2+0x2f0>)
 8002b0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b0e:	f7fd fb67 	bl	80001e0 <__aeabi_dsub>
 8002b12:	a39b      	add	r3, pc, #620	; (adr r3, 8002d80 <__ieee754_rem_pio2+0x2f8>)
 8002b14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b18:	4606      	mov	r6, r0
 8002b1a:	460f      	mov	r7, r1
 8002b1c:	f7fd fb60 	bl	80001e0 <__aeabi_dsub>
 8002b20:	4602      	mov	r2, r0
 8002b22:	460b      	mov	r3, r1
 8002b24:	e9c4 2300 	strd	r2, r3, [r4]
 8002b28:	4630      	mov	r0, r6
 8002b2a:	4639      	mov	r1, r7
 8002b2c:	f7fd fb58 	bl	80001e0 <__aeabi_dsub>
 8002b30:	a393      	add	r3, pc, #588	; (adr r3, 8002d80 <__ieee754_rem_pio2+0x2f8>)
 8002b32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b36:	e7de      	b.n	8002af6 <__ieee754_rem_pio2+0x6e>
 8002b38:	f7fd fb54 	bl	80001e4 <__adddf3>
 8002b3c:	45a8      	cmp	r8, r5
 8002b3e:	4606      	mov	r6, r0
 8002b40:	460f      	mov	r7, r1
 8002b42:	d016      	beq.n	8002b72 <__ieee754_rem_pio2+0xea>
 8002b44:	a38a      	add	r3, pc, #552	; (adr r3, 8002d70 <__ieee754_rem_pio2+0x2e8>)
 8002b46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b4a:	f7fd fb4b 	bl	80001e4 <__adddf3>
 8002b4e:	4602      	mov	r2, r0
 8002b50:	460b      	mov	r3, r1
 8002b52:	e9c4 2300 	strd	r2, r3, [r4]
 8002b56:	4630      	mov	r0, r6
 8002b58:	4639      	mov	r1, r7
 8002b5a:	f7fd fb41 	bl	80001e0 <__aeabi_dsub>
 8002b5e:	a384      	add	r3, pc, #528	; (adr r3, 8002d70 <__ieee754_rem_pio2+0x2e8>)
 8002b60:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b64:	f7fd fb3e 	bl	80001e4 <__adddf3>
 8002b68:	f04f 35ff 	mov.w	r5, #4294967295
 8002b6c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8002b70:	e7c6      	b.n	8002b00 <__ieee754_rem_pio2+0x78>
 8002b72:	a381      	add	r3, pc, #516	; (adr r3, 8002d78 <__ieee754_rem_pio2+0x2f0>)
 8002b74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b78:	f7fd fb34 	bl	80001e4 <__adddf3>
 8002b7c:	a380      	add	r3, pc, #512	; (adr r3, 8002d80 <__ieee754_rem_pio2+0x2f8>)
 8002b7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002b82:	4606      	mov	r6, r0
 8002b84:	460f      	mov	r7, r1
 8002b86:	f7fd fb2d 	bl	80001e4 <__adddf3>
 8002b8a:	4602      	mov	r2, r0
 8002b8c:	460b      	mov	r3, r1
 8002b8e:	e9c4 2300 	strd	r2, r3, [r4]
 8002b92:	4630      	mov	r0, r6
 8002b94:	4639      	mov	r1, r7
 8002b96:	f7fd fb23 	bl	80001e0 <__aeabi_dsub>
 8002b9a:	a379      	add	r3, pc, #484	; (adr r3, 8002d80 <__ieee754_rem_pio2+0x2f8>)
 8002b9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ba0:	e7e0      	b.n	8002b64 <__ieee754_rem_pio2+0xdc>
 8002ba2:	4b82      	ldr	r3, [pc, #520]	; (8002dac <__ieee754_rem_pio2+0x324>)
 8002ba4:	4598      	cmp	r8, r3
 8002ba6:	f300 80d0 	bgt.w	8002d4a <__ieee754_rem_pio2+0x2c2>
 8002baa:	f000 fe23 	bl	80037f4 <fabs>
 8002bae:	ec57 6b10 	vmov	r6, r7, d0
 8002bb2:	ee10 0a10 	vmov	r0, s0
 8002bb6:	a374      	add	r3, pc, #464	; (adr r3, 8002d88 <__ieee754_rem_pio2+0x300>)
 8002bb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bbc:	4639      	mov	r1, r7
 8002bbe:	f7fd fcc7 	bl	8000550 <__aeabi_dmul>
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	4b7a      	ldr	r3, [pc, #488]	; (8002db0 <__ieee754_rem_pio2+0x328>)
 8002bc6:	f7fd fb0d 	bl	80001e4 <__adddf3>
 8002bca:	f7fd ff5b 	bl	8000a84 <__aeabi_d2iz>
 8002bce:	4605      	mov	r5, r0
 8002bd0:	f7fd fc54 	bl	800047c <__aeabi_i2d>
 8002bd4:	a364      	add	r3, pc, #400	; (adr r3, 8002d68 <__ieee754_rem_pio2+0x2e0>)
 8002bd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bda:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8002bde:	f7fd fcb7 	bl	8000550 <__aeabi_dmul>
 8002be2:	4602      	mov	r2, r0
 8002be4:	460b      	mov	r3, r1
 8002be6:	4630      	mov	r0, r6
 8002be8:	4639      	mov	r1, r7
 8002bea:	f7fd faf9 	bl	80001e0 <__aeabi_dsub>
 8002bee:	a360      	add	r3, pc, #384	; (adr r3, 8002d70 <__ieee754_rem_pio2+0x2e8>)
 8002bf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bf4:	4682      	mov	sl, r0
 8002bf6:	468b      	mov	fp, r1
 8002bf8:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002bfc:	f7fd fca8 	bl	8000550 <__aeabi_dmul>
 8002c00:	2d1f      	cmp	r5, #31
 8002c02:	4606      	mov	r6, r0
 8002c04:	460f      	mov	r7, r1
 8002c06:	dc0c      	bgt.n	8002c22 <__ieee754_rem_pio2+0x19a>
 8002c08:	1e6a      	subs	r2, r5, #1
 8002c0a:	4b6a      	ldr	r3, [pc, #424]	; (8002db4 <__ieee754_rem_pio2+0x32c>)
 8002c0c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002c10:	4543      	cmp	r3, r8
 8002c12:	d006      	beq.n	8002c22 <__ieee754_rem_pio2+0x19a>
 8002c14:	4632      	mov	r2, r6
 8002c16:	463b      	mov	r3, r7
 8002c18:	4650      	mov	r0, sl
 8002c1a:	4659      	mov	r1, fp
 8002c1c:	f7fd fae0 	bl	80001e0 <__aeabi_dsub>
 8002c20:	e00e      	b.n	8002c40 <__ieee754_rem_pio2+0x1b8>
 8002c22:	4632      	mov	r2, r6
 8002c24:	463b      	mov	r3, r7
 8002c26:	4650      	mov	r0, sl
 8002c28:	4659      	mov	r1, fp
 8002c2a:	f7fd fad9 	bl	80001e0 <__aeabi_dsub>
 8002c2e:	ea4f 5328 	mov.w	r3, r8, asr #20
 8002c32:	9305      	str	r3, [sp, #20]
 8002c34:	9a05      	ldr	r2, [sp, #20]
 8002c36:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8002c3a:	1ad3      	subs	r3, r2, r3
 8002c3c:	2b10      	cmp	r3, #16
 8002c3e:	dc02      	bgt.n	8002c46 <__ieee754_rem_pio2+0x1be>
 8002c40:	e9c4 0100 	strd	r0, r1, [r4]
 8002c44:	e039      	b.n	8002cba <__ieee754_rem_pio2+0x232>
 8002c46:	a34c      	add	r3, pc, #304	; (adr r3, 8002d78 <__ieee754_rem_pio2+0x2f0>)
 8002c48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c4c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002c50:	f7fd fc7e 	bl	8000550 <__aeabi_dmul>
 8002c54:	4606      	mov	r6, r0
 8002c56:	460f      	mov	r7, r1
 8002c58:	4602      	mov	r2, r0
 8002c5a:	460b      	mov	r3, r1
 8002c5c:	4650      	mov	r0, sl
 8002c5e:	4659      	mov	r1, fp
 8002c60:	f7fd fabe 	bl	80001e0 <__aeabi_dsub>
 8002c64:	4602      	mov	r2, r0
 8002c66:	460b      	mov	r3, r1
 8002c68:	4680      	mov	r8, r0
 8002c6a:	4689      	mov	r9, r1
 8002c6c:	4650      	mov	r0, sl
 8002c6e:	4659      	mov	r1, fp
 8002c70:	f7fd fab6 	bl	80001e0 <__aeabi_dsub>
 8002c74:	4632      	mov	r2, r6
 8002c76:	463b      	mov	r3, r7
 8002c78:	f7fd fab2 	bl	80001e0 <__aeabi_dsub>
 8002c7c:	a340      	add	r3, pc, #256	; (adr r3, 8002d80 <__ieee754_rem_pio2+0x2f8>)
 8002c7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c82:	4606      	mov	r6, r0
 8002c84:	460f      	mov	r7, r1
 8002c86:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002c8a:	f7fd fc61 	bl	8000550 <__aeabi_dmul>
 8002c8e:	4632      	mov	r2, r6
 8002c90:	463b      	mov	r3, r7
 8002c92:	f7fd faa5 	bl	80001e0 <__aeabi_dsub>
 8002c96:	4602      	mov	r2, r0
 8002c98:	460b      	mov	r3, r1
 8002c9a:	4606      	mov	r6, r0
 8002c9c:	460f      	mov	r7, r1
 8002c9e:	4640      	mov	r0, r8
 8002ca0:	4649      	mov	r1, r9
 8002ca2:	f7fd fa9d 	bl	80001e0 <__aeabi_dsub>
 8002ca6:	9a05      	ldr	r2, [sp, #20]
 8002ca8:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8002cac:	1ad3      	subs	r3, r2, r3
 8002cae:	2b31      	cmp	r3, #49	; 0x31
 8002cb0:	dc20      	bgt.n	8002cf4 <__ieee754_rem_pio2+0x26c>
 8002cb2:	e9c4 0100 	strd	r0, r1, [r4]
 8002cb6:	46c2      	mov	sl, r8
 8002cb8:	46cb      	mov	fp, r9
 8002cba:	e9d4 8900 	ldrd	r8, r9, [r4]
 8002cbe:	4650      	mov	r0, sl
 8002cc0:	4642      	mov	r2, r8
 8002cc2:	464b      	mov	r3, r9
 8002cc4:	4659      	mov	r1, fp
 8002cc6:	f7fd fa8b 	bl	80001e0 <__aeabi_dsub>
 8002cca:	463b      	mov	r3, r7
 8002ccc:	4632      	mov	r2, r6
 8002cce:	f7fd fa87 	bl	80001e0 <__aeabi_dsub>
 8002cd2:	9b04      	ldr	r3, [sp, #16]
 8002cd4:	2b00      	cmp	r3, #0
 8002cd6:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8002cda:	f6bf af11 	bge.w	8002b00 <__ieee754_rem_pio2+0x78>
 8002cde:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8002ce2:	6063      	str	r3, [r4, #4]
 8002ce4:	f8c4 8000 	str.w	r8, [r4]
 8002ce8:	60a0      	str	r0, [r4, #8]
 8002cea:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8002cee:	60e3      	str	r3, [r4, #12]
 8002cf0:	426d      	negs	r5, r5
 8002cf2:	e705      	b.n	8002b00 <__ieee754_rem_pio2+0x78>
 8002cf4:	a326      	add	r3, pc, #152	; (adr r3, 8002d90 <__ieee754_rem_pio2+0x308>)
 8002cf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002cfa:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002cfe:	f7fd fc27 	bl	8000550 <__aeabi_dmul>
 8002d02:	4606      	mov	r6, r0
 8002d04:	460f      	mov	r7, r1
 8002d06:	4602      	mov	r2, r0
 8002d08:	460b      	mov	r3, r1
 8002d0a:	4640      	mov	r0, r8
 8002d0c:	4649      	mov	r1, r9
 8002d0e:	f7fd fa67 	bl	80001e0 <__aeabi_dsub>
 8002d12:	4602      	mov	r2, r0
 8002d14:	460b      	mov	r3, r1
 8002d16:	4682      	mov	sl, r0
 8002d18:	468b      	mov	fp, r1
 8002d1a:	4640      	mov	r0, r8
 8002d1c:	4649      	mov	r1, r9
 8002d1e:	f7fd fa5f 	bl	80001e0 <__aeabi_dsub>
 8002d22:	4632      	mov	r2, r6
 8002d24:	463b      	mov	r3, r7
 8002d26:	f7fd fa5b 	bl	80001e0 <__aeabi_dsub>
 8002d2a:	a31b      	add	r3, pc, #108	; (adr r3, 8002d98 <__ieee754_rem_pio2+0x310>)
 8002d2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002d30:	4606      	mov	r6, r0
 8002d32:	460f      	mov	r7, r1
 8002d34:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8002d38:	f7fd fc0a 	bl	8000550 <__aeabi_dmul>
 8002d3c:	4632      	mov	r2, r6
 8002d3e:	463b      	mov	r3, r7
 8002d40:	f7fd fa4e 	bl	80001e0 <__aeabi_dsub>
 8002d44:	4606      	mov	r6, r0
 8002d46:	460f      	mov	r7, r1
 8002d48:	e764      	b.n	8002c14 <__ieee754_rem_pio2+0x18c>
 8002d4a:	4b1b      	ldr	r3, [pc, #108]	; (8002db8 <__ieee754_rem_pio2+0x330>)
 8002d4c:	4598      	cmp	r8, r3
 8002d4e:	dd35      	ble.n	8002dbc <__ieee754_rem_pio2+0x334>
 8002d50:	ee10 2a10 	vmov	r2, s0
 8002d54:	463b      	mov	r3, r7
 8002d56:	4630      	mov	r0, r6
 8002d58:	4639      	mov	r1, r7
 8002d5a:	f7fd fa41 	bl	80001e0 <__aeabi_dsub>
 8002d5e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8002d62:	e9c4 0100 	strd	r0, r1, [r4]
 8002d66:	e6a1      	b.n	8002aac <__ieee754_rem_pio2+0x24>
 8002d68:	54400000 	.word	0x54400000
 8002d6c:	3ff921fb 	.word	0x3ff921fb
 8002d70:	1a626331 	.word	0x1a626331
 8002d74:	3dd0b461 	.word	0x3dd0b461
 8002d78:	1a600000 	.word	0x1a600000
 8002d7c:	3dd0b461 	.word	0x3dd0b461
 8002d80:	2e037073 	.word	0x2e037073
 8002d84:	3ba3198a 	.word	0x3ba3198a
 8002d88:	6dc9c883 	.word	0x6dc9c883
 8002d8c:	3fe45f30 	.word	0x3fe45f30
 8002d90:	2e000000 	.word	0x2e000000
 8002d94:	3ba3198a 	.word	0x3ba3198a
 8002d98:	252049c1 	.word	0x252049c1
 8002d9c:	397b839a 	.word	0x397b839a
 8002da0:	3fe921fb 	.word	0x3fe921fb
 8002da4:	4002d97b 	.word	0x4002d97b
 8002da8:	3ff921fb 	.word	0x3ff921fb
 8002dac:	413921fb 	.word	0x413921fb
 8002db0:	3fe00000 	.word	0x3fe00000
 8002db4:	08003a50 	.word	0x08003a50
 8002db8:	7fefffff 	.word	0x7fefffff
 8002dbc:	ea4f 5528 	mov.w	r5, r8, asr #20
 8002dc0:	f2a5 4516 	subw	r5, r5, #1046	; 0x416
 8002dc4:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 8002dc8:	4630      	mov	r0, r6
 8002dca:	460f      	mov	r7, r1
 8002dcc:	f7fd fe5a 	bl	8000a84 <__aeabi_d2iz>
 8002dd0:	f7fd fb54 	bl	800047c <__aeabi_i2d>
 8002dd4:	4602      	mov	r2, r0
 8002dd6:	460b      	mov	r3, r1
 8002dd8:	4630      	mov	r0, r6
 8002dda:	4639      	mov	r1, r7
 8002ddc:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8002de0:	f7fd f9fe 	bl	80001e0 <__aeabi_dsub>
 8002de4:	2200      	movs	r2, #0
 8002de6:	4b1f      	ldr	r3, [pc, #124]	; (8002e64 <__ieee754_rem_pio2+0x3dc>)
 8002de8:	f7fd fbb2 	bl	8000550 <__aeabi_dmul>
 8002dec:	460f      	mov	r7, r1
 8002dee:	4606      	mov	r6, r0
 8002df0:	f7fd fe48 	bl	8000a84 <__aeabi_d2iz>
 8002df4:	f7fd fb42 	bl	800047c <__aeabi_i2d>
 8002df8:	4602      	mov	r2, r0
 8002dfa:	460b      	mov	r3, r1
 8002dfc:	4630      	mov	r0, r6
 8002dfe:	4639      	mov	r1, r7
 8002e00:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8002e04:	f7fd f9ec 	bl	80001e0 <__aeabi_dsub>
 8002e08:	2200      	movs	r2, #0
 8002e0a:	4b16      	ldr	r3, [pc, #88]	; (8002e64 <__ieee754_rem_pio2+0x3dc>)
 8002e0c:	f7fd fba0 	bl	8000550 <__aeabi_dmul>
 8002e10:	e9cd 010a 	strd	r0, r1, [sp, #40]	; 0x28
 8002e14:	f10d 0930 	add.w	r9, sp, #48	; 0x30
 8002e18:	f04f 0803 	mov.w	r8, #3
 8002e1c:	2600      	movs	r6, #0
 8002e1e:	2700      	movs	r7, #0
 8002e20:	4632      	mov	r2, r6
 8002e22:	463b      	mov	r3, r7
 8002e24:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 8002e28:	f108 3aff 	add.w	sl, r8, #4294967295
 8002e2c:	f7fd fdf8 	bl	8000a20 <__aeabi_dcmpeq>
 8002e30:	b9b0      	cbnz	r0, 8002e60 <__ieee754_rem_pio2+0x3d8>
 8002e32:	4b0d      	ldr	r3, [pc, #52]	; (8002e68 <__ieee754_rem_pio2+0x3e0>)
 8002e34:	9301      	str	r3, [sp, #4]
 8002e36:	2302      	movs	r3, #2
 8002e38:	9300      	str	r3, [sp, #0]
 8002e3a:	462a      	mov	r2, r5
 8002e3c:	4643      	mov	r3, r8
 8002e3e:	4621      	mov	r1, r4
 8002e40:	a806      	add	r0, sp, #24
 8002e42:	f000 f8dd 	bl	8003000 <__kernel_rem_pio2>
 8002e46:	9b04      	ldr	r3, [sp, #16]
 8002e48:	2b00      	cmp	r3, #0
 8002e4a:	4605      	mov	r5, r0
 8002e4c:	f6bf ae58 	bge.w	8002b00 <__ieee754_rem_pio2+0x78>
 8002e50:	6863      	ldr	r3, [r4, #4]
 8002e52:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8002e56:	6063      	str	r3, [r4, #4]
 8002e58:	68e3      	ldr	r3, [r4, #12]
 8002e5a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8002e5e:	e746      	b.n	8002cee <__ieee754_rem_pio2+0x266>
 8002e60:	46d0      	mov	r8, sl
 8002e62:	e7dd      	b.n	8002e20 <__ieee754_rem_pio2+0x398>
 8002e64:	41700000 	.word	0x41700000
 8002e68:	08003ad0 	.word	0x08003ad0
 8002e6c:	00000000 	.word	0x00000000

08002e70 <__kernel_cos>:
 8002e70:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002e74:	ec59 8b10 	vmov	r8, r9, d0
 8002e78:	f029 4600 	bic.w	r6, r9, #2147483648	; 0x80000000
 8002e7c:	f1b6 5f79 	cmp.w	r6, #1044381696	; 0x3e400000
 8002e80:	ed2d 8b02 	vpush	{d8}
 8002e84:	eeb0 8a41 	vmov.f32	s16, s2
 8002e88:	eef0 8a61 	vmov.f32	s17, s3
 8002e8c:	da07      	bge.n	8002e9e <__kernel_cos+0x2e>
 8002e8e:	ee10 0a10 	vmov	r0, s0
 8002e92:	4649      	mov	r1, r9
 8002e94:	f7fd fdf6 	bl	8000a84 <__aeabi_d2iz>
 8002e98:	2800      	cmp	r0, #0
 8002e9a:	f000 8089 	beq.w	8002fb0 <__kernel_cos+0x140>
 8002e9e:	4642      	mov	r2, r8
 8002ea0:	464b      	mov	r3, r9
 8002ea2:	4640      	mov	r0, r8
 8002ea4:	4649      	mov	r1, r9
 8002ea6:	f7fd fb53 	bl	8000550 <__aeabi_dmul>
 8002eaa:	2200      	movs	r2, #0
 8002eac:	4b4e      	ldr	r3, [pc, #312]	; (8002fe8 <__kernel_cos+0x178>)
 8002eae:	4604      	mov	r4, r0
 8002eb0:	460d      	mov	r5, r1
 8002eb2:	f7fd fb4d 	bl	8000550 <__aeabi_dmul>
 8002eb6:	a340      	add	r3, pc, #256	; (adr r3, 8002fb8 <__kernel_cos+0x148>)
 8002eb8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ebc:	4682      	mov	sl, r0
 8002ebe:	468b      	mov	fp, r1
 8002ec0:	4620      	mov	r0, r4
 8002ec2:	4629      	mov	r1, r5
 8002ec4:	f7fd fb44 	bl	8000550 <__aeabi_dmul>
 8002ec8:	a33d      	add	r3, pc, #244	; (adr r3, 8002fc0 <__kernel_cos+0x150>)
 8002eca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ece:	f7fd f989 	bl	80001e4 <__adddf3>
 8002ed2:	4622      	mov	r2, r4
 8002ed4:	462b      	mov	r3, r5
 8002ed6:	f7fd fb3b 	bl	8000550 <__aeabi_dmul>
 8002eda:	a33b      	add	r3, pc, #236	; (adr r3, 8002fc8 <__kernel_cos+0x158>)
 8002edc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ee0:	f7fd f97e 	bl	80001e0 <__aeabi_dsub>
 8002ee4:	4622      	mov	r2, r4
 8002ee6:	462b      	mov	r3, r5
 8002ee8:	f7fd fb32 	bl	8000550 <__aeabi_dmul>
 8002eec:	a338      	add	r3, pc, #224	; (adr r3, 8002fd0 <__kernel_cos+0x160>)
 8002eee:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ef2:	f7fd f977 	bl	80001e4 <__adddf3>
 8002ef6:	4622      	mov	r2, r4
 8002ef8:	462b      	mov	r3, r5
 8002efa:	f7fd fb29 	bl	8000550 <__aeabi_dmul>
 8002efe:	a336      	add	r3, pc, #216	; (adr r3, 8002fd8 <__kernel_cos+0x168>)
 8002f00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f04:	f7fd f96c 	bl	80001e0 <__aeabi_dsub>
 8002f08:	4622      	mov	r2, r4
 8002f0a:	462b      	mov	r3, r5
 8002f0c:	f7fd fb20 	bl	8000550 <__aeabi_dmul>
 8002f10:	a333      	add	r3, pc, #204	; (adr r3, 8002fe0 <__kernel_cos+0x170>)
 8002f12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f16:	f7fd f965 	bl	80001e4 <__adddf3>
 8002f1a:	4622      	mov	r2, r4
 8002f1c:	462b      	mov	r3, r5
 8002f1e:	f7fd fb17 	bl	8000550 <__aeabi_dmul>
 8002f22:	4622      	mov	r2, r4
 8002f24:	462b      	mov	r3, r5
 8002f26:	f7fd fb13 	bl	8000550 <__aeabi_dmul>
 8002f2a:	ec53 2b18 	vmov	r2, r3, d8
 8002f2e:	4604      	mov	r4, r0
 8002f30:	460d      	mov	r5, r1
 8002f32:	4640      	mov	r0, r8
 8002f34:	4649      	mov	r1, r9
 8002f36:	f7fd fb0b 	bl	8000550 <__aeabi_dmul>
 8002f3a:	460b      	mov	r3, r1
 8002f3c:	4602      	mov	r2, r0
 8002f3e:	4629      	mov	r1, r5
 8002f40:	4620      	mov	r0, r4
 8002f42:	f7fd f94d 	bl	80001e0 <__aeabi_dsub>
 8002f46:	4b29      	ldr	r3, [pc, #164]	; (8002fec <__kernel_cos+0x17c>)
 8002f48:	429e      	cmp	r6, r3
 8002f4a:	4680      	mov	r8, r0
 8002f4c:	4689      	mov	r9, r1
 8002f4e:	dc11      	bgt.n	8002f74 <__kernel_cos+0x104>
 8002f50:	4602      	mov	r2, r0
 8002f52:	460b      	mov	r3, r1
 8002f54:	4650      	mov	r0, sl
 8002f56:	4659      	mov	r1, fp
 8002f58:	f7fd f942 	bl	80001e0 <__aeabi_dsub>
 8002f5c:	460b      	mov	r3, r1
 8002f5e:	4924      	ldr	r1, [pc, #144]	; (8002ff0 <__kernel_cos+0x180>)
 8002f60:	4602      	mov	r2, r0
 8002f62:	2000      	movs	r0, #0
 8002f64:	f7fd f93c 	bl	80001e0 <__aeabi_dsub>
 8002f68:	ecbd 8b02 	vpop	{d8}
 8002f6c:	ec41 0b10 	vmov	d0, r0, r1
 8002f70:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002f74:	4b1f      	ldr	r3, [pc, #124]	; (8002ff4 <__kernel_cos+0x184>)
 8002f76:	491e      	ldr	r1, [pc, #120]	; (8002ff0 <__kernel_cos+0x180>)
 8002f78:	429e      	cmp	r6, r3
 8002f7a:	bfcc      	ite	gt
 8002f7c:	4d1e      	ldrgt	r5, [pc, #120]	; (8002ff8 <__kernel_cos+0x188>)
 8002f7e:	f5a6 1500 	suble.w	r5, r6, #2097152	; 0x200000
 8002f82:	2400      	movs	r4, #0
 8002f84:	4622      	mov	r2, r4
 8002f86:	462b      	mov	r3, r5
 8002f88:	2000      	movs	r0, #0
 8002f8a:	f7fd f929 	bl	80001e0 <__aeabi_dsub>
 8002f8e:	4622      	mov	r2, r4
 8002f90:	4606      	mov	r6, r0
 8002f92:	460f      	mov	r7, r1
 8002f94:	462b      	mov	r3, r5
 8002f96:	4650      	mov	r0, sl
 8002f98:	4659      	mov	r1, fp
 8002f9a:	f7fd f921 	bl	80001e0 <__aeabi_dsub>
 8002f9e:	4642      	mov	r2, r8
 8002fa0:	464b      	mov	r3, r9
 8002fa2:	f7fd f91d 	bl	80001e0 <__aeabi_dsub>
 8002fa6:	4602      	mov	r2, r0
 8002fa8:	460b      	mov	r3, r1
 8002faa:	4630      	mov	r0, r6
 8002fac:	4639      	mov	r1, r7
 8002fae:	e7d9      	b.n	8002f64 <__kernel_cos+0xf4>
 8002fb0:	2000      	movs	r0, #0
 8002fb2:	490f      	ldr	r1, [pc, #60]	; (8002ff0 <__kernel_cos+0x180>)
 8002fb4:	e7d8      	b.n	8002f68 <__kernel_cos+0xf8>
 8002fb6:	bf00      	nop
 8002fb8:	be8838d4 	.word	0xbe8838d4
 8002fbc:	bda8fae9 	.word	0xbda8fae9
 8002fc0:	bdb4b1c4 	.word	0xbdb4b1c4
 8002fc4:	3e21ee9e 	.word	0x3e21ee9e
 8002fc8:	809c52ad 	.word	0x809c52ad
 8002fcc:	3e927e4f 	.word	0x3e927e4f
 8002fd0:	19cb1590 	.word	0x19cb1590
 8002fd4:	3efa01a0 	.word	0x3efa01a0
 8002fd8:	16c15177 	.word	0x16c15177
 8002fdc:	3f56c16c 	.word	0x3f56c16c
 8002fe0:	5555554c 	.word	0x5555554c
 8002fe4:	3fa55555 	.word	0x3fa55555
 8002fe8:	3fe00000 	.word	0x3fe00000
 8002fec:	3fd33332 	.word	0x3fd33332
 8002ff0:	3ff00000 	.word	0x3ff00000
 8002ff4:	3fe90000 	.word	0x3fe90000
 8002ff8:	3fd20000 	.word	0x3fd20000
 8002ffc:	00000000 	.word	0x00000000

08003000 <__kernel_rem_pio2>:
 8003000:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003004:	ed2d 8b02 	vpush	{d8}
 8003008:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 800300c:	1ed4      	subs	r4, r2, #3
 800300e:	9308      	str	r3, [sp, #32]
 8003010:	9101      	str	r1, [sp, #4]
 8003012:	4bc5      	ldr	r3, [pc, #788]	; (8003328 <__kernel_rem_pio2+0x328>)
 8003014:	99a6      	ldr	r1, [sp, #664]	; 0x298
 8003016:	9009      	str	r0, [sp, #36]	; 0x24
 8003018:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800301c:	9304      	str	r3, [sp, #16]
 800301e:	9b08      	ldr	r3, [sp, #32]
 8003020:	3b01      	subs	r3, #1
 8003022:	9307      	str	r3, [sp, #28]
 8003024:	2318      	movs	r3, #24
 8003026:	fb94 f4f3 	sdiv	r4, r4, r3
 800302a:	f06f 0317 	mvn.w	r3, #23
 800302e:	ea24 74e4 	bic.w	r4, r4, r4, asr #31
 8003032:	fb04 3303 	mla	r3, r4, r3, r3
 8003036:	eb03 0a02 	add.w	sl, r3, r2
 800303a:	9b04      	ldr	r3, [sp, #16]
 800303c:	9a07      	ldr	r2, [sp, #28]
 800303e:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 8003318 <__kernel_rem_pio2+0x318>
 8003042:	eb03 0802 	add.w	r8, r3, r2
 8003046:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8003048:	1aa7      	subs	r7, r4, r2
 800304a:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 800304e:	ae22      	add	r6, sp, #136	; 0x88
 8003050:	2500      	movs	r5, #0
 8003052:	4545      	cmp	r5, r8
 8003054:	dd13      	ble.n	800307e <__kernel_rem_pio2+0x7e>
 8003056:	ed9f 8bb0 	vldr	d8, [pc, #704]	; 8003318 <__kernel_rem_pio2+0x318>
 800305a:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 800305e:	2600      	movs	r6, #0
 8003060:	9b04      	ldr	r3, [sp, #16]
 8003062:	429e      	cmp	r6, r3
 8003064:	dc32      	bgt.n	80030cc <__kernel_rem_pio2+0xcc>
 8003066:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8003068:	9302      	str	r3, [sp, #8]
 800306a:	9b08      	ldr	r3, [sp, #32]
 800306c:	199d      	adds	r5, r3, r6
 800306e:	ab22      	add	r3, sp, #136	; 0x88
 8003070:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8003074:	9306      	str	r3, [sp, #24]
 8003076:	ec59 8b18 	vmov	r8, r9, d8
 800307a:	2700      	movs	r7, #0
 800307c:	e01f      	b.n	80030be <__kernel_rem_pio2+0xbe>
 800307e:	42ef      	cmn	r7, r5
 8003080:	d407      	bmi.n	8003092 <__kernel_rem_pio2+0x92>
 8003082:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8003086:	f7fd f9f9 	bl	800047c <__aeabi_i2d>
 800308a:	e8e6 0102 	strd	r0, r1, [r6], #8
 800308e:	3501      	adds	r5, #1
 8003090:	e7df      	b.n	8003052 <__kernel_rem_pio2+0x52>
 8003092:	ec51 0b18 	vmov	r0, r1, d8
 8003096:	e7f8      	b.n	800308a <__kernel_rem_pio2+0x8a>
 8003098:	9906      	ldr	r1, [sp, #24]
 800309a:	9d02      	ldr	r5, [sp, #8]
 800309c:	e971 2302 	ldrd	r2, r3, [r1, #-8]!
 80030a0:	9106      	str	r1, [sp, #24]
 80030a2:	e8f5 0102 	ldrd	r0, r1, [r5], #8
 80030a6:	9502      	str	r5, [sp, #8]
 80030a8:	f7fd fa52 	bl	8000550 <__aeabi_dmul>
 80030ac:	4602      	mov	r2, r0
 80030ae:	460b      	mov	r3, r1
 80030b0:	4640      	mov	r0, r8
 80030b2:	4649      	mov	r1, r9
 80030b4:	f7fd f896 	bl	80001e4 <__adddf3>
 80030b8:	3701      	adds	r7, #1
 80030ba:	4680      	mov	r8, r0
 80030bc:	4689      	mov	r9, r1
 80030be:	9b07      	ldr	r3, [sp, #28]
 80030c0:	429f      	cmp	r7, r3
 80030c2:	dde9      	ble.n	8003098 <__kernel_rem_pio2+0x98>
 80030c4:	e8eb 8902 	strd	r8, r9, [fp], #8
 80030c8:	3601      	adds	r6, #1
 80030ca:	e7c9      	b.n	8003060 <__kernel_rem_pio2+0x60>
 80030cc:	9b04      	ldr	r3, [sp, #16]
 80030ce:	aa0e      	add	r2, sp, #56	; 0x38
 80030d0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80030d4:	930c      	str	r3, [sp, #48]	; 0x30
 80030d6:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 80030d8:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80030dc:	9c04      	ldr	r4, [sp, #16]
 80030de:	930b      	str	r3, [sp, #44]	; 0x2c
 80030e0:	ab9a      	add	r3, sp, #616	; 0x268
 80030e2:	f104 5b00 	add.w	fp, r4, #536870912	; 0x20000000
 80030e6:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80030ea:	f10b 3bff 	add.w	fp, fp, #4294967295
 80030ee:	e953 8928 	ldrd	r8, r9, [r3, #-160]	; 0xa0
 80030f2:	ea4f 0bcb 	mov.w	fp, fp, lsl #3
 80030f6:	ab9a      	add	r3, sp, #616	; 0x268
 80030f8:	445b      	add	r3, fp
 80030fa:	f1a3 0698 	sub.w	r6, r3, #152	; 0x98
 80030fe:	2500      	movs	r5, #0
 8003100:	1b63      	subs	r3, r4, r5
 8003102:	2b00      	cmp	r3, #0
 8003104:	dc78      	bgt.n	80031f8 <__kernel_rem_pio2+0x1f8>
 8003106:	4650      	mov	r0, sl
 8003108:	ec49 8b10 	vmov	d0, r8, r9
 800310c:	f000 fc00 	bl	8003910 <scalbn>
 8003110:	ec57 6b10 	vmov	r6, r7, d0
 8003114:	2200      	movs	r2, #0
 8003116:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 800311a:	ee10 0a10 	vmov	r0, s0
 800311e:	4639      	mov	r1, r7
 8003120:	f7fd fa16 	bl	8000550 <__aeabi_dmul>
 8003124:	ec41 0b10 	vmov	d0, r0, r1
 8003128:	f000 fb6e 	bl	8003808 <floor>
 800312c:	2200      	movs	r2, #0
 800312e:	ec51 0b10 	vmov	r0, r1, d0
 8003132:	4b7e      	ldr	r3, [pc, #504]	; (800332c <__kernel_rem_pio2+0x32c>)
 8003134:	f7fd fa0c 	bl	8000550 <__aeabi_dmul>
 8003138:	4602      	mov	r2, r0
 800313a:	460b      	mov	r3, r1
 800313c:	4630      	mov	r0, r6
 800313e:	4639      	mov	r1, r7
 8003140:	f7fd f84e 	bl	80001e0 <__aeabi_dsub>
 8003144:	460f      	mov	r7, r1
 8003146:	4606      	mov	r6, r0
 8003148:	f7fd fc9c 	bl	8000a84 <__aeabi_d2iz>
 800314c:	9006      	str	r0, [sp, #24]
 800314e:	f7fd f995 	bl	800047c <__aeabi_i2d>
 8003152:	4602      	mov	r2, r0
 8003154:	460b      	mov	r3, r1
 8003156:	4630      	mov	r0, r6
 8003158:	4639      	mov	r1, r7
 800315a:	f7fd f841 	bl	80001e0 <__aeabi_dsub>
 800315e:	f1ba 0f00 	cmp.w	sl, #0
 8003162:	4606      	mov	r6, r0
 8003164:	460f      	mov	r7, r1
 8003166:	dd6c      	ble.n	8003242 <__kernel_rem_pio2+0x242>
 8003168:	1e62      	subs	r2, r4, #1
 800316a:	ab0e      	add	r3, sp, #56	; 0x38
 800316c:	f1ca 0118 	rsb	r1, sl, #24
 8003170:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8003174:	9d06      	ldr	r5, [sp, #24]
 8003176:	fa40 f301 	asr.w	r3, r0, r1
 800317a:	441d      	add	r5, r3
 800317c:	408b      	lsls	r3, r1
 800317e:	1ac0      	subs	r0, r0, r3
 8003180:	ab0e      	add	r3, sp, #56	; 0x38
 8003182:	9506      	str	r5, [sp, #24]
 8003184:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8003188:	f1ca 0317 	rsb	r3, sl, #23
 800318c:	fa40 f303 	asr.w	r3, r0, r3
 8003190:	9302      	str	r3, [sp, #8]
 8003192:	9b02      	ldr	r3, [sp, #8]
 8003194:	2b00      	cmp	r3, #0
 8003196:	dd62      	ble.n	800325e <__kernel_rem_pio2+0x25e>
 8003198:	9b06      	ldr	r3, [sp, #24]
 800319a:	2200      	movs	r2, #0
 800319c:	3301      	adds	r3, #1
 800319e:	9306      	str	r3, [sp, #24]
 80031a0:	4615      	mov	r5, r2
 80031a2:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 80031a6:	4294      	cmp	r4, r2
 80031a8:	f300 8095 	bgt.w	80032d6 <__kernel_rem_pio2+0x2d6>
 80031ac:	f1ba 0f00 	cmp.w	sl, #0
 80031b0:	dd07      	ble.n	80031c2 <__kernel_rem_pio2+0x1c2>
 80031b2:	f1ba 0f01 	cmp.w	sl, #1
 80031b6:	f000 80a2 	beq.w	80032fe <__kernel_rem_pio2+0x2fe>
 80031ba:	f1ba 0f02 	cmp.w	sl, #2
 80031be:	f000 80c1 	beq.w	8003344 <__kernel_rem_pio2+0x344>
 80031c2:	9b02      	ldr	r3, [sp, #8]
 80031c4:	2b02      	cmp	r3, #2
 80031c6:	d14a      	bne.n	800325e <__kernel_rem_pio2+0x25e>
 80031c8:	4632      	mov	r2, r6
 80031ca:	463b      	mov	r3, r7
 80031cc:	2000      	movs	r0, #0
 80031ce:	4958      	ldr	r1, [pc, #352]	; (8003330 <__kernel_rem_pio2+0x330>)
 80031d0:	f7fd f806 	bl	80001e0 <__aeabi_dsub>
 80031d4:	4606      	mov	r6, r0
 80031d6:	460f      	mov	r7, r1
 80031d8:	2d00      	cmp	r5, #0
 80031da:	d040      	beq.n	800325e <__kernel_rem_pio2+0x25e>
 80031dc:	4650      	mov	r0, sl
 80031de:	ed9f 0b50 	vldr	d0, [pc, #320]	; 8003320 <__kernel_rem_pio2+0x320>
 80031e2:	f000 fb95 	bl	8003910 <scalbn>
 80031e6:	4630      	mov	r0, r6
 80031e8:	4639      	mov	r1, r7
 80031ea:	ec53 2b10 	vmov	r2, r3, d0
 80031ee:	f7fc fff7 	bl	80001e0 <__aeabi_dsub>
 80031f2:	4606      	mov	r6, r0
 80031f4:	460f      	mov	r7, r1
 80031f6:	e032      	b.n	800325e <__kernel_rem_pio2+0x25e>
 80031f8:	2200      	movs	r2, #0
 80031fa:	4b4e      	ldr	r3, [pc, #312]	; (8003334 <__kernel_rem_pio2+0x334>)
 80031fc:	4640      	mov	r0, r8
 80031fe:	4649      	mov	r1, r9
 8003200:	f7fd f9a6 	bl	8000550 <__aeabi_dmul>
 8003204:	f7fd fc3e 	bl	8000a84 <__aeabi_d2iz>
 8003208:	f7fd f938 	bl	800047c <__aeabi_i2d>
 800320c:	2200      	movs	r2, #0
 800320e:	4b4a      	ldr	r3, [pc, #296]	; (8003338 <__kernel_rem_pio2+0x338>)
 8003210:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003214:	f7fd f99c 	bl	8000550 <__aeabi_dmul>
 8003218:	4602      	mov	r2, r0
 800321a:	460b      	mov	r3, r1
 800321c:	4640      	mov	r0, r8
 800321e:	4649      	mov	r1, r9
 8003220:	f7fc ffde 	bl	80001e0 <__aeabi_dsub>
 8003224:	f7fd fc2e 	bl	8000a84 <__aeabi_d2iz>
 8003228:	ab0e      	add	r3, sp, #56	; 0x38
 800322a:	f843 0025 	str.w	r0, [r3, r5, lsl #2]
 800322e:	e976 2302 	ldrd	r2, r3, [r6, #-8]!
 8003232:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8003236:	f7fc ffd5 	bl	80001e4 <__adddf3>
 800323a:	3501      	adds	r5, #1
 800323c:	4680      	mov	r8, r0
 800323e:	4689      	mov	r9, r1
 8003240:	e75e      	b.n	8003100 <__kernel_rem_pio2+0x100>
 8003242:	d105      	bne.n	8003250 <__kernel_rem_pio2+0x250>
 8003244:	1e63      	subs	r3, r4, #1
 8003246:	aa0e      	add	r2, sp, #56	; 0x38
 8003248:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 800324c:	15c3      	asrs	r3, r0, #23
 800324e:	e79f      	b.n	8003190 <__kernel_rem_pio2+0x190>
 8003250:	2200      	movs	r2, #0
 8003252:	4b3a      	ldr	r3, [pc, #232]	; (800333c <__kernel_rem_pio2+0x33c>)
 8003254:	f7fd fc02 	bl	8000a5c <__aeabi_dcmpge>
 8003258:	2800      	cmp	r0, #0
 800325a:	d139      	bne.n	80032d0 <__kernel_rem_pio2+0x2d0>
 800325c:	9002      	str	r0, [sp, #8]
 800325e:	2200      	movs	r2, #0
 8003260:	2300      	movs	r3, #0
 8003262:	4630      	mov	r0, r6
 8003264:	4639      	mov	r1, r7
 8003266:	f7fd fbdb 	bl	8000a20 <__aeabi_dcmpeq>
 800326a:	2800      	cmp	r0, #0
 800326c:	f000 80c7 	beq.w	80033fe <__kernel_rem_pio2+0x3fe>
 8003270:	1e65      	subs	r5, r4, #1
 8003272:	462b      	mov	r3, r5
 8003274:	2200      	movs	r2, #0
 8003276:	9904      	ldr	r1, [sp, #16]
 8003278:	428b      	cmp	r3, r1
 800327a:	da6a      	bge.n	8003352 <__kernel_rem_pio2+0x352>
 800327c:	2a00      	cmp	r2, #0
 800327e:	f000 8088 	beq.w	8003392 <__kernel_rem_pio2+0x392>
 8003282:	ab0e      	add	r3, sp, #56	; 0x38
 8003284:	f1aa 0a18 	sub.w	sl, sl, #24
 8003288:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 800328c:	2b00      	cmp	r3, #0
 800328e:	f000 80b4 	beq.w	80033fa <__kernel_rem_pio2+0x3fa>
 8003292:	4650      	mov	r0, sl
 8003294:	ed9f 0b22 	vldr	d0, [pc, #136]	; 8003320 <__kernel_rem_pio2+0x320>
 8003298:	f000 fb3a 	bl	8003910 <scalbn>
 800329c:	00ec      	lsls	r4, r5, #3
 800329e:	ab72      	add	r3, sp, #456	; 0x1c8
 80032a0:	191e      	adds	r6, r3, r4
 80032a2:	ec59 8b10 	vmov	r8, r9, d0
 80032a6:	f106 0a08 	add.w	sl, r6, #8
 80032aa:	462f      	mov	r7, r5
 80032ac:	2f00      	cmp	r7, #0
 80032ae:	f280 80df 	bge.w	8003470 <__kernel_rem_pio2+0x470>
 80032b2:	ed9f 8b19 	vldr	d8, [pc, #100]	; 8003318 <__kernel_rem_pio2+0x318>
 80032b6:	f04f 0a00 	mov.w	sl, #0
 80032ba:	eba5 030a 	sub.w	r3, r5, sl
 80032be:	2b00      	cmp	r3, #0
 80032c0:	f2c0 810a 	blt.w	80034d8 <__kernel_rem_pio2+0x4d8>
 80032c4:	f8df b078 	ldr.w	fp, [pc, #120]	; 8003340 <__kernel_rem_pio2+0x340>
 80032c8:	ec59 8b18 	vmov	r8, r9, d8
 80032cc:	2700      	movs	r7, #0
 80032ce:	e0f5      	b.n	80034bc <__kernel_rem_pio2+0x4bc>
 80032d0:	2302      	movs	r3, #2
 80032d2:	9302      	str	r3, [sp, #8]
 80032d4:	e760      	b.n	8003198 <__kernel_rem_pio2+0x198>
 80032d6:	ab0e      	add	r3, sp, #56	; 0x38
 80032d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80032dc:	b94d      	cbnz	r5, 80032f2 <__kernel_rem_pio2+0x2f2>
 80032de:	b12b      	cbz	r3, 80032ec <__kernel_rem_pio2+0x2ec>
 80032e0:	a80e      	add	r0, sp, #56	; 0x38
 80032e2:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 80032e6:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 80032ea:	2301      	movs	r3, #1
 80032ec:	3201      	adds	r2, #1
 80032ee:	461d      	mov	r5, r3
 80032f0:	e759      	b.n	80031a6 <__kernel_rem_pio2+0x1a6>
 80032f2:	a80e      	add	r0, sp, #56	; 0x38
 80032f4:	1acb      	subs	r3, r1, r3
 80032f6:	f840 3022 	str.w	r3, [r0, r2, lsl #2]
 80032fa:	462b      	mov	r3, r5
 80032fc:	e7f6      	b.n	80032ec <__kernel_rem_pio2+0x2ec>
 80032fe:	1e62      	subs	r2, r4, #1
 8003300:	ab0e      	add	r3, sp, #56	; 0x38
 8003302:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003306:	f3c3 0316 	ubfx	r3, r3, #0, #23
 800330a:	a90e      	add	r1, sp, #56	; 0x38
 800330c:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8003310:	e757      	b.n	80031c2 <__kernel_rem_pio2+0x1c2>
 8003312:	bf00      	nop
 8003314:	f3af 8000 	nop.w
	...
 8003324:	3ff00000 	.word	0x3ff00000
 8003328:	08003c18 	.word	0x08003c18
 800332c:	40200000 	.word	0x40200000
 8003330:	3ff00000 	.word	0x3ff00000
 8003334:	3e700000 	.word	0x3e700000
 8003338:	41700000 	.word	0x41700000
 800333c:	3fe00000 	.word	0x3fe00000
 8003340:	08003bd8 	.word	0x08003bd8
 8003344:	1e62      	subs	r2, r4, #1
 8003346:	ab0e      	add	r3, sp, #56	; 0x38
 8003348:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800334c:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8003350:	e7db      	b.n	800330a <__kernel_rem_pio2+0x30a>
 8003352:	a90e      	add	r1, sp, #56	; 0x38
 8003354:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8003358:	3b01      	subs	r3, #1
 800335a:	430a      	orrs	r2, r1
 800335c:	e78b      	b.n	8003276 <__kernel_rem_pio2+0x276>
 800335e:	3301      	adds	r3, #1
 8003360:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8003364:	2900      	cmp	r1, #0
 8003366:	d0fa      	beq.n	800335e <__kernel_rem_pio2+0x35e>
 8003368:	9a08      	ldr	r2, [sp, #32]
 800336a:	4422      	add	r2, r4
 800336c:	00d2      	lsls	r2, r2, #3
 800336e:	a922      	add	r1, sp, #136	; 0x88
 8003370:	18e3      	adds	r3, r4, r3
 8003372:	9206      	str	r2, [sp, #24]
 8003374:	440a      	add	r2, r1
 8003376:	9302      	str	r3, [sp, #8]
 8003378:	f10b 0108 	add.w	r1, fp, #8
 800337c:	f102 0308 	add.w	r3, r2, #8
 8003380:	1c66      	adds	r6, r4, #1
 8003382:	910a      	str	r1, [sp, #40]	; 0x28
 8003384:	2500      	movs	r5, #0
 8003386:	930d      	str	r3, [sp, #52]	; 0x34
 8003388:	9b02      	ldr	r3, [sp, #8]
 800338a:	42b3      	cmp	r3, r6
 800338c:	da04      	bge.n	8003398 <__kernel_rem_pio2+0x398>
 800338e:	461c      	mov	r4, r3
 8003390:	e6a6      	b.n	80030e0 <__kernel_rem_pio2+0xe0>
 8003392:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8003394:	2301      	movs	r3, #1
 8003396:	e7e3      	b.n	8003360 <__kernel_rem_pio2+0x360>
 8003398:	9b06      	ldr	r3, [sp, #24]
 800339a:	18ef      	adds	r7, r5, r3
 800339c:	ab22      	add	r3, sp, #136	; 0x88
 800339e:	441f      	add	r7, r3
 80033a0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80033a2:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 80033a6:	f7fd f869 	bl	800047c <__aeabi_i2d>
 80033aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80033ac:	461c      	mov	r4, r3
 80033ae:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80033b0:	e9c7 0100 	strd	r0, r1, [r7]
 80033b4:	eb03 0b05 	add.w	fp, r3, r5
 80033b8:	2700      	movs	r7, #0
 80033ba:	f04f 0800 	mov.w	r8, #0
 80033be:	f04f 0900 	mov.w	r9, #0
 80033c2:	9b07      	ldr	r3, [sp, #28]
 80033c4:	429f      	cmp	r7, r3
 80033c6:	dd08      	ble.n	80033da <__kernel_rem_pio2+0x3da>
 80033c8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80033ca:	aa72      	add	r2, sp, #456	; 0x1c8
 80033cc:	18eb      	adds	r3, r5, r3
 80033ce:	4413      	add	r3, r2
 80033d0:	e9c3 8902 	strd	r8, r9, [r3, #8]
 80033d4:	3601      	adds	r6, #1
 80033d6:	3508      	adds	r5, #8
 80033d8:	e7d6      	b.n	8003388 <__kernel_rem_pio2+0x388>
 80033da:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 80033de:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 80033e2:	f7fd f8b5 	bl	8000550 <__aeabi_dmul>
 80033e6:	4602      	mov	r2, r0
 80033e8:	460b      	mov	r3, r1
 80033ea:	4640      	mov	r0, r8
 80033ec:	4649      	mov	r1, r9
 80033ee:	f7fc fef9 	bl	80001e4 <__adddf3>
 80033f2:	3701      	adds	r7, #1
 80033f4:	4680      	mov	r8, r0
 80033f6:	4689      	mov	r9, r1
 80033f8:	e7e3      	b.n	80033c2 <__kernel_rem_pio2+0x3c2>
 80033fa:	3d01      	subs	r5, #1
 80033fc:	e741      	b.n	8003282 <__kernel_rem_pio2+0x282>
 80033fe:	f1ca 0000 	rsb	r0, sl, #0
 8003402:	ec47 6b10 	vmov	d0, r6, r7
 8003406:	f000 fa83 	bl	8003910 <scalbn>
 800340a:	ec57 6b10 	vmov	r6, r7, d0
 800340e:	2200      	movs	r2, #0
 8003410:	4b99      	ldr	r3, [pc, #612]	; (8003678 <__kernel_rem_pio2+0x678>)
 8003412:	ee10 0a10 	vmov	r0, s0
 8003416:	4639      	mov	r1, r7
 8003418:	f7fd fb20 	bl	8000a5c <__aeabi_dcmpge>
 800341c:	b1f8      	cbz	r0, 800345e <__kernel_rem_pio2+0x45e>
 800341e:	2200      	movs	r2, #0
 8003420:	4b96      	ldr	r3, [pc, #600]	; (800367c <__kernel_rem_pio2+0x67c>)
 8003422:	4630      	mov	r0, r6
 8003424:	4639      	mov	r1, r7
 8003426:	f7fd f893 	bl	8000550 <__aeabi_dmul>
 800342a:	f7fd fb2b 	bl	8000a84 <__aeabi_d2iz>
 800342e:	4680      	mov	r8, r0
 8003430:	f7fd f824 	bl	800047c <__aeabi_i2d>
 8003434:	2200      	movs	r2, #0
 8003436:	4b90      	ldr	r3, [pc, #576]	; (8003678 <__kernel_rem_pio2+0x678>)
 8003438:	f7fd f88a 	bl	8000550 <__aeabi_dmul>
 800343c:	460b      	mov	r3, r1
 800343e:	4602      	mov	r2, r0
 8003440:	4639      	mov	r1, r7
 8003442:	4630      	mov	r0, r6
 8003444:	f7fc fecc 	bl	80001e0 <__aeabi_dsub>
 8003448:	f7fd fb1c 	bl	8000a84 <__aeabi_d2iz>
 800344c:	1c65      	adds	r5, r4, #1
 800344e:	ab0e      	add	r3, sp, #56	; 0x38
 8003450:	f10a 0a18 	add.w	sl, sl, #24
 8003454:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8003458:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 800345c:	e719      	b.n	8003292 <__kernel_rem_pio2+0x292>
 800345e:	4630      	mov	r0, r6
 8003460:	4639      	mov	r1, r7
 8003462:	f7fd fb0f 	bl	8000a84 <__aeabi_d2iz>
 8003466:	ab0e      	add	r3, sp, #56	; 0x38
 8003468:	4625      	mov	r5, r4
 800346a:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 800346e:	e710      	b.n	8003292 <__kernel_rem_pio2+0x292>
 8003470:	ab0e      	add	r3, sp, #56	; 0x38
 8003472:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 8003476:	f7fd f801 	bl	800047c <__aeabi_i2d>
 800347a:	4642      	mov	r2, r8
 800347c:	464b      	mov	r3, r9
 800347e:	f7fd f867 	bl	8000550 <__aeabi_dmul>
 8003482:	2200      	movs	r2, #0
 8003484:	e96a 0102 	strd	r0, r1, [sl, #-8]!
 8003488:	4b7c      	ldr	r3, [pc, #496]	; (800367c <__kernel_rem_pio2+0x67c>)
 800348a:	4640      	mov	r0, r8
 800348c:	4649      	mov	r1, r9
 800348e:	f7fd f85f 	bl	8000550 <__aeabi_dmul>
 8003492:	3f01      	subs	r7, #1
 8003494:	4680      	mov	r8, r0
 8003496:	4689      	mov	r9, r1
 8003498:	e708      	b.n	80032ac <__kernel_rem_pio2+0x2ac>
 800349a:	eb06 03c7 	add.w	r3, r6, r7, lsl #3
 800349e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80034a2:	e8fb 0102 	ldrd	r0, r1, [fp], #8
 80034a6:	f7fd f853 	bl	8000550 <__aeabi_dmul>
 80034aa:	4602      	mov	r2, r0
 80034ac:	460b      	mov	r3, r1
 80034ae:	4640      	mov	r0, r8
 80034b0:	4649      	mov	r1, r9
 80034b2:	f7fc fe97 	bl	80001e4 <__adddf3>
 80034b6:	3701      	adds	r7, #1
 80034b8:	4680      	mov	r8, r0
 80034ba:	4689      	mov	r9, r1
 80034bc:	9b04      	ldr	r3, [sp, #16]
 80034be:	429f      	cmp	r7, r3
 80034c0:	dc01      	bgt.n	80034c6 <__kernel_rem_pio2+0x4c6>
 80034c2:	45ba      	cmp	sl, r7
 80034c4:	dae9      	bge.n	800349a <__kernel_rem_pio2+0x49a>
 80034c6:	ab4a      	add	r3, sp, #296	; 0x128
 80034c8:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 80034cc:	e9c3 8900 	strd	r8, r9, [r3]
 80034d0:	f10a 0a01 	add.w	sl, sl, #1
 80034d4:	3e08      	subs	r6, #8
 80034d6:	e6f0      	b.n	80032ba <__kernel_rem_pio2+0x2ba>
 80034d8:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 80034da:	2b03      	cmp	r3, #3
 80034dc:	d85b      	bhi.n	8003596 <__kernel_rem_pio2+0x596>
 80034de:	e8df f003 	tbb	[pc, r3]
 80034e2:	264a      	.short	0x264a
 80034e4:	0226      	.short	0x0226
 80034e6:	ab9a      	add	r3, sp, #616	; 0x268
 80034e8:	441c      	add	r4, r3
 80034ea:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 80034ee:	46a2      	mov	sl, r4
 80034f0:	46ab      	mov	fp, r5
 80034f2:	f1bb 0f00 	cmp.w	fp, #0
 80034f6:	dc6c      	bgt.n	80035d2 <__kernel_rem_pio2+0x5d2>
 80034f8:	46a2      	mov	sl, r4
 80034fa:	46ab      	mov	fp, r5
 80034fc:	f1bb 0f01 	cmp.w	fp, #1
 8003500:	f300 8086 	bgt.w	8003610 <__kernel_rem_pio2+0x610>
 8003504:	2000      	movs	r0, #0
 8003506:	2100      	movs	r1, #0
 8003508:	2d01      	cmp	r5, #1
 800350a:	f300 80a0 	bgt.w	800364e <__kernel_rem_pio2+0x64e>
 800350e:	9b02      	ldr	r3, [sp, #8]
 8003510:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 8003514:	e9dd 564c 	ldrd	r5, r6, [sp, #304]	; 0x130
 8003518:	2b00      	cmp	r3, #0
 800351a:	f040 809e 	bne.w	800365a <__kernel_rem_pio2+0x65a>
 800351e:	9b01      	ldr	r3, [sp, #4]
 8003520:	e9c3 7800 	strd	r7, r8, [r3]
 8003524:	e9c3 5602 	strd	r5, r6, [r3, #8]
 8003528:	e9c3 0104 	strd	r0, r1, [r3, #16]
 800352c:	e033      	b.n	8003596 <__kernel_rem_pio2+0x596>
 800352e:	3408      	adds	r4, #8
 8003530:	ab4a      	add	r3, sp, #296	; 0x128
 8003532:	441c      	add	r4, r3
 8003534:	462e      	mov	r6, r5
 8003536:	2000      	movs	r0, #0
 8003538:	2100      	movs	r1, #0
 800353a:	2e00      	cmp	r6, #0
 800353c:	da3a      	bge.n	80035b4 <__kernel_rem_pio2+0x5b4>
 800353e:	9b02      	ldr	r3, [sp, #8]
 8003540:	2b00      	cmp	r3, #0
 8003542:	d03d      	beq.n	80035c0 <__kernel_rem_pio2+0x5c0>
 8003544:	4602      	mov	r2, r0
 8003546:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800354a:	9c01      	ldr	r4, [sp, #4]
 800354c:	e9c4 2300 	strd	r2, r3, [r4]
 8003550:	4602      	mov	r2, r0
 8003552:	460b      	mov	r3, r1
 8003554:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 8003558:	f7fc fe42 	bl	80001e0 <__aeabi_dsub>
 800355c:	ae4c      	add	r6, sp, #304	; 0x130
 800355e:	2401      	movs	r4, #1
 8003560:	42a5      	cmp	r5, r4
 8003562:	da30      	bge.n	80035c6 <__kernel_rem_pio2+0x5c6>
 8003564:	9b02      	ldr	r3, [sp, #8]
 8003566:	b113      	cbz	r3, 800356e <__kernel_rem_pio2+0x56e>
 8003568:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800356c:	4619      	mov	r1, r3
 800356e:	9b01      	ldr	r3, [sp, #4]
 8003570:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8003574:	e00f      	b.n	8003596 <__kernel_rem_pio2+0x596>
 8003576:	ab9a      	add	r3, sp, #616	; 0x268
 8003578:	441c      	add	r4, r3
 800357a:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 800357e:	2000      	movs	r0, #0
 8003580:	2100      	movs	r1, #0
 8003582:	2d00      	cmp	r5, #0
 8003584:	da10      	bge.n	80035a8 <__kernel_rem_pio2+0x5a8>
 8003586:	9b02      	ldr	r3, [sp, #8]
 8003588:	b113      	cbz	r3, 8003590 <__kernel_rem_pio2+0x590>
 800358a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800358e:	4619      	mov	r1, r3
 8003590:	9b01      	ldr	r3, [sp, #4]
 8003592:	e9c3 0100 	strd	r0, r1, [r3]
 8003596:	9b06      	ldr	r3, [sp, #24]
 8003598:	f003 0007 	and.w	r0, r3, #7
 800359c:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 80035a0:	ecbd 8b02 	vpop	{d8}
 80035a4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80035a8:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80035ac:	f7fc fe1a 	bl	80001e4 <__adddf3>
 80035b0:	3d01      	subs	r5, #1
 80035b2:	e7e6      	b.n	8003582 <__kernel_rem_pio2+0x582>
 80035b4:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 80035b8:	f7fc fe14 	bl	80001e4 <__adddf3>
 80035bc:	3e01      	subs	r6, #1
 80035be:	e7bc      	b.n	800353a <__kernel_rem_pio2+0x53a>
 80035c0:	4602      	mov	r2, r0
 80035c2:	460b      	mov	r3, r1
 80035c4:	e7c1      	b.n	800354a <__kernel_rem_pio2+0x54a>
 80035c6:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 80035ca:	f7fc fe0b 	bl	80001e4 <__adddf3>
 80035ce:	3401      	adds	r4, #1
 80035d0:	e7c6      	b.n	8003560 <__kernel_rem_pio2+0x560>
 80035d2:	e95a 8904 	ldrd	r8, r9, [sl, #-16]
 80035d6:	ed3a 7b02 	vldmdb	sl!, {d7}
 80035da:	4640      	mov	r0, r8
 80035dc:	ec53 2b17 	vmov	r2, r3, d7
 80035e0:	4649      	mov	r1, r9
 80035e2:	ed8d 7b04 	vstr	d7, [sp, #16]
 80035e6:	f7fc fdfd 	bl	80001e4 <__adddf3>
 80035ea:	4602      	mov	r2, r0
 80035ec:	460b      	mov	r3, r1
 80035ee:	4606      	mov	r6, r0
 80035f0:	460f      	mov	r7, r1
 80035f2:	4640      	mov	r0, r8
 80035f4:	4649      	mov	r1, r9
 80035f6:	f7fc fdf3 	bl	80001e0 <__aeabi_dsub>
 80035fa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80035fe:	f7fc fdf1 	bl	80001e4 <__adddf3>
 8003602:	f10b 3bff 	add.w	fp, fp, #4294967295
 8003606:	e9ca 0100 	strd	r0, r1, [sl]
 800360a:	e94a 6702 	strd	r6, r7, [sl, #-8]
 800360e:	e770      	b.n	80034f2 <__kernel_rem_pio2+0x4f2>
 8003610:	e95a 6704 	ldrd	r6, r7, [sl, #-16]
 8003614:	ed3a 7b02 	vldmdb	sl!, {d7}
 8003618:	4630      	mov	r0, r6
 800361a:	ec53 2b17 	vmov	r2, r3, d7
 800361e:	4639      	mov	r1, r7
 8003620:	ed8d 7b04 	vstr	d7, [sp, #16]
 8003624:	f7fc fdde 	bl	80001e4 <__adddf3>
 8003628:	4602      	mov	r2, r0
 800362a:	460b      	mov	r3, r1
 800362c:	4680      	mov	r8, r0
 800362e:	4689      	mov	r9, r1
 8003630:	4630      	mov	r0, r6
 8003632:	4639      	mov	r1, r7
 8003634:	f7fc fdd4 	bl	80001e0 <__aeabi_dsub>
 8003638:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800363c:	f7fc fdd2 	bl	80001e4 <__adddf3>
 8003640:	f10b 3bff 	add.w	fp, fp, #4294967295
 8003644:	e9ca 0100 	strd	r0, r1, [sl]
 8003648:	e94a 8902 	strd	r8, r9, [sl, #-8]
 800364c:	e756      	b.n	80034fc <__kernel_rem_pio2+0x4fc>
 800364e:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8003652:	f7fc fdc7 	bl	80001e4 <__adddf3>
 8003656:	3d01      	subs	r5, #1
 8003658:	e756      	b.n	8003508 <__kernel_rem_pio2+0x508>
 800365a:	9b01      	ldr	r3, [sp, #4]
 800365c:	9a01      	ldr	r2, [sp, #4]
 800365e:	601f      	str	r7, [r3, #0]
 8003660:	f108 4400 	add.w	r4, r8, #2147483648	; 0x80000000
 8003664:	605c      	str	r4, [r3, #4]
 8003666:	609d      	str	r5, [r3, #8]
 8003668:	f106 4300 	add.w	r3, r6, #2147483648	; 0x80000000
 800366c:	60d3      	str	r3, [r2, #12]
 800366e:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8003672:	6110      	str	r0, [r2, #16]
 8003674:	6153      	str	r3, [r2, #20]
 8003676:	e78e      	b.n	8003596 <__kernel_rem_pio2+0x596>
 8003678:	41700000 	.word	0x41700000
 800367c:	3e700000 	.word	0x3e700000

08003680 <__kernel_sin>:
 8003680:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8003684:	ec55 4b10 	vmov	r4, r5, d0
 8003688:	b085      	sub	sp, #20
 800368a:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800368e:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8003692:	ed8d 1b00 	vstr	d1, [sp]
 8003696:	9002      	str	r0, [sp, #8]
 8003698:	da06      	bge.n	80036a8 <__kernel_sin+0x28>
 800369a:	ee10 0a10 	vmov	r0, s0
 800369e:	4629      	mov	r1, r5
 80036a0:	f7fd f9f0 	bl	8000a84 <__aeabi_d2iz>
 80036a4:	2800      	cmp	r0, #0
 80036a6:	d051      	beq.n	800374c <__kernel_sin+0xcc>
 80036a8:	4622      	mov	r2, r4
 80036aa:	462b      	mov	r3, r5
 80036ac:	4620      	mov	r0, r4
 80036ae:	4629      	mov	r1, r5
 80036b0:	f7fc ff4e 	bl	8000550 <__aeabi_dmul>
 80036b4:	4682      	mov	sl, r0
 80036b6:	468b      	mov	fp, r1
 80036b8:	4602      	mov	r2, r0
 80036ba:	460b      	mov	r3, r1
 80036bc:	4620      	mov	r0, r4
 80036be:	4629      	mov	r1, r5
 80036c0:	f7fc ff46 	bl	8000550 <__aeabi_dmul>
 80036c4:	a341      	add	r3, pc, #260	; (adr r3, 80037cc <__kernel_sin+0x14c>)
 80036c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036ca:	4680      	mov	r8, r0
 80036cc:	4689      	mov	r9, r1
 80036ce:	4650      	mov	r0, sl
 80036d0:	4659      	mov	r1, fp
 80036d2:	f7fc ff3d 	bl	8000550 <__aeabi_dmul>
 80036d6:	a33f      	add	r3, pc, #252	; (adr r3, 80037d4 <__kernel_sin+0x154>)
 80036d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036dc:	f7fc fd80 	bl	80001e0 <__aeabi_dsub>
 80036e0:	4652      	mov	r2, sl
 80036e2:	465b      	mov	r3, fp
 80036e4:	f7fc ff34 	bl	8000550 <__aeabi_dmul>
 80036e8:	a33c      	add	r3, pc, #240	; (adr r3, 80037dc <__kernel_sin+0x15c>)
 80036ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80036ee:	f7fc fd79 	bl	80001e4 <__adddf3>
 80036f2:	4652      	mov	r2, sl
 80036f4:	465b      	mov	r3, fp
 80036f6:	f7fc ff2b 	bl	8000550 <__aeabi_dmul>
 80036fa:	a33a      	add	r3, pc, #232	; (adr r3, 80037e4 <__kernel_sin+0x164>)
 80036fc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003700:	f7fc fd6e 	bl	80001e0 <__aeabi_dsub>
 8003704:	4652      	mov	r2, sl
 8003706:	465b      	mov	r3, fp
 8003708:	f7fc ff22 	bl	8000550 <__aeabi_dmul>
 800370c:	a337      	add	r3, pc, #220	; (adr r3, 80037ec <__kernel_sin+0x16c>)
 800370e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003712:	f7fc fd67 	bl	80001e4 <__adddf3>
 8003716:	9b02      	ldr	r3, [sp, #8]
 8003718:	4606      	mov	r6, r0
 800371a:	460f      	mov	r7, r1
 800371c:	b9db      	cbnz	r3, 8003756 <__kernel_sin+0xd6>
 800371e:	4602      	mov	r2, r0
 8003720:	460b      	mov	r3, r1
 8003722:	4650      	mov	r0, sl
 8003724:	4659      	mov	r1, fp
 8003726:	f7fc ff13 	bl	8000550 <__aeabi_dmul>
 800372a:	a325      	add	r3, pc, #148	; (adr r3, 80037c0 <__kernel_sin+0x140>)
 800372c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003730:	f7fc fd56 	bl	80001e0 <__aeabi_dsub>
 8003734:	4642      	mov	r2, r8
 8003736:	464b      	mov	r3, r9
 8003738:	f7fc ff0a 	bl	8000550 <__aeabi_dmul>
 800373c:	4602      	mov	r2, r0
 800373e:	460b      	mov	r3, r1
 8003740:	4620      	mov	r0, r4
 8003742:	4629      	mov	r1, r5
 8003744:	f7fc fd4e 	bl	80001e4 <__adddf3>
 8003748:	4604      	mov	r4, r0
 800374a:	460d      	mov	r5, r1
 800374c:	ec45 4b10 	vmov	d0, r4, r5
 8003750:	b005      	add	sp, #20
 8003752:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003756:	2200      	movs	r2, #0
 8003758:	4b1b      	ldr	r3, [pc, #108]	; (80037c8 <__kernel_sin+0x148>)
 800375a:	e9dd 0100 	ldrd	r0, r1, [sp]
 800375e:	f7fc fef7 	bl	8000550 <__aeabi_dmul>
 8003762:	4632      	mov	r2, r6
 8003764:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8003768:	463b      	mov	r3, r7
 800376a:	4640      	mov	r0, r8
 800376c:	4649      	mov	r1, r9
 800376e:	f7fc feef 	bl	8000550 <__aeabi_dmul>
 8003772:	4602      	mov	r2, r0
 8003774:	460b      	mov	r3, r1
 8003776:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800377a:	f7fc fd31 	bl	80001e0 <__aeabi_dsub>
 800377e:	4652      	mov	r2, sl
 8003780:	465b      	mov	r3, fp
 8003782:	f7fc fee5 	bl	8000550 <__aeabi_dmul>
 8003786:	e9dd 2300 	ldrd	r2, r3, [sp]
 800378a:	f7fc fd29 	bl	80001e0 <__aeabi_dsub>
 800378e:	a30c      	add	r3, pc, #48	; (adr r3, 80037c0 <__kernel_sin+0x140>)
 8003790:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003794:	4606      	mov	r6, r0
 8003796:	460f      	mov	r7, r1
 8003798:	4640      	mov	r0, r8
 800379a:	4649      	mov	r1, r9
 800379c:	f7fc fed8 	bl	8000550 <__aeabi_dmul>
 80037a0:	4602      	mov	r2, r0
 80037a2:	460b      	mov	r3, r1
 80037a4:	4630      	mov	r0, r6
 80037a6:	4639      	mov	r1, r7
 80037a8:	f7fc fd1c 	bl	80001e4 <__adddf3>
 80037ac:	4602      	mov	r2, r0
 80037ae:	460b      	mov	r3, r1
 80037b0:	4620      	mov	r0, r4
 80037b2:	4629      	mov	r1, r5
 80037b4:	f7fc fd14 	bl	80001e0 <__aeabi_dsub>
 80037b8:	e7c6      	b.n	8003748 <__kernel_sin+0xc8>
 80037ba:	bf00      	nop
 80037bc:	f3af 8000 	nop.w
 80037c0:	55555549 	.word	0x55555549
 80037c4:	3fc55555 	.word	0x3fc55555
 80037c8:	3fe00000 	.word	0x3fe00000
 80037cc:	5acfd57c 	.word	0x5acfd57c
 80037d0:	3de5d93a 	.word	0x3de5d93a
 80037d4:	8a2b9ceb 	.word	0x8a2b9ceb
 80037d8:	3e5ae5e6 	.word	0x3e5ae5e6
 80037dc:	57b1fe7d 	.word	0x57b1fe7d
 80037e0:	3ec71de3 	.word	0x3ec71de3
 80037e4:	19c161d5 	.word	0x19c161d5
 80037e8:	3f2a01a0 	.word	0x3f2a01a0
 80037ec:	1110f8a6 	.word	0x1110f8a6
 80037f0:	3f811111 	.word	0x3f811111

080037f4 <fabs>:
 80037f4:	ec51 0b10 	vmov	r0, r1, d0
 80037f8:	ee10 2a10 	vmov	r2, s0
 80037fc:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8003800:	ec43 2b10 	vmov	d0, r2, r3
 8003804:	4770      	bx	lr
	...

08003808 <floor>:
 8003808:	ec51 0b10 	vmov	r0, r1, d0
 800380c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003810:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8003814:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8003818:	2e13      	cmp	r6, #19
 800381a:	460c      	mov	r4, r1
 800381c:	ee10 5a10 	vmov	r5, s0
 8003820:	4680      	mov	r8, r0
 8003822:	dc34      	bgt.n	800388e <floor+0x86>
 8003824:	2e00      	cmp	r6, #0
 8003826:	da16      	bge.n	8003856 <floor+0x4e>
 8003828:	a335      	add	r3, pc, #212	; (adr r3, 8003900 <floor+0xf8>)
 800382a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800382e:	f7fc fcd9 	bl	80001e4 <__adddf3>
 8003832:	2200      	movs	r2, #0
 8003834:	2300      	movs	r3, #0
 8003836:	f7fd f91b 	bl	8000a70 <__aeabi_dcmpgt>
 800383a:	b148      	cbz	r0, 8003850 <floor+0x48>
 800383c:	2c00      	cmp	r4, #0
 800383e:	da59      	bge.n	80038f4 <floor+0xec>
 8003840:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8003844:	4a30      	ldr	r2, [pc, #192]	; (8003908 <floor+0x100>)
 8003846:	432b      	orrs	r3, r5
 8003848:	2500      	movs	r5, #0
 800384a:	42ab      	cmp	r3, r5
 800384c:	bf18      	it	ne
 800384e:	4614      	movne	r4, r2
 8003850:	4621      	mov	r1, r4
 8003852:	4628      	mov	r0, r5
 8003854:	e025      	b.n	80038a2 <floor+0x9a>
 8003856:	4f2d      	ldr	r7, [pc, #180]	; (800390c <floor+0x104>)
 8003858:	4137      	asrs	r7, r6
 800385a:	ea01 0307 	and.w	r3, r1, r7
 800385e:	4303      	orrs	r3, r0
 8003860:	d01f      	beq.n	80038a2 <floor+0x9a>
 8003862:	a327      	add	r3, pc, #156	; (adr r3, 8003900 <floor+0xf8>)
 8003864:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003868:	f7fc fcbc 	bl	80001e4 <__adddf3>
 800386c:	2200      	movs	r2, #0
 800386e:	2300      	movs	r3, #0
 8003870:	f7fd f8fe 	bl	8000a70 <__aeabi_dcmpgt>
 8003874:	2800      	cmp	r0, #0
 8003876:	d0eb      	beq.n	8003850 <floor+0x48>
 8003878:	2c00      	cmp	r4, #0
 800387a:	bfbe      	ittt	lt
 800387c:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8003880:	fa43 f606 	asrlt.w	r6, r3, r6
 8003884:	19a4      	addlt	r4, r4, r6
 8003886:	ea24 0407 	bic.w	r4, r4, r7
 800388a:	2500      	movs	r5, #0
 800388c:	e7e0      	b.n	8003850 <floor+0x48>
 800388e:	2e33      	cmp	r6, #51	; 0x33
 8003890:	dd0b      	ble.n	80038aa <floor+0xa2>
 8003892:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8003896:	d104      	bne.n	80038a2 <floor+0x9a>
 8003898:	ee10 2a10 	vmov	r2, s0
 800389c:	460b      	mov	r3, r1
 800389e:	f7fc fca1 	bl	80001e4 <__adddf3>
 80038a2:	ec41 0b10 	vmov	d0, r0, r1
 80038a6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80038aa:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 80038ae:	f04f 33ff 	mov.w	r3, #4294967295
 80038b2:	fa23 f707 	lsr.w	r7, r3, r7
 80038b6:	4207      	tst	r7, r0
 80038b8:	d0f3      	beq.n	80038a2 <floor+0x9a>
 80038ba:	a311      	add	r3, pc, #68	; (adr r3, 8003900 <floor+0xf8>)
 80038bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80038c0:	f7fc fc90 	bl	80001e4 <__adddf3>
 80038c4:	2200      	movs	r2, #0
 80038c6:	2300      	movs	r3, #0
 80038c8:	f7fd f8d2 	bl	8000a70 <__aeabi_dcmpgt>
 80038cc:	2800      	cmp	r0, #0
 80038ce:	d0bf      	beq.n	8003850 <floor+0x48>
 80038d0:	2c00      	cmp	r4, #0
 80038d2:	da02      	bge.n	80038da <floor+0xd2>
 80038d4:	2e14      	cmp	r6, #20
 80038d6:	d103      	bne.n	80038e0 <floor+0xd8>
 80038d8:	3401      	adds	r4, #1
 80038da:	ea25 0507 	bic.w	r5, r5, r7
 80038de:	e7b7      	b.n	8003850 <floor+0x48>
 80038e0:	2301      	movs	r3, #1
 80038e2:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 80038e6:	fa03 f606 	lsl.w	r6, r3, r6
 80038ea:	4435      	add	r5, r6
 80038ec:	4545      	cmp	r5, r8
 80038ee:	bf38      	it	cc
 80038f0:	18e4      	addcc	r4, r4, r3
 80038f2:	e7f2      	b.n	80038da <floor+0xd2>
 80038f4:	2500      	movs	r5, #0
 80038f6:	462c      	mov	r4, r5
 80038f8:	e7aa      	b.n	8003850 <floor+0x48>
 80038fa:	bf00      	nop
 80038fc:	f3af 8000 	nop.w
 8003900:	8800759c 	.word	0x8800759c
 8003904:	7e37e43c 	.word	0x7e37e43c
 8003908:	bff00000 	.word	0xbff00000
 800390c:	000fffff 	.word	0x000fffff

08003910 <scalbn>:
 8003910:	b570      	push	{r4, r5, r6, lr}
 8003912:	ec55 4b10 	vmov	r4, r5, d0
 8003916:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800391a:	4606      	mov	r6, r0
 800391c:	462b      	mov	r3, r5
 800391e:	b9aa      	cbnz	r2, 800394c <scalbn+0x3c>
 8003920:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8003924:	4323      	orrs	r3, r4
 8003926:	d03b      	beq.n	80039a0 <scalbn+0x90>
 8003928:	4b31      	ldr	r3, [pc, #196]	; (80039f0 <scalbn+0xe0>)
 800392a:	4629      	mov	r1, r5
 800392c:	2200      	movs	r2, #0
 800392e:	ee10 0a10 	vmov	r0, s0
 8003932:	f7fc fe0d 	bl	8000550 <__aeabi_dmul>
 8003936:	4b2f      	ldr	r3, [pc, #188]	; (80039f4 <scalbn+0xe4>)
 8003938:	429e      	cmp	r6, r3
 800393a:	4604      	mov	r4, r0
 800393c:	460d      	mov	r5, r1
 800393e:	da12      	bge.n	8003966 <scalbn+0x56>
 8003940:	a327      	add	r3, pc, #156	; (adr r3, 80039e0 <scalbn+0xd0>)
 8003942:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003946:	f7fc fe03 	bl	8000550 <__aeabi_dmul>
 800394a:	e009      	b.n	8003960 <scalbn+0x50>
 800394c:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8003950:	428a      	cmp	r2, r1
 8003952:	d10c      	bne.n	800396e <scalbn+0x5e>
 8003954:	ee10 2a10 	vmov	r2, s0
 8003958:	4620      	mov	r0, r4
 800395a:	4629      	mov	r1, r5
 800395c:	f7fc fc42 	bl	80001e4 <__adddf3>
 8003960:	4604      	mov	r4, r0
 8003962:	460d      	mov	r5, r1
 8003964:	e01c      	b.n	80039a0 <scalbn+0x90>
 8003966:	f3c1 520a 	ubfx	r2, r1, #20, #11
 800396a:	460b      	mov	r3, r1
 800396c:	3a36      	subs	r2, #54	; 0x36
 800396e:	4432      	add	r2, r6
 8003970:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8003974:	428a      	cmp	r2, r1
 8003976:	dd0b      	ble.n	8003990 <scalbn+0x80>
 8003978:	ec45 4b11 	vmov	d1, r4, r5
 800397c:	ed9f 0b1a 	vldr	d0, [pc, #104]	; 80039e8 <scalbn+0xd8>
 8003980:	f000 f83c 	bl	80039fc <copysign>
 8003984:	a318      	add	r3, pc, #96	; (adr r3, 80039e8 <scalbn+0xd8>)
 8003986:	e9d3 2300 	ldrd	r2, r3, [r3]
 800398a:	ec51 0b10 	vmov	r0, r1, d0
 800398e:	e7da      	b.n	8003946 <scalbn+0x36>
 8003990:	2a00      	cmp	r2, #0
 8003992:	dd08      	ble.n	80039a6 <scalbn+0x96>
 8003994:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8003998:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800399c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80039a0:	ec45 4b10 	vmov	d0, r4, r5
 80039a4:	bd70      	pop	{r4, r5, r6, pc}
 80039a6:	f112 0f35 	cmn.w	r2, #53	; 0x35
 80039aa:	da0d      	bge.n	80039c8 <scalbn+0xb8>
 80039ac:	f24c 3350 	movw	r3, #50000	; 0xc350
 80039b0:	429e      	cmp	r6, r3
 80039b2:	ec45 4b11 	vmov	d1, r4, r5
 80039b6:	dce1      	bgt.n	800397c <scalbn+0x6c>
 80039b8:	ed9f 0b09 	vldr	d0, [pc, #36]	; 80039e0 <scalbn+0xd0>
 80039bc:	f000 f81e 	bl	80039fc <copysign>
 80039c0:	a307      	add	r3, pc, #28	; (adr r3, 80039e0 <scalbn+0xd0>)
 80039c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80039c6:	e7e0      	b.n	800398a <scalbn+0x7a>
 80039c8:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80039cc:	3236      	adds	r2, #54	; 0x36
 80039ce:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80039d2:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 80039d6:	4620      	mov	r0, r4
 80039d8:	4629      	mov	r1, r5
 80039da:	2200      	movs	r2, #0
 80039dc:	4b06      	ldr	r3, [pc, #24]	; (80039f8 <scalbn+0xe8>)
 80039de:	e7b2      	b.n	8003946 <scalbn+0x36>
 80039e0:	c2f8f359 	.word	0xc2f8f359
 80039e4:	01a56e1f 	.word	0x01a56e1f
 80039e8:	8800759c 	.word	0x8800759c
 80039ec:	7e37e43c 	.word	0x7e37e43c
 80039f0:	43500000 	.word	0x43500000
 80039f4:	ffff3cb0 	.word	0xffff3cb0
 80039f8:	3c900000 	.word	0x3c900000

080039fc <copysign>:
 80039fc:	ec51 0b10 	vmov	r0, r1, d0
 8003a00:	ee11 0a90 	vmov	r0, s3
 8003a04:	ee10 2a10 	vmov	r2, s0
 8003a08:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8003a0c:	f000 4000 	and.w	r0, r0, #2147483648	; 0x80000000
 8003a10:	ea41 0300 	orr.w	r3, r1, r0
 8003a14:	ec43 2b10 	vmov	d0, r2, r3
 8003a18:	4770      	bx	lr
	...

08003a1c <_init>:
 8003a1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a1e:	bf00      	nop
 8003a20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003a22:	bc08      	pop	{r3}
 8003a24:	469e      	mov	lr, r3
 8003a26:	4770      	bx	lr

08003a28 <_fini>:
 8003a28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003a2a:	bf00      	nop
 8003a2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003a2e:	bc08      	pop	{r3}
 8003a30:	469e      	mov	lr, r3
 8003a32:	4770      	bx	lr
