{
    "code": "module TopModule (\n    input logic clk,\n    input logic reset,\n    input logic data,\n    output logic start_shifting\n);\n\n    typedef enum logic [2:0] {\n        S0 = 3'b000,\n        S1 = 3'b001,\n        S2 = 3'b010,\n        S3 = 3'b011,\n        S4 = 3'b100\n    } state_t;\n\n    state_t current_state, next_state;\n\n    always_ff @(posedge clk) begin\n        if (reset) begin\n            current_state <= S0;\n            start_shifting <= 1'b0;\n        end else begin\n            current_state <= next_state;\n        end\n    end\n\n    always_ff @(posedge clk) begin\n        if (reset) begin\n            start_shifting <= 1'b0;\n        end else if (current_state == S4) begin\n            start_shifting <= 1'b1;\n        end\n    end\n\n    always_comb begin\n        case (current_state)\n            S0: next_state = (data) ? S1 : S0;\n            S1: next_state = (data) ? S2 : S0;\n            S2: next_state = (data) ? S3 : S0;\n            S3: next_state = (data) ? S4 : S0;\n            S4: next_state = S4; // Remain in S4 once the sequence is found\n            default: next_state = S0;\n        endcase\n    end\n\nendmodule",
    "test_results": {
        "num_mismatch": 0,
        "passfail": "e"
    }
}