{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1634613334666 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1634613334667 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 19 00:15:34 2021 " "Processing started: Tue Oct 19 00:15:34 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1634613334667 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634613334667 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off read_bmp_tb -c read_bmp_tb " "Command: quartus_map --read_settings_files=on --write_settings_files=off read_bmp_tb -c read_bmp_tb" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634613334667 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1634613334989 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1634613334989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "grayscale.vhd 2 1 " "Found 2 design units, including 1 entities, in source file grayscale.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 grayscale-rtl " "Found design unit 1: grayscale-rtl" {  } { { "grayscale.vhd" "" { Text "D:/Documentos/GitHub/Projeto1_Embarcados/grayscale.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634613342750 ""} { "Info" "ISGN_ENTITY_NAME" "1 grayscale " "Found entity 1: grayscale" {  } { { "grayscale.vhd" "" { Text "D:/Documentos/GitHub/Projeto1_Embarcados/grayscale.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1634613342750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1634613342750 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "grayscale " "Elaborating entity \"grayscale\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1634613342779 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1634613343300 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1634613343300 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "7 " "Design contains 7 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r_in\[0\] " "No output dependent on input pin \"r_in\[0\]\"" {  } { { "grayscale.vhd" "" { Text "D:/Documentos/GitHub/Projeto1_Embarcados/grayscale.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634613343331 "|grayscale|r_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "r_in\[1\] " "No output dependent on input pin \"r_in\[1\]\"" {  } { { "grayscale.vhd" "" { Text "D:/Documentos/GitHub/Projeto1_Embarcados/grayscale.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634613343331 "|grayscale|r_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "g_in\[0\] " "No output dependent on input pin \"g_in\[0\]\"" {  } { { "grayscale.vhd" "" { Text "D:/Documentos/GitHub/Projeto1_Embarcados/grayscale.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634613343331 "|grayscale|g_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b_in\[0\] " "No output dependent on input pin \"b_in\[0\]\"" {  } { { "grayscale.vhd" "" { Text "D:/Documentos/GitHub/Projeto1_Embarcados/grayscale.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634613343331 "|grayscale|b_in[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b_in\[1\] " "No output dependent on input pin \"b_in\[1\]\"" {  } { { "grayscale.vhd" "" { Text "D:/Documentos/GitHub/Projeto1_Embarcados/grayscale.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634613343331 "|grayscale|b_in[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b_in\[2\] " "No output dependent on input pin \"b_in\[2\]\"" {  } { { "grayscale.vhd" "" { Text "D:/Documentos/GitHub/Projeto1_Embarcados/grayscale.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634613343331 "|grayscale|b_in[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "b_in\[3\] " "No output dependent on input pin \"b_in\[3\]\"" {  } { { "grayscale.vhd" "" { Text "D:/Documentos/GitHub/Projeto1_Embarcados/grayscale.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1634613343331 "|grayscale|b_in[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1634613343331 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "64 " "Implemented 64 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1634613343332 ""} { "Info" "ICUT_CUT_TM_OPINS" "24 " "Implemented 24 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1634613343332 ""} { "Info" "ICUT_CUT_TM_LCELLS" "16 " "Implemented 16 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1634613343332 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1634613343332 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1634613343343 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Oct 19 00:15:43 2021 " "Processing ended: Tue Oct 19 00:15:43 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1634613343343 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1634613343343 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:20 " "Total CPU time (on all processors): 00:00:20" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1634613343343 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1634613343343 ""}
