# 32-bit 5-stage Pipeline MIPS Processor FPGA
With early branch determination in decode stage, and hazard unit handling stall and data forwarding logic.
