--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml locker_top.twx locker_top.ncd -o locker_top.twr
locker_top.pcf -ucf locker_top.ucf

Design file:              locker_top.ncd
Physical constraint file: locker_top.pcf
Device,package,speed:     xc3s100e,cp132,-5 (PRODUCTION 1.27 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |Max Setup to|Max Hold to |                  | Clock  |
Source      | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
------------+------------+------------+------------------+--------+
clr         |    3.995(R)|    0.052(R)|clk_BUFGP         |   0.000|
reset       |    3.679(R)|    0.151(R)|clk_BUFGP         |   0.000|
setting     |    3.102(R)|    0.674(R)|clk_BUFGP         |   0.000|
submit      |    3.497(R)|    0.187(R)|clk_BUFGP         |   0.000|
switch<0>   |    3.323(R)|    0.091(R)|clk_BUFGP         |   0.000|
switch<1>   |    3.467(R)|    0.242(R)|clk_BUFGP         |   0.000|
switch<2>   |    3.454(R)|    0.411(R)|clk_BUFGP         |   0.000|
switch<3>   |    3.773(R)|    0.107(R)|clk_BUFGP         |   0.000|
switch<4>   |    3.232(R)|    0.301(R)|clk_BUFGP         |   0.000|
switch<5>   |    3.717(R)|    0.470(R)|clk_BUFGP         |   0.000|
switch<6>   |    3.708(R)|    0.180(R)|clk_BUFGP         |   0.000|
switch<7>   |    4.070(R)|   -0.028(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
LED<0>      |   13.085(R)|clk_BUFGP         |   0.000|
LED<1>      |   13.617(R)|clk_BUFGP         |   0.000|
LED<2>      |   12.668(R)|clk_BUFGP         |   0.000|
LED<3>      |   12.762(R)|clk_BUFGP         |   0.000|
LED<4>      |   13.016(R)|clk_BUFGP         |   0.000|
LED<5>      |   13.349(R)|clk_BUFGP         |   0.000|
LED<6>      |   12.409(R)|clk_BUFGP         |   0.000|
LED<7>      |   11.486(R)|clk_BUFGP         |   0.000|
a_to_g<0>   |   12.689(R)|clk_BUFGP         |   0.000|
a_to_g<1>   |   11.787(R)|clk_BUFGP         |   0.000|
a_to_g<2>   |   12.929(R)|clk_BUFGP         |   0.000|
a_to_g<3>   |   12.430(R)|clk_BUFGP         |   0.000|
a_to_g<4>   |   12.761(R)|clk_BUFGP         |   0.000|
a_to_g<5>   |   11.438(R)|clk_BUFGP         |   0.000|
a_to_g<6>   |   12.453(R)|clk_BUFGP         |   0.000|
an<0>       |    9.209(R)|clk_BUFGP         |   0.000|
an<1>       |    9.837(R)|clk_BUFGP         |   0.000|
an<2>       |    9.265(R)|clk_BUFGP         |   0.000|
an<3>       |   10.024(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.289|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
clr            |LED<0>         |    8.940|
clr            |LED<1>         |    9.472|
clr            |LED<2>         |    8.523|
clr            |LED<3>         |    8.617|
clr            |LED<4>         |    8.871|
clr            |LED<5>         |    9.204|
clr            |LED<6>         |    8.264|
clr            |LED<7>         |    7.341|
reset          |LED<0>         |   10.175|
reset          |LED<1>         |   10.707|
reset          |LED<2>         |    9.758|
reset          |LED<3>         |    9.852|
reset          |LED<4>         |   10.106|
reset          |LED<5>         |   10.439|
reset          |LED<6>         |    9.499|
reset          |LED<7>         |    8.576|
setting        |LED<0>         |   10.567|
setting        |LED<1>         |   11.099|
setting        |LED<2>         |   10.150|
setting        |LED<3>         |   10.244|
setting        |LED<4>         |   10.498|
setting        |LED<5>         |   10.831|
setting        |LED<6>         |    9.891|
setting        |LED<7>         |    8.968|
submit         |LED<0>         |   10.182|
submit         |LED<1>         |   10.714|
submit         |LED<2>         |    9.765|
submit         |LED<3>         |    9.859|
submit         |LED<4>         |   10.113|
submit         |LED<5>         |   10.446|
submit         |LED<6>         |    9.506|
submit         |LED<7>         |    8.583|
switch<0>      |LED<0>         |    6.515|
switch<1>      |LED<1>         |    6.617|
switch<2>      |LED<2>         |    7.053|
switch<3>      |LED<3>         |    7.443|
switch<4>      |LED<4>         |    7.246|
switch<5>      |LED<5>         |    7.320|
switch<6>      |LED<6>         |    7.094|
switch<7>      |LED<7>         |    6.869|
---------------+---------------+---------+


Analysis completed Sun Apr 16 13:37:22 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 153 MB



