# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"E:/第七学期/计算机组织与系统结构实习/lab1.2/答疑/lab1.2仿真测试代码示例/bpu.v" \
"E:/第七学期/计算机组织与系统结构实习/lab1.2/答疑/lab1.2仿真测试代码示例/bpu_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
