---
sense_list_rst: |-
    always_ff @(posedge {clk_name} or {rst_edge} {rst_name})
sense_list_no_rst: |-
    always_ff @(posedge {clk_name})
rst_field_assign: |-
    if ({rst_negl}{rst_name})
    begin
    {path}_q{genvars} <= {rst_value};
    end
    else
sw_access_field: |-
    if ({path}_sw_wr{genvars})
    begin
sw_access_byte: |-
    if (byte_enable[{i}])
    begin
    {path}_q{genvars}[{msb_field}-:{field_w}] <= sw_wr_bus[{msb_bus}-:{bus_w}];
    end

hw_access_we_wel: |-
    if ({negl}{path}_hw_wr{genvars})
hw_access_no_we_wel: |-
    if (1) // we or wel property not set
hw_access_field: |-
    begin
    {path}_q{genvars} <= {path}_in{genvars};
    end
end_field_ff: |-
    end // of {path}'s always_ff
field_comment: |-

    //-----------------FIELD SUMMARY-----------------
    // name       : {name} ({path_wo_field}[{msb}:{lsb}])
    // access     : hw = {hw_access} {hw_precedence} 
    //              sw = {sw_access} {sw_precedence}
    // reset      : {rst_active} / {rst_type}
    // flags      : {misc_flags}
    //-----------------------------------------------
combo_operation_comment: |-

    // Combinational logic for {path}
assign_combo_operation: |-
    assign {path}_{op_name}{genvars} = {op_verilog}{path}_q{genvars}
singlepulse: |-
    begin
    {path}{genvars} <= 0;
    end

