vlib work
vlog -reportprogress 300 -work work /home/cloud/Desktop/dFlipFlop.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:16:52 on Apr 19,2022
# vlog -reportprogress 300 -work work /home/cloud/Desktop/dFlipFlop.v 
# -- Compiling module D_FlipFlop
# ** Error: /home/cloud/Desktop/dFlipFlop.v(7): (vlog-2110) Illegal reference to net "Q".
# End time: 21:16:52 on Apr 19,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work /home/cloud/Desktop/dFlipFlop.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:16:52 on Apr 19,2022
# vlog -reportprogress 300 -work work /home/cloud/Desktop/dFlipFlop.v 
# -- Compiling module D_FlipFlop
# ** Error: /home/cloud/Desktop/dFlipFlop.v(7): (vlog-2110) Illegal reference to net "Q".
# End time: 21:16:52 on Apr 19,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work /home/cloud/Desktop/tb_DFF.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:16:52 on Apr 19,2022
# vlog -reportprogress 300 -work work /home/cloud/Desktop/tb_DFF.v 
# -- Compiling module tb_DFF
# ** Error: (vlog-13069) /home/cloud/Desktop/tb_DFF.v(19): near "end": syntax error, unexpected end.
# End time: 21:16:53 on Apr 19,2022, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work /home/cloud/Desktop/tb_DFF.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:17:16 on Apr 19,2022
# vlog -reportprogress 300 -work work /home/cloud/Desktop/tb_DFF.v 
# -- Compiling module tb_DFF
# 
# Top level modules:
# 	tb_DFF
# End time: 21:17:16 on Apr 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/cloud/Desktop/dFlipFlop.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:17:16 on Apr 19,2022
# vlog -reportprogress 300 -work work /home/cloud/Desktop/dFlipFlop.v 
# -- Compiling module D_FlipFlop
# ** Error: /home/cloud/Desktop/dFlipFlop.v(7): (vlog-2110) Illegal reference to net "Q".
# End time: 21:17:16 on Apr 19,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work /home/cloud/Desktop/tb_DFF.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:18:17 on Apr 19,2022
# vlog -reportprogress 300 -work work /home/cloud/Desktop/tb_DFF.v 
# -- Compiling module tb_DFF
# 
# Top level modules:
# 	tb_DFF
# End time: 21:18:17 on Apr 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/cloud/Desktop/dFlipFlop.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:18:17 on Apr 19,2022
# vlog -reportprogress 300 -work work /home/cloud/Desktop/dFlipFlop.v 
# -- Compiling module D_FlipFlop
# 
# Top level modules:
# 	D_FlipFlop
# End time: 21:18:17 on Apr 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_DFF
# vsim work.tb_DFF 
# Start time: 21:18:27 on Apr 19,2022
# Loading work.tb_DFF
add wave -position insertpoint sim:/tb_DFF/*
run
vlog -reportprogress 300 -work work /home/cloud/Desktop/tb_DFF.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:09 on Apr 19,2022
# vlog -reportprogress 300 -work work /home/cloud/Desktop/tb_DFF.v 
# -- Compiling module tb_DFF
# 
# Top level modules:
# 	tb_DFF
# End time: 21:20:09 on Apr 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/cloud/Desktop/dFlipFlop.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:09 on Apr 19,2022
# vlog -reportprogress 300 -work work /home/cloud/Desktop/dFlipFlop.v 
# -- Compiling module D_FlipFlop
# 
# Top level modules:
# 	D_FlipFlop
# End time: 21:20:09 on Apr 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/cloud/Desktop/dFlipFlop.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:09 on Apr 19,2022
# vlog -reportprogress 300 -work work /home/cloud/Desktop/dFlipFlop.v 
# -- Compiling module D_FlipFlop
# 
# Top level modules:
# 	D_FlipFlop
# End time: 21:20:09 on Apr 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/cloud/Desktop/tb_DFF.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:20:09 on Apr 19,2022
# vlog -reportprogress 300 -work work /home/cloud/Desktop/tb_DFF.v 
# -- Compiling module tb_DFF
# 
# Top level modules:
# 	tb_DFF
# End time: 21:20:09 on Apr 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_DFF
# End time: 21:20:20 on Apr 19,2022, Elapsed time: 0:01:53
# Errors: 0, Warnings: 0
# vsim work.tb_DFF 
# Start time: 21:20:20 on Apr 19,2022
# Loading work.tb_DFF
add wave -position insertpoint sim:/tb_DFF/*
run
# Load canceled
vlog -reportprogress 300 -work work /home/cloud/Desktop/tb_DFF.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:21 on Apr 19,2022
# vlog -reportprogress 300 -work work /home/cloud/Desktop/tb_DFF.v 
# -- Compiling module tb_DFF
# 
# Top level modules:
# 	tb_DFF
# End time: 21:21:21 on Apr 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/cloud/Desktop/dFlipFlop.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:21 on Apr 19,2022
# vlog -reportprogress 300 -work work /home/cloud/Desktop/dFlipFlop.v 
# -- Compiling module D_FlipFlop
# 
# Top level modules:
# 	D_FlipFlop
# End time: 21:21:22 on Apr 19,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/cloud/Desktop/dFlipFlop.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:22 on Apr 19,2022
# vlog -reportprogress 300 -work work /home/cloud/Desktop/dFlipFlop.v 
# -- Compiling module D_FlipFlop
# 
# Top level modules:
# 	D_FlipFlop
# End time: 21:21:22 on Apr 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/cloud/Desktop/tb_DFF.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:22 on Apr 19,2022
# vlog -reportprogress 300 -work work /home/cloud/Desktop/tb_DFF.v 
# -- Compiling module tb_DFF
# 
# Top level modules:
# 	tb_DFF
# End time: 21:21:22 on Apr 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/cloud/Desktop/dFlipFlop.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:22 on Apr 19,2022
# vlog -reportprogress 300 -work work /home/cloud/Desktop/dFlipFlop.v 
# -- Compiling module D_FlipFlop
# 
# Top level modules:
# 	D_FlipFlop
# End time: 21:21:22 on Apr 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/cloud/Desktop/tb_DFF.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:21:22 on Apr 19,2022
# vlog -reportprogress 300 -work work /home/cloud/Desktop/tb_DFF.v 
# -- Compiling module tb_DFF
# 
# Top level modules:
# 	tb_DFF
# End time: 21:21:22 on Apr 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_DFF
# End time: 21:21:29 on Apr 19,2022, Elapsed time: 0:01:09
# Errors: 1, Warnings: 0
# vsim work.tb_DFF 
# Start time: 21:21:29 on Apr 19,2022
# Loading work.tb_DFF
add wave -position insertpoint sim:/tb_DFF/*
run
vlog -reportprogress 300 -work work /home/cloud/Desktop/tb_DFF.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:04 on Apr 19,2022
# vlog -reportprogress 300 -work work /home/cloud/Desktop/tb_DFF.v 
# -- Compiling module tb_DFF
# 
# Top level modules:
# 	tb_DFF
# End time: 21:22:04 on Apr 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/cloud/Desktop/dFlipFlop.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:22:04 on Apr 19,2022
# vlog -reportprogress 300 -work work /home/cloud/Desktop/dFlipFlop.v 
# -- Compiling module D_FlipFlop
# 
# Top level modules:
# 	D_FlipFlop
# End time: 21:22:04 on Apr 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/cloud/Desktop/dFlipFlop.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:23:54 on Apr 19,2022
# vlog -reportprogress 300 -work work /home/cloud/Desktop/dFlipFlop.v 
# -- Compiling module D_FlipFlop
# 
# Top level modules:
# 	D_FlipFlop
# End time: 21:23:54 on Apr 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/cloud/Desktop/tb_DFF.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:23:54 on Apr 19,2022
# vlog -reportprogress 300 -work work /home/cloud/Desktop/tb_DFF.v 
# -- Compiling module tb_DFF
# ** Error: (vlog-13069) /home/cloud/Desktop/tb_DFF.v(6): near "initial": syntax error, unexpected initial, expecting ';' or ','.
# End time: 21:23:54 on Apr 19,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work /home/cloud/Desktop/dFlipFlop.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:01 on Apr 19,2022
# vlog -reportprogress 300 -work work /home/cloud/Desktop/dFlipFlop.v 
# -- Compiling module D_FlipFlop
# 
# Top level modules:
# 	D_FlipFlop
# End time: 21:24:01 on Apr 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/cloud/Desktop/tb_DFF.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:01 on Apr 19,2022
# vlog -reportprogress 300 -work work /home/cloud/Desktop/tb_DFF.v 
# -- Compiling module tb_DFF
# 
# Top level modules:
# 	tb_DFF
# End time: 21:24:01 on Apr 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_DFF
# End time: 21:24:11 on Apr 19,2022, Elapsed time: 0:02:42
# Errors: 1, Warnings: 0
# vsim work.tb_DFF 
# Start time: 21:24:11 on Apr 19,2022
# Loading work.tb_DFF
# Loading work.D_FlipFlop
add wave -position insertpoint sim:/tb_DFF/*
run
vlog -reportprogress 300 -work work /home/cloud/Desktop/PIPO_reg.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:03 on Apr 19,2022
# vlog -reportprogress 300 -work work /home/cloud/Desktop/PIPO_reg.v 
# -- Compiling module PIPO
# ** Error: (vlog-13069) /home/cloud/Desktop/PIPO_reg.v(5): near "D_FlipFlop": syntax error, unexpected IDENTIFIER, expecting ';' or ','.
# End time: 21:35:03 on Apr 19,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work /home/cloud/Desktop/tb_PIPO.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:03 on Apr 19,2022
# vlog -reportprogress 300 -work work /home/cloud/Desktop/tb_PIPO.v 
# -- Compiling module tb_PIPO
# 
# Top level modules:
# 	tb_PIPO
# End time: 21:35:03 on Apr 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_PIPO
# End time: 21:35:14 on Apr 19,2022, Elapsed time: 0:11:03
# Errors: 1, Warnings: 0
# vsim work.tb_PIPO 
# Start time: 21:35:14 on Apr 19,2022
# Loading work.tb_PIPO
# ** Error: (vsim-3033) /home/cloud/Desktop/tb_PIPO.v(5): Instantiation of 'PIPO' failed. The design unit was not found.
#    Time: 0 ps  Iteration: 0  Instance: /tb_PIPO File: /home/cloud/Desktop/tb_PIPO.v
#         Searched libraries:
#             /home/cloud/Desktop/work
# Error loading design
# End time: 21:35:15 on Apr 19,2022, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work /home/cloud/Desktop/PIPO_reg.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:07 on Apr 19,2022
# vlog -reportprogress 300 -work work /home/cloud/Desktop/PIPO_reg.v 
# -- Compiling module PIPO
# ** Error: (vlog-13069) /home/cloud/Desktop/PIPO_reg.v(5): near "D_FlipFlop": syntax error, unexpected IDENTIFIER, expecting ';' or ','.
# End time: 21:36:07 on Apr 19,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work /home/cloud/Desktop/tb_DFF.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:07 on Apr 19,2022
# vlog -reportprogress 300 -work work /home/cloud/Desktop/tb_DFF.v 
# -- Compiling module tb_DFF
# 
# Top level modules:
# 	tb_DFF
# End time: 21:36:07 on Apr 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/cloud/Desktop/tb_PIPO.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:07 on Apr 19,2022
# vlog -reportprogress 300 -work work /home/cloud/Desktop/tb_PIPO.v 
# -- Compiling module tb_PIPO
# 
# Top level modules:
# 	tb_PIPO
# End time: 21:36:07 on Apr 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/cloud/Desktop/dFlipFlop.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:07 on Apr 19,2022
# vlog -reportprogress 300 -work work /home/cloud/Desktop/dFlipFlop.v 
# -- Compiling module D_FlipFlop
# 
# Top level modules:
# 	D_FlipFlop
# End time: 21:36:07 on Apr 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Load canceled
vlog -reportprogress 300 -work work /home/cloud/Desktop/PIPO_reg.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:24 on Apr 19,2022
# vlog -reportprogress 300 -work work /home/cloud/Desktop/PIPO_reg.v 
# -- Compiling module PIPO
# ** Error: (vlog-13069) /home/cloud/Desktop/PIPO_reg.v(5): near "D_FlipFlop": syntax error, unexpected IDENTIFIER, expecting ';' or ','.
# End time: 21:36:25 on Apr 19,2022, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work /home/cloud/Desktop/PIPO_reg.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:52 on Apr 19,2022
# vlog -reportprogress 300 -work work /home/cloud/Desktop/PIPO_reg.v 
# -- Compiling module PIPO
# ** Error: /home/cloud/Desktop/PIPO_reg.v(1): Identifier must be declared with a port mode: clk.
# End time: 21:36:52 on Apr 19,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work /home/cloud/Desktop/tb_PIPO.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:36:52 on Apr 19,2022
# vlog -reportprogress 300 -work work /home/cloud/Desktop/tb_PIPO.v 
# -- Compiling module tb_PIPO
# 
# Top level modules:
# 	tb_PIPO
# End time: 21:36:52 on Apr 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Load canceled
vlog -reportprogress 300 -work work /home/cloud/Desktop/PIPO_reg.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:07 on Apr 19,2022
# vlog -reportprogress 300 -work work /home/cloud/Desktop/PIPO_reg.v 
# -- Compiling module PIPO
# ** Error: /home/cloud/Desktop/PIPO_reg.v(1): Identifier must be declared with a port mode: clk.
# End time: 21:37:07 on Apr 19,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work /home/cloud/Desktop/PIPO_reg.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:26 on Apr 19,2022
# vlog -reportprogress 300 -work work /home/cloud/Desktop/PIPO_reg.v 
# -- Compiling module PIPO
# 
# Top level modules:
# 	PIPO
# End time: 21:37:26 on Apr 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/cloud/Desktop/PIPO_reg.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:30 on Apr 19,2022
# vlog -reportprogress 300 -work work /home/cloud/Desktop/PIPO_reg.v 
# -- Compiling module PIPO
# 
# Top level modules:
# 	PIPO
# End time: 21:37:30 on Apr 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/cloud/Desktop/tb_PIPO.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:37:30 on Apr 19,2022
# vlog -reportprogress 300 -work work /home/cloud/Desktop/tb_PIPO.v 
# -- Compiling module tb_PIPO
# 
# Top level modules:
# 	tb_PIPO
# End time: 21:37:30 on Apr 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_PIPO
# vsim work.tb_PIPO 
# Start time: 21:37:41 on Apr 19,2022
# Loading work.tb_PIPO
# Loading work.PIPO
# Loading work.D_FlipFlop
# ** Error (suppressible): (vsim-3053) /home/cloud/Desktop/PIPO_reg.v(5): Illegal output or inout port connection for port 'Q'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_PIPO/dut/F1 File: /home/cloud/Desktop/dFlipFlop.v
# ** Error (suppressible): (vsim-3053) /home/cloud/Desktop/PIPO_reg.v(6): Illegal output or inout port connection for port 'Q'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_PIPO/dut/F2 File: /home/cloud/Desktop/dFlipFlop.v
# ** Error (suppressible): (vsim-3053) /home/cloud/Desktop/PIPO_reg.v(7): Illegal output or inout port connection for port 'Q'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_PIPO/dut/F3 File: /home/cloud/Desktop/dFlipFlop.v
# ** Error (suppressible): (vsim-3053) /home/cloud/Desktop/PIPO_reg.v(8): Illegal output or inout port connection for port 'Q'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_PIPO/dut/F4 File: /home/cloud/Desktop/dFlipFlop.v
# Error loading design
# End time: 21:37:42 on Apr 19,2022, Elapsed time: 0:00:01
# Errors: 4, Warnings: 0
vlog -reportprogress 300 -work work /home/cloud/Desktop/PIPO_reg.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:38:58 on Apr 19,2022
# vlog -reportprogress 300 -work work /home/cloud/Desktop/PIPO_reg.v 
# -- Compiling module PIPO
# 
# Top level modules:
# 	PIPO
# End time: 21:38:58 on Apr 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/cloud/Desktop/tb_PIPO.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:38:58 on Apr 19,2022
# vlog -reportprogress 300 -work work /home/cloud/Desktop/tb_PIPO.v 
# -- Compiling module tb_PIPO
# 
# Top level modules:
# 	tb_PIPO
# End time: 21:38:58 on Apr 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_PIPO
# vsim work.tb_PIPO 
# Start time: 21:39:09 on Apr 19,2022
# Loading work.tb_PIPO
# Loading work.PIPO
# Loading work.D_FlipFlop
add wave -position insertpoint sim:/tb_PIPO/*
run
vlog -reportprogress 300 -work work /home/cloud/Desktop/32bitPIPO.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:16 on Apr 19,2022
# vlog -reportprogress 300 -work work /home/cloud/Desktop/32bitPIPO.v 
# ** Error: (vlog-13069) /home/cloud/Desktop/32bitPIPO.v(1): near "32": syntax error, unexpected INTEGER NUMBER.
# End time: 21:59:16 on Apr 19,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work /home/cloud/Desktop/32bitPIPO.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:59:58 on Apr 19,2022
# vlog -reportprogress 300 -work work /home/cloud/Desktop/32bitPIPO.v 
# -- Compiling module _32bitPIPO
# ** Error: /home/cloud/Desktop/32bitPIPO.v(2): Port mode is incompatible with declaration: D
# ** Error: (vlog-13069) /home/cloud/Desktop/32bitPIPO.v(5): near ".": syntax error, unexpected '.', expecting ')'.
# ** Error: (vlog-13069) /home/cloud/Desktop/32bitPIPO.v(6): near ".": syntax error, unexpected '.', expecting ')'.
# ** Error: (vlog-13069) /home/cloud/Desktop/32bitPIPO.v(7): near ".": syntax error, unexpected '.', expecting ')'.
# ** Error: (vlog-13069) /home/cloud/Desktop/32bitPIPO.v(8): near ".": syntax error, unexpected '.', expecting ')'.
# ** Error: (vlog-13069) /home/cloud/Desktop/32bitPIPO.v(9): near ".": syntax error, unexpected '.', expecting ')'.
# ** Error: (vlog-13069) /home/cloud/Desktop/32bitPIPO.v(10): near ".": syntax error, unexpected '.', expecting ')'.
# ** Error: (vlog-13069) /home/cloud/Desktop/32bitPIPO.v(11): near ".": syntax error, unexpected '.', expecting ')'.
# ** Error: (vlog-13069) /home/cloud/Desktop/32bitPIPO.v(12): near ".": syntax error, unexpected '.', expecting ')'.
# End time: 21:59:58 on Apr 19,2022, Elapsed time: 0:00:00
# Errors: 9, Warnings: 0
vlog -reportprogress 300 -work work /home/cloud/Desktop/32bitPIPO.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:15 on Apr 19,2022
# vlog -reportprogress 300 -work work /home/cloud/Desktop/32bitPIPO.v 
# -- Compiling module _32bitPIPO
# ** Error: /home/cloud/Desktop/32bitPIPO.v(2): Port mode is incompatible with declaration: D
# End time: 22:01:15 on Apr 19,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work /home/cloud/Desktop/32bitPIPO.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:27 on Apr 19,2022
# vlog -reportprogress 300 -work work /home/cloud/Desktop/32bitPIPO.v 
# -- Compiling module _32bitPIPO
# 
# Top level modules:
# 	_32bitPIPO
# End time: 22:01:27 on Apr 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/cloud/Desktop/tb_32PIPO.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:36 on Apr 19,2022
# vlog -reportprogress 300 -work work /home/cloud/Desktop/tb_32PIPO.v 
# -- Compiling module tb_32PIPO
# ** Error: (vlog-13069) /home/cloud/Desktop/tb_32PIPO.v(3): near "reg": syntax error, unexpected reg, expecting ';' or ','.
# ** Error: (vlog-13069) /home/cloud/Desktop/tb_32PIPO.v(11): near "b00101010101111000010101010101011": syntax error, unexpected IDENTIFIER, expecting ';'.
# End time: 22:01:36 on Apr 19,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vlog -reportprogress 300 -work work /home/cloud/Desktop/tb_32PIPO.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:01:49 on Apr 19,2022
# vlog -reportprogress 300 -work work /home/cloud/Desktop/tb_32PIPO.v 
# -- Compiling module tb_32PIPO
# ** Error: (vlog-13069) /home/cloud/Desktop/tb_32PIPO.v(3): near "reg": syntax error, unexpected reg, expecting ';' or ','.
# ** Error: (vlog-13069) /home/cloud/Desktop/tb_32PIPO.v(11): near "b00101010101111000010101010101011": syntax error, unexpected IDENTIFIER, expecting ';'.
# ** Error: (vlog-13069) /home/cloud/Desktop/tb_32PIPO.v(13): near "b10101110101011111010101010111010": syntax error, unexpected IDENTIFIER, expecting ';'.
# End time: 22:01:49 on Apr 19,2022, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vlog -reportprogress 300 -work work /home/cloud/Desktop/tb_32PIPO.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:01 on Apr 19,2022
# vlog -reportprogress 300 -work work /home/cloud/Desktop/tb_32PIPO.v 
# -- Compiling module tb_32PIPO
# ** Error: (vlog-13069) /home/cloud/Desktop/tb_32PIPO.v(11): near "b00101010101111000010101010101011": syntax error, unexpected IDENTIFIER, expecting ';'.
# ** Error: (vlog-13069) /home/cloud/Desktop/tb_32PIPO.v(13): near "b10101110101011111010101010111010": syntax error, unexpected IDENTIFIER, expecting ';'.
# End time: 22:02:01 on Apr 19,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vlog -reportprogress 300 -work work /home/cloud/Desktop/tb_32PIPO.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:02:31 on Apr 19,2022
# vlog -reportprogress 300 -work work /home/cloud/Desktop/tb_32PIPO.v 
# -- Compiling module tb_32PIPO
# ** Error: (vlog-13069) /home/cloud/Desktop/tb_32PIPO.v(11): near "b00101010101111000010101010101011": syntax error, unexpected IDENTIFIER, expecting ';'.
# ** Error: (vlog-13069) /home/cloud/Desktop/tb_32PIPO.v(13): near "b10101110101011111010101010111010": syntax error, unexpected IDENTIFIER, expecting ';'.
# End time: 22:02:31 on Apr 19,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vlog -reportprogress 300 -work work /home/cloud/Desktop/tb_32PIPO.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:03:16 on Apr 19,2022
# vlog -reportprogress 300 -work work /home/cloud/Desktop/tb_32PIPO.v 
# -- Compiling module tb_32PIPO
# 
# Top level modules:
# 	tb_32PIPO
# End time: 22:03:16 on Apr 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_32PIPO
# End time: 22:03:26 on Apr 19,2022, Elapsed time: 0:24:17
# Errors: 20, Warnings: 0
# vsim work.tb_32PIPO 
# Start time: 22:03:26 on Apr 19,2022
# Loading work.tb_32PIPO
# ** Error: (vsim-3037) /home/cloud/Desktop/tb_32PIPO.v(5): Missing instance name in instantiation of '_32bitPIPO'.
#    Time: 0 ps  Iteration: 0  Instance: /tb_32PIPO File: /home/cloud/Desktop/tb_32PIPO.v
# Error loading design
# End time: 22:03:27 on Apr 19,2022, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work /home/cloud/Desktop/tb_32PIPO.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:03:47 on Apr 19,2022
# vlog -reportprogress 300 -work work /home/cloud/Desktop/tb_32PIPO.v 
# -- Compiling module tb_32PIPO
# 
# Top level modules:
# 	tb_32PIPO
# End time: 22:03:47 on Apr 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/cloud/Desktop/32bitPIPO.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:03:47 on Apr 19,2022
# vlog -reportprogress 300 -work work /home/cloud/Desktop/32bitPIPO.v 
# -- Compiling module _32bitPIPO
# 
# Top level modules:
# 	_32bitPIPO
# End time: 22:03:47 on Apr 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/cloud/Desktop/tb_32PIPO.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:03:47 on Apr 19,2022
# vlog -reportprogress 300 -work work /home/cloud/Desktop/tb_32PIPO.v 
# -- Compiling module tb_32PIPO
# 
# Top level modules:
# 	tb_32PIPO
# End time: 22:03:47 on Apr 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_32PIPO
# vsim work.tb_32PIPO 
# Start time: 22:03:54 on Apr 19,2022
# Loading work.tb_32PIPO
# Loading work._32bitPIPO
# Loading work.PIPO
# Loading work.D_FlipFlop
add wave -position insertpoint sim:/tb_32PIPO/*
run
vlog -reportprogress 300 -work work /home/cloud/Desktop/Q2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:08:02 on Apr 19,2022
# vlog -reportprogress 300 -work work /home/cloud/Desktop/Q2.v 
# -- Compiling module Q2
# ** Error: (vlog-13069) /home/cloud/Desktop/Q2.v(5): near "<=": syntax error, unexpected <=, expecting ';'.
# End time: 22:08:02 on Apr 19,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work /home/cloud/Desktop/Q2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:08:26 on Apr 19,2022
# vlog -reportprogress 300 -work work /home/cloud/Desktop/Q2.v 
# -- Compiling module Q2
# ** Error: (vlog-13069) /home/cloud/Desktop/Q2.v(6): near "=": syntax error, unexpected '='.
# ** Error: /home/cloud/Desktop/Q2.v(6): (vlog-13205) Syntax error found in the scope following 'D'. Is there a missing '::'?
# End time: 22:08:26 on Apr 19,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vlog -reportprogress 300 -work work /home/cloud/Desktop/Q2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:08:43 on Apr 19,2022
# vlog -reportprogress 300 -work work /home/cloud/Desktop/Q2.v 
# -- Compiling module Q2
# ** Error: (vlog-13069) /home/cloud/Desktop/Q2.v(6): near "<=": syntax error, unexpected <=.
# ** Error: /home/cloud/Desktop/Q2.v(6): (vlog-13205) Syntax error found in the scope following 'D'. Is there a missing '::'?
# End time: 22:08:43 on Apr 19,2022, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
vlog -reportprogress 300 -work work /home/cloud/Desktop/Q2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:09:45 on Apr 19,2022
# vlog -reportprogress 300 -work work /home/cloud/Desktop/Q2.v 
# -- Compiling module Q2
# ** Error: /home/cloud/Desktop/Q2.v(9): (vlog-2110) Illegal reference to net "D".
# End time: 22:09:45 on Apr 19,2022, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work /home/cloud/Desktop/Q2.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:10:03 on Apr 19,2022
# vlog -reportprogress 300 -work work /home/cloud/Desktop/Q2.v 
# -- Compiling module Q2
# 
# Top level modules:
# 	Q2
# End time: 22:10:03 on Apr 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work /home/cloud/Desktop/Q2_TB.v
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 22:11:35 on Apr 19,2022
# vlog -reportprogress 300 -work work /home/cloud/Desktop/Q2_TB.v 
# -- Compiling module tb_Q2
# 
# Top level modules:
# 	tb_Q2
# End time: 22:11:35 on Apr 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.tb_Q2
# End time: 22:11:44 on Apr 19,2022, Elapsed time: 0:07:50
# Errors: 6, Warnings: 0
# vsim work.tb_Q2 
# Start time: 22:11:44 on Apr 19,2022
# Loading work.tb_Q2
# Loading work.Q2
add wave -position insertpoint sim:/tb_Q2/*
run
