

================================================================
== Vivado HLS Report for 'classify'
================================================================
* Date:           Tue Feb  3 16:40:16 2026

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        SVM_Accelerator_HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.724|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  658193|  658193|  658193|  658193|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |             |     Latency     | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |   min  |   max  |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+--------+--------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  658185|  658185|      3989|          -|          -|   165|    no    |
        | + Loop 1.1  |    3920|    3920|         5|          -|          -|   784|    no    |
        | + Loop 1.2  |      63|      63|         3|          -|          -|    21|    no    |
        +-------------+--------+--------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      1|       -|      -|
|Expression       |        -|      0|       0|   1571|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      0|     412|    645|
|Memory           |      513|      -|      29|     10|
|Multiplexer      |        -|      -|       -|    182|
|Register         |        -|      -|     566|      -|
+-----------------+---------+-------+--------+-------+
|Total            |      513|      1|    1007|   2408|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |      183|   ~0  |   ~0   |      4|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------+----------------------+---------+-------+-----+-----+
    |classify_sitodp_3dEe_U1  |classify_sitodp_3dEe  |        0|      0|  412|  645|
    +-------------------------+----------------------+---------+-------+-----+-----+
    |Total                    |                      |        0|      0|  412|  645|
    +-------------------------+----------------------+---------+-------+-----+-----+

    * DSP48: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |classify_mul_mul_eOg_U2  |classify_mul_mul_eOg  |  i0 * i1  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    +----------------------+----------------------+---------+----+----+--------+-----+------+-------------+
    |        Memory        |        Module        | BRAM_18K| FF | LUT|  Words | Bits| Banks| W*Bits*Banks|
    +----------------------+----------------------+---------+----+----+--------+-----+------+-------------+
    |ATANH_LUT_V_U         |classify_ATANH_LUcud  |        0|  24|   8|      21|   24|     1|          504|
    |Iteration_Schedule_U  |classify_Iteratiobkb  |        0|   5|   2|      21|    5|     1|          105|
    |alphas_V_U            |classify_alphas_V     |        1|   0|   0|     165|    8|     1|         1320|
    |svs_U                 |classify_svs          |      512|   0|   0|  129360|   64|     1|      8279040|
    +----------------------+----------------------+---------+----+----+--------+-----+------+-------------+
    |Total                 |                      |      513|  29|  10|  129567|  101|     4|      8280969|
    +----------------------+----------------------+---------+----+----+--------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------+----------+-------+---+-----+------------+------------+
    |         Variable Name        | Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +------------------------------+----------+-------+---+-----+------------+------------+
    |r_V_fu_710_p2                 |     *    |      0|  0|   41|           8|           8|
    |Xn_V_1_fu_816_p2              |     +    |      0|  0|   39|          32|          32|
    |Yn_V_1_fu_822_p2              |     +    |      0|  0|   39|          32|          32|
    |Zn_V_fu_769_p2                |     +    |      0|  0|   39|          32|          32|
    |exp_V_2_fu_908_p2             |     +    |      0|  0|   13|          11|           6|
    |i_1_fu_324_p2                 |     +    |      0|  0|   15|           8|           1|
    |j_1_fu_352_p2                 |     +    |      0|  0|   14|          10|           1|
    |l2Squared_fixed_V_fu_728_p2   |     +    |      0|  0|   38|          31|          31|
    |n_fu_740_p2                   |     +    |      0|  0|   15|           5|           1|
    |next_mul_fu_312_p2            |     +    |      0|  0|   24|          17|          10|
    |p_Val2_2_i_fu_850_p2          |     +    |      0|  0|   32|          25|          25|
    |sum_V_fu_885_p2               |     +    |      0|  0|   37|          30|          30|
    |tmp_11_fu_512_p2              |     +    |      0|  0|   12|           2|          12|
    |tmp_9_fu_358_p2               |     +    |      0|  0|   24|          17|          17|
    |tmp_s_fu_330_p2               |     +    |      0|  0|   37|          30|          15|
    |F2_fu_490_p2                  |     -    |      0|  0|   12|          11|          12|
    |Xn_V_fu_804_p2                |     -    |      0|  0|   39|          32|          32|
    |Yn_V_fu_810_p2                |     -    |      0|  0|   39|          32|          32|
    |Zn_V_1_fu_775_p2              |     -    |      0|  0|   39|          32|          32|
    |man_V_1_fu_470_p2             |     -    |      0|  0|   61|           1|          54|
    |p_Val2_2_fu_396_p2            |     -    |      0|  0|   24|          24|          24|
    |p_Val2_8_fu_702_p2            |     -    |      0|  0|   15|           8|           8|
    |p_neg_fu_390_p2               |     -    |      0|  0|   24|           1|          24|
    |tmp_12_fu_518_p2              |     -    |      0|  0|   12|           1|          12|
    |sel_tmp2_fu_583_p2            |    and   |      0|  0|    2|           1|           1|
    |sel_tmp3_fu_615_p2            |    and   |      0|  0|    2|           1|           1|
    |sel_tmp5_fu_632_p2            |    and   |      0|  0|    2|           1|           1|
    |sel_tmp7_fu_598_p2            |    and   |      0|  0|    2|           1|           1|
    |sel_tmp8_fu_603_p2            |    and   |      0|  0|    2|           1|           1|
    |r_V_2_fu_792_p2               |   ashr   |      0|  0|  101|          32|          32|
    |r_V_3_fu_798_p2               |   ashr   |      0|  0|  101|          32|          32|
    |tmp_16_fu_569_p2              |   ashr   |      0|  0|  162|          54|          54|
    |exitcond1_fu_318_p2           |   icmp   |      0|  0|   11|           8|           8|
    |exitcond_fu_346_p2            |   icmp   |      0|  0|   13|          10|           9|
    |exitcond_i_fu_734_p2          |   icmp   |      0|  0|   11|           5|           5|
    |icmp3_fu_560_p2               |   icmp   |      0|  0|   13|           9|           1|
    |icmp_fu_506_p2                |   icmp   |      0|  0|   13|          11|           1|
    |tmp_13_fu_532_p2              |   icmp   |      0|  0|   13|          12|           1|
    |tmp_14_fu_555_p2              |   icmp   |      0|  0|   13|          12|           6|
    |tmp_1_fu_336_p2               |   icmp   |      0|  0|   18|          30|           1|
    |tmp_5_fu_484_p2               |   icmp   |      0|  0|   29|          63|           1|
    |or_cond1_fu_651_p2            |    or    |      0|  0|    2|           1|           1|
    |or_cond2_fu_657_p2            |    or    |      0|  0|    2|           1|           1|
    |or_cond_fu_638_p2             |    or    |      0|  0|    2|           1|           1|
    |sel_tmp21_demorgan_fu_621_p2  |    or    |      0|  0|    2|           1|           1|
    |sel_tmp6_demorgan_fu_588_p2   |    or    |      0|  0|    2|           1|           1|
    |X_V_fu_835_p3                 |  select  |      0|  0|   32|           1|          32|
    |Y_V_fu_828_p3                 |  select  |      0|  0|   32|           1|          32|
    |Z_V_1_fu_781_p3               |  select  |      0|  0|   32|           1|          32|
    |ap_return                     |  select  |      0|  0|   64|           1|           1|
    |man_V_2_fu_476_p3             |  select  |      0|  0|   54|           1|          54|
    |newSel1_fu_644_p3             |  select  |      0|  0|    8|           1|           8|
    |newSel2_fu_689_p3             |  select  |      0|  0|    8|           1|           8|
    |newSel_fu_682_p3              |  select  |      0|  0|    8|           1|           8|
    |p_Val2_4_fu_695_p3            |  select  |      0|  0|    8|           1|           8|
    |sh_amt_fu_524_p3              |  select  |      0|  0|   12|           1|          12|
    |xi_fu_663_p3                  |  select  |      0|  0|    2|           1|           2|
    |tmp_18_fu_673_p2              |    shl   |      0|  0|  101|          32|          32|
    |sel_tmp1_fu_578_p2            |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp4_fu_626_p2            |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp6_fu_592_p2            |    xor   |      0|  0|    2|           1|           2|
    |sel_tmp_fu_609_p2             |    xor   |      0|  0|    2|           1|           2|
    +------------------------------+----------+-------+---+-----+------------+------------+
    |Total                         |          |      0|  0| 1571|         767|         881|
    +------------------------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +-------------------+-----+-----------+-----+-----------+
    |        Name       | LUT | Input Size| Bits| Total Bits|
    +-------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm          |  101|         21|    1|         21|
    |i_reg_217          |    9|          2|    8|         16|
    |j_reg_253          |    9|          2|   10|         20|
    |n_i_reg_298        |    9|          2|    5|         10|
    |p_Val2_10_reg_241  |    9|          2|   31|         62|
    |p_Val2_14_reg_264  |    9|          2|   32|         64|
    |p_Val2_7_reg_286   |    9|          2|   32|         64|
    |p_Val2_9_reg_274   |    9|          2|   32|         64|
    |p_Val2_s_reg_205   |    9|          2|   30|         60|
    |phi_mul_reg_229    |    9|          2|   17|         34|
    +-------------------+-----+-----------+-----+-----------+
    |Total              |  182|         39|  198|        415|
    +-------------------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |Z_V_1_reg_1109          |  32|   0|   32|          0|
    |alphas_V_load_reg_1124  |   8|   0|    8|          0|
    |ap_CS_fsm               |  20|   0|   20|          0|
    |dp_1_reg_1144           |  64|   0|   64|          0|
    |i_1_reg_952             |   8|   0|    8|          0|
    |i_2_reg_1098            |   5|   0|    5|          0|
    |i_reg_217               |   8|   0|    8|          0|
    |icmp_reg_1006           |   1|   0|    1|          0|
    |isneg_reg_990           |   1|   0|    1|          0|
    |j_1_reg_970             |  10|   0|   10|          0|
    |j_reg_253               |  10|   0|   10|          0|
    |man_V_2_reg_995         |  54|   0|   54|          0|
    |n_i_reg_298             |   5|   0|    5|          0|
    |n_reg_1078              |   5|   0|    5|          0|
    |newSel1_reg_1055        |   8|   0|    8|          0|
    |next_mul_reg_944        |  17|   0|   17|          0|
    |or_cond2_reg_1060       |   1|   0|    1|          0|
    |or_cond_reg_1050        |   1|   0|    1|          0|
    |p_Val2_10_reg_241       |  31|   0|   31|          0|
    |p_Val2_14_reg_264       |  32|   0|   32|          0|
    |p_Val2_6_reg_1035       |   8|   0|    8|          0|
    |p_Val2_7_reg_286        |  32|   0|   32|          0|
    |p_Val2_8_reg_1065       |   8|   0|    8|          0|
    |p_Val2_9_reg_274        |  32|   0|   32|          0|
    |p_Val2_s_reg_205        |  30|   0|   30|          0|
    |phi_mul_reg_229         |  17|   0|   17|          0|
    |sel_tmp5_reg_1045       |   1|   0|    1|          0|
    |sh_amt_cast_reg_1040    |  32|   0|   32|          0|
    |sh_amt_reg_1012         |  12|   0|   12|          0|
    |tmp_13_reg_1018         |   1|   0|    1|          0|
    |tmp_1_reg_962           |   1|   0|    1|          0|
    |tmp_26_reg_1030         |   9|   0|    9|          0|
    |tmp_31_reg_1129         |  22|   0|   22|          0|
    |tmp_5_reg_1000          |   1|   0|    1|          0|
    |tmp_s_reg_957           |  30|   0|   30|          0|
    |xi_V_reg_1024           |   8|   0|    8|          0|
    |z_nonneg_reg_1103       |   1|   0|    1|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 566|   0|  566|          0|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+--------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------+-----+-----+------------+--------------+--------------+
|ap_clk        |  in |    1| ap_ctrl_hs |   classify   | return value |
|ap_rst        |  in |    1| ap_ctrl_hs |   classify   | return value |
|ap_start      |  in |    1| ap_ctrl_hs |   classify   | return value |
|ap_done       | out |    1| ap_ctrl_hs |   classify   | return value |
|ap_idle       | out |    1| ap_ctrl_hs |   classify   | return value |
|ap_ready      | out |    1| ap_ctrl_hs |   classify   | return value |
|ap_return     | out |   64| ap_ctrl_hs |   classify   | return value |
|x_V_address0  | out |   10|  ap_memory |      x_V     |     array    |
|x_V_ce0       | out |    1|  ap_memory |      x_V     |     array    |
|x_V_q0        |  in |    8|  ap_memory |      x_V     |     array    |
+--------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 20
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	14  / (exitcond1)
	3  / (!exitcond1)
3 --> 
	4  / (!exitcond)
	8  / (exitcond)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	3  / true
8 --> 
	9  / (!exitcond_i)
	11  / (exitcond_i)
9 --> 
	10  / true
10 --> 
	8  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	2  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([784 x i8]* %x_V), !map !118"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(double 0.000000e+00) nounwind, !map !124"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @classify_str) nounwind"   --->   Operation 23 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.76ns)   --->   "br label %1" [SVM_Accelerator_HLS/Classifier.cpp:9]   --->   Operation 24 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 4.96>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%p_Val2_s = phi i30 [ 0, %0 ], [ %sum_V, %compute_exp.exit ]"   --->   Operation 25 'phi' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%i = phi i8 [ 0, %0 ], [ %i_1, %compute_exp.exit ]"   --->   Operation 26 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%phi_mul = phi i17 [ 0, %0 ], [ %next_mul, %compute_exp.exit ]"   --->   Operation 27 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (2.10ns)   --->   "%next_mul = add i17 %phi_mul, 784"   --->   Operation 28 'add' 'next_mul' <Predicate = true> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.55ns)   --->   "%exitcond1 = icmp eq i8 %i, -91" [SVM_Accelerator_HLS/Classifier.cpp:9]   --->   Operation 29 'icmp' 'exitcond1' <Predicate = true> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 165, i64 165, i64 165)"   --->   Operation 30 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (1.91ns)   --->   "%i_1 = add i8 %i, 1" [SVM_Accelerator_HLS/Classifier.cpp:9]   --->   Operation 31 'add' 'i_1' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %_ifconv27, label %.preheader.preheader" [SVM_Accelerator_HLS/Classifier.cpp:9]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.76ns)   --->   "br label %.preheader" [SVM_Accelerator_HLS/Classifier.cpp:13]   --->   Operation 33 'br' <Predicate = (!exitcond1)> <Delay = 1.76>
ST_2 : Operation 34 [1/1] (2.49ns)   --->   "%tmp_s = add i30 %p_Val2_s, -11776" [SVM_Accelerator_HLS/Classifier.cpp:28]   --->   Operation 34 'add' 'tmp_s' <Predicate = (exitcond1)> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [1/1] (2.46ns)   --->   "%tmp_1 = icmp eq i30 %tmp_s, 0" [SVM_Accelerator_HLS/Classifier.cpp:28]   --->   Operation 35 'icmp' 'tmp_1' <Predicate = (exitcond1)> <Delay = 2.46> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 5.36>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%p_Val2_10 = phi i31 [ %l2Squared_fixed_V, %_ifconv ], [ 0, %.preheader.preheader ]"   --->   Operation 36 'phi' 'p_Val2_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%j = phi i10 [ %j_1, %_ifconv ], [ 0, %.preheader.preheader ]"   --->   Operation 37 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%j_cast = zext i10 %j to i17" [SVM_Accelerator_HLS/Classifier.cpp:13]   --->   Operation 38 'zext' 'j_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (1.77ns)   --->   "%exitcond = icmp eq i10 %j, -240" [SVM_Accelerator_HLS/Classifier.cpp:13]   --->   Operation 39 'icmp' 'exitcond' <Predicate = true> <Delay = 1.77> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%empty_15 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 784, i64 784, i64 784)"   --->   Operation 40 'speclooptripcount' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.73ns)   --->   "%j_1 = add i10 %j, 1" [SVM_Accelerator_HLS/Classifier.cpp:13]   --->   Operation 41 'add' 'j_1' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %ap_fixed_base.exit1, label %_ifconv" [SVM_Accelerator_HLS/Classifier.cpp:13]   --->   Operation 42 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (2.10ns)   --->   "%tmp_9 = add i17 %j_cast, %phi_mul" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 43 'add' 'tmp_9' <Predicate = (!exitcond)> <Delay = 2.10> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_7 = zext i17 %tmp_9 to i64" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 44 'zext' 'tmp_7' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%svs_addr = getelementptr inbounds [129360 x double]* @svs, i64 0, i64 %tmp_7" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 45 'getelementptr' 'svs_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 46 [2/2] (3.25ns)   --->   "%svs_load = load double* %svs_addr, align 8" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 46 'load' 'svs_load' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 165> <ROM>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_19 = zext i10 %j to i64" [SVM_Accelerator_HLS/Classifier.cpp:15]   --->   Operation 47 'zext' 'tmp_19' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%x_V_addr = getelementptr [784 x i8]* %x_V, i64 0, i64 %tmp_19" [SVM_Accelerator_HLS/Classifier.cpp:15]   --->   Operation 48 'getelementptr' 'x_V_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_3 : Operation 49 [2/2] (3.25ns)   --->   "%p_Val2_6 = load i8* %x_V_addr, align 1" [SVM_Accelerator_HLS/Classifier.cpp:15]   --->   Operation 49 'load' 'p_Val2_6' <Predicate = (!exitcond)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 784> <RAM>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%tmp = trunc i31 %p_Val2_10 to i24" [SVM_Accelerator_HLS/Classifier.cpp:24]   --->   Operation 50 'trunc' 'tmp' <Predicate = (exitcond)> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_2 = trunc i31 %p_Val2_10 to i22" [SVM_Accelerator_HLS/Classifier.cpp:19]   --->   Operation 51 'trunc' 'tmp_2' <Predicate = (exitcond)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%p_shl = call i24 @_ssdm_op_BitConcatenate.i24.i22.i2(i22 %tmp_2, i2 0)" [SVM_Accelerator_HLS/Classifier.cpp:24]   --->   Operation 52 'bitconcatenate' 'p_shl' <Predicate = (exitcond)> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%p_neg = sub i24 0, %p_shl" [SVM_Accelerator_HLS/Classifier.cpp:24]   --->   Operation 53 'sub' 'p_neg' <Predicate = (exitcond)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 54 [1/1] (4.13ns) (root node of TernaryAdder)   --->   "%p_Val2_2 = sub i24 %p_neg, %tmp" [SVM_Accelerator_HLS/Classifier.cpp:24]   --->   Operation 54 'sub' 'p_Val2_2' <Predicate = (exitcond)> <Delay = 4.13> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 2.06> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_3 = call i16 @_ssdm_op_PartSelect.i16.i24.i32.i32(i24 %p_Val2_2, i32 8, i32 23)" [SVM_Accelerator_HLS/Classifier.cpp:24]   --->   Operation 55 'partselect' 'tmp_3' <Predicate = (exitcond)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%Z_V = call i28 @_ssdm_op_BitConcatenate.i28.i16.i12(i16 %tmp_3, i12 0)" [SVM_Accelerator_HLS/Exp.cpp:47->SVM_Accelerator_HLS/Classifier.cpp:24]   --->   Operation 56 'bitconcatenate' 'Z_V' <Predicate = (exitcond)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%Z_V_cast = sext i28 %Z_V to i32" [SVM_Accelerator_HLS/Exp.cpp:47->SVM_Accelerator_HLS/Classifier.cpp:24]   --->   Operation 57 'sext' 'Z_V_cast' <Predicate = (exitcond)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (1.76ns)   --->   "br label %2" [SVM_Accelerator_HLS/Exp.cpp:49->SVM_Accelerator_HLS/Classifier.cpp:24]   --->   Operation 58 'br' <Predicate = (exitcond)> <Delay = 1.76>

State 4 <SV = 3> <Delay = 7.43>
ST_4 : Operation 59 [1/2] (3.25ns)   --->   "%svs_load = load double* %svs_addr, align 8" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 59 'load' 'svs_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 165> <ROM>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%ireg_V = bitcast double %svs_load to i64" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 60 'bitcast' 'ireg_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_10 = trunc i64 %ireg_V to i63" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 61 'trunc' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%isneg = call i1 @_ssdm_op_BitSelect.i1.i64.i32(i64 %ireg_V, i32 63)" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 62 'bitselect' 'isneg' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%exp_tmp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %ireg_V, i32 52, i32 62)" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 63 'partselect' 'exp_tmp_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_8 = zext i11 %exp_tmp_V to i12" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 64 'zext' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_20 = trunc i64 %ireg_V to i52" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 65 'trunc' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_4 = call i53 @_ssdm_op_BitConcatenate.i53.i1.i52(i1 true, i52 %tmp_20)" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 66 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%p_Result_s = zext i53 %tmp_4 to i54" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 67 'zext' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (3.23ns)   --->   "%man_V_1 = sub i54 0, %p_Result_s" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 68 'sub' 'man_V_1' <Predicate = true> <Delay = 3.23> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 69 [1/1] (0.94ns)   --->   "%man_V_2 = select i1 %isneg, i54 %man_V_1, i54 %p_Result_s" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 69 'select' 'man_V_2' <Predicate = true> <Delay = 0.94> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 70 [1/1] (2.78ns)   --->   "%tmp_5 = icmp eq i63 %tmp_10, 0" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 70 'icmp' 'tmp_5' <Predicate = true> <Delay = 2.78> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (1.54ns)   --->   "%F2 = sub i12 1075, %tmp_8" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 71 'sub' 'F2' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_24 = call i11 @_ssdm_op_PartSelect.i11.i12.i32.i32(i12 %F2, i32 1, i32 11)" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 72 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (1.88ns)   --->   "%icmp = icmp sgt i11 %tmp_24, 0" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 73 'icmp' 'icmp' <Predicate = true> <Delay = 1.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 74 [1/1] (1.54ns)   --->   "%tmp_11 = add i12 -1, %F2" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 74 'add' 'tmp_11' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 75 [1/1] (1.54ns)   --->   "%tmp_12 = sub i12 1, %F2" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 75 'sub' 'tmp_12' <Predicate = true> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.69ns)   --->   "%sh_amt = select i1 %icmp, i12 %tmp_11, i12 %tmp_12" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 76 'select' 'sh_amt' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (1.99ns)   --->   "%tmp_13 = icmp eq i12 %F2, 1" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 77 'icmp' 'tmp_13' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%xi_V = trunc i54 %man_V_2 to i8" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 78 'trunc' 'xi_V' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_26 = call i9 @_ssdm_op_PartSelect.i9.i12.i32.i32(i12 %sh_amt, i32 3, i32 11)" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 79 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 80 [1/2] (3.25ns)   --->   "%p_Val2_6 = load i8* %x_V_addr, align 1" [SVM_Accelerator_HLS/Classifier.cpp:15]   --->   Operation 80 'load' 'p_Val2_6' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 784> <RAM>

State 5 <SV = 4> <Delay = 7.58>
ST_5 : Operation 81 [1/1] (0.00ns)   --->   "%sh_amt_cast = sext i12 %sh_amt to i32" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 81 'sext' 'sh_amt_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 82 [1/1] (1.99ns)   --->   "%tmp_14 = icmp ult i12 %sh_amt, 54" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 82 'icmp' 'tmp_14' <Predicate = true> <Delay = 1.99> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 83 [1/1] (1.66ns)   --->   "%icmp3 = icmp eq i9 %tmp_26, 0" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 83 'icmp' 'icmp3' <Predicate = true> <Delay = 1.66> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node newSel1)   --->   "%tmp_15 = zext i32 %sh_amt_cast to i54" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 84 'zext' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node newSel1)   --->   "%tmp_16 = ashr i54 %man_V_2, %tmp_15" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 85 'ashr' 'tmp_16' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node newSel1)   --->   "%xi_V_1 = trunc i54 %tmp_16 to i8" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 86 'trunc' 'xi_V_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node or_cond2)   --->   "%sel_tmp1 = xor i1 %tmp_5, true" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 87 'xor' 'sel_tmp1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node or_cond2)   --->   "%sel_tmp2 = and i1 %tmp_13, %sel_tmp1" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 88 'and' 'sel_tmp2' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 89 [1/1] (0.97ns)   --->   "%sel_tmp6_demorgan = or i1 %tmp_5, %tmp_13" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 89 'or' 'sel_tmp6_demorgan' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp7)   --->   "%sel_tmp6 = xor i1 %sel_tmp6_demorgan, true" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 90 'xor' 'sel_tmp6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 91 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp7 = and i1 %icmp, %sel_tmp6" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 91 'and' 'sel_tmp7' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 92 [1/1] (0.97ns)   --->   "%sel_tmp8 = and i1 %sel_tmp7, %tmp_14" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 92 'and' 'sel_tmp8' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%sel_tmp = xor i1 %tmp_14, true" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 93 'xor' 'sel_tmp' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 94 [1/1] (0.00ns) (grouped into LUT with out node or_cond)   --->   "%sel_tmp3 = and i1 %sel_tmp7, %sel_tmp" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 94 'and' 'sel_tmp3' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp5)   --->   "%sel_tmp21_demorgan = or i1 %sel_tmp6_demorgan, %icmp" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 95 'or' 'sel_tmp21_demorgan' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node sel_tmp5)   --->   "%sel_tmp4 = xor i1 %sel_tmp21_demorgan, true" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 96 'xor' 'sel_tmp4' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 97 [1/1] (0.97ns) (out node of the LUT)   --->   "%sel_tmp5 = and i1 %icmp3, %sel_tmp4" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 97 'and' 'sel_tmp5' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 98 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond = or i1 %sel_tmp5, %sel_tmp3" [SVM_Accelerator_HLS/Classifier.cpp:15]   --->   Operation 98 'or' 'or_cond' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 99 [1/1] (4.61ns) (out node of the LUT)   --->   "%newSel1 = select i1 %sel_tmp8, i8 %xi_V_1, i8 %xi_V" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 99 'select' 'newSel1' <Predicate = true> <Delay = 4.61> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node or_cond2)   --->   "%or_cond1 = or i1 %sel_tmp8, %sel_tmp2" [SVM_Accelerator_HLS/Classifier.cpp:15]   --->   Operation 100 'or' 'or_cond1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_cond2 = or i1 %or_cond, %or_cond1" [SVM_Accelerator_HLS/Classifier.cpp:15]   --->   Operation 101 'or' 'or_cond2' <Predicate = true> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 5.48>
ST_6 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node newSel2)   --->   "%xi = select i1 %isneg, i8 -1, i8 0" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 102 'select' 'xi' <Predicate = (!sel_tmp5 & or_cond & or_cond2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node newSel2)   --->   "%tmp_17 = sext i8 %xi_V to i32" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 103 'sext' 'tmp_17' <Predicate = (sel_tmp5 & or_cond & or_cond2)> <Delay = 0.00>
ST_6 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node newSel2)   --->   "%tmp_18 = shl i32 %tmp_17, %sh_amt_cast" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 104 'shl' 'tmp_18' <Predicate = (sel_tmp5 & or_cond & or_cond2)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node newSel2)   --->   "%tmp_28 = trunc i32 %tmp_18 to i8" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 105 'trunc' 'tmp_28' <Predicate = (sel_tmp5 & or_cond & or_cond2)> <Delay = 0.00>
ST_6 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node newSel2)   --->   "%newSel = select i1 %sel_tmp5, i8 %tmp_28, i8 %xi" [SVM_Accelerator_HLS/Classifier.cpp:14]   --->   Operation 106 'select' 'newSel' <Predicate = (or_cond & or_cond2)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 107 [1/1] (3.56ns) (out node of the LUT)   --->   "%newSel2 = select i1 %or_cond, i8 %newSel, i8 %newSel1" [SVM_Accelerator_HLS/Classifier.cpp:15]   --->   Operation 107 'select' 'newSel2' <Predicate = (or_cond2)> <Delay = 3.56> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node p_Val2_8)   --->   "%p_Val2_4 = select i1 %or_cond2, i8 %newSel2, i8 0" [SVM_Accelerator_HLS/Classifier.cpp:15]   --->   Operation 108 'select' 'p_Val2_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 109 [1/1] (1.91ns) (out node of the LUT)   --->   "%p_Val2_8 = sub i8 %p_Val2_4, %p_Val2_6" [SVM_Accelerator_HLS/Classifier.cpp:15]   --->   Operation 109 'sub' 'p_Val2_8' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.69>
ST_7 : Operation 110 [1/1] (0.00ns)   --->   "%OP1_V = sext i8 %p_Val2_8 to i16" [SVM_Accelerator_HLS/Classifier.cpp:19]   --->   Operation 110 'sext' 'OP1_V' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 111 [1/1] (4.17ns)   --->   "%r_V = mul i16 %OP1_V, %OP1_V" [SVM_Accelerator_HLS/Classifier.cpp:19]   --->   Operation 111 'mul' 'r_V' <Predicate = true> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_21 = call i22 @_ssdm_op_BitConcatenate.i22.i16.i6(i16 %r_V, i6 0)" [SVM_Accelerator_HLS/Classifier.cpp:19]   --->   Operation 112 'bitconcatenate' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_30_cast = sext i22 %tmp_21 to i31" [SVM_Accelerator_HLS/Classifier.cpp:19]   --->   Operation 113 'sext' 'tmp_30_cast' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 114 [1/1] (2.52ns)   --->   "%l2Squared_fixed_V = add i31 %p_Val2_10, %tmp_30_cast" [SVM_Accelerator_HLS/Classifier.cpp:19]   --->   Operation 114 'add' 'l2Squared_fixed_V' <Predicate = true> <Delay = 2.52> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 115 [1/1] (0.00ns)   --->   "br label %.preheader" [SVM_Accelerator_HLS/Classifier.cpp:13]   --->   Operation 115 'br' <Predicate = true> <Delay = 0.00>

State 8 <SV = 3> <Delay = 3.25>
ST_8 : Operation 116 [1/1] (0.00ns)   --->   "%p_Val2_14 = phi i32 [ %Z_V_cast, %ap_fixed_base.exit1 ], [ %Z_V_1, %"operator>>.exit137.i_ifconv" ]"   --->   Operation 116 'phi' 'p_Val2_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 117 [1/1] (0.00ns)   --->   "%p_Val2_9 = phi i32 [ 0, %ap_fixed_base.exit1 ], [ %Y_V, %"operator>>.exit137.i_ifconv" ]"   --->   Operation 117 'phi' 'p_Val2_9' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 118 [1/1] (0.00ns)   --->   "%p_Val2_7 = phi i32 [ 13921425, %ap_fixed_base.exit1 ], [ %X_V, %"operator>>.exit137.i_ifconv" ]"   --->   Operation 118 'phi' 'p_Val2_7' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 119 [1/1] (0.00ns)   --->   "%n_i = phi i5 [ 0, %ap_fixed_base.exit1 ], [ %n, %"operator>>.exit137.i_ifconv" ]"   --->   Operation 119 'phi' 'n_i' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 120 [1/1] (1.36ns)   --->   "%exitcond_i = icmp eq i5 %n_i, -11" [SVM_Accelerator_HLS/Exp.cpp:49->SVM_Accelerator_HLS/Classifier.cpp:24]   --->   Operation 120 'icmp' 'exitcond_i' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.78> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 121 [1/1] (0.00ns)   --->   "%empty_16 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 21, i64 21, i64 21)"   --->   Operation 121 'speclooptripcount' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 122 [1/1] (1.78ns)   --->   "%n = add i5 %n_i, 1" [SVM_Accelerator_HLS/Exp.cpp:49->SVM_Accelerator_HLS/Classifier.cpp:24]   --->   Operation 122 'add' 'n' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 123 [1/1] (0.00ns)   --->   "br i1 %exitcond_i, label %compute_exp.exit, label %"operator>>.exit137.i_ifconv"" [SVM_Accelerator_HLS/Exp.cpp:49->SVM_Accelerator_HLS/Classifier.cpp:24]   --->   Operation 123 'br' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_8_i = zext i5 %n_i to i64" [SVM_Accelerator_HLS/Exp.cpp:55->SVM_Accelerator_HLS/Classifier.cpp:24]   --->   Operation 124 'zext' 'tmp_8_i' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_8 : Operation 125 [1/1] (0.00ns)   --->   "%Iteration_Schedule_a = getelementptr [21 x i5]* @Iteration_Schedule, i64 0, i64 %tmp_8_i" [SVM_Accelerator_HLS/Exp.cpp:50->SVM_Accelerator_HLS/Classifier.cpp:24]   --->   Operation 125 'getelementptr' 'Iteration_Schedule_a' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_8 : Operation 126 [2/2] (3.25ns)   --->   "%i_2 = load i5* %Iteration_Schedule_a, align 1" [SVM_Accelerator_HLS/Exp.cpp:50->SVM_Accelerator_HLS/Classifier.cpp:24]   --->   Operation 126 'load' 'i_2' <Predicate = (!exitcond_i)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 165> <ROM>
ST_8 : Operation 127 [1/1] (0.00ns)   --->   "%ATANH_LUT_V_addr = getelementptr [21 x i24]* @ATANH_LUT_V, i64 0, i64 %tmp_8_i" [SVM_Accelerator_HLS/Exp.cpp:65->SVM_Accelerator_HLS/Classifier.cpp:24]   --->   Operation 127 'getelementptr' 'ATANH_LUT_V_addr' <Predicate = (!exitcond_i)> <Delay = 0.00>
ST_8 : Operation 128 [2/2] (3.25ns)   --->   "%p_Val2_15 = load i24* %ATANH_LUT_V_addr, align 4" [SVM_Accelerator_HLS/Exp.cpp:65->SVM_Accelerator_HLS/Classifier.cpp:24]   --->   Operation 128 'load' 'p_Val2_15' <Predicate = (!exitcond_i)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 165> <ROM>
ST_8 : Operation 129 [1/1] (0.00ns)   --->   "%tmp_6 = zext i8 %i to i64" [SVM_Accelerator_HLS/Classifier.cpp:25]   --->   Operation 129 'zext' 'tmp_6' <Predicate = (exitcond_i)> <Delay = 0.00>
ST_8 : Operation 130 [1/1] (0.00ns)   --->   "%alphas_V_addr = getelementptr [165 x i8]* @alphas_V, i64 0, i64 %tmp_6" [SVM_Accelerator_HLS/Classifier.cpp:25]   --->   Operation 130 'getelementptr' 'alphas_V_addr' <Predicate = (exitcond_i)> <Delay = 0.00>
ST_8 : Operation 131 [2/2] (3.25ns)   --->   "%alphas_V_load = load i8* %alphas_V_addr, align 1" [SVM_Accelerator_HLS/Classifier.cpp:25]   --->   Operation 131 'load' 'alphas_V_load' <Predicate = (exitcond_i)> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 165> <ROM>

State 9 <SV = 4> <Delay = 6.50>
ST_9 : Operation 132 [1/2] (3.25ns)   --->   "%i_2 = load i5* %Iteration_Schedule_a, align 1" [SVM_Accelerator_HLS/Exp.cpp:50->SVM_Accelerator_HLS/Classifier.cpp:24]   --->   Operation 132 'load' 'i_2' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 165> <ROM>
ST_9 : Operation 133 [1/1] (0.00ns)   --->   "%z_nonneg = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %p_Val2_14, i32 31)" [SVM_Accelerator_HLS/Exp.cpp:51->SVM_Accelerator_HLS/Classifier.cpp:24]   --->   Operation 133 'bitselect' 'z_nonneg' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 134 [1/2] (3.25ns)   --->   "%p_Val2_15 = load i24* %ATANH_LUT_V_addr, align 4" [SVM_Accelerator_HLS/Exp.cpp:65->SVM_Accelerator_HLS/Classifier.cpp:24]   --->   Operation 134 'load' 'p_Val2_15' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 165> <ROM>
ST_9 : Operation 135 [1/1] (0.00ns)   --->   "%p_Val2_15_cast = zext i24 %p_Val2_15 to i32" [SVM_Accelerator_HLS/Exp.cpp:65->SVM_Accelerator_HLS/Classifier.cpp:24]   --->   Operation 135 'zext' 'p_Val2_15_cast' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 136 [1/1] (2.55ns)   --->   "%Zn_V = add i32 %p_Val2_15_cast, %p_Val2_14" [SVM_Accelerator_HLS/Exp.cpp:65->SVM_Accelerator_HLS/Classifier.cpp:24]   --->   Operation 136 'add' 'Zn_V' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 137 [1/1] (2.55ns)   --->   "%Zn_V_1 = sub i32 %p_Val2_14, %p_Val2_15_cast" [SVM_Accelerator_HLS/Exp.cpp:61->SVM_Accelerator_HLS/Classifier.cpp:24]   --->   Operation 137 'sub' 'Zn_V_1' <Predicate = true> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 138 [1/1] (0.69ns)   --->   "%Z_V_1 = select i1 %z_nonneg, i32 %Zn_V, i32 %Zn_V_1" [SVM_Accelerator_HLS/Exp.cpp:68->SVM_Accelerator_HLS/Classifier.cpp:24]   --->   Operation 138 'select' 'Z_V_1' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 10 <SV = 5> <Delay = 7.67>
ST_10 : Operation 139 [1/1] (0.00ns)   --->   "%i_3_cast = zext i5 %i_2 to i32" [SVM_Accelerator_HLS/Exp.cpp:50->SVM_Accelerator_HLS/Classifier.cpp:24]   --->   Operation 139 'zext' 'i_3_cast' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 140 [1/1] (4.42ns)   --->   "%r_V_2 = ashr i32 %p_Val2_9, %i_3_cast" [SVM_Accelerator_HLS/Exp.cpp:54->SVM_Accelerator_HLS/Classifier.cpp:24]   --->   Operation 140 'ashr' 'r_V_2' <Predicate = true> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 141 [1/1] (4.42ns)   --->   "%r_V_3 = ashr i32 %p_Val2_7, %i_3_cast" [SVM_Accelerator_HLS/Exp.cpp:55->SVM_Accelerator_HLS/Classifier.cpp:24]   --->   Operation 141 'ashr' 'r_V_3' <Predicate = true> <Delay = 4.42> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 142 [1/1] (2.55ns)   --->   "%Xn_V = sub i32 %p_Val2_7, %r_V_2" [SVM_Accelerator_HLS/Exp.cpp:63->SVM_Accelerator_HLS/Classifier.cpp:24]   --->   Operation 142 'sub' 'Xn_V' <Predicate = (z_nonneg)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 143 [1/1] (2.55ns)   --->   "%Yn_V = sub i32 %p_Val2_9, %r_V_3" [SVM_Accelerator_HLS/Exp.cpp:64->SVM_Accelerator_HLS/Classifier.cpp:24]   --->   Operation 143 'sub' 'Yn_V' <Predicate = (z_nonneg)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 144 [1/1] (2.55ns)   --->   "%Xn_V_1 = add i32 %p_Val2_7, %r_V_2" [SVM_Accelerator_HLS/Exp.cpp:59->SVM_Accelerator_HLS/Classifier.cpp:24]   --->   Operation 144 'add' 'Xn_V_1' <Predicate = (!z_nonneg)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 145 [1/1] (2.55ns)   --->   "%Yn_V_1 = add i32 %p_Val2_9, %r_V_3" [SVM_Accelerator_HLS/Exp.cpp:60->SVM_Accelerator_HLS/Classifier.cpp:24]   --->   Operation 145 'add' 'Yn_V_1' <Predicate = (!z_nonneg)> <Delay = 2.55> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 146 [1/1] (0.69ns)   --->   "%Y_V = select i1 %z_nonneg, i32 %Yn_V, i32 %Yn_V_1" [SVM_Accelerator_HLS/Exp.cpp:68->SVM_Accelerator_HLS/Classifier.cpp:24]   --->   Operation 146 'select' 'Y_V' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 147 [1/1] (0.69ns)   --->   "%X_V = select i1 %z_nonneg, i32 %Xn_V, i32 %Xn_V_1" [SVM_Accelerator_HLS/Exp.cpp:68->SVM_Accelerator_HLS/Classifier.cpp:24]   --->   Operation 147 'select' 'X_V' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 148 [1/1] (0.00ns)   --->   "br label %2" [SVM_Accelerator_HLS/Exp.cpp:49->SVM_Accelerator_HLS/Classifier.cpp:24]   --->   Operation 148 'br' <Predicate = true> <Delay = 0.00>

State 11 <SV = 4> <Delay = 3.25>
ST_11 : Operation 149 [1/2] (3.25ns)   --->   "%alphas_V_load = load i8* %alphas_V_addr, align 1" [SVM_Accelerator_HLS/Classifier.cpp:25]   --->   Operation 149 'load' 'alphas_V_load' <Predicate = true> <Delay = 3.25> <Core = "ROM_nP">   --->   Core 48 'ROM_nP' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 165> <ROM>

State 12 <SV = 5> <Delay = 8.72>
ST_12 : Operation 150 [1/1] (0.00ns)   --->   "%tmp_29 = trunc i32 %p_Val2_9 to i25" [SVM_Accelerator_HLS/Exp.cpp:68->SVM_Accelerator_HLS/Classifier.cpp:24]   --->   Operation 150 'trunc' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 151 [1/1] (0.00ns)   --->   "%tmp_30 = trunc i32 %p_Val2_7 to i25" [SVM_Accelerator_HLS/Exp.cpp:68->SVM_Accelerator_HLS/Classifier.cpp:24]   --->   Operation 151 'trunc' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 152 [1/1] (2.34ns)   --->   "%p_Val2_2_i = add i25 %tmp_30, %tmp_29" [SVM_Accelerator_HLS/Exp.cpp:70->SVM_Accelerator_HLS/Classifier.cpp:24]   --->   Operation 152 'add' 'p_Val2_2_i' <Predicate = true> <Delay = 2.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_22 = call i15 @_ssdm_op_PartSelect.i15.i25.i32.i32(i25 %p_Val2_2_i, i32 10, i32 24)" [SVM_Accelerator_HLS/Classifier.cpp:24]   --->   Operation 153 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 154 [1/1] (0.00ns)   --->   "%OP1_V_cast = sext i8 %alphas_V_load to i23" [SVM_Accelerator_HLS/Classifier.cpp:25]   --->   Operation 154 'sext' 'OP1_V_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 155 [1/1] (0.00ns)   --->   "%OP2_V_1_cast = zext i15 %tmp_22 to i23" [SVM_Accelerator_HLS/Classifier.cpp:25]   --->   Operation 155 'zext' 'OP2_V_1_cast' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 156 [1/1] (6.38ns)   --->   "%p_Val2_5 = mul i23 %OP2_V_1_cast, %OP1_V_cast" [SVM_Accelerator_HLS/Classifier.cpp:25]   --->   Operation 156 'mul' 'p_Val2_5' <Predicate = true> <Delay = 6.38> <Core = "DSP48">   --->   Core 61 'DSP48' <Latency = 0> <II = 1> <Delay = 6.38> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 157 [1/1] (0.00ns)   --->   "%tmp_31 = call i22 @_ssdm_op_PartSelect.i22.i23.i32.i32(i23 %p_Val2_5, i32 1, i32 22)" [SVM_Accelerator_HLS/Classifier.cpp:25]   --->   Operation 157 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>

State 13 <SV = 6> <Delay = 2.49>
ST_13 : Operation 158 [1/1] (0.00ns)   --->   "%p_Val2_6_cast_cast = sext i22 %tmp_31 to i30" [SVM_Accelerator_HLS/Classifier.cpp:25]   --->   Operation 158 'sext' 'p_Val2_6_cast_cast' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 159 [1/1] (2.49ns)   --->   "%sum_V = add i30 %p_Val2_6_cast_cast, %p_Val2_s" [SVM_Accelerator_HLS/Classifier.cpp:25]   --->   Operation 159 'add' 'sum_V' <Predicate = true> <Delay = 2.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 160 [1/1] (0.00ns)   --->   "br label %1" [SVM_Accelerator_HLS/Classifier.cpp:9]   --->   Operation 160 'br' <Predicate = true> <Delay = 0.00>

State 14 <SV = 2> <Delay = 6.28>
ST_14 : Operation 161 [1/1] (0.00ns)   --->   "%dp_s = sext i30 %tmp_s to i32" [SVM_Accelerator_HLS/Classifier.cpp:28]   --->   Operation 161 'sext' 'dp_s' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_14 : Operation 162 [6/6] (6.28ns)   --->   "%dp_1 = sitofp i32 %dp_s to double" [SVM_Accelerator_HLS/Classifier.cpp:28]   --->   Operation 162 'sitodp' 'dp_1' <Predicate = (!tmp_1)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 15 <SV = 3> <Delay = 6.28>
ST_15 : Operation 163 [5/6] (6.28ns)   --->   "%dp_1 = sitofp i32 %dp_s to double" [SVM_Accelerator_HLS/Classifier.cpp:28]   --->   Operation 163 'sitodp' 'dp_1' <Predicate = (!tmp_1)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 16 <SV = 4> <Delay = 6.28>
ST_16 : Operation 164 [4/6] (6.28ns)   --->   "%dp_1 = sitofp i32 %dp_s to double" [SVM_Accelerator_HLS/Classifier.cpp:28]   --->   Operation 164 'sitodp' 'dp_1' <Predicate = (!tmp_1)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 17 <SV = 5> <Delay = 6.28>
ST_17 : Operation 165 [3/6] (6.28ns)   --->   "%dp_1 = sitofp i32 %dp_s to double" [SVM_Accelerator_HLS/Classifier.cpp:28]   --->   Operation 165 'sitodp' 'dp_1' <Predicate = (!tmp_1)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 18 <SV = 6> <Delay = 6.28>
ST_18 : Operation 166 [2/6] (6.28ns)   --->   "%dp_1 = sitofp i32 %dp_s to double" [SVM_Accelerator_HLS/Classifier.cpp:28]   --->   Operation 166 'sitodp' 'dp_1' <Predicate = (!tmp_1)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 19 <SV = 7> <Delay = 6.28>
ST_19 : Operation 167 [1/6] (6.28ns)   --->   "%dp_1 = sitofp i32 %dp_s to double" [SVM_Accelerator_HLS/Classifier.cpp:28]   --->   Operation 167 'sitodp' 'dp_1' <Predicate = (!tmp_1)> <Delay = 6.28> <Core = "Int2Double">   --->   Core 116 'Int2Double' <Latency = 5> <II = 1> <Delay = 6.28> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 20 <SV = 8> <Delay = 3.12>
ST_20 : Operation 168 [1/1] (0.00ns)   --->   "%res_V_1 = bitcast double %dp_1 to i64" [SVM_Accelerator_HLS/Classifier.cpp:28]   --->   Operation 168 'bitcast' 'res_V_1' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_20 : Operation 169 [1/1] (0.00ns)   --->   "%exp_V = call i11 @_ssdm_op_PartSelect.i11.i64.i32.i32(i64 %res_V_1, i32 52, i32 62)" [SVM_Accelerator_HLS/Classifier.cpp:28]   --->   Operation 169 'partselect' 'exp_V' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_20 : Operation 170 [1/1] (1.63ns)   --->   "%exp_V_2 = add i11 %exp_V, -16" [SVM_Accelerator_HLS/Classifier.cpp:28]   --->   Operation 170 'add' 'exp_V_2' <Predicate = (!tmp_1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 171 [1/1] (0.00ns)   --->   "%p_Result_2 = call i64 @llvm.part.set.i64.i11(i64 %res_V_1, i11 %exp_V_2, i32 52, i32 62) nounwind" [SVM_Accelerator_HLS/Classifier.cpp:28]   --->   Operation 171 'partset' 'p_Result_2' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_20 : Operation 172 [1/1] (0.00ns)   --->   "%dp = bitcast i64 %p_Result_2 to double" [SVM_Accelerator_HLS/Classifier.cpp:28]   --->   Operation 172 'bitcast' 'dp' <Predicate = (!tmp_1)> <Delay = 0.00>
ST_20 : Operation 173 [1/1] (1.48ns)   --->   "%p_0_i = select i1 %tmp_1, double 0.000000e+00, double %dp" [SVM_Accelerator_HLS/Classifier.cpp:28]   --->   Operation 173 'select' 'p_0_i' <Predicate = true> <Delay = 1.48> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 174 [1/1] (0.00ns)   --->   "ret double %p_0_i" [SVM_Accelerator_HLS/Classifier.cpp:28]   --->   Operation 174 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ svs]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ Iteration_Schedule]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ ATANH_LUT_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ alphas_V]:  wired=0; compound=1; hidden=1; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_21          (specbitsmap      ) [ 000000000000000000000]
StgValue_22          (specbitsmap      ) [ 000000000000000000000]
StgValue_23          (spectopmodule    ) [ 000000000000000000000]
StgValue_24          (br               ) [ 011111111111110000000]
p_Val2_s             (phi              ) [ 001111111111110000000]
i                    (phi              ) [ 001111111110000000000]
phi_mul              (phi              ) [ 001111110000000000000]
next_mul             (add              ) [ 011111111111110000000]
exitcond1            (icmp             ) [ 001111111111110000000]
empty                (speclooptripcount) [ 000000000000000000000]
i_1                  (add              ) [ 011111111111110000000]
StgValue_32          (br               ) [ 000000000000000000000]
StgValue_33          (br               ) [ 001111111111110000000]
tmp_s                (add              ) [ 000000000000001000000]
tmp_1                (icmp             ) [ 000000000000001111111]
p_Val2_10            (phi              ) [ 000111110000000000000]
j                    (phi              ) [ 000100000000000000000]
j_cast               (zext             ) [ 000000000000000000000]
exitcond             (icmp             ) [ 001111111111110000000]
empty_15             (speclooptripcount) [ 000000000000000000000]
j_1                  (add              ) [ 001111111111110000000]
StgValue_42          (br               ) [ 000000000000000000000]
tmp_9                (add              ) [ 000000000000000000000]
tmp_7                (zext             ) [ 000000000000000000000]
svs_addr             (getelementptr    ) [ 000010000000000000000]
tmp_19               (zext             ) [ 000000000000000000000]
x_V_addr             (getelementptr    ) [ 000010000000000000000]
tmp                  (trunc            ) [ 000000000000000000000]
tmp_2                (trunc            ) [ 000000000000000000000]
p_shl                (bitconcatenate   ) [ 000000000000000000000]
p_neg                (sub              ) [ 000000000000000000000]
p_Val2_2             (sub              ) [ 000000000000000000000]
tmp_3                (partselect       ) [ 000000000000000000000]
Z_V                  (bitconcatenate   ) [ 000000000000000000000]
Z_V_cast             (sext             ) [ 001111111111110000000]
StgValue_58          (br               ) [ 001111111111110000000]
svs_load             (load             ) [ 000000000000000000000]
ireg_V               (bitcast          ) [ 000000000000000000000]
tmp_10               (trunc            ) [ 000000000000000000000]
isneg                (bitselect        ) [ 000001100000000000000]
exp_tmp_V            (partselect       ) [ 000000000000000000000]
tmp_8                (zext             ) [ 000000000000000000000]
tmp_20               (trunc            ) [ 000000000000000000000]
tmp_4                (bitconcatenate   ) [ 000000000000000000000]
p_Result_s           (zext             ) [ 000000000000000000000]
man_V_1              (sub              ) [ 000000000000000000000]
man_V_2              (select           ) [ 000001000000000000000]
tmp_5                (icmp             ) [ 000001000000000000000]
F2                   (sub              ) [ 000000000000000000000]
tmp_24               (partselect       ) [ 000000000000000000000]
icmp                 (icmp             ) [ 000001000000000000000]
tmp_11               (add              ) [ 000000000000000000000]
tmp_12               (sub              ) [ 000000000000000000000]
sh_amt               (select           ) [ 000001000000000000000]
tmp_13               (icmp             ) [ 000001000000000000000]
xi_V                 (trunc            ) [ 000001100000000000000]
tmp_26               (partselect       ) [ 000001000000000000000]
p_Val2_6             (load             ) [ 000001100000000000000]
sh_amt_cast          (sext             ) [ 000000100000000000000]
tmp_14               (icmp             ) [ 000000000000000000000]
icmp3                (icmp             ) [ 000000000000000000000]
tmp_15               (zext             ) [ 000000000000000000000]
tmp_16               (ashr             ) [ 000000000000000000000]
xi_V_1               (trunc            ) [ 000000000000000000000]
sel_tmp1             (xor              ) [ 000000000000000000000]
sel_tmp2             (and              ) [ 000000000000000000000]
sel_tmp6_demorgan    (or               ) [ 000000000000000000000]
sel_tmp6             (xor              ) [ 000000000000000000000]
sel_tmp7             (and              ) [ 000000000000000000000]
sel_tmp8             (and              ) [ 000000000000000000000]
sel_tmp              (xor              ) [ 000000000000000000000]
sel_tmp3             (and              ) [ 000000000000000000000]
sel_tmp21_demorgan   (or               ) [ 000000000000000000000]
sel_tmp4             (xor              ) [ 000000000000000000000]
sel_tmp5             (and              ) [ 000000100000000000000]
or_cond              (or               ) [ 000000100000000000000]
newSel1              (select           ) [ 000000100000000000000]
or_cond1             (or               ) [ 000000000000000000000]
or_cond2             (or               ) [ 000000100000000000000]
xi                   (select           ) [ 000000000000000000000]
tmp_17               (sext             ) [ 000000000000000000000]
tmp_18               (shl              ) [ 000000000000000000000]
tmp_28               (trunc            ) [ 000000000000000000000]
newSel               (select           ) [ 000000000000000000000]
newSel2              (select           ) [ 000000000000000000000]
p_Val2_4             (select           ) [ 000000000000000000000]
p_Val2_8             (sub              ) [ 000000010000000000000]
OP1_V                (sext             ) [ 000000000000000000000]
r_V                  (mul              ) [ 000000000000000000000]
tmp_21               (bitconcatenate   ) [ 000000000000000000000]
tmp_30_cast          (sext             ) [ 000000000000000000000]
l2Squared_fixed_V    (add              ) [ 001111111111110000000]
StgValue_115         (br               ) [ 001111111111110000000]
p_Val2_14            (phi              ) [ 000000001100000000000]
p_Val2_9             (phi              ) [ 000000001111100000000]
p_Val2_7             (phi              ) [ 000000001111100000000]
n_i                  (phi              ) [ 000000001000000000000]
exitcond_i           (icmp             ) [ 001111111111110000000]
empty_16             (speclooptripcount) [ 000000000000000000000]
n                    (add              ) [ 001111111111110000000]
StgValue_123         (br               ) [ 000000000000000000000]
tmp_8_i              (zext             ) [ 000000000000000000000]
Iteration_Schedule_a (getelementptr    ) [ 000000000100000000000]
ATANH_LUT_V_addr     (getelementptr    ) [ 000000000100000000000]
tmp_6                (zext             ) [ 000000000000000000000]
alphas_V_addr        (getelementptr    ) [ 000000000001000000000]
i_2                  (load             ) [ 000000000010000000000]
z_nonneg             (bitselect        ) [ 000000000010000000000]
p_Val2_15            (load             ) [ 000000000000000000000]
p_Val2_15_cast       (zext             ) [ 000000000000000000000]
Zn_V                 (add              ) [ 000000000000000000000]
Zn_V_1               (sub              ) [ 000000000000000000000]
Z_V_1                (select           ) [ 001111111011110000000]
i_3_cast             (zext             ) [ 000000000000000000000]
r_V_2                (ashr             ) [ 000000000000000000000]
r_V_3                (ashr             ) [ 000000000000000000000]
Xn_V                 (sub              ) [ 000000000000000000000]
Yn_V                 (sub              ) [ 000000000000000000000]
Xn_V_1               (add              ) [ 000000000000000000000]
Yn_V_1               (add              ) [ 000000000000000000000]
Y_V                  (select           ) [ 001111111111110000000]
X_V                  (select           ) [ 001111111111110000000]
StgValue_148         (br               ) [ 001111111111110000000]
alphas_V_load        (load             ) [ 000000000000100000000]
tmp_29               (trunc            ) [ 000000000000000000000]
tmp_30               (trunc            ) [ 000000000000000000000]
p_Val2_2_i           (add              ) [ 000000000000000000000]
tmp_22               (partselect       ) [ 000000000000000000000]
OP1_V_cast           (sext             ) [ 000000000000000000000]
OP2_V_1_cast         (zext             ) [ 000000000000000000000]
p_Val2_5             (mul              ) [ 000000000000000000000]
tmp_31               (partselect       ) [ 000000000000010000000]
p_Val2_6_cast_cast   (sext             ) [ 000000000000000000000]
sum_V                (add              ) [ 011111111111110000000]
StgValue_160         (br               ) [ 011111111111110000000]
dp_s                 (sext             ) [ 000000000000000111110]
dp_1                 (sitodp           ) [ 000000000000000000001]
res_V_1              (bitcast          ) [ 000000000000000000000]
exp_V                (partselect       ) [ 000000000000000000000]
exp_V_2              (add              ) [ 000000000000000000000]
p_Result_2           (partset          ) [ 000000000000000000000]
dp                   (bitcast          ) [ 000000000000000000000]
p_0_i                (select           ) [ 000000000000000000000]
StgValue_174         (ret              ) [ 000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="svs">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="svs"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="Iteration_Schedule">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="Iteration_Schedule"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ATANH_LUT_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ATANH_LUT_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="alphas_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="alphas_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="classify_str"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i22.i2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i28.i16.i12"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i64.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i53.i1.i52"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i16.i6"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i15.i25.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i22.i23.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="llvm.part.set.i64.i11"/></StgValue>
</bind>
</comp>

<comp id="140" class="1004" name="svs_addr_gep_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="64" slack="0"/>
<pin id="142" dir="0" index="1" bw="1" slack="0"/>
<pin id="143" dir="0" index="2" bw="17" slack="0"/>
<pin id="144" dir="1" index="3" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="svs_addr/3 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_access_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="17" slack="0"/>
<pin id="149" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="150" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="svs_load/3 "/>
</bind>
</comp>

<comp id="153" class="1004" name="x_V_addr_gep_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="8" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="0" index="2" bw="10" slack="0"/>
<pin id="157" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_V_addr/3 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_access_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="10" slack="0"/>
<pin id="162" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="164" dir="1" index="3" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_6/3 "/>
</bind>
</comp>

<comp id="166" class="1004" name="Iteration_Schedule_a_gep_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="5" slack="0"/>
<pin id="168" dir="0" index="1" bw="1" slack="0"/>
<pin id="169" dir="0" index="2" bw="5" slack="0"/>
<pin id="170" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="Iteration_Schedule_a/8 "/>
</bind>
</comp>

<comp id="173" class="1004" name="grp_access_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="5" slack="0"/>
<pin id="175" dir="0" index="1" bw="5" slack="2147483647"/>
<pin id="176" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="177" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2/8 "/>
</bind>
</comp>

<comp id="179" class="1004" name="ATANH_LUT_V_addr_gep_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="24" slack="0"/>
<pin id="181" dir="0" index="1" bw="1" slack="0"/>
<pin id="182" dir="0" index="2" bw="5" slack="0"/>
<pin id="183" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="ATANH_LUT_V_addr/8 "/>
</bind>
</comp>

<comp id="186" class="1004" name="grp_access_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="5" slack="0"/>
<pin id="188" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="189" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="190" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_15/8 "/>
</bind>
</comp>

<comp id="192" class="1004" name="alphas_V_addr_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="8" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="8" slack="0"/>
<pin id="196" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="alphas_V_addr/8 "/>
</bind>
</comp>

<comp id="199" class="1004" name="grp_access_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="8" slack="0"/>
<pin id="201" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="202" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="alphas_V_load/8 "/>
</bind>
</comp>

<comp id="205" class="1005" name="p_Val2_s_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="30" slack="1"/>
<pin id="207" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_s (phireg) "/>
</bind>
</comp>

<comp id="209" class="1004" name="p_Val2_s_phi_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="1"/>
<pin id="211" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="30" slack="1"/>
<pin id="213" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="4" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

<comp id="217" class="1005" name="i_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="8" slack="1"/>
<pin id="219" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="221" class="1004" name="i_phi_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="1" slack="1"/>
<pin id="223" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="224" dir="0" index="2" bw="8" slack="0"/>
<pin id="225" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="226" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="229" class="1005" name="phi_mul_reg_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="17" slack="1"/>
<pin id="231" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="233" class="1004" name="phi_mul_phi_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="1"/>
<pin id="235" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="236" dir="0" index="2" bw="17" slack="0"/>
<pin id="237" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="238" dir="1" index="4" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="241" class="1005" name="p_Val2_10_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="31" slack="1"/>
<pin id="243" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_10 (phireg) "/>
</bind>
</comp>

<comp id="245" class="1004" name="p_Val2_10_phi_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="31" slack="1"/>
<pin id="247" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="248" dir="0" index="2" bw="1" slack="1"/>
<pin id="249" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="250" dir="1" index="4" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_10/3 "/>
</bind>
</comp>

<comp id="253" class="1005" name="j_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="10" slack="1"/>
<pin id="255" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="257" class="1004" name="j_phi_fu_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="10" slack="0"/>
<pin id="259" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="260" dir="0" index="2" bw="1" slack="1"/>
<pin id="261" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="262" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="264" class="1005" name="p_Val2_14_reg_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="1"/>
<pin id="266" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_14 (phireg) "/>
</bind>
</comp>

<comp id="267" class="1004" name="p_Val2_14_phi_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="28" slack="1"/>
<pin id="269" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="270" dir="0" index="2" bw="32" slack="1"/>
<pin id="271" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="272" dir="1" index="4" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_14/8 "/>
</bind>
</comp>

<comp id="274" class="1005" name="p_Val2_9_reg_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="32" slack="1"/>
<pin id="276" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_9 (phireg) "/>
</bind>
</comp>

<comp id="278" class="1004" name="p_Val2_9_phi_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="1" slack="1"/>
<pin id="280" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="281" dir="0" index="2" bw="32" slack="1"/>
<pin id="282" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="283" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_9/8 "/>
</bind>
</comp>

<comp id="286" class="1005" name="p_Val2_7_reg_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="32" slack="1"/>
<pin id="288" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_7 (phireg) "/>
</bind>
</comp>

<comp id="290" class="1004" name="p_Val2_7_phi_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="25" slack="1"/>
<pin id="292" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="293" dir="0" index="2" bw="32" slack="1"/>
<pin id="294" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="295" dir="1" index="4" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_Val2_7/8 "/>
</bind>
</comp>

<comp id="298" class="1005" name="n_i_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="5" slack="1"/>
<pin id="300" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="n_i (phireg) "/>
</bind>
</comp>

<comp id="302" class="1004" name="n_i_phi_fu_302">
<pin_list>
<pin id="303" dir="0" index="0" bw="1" slack="1"/>
<pin id="304" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="305" dir="0" index="2" bw="5" slack="0"/>
<pin id="306" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="307" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="n_i/8 "/>
</bind>
</comp>

<comp id="309" class="1004" name="grp_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="30" slack="0"/>
<pin id="311" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="sitodp(517) " fcode="sitodp"/>
<opset="dp_1/14 "/>
</bind>
</comp>

<comp id="312" class="1004" name="next_mul_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="17" slack="0"/>
<pin id="314" dir="0" index="1" bw="11" slack="0"/>
<pin id="315" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="exitcond1_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="8" slack="0"/>
<pin id="320" dir="0" index="1" bw="8" slack="0"/>
<pin id="321" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="324" class="1004" name="i_1_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="8" slack="0"/>
<pin id="326" dir="0" index="1" bw="1" slack="0"/>
<pin id="327" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="330" class="1004" name="tmp_s_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="30" slack="0"/>
<pin id="332" dir="0" index="1" bw="15" slack="0"/>
<pin id="333" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="tmp_1_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="30" slack="0"/>
<pin id="338" dir="0" index="1" bw="30" slack="0"/>
<pin id="339" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="342" class="1004" name="j_cast_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="10" slack="0"/>
<pin id="344" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/3 "/>
</bind>
</comp>

<comp id="346" class="1004" name="exitcond_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="10" slack="0"/>
<pin id="348" dir="0" index="1" bw="10" slack="0"/>
<pin id="349" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/3 "/>
</bind>
</comp>

<comp id="352" class="1004" name="j_1_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="10" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="tmp_9_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="10" slack="0"/>
<pin id="360" dir="0" index="1" bw="17" slack="1"/>
<pin id="361" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_9/3 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_7_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="17" slack="0"/>
<pin id="366" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_7/3 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_19_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="10" slack="0"/>
<pin id="371" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_19/3 "/>
</bind>
</comp>

<comp id="374" class="1004" name="tmp_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="31" slack="0"/>
<pin id="376" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_2_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="31" slack="0"/>
<pin id="380" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_2/3 "/>
</bind>
</comp>

<comp id="382" class="1004" name="p_shl_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="24" slack="0"/>
<pin id="384" dir="0" index="1" bw="22" slack="0"/>
<pin id="385" dir="0" index="2" bw="1" slack="0"/>
<pin id="386" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/3 "/>
</bind>
</comp>

<comp id="390" class="1004" name="p_neg_fu_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="1" slack="0"/>
<pin id="392" dir="0" index="1" bw="24" slack="0"/>
<pin id="393" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_neg/3 "/>
</bind>
</comp>

<comp id="396" class="1004" name="p_Val2_2_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="24" slack="0"/>
<pin id="398" dir="0" index="1" bw="24" slack="0"/>
<pin id="399" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_2/3 "/>
</bind>
</comp>

<comp id="402" class="1004" name="tmp_3_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="16" slack="0"/>
<pin id="404" dir="0" index="1" bw="24" slack="0"/>
<pin id="405" dir="0" index="2" bw="5" slack="0"/>
<pin id="406" dir="0" index="3" bw="6" slack="0"/>
<pin id="407" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="412" class="1004" name="Z_V_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="28" slack="0"/>
<pin id="414" dir="0" index="1" bw="16" slack="0"/>
<pin id="415" dir="0" index="2" bw="1" slack="0"/>
<pin id="416" dir="1" index="3" bw="28" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="Z_V/3 "/>
</bind>
</comp>

<comp id="420" class="1004" name="Z_V_cast_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="28" slack="0"/>
<pin id="422" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="Z_V_cast/3 "/>
</bind>
</comp>

<comp id="424" class="1004" name="ireg_V_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="64" slack="0"/>
<pin id="426" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="ireg_V/4 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_10_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="64" slack="0"/>
<pin id="430" dir="1" index="1" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_10/4 "/>
</bind>
</comp>

<comp id="432" class="1004" name="isneg_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="0" index="1" bw="64" slack="0"/>
<pin id="435" dir="0" index="2" bw="7" slack="0"/>
<pin id="436" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="isneg/4 "/>
</bind>
</comp>

<comp id="440" class="1004" name="exp_tmp_V_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="11" slack="0"/>
<pin id="442" dir="0" index="1" bw="64" slack="0"/>
<pin id="443" dir="0" index="2" bw="7" slack="0"/>
<pin id="444" dir="0" index="3" bw="7" slack="0"/>
<pin id="445" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_tmp_V/4 "/>
</bind>
</comp>

<comp id="450" class="1004" name="tmp_8_fu_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="11" slack="0"/>
<pin id="452" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8/4 "/>
</bind>
</comp>

<comp id="454" class="1004" name="tmp_20_fu_454">
<pin_list>
<pin id="455" dir="0" index="0" bw="64" slack="0"/>
<pin id="456" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_20/4 "/>
</bind>
</comp>

<comp id="458" class="1004" name="tmp_4_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="53" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="0" index="2" bw="52" slack="0"/>
<pin id="462" dir="1" index="3" bw="53" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="466" class="1004" name="p_Result_s_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="53" slack="0"/>
<pin id="468" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Result_s/4 "/>
</bind>
</comp>

<comp id="470" class="1004" name="man_V_1_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="1" slack="0"/>
<pin id="472" dir="0" index="1" bw="53" slack="0"/>
<pin id="473" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="man_V_1/4 "/>
</bind>
</comp>

<comp id="476" class="1004" name="man_V_2_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="1" slack="0"/>
<pin id="478" dir="0" index="1" bw="54" slack="0"/>
<pin id="479" dir="0" index="2" bw="54" slack="0"/>
<pin id="480" dir="1" index="3" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="man_V_2/4 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp_5_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="63" slack="0"/>
<pin id="486" dir="0" index="1" bw="63" slack="0"/>
<pin id="487" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/4 "/>
</bind>
</comp>

<comp id="490" class="1004" name="F2_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="12" slack="0"/>
<pin id="492" dir="0" index="1" bw="11" slack="0"/>
<pin id="493" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="F2/4 "/>
</bind>
</comp>

<comp id="496" class="1004" name="tmp_24_fu_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="11" slack="0"/>
<pin id="498" dir="0" index="1" bw="12" slack="0"/>
<pin id="499" dir="0" index="2" bw="1" slack="0"/>
<pin id="500" dir="0" index="3" bw="5" slack="0"/>
<pin id="501" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_24/4 "/>
</bind>
</comp>

<comp id="506" class="1004" name="icmp_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="11" slack="0"/>
<pin id="508" dir="0" index="1" bw="11" slack="0"/>
<pin id="509" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/4 "/>
</bind>
</comp>

<comp id="512" class="1004" name="tmp_11_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="1" slack="0"/>
<pin id="514" dir="0" index="1" bw="12" slack="0"/>
<pin id="515" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_11/4 "/>
</bind>
</comp>

<comp id="518" class="1004" name="tmp_12_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="0"/>
<pin id="520" dir="0" index="1" bw="12" slack="0"/>
<pin id="521" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_12/4 "/>
</bind>
</comp>

<comp id="524" class="1004" name="sh_amt_fu_524">
<pin_list>
<pin id="525" dir="0" index="0" bw="1" slack="0"/>
<pin id="526" dir="0" index="1" bw="12" slack="0"/>
<pin id="527" dir="0" index="2" bw="12" slack="0"/>
<pin id="528" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="sh_amt/4 "/>
</bind>
</comp>

<comp id="532" class="1004" name="tmp_13_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="12" slack="0"/>
<pin id="534" dir="0" index="1" bw="12" slack="0"/>
<pin id="535" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_13/4 "/>
</bind>
</comp>

<comp id="538" class="1004" name="xi_V_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="54" slack="0"/>
<pin id="540" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="xi_V/4 "/>
</bind>
</comp>

<comp id="542" class="1004" name="tmp_26_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="9" slack="0"/>
<pin id="544" dir="0" index="1" bw="12" slack="0"/>
<pin id="545" dir="0" index="2" bw="3" slack="0"/>
<pin id="546" dir="0" index="3" bw="5" slack="0"/>
<pin id="547" dir="1" index="4" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_26/4 "/>
</bind>
</comp>

<comp id="552" class="1004" name="sh_amt_cast_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="12" slack="1"/>
<pin id="554" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sh_amt_cast/5 "/>
</bind>
</comp>

<comp id="555" class="1004" name="tmp_14_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="12" slack="1"/>
<pin id="557" dir="0" index="1" bw="12" slack="0"/>
<pin id="558" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_14/5 "/>
</bind>
</comp>

<comp id="560" class="1004" name="icmp3_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="9" slack="1"/>
<pin id="562" dir="0" index="1" bw="9" slack="0"/>
<pin id="563" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp3/5 "/>
</bind>
</comp>

<comp id="565" class="1004" name="tmp_15_fu_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="12" slack="0"/>
<pin id="567" dir="1" index="1" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_15/5 "/>
</bind>
</comp>

<comp id="569" class="1004" name="tmp_16_fu_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="54" slack="1"/>
<pin id="571" dir="0" index="1" bw="32" slack="0"/>
<pin id="572" dir="1" index="2" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="tmp_16/5 "/>
</bind>
</comp>

<comp id="574" class="1004" name="xi_V_1_fu_574">
<pin_list>
<pin id="575" dir="0" index="0" bw="54" slack="0"/>
<pin id="576" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="xi_V_1/5 "/>
</bind>
</comp>

<comp id="578" class="1004" name="sel_tmp1_fu_578">
<pin_list>
<pin id="579" dir="0" index="0" bw="1" slack="1"/>
<pin id="580" dir="0" index="1" bw="1" slack="0"/>
<pin id="581" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp1/5 "/>
</bind>
</comp>

<comp id="583" class="1004" name="sel_tmp2_fu_583">
<pin_list>
<pin id="584" dir="0" index="0" bw="1" slack="1"/>
<pin id="585" dir="0" index="1" bw="1" slack="0"/>
<pin id="586" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp2/5 "/>
</bind>
</comp>

<comp id="588" class="1004" name="sel_tmp6_demorgan_fu_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="1"/>
<pin id="590" dir="0" index="1" bw="1" slack="1"/>
<pin id="591" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp6_demorgan/5 "/>
</bind>
</comp>

<comp id="592" class="1004" name="sel_tmp6_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="1" slack="0"/>
<pin id="594" dir="0" index="1" bw="1" slack="0"/>
<pin id="595" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp6/5 "/>
</bind>
</comp>

<comp id="598" class="1004" name="sel_tmp7_fu_598">
<pin_list>
<pin id="599" dir="0" index="0" bw="1" slack="1"/>
<pin id="600" dir="0" index="1" bw="1" slack="0"/>
<pin id="601" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp7/5 "/>
</bind>
</comp>

<comp id="603" class="1004" name="sel_tmp8_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="1" slack="0"/>
<pin id="605" dir="0" index="1" bw="1" slack="0"/>
<pin id="606" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp8/5 "/>
</bind>
</comp>

<comp id="609" class="1004" name="sel_tmp_fu_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="1" slack="0"/>
<pin id="611" dir="0" index="1" bw="1" slack="0"/>
<pin id="612" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp/5 "/>
</bind>
</comp>

<comp id="615" class="1004" name="sel_tmp3_fu_615">
<pin_list>
<pin id="616" dir="0" index="0" bw="1" slack="0"/>
<pin id="617" dir="0" index="1" bw="1" slack="0"/>
<pin id="618" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp3/5 "/>
</bind>
</comp>

<comp id="621" class="1004" name="sel_tmp21_demorgan_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="1" slack="0"/>
<pin id="623" dir="0" index="1" bw="1" slack="1"/>
<pin id="624" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="sel_tmp21_demorgan/5 "/>
</bind>
</comp>

<comp id="626" class="1004" name="sel_tmp4_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="1" slack="0"/>
<pin id="628" dir="0" index="1" bw="1" slack="0"/>
<pin id="629" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="sel_tmp4/5 "/>
</bind>
</comp>

<comp id="632" class="1004" name="sel_tmp5_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="1" slack="0"/>
<pin id="634" dir="0" index="1" bw="1" slack="0"/>
<pin id="635" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="sel_tmp5/5 "/>
</bind>
</comp>

<comp id="638" class="1004" name="or_cond_fu_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="1" slack="0"/>
<pin id="640" dir="0" index="1" bw="1" slack="0"/>
<pin id="641" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond/5 "/>
</bind>
</comp>

<comp id="644" class="1004" name="newSel1_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="1" slack="0"/>
<pin id="646" dir="0" index="1" bw="8" slack="0"/>
<pin id="647" dir="0" index="2" bw="8" slack="1"/>
<pin id="648" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel1/5 "/>
</bind>
</comp>

<comp id="651" class="1004" name="or_cond1_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="1" slack="0"/>
<pin id="653" dir="0" index="1" bw="1" slack="0"/>
<pin id="654" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond1/5 "/>
</bind>
</comp>

<comp id="657" class="1004" name="or_cond2_fu_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="1" slack="0"/>
<pin id="659" dir="0" index="1" bw="1" slack="0"/>
<pin id="660" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond2/5 "/>
</bind>
</comp>

<comp id="663" class="1004" name="xi_fu_663">
<pin_list>
<pin id="664" dir="0" index="0" bw="1" slack="2"/>
<pin id="665" dir="0" index="1" bw="8" slack="0"/>
<pin id="666" dir="0" index="2" bw="8" slack="0"/>
<pin id="667" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="xi/6 "/>
</bind>
</comp>

<comp id="670" class="1004" name="tmp_17_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="8" slack="2"/>
<pin id="672" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_17/6 "/>
</bind>
</comp>

<comp id="673" class="1004" name="tmp_18_fu_673">
<pin_list>
<pin id="674" dir="0" index="0" bw="8" slack="0"/>
<pin id="675" dir="0" index="1" bw="12" slack="1"/>
<pin id="676" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="shl(20) " fcode="shl"/>
<opset="tmp_18/6 "/>
</bind>
</comp>

<comp id="678" class="1004" name="tmp_28_fu_678">
<pin_list>
<pin id="679" dir="0" index="0" bw="32" slack="0"/>
<pin id="680" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_28/6 "/>
</bind>
</comp>

<comp id="682" class="1004" name="newSel_fu_682">
<pin_list>
<pin id="683" dir="0" index="0" bw="1" slack="1"/>
<pin id="684" dir="0" index="1" bw="8" slack="0"/>
<pin id="685" dir="0" index="2" bw="8" slack="0"/>
<pin id="686" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel/6 "/>
</bind>
</comp>

<comp id="689" class="1004" name="newSel2_fu_689">
<pin_list>
<pin id="690" dir="0" index="0" bw="1" slack="1"/>
<pin id="691" dir="0" index="1" bw="8" slack="0"/>
<pin id="692" dir="0" index="2" bw="8" slack="1"/>
<pin id="693" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="newSel2/6 "/>
</bind>
</comp>

<comp id="695" class="1004" name="p_Val2_4_fu_695">
<pin_list>
<pin id="696" dir="0" index="0" bw="1" slack="1"/>
<pin id="697" dir="0" index="1" bw="8" slack="0"/>
<pin id="698" dir="0" index="2" bw="8" slack="0"/>
<pin id="699" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_4/6 "/>
</bind>
</comp>

<comp id="702" class="1004" name="p_Val2_8_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="8" slack="0"/>
<pin id="704" dir="0" index="1" bw="8" slack="2"/>
<pin id="705" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="p_Val2_8/6 "/>
</bind>
</comp>

<comp id="707" class="1004" name="OP1_V_fu_707">
<pin_list>
<pin id="708" dir="0" index="0" bw="8" slack="1"/>
<pin id="709" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V/7 "/>
</bind>
</comp>

<comp id="710" class="1004" name="r_V_fu_710">
<pin_list>
<pin id="711" dir="0" index="0" bw="8" slack="0"/>
<pin id="712" dir="0" index="1" bw="8" slack="0"/>
<pin id="713" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="r_V/7 "/>
</bind>
</comp>

<comp id="716" class="1004" name="tmp_21_fu_716">
<pin_list>
<pin id="717" dir="0" index="0" bw="22" slack="0"/>
<pin id="718" dir="0" index="1" bw="16" slack="0"/>
<pin id="719" dir="0" index="2" bw="1" slack="0"/>
<pin id="720" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_21/7 "/>
</bind>
</comp>

<comp id="724" class="1004" name="tmp_30_cast_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="22" slack="0"/>
<pin id="726" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp_30_cast/7 "/>
</bind>
</comp>

<comp id="728" class="1004" name="l2Squared_fixed_V_fu_728">
<pin_list>
<pin id="729" dir="0" index="0" bw="31" slack="4"/>
<pin id="730" dir="0" index="1" bw="22" slack="0"/>
<pin id="731" dir="1" index="2" bw="31" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="l2Squared_fixed_V/7 "/>
</bind>
</comp>

<comp id="734" class="1004" name="exitcond_i_fu_734">
<pin_list>
<pin id="735" dir="0" index="0" bw="5" slack="0"/>
<pin id="736" dir="0" index="1" bw="5" slack="0"/>
<pin id="737" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_i/8 "/>
</bind>
</comp>

<comp id="740" class="1004" name="n_fu_740">
<pin_list>
<pin id="741" dir="0" index="0" bw="5" slack="0"/>
<pin id="742" dir="0" index="1" bw="1" slack="0"/>
<pin id="743" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="n/8 "/>
</bind>
</comp>

<comp id="746" class="1004" name="tmp_8_i_fu_746">
<pin_list>
<pin id="747" dir="0" index="0" bw="5" slack="0"/>
<pin id="748" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_8_i/8 "/>
</bind>
</comp>

<comp id="752" class="1004" name="tmp_6_fu_752">
<pin_list>
<pin id="753" dir="0" index="0" bw="8" slack="2"/>
<pin id="754" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_6/8 "/>
</bind>
</comp>

<comp id="757" class="1004" name="z_nonneg_fu_757">
<pin_list>
<pin id="758" dir="0" index="0" bw="1" slack="0"/>
<pin id="759" dir="0" index="1" bw="32" slack="1"/>
<pin id="760" dir="0" index="2" bw="6" slack="0"/>
<pin id="761" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="z_nonneg/9 "/>
</bind>
</comp>

<comp id="765" class="1004" name="p_Val2_15_cast_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="24" slack="0"/>
<pin id="767" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_Val2_15_cast/9 "/>
</bind>
</comp>

<comp id="769" class="1004" name="Zn_V_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="24" slack="0"/>
<pin id="771" dir="0" index="1" bw="32" slack="1"/>
<pin id="772" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="Zn_V/9 "/>
</bind>
</comp>

<comp id="775" class="1004" name="Zn_V_1_fu_775">
<pin_list>
<pin id="776" dir="0" index="0" bw="32" slack="1"/>
<pin id="777" dir="0" index="1" bw="24" slack="0"/>
<pin id="778" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="Zn_V_1/9 "/>
</bind>
</comp>

<comp id="781" class="1004" name="Z_V_1_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="1" slack="0"/>
<pin id="783" dir="0" index="1" bw="32" slack="0"/>
<pin id="784" dir="0" index="2" bw="32" slack="0"/>
<pin id="785" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Z_V_1/9 "/>
</bind>
</comp>

<comp id="789" class="1004" name="i_3_cast_fu_789">
<pin_list>
<pin id="790" dir="0" index="0" bw="5" slack="1"/>
<pin id="791" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_3_cast/10 "/>
</bind>
</comp>

<comp id="792" class="1004" name="r_V_2_fu_792">
<pin_list>
<pin id="793" dir="0" index="0" bw="32" slack="2"/>
<pin id="794" dir="0" index="1" bw="5" slack="0"/>
<pin id="795" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="r_V_2/10 "/>
</bind>
</comp>

<comp id="798" class="1004" name="r_V_3_fu_798">
<pin_list>
<pin id="799" dir="0" index="0" bw="32" slack="2"/>
<pin id="800" dir="0" index="1" bw="5" slack="0"/>
<pin id="801" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="ashr(22) " fcode="ashr"/>
<opset="r_V_3/10 "/>
</bind>
</comp>

<comp id="804" class="1004" name="Xn_V_fu_804">
<pin_list>
<pin id="805" dir="0" index="0" bw="32" slack="2"/>
<pin id="806" dir="0" index="1" bw="32" slack="0"/>
<pin id="807" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="Xn_V/10 "/>
</bind>
</comp>

<comp id="810" class="1004" name="Yn_V_fu_810">
<pin_list>
<pin id="811" dir="0" index="0" bw="32" slack="2"/>
<pin id="812" dir="0" index="1" bw="32" slack="0"/>
<pin id="813" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="Yn_V/10 "/>
</bind>
</comp>

<comp id="816" class="1004" name="Xn_V_1_fu_816">
<pin_list>
<pin id="817" dir="0" index="0" bw="32" slack="2"/>
<pin id="818" dir="0" index="1" bw="32" slack="0"/>
<pin id="819" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="Xn_V_1/10 "/>
</bind>
</comp>

<comp id="822" class="1004" name="Yn_V_1_fu_822">
<pin_list>
<pin id="823" dir="0" index="0" bw="32" slack="2"/>
<pin id="824" dir="0" index="1" bw="32" slack="0"/>
<pin id="825" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="Yn_V_1/10 "/>
</bind>
</comp>

<comp id="828" class="1004" name="Y_V_fu_828">
<pin_list>
<pin id="829" dir="0" index="0" bw="1" slack="1"/>
<pin id="830" dir="0" index="1" bw="32" slack="0"/>
<pin id="831" dir="0" index="2" bw="32" slack="0"/>
<pin id="832" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="Y_V/10 "/>
</bind>
</comp>

<comp id="835" class="1004" name="X_V_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="1" slack="1"/>
<pin id="837" dir="0" index="1" bw="32" slack="0"/>
<pin id="838" dir="0" index="2" bw="32" slack="0"/>
<pin id="839" dir="1" index="3" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="X_V/10 "/>
</bind>
</comp>

<comp id="842" class="1004" name="tmp_29_fu_842">
<pin_list>
<pin id="843" dir="0" index="0" bw="32" slack="2"/>
<pin id="844" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_29/12 "/>
</bind>
</comp>

<comp id="846" class="1004" name="tmp_30_fu_846">
<pin_list>
<pin id="847" dir="0" index="0" bw="32" slack="2"/>
<pin id="848" dir="1" index="1" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_30/12 "/>
</bind>
</comp>

<comp id="850" class="1004" name="p_Val2_2_i_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="25" slack="0"/>
<pin id="852" dir="0" index="1" bw="25" slack="0"/>
<pin id="853" dir="1" index="2" bw="25" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_2_i/12 "/>
</bind>
</comp>

<comp id="856" class="1004" name="tmp_22_fu_856">
<pin_list>
<pin id="857" dir="0" index="0" bw="15" slack="0"/>
<pin id="858" dir="0" index="1" bw="25" slack="0"/>
<pin id="859" dir="0" index="2" bw="5" slack="0"/>
<pin id="860" dir="0" index="3" bw="6" slack="0"/>
<pin id="861" dir="1" index="4" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_22/12 "/>
</bind>
</comp>

<comp id="866" class="1004" name="OP1_V_cast_fu_866">
<pin_list>
<pin id="867" dir="0" index="0" bw="8" slack="1"/>
<pin id="868" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="OP1_V_cast/12 "/>
</bind>
</comp>

<comp id="869" class="1004" name="OP2_V_1_cast_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="15" slack="0"/>
<pin id="871" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="OP2_V_1_cast/12 "/>
</bind>
</comp>

<comp id="873" class="1004" name="tmp_31_fu_873">
<pin_list>
<pin id="874" dir="0" index="0" bw="22" slack="0"/>
<pin id="875" dir="0" index="1" bw="23" slack="0"/>
<pin id="876" dir="0" index="2" bw="1" slack="0"/>
<pin id="877" dir="0" index="3" bw="6" slack="0"/>
<pin id="878" dir="1" index="4" bw="22" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_31/12 "/>
</bind>
</comp>

<comp id="882" class="1004" name="p_Val2_6_cast_cast_fu_882">
<pin_list>
<pin id="883" dir="0" index="0" bw="22" slack="1"/>
<pin id="884" dir="1" index="1" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="p_Val2_6_cast_cast/13 "/>
</bind>
</comp>

<comp id="885" class="1004" name="sum_V_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="22" slack="0"/>
<pin id="887" dir="0" index="1" bw="30" slack="5"/>
<pin id="888" dir="1" index="2" bw="30" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum_V/13 "/>
</bind>
</comp>

<comp id="891" class="1004" name="dp_s_fu_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="30" slack="1"/>
<pin id="893" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="dp_s/14 "/>
</bind>
</comp>

<comp id="895" class="1004" name="res_V_1_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="64" slack="1"/>
<pin id="897" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="res_V_1/20 "/>
</bind>
</comp>

<comp id="898" class="1004" name="exp_V_fu_898">
<pin_list>
<pin id="899" dir="0" index="0" bw="11" slack="0"/>
<pin id="900" dir="0" index="1" bw="64" slack="0"/>
<pin id="901" dir="0" index="2" bw="7" slack="0"/>
<pin id="902" dir="0" index="3" bw="7" slack="0"/>
<pin id="903" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="exp_V/20 "/>
</bind>
</comp>

<comp id="908" class="1004" name="exp_V_2_fu_908">
<pin_list>
<pin id="909" dir="0" index="0" bw="11" slack="0"/>
<pin id="910" dir="0" index="1" bw="5" slack="0"/>
<pin id="911" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="exp_V_2/20 "/>
</bind>
</comp>

<comp id="914" class="1004" name="p_Result_2_fu_914">
<pin_list>
<pin id="915" dir="0" index="0" bw="64" slack="0"/>
<pin id="916" dir="0" index="1" bw="64" slack="0"/>
<pin id="917" dir="0" index="2" bw="11" slack="0"/>
<pin id="918" dir="0" index="3" bw="7" slack="0"/>
<pin id="919" dir="0" index="4" bw="7" slack="0"/>
<pin id="920" dir="1" index="5" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="p_Result_2/20 "/>
</bind>
</comp>

<comp id="926" class="1004" name="dp_fu_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="64" slack="0"/>
<pin id="928" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="dp/20 "/>
</bind>
</comp>

<comp id="930" class="1004" name="p_0_i_fu_930">
<pin_list>
<pin id="931" dir="0" index="0" bw="1" slack="7"/>
<pin id="932" dir="0" index="1" bw="64" slack="0"/>
<pin id="933" dir="0" index="2" bw="64" slack="0"/>
<pin id="934" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_0_i/20 "/>
</bind>
</comp>

<comp id="937" class="1007" name="p_Val2_5_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="15" slack="0"/>
<pin id="939" dir="0" index="1" bw="8" slack="0"/>
<pin id="940" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="p_Val2_5/12 "/>
</bind>
</comp>

<comp id="944" class="1005" name="next_mul_reg_944">
<pin_list>
<pin id="945" dir="0" index="0" bw="17" slack="0"/>
<pin id="946" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="952" class="1005" name="i_1_reg_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="8" slack="0"/>
<pin id="954" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="957" class="1005" name="tmp_s_reg_957">
<pin_list>
<pin id="958" dir="0" index="0" bw="30" slack="1"/>
<pin id="959" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="tmp_s "/>
</bind>
</comp>

<comp id="962" class="1005" name="tmp_1_reg_962">
<pin_list>
<pin id="963" dir="0" index="0" bw="1" slack="1"/>
<pin id="964" dir="1" index="1" bw="1" slack="7"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="970" class="1005" name="j_1_reg_970">
<pin_list>
<pin id="971" dir="0" index="0" bw="10" slack="0"/>
<pin id="972" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="975" class="1005" name="svs_addr_reg_975">
<pin_list>
<pin id="976" dir="0" index="0" bw="17" slack="1"/>
<pin id="977" dir="1" index="1" bw="17" slack="1"/>
</pin_list>
<bind>
<opset="svs_addr "/>
</bind>
</comp>

<comp id="980" class="1005" name="x_V_addr_reg_980">
<pin_list>
<pin id="981" dir="0" index="0" bw="10" slack="1"/>
<pin id="982" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="x_V_addr "/>
</bind>
</comp>

<comp id="985" class="1005" name="Z_V_cast_reg_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="32" slack="1"/>
<pin id="987" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Z_V_cast "/>
</bind>
</comp>

<comp id="990" class="1005" name="isneg_reg_990">
<pin_list>
<pin id="991" dir="0" index="0" bw="1" slack="2"/>
<pin id="992" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="isneg "/>
</bind>
</comp>

<comp id="995" class="1005" name="man_V_2_reg_995">
<pin_list>
<pin id="996" dir="0" index="0" bw="54" slack="1"/>
<pin id="997" dir="1" index="1" bw="54" slack="1"/>
</pin_list>
<bind>
<opset="man_V_2 "/>
</bind>
</comp>

<comp id="1000" class="1005" name="tmp_5_reg_1000">
<pin_list>
<pin id="1001" dir="0" index="0" bw="1" slack="1"/>
<pin id="1002" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="1006" class="1005" name="icmp_reg_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="1" slack="1"/>
<pin id="1008" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="1012" class="1005" name="sh_amt_reg_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="12" slack="1"/>
<pin id="1014" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sh_amt "/>
</bind>
</comp>

<comp id="1018" class="1005" name="tmp_13_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="1" slack="1"/>
<pin id="1020" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_13 "/>
</bind>
</comp>

<comp id="1024" class="1005" name="xi_V_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="8" slack="1"/>
<pin id="1026" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="xi_V "/>
</bind>
</comp>

<comp id="1030" class="1005" name="tmp_26_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="9" slack="1"/>
<pin id="1032" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_26 "/>
</bind>
</comp>

<comp id="1035" class="1005" name="p_Val2_6_reg_1035">
<pin_list>
<pin id="1036" dir="0" index="0" bw="8" slack="2"/>
<pin id="1037" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="p_Val2_6 "/>
</bind>
</comp>

<comp id="1040" class="1005" name="sh_amt_cast_reg_1040">
<pin_list>
<pin id="1041" dir="0" index="0" bw="32" slack="1"/>
<pin id="1042" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sh_amt_cast "/>
</bind>
</comp>

<comp id="1045" class="1005" name="sel_tmp5_reg_1045">
<pin_list>
<pin id="1046" dir="0" index="0" bw="1" slack="1"/>
<pin id="1047" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sel_tmp5 "/>
</bind>
</comp>

<comp id="1050" class="1005" name="or_cond_reg_1050">
<pin_list>
<pin id="1051" dir="0" index="0" bw="1" slack="1"/>
<pin id="1052" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_cond "/>
</bind>
</comp>

<comp id="1055" class="1005" name="newSel1_reg_1055">
<pin_list>
<pin id="1056" dir="0" index="0" bw="8" slack="1"/>
<pin id="1057" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="newSel1 "/>
</bind>
</comp>

<comp id="1060" class="1005" name="or_cond2_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="1" slack="1"/>
<pin id="1062" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_cond2 "/>
</bind>
</comp>

<comp id="1065" class="1005" name="p_Val2_8_reg_1065">
<pin_list>
<pin id="1066" dir="0" index="0" bw="8" slack="1"/>
<pin id="1067" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="p_Val2_8 "/>
</bind>
</comp>

<comp id="1070" class="1005" name="l2Squared_fixed_V_reg_1070">
<pin_list>
<pin id="1071" dir="0" index="0" bw="31" slack="1"/>
<pin id="1072" dir="1" index="1" bw="31" slack="1"/>
</pin_list>
<bind>
<opset="l2Squared_fixed_V "/>
</bind>
</comp>

<comp id="1078" class="1005" name="n_reg_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="5" slack="0"/>
<pin id="1080" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="n "/>
</bind>
</comp>

<comp id="1083" class="1005" name="Iteration_Schedule_a_reg_1083">
<pin_list>
<pin id="1084" dir="0" index="0" bw="5" slack="1"/>
<pin id="1085" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="Iteration_Schedule_a "/>
</bind>
</comp>

<comp id="1088" class="1005" name="ATANH_LUT_V_addr_reg_1088">
<pin_list>
<pin id="1089" dir="0" index="0" bw="5" slack="1"/>
<pin id="1090" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="ATANH_LUT_V_addr "/>
</bind>
</comp>

<comp id="1093" class="1005" name="alphas_V_addr_reg_1093">
<pin_list>
<pin id="1094" dir="0" index="0" bw="8" slack="1"/>
<pin id="1095" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="alphas_V_addr "/>
</bind>
</comp>

<comp id="1098" class="1005" name="i_2_reg_1098">
<pin_list>
<pin id="1099" dir="0" index="0" bw="5" slack="1"/>
<pin id="1100" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="1103" class="1005" name="z_nonneg_reg_1103">
<pin_list>
<pin id="1104" dir="0" index="0" bw="1" slack="1"/>
<pin id="1105" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="z_nonneg "/>
</bind>
</comp>

<comp id="1109" class="1005" name="Z_V_1_reg_1109">
<pin_list>
<pin id="1110" dir="0" index="0" bw="32" slack="1"/>
<pin id="1111" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Z_V_1 "/>
</bind>
</comp>

<comp id="1114" class="1005" name="Y_V_reg_1114">
<pin_list>
<pin id="1115" dir="0" index="0" bw="32" slack="1"/>
<pin id="1116" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="Y_V "/>
</bind>
</comp>

<comp id="1119" class="1005" name="X_V_reg_1119">
<pin_list>
<pin id="1120" dir="0" index="0" bw="32" slack="1"/>
<pin id="1121" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="X_V "/>
</bind>
</comp>

<comp id="1124" class="1005" name="alphas_V_load_reg_1124">
<pin_list>
<pin id="1125" dir="0" index="0" bw="8" slack="1"/>
<pin id="1126" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="alphas_V_load "/>
</bind>
</comp>

<comp id="1129" class="1005" name="tmp_31_reg_1129">
<pin_list>
<pin id="1130" dir="0" index="0" bw="22" slack="1"/>
<pin id="1131" dir="1" index="1" bw="22" slack="1"/>
</pin_list>
<bind>
<opset="tmp_31 "/>
</bind>
</comp>

<comp id="1134" class="1005" name="sum_V_reg_1134">
<pin_list>
<pin id="1135" dir="0" index="0" bw="30" slack="1"/>
<pin id="1136" dir="1" index="1" bw="30" slack="1"/>
</pin_list>
<bind>
<opset="sum_V "/>
</bind>
</comp>

<comp id="1139" class="1005" name="dp_s_reg_1139">
<pin_list>
<pin id="1140" dir="0" index="0" bw="32" slack="1"/>
<pin id="1141" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="dp_s "/>
</bind>
</comp>

<comp id="1144" class="1005" name="dp_1_reg_1144">
<pin_list>
<pin id="1145" dir="0" index="0" bw="64" slack="1"/>
<pin id="1146" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="dp_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="145"><net_src comp="2" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="46" pin="0"/><net_sink comp="140" pin=1"/></net>

<net id="152"><net_src comp="140" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="158"><net_src comp="0" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="159"><net_src comp="46" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="165"><net_src comp="153" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="171"><net_src comp="4" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="172"><net_src comp="46" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="178"><net_src comp="166" pin="3"/><net_sink comp="173" pin=0"/></net>

<net id="184"><net_src comp="6" pin="0"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="46" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="191"><net_src comp="179" pin="3"/><net_sink comp="186" pin=0"/></net>

<net id="197"><net_src comp="8" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="46" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="204"><net_src comp="192" pin="3"/><net_sink comp="199" pin=0"/></net>

<net id="208"><net_src comp="18" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="205" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="216"><net_src comp="209" pin="4"/><net_sink comp="205" pin=0"/></net>

<net id="220"><net_src comp="20" pin="0"/><net_sink comp="217" pin=0"/></net>

<net id="227"><net_src comp="217" pin="1"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="221" pin="4"/><net_sink comp="217" pin=0"/></net>

<net id="232"><net_src comp="22" pin="0"/><net_sink comp="229" pin=0"/></net>

<net id="239"><net_src comp="229" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="233" pin="4"/><net_sink comp="229" pin=0"/></net>

<net id="244"><net_src comp="36" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="251"><net_src comp="241" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="252"><net_src comp="245" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="256"><net_src comp="38" pin="0"/><net_sink comp="253" pin=0"/></net>

<net id="263"><net_src comp="253" pin="1"/><net_sink comp="257" pin=2"/></net>

<net id="273"><net_src comp="267" pin="4"/><net_sink comp="264" pin=0"/></net>

<net id="277"><net_src comp="110" pin="0"/><net_sink comp="274" pin=0"/></net>

<net id="284"><net_src comp="274" pin="1"/><net_sink comp="278" pin=0"/></net>

<net id="285"><net_src comp="278" pin="4"/><net_sink comp="274" pin=0"/></net>

<net id="289"><net_src comp="112" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="296"><net_src comp="286" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="297"><net_src comp="290" pin="4"/><net_sink comp="286" pin=0"/></net>

<net id="301"><net_src comp="114" pin="0"/><net_sink comp="298" pin=0"/></net>

<net id="308"><net_src comp="298" pin="1"/><net_sink comp="302" pin=0"/></net>

<net id="316"><net_src comp="233" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="24" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="322"><net_src comp="221" pin="4"/><net_sink comp="318" pin=0"/></net>

<net id="323"><net_src comp="26" pin="0"/><net_sink comp="318" pin=1"/></net>

<net id="328"><net_src comp="221" pin="4"/><net_sink comp="324" pin=0"/></net>

<net id="329"><net_src comp="32" pin="0"/><net_sink comp="324" pin=1"/></net>

<net id="334"><net_src comp="209" pin="4"/><net_sink comp="330" pin=0"/></net>

<net id="335"><net_src comp="34" pin="0"/><net_sink comp="330" pin=1"/></net>

<net id="340"><net_src comp="330" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="341"><net_src comp="18" pin="0"/><net_sink comp="336" pin=1"/></net>

<net id="345"><net_src comp="257" pin="4"/><net_sink comp="342" pin=0"/></net>

<net id="350"><net_src comp="257" pin="4"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="40" pin="0"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="257" pin="4"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="44" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="342" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="229" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="367"><net_src comp="358" pin="2"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="140" pin=2"/></net>

<net id="372"><net_src comp="257" pin="4"/><net_sink comp="369" pin=0"/></net>

<net id="373"><net_src comp="369" pin="1"/><net_sink comp="153" pin=2"/></net>

<net id="377"><net_src comp="245" pin="4"/><net_sink comp="374" pin=0"/></net>

<net id="381"><net_src comp="245" pin="4"/><net_sink comp="378" pin=0"/></net>

<net id="387"><net_src comp="48" pin="0"/><net_sink comp="382" pin=0"/></net>

<net id="388"><net_src comp="378" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="389"><net_src comp="50" pin="0"/><net_sink comp="382" pin=2"/></net>

<net id="394"><net_src comp="52" pin="0"/><net_sink comp="390" pin=0"/></net>

<net id="395"><net_src comp="382" pin="3"/><net_sink comp="390" pin=1"/></net>

<net id="400"><net_src comp="390" pin="2"/><net_sink comp="396" pin=0"/></net>

<net id="401"><net_src comp="374" pin="1"/><net_sink comp="396" pin=1"/></net>

<net id="408"><net_src comp="54" pin="0"/><net_sink comp="402" pin=0"/></net>

<net id="409"><net_src comp="396" pin="2"/><net_sink comp="402" pin=1"/></net>

<net id="410"><net_src comp="56" pin="0"/><net_sink comp="402" pin=2"/></net>

<net id="411"><net_src comp="58" pin="0"/><net_sink comp="402" pin=3"/></net>

<net id="417"><net_src comp="60" pin="0"/><net_sink comp="412" pin=0"/></net>

<net id="418"><net_src comp="402" pin="4"/><net_sink comp="412" pin=1"/></net>

<net id="419"><net_src comp="62" pin="0"/><net_sink comp="412" pin=2"/></net>

<net id="423"><net_src comp="412" pin="3"/><net_sink comp="420" pin=0"/></net>

<net id="427"><net_src comp="147" pin="3"/><net_sink comp="424" pin=0"/></net>

<net id="431"><net_src comp="424" pin="1"/><net_sink comp="428" pin=0"/></net>

<net id="437"><net_src comp="64" pin="0"/><net_sink comp="432" pin=0"/></net>

<net id="438"><net_src comp="424" pin="1"/><net_sink comp="432" pin=1"/></net>

<net id="439"><net_src comp="66" pin="0"/><net_sink comp="432" pin=2"/></net>

<net id="446"><net_src comp="68" pin="0"/><net_sink comp="440" pin=0"/></net>

<net id="447"><net_src comp="424" pin="1"/><net_sink comp="440" pin=1"/></net>

<net id="448"><net_src comp="70" pin="0"/><net_sink comp="440" pin=2"/></net>

<net id="449"><net_src comp="72" pin="0"/><net_sink comp="440" pin=3"/></net>

<net id="453"><net_src comp="440" pin="4"/><net_sink comp="450" pin=0"/></net>

<net id="457"><net_src comp="424" pin="1"/><net_sink comp="454" pin=0"/></net>

<net id="463"><net_src comp="74" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="464"><net_src comp="76" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="465"><net_src comp="454" pin="1"/><net_sink comp="458" pin=2"/></net>

<net id="469"><net_src comp="458" pin="3"/><net_sink comp="466" pin=0"/></net>

<net id="474"><net_src comp="78" pin="0"/><net_sink comp="470" pin=0"/></net>

<net id="475"><net_src comp="466" pin="1"/><net_sink comp="470" pin=1"/></net>

<net id="481"><net_src comp="432" pin="3"/><net_sink comp="476" pin=0"/></net>

<net id="482"><net_src comp="470" pin="2"/><net_sink comp="476" pin=1"/></net>

<net id="483"><net_src comp="466" pin="1"/><net_sink comp="476" pin=2"/></net>

<net id="488"><net_src comp="428" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="80" pin="0"/><net_sink comp="484" pin=1"/></net>

<net id="494"><net_src comp="82" pin="0"/><net_sink comp="490" pin=0"/></net>

<net id="495"><net_src comp="450" pin="1"/><net_sink comp="490" pin=1"/></net>

<net id="502"><net_src comp="84" pin="0"/><net_sink comp="496" pin=0"/></net>

<net id="503"><net_src comp="490" pin="2"/><net_sink comp="496" pin=1"/></net>

<net id="504"><net_src comp="86" pin="0"/><net_sink comp="496" pin=2"/></net>

<net id="505"><net_src comp="88" pin="0"/><net_sink comp="496" pin=3"/></net>

<net id="510"><net_src comp="496" pin="4"/><net_sink comp="506" pin=0"/></net>

<net id="511"><net_src comp="90" pin="0"/><net_sink comp="506" pin=1"/></net>

<net id="516"><net_src comp="92" pin="0"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="490" pin="2"/><net_sink comp="512" pin=1"/></net>

<net id="522"><net_src comp="94" pin="0"/><net_sink comp="518" pin=0"/></net>

<net id="523"><net_src comp="490" pin="2"/><net_sink comp="518" pin=1"/></net>

<net id="529"><net_src comp="506" pin="2"/><net_sink comp="524" pin=0"/></net>

<net id="530"><net_src comp="512" pin="2"/><net_sink comp="524" pin=1"/></net>

<net id="531"><net_src comp="518" pin="2"/><net_sink comp="524" pin=2"/></net>

<net id="536"><net_src comp="490" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="94" pin="0"/><net_sink comp="532" pin=1"/></net>

<net id="541"><net_src comp="476" pin="3"/><net_sink comp="538" pin=0"/></net>

<net id="548"><net_src comp="96" pin="0"/><net_sink comp="542" pin=0"/></net>

<net id="549"><net_src comp="524" pin="3"/><net_sink comp="542" pin=1"/></net>

<net id="550"><net_src comp="98" pin="0"/><net_sink comp="542" pin=2"/></net>

<net id="551"><net_src comp="88" pin="0"/><net_sink comp="542" pin=3"/></net>

<net id="559"><net_src comp="100" pin="0"/><net_sink comp="555" pin=1"/></net>

<net id="564"><net_src comp="102" pin="0"/><net_sink comp="560" pin=1"/></net>

<net id="568"><net_src comp="552" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="573"><net_src comp="565" pin="1"/><net_sink comp="569" pin=1"/></net>

<net id="577"><net_src comp="569" pin="2"/><net_sink comp="574" pin=0"/></net>

<net id="582"><net_src comp="76" pin="0"/><net_sink comp="578" pin=1"/></net>

<net id="587"><net_src comp="578" pin="2"/><net_sink comp="583" pin=1"/></net>

<net id="596"><net_src comp="588" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="597"><net_src comp="76" pin="0"/><net_sink comp="592" pin=1"/></net>

<net id="602"><net_src comp="592" pin="2"/><net_sink comp="598" pin=1"/></net>

<net id="607"><net_src comp="598" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="608"><net_src comp="555" pin="2"/><net_sink comp="603" pin=1"/></net>

<net id="613"><net_src comp="555" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="614"><net_src comp="76" pin="0"/><net_sink comp="609" pin=1"/></net>

<net id="619"><net_src comp="598" pin="2"/><net_sink comp="615" pin=0"/></net>

<net id="620"><net_src comp="609" pin="2"/><net_sink comp="615" pin=1"/></net>

<net id="625"><net_src comp="588" pin="2"/><net_sink comp="621" pin=0"/></net>

<net id="630"><net_src comp="621" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="631"><net_src comp="76" pin="0"/><net_sink comp="626" pin=1"/></net>

<net id="636"><net_src comp="560" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="637"><net_src comp="626" pin="2"/><net_sink comp="632" pin=1"/></net>

<net id="642"><net_src comp="632" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="643"><net_src comp="615" pin="2"/><net_sink comp="638" pin=1"/></net>

<net id="649"><net_src comp="603" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="650"><net_src comp="574" pin="1"/><net_sink comp="644" pin=1"/></net>

<net id="655"><net_src comp="603" pin="2"/><net_sink comp="651" pin=0"/></net>

<net id="656"><net_src comp="583" pin="2"/><net_sink comp="651" pin=1"/></net>

<net id="661"><net_src comp="638" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="662"><net_src comp="651" pin="2"/><net_sink comp="657" pin=1"/></net>

<net id="668"><net_src comp="104" pin="0"/><net_sink comp="663" pin=1"/></net>

<net id="669"><net_src comp="20" pin="0"/><net_sink comp="663" pin=2"/></net>

<net id="677"><net_src comp="670" pin="1"/><net_sink comp="673" pin=0"/></net>

<net id="681"><net_src comp="673" pin="2"/><net_sink comp="678" pin=0"/></net>

<net id="687"><net_src comp="678" pin="1"/><net_sink comp="682" pin=1"/></net>

<net id="688"><net_src comp="663" pin="3"/><net_sink comp="682" pin=2"/></net>

<net id="694"><net_src comp="682" pin="3"/><net_sink comp="689" pin=1"/></net>

<net id="700"><net_src comp="689" pin="3"/><net_sink comp="695" pin=1"/></net>

<net id="701"><net_src comp="20" pin="0"/><net_sink comp="695" pin=2"/></net>

<net id="706"><net_src comp="695" pin="3"/><net_sink comp="702" pin=0"/></net>

<net id="714"><net_src comp="707" pin="1"/><net_sink comp="710" pin=0"/></net>

<net id="715"><net_src comp="707" pin="1"/><net_sink comp="710" pin=1"/></net>

<net id="721"><net_src comp="106" pin="0"/><net_sink comp="716" pin=0"/></net>

<net id="722"><net_src comp="710" pin="2"/><net_sink comp="716" pin=1"/></net>

<net id="723"><net_src comp="108" pin="0"/><net_sink comp="716" pin=2"/></net>

<net id="727"><net_src comp="716" pin="3"/><net_sink comp="724" pin=0"/></net>

<net id="732"><net_src comp="241" pin="1"/><net_sink comp="728" pin=0"/></net>

<net id="733"><net_src comp="724" pin="1"/><net_sink comp="728" pin=1"/></net>

<net id="738"><net_src comp="302" pin="4"/><net_sink comp="734" pin=0"/></net>

<net id="739"><net_src comp="116" pin="0"/><net_sink comp="734" pin=1"/></net>

<net id="744"><net_src comp="302" pin="4"/><net_sink comp="740" pin=0"/></net>

<net id="745"><net_src comp="120" pin="0"/><net_sink comp="740" pin=1"/></net>

<net id="749"><net_src comp="302" pin="4"/><net_sink comp="746" pin=0"/></net>

<net id="750"><net_src comp="746" pin="1"/><net_sink comp="166" pin=2"/></net>

<net id="751"><net_src comp="746" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="755"><net_src comp="217" pin="1"/><net_sink comp="752" pin=0"/></net>

<net id="756"><net_src comp="752" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="762"><net_src comp="122" pin="0"/><net_sink comp="757" pin=0"/></net>

<net id="763"><net_src comp="264" pin="1"/><net_sink comp="757" pin=1"/></net>

<net id="764"><net_src comp="124" pin="0"/><net_sink comp="757" pin=2"/></net>

<net id="768"><net_src comp="186" pin="3"/><net_sink comp="765" pin=0"/></net>

<net id="773"><net_src comp="765" pin="1"/><net_sink comp="769" pin=0"/></net>

<net id="774"><net_src comp="264" pin="1"/><net_sink comp="769" pin=1"/></net>

<net id="779"><net_src comp="264" pin="1"/><net_sink comp="775" pin=0"/></net>

<net id="780"><net_src comp="765" pin="1"/><net_sink comp="775" pin=1"/></net>

<net id="786"><net_src comp="757" pin="3"/><net_sink comp="781" pin=0"/></net>

<net id="787"><net_src comp="769" pin="2"/><net_sink comp="781" pin=1"/></net>

<net id="788"><net_src comp="775" pin="2"/><net_sink comp="781" pin=2"/></net>

<net id="796"><net_src comp="274" pin="1"/><net_sink comp="792" pin=0"/></net>

<net id="797"><net_src comp="789" pin="1"/><net_sink comp="792" pin=1"/></net>

<net id="802"><net_src comp="286" pin="1"/><net_sink comp="798" pin=0"/></net>

<net id="803"><net_src comp="789" pin="1"/><net_sink comp="798" pin=1"/></net>

<net id="808"><net_src comp="286" pin="1"/><net_sink comp="804" pin=0"/></net>

<net id="809"><net_src comp="792" pin="2"/><net_sink comp="804" pin=1"/></net>

<net id="814"><net_src comp="274" pin="1"/><net_sink comp="810" pin=0"/></net>

<net id="815"><net_src comp="798" pin="2"/><net_sink comp="810" pin=1"/></net>

<net id="820"><net_src comp="286" pin="1"/><net_sink comp="816" pin=0"/></net>

<net id="821"><net_src comp="792" pin="2"/><net_sink comp="816" pin=1"/></net>

<net id="826"><net_src comp="274" pin="1"/><net_sink comp="822" pin=0"/></net>

<net id="827"><net_src comp="798" pin="2"/><net_sink comp="822" pin=1"/></net>

<net id="833"><net_src comp="810" pin="2"/><net_sink comp="828" pin=1"/></net>

<net id="834"><net_src comp="822" pin="2"/><net_sink comp="828" pin=2"/></net>

<net id="840"><net_src comp="804" pin="2"/><net_sink comp="835" pin=1"/></net>

<net id="841"><net_src comp="816" pin="2"/><net_sink comp="835" pin=2"/></net>

<net id="845"><net_src comp="274" pin="1"/><net_sink comp="842" pin=0"/></net>

<net id="849"><net_src comp="286" pin="1"/><net_sink comp="846" pin=0"/></net>

<net id="854"><net_src comp="846" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="855"><net_src comp="842" pin="1"/><net_sink comp="850" pin=1"/></net>

<net id="862"><net_src comp="126" pin="0"/><net_sink comp="856" pin=0"/></net>

<net id="863"><net_src comp="850" pin="2"/><net_sink comp="856" pin=1"/></net>

<net id="864"><net_src comp="128" pin="0"/><net_sink comp="856" pin=2"/></net>

<net id="865"><net_src comp="130" pin="0"/><net_sink comp="856" pin=3"/></net>

<net id="872"><net_src comp="856" pin="4"/><net_sink comp="869" pin=0"/></net>

<net id="879"><net_src comp="132" pin="0"/><net_sink comp="873" pin=0"/></net>

<net id="880"><net_src comp="86" pin="0"/><net_sink comp="873" pin=2"/></net>

<net id="881"><net_src comp="134" pin="0"/><net_sink comp="873" pin=3"/></net>

<net id="889"><net_src comp="882" pin="1"/><net_sink comp="885" pin=0"/></net>

<net id="890"><net_src comp="205" pin="1"/><net_sink comp="885" pin=1"/></net>

<net id="894"><net_src comp="891" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="904"><net_src comp="68" pin="0"/><net_sink comp="898" pin=0"/></net>

<net id="905"><net_src comp="895" pin="1"/><net_sink comp="898" pin=1"/></net>

<net id="906"><net_src comp="70" pin="0"/><net_sink comp="898" pin=2"/></net>

<net id="907"><net_src comp="72" pin="0"/><net_sink comp="898" pin=3"/></net>

<net id="912"><net_src comp="898" pin="4"/><net_sink comp="908" pin=0"/></net>

<net id="913"><net_src comp="136" pin="0"/><net_sink comp="908" pin=1"/></net>

<net id="921"><net_src comp="138" pin="0"/><net_sink comp="914" pin=0"/></net>

<net id="922"><net_src comp="895" pin="1"/><net_sink comp="914" pin=1"/></net>

<net id="923"><net_src comp="908" pin="2"/><net_sink comp="914" pin=2"/></net>

<net id="924"><net_src comp="70" pin="0"/><net_sink comp="914" pin=3"/></net>

<net id="925"><net_src comp="72" pin="0"/><net_sink comp="914" pin=4"/></net>

<net id="929"><net_src comp="914" pin="5"/><net_sink comp="926" pin=0"/></net>

<net id="935"><net_src comp="12" pin="0"/><net_sink comp="930" pin=1"/></net>

<net id="936"><net_src comp="926" pin="1"/><net_sink comp="930" pin=2"/></net>

<net id="941"><net_src comp="869" pin="1"/><net_sink comp="937" pin=0"/></net>

<net id="942"><net_src comp="866" pin="1"/><net_sink comp="937" pin=1"/></net>

<net id="943"><net_src comp="937" pin="2"/><net_sink comp="873" pin=1"/></net>

<net id="947"><net_src comp="312" pin="2"/><net_sink comp="944" pin=0"/></net>

<net id="948"><net_src comp="944" pin="1"/><net_sink comp="233" pin=2"/></net>

<net id="955"><net_src comp="324" pin="2"/><net_sink comp="952" pin=0"/></net>

<net id="956"><net_src comp="952" pin="1"/><net_sink comp="221" pin=2"/></net>

<net id="960"><net_src comp="330" pin="2"/><net_sink comp="957" pin=0"/></net>

<net id="961"><net_src comp="957" pin="1"/><net_sink comp="891" pin=0"/></net>

<net id="965"><net_src comp="336" pin="2"/><net_sink comp="962" pin=0"/></net>

<net id="966"><net_src comp="962" pin="1"/><net_sink comp="930" pin=0"/></net>

<net id="973"><net_src comp="352" pin="2"/><net_sink comp="970" pin=0"/></net>

<net id="974"><net_src comp="970" pin="1"/><net_sink comp="257" pin=0"/></net>

<net id="978"><net_src comp="140" pin="3"/><net_sink comp="975" pin=0"/></net>

<net id="979"><net_src comp="975" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="983"><net_src comp="153" pin="3"/><net_sink comp="980" pin=0"/></net>

<net id="984"><net_src comp="980" pin="1"/><net_sink comp="160" pin=0"/></net>

<net id="988"><net_src comp="420" pin="1"/><net_sink comp="985" pin=0"/></net>

<net id="989"><net_src comp="985" pin="1"/><net_sink comp="267" pin=0"/></net>

<net id="993"><net_src comp="432" pin="3"/><net_sink comp="990" pin=0"/></net>

<net id="994"><net_src comp="990" pin="1"/><net_sink comp="663" pin=0"/></net>

<net id="998"><net_src comp="476" pin="3"/><net_sink comp="995" pin=0"/></net>

<net id="999"><net_src comp="995" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="1003"><net_src comp="484" pin="2"/><net_sink comp="1000" pin=0"/></net>

<net id="1004"><net_src comp="1000" pin="1"/><net_sink comp="578" pin=0"/></net>

<net id="1005"><net_src comp="1000" pin="1"/><net_sink comp="588" pin=0"/></net>

<net id="1009"><net_src comp="506" pin="2"/><net_sink comp="1006" pin=0"/></net>

<net id="1010"><net_src comp="1006" pin="1"/><net_sink comp="598" pin=0"/></net>

<net id="1011"><net_src comp="1006" pin="1"/><net_sink comp="621" pin=1"/></net>

<net id="1015"><net_src comp="524" pin="3"/><net_sink comp="1012" pin=0"/></net>

<net id="1016"><net_src comp="1012" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="1017"><net_src comp="1012" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="1021"><net_src comp="532" pin="2"/><net_sink comp="1018" pin=0"/></net>

<net id="1022"><net_src comp="1018" pin="1"/><net_sink comp="583" pin=0"/></net>

<net id="1023"><net_src comp="1018" pin="1"/><net_sink comp="588" pin=1"/></net>

<net id="1027"><net_src comp="538" pin="1"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="644" pin=2"/></net>

<net id="1029"><net_src comp="1024" pin="1"/><net_sink comp="670" pin=0"/></net>

<net id="1033"><net_src comp="542" pin="4"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="560" pin=0"/></net>

<net id="1038"><net_src comp="160" pin="3"/><net_sink comp="1035" pin=0"/></net>

<net id="1039"><net_src comp="1035" pin="1"/><net_sink comp="702" pin=1"/></net>

<net id="1043"><net_src comp="552" pin="1"/><net_sink comp="1040" pin=0"/></net>

<net id="1044"><net_src comp="1040" pin="1"/><net_sink comp="673" pin=1"/></net>

<net id="1048"><net_src comp="632" pin="2"/><net_sink comp="1045" pin=0"/></net>

<net id="1049"><net_src comp="1045" pin="1"/><net_sink comp="682" pin=0"/></net>

<net id="1053"><net_src comp="638" pin="2"/><net_sink comp="1050" pin=0"/></net>

<net id="1054"><net_src comp="1050" pin="1"/><net_sink comp="689" pin=0"/></net>

<net id="1058"><net_src comp="644" pin="3"/><net_sink comp="1055" pin=0"/></net>

<net id="1059"><net_src comp="1055" pin="1"/><net_sink comp="689" pin=2"/></net>

<net id="1063"><net_src comp="657" pin="2"/><net_sink comp="1060" pin=0"/></net>

<net id="1064"><net_src comp="1060" pin="1"/><net_sink comp="695" pin=0"/></net>

<net id="1068"><net_src comp="702" pin="2"/><net_sink comp="1065" pin=0"/></net>

<net id="1069"><net_src comp="1065" pin="1"/><net_sink comp="707" pin=0"/></net>

<net id="1073"><net_src comp="728" pin="2"/><net_sink comp="1070" pin=0"/></net>

<net id="1074"><net_src comp="1070" pin="1"/><net_sink comp="245" pin=0"/></net>

<net id="1081"><net_src comp="740" pin="2"/><net_sink comp="1078" pin=0"/></net>

<net id="1082"><net_src comp="1078" pin="1"/><net_sink comp="302" pin=2"/></net>

<net id="1086"><net_src comp="166" pin="3"/><net_sink comp="1083" pin=0"/></net>

<net id="1087"><net_src comp="1083" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="1091"><net_src comp="179" pin="3"/><net_sink comp="1088" pin=0"/></net>

<net id="1092"><net_src comp="1088" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="1096"><net_src comp="192" pin="3"/><net_sink comp="1093" pin=0"/></net>

<net id="1097"><net_src comp="1093" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="1101"><net_src comp="173" pin="3"/><net_sink comp="1098" pin=0"/></net>

<net id="1102"><net_src comp="1098" pin="1"/><net_sink comp="789" pin=0"/></net>

<net id="1106"><net_src comp="757" pin="3"/><net_sink comp="1103" pin=0"/></net>

<net id="1107"><net_src comp="1103" pin="1"/><net_sink comp="828" pin=0"/></net>

<net id="1108"><net_src comp="1103" pin="1"/><net_sink comp="835" pin=0"/></net>

<net id="1112"><net_src comp="781" pin="3"/><net_sink comp="1109" pin=0"/></net>

<net id="1113"><net_src comp="1109" pin="1"/><net_sink comp="267" pin=2"/></net>

<net id="1117"><net_src comp="828" pin="3"/><net_sink comp="1114" pin=0"/></net>

<net id="1118"><net_src comp="1114" pin="1"/><net_sink comp="278" pin=2"/></net>

<net id="1122"><net_src comp="835" pin="3"/><net_sink comp="1119" pin=0"/></net>

<net id="1123"><net_src comp="1119" pin="1"/><net_sink comp="290" pin=2"/></net>

<net id="1127"><net_src comp="199" pin="3"/><net_sink comp="1124" pin=0"/></net>

<net id="1128"><net_src comp="1124" pin="1"/><net_sink comp="866" pin=0"/></net>

<net id="1132"><net_src comp="873" pin="4"/><net_sink comp="1129" pin=0"/></net>

<net id="1133"><net_src comp="1129" pin="1"/><net_sink comp="882" pin=0"/></net>

<net id="1137"><net_src comp="885" pin="2"/><net_sink comp="1134" pin=0"/></net>

<net id="1138"><net_src comp="1134" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="1142"><net_src comp="891" pin="1"/><net_sink comp="1139" pin=0"/></net>

<net id="1143"><net_src comp="1139" pin="1"/><net_sink comp="309" pin=0"/></net>

<net id="1147"><net_src comp="309" pin="1"/><net_sink comp="1144" pin=0"/></net>

<net id="1148"><net_src comp="1144" pin="1"/><net_sink comp="895" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: classify : x_V | {3 4 }
	Port: classify : svs | {3 4 }
	Port: classify : Iteration_Schedule | {8 9 }
	Port: classify : ATANH_LUT_V | {8 9 }
	Port: classify : alphas_V | {8 11 }
  - Chain level:
	State 1
	State 2
		next_mul : 1
		exitcond1 : 1
		i_1 : 1
		StgValue_32 : 2
		tmp_s : 1
		tmp_1 : 2
	State 3
		j_cast : 1
		exitcond : 1
		j_1 : 1
		StgValue_42 : 2
		tmp_9 : 2
		tmp_7 : 3
		svs_addr : 4
		svs_load : 5
		tmp_19 : 1
		x_V_addr : 2
		p_Val2_6 : 3
		tmp : 1
		tmp_2 : 1
		p_shl : 2
		p_neg : 3
		p_Val2_2 : 4
		tmp_3 : 5
		Z_V : 6
		Z_V_cast : 7
	State 4
		ireg_V : 1
		tmp_10 : 2
		isneg : 2
		exp_tmp_V : 2
		tmp_8 : 3
		tmp_20 : 2
		tmp_4 : 3
		p_Result_s : 4
		man_V_1 : 5
		man_V_2 : 6
		tmp_5 : 3
		F2 : 4
		tmp_24 : 5
		icmp : 6
		tmp_11 : 5
		tmp_12 : 5
		sh_amt : 7
		tmp_13 : 5
		xi_V : 7
		tmp_26 : 8
	State 5
		tmp_15 : 1
		tmp_16 : 2
		xi_V_1 : 3
		sel_tmp : 1
	State 6
		tmp_18 : 1
		tmp_28 : 2
		newSel : 3
		newSel2 : 4
		p_Val2_4 : 5
		p_Val2_8 : 6
	State 7
		r_V : 1
		tmp_21 : 2
		tmp_30_cast : 3
		l2Squared_fixed_V : 4
	State 8
		exitcond_i : 1
		n : 1
		StgValue_123 : 2
		tmp_8_i : 1
		Iteration_Schedule_a : 2
		i_2 : 3
		ATANH_LUT_V_addr : 2
		p_Val2_15 : 3
		alphas_V_addr : 1
		alphas_V_load : 2
	State 9
		p_Val2_15_cast : 1
		Zn_V : 2
		Zn_V_1 : 2
		Z_V_1 : 3
	State 10
		r_V_2 : 1
		r_V_3 : 1
		Xn_V : 2
		Yn_V : 2
		Xn_V_1 : 2
		Yn_V_1 : 2
		Y_V : 3
		X_V : 3
	State 11
	State 12
		p_Val2_2_i : 1
		tmp_22 : 2
		OP2_V_1_cast : 3
		p_Val2_5 : 4
		tmp_31 : 5
	State 13
		sum_V : 1
	State 14
		dp_1 : 1
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
		exp_V : 1
		exp_V_2 : 2
		p_Result_2 : 3
		dp : 4
		p_0_i : 5
		StgValue_174 : 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|---------|
| Operation|      Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|---------------------------|---------|---------|---------|
|  sitodp  |         grp_fu_309        |    0    |   412   |   645   |
|----------|---------------------------|---------|---------|---------|
|          |      next_mul_fu_312      |    0    |    0    |    24   |
|          |         i_1_fu_324        |    0    |    0    |    15   |
|          |        tmp_s_fu_330       |    0    |    0    |    37   |
|          |         j_1_fu_352        |    0    |    0    |    14   |
|          |        tmp_9_fu_358       |    0    |    0    |    24   |
|          |       tmp_11_fu_512       |    0    |    0    |    12   |
|    add   |  l2Squared_fixed_V_fu_728 |    0    |    0    |    38   |
|          |          n_fu_740         |    0    |    0    |    15   |
|          |        Zn_V_fu_769        |    0    |    0    |    39   |
|          |       Xn_V_1_fu_816       |    0    |    0    |    39   |
|          |       Yn_V_1_fu_822       |    0    |    0    |    39   |
|          |     p_Val2_2_i_fu_850     |    0    |    0    |    32   |
|          |        sum_V_fu_885       |    0    |    0    |    37   |
|          |       exp_V_2_fu_908      |    0    |    0    |    13   |
|----------|---------------------------|---------|---------|---------|
|          |       tmp_16_fu_569       |    0    |    0    |   162   |
|   ashr   |        r_V_2_fu_792       |    0    |    0    |   101   |
|          |        r_V_3_fu_798       |    0    |    0    |   101   |
|----------|---------------------------|---------|---------|---------|
|          |       man_V_2_fu_476      |    0    |    0    |    54   |
|          |       sh_amt_fu_524       |    0    |    0    |    12   |
|          |       newSel1_fu_644      |    0    |    0    |    8    |
|          |         xi_fu_663         |    0    |    0    |    8    |
|          |       newSel_fu_682       |    0    |    0    |    8    |
|  select  |       newSel2_fu_689      |    0    |    0    |    8    |
|          |      p_Val2_4_fu_695      |    0    |    0    |    8    |
|          |        Z_V_1_fu_781       |    0    |    0    |    32   |
|          |         Y_V_fu_828        |    0    |    0    |    32   |
|          |         X_V_fu_835        |    0    |    0    |    32   |
|          |        p_0_i_fu_930       |    0    |    0    |    64   |
|----------|---------------------------|---------|---------|---------|
|          |        p_neg_fu_390       |    0    |    0    |    24   |
|          |      p_Val2_2_fu_396      |    0    |    0    |    24   |
|          |       man_V_1_fu_470      |    0    |    0    |    60   |
|          |         F2_fu_490         |    0    |    0    |    12   |
|    sub   |       tmp_12_fu_518       |    0    |    0    |    12   |
|          |      p_Val2_8_fu_702      |    0    |    0    |    15   |
|          |       Zn_V_1_fu_775       |    0    |    0    |    39   |
|          |        Xn_V_fu_804        |    0    |    0    |    39   |
|          |        Yn_V_fu_810        |    0    |    0    |    39   |
|----------|---------------------------|---------|---------|---------|
|          |      exitcond1_fu_318     |    0    |    0    |    11   |
|          |        tmp_1_fu_336       |    0    |    0    |    18   |
|          |      exitcond_fu_346      |    0    |    0    |    13   |
|          |        tmp_5_fu_484       |    0    |    0    |    29   |
|   icmp   |        icmp_fu_506        |    0    |    0    |    13   |
|          |       tmp_13_fu_532       |    0    |    0    |    13   |
|          |       tmp_14_fu_555       |    0    |    0    |    13   |
|          |        icmp3_fu_560       |    0    |    0    |    13   |
|          |     exitcond_i_fu_734     |    0    |    0    |    11   |
|----------|---------------------------|---------|---------|---------|
|    mul   |         r_V_fu_710        |    0    |    0    |    41   |
|          |      p_Val2_5_fu_937      |    1    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|    shl   |       tmp_18_fu_673       |    0    |    0    |    27   |
|----------|---------------------------|---------|---------|---------|
|          |      sel_tmp2_fu_583      |    0    |    0    |    2    |
|          |      sel_tmp7_fu_598      |    0    |    0    |    2    |
|    and   |      sel_tmp8_fu_603      |    0    |    0    |    2    |
|          |      sel_tmp3_fu_615      |    0    |    0    |    2    |
|          |      sel_tmp5_fu_632      |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|          |  sel_tmp6_demorgan_fu_588 |    0    |    0    |    2    |
|          | sel_tmp21_demorgan_fu_621 |    0    |    0    |    2    |
|    or    |       or_cond_fu_638      |    0    |    0    |    2    |
|          |      or_cond1_fu_651      |    0    |    0    |    2    |
|          |      or_cond2_fu_657      |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|          |      sel_tmp1_fu_578      |    0    |    0    |    2    |
|    xor   |      sel_tmp6_fu_592      |    0    |    0    |    2    |
|          |       sel_tmp_fu_609      |    0    |    0    |    2    |
|          |      sel_tmp4_fu_626      |    0    |    0    |    2    |
|----------|---------------------------|---------|---------|---------|
|          |       j_cast_fu_342       |    0    |    0    |    0    |
|          |        tmp_7_fu_364       |    0    |    0    |    0    |
|          |       tmp_19_fu_369       |    0    |    0    |    0    |
|          |        tmp_8_fu_450       |    0    |    0    |    0    |
|          |     p_Result_s_fu_466     |    0    |    0    |    0    |
|   zext   |       tmp_15_fu_565       |    0    |    0    |    0    |
|          |       tmp_8_i_fu_746      |    0    |    0    |    0    |
|          |        tmp_6_fu_752       |    0    |    0    |    0    |
|          |   p_Val2_15_cast_fu_765   |    0    |    0    |    0    |
|          |      i_3_cast_fu_789      |    0    |    0    |    0    |
|          |    OP2_V_1_cast_fu_869    |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |         tmp_fu_374        |    0    |    0    |    0    |
|          |        tmp_2_fu_378       |    0    |    0    |    0    |
|          |       tmp_10_fu_428       |    0    |    0    |    0    |
|          |       tmp_20_fu_454       |    0    |    0    |    0    |
|   trunc  |        xi_V_fu_538        |    0    |    0    |    0    |
|          |       xi_V_1_fu_574       |    0    |    0    |    0    |
|          |       tmp_28_fu_678       |    0    |    0    |    0    |
|          |       tmp_29_fu_842       |    0    |    0    |    0    |
|          |       tmp_30_fu_846       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |        p_shl_fu_382       |    0    |    0    |    0    |
|bitconcatenate|         Z_V_fu_412        |    0    |    0    |    0    |
|          |        tmp_4_fu_458       |    0    |    0    |    0    |
|          |       tmp_21_fu_716       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |        tmp_3_fu_402       |    0    |    0    |    0    |
|          |      exp_tmp_V_fu_440     |    0    |    0    |    0    |
|          |       tmp_24_fu_496       |    0    |    0    |    0    |
|partselect|       tmp_26_fu_542       |    0    |    0    |    0    |
|          |       tmp_22_fu_856       |    0    |    0    |    0    |
|          |       tmp_31_fu_873       |    0    |    0    |    0    |
|          |        exp_V_fu_898       |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|          |      Z_V_cast_fu_420      |    0    |    0    |    0    |
|          |     sh_amt_cast_fu_552    |    0    |    0    |    0    |
|          |       tmp_17_fu_670       |    0    |    0    |    0    |
|   sext   |        OP1_V_fu_707       |    0    |    0    |    0    |
|          |     tmp_30_cast_fu_724    |    0    |    0    |    0    |
|          |     OP1_V_cast_fu_866     |    0    |    0    |    0    |
|          | p_Val2_6_cast_cast_fu_882 |    0    |    0    |    0    |
|          |        dp_s_fu_891        |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
| bitselect|        isneg_fu_432       |    0    |    0    |    0    |
|          |      z_nonneg_fu_757      |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|  partset |     p_Result_2_fu_914     |    0    |    0    |    0    |
|----------|---------------------------|---------|---------|---------|
|   Total  |                           |    1    |   412   |   2147  |
|----------|---------------------------|---------|---------|---------|

Memories:
+------------------+--------+--------+--------+
|                  |  BRAM  |   FF   |   LUT  |
+------------------+--------+--------+--------+
|    ATANH_LUT_V   |    0   |   24   |    8   |
|Iteration_Schedule|    0   |    5   |    2   |
|     alphas_V     |    1   |    0   |    0   |
|        svs       |   512  |    0   |    0   |
+------------------+--------+--------+--------+
|       Total      |   513  |   29   |   10   |
+------------------+--------+--------+--------+

* Register list:
+-----------------------------+--------+
|                             |   FF   |
+-----------------------------+--------+
|  ATANH_LUT_V_addr_reg_1088  |    5   |
|Iteration_Schedule_a_reg_1083|    5   |
|         X_V_reg_1119        |   32   |
|         Y_V_reg_1114        |   32   |
|        Z_V_1_reg_1109       |   32   |
|       Z_V_cast_reg_985      |   32   |
|    alphas_V_addr_reg_1093   |    8   |
|    alphas_V_load_reg_1124   |    8   |
|        dp_1_reg_1144        |   64   |
|        dp_s_reg_1139        |   32   |
|         i_1_reg_952         |    8   |
|         i_2_reg_1098        |    5   |
|          i_reg_217          |    8   |
|        icmp_reg_1006        |    1   |
|        isneg_reg_990        |    1   |
|         j_1_reg_970         |   10   |
|          j_reg_253          |   10   |
|  l2Squared_fixed_V_reg_1070 |   31   |
|       man_V_2_reg_995       |   54   |
|         n_i_reg_298         |    5   |
|          n_reg_1078         |    5   |
|       newSel1_reg_1055      |    8   |
|       next_mul_reg_944      |   17   |
|      or_cond2_reg_1060      |    1   |
|       or_cond_reg_1050      |    1   |
|      p_Val2_10_reg_241      |   31   |
|      p_Val2_14_reg_264      |   32   |
|      p_Val2_6_reg_1035      |    8   |
|       p_Val2_7_reg_286      |   32   |
|      p_Val2_8_reg_1065      |    8   |
|       p_Val2_9_reg_274      |   32   |
|       p_Val2_s_reg_205      |   30   |
|       phi_mul_reg_229       |   17   |
|      sel_tmp5_reg_1045      |    1   |
|     sh_amt_cast_reg_1040    |   32   |
|       sh_amt_reg_1012       |   12   |
|        sum_V_reg_1134       |   30   |
|       svs_addr_reg_975      |   17   |
|       tmp_13_reg_1018       |    1   |
|        tmp_1_reg_962        |    1   |
|       tmp_26_reg_1030       |    9   |
|       tmp_31_reg_1129       |   22   |
|        tmp_5_reg_1000       |    1   |
|        tmp_s_reg_957        |   30   |
|       x_V_addr_reg_980      |   10   |
|        xi_V_reg_1024        |    8   |
|      z_nonneg_reg_1103      |    1   |
+-----------------------------+--------+
|            Total            |   780  |
+-----------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_147 |  p0  |   2  |  17  |   34   ||    9    |
| grp_access_fu_160 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_173 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_186 |  p0  |   2  |   5  |   10   ||    9    |
| grp_access_fu_199 |  p0  |   2  |   8  |   16   ||    9    |
|  p_Val2_s_reg_205 |  p0  |   2  |  30  |   60   ||    9    |
|     i_reg_217     |  p0  |   2  |   8  |   16   ||    9    |
|  phi_mul_reg_229  |  p0  |   2  |  17  |   34   ||    9    |
| p_Val2_10_reg_241 |  p0  |   2  |  31  |   62   ||    9    |
|  p_Val2_9_reg_274 |  p0  |   2  |  32  |   64   ||    9    |
|  p_Val2_7_reg_286 |  p0  |   2  |  32  |   64   ||    9    |
|     grp_fu_309    |  p0  |   2  |  30  |   60   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   450  ||  21.228 ||   108   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    -   |    1   |    -   |   412  |  2147  |
|   Memory  |   513  |    -   |    -   |   29   |   10   |
|Multiplexer|    -   |    -   |   21   |    -   |   108  |
|  Register |    -   |    -   |    -   |   780  |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |   513  |    1   |   21   |  1221  |  2265  |
+-----------+--------+--------+--------+--------+--------+
