Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.47 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.47 secs
 
--> Reading design: mips.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mips.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "mips"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : mips
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\ise\p6_cpu\_CU.v" into library work
Parsing verilog file "const.v" included at line 2.
Parsing module <_CU>.
Analyzing Verilog file "D:\ise\p6_cpu\W_REG.v" into library work
Parsing module <W_REG>.
Analyzing Verilog file "D:\ise\p6_cpu\SU.v" into library work
Parsing module <SU>.
Analyzing Verilog file "D:\ise\p6_cpu\M_REG.v" into library work
Parsing module <M_REG>.
Analyzing Verilog file "D:\ise\p6_cpu\M_DP.v" into library work
Parsing verilog file "const.v" included at line 2.
Parsing module <M_DP>.
Analyzing Verilog file "D:\ise\p6_cpu\M_BE.v" into library work
Parsing verilog file "const.v" included at line 2.
Parsing module <M_BE>.
Analyzing Verilog file "D:\ise\p6_cpu\F_PC.v" into library work
Parsing module <F_PC>.
Analyzing Verilog file "D:\ise\p6_cpu\E_REG.v" into library work
Parsing module <E_REG>.
Analyzing Verilog file "D:\ise\p6_cpu\E_HILO.v" into library work
Parsing verilog file "const.v" included at line 2.
Parsing module <E_HILO>.
Analyzing Verilog file "D:\ise\p6_cpu\E_ALU.v" into library work
Parsing verilog file "const.v" included at line 2.
Parsing module <E_ALU>.
Analyzing Verilog file "D:\ise\p6_cpu\D_REG.v" into library work
Parsing module <D_REG>.
Analyzing Verilog file "D:\ise\p6_cpu\D_NPC.v" into library work
Parsing verilog file "const.v" included at line 2.
Parsing module <D_NPC>.
Analyzing Verilog file "D:\ise\p6_cpu\D_GRF.v" into library work
Parsing module <D_GRF>.
Analyzing Verilog file "D:\ise\p6_cpu\D_EXT.v" into library work
Parsing verilog file "const.v" included at line 2.
Parsing module <D_EXT>.
Analyzing Verilog file "D:\ise\p6_cpu\CMP.v" into library work
Parsing verilog file "const.v" included at line 2.
Parsing module <D_CMP>.
Analyzing Verilog file "D:\ise\p6_cpu\mips.v" into library work
Parsing verilog file "const.v" included at line 2.
Parsing module <mips>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "D:\ise\p6_cpu\mips.v" Line 110: Port rd_addr is not connected to this instance
WARNING:HDLCompiler:1016 - "D:\ise\p6_cpu\mips.v" Line 206: Port rd_addr is not connected to this instance
WARNING:HDLCompiler:1016 - "D:\ise\p6_cpu\mips.v" Line 284: Port rs_addr is not connected to this instance
WARNING:HDLCompiler:1016 - "D:\ise\p6_cpu\mips.v" Line 347: Port rs_addr is not connected to this instance

Elaborating module <mips>.
WARNING:HDLCompiler:1016 - "D:\ise\p6_cpu\SU.v" Line 32: Port rd_addr is not connected to this instance
WARNING:HDLCompiler:1016 - "D:\ise\p6_cpu\SU.v" Line 60: Port rs_addr is not connected to this instance
WARNING:HDLCompiler:1016 - "D:\ise\p6_cpu\SU.v" Line 77: Port rs_addr is not connected to this instance

Elaborating module <SU>.

Elaborating module <_CU>.
WARNING:HDLCompiler:413 - "D:\ise\p6_cpu\_CU.v" Line 171: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "D:\ise\p6_cpu\SU.v" Line 49: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "D:\ise\p6_cpu\SU.v" Line 52: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "D:\ise\p6_cpu\SU.v" Line 70: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "D:\ise\p6_cpu\SU.v" Line 84: Result of 32-bit expression is truncated to fit in 3-bit target.

Elaborating module <F_PC>.

Elaborating module <D_REG>.

Elaborating module <D_EXT>.

Elaborating module <D_GRF>.

Elaborating module <D_CMP>.

Elaborating module <D_NPC>.

Elaborating module <E_REG>.

Elaborating module <E_ALU>.

Elaborating module <E_HILO>.
WARNING:HDLCompiler:816 - "D:\ise\p6_cpu\E_HILO.v" Line 87: System function call aigned not supported

Elaborating module <M_REG>.
WARNING:HDLCompiler:1127 - "D:\ise\p6_cpu\mips.v" Line 277: Assignment to M_EXTout ignored, since the identifier is never used

Elaborating module <M_BE>.

Elaborating module <M_DP>.

Elaborating module <W_REG>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mips>.
    Related source file is "D:\ise\p6_cpu\mips.v".
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 110: Output port <rd_addr> of the instance <D_cu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 110: Output port <ALUcon> of the instance <D_cu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 110: Output port <ALUsel1> of the instance <D_cu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 110: Output port <ALUsel2> of the instance <D_cu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 110: Output port <HILOtype> of the instance <D_cu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 110: Output port <BEsel> of the instance <D_cu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 110: Output port <DPsel> of the instance <D_cu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 110: Output port <WDsel> of the instance <D_cu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 110: Output port <REGsel> of the instance <D_cu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 110: Output port <A3dst> of the instance <D_cu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 110: Output port <load> of the instance <D_cu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 110: Output port <store> of the instance <D_cu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 110: Output port <calc_r> of the instance <D_cu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 110: Output port <calc_i> of the instance <D_cu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 110: Output port <shift_s> of the instance <D_cu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 110: Output port <shift_v> of the instance <D_cu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 110: Output port <j_r> of the instance <D_cu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 110: Output port <j_br> of the instance <D_cu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 110: Output port <md> of the instance <D_cu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 110: Output port <mt> of the instance <D_cu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 110: Output port <mf> of the instance <D_cu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 110: Output port <GRFwrite> of the instance <D_cu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 206: Output port <rd_addr> of the instance <E_cu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 206: Output port <imm> of the instance <E_cu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 206: Output port <imm26> of the instance <E_cu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 206: Output port <Branch> of the instance <E_cu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 206: Output port <B_type> of the instance <E_cu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 206: Output port <EXTop> of the instance <E_cu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 206: Output port <BEsel> of the instance <E_cu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 206: Output port <DPsel> of the instance <E_cu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 206: Output port <REGsel> of the instance <E_cu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 206: Output port <load> of the instance <E_cu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 206: Output port <store> of the instance <E_cu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 206: Output port <calc_r> of the instance <E_cu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 206: Output port <calc_i> of the instance <E_cu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 206: Output port <shift_s> of the instance <E_cu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 206: Output port <shift_v> of the instance <E_cu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 206: Output port <j_r> of the instance <E_cu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 206: Output port <j_br> of the instance <E_cu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 206: Output port <md> of the instance <E_cu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 206: Output port <mt> of the instance <E_cu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 206: Output port <mf> of the instance <E_cu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 206: Output port <GRFwrite> of the instance <E_cu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 262: Output port <EXT_out> of the instance <M_reg> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 284: Output port <rs_addr> of the instance <M_cu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 284: Output port <rd_addr> of the instance <M_cu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 284: Output port <imm> of the instance <M_cu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 284: Output port <imm26> of the instance <M_cu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 284: Output port <Branch> of the instance <M_cu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 284: Output port <B_type> of the instance <M_cu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 284: Output port <EXTop> of the instance <M_cu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 284: Output port <ALUcon> of the instance <M_cu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 284: Output port <ALUsel1> of the instance <M_cu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 284: Output port <ALUsel2> of the instance <M_cu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 284: Output port <HILOtype> of the instance <M_cu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 284: Output port <REGsel> of the instance <M_cu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 284: Output port <load> of the instance <M_cu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 284: Output port <store> of the instance <M_cu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 284: Output port <calc_r> of the instance <M_cu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 284: Output port <calc_i> of the instance <M_cu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 284: Output port <shift_s> of the instance <M_cu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 284: Output port <shift_v> of the instance <M_cu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 284: Output port <j_r> of the instance <M_cu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 284: Output port <j_br> of the instance <M_cu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 284: Output port <md> of the instance <M_cu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 284: Output port <mt> of the instance <M_cu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 284: Output port <mf> of the instance <M_cu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 284: Output port <GRFwrite> of the instance <M_cu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 347: Output port <rs_addr> of the instance <W_cu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 347: Output port <rt_addr> of the instance <W_cu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 347: Output port <rd_addr> of the instance <W_cu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 347: Output port <imm> of the instance <W_cu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 347: Output port <imm26> of the instance <W_cu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 347: Output port <Branch> of the instance <W_cu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 347: Output port <B_type> of the instance <W_cu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 347: Output port <EXTop> of the instance <W_cu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 347: Output port <ALUcon> of the instance <W_cu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 347: Output port <ALUsel1> of the instance <W_cu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 347: Output port <ALUsel2> of the instance <W_cu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 347: Output port <HILOtype> of the instance <W_cu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 347: Output port <BEsel> of the instance <W_cu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 347: Output port <DPsel> of the instance <W_cu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 347: Output port <REGsel> of the instance <W_cu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 347: Output port <load> of the instance <W_cu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 347: Output port <store> of the instance <W_cu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 347: Output port <calc_r> of the instance <W_cu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 347: Output port <calc_i> of the instance <W_cu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 347: Output port <shift_s> of the instance <W_cu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 347: Output port <shift_v> of the instance <W_cu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 347: Output port <j_r> of the instance <W_cu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 347: Output port <j_br> of the instance <W_cu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 347: Output port <md> of the instance <W_cu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 347: Output port <mt> of the instance <W_cu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\mips.v" line 347: Output port <mf> of the instance <W_cu> is unconnected or connected to loadless signal.
    Found 32-bit adder for signal <E_pc[31]_GND_1_o_add_1_OUT> created at line 66.
    Found 32-bit adder for signal <M_pc[31]_GND_1_o_add_6_OUT> created at line 71.
    Found 32-bit adder for signal <W_pc[31]_GND_1_o_add_14_OUT> created at line 76.
    Found 32-bit 4-to-1 multiplexer for signal <_n0195> created at line 61.
    Found 32-bit 4-to-1 multiplexer for signal <_n0197> created at line 34.
    Found 32-bit 4-to-1 multiplexer for signal <_n0201> created at line 218.
    Found 5-bit comparator equal for signal <D_rs_addr[4]_E_A3dst[4]_equal_26_o> created at line 174
    Found 5-bit comparator equal for signal <D_rs_addr[4]_M_A3dst[4]_equal_27_o> created at line 175
    Found 5-bit comparator equal for signal <D_rt_addr[4]_E_A3dst[4]_equal_32_o> created at line 179
    Found 5-bit comparator equal for signal <D_rt_addr[4]_M_A3dst[4]_equal_33_o> created at line 180
    Found 5-bit comparator equal for signal <E_rs_addr[4]_M_A3dst[4]_equal_38_o> created at line 240
    Found 5-bit comparator equal for signal <E_rs_addr[4]_W_A3dst[4]_equal_39_o> created at line 241
    Found 5-bit comparator equal for signal <E_rt_addr[4]_M_A3dst[4]_equal_44_o> created at line 245
    Found 5-bit comparator equal for signal <E_rt_addr[4]_W_A3dst[4]_equal_45_o> created at line 246
    Found 5-bit comparator equal for signal <M_rt_addr[4]_W_A3dst[4]_equal_67_o> created at line 325
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred   9 Comparator(s).
	inferred  19 Multiplexer(s).
Unit <mips> synthesized.

Synthesizing Unit <SU>.
    Related source file is "D:\ise\p6_cpu\SU.v".
INFO:Xst:3210 - "D:\ise\p6_cpu\SU.v" line 32: Output port <rd_addr> of the instance <Dinter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\SU.v" line 32: Output port <imm> of the instance <Dinter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\SU.v" line 32: Output port <imm26> of the instance <Dinter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\SU.v" line 32: Output port <Branch> of the instance <Dinter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\SU.v" line 32: Output port <B_type> of the instance <Dinter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\SU.v" line 32: Output port <EXTop> of the instance <Dinter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\SU.v" line 32: Output port <ALUcon> of the instance <Dinter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\SU.v" line 32: Output port <ALUsel1> of the instance <Dinter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\SU.v" line 32: Output port <ALUsel2> of the instance <Dinter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\SU.v" line 32: Output port <HILOtype> of the instance <Dinter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\SU.v" line 32: Output port <BEsel> of the instance <Dinter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\SU.v" line 32: Output port <DPsel> of the instance <Dinter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\SU.v" line 32: Output port <WDsel> of the instance <Dinter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\SU.v" line 32: Output port <REGsel> of the instance <Dinter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\SU.v" line 32: Output port <A3dst> of the instance <Dinter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\SU.v" line 32: Output port <shift_v> of the instance <Dinter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\SU.v" line 32: Output port <GRFwrite> of the instance <Dinter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\SU.v" line 60: Output port <rs_addr> of the instance <Einter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\SU.v" line 60: Output port <rt_addr> of the instance <Einter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\SU.v" line 60: Output port <rd_addr> of the instance <Einter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\SU.v" line 60: Output port <imm> of the instance <Einter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\SU.v" line 60: Output port <imm26> of the instance <Einter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\SU.v" line 60: Output port <Branch> of the instance <Einter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\SU.v" line 60: Output port <B_type> of the instance <Einter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\SU.v" line 60: Output port <EXTop> of the instance <Einter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\SU.v" line 60: Output port <ALUcon> of the instance <Einter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\SU.v" line 60: Output port <ALUsel1> of the instance <Einter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\SU.v" line 60: Output port <ALUsel2> of the instance <Einter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\SU.v" line 60: Output port <HILOtype> of the instance <Einter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\SU.v" line 60: Output port <BEsel> of the instance <Einter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\SU.v" line 60: Output port <DPsel> of the instance <Einter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\SU.v" line 60: Output port <WDsel> of the instance <Einter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\SU.v" line 60: Output port <REGsel> of the instance <Einter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\SU.v" line 60: Output port <store> of the instance <Einter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\SU.v" line 60: Output port <shift_s> of the instance <Einter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\SU.v" line 60: Output port <shift_v> of the instance <Einter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\SU.v" line 60: Output port <j_r> of the instance <Einter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\SU.v" line 60: Output port <j_br> of the instance <Einter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\SU.v" line 60: Output port <md> of the instance <Einter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\SU.v" line 60: Output port <mt> of the instance <Einter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\SU.v" line 60: Output port <GRFwrite> of the instance <Einter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\SU.v" line 77: Output port <rs_addr> of the instance <Minter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\SU.v" line 77: Output port <rt_addr> of the instance <Minter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\SU.v" line 77: Output port <rd_addr> of the instance <Minter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\SU.v" line 77: Output port <imm> of the instance <Minter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\SU.v" line 77: Output port <imm26> of the instance <Minter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\SU.v" line 77: Output port <Branch> of the instance <Minter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\SU.v" line 77: Output port <B_type> of the instance <Minter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\SU.v" line 77: Output port <EXTop> of the instance <Minter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\SU.v" line 77: Output port <ALUcon> of the instance <Minter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\SU.v" line 77: Output port <ALUsel1> of the instance <Minter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\SU.v" line 77: Output port <ALUsel2> of the instance <Minter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\SU.v" line 77: Output port <HILOtype> of the instance <Minter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\SU.v" line 77: Output port <BEsel> of the instance <Minter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\SU.v" line 77: Output port <DPsel> of the instance <Minter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\SU.v" line 77: Output port <WDsel> of the instance <Minter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\SU.v" line 77: Output port <REGsel> of the instance <Minter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\SU.v" line 77: Output port <store> of the instance <Minter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\SU.v" line 77: Output port <calc_r> of the instance <Minter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\SU.v" line 77: Output port <calc_i> of the instance <Minter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\SU.v" line 77: Output port <shift_s> of the instance <Minter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\SU.v" line 77: Output port <shift_v> of the instance <Minter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\SU.v" line 77: Output port <j_r> of the instance <Minter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\SU.v" line 77: Output port <j_br> of the instance <Minter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\SU.v" line 77: Output port <md> of the instance <Minter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\SU.v" line 77: Output port <mt> of the instance <Minter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\SU.v" line 77: Output port <mf> of the instance <Minter> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "D:\ise\p6_cpu\SU.v" line 77: Output port <GRFwrite> of the instance <Minter> is unconnected or connected to loadless signal.
    Found 3-bit comparator greater for signal <TuseRS[2]_TnewE[2]_LessThan_9_o> created at line 90
    Found 5-bit comparator equal for signal <D_rs_addr[4]_E_A3dst[4]_equal_11_o> created at line 90
    Found 3-bit comparator greater for signal <TuseRS[2]_TnewM[2]_LessThan_12_o> created at line 91
    Found 5-bit comparator equal for signal <D_rs_addr[4]_M_A3dst[4]_equal_14_o> created at line 91
    Found 3-bit comparator greater for signal <TuseRT[2]_TnewE[2]_LessThan_15_o> created at line 96
    Found 5-bit comparator equal for signal <D_rt_addr[4]_E_A3dst[4]_equal_17_o> created at line 96
    Found 3-bit comparator greater for signal <TuseRT[2]_TnewM[2]_LessThan_18_o> created at line 97
    Found 5-bit comparator equal for signal <D_rt_addr[4]_M_A3dst[4]_equal_20_o> created at line 97
    Summary:
	inferred   8 Comparator(s).
	inferred   4 Multiplexer(s).
Unit <SU> synthesized.

Synthesizing Unit <_CU>.
    Related source file is "D:\ise\p6_cpu\_CU.v".
    Found 5-bit 4-to-1 multiplexer for signal <_n0617> created at line 60.
    Summary:
	inferred  35 Multiplexer(s).
Unit <_CU> synthesized.

Synthesizing Unit <F_PC>.
    Related source file is "D:\ise\p6_cpu\F_PC.v".
    Found 32-bit register for signal <pc>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <F_PC> synthesized.

Synthesizing Unit <D_REG>.
    Related source file is "D:\ise\p6_cpu\D_REG.v".
    Found 32-bit register for signal <pc_out>.
    Found 32-bit register for signal <instr_out>.
    Summary:
	inferred  64 D-type flip-flop(s).
Unit <D_REG> synthesized.

Synthesizing Unit <D_EXT>.
    Related source file is "D:\ise\p6_cpu\D_EXT.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <D_EXT> synthesized.

Synthesizing Unit <D_GRF>.
    Related source file is "D:\ise\p6_cpu\D_GRF.v".
WARNING:Xst:647 - Input <W_pc> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1024-bit register for signal <n0059[1023:0]>.
    Found 32-bit 32-to-1 multiplexer for signal <A1[4]_grf[31][31]_wide_mux_43_OUT> created at line 52.
    Found 32-bit 32-to-1 multiplexer for signal <A2[4]_grf[31][31]_wide_mux_47_OUT> created at line 53.
    Found 5-bit comparator equal for signal <A3[4]_A1[4]_equal_42_o> created at line 52
    Found 5-bit comparator equal for signal <A3[4]_A2[4]_equal_46_o> created at line 53
    Summary:
	inferred 1024 D-type flip-flop(s).
	inferred   2 Comparator(s).
	inferred  36 Multiplexer(s).
Unit <D_GRF> synthesized.

Synthesizing Unit <D_CMP>.
    Related source file is "D:\ise\p6_cpu\CMP.v".
    Found 32-bit comparator equal for signal <in1[31]_in2[31]_equal_3_o> created at line 32
    Summary:
	inferred   1 Comparator(s).
Unit <D_CMP> synthesized.

Synthesizing Unit <D_NPC>.
    Related source file is "D:\ise\p6_cpu\D_NPC.v".
    Found 32-bit adder for signal <n0029> created at line 37.
    Found 32-bit adder for signal <D_pc[31]_imm[15]_add_6_OUT> created at line 37.
    Found 32-bit adder for signal <F_pc[31]_GND_9_o_add_7_OUT> created at line 38.
    Found 32-bit 4-to-1 multiplexer for signal <_n0034> created at line 30.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <D_NPC> synthesized.

Synthesizing Unit <E_REG>.
    Related source file is "D:\ise\p6_cpu\E_REG.v".
    Found 32-bit register for signal <pc_out>.
    Found 32-bit register for signal <rs_out>.
    Found 32-bit register for signal <rt_out>.
    Found 32-bit register for signal <EXT_out>.
    Found 32-bit register for signal <instr_out>.
    Summary:
	inferred 160 D-type flip-flop(s).
Unit <E_REG> synthesized.

Synthesizing Unit <E_ALU>.
    Related source file is "D:\ise\p6_cpu\E_ALU.v".
    Found 32-bit subtractor for signal <in1[31]_in2[31]_sub_7_OUT> created at line 34.
    Found 32-bit adder for signal <in1[31]_in2[31]_add_4_OUT> created at line 33.
    Found 32-bit shifter arithmetic right for signal <res_sra> created at line 29
    Found 32-bit shifter logical left for signal <in1[31]_in2[31]_shift_left_14_OUT> created at line 39
    Found 32-bit shifter logical right for signal <in1[31]_in2[31]_shift_right_16_OUT> created at line 40
    Found 32-bit 13-to-1 multiplexer for signal <ALUout> created at line 26.
    Found 32-bit comparator greater for signal <in2[31]_in1[31]_LessThan_2_o> created at line 31
    Found 32-bit comparator greater for signal <in1[31]_in2[31]_LessThan_12_o> created at line 37
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
	inferred  14 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <E_ALU> synthesized.

Synthesizing Unit <E_HILO>.
    Related source file is "D:\ise\p6_cpu\E_HILO.v".
    Found 1-bit register for signal <busy>.
    Found 32-bit register for signal <hi>.
    Found 32-bit register for signal <lo>.
    Found 32-bit register for signal <hi_tmp>.
    Found 32-bit register for signal <lo_tmp>.
    Found 32-bit register for signal <state>.
    Found 32-bit subtractor for signal <state[31]_GND_14_o_sub_40_OUT> created at line 104.
    Found 32x32-bit multiplier for signal <n0078> created at line 77.
    Found 32x32-bit multiplier for signal <rs[31]_rt[31]_MuLt_13_OUT> created at line 82.
    Summary:
	inferred   2 Multiplier(s).
	inferred   1 Adder/Subtractor(s).
	inferred 161 D-type flip-flop(s).
	inferred   9 Multiplexer(s).
Unit <E_HILO> synthesized.

Synthesizing Unit <rem_32s_32s>.
    Related source file is "".
    Found 32-bit subtractor for signal <a[31]_unary_minus_1_OUT> created at line 0.
    Found 32-bit subtractor for signal <b[31]_unary_minus_3_OUT> created at line 0.
    Found 64-bit adder for signal <n3511> created at line 0.
    Found 64-bit adder for signal <GND_17_o_b[31]_add_5_OUT> created at line 0.
    Found 63-bit adder for signal <n3515> created at line 0.
    Found 63-bit adder for signal <GND_17_o_b[31]_add_7_OUT> created at line 0.
    Found 62-bit adder for signal <n3519> created at line 0.
    Found 62-bit adder for signal <GND_17_o_b[31]_add_9_OUT> created at line 0.
    Found 61-bit adder for signal <n3523> created at line 0.
    Found 61-bit adder for signal <GND_17_o_b[31]_add_11_OUT> created at line 0.
    Found 60-bit adder for signal <n3527> created at line 0.
    Found 60-bit adder for signal <GND_17_o_b[31]_add_13_OUT> created at line 0.
    Found 59-bit adder for signal <n3531> created at line 0.
    Found 59-bit adder for signal <GND_17_o_b[31]_add_15_OUT> created at line 0.
    Found 58-bit adder for signal <n3535> created at line 0.
    Found 58-bit adder for signal <GND_17_o_b[31]_add_17_OUT> created at line 0.
    Found 57-bit adder for signal <n3539> created at line 0.
    Found 57-bit adder for signal <GND_17_o_b[31]_add_19_OUT> created at line 0.
    Found 56-bit adder for signal <n3543> created at line 0.
    Found 56-bit adder for signal <GND_17_o_b[31]_add_21_OUT> created at line 0.
    Found 55-bit adder for signal <n3547> created at line 0.
    Found 55-bit adder for signal <GND_17_o_b[31]_add_23_OUT> created at line 0.
    Found 54-bit adder for signal <n3551> created at line 0.
    Found 54-bit adder for signal <GND_17_o_b[31]_add_25_OUT> created at line 0.
    Found 53-bit adder for signal <n3555> created at line 0.
    Found 53-bit adder for signal <GND_17_o_b[31]_add_27_OUT> created at line 0.
    Found 52-bit adder for signal <n3559> created at line 0.
    Found 52-bit adder for signal <GND_17_o_b[31]_add_29_OUT> created at line 0.
    Found 51-bit adder for signal <n3563> created at line 0.
    Found 51-bit adder for signal <GND_17_o_b[31]_add_31_OUT> created at line 0.
    Found 50-bit adder for signal <n3567> created at line 0.
    Found 50-bit adder for signal <GND_17_o_b[31]_add_33_OUT> created at line 0.
    Found 49-bit adder for signal <n3571> created at line 0.
    Found 49-bit adder for signal <GND_17_o_b[31]_add_35_OUT> created at line 0.
    Found 48-bit adder for signal <n3575> created at line 0.
    Found 48-bit adder for signal <GND_17_o_b[31]_add_37_OUT> created at line 0.
    Found 47-bit adder for signal <n3579> created at line 0.
    Found 47-bit adder for signal <GND_17_o_b[31]_add_39_OUT> created at line 0.
    Found 46-bit adder for signal <n3583> created at line 0.
    Found 46-bit adder for signal <GND_17_o_b[31]_add_41_OUT> created at line 0.
    Found 45-bit adder for signal <n3587> created at line 0.
    Found 45-bit adder for signal <GND_17_o_b[31]_add_43_OUT> created at line 0.
    Found 44-bit adder for signal <n3591> created at line 0.
    Found 44-bit adder for signal <GND_17_o_b[31]_add_45_OUT> created at line 0.
    Found 43-bit adder for signal <n3595> created at line 0.
    Found 43-bit adder for signal <GND_17_o_b[31]_add_47_OUT> created at line 0.
    Found 42-bit adder for signal <n3599> created at line 0.
    Found 42-bit adder for signal <GND_17_o_b[31]_add_49_OUT> created at line 0.
    Found 41-bit adder for signal <n3603> created at line 0.
    Found 41-bit adder for signal <GND_17_o_b[31]_add_51_OUT> created at line 0.
    Found 40-bit adder for signal <n3607> created at line 0.
    Found 40-bit adder for signal <GND_17_o_b[31]_add_53_OUT> created at line 0.
    Found 39-bit adder for signal <n3611> created at line 0.
    Found 39-bit adder for signal <GND_17_o_b[31]_add_55_OUT> created at line 0.
    Found 38-bit adder for signal <n3615> created at line 0.
    Found 38-bit adder for signal <GND_17_o_b[31]_add_57_OUT> created at line 0.
    Found 37-bit adder for signal <n3619> created at line 0.
    Found 37-bit adder for signal <GND_17_o_b[31]_add_59_OUT> created at line 0.
    Found 36-bit adder for signal <n3623> created at line 0.
    Found 36-bit adder for signal <GND_17_o_b[31]_add_61_OUT> created at line 0.
    Found 35-bit adder for signal <n3627> created at line 0.
    Found 35-bit adder for signal <GND_17_o_b[31]_add_63_OUT> created at line 0.
    Found 34-bit adder for signal <n3631> created at line 0.
    Found 34-bit adder for signal <GND_17_o_b[31]_add_65_OUT> created at line 0.
    Found 33-bit adder for signal <n3635> created at line 0.
    Found 33-bit adder for signal <GND_17_o_b[31]_add_67_OUT> created at line 0.
    Found 32-bit adder for signal <n3639> created at line 0.
    Found 32-bit adder for signal <a[31]_b[31]_add_69_OUT> created at line 0.
    Found 32-bit adder for signal <GND_17_o_a[31]_add_70_OUT[31:0]> created at line 0.
    Found 64-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 63-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 62-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 61-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 60-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 59-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 58-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 57-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 56-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 55-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 54-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 53-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 52-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 51-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 50-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 49-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 48-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 47-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 46-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 45-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 44-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 43-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 42-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 41-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 40-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 39-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 38-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  69 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 1059 Multiplexer(s).
Unit <rem_32s_32s> synthesized.

Synthesizing Unit <div_32u_32u>.
    Related source file is "".
    Found 64-bit adder for signal <n3436> created at line 0.
    Found 64-bit adder for signal <GND_19_o_b[31]_add_1_OUT> created at line 0.
    Found 63-bit adder for signal <n3440> created at line 0.
    Found 63-bit adder for signal <GND_19_o_b[31]_add_3_OUT> created at line 0.
    Found 62-bit adder for signal <n3444> created at line 0.
    Found 62-bit adder for signal <GND_19_o_b[31]_add_5_OUT> created at line 0.
    Found 61-bit adder for signal <n3448> created at line 0.
    Found 61-bit adder for signal <GND_19_o_b[31]_add_7_OUT> created at line 0.
    Found 60-bit adder for signal <n3452> created at line 0.
    Found 60-bit adder for signal <GND_19_o_b[31]_add_9_OUT> created at line 0.
    Found 59-bit adder for signal <n3456> created at line 0.
    Found 59-bit adder for signal <GND_19_o_b[31]_add_11_OUT> created at line 0.
    Found 58-bit adder for signal <n3460> created at line 0.
    Found 58-bit adder for signal <GND_19_o_b[31]_add_13_OUT> created at line 0.
    Found 57-bit adder for signal <n3464> created at line 0.
    Found 57-bit adder for signal <GND_19_o_b[31]_add_15_OUT> created at line 0.
    Found 56-bit adder for signal <n3468> created at line 0.
    Found 56-bit adder for signal <GND_19_o_b[31]_add_17_OUT> created at line 0.
    Found 55-bit adder for signal <n3472> created at line 0.
    Found 55-bit adder for signal <GND_19_o_b[31]_add_19_OUT> created at line 0.
    Found 54-bit adder for signal <n3476> created at line 0.
    Found 54-bit adder for signal <GND_19_o_b[31]_add_21_OUT> created at line 0.
    Found 53-bit adder for signal <n3480> created at line 0.
    Found 53-bit adder for signal <GND_19_o_b[31]_add_23_OUT> created at line 0.
    Found 52-bit adder for signal <n3484> created at line 0.
    Found 52-bit adder for signal <GND_19_o_b[31]_add_25_OUT> created at line 0.
    Found 51-bit adder for signal <n3488> created at line 0.
    Found 51-bit adder for signal <GND_19_o_b[31]_add_27_OUT> created at line 0.
    Found 50-bit adder for signal <n3492> created at line 0.
    Found 50-bit adder for signal <GND_19_o_b[31]_add_29_OUT> created at line 0.
    Found 49-bit adder for signal <n3496> created at line 0.
    Found 49-bit adder for signal <GND_19_o_b[31]_add_31_OUT> created at line 0.
    Found 48-bit adder for signal <n3500> created at line 0.
    Found 48-bit adder for signal <GND_19_o_b[31]_add_33_OUT> created at line 0.
    Found 47-bit adder for signal <n3504> created at line 0.
    Found 47-bit adder for signal <GND_19_o_b[31]_add_35_OUT> created at line 0.
    Found 46-bit adder for signal <n3508> created at line 0.
    Found 46-bit adder for signal <GND_19_o_b[31]_add_37_OUT> created at line 0.
    Found 45-bit adder for signal <n3512> created at line 0.
    Found 45-bit adder for signal <GND_19_o_b[31]_add_39_OUT> created at line 0.
    Found 44-bit adder for signal <n3516> created at line 0.
    Found 44-bit adder for signal <GND_19_o_b[31]_add_41_OUT> created at line 0.
    Found 43-bit adder for signal <n3520> created at line 0.
    Found 43-bit adder for signal <GND_19_o_b[31]_add_43_OUT> created at line 0.
    Found 42-bit adder for signal <n3524> created at line 0.
    Found 42-bit adder for signal <GND_19_o_b[31]_add_45_OUT> created at line 0.
    Found 41-bit adder for signal <n3528> created at line 0.
    Found 41-bit adder for signal <GND_19_o_b[31]_add_47_OUT> created at line 0.
    Found 40-bit adder for signal <n3532> created at line 0.
    Found 40-bit adder for signal <GND_19_o_b[31]_add_49_OUT> created at line 0.
    Found 39-bit adder for signal <n3536> created at line 0.
    Found 39-bit adder for signal <GND_19_o_b[31]_add_51_OUT> created at line 0.
    Found 38-bit adder for signal <n3540> created at line 0.
    Found 38-bit adder for signal <GND_19_o_b[31]_add_53_OUT> created at line 0.
    Found 37-bit adder for signal <n3544> created at line 0.
    Found 37-bit adder for signal <GND_19_o_b[31]_add_55_OUT> created at line 0.
    Found 36-bit adder for signal <n3548> created at line 0.
    Found 36-bit adder for signal <GND_19_o_b[31]_add_57_OUT> created at line 0.
    Found 35-bit adder for signal <n3552> created at line 0.
    Found 35-bit adder for signal <GND_19_o_b[31]_add_59_OUT> created at line 0.
    Found 34-bit adder for signal <n3556> created at line 0.
    Found 34-bit adder for signal <GND_19_o_b[31]_add_61_OUT> created at line 0.
    Found 33-bit adder for signal <n3560> created at line 0.
    Found 33-bit adder for signal <GND_19_o_b[31]_add_63_OUT> created at line 0.
    Found 64-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 63-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 62-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 61-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 60-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 59-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 58-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 57-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 56-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 55-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 54-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 53-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 52-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 51-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 50-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 49-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 48-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 47-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 46-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 45-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 44-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 43-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 42-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 41-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 40-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 39-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 38-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  64 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 993 Multiplexer(s).
Unit <div_32u_32u> synthesized.

Synthesizing Unit <mod_32u_32u>.
    Related source file is "".
    Found 64-bit adder for signal <n3436> created at line 0.
    Found 64-bit adder for signal <GND_20_o_b[31]_add_1_OUT> created at line 0.
    Found 63-bit adder for signal <n3440> created at line 0.
    Found 63-bit adder for signal <GND_20_o_b[31]_add_3_OUT> created at line 0.
    Found 62-bit adder for signal <n3444> created at line 0.
    Found 62-bit adder for signal <GND_20_o_b[31]_add_5_OUT> created at line 0.
    Found 61-bit adder for signal <n3448> created at line 0.
    Found 61-bit adder for signal <GND_20_o_b[31]_add_7_OUT> created at line 0.
    Found 60-bit adder for signal <n3452> created at line 0.
    Found 60-bit adder for signal <GND_20_o_b[31]_add_9_OUT> created at line 0.
    Found 59-bit adder for signal <n3456> created at line 0.
    Found 59-bit adder for signal <GND_20_o_b[31]_add_11_OUT> created at line 0.
    Found 58-bit adder for signal <n3460> created at line 0.
    Found 58-bit adder for signal <GND_20_o_b[31]_add_13_OUT> created at line 0.
    Found 57-bit adder for signal <n3464> created at line 0.
    Found 57-bit adder for signal <GND_20_o_b[31]_add_15_OUT> created at line 0.
    Found 56-bit adder for signal <n3468> created at line 0.
    Found 56-bit adder for signal <GND_20_o_b[31]_add_17_OUT> created at line 0.
    Found 55-bit adder for signal <n3472> created at line 0.
    Found 55-bit adder for signal <GND_20_o_b[31]_add_19_OUT> created at line 0.
    Found 54-bit adder for signal <n3476> created at line 0.
    Found 54-bit adder for signal <GND_20_o_b[31]_add_21_OUT> created at line 0.
    Found 53-bit adder for signal <n3480> created at line 0.
    Found 53-bit adder for signal <GND_20_o_b[31]_add_23_OUT> created at line 0.
    Found 52-bit adder for signal <n3484> created at line 0.
    Found 52-bit adder for signal <GND_20_o_b[31]_add_25_OUT> created at line 0.
    Found 51-bit adder for signal <n3488> created at line 0.
    Found 51-bit adder for signal <GND_20_o_b[31]_add_27_OUT> created at line 0.
    Found 50-bit adder for signal <n3492> created at line 0.
    Found 50-bit adder for signal <GND_20_o_b[31]_add_29_OUT> created at line 0.
    Found 49-bit adder for signal <n3496> created at line 0.
    Found 49-bit adder for signal <GND_20_o_b[31]_add_31_OUT> created at line 0.
    Found 48-bit adder for signal <n3500> created at line 0.
    Found 48-bit adder for signal <GND_20_o_b[31]_add_33_OUT> created at line 0.
    Found 47-bit adder for signal <n3504> created at line 0.
    Found 47-bit adder for signal <GND_20_o_b[31]_add_35_OUT> created at line 0.
    Found 46-bit adder for signal <n3508> created at line 0.
    Found 46-bit adder for signal <GND_20_o_b[31]_add_37_OUT> created at line 0.
    Found 45-bit adder for signal <n3512> created at line 0.
    Found 45-bit adder for signal <GND_20_o_b[31]_add_39_OUT> created at line 0.
    Found 44-bit adder for signal <n3516> created at line 0.
    Found 44-bit adder for signal <GND_20_o_b[31]_add_41_OUT> created at line 0.
    Found 43-bit adder for signal <n3520> created at line 0.
    Found 43-bit adder for signal <GND_20_o_b[31]_add_43_OUT> created at line 0.
    Found 42-bit adder for signal <n3524> created at line 0.
    Found 42-bit adder for signal <GND_20_o_b[31]_add_45_OUT> created at line 0.
    Found 41-bit adder for signal <n3528> created at line 0.
    Found 41-bit adder for signal <GND_20_o_b[31]_add_47_OUT> created at line 0.
    Found 40-bit adder for signal <n3532> created at line 0.
    Found 40-bit adder for signal <GND_20_o_b[31]_add_49_OUT> created at line 0.
    Found 39-bit adder for signal <n3536> created at line 0.
    Found 39-bit adder for signal <GND_20_o_b[31]_add_51_OUT> created at line 0.
    Found 38-bit adder for signal <n3540> created at line 0.
    Found 38-bit adder for signal <GND_20_o_b[31]_add_53_OUT> created at line 0.
    Found 37-bit adder for signal <n3544> created at line 0.
    Found 37-bit adder for signal <GND_20_o_b[31]_add_55_OUT> created at line 0.
    Found 36-bit adder for signal <n3548> created at line 0.
    Found 36-bit adder for signal <GND_20_o_b[31]_add_57_OUT> created at line 0.
    Found 35-bit adder for signal <n3552> created at line 0.
    Found 35-bit adder for signal <GND_20_o_b[31]_add_59_OUT> created at line 0.
    Found 34-bit adder for signal <n3556> created at line 0.
    Found 34-bit adder for signal <GND_20_o_b[31]_add_61_OUT> created at line 0.
    Found 33-bit adder for signal <n3560> created at line 0.
    Found 33-bit adder for signal <GND_20_o_b[31]_add_63_OUT> created at line 0.
    Found 32-bit adder for signal <n3564> created at line 0.
    Found 32-bit adder for signal <a[31]_b[31]_add_65_OUT[31:0]> created at line 0.
    Found 64-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 63-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 62-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 61-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 60-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 59-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 58-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 57-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 56-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 55-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 54-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 53-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 52-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 51-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 50-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 49-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 48-bit comparator lessequal for signal <BUS_0017> created at line 0
    Found 47-bit comparator lessequal for signal <BUS_0018> created at line 0
    Found 46-bit comparator lessequal for signal <BUS_0019> created at line 0
    Found 45-bit comparator lessequal for signal <BUS_0020> created at line 0
    Found 44-bit comparator lessequal for signal <BUS_0021> created at line 0
    Found 43-bit comparator lessequal for signal <BUS_0022> created at line 0
    Found 42-bit comparator lessequal for signal <BUS_0023> created at line 0
    Found 41-bit comparator lessequal for signal <BUS_0024> created at line 0
    Found 40-bit comparator lessequal for signal <BUS_0025> created at line 0
    Found 39-bit comparator lessequal for signal <BUS_0026> created at line 0
    Found 38-bit comparator lessequal for signal <BUS_0027> created at line 0
    Found 37-bit comparator lessequal for signal <BUS_0028> created at line 0
    Found 36-bit comparator lessequal for signal <BUS_0029> created at line 0
    Found 35-bit comparator lessequal for signal <BUS_0030> created at line 0
    Found 34-bit comparator lessequal for signal <BUS_0031> created at line 0
    Found 33-bit comparator lessequal for signal <BUS_0032> created at line 0
    Found 32-bit comparator lessequal for signal <BUS_0033> created at line 0
    Summary:
	inferred  66 Adder/Subtractor(s).
	inferred  33 Comparator(s).
	inferred 994 Multiplexer(s).
Unit <mod_32u_32u> synthesized.

Synthesizing Unit <M_REG>.
    Related source file is "D:\ise\p6_cpu\M_REG.v".
    Found 32-bit register for signal <pc_out>.
    Found 32-bit register for signal <ALU_out>.
    Found 32-bit register for signal <HILO_out>.
    Found 32-bit register for signal <rt_out>.
    Found 32-bit register for signal <EXT_out>.
    Found 32-bit register for signal <instr_out>.
    Summary:
	inferred 192 D-type flip-flop(s).
Unit <M_REG> synthesized.

Synthesizing Unit <M_BE>.
    Related source file is "D:\ise\p6_cpu\M_BE.v".
WARNING:Xst:647 - Input <Wdm_addr<31:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 6-bit adder for signal <n1217> created at line 48.
    Found 6-bit adder for signal <n1250> created at line 49.
    Found 4-bit 4-to-1 multiplexer for signal <_n1349> created at line 26.
WARNING:Xst:737 - Found 1-bit latch for signal <word<30>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <word<29>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <word<28>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <word<27>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <word<26>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <word<25>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <word<24>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <word<23>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <word<22>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <word<21>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <word<20>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <word<19>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <word<18>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <word<17>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <word<16>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <word<15>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <word<14>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <word<13>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <word<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <word<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <word<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <word<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <word<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <word<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <word<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <word<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <word<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <word<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <word<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <word<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <word<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <word<31>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  32 Latch(s).
	inferred 357 Multiplexer(s).
Unit <M_BE> synthesized.

Synthesizing Unit <M_DP>.
    Related source file is "D:\ise\p6_cpu\M_DP.v".
WARNING:Xst:647 - Input <dp_addr<31:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit adder for signal <GND_55_o_dp_addr[1]_add_1_OUT> created at line 35.
    Found 5-bit adder for signal <GND_55_o_dp_addr[1]_add_3_OUT> created at line 36.
    Found 63-bit shifter logical right for signal <n0022> created at line 35
    Found 63-bit shifter logical right for signal <n0023> created at line 36
    Found 1-bit 32-to-1 multiplexer for signal <sign_hf> created at line 37.
    Found 1-bit 32-to-1 multiplexer for signal <sign_bt> created at line 38.
    Found 32-bit 7-to-1 multiplexer for signal <DMout> created at line 26.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred   3 Multiplexer(s).
	inferred   2 Combinational logic shifter(s).
Unit <M_DP> synthesized.

Synthesizing Unit <W_REG>.
    Related source file is "D:\ise\p6_cpu\W_REG.v".
    Found 32-bit register for signal <pc_out>.
    Found 32-bit register for signal <ALU_out>.
    Found 32-bit register for signal <HILO_out>.
    Found 32-bit register for signal <DM_out>.
    Found 32-bit register for signal <instr_out>.
    Summary:
	inferred 160 D-type flip-flop(s).
Unit <W_REG> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 32x32-bit multiplier                                  : 2
# Adders/Subtractors                                   : 211
 32-bit adder                                          : 11
 32-bit addsub                                         : 1
 32-bit subtractor                                     : 3
 33-bit adder                                          : 6
 34-bit adder                                          : 6
 35-bit adder                                          : 6
 36-bit adder                                          : 6
 37-bit adder                                          : 6
 38-bit adder                                          : 6
 39-bit adder                                          : 6
 40-bit adder                                          : 6
 41-bit adder                                          : 6
 42-bit adder                                          : 6
 43-bit adder                                          : 6
 44-bit adder                                          : 6
 45-bit adder                                          : 6
 46-bit adder                                          : 6
 47-bit adder                                          : 6
 48-bit adder                                          : 6
 49-bit adder                                          : 6
 5-bit adder                                           : 2
 50-bit adder                                          : 6
 51-bit adder                                          : 6
 52-bit adder                                          : 6
 53-bit adder                                          : 6
 54-bit adder                                          : 6
 55-bit adder                                          : 6
 56-bit adder                                          : 6
 57-bit adder                                          : 6
 58-bit adder                                          : 6
 59-bit adder                                          : 6
 6-bit adder                                           : 2
 60-bit adder                                          : 6
 61-bit adder                                          : 6
 62-bit adder                                          : 6
 63-bit adder                                          : 6
 64-bit adder                                          : 6
# Registers                                            : 26
 1-bit register                                        : 1
 1024-bit register                                     : 1
 32-bit register                                       : 24
# Latches                                              : 32
 1-bit latch                                           : 32
# Comparators                                          : 121
 3-bit comparator greater                              : 4
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 2
 32-bit comparator lessequal                           : 3
 33-bit comparator lessequal                           : 3
 34-bit comparator lessequal                           : 3
 35-bit comparator lessequal                           : 3
 36-bit comparator lessequal                           : 3
 37-bit comparator lessequal                           : 3
 38-bit comparator lessequal                           : 3
 39-bit comparator lessequal                           : 3
 40-bit comparator lessequal                           : 3
 41-bit comparator lessequal                           : 3
 42-bit comparator lessequal                           : 3
 43-bit comparator lessequal                           : 3
 44-bit comparator lessequal                           : 3
 45-bit comparator lessequal                           : 3
 46-bit comparator lessequal                           : 3
 47-bit comparator lessequal                           : 3
 48-bit comparator lessequal                           : 3
 49-bit comparator lessequal                           : 3
 5-bit comparator equal                                : 15
 50-bit comparator lessequal                           : 3
 51-bit comparator lessequal                           : 3
 52-bit comparator lessequal                           : 3
 53-bit comparator lessequal                           : 3
 54-bit comparator lessequal                           : 3
 55-bit comparator lessequal                           : 3
 56-bit comparator lessequal                           : 3
 57-bit comparator lessequal                           : 3
 58-bit comparator lessequal                           : 3
 59-bit comparator lessequal                           : 3
 60-bit comparator lessequal                           : 3
 61-bit comparator lessequal                           : 3
 62-bit comparator lessequal                           : 3
 63-bit comparator lessequal                           : 3
 64-bit comparator lessequal                           : 3
# Multiplexers                                         : 3736
 1-bit 2-to-1 multiplexer                              : 3358
 1-bit 32-to-1 multiplexer                             : 2
 10-bit 2-to-1 multiplexer                             : 2
 11-bit 2-to-1 multiplexer                             : 2
 12-bit 2-to-1 multiplexer                             : 2
 13-bit 2-to-1 multiplexer                             : 2
 14-bit 2-to-1 multiplexer                             : 2
 15-bit 2-to-1 multiplexer                             : 2
 16-bit 2-to-1 multiplexer                             : 17
 2-bit 2-to-1 multiplexer                              : 1
 3-bit 2-to-1 multiplexer                              : 99
 32-bit 2-to-1 multiplexer                             : 98
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 4
 32-bit 7-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 127
 4-bit 4-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 1
 5-bit 4-to-1 multiplexer                              : 7
 6-bit 2-to-1 multiplexer                              : 1
 7-bit 2-to-1 multiplexer                              : 1
 8-bit 2-to-1 multiplexer                              : 2
 9-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 5
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
 63-bit shifter logical right                          : 2
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <instr_out_6> of sequential type is unconnected in block <M_reg>.
WARNING:Xst:2677 - Node <instr_out_7> of sequential type is unconnected in block <M_reg>.
WARNING:Xst:2677 - Node <instr_out_8> of sequential type is unconnected in block <M_reg>.
WARNING:Xst:2677 - Node <instr_out_9> of sequential type is unconnected in block <M_reg>.
WARNING:Xst:2677 - Node <instr_out_10> of sequential type is unconnected in block <M_reg>.
WARNING:Xst:2677 - Node <instr_out_21> of sequential type is unconnected in block <M_reg>.
WARNING:Xst:2677 - Node <instr_out_22> of sequential type is unconnected in block <M_reg>.
WARNING:Xst:2677 - Node <instr_out_23> of sequential type is unconnected in block <M_reg>.
WARNING:Xst:2677 - Node <instr_out_24> of sequential type is unconnected in block <M_reg>.
WARNING:Xst:2677 - Node <instr_out_25> of sequential type is unconnected in block <M_reg>.
WARNING:Xst:2677 - Node <instr_out_6> of sequential type is unconnected in block <W_reg>.
WARNING:Xst:2677 - Node <instr_out_7> of sequential type is unconnected in block <W_reg>.
WARNING:Xst:2677 - Node <instr_out_8> of sequential type is unconnected in block <W_reg>.
WARNING:Xst:2677 - Node <instr_out_9> of sequential type is unconnected in block <W_reg>.
WARNING:Xst:2677 - Node <instr_out_10> of sequential type is unconnected in block <W_reg>.
WARNING:Xst:2677 - Node <instr_out_21> of sequential type is unconnected in block <W_reg>.
WARNING:Xst:2677 - Node <instr_out_22> of sequential type is unconnected in block <W_reg>.
WARNING:Xst:2677 - Node <instr_out_23> of sequential type is unconnected in block <W_reg>.
WARNING:Xst:2677 - Node <instr_out_24> of sequential type is unconnected in block <W_reg>.
WARNING:Xst:2677 - Node <instr_out_25> of sequential type is unconnected in block <W_reg>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 2
 32x32-bit multiplier                                  : 2
# Adders/Subtractors                                   : 113
 32-bit adder                                          : 7
 32-bit adder carry in                                 : 98
 32-bit addsub                                         : 1
 32-bit subtractor                                     : 3
 5-bit adder                                           : 2
 6-bit adder                                           : 2
# Registers                                            : 1793
 Flip-Flops                                            : 1793
# Comparators                                          : 121
 3-bit comparator greater                              : 4
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 2
 32-bit comparator lessequal                           : 3
 33-bit comparator lessequal                           : 3
 34-bit comparator lessequal                           : 3
 35-bit comparator lessequal                           : 3
 36-bit comparator lessequal                           : 3
 37-bit comparator lessequal                           : 3
 38-bit comparator lessequal                           : 3
 39-bit comparator lessequal                           : 3
 40-bit comparator lessequal                           : 3
 41-bit comparator lessequal                           : 3
 42-bit comparator lessequal                           : 3
 43-bit comparator lessequal                           : 3
 44-bit comparator lessequal                           : 3
 45-bit comparator lessequal                           : 3
 46-bit comparator lessequal                           : 3
 47-bit comparator lessequal                           : 3
 48-bit comparator lessequal                           : 3
 49-bit comparator lessequal                           : 3
 5-bit comparator equal                                : 15
 50-bit comparator lessequal                           : 3
 51-bit comparator lessequal                           : 3
 52-bit comparator lessequal                           : 3
 53-bit comparator lessequal                           : 3
 54-bit comparator lessequal                           : 3
 55-bit comparator lessequal                           : 3
 56-bit comparator lessequal                           : 3
 57-bit comparator lessequal                           : 3
 58-bit comparator lessequal                           : 3
 59-bit comparator lessequal                           : 3
 60-bit comparator lessequal                           : 3
 61-bit comparator lessequal                           : 3
 62-bit comparator lessequal                           : 3
 63-bit comparator lessequal                           : 3
 64-bit comparator lessequal                           : 3
# Multiplexers                                         : 4096
 1-bit 2-to-1 multiplexer                              : 3749
 1-bit 32-to-1 multiplexer                             : 2
 10-bit 2-to-1 multiplexer                             : 1
 11-bit 2-to-1 multiplexer                             : 1
 12-bit 2-to-1 multiplexer                             : 1
 13-bit 2-to-1 multiplexer                             : 1
 14-bit 2-to-1 multiplexer                             : 1
 15-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 98
 32-bit 2-to-1 multiplexer                             : 98
 32-bit 32-to-1 multiplexer                            : 2
 32-bit 4-to-1 multiplexer                             : 4
 32-bit 7-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 126
 4-bit 4-to-1 multiplexer                              : 1
 5-bit 4-to-1 multiplexer                              : 7
 8-bit 2-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 1
# Logic shifters                                       : 5
 32-bit shifter arithmetic right                       : 1
 32-bit shifter logical left                           : 1
 32-bit shifter logical right                          : 1
 63-bit shifter logical right                          : 2
# Xors                                                 : 1
 32-bit xor2                                           : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <EXT_out_16> in Unit <E_REG> is equivalent to the following 15 FFs/Latches, which will be removed : <EXT_out_17> <EXT_out_18> <EXT_out_19> <EXT_out_20> <EXT_out_21> <EXT_out_22> <EXT_out_23> <EXT_out_24> <EXT_out_25> <EXT_out_26> <EXT_out_27> <EXT_out_28> <EXT_out_29> <EXT_out_30> <EXT_out_31> 
WARNING:Xst:2677 - Node <Mmult_n00783> of sequential type is unconnected in block <E_HILO>.

Optimizing unit <D_REG> ...

Optimizing unit <F_PC> ...

Optimizing unit <E_REG> ...

Optimizing unit <M_REG> ...

Optimizing unit <W_REG> ...

Optimizing unit <mips> ...

Optimizing unit <D_GRF> ...

Optimizing unit <E_HILO> ...

Optimizing unit <SU> ...

Optimizing unit <_CU> ...

Optimizing unit <D_NPC> ...

Optimizing unit <M_BE> ...

Optimizing unit <D_CMP> ...

Optimizing unit <E_ALU> ...
WARNING:Xst:2677 - Node <M_reg/EXT_out_31> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <M_reg/EXT_out_30> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <M_reg/EXT_out_29> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <M_reg/EXT_out_28> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <M_reg/EXT_out_27> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <M_reg/EXT_out_26> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <M_reg/EXT_out_25> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <M_reg/EXT_out_24> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <M_reg/EXT_out_23> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <M_reg/EXT_out_22> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <M_reg/EXT_out_21> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <M_reg/EXT_out_20> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <M_reg/EXT_out_19> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <M_reg/EXT_out_18> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <M_reg/EXT_out_17> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <M_reg/EXT_out_16> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <M_reg/EXT_out_15> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <M_reg/EXT_out_14> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <M_reg/EXT_out_13> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <M_reg/EXT_out_12> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <M_reg/EXT_out_11> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <M_reg/EXT_out_10> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <M_reg/EXT_out_9> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <M_reg/EXT_out_8> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <M_reg/EXT_out_7> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <M_reg/EXT_out_6> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <M_reg/EXT_out_5> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <M_reg/EXT_out_4> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <M_reg/EXT_out_3> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <M_reg/EXT_out_2> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <M_reg/EXT_out_1> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <M_reg/EXT_out_0> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <M_reg/instr_out_25> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <M_reg/instr_out_24> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <M_reg/instr_out_23> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <M_reg/instr_out_22> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <M_reg/instr_out_21> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <M_reg/instr_out_10> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <M_reg/instr_out_9> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <M_reg/instr_out_8> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <M_reg/instr_out_7> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <M_reg/instr_out_6> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <W_reg/instr_out_25> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <W_reg/instr_out_24> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <W_reg/instr_out_23> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <W_reg/instr_out_22> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <W_reg/instr_out_21> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <W_reg/instr_out_10> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <W_reg/instr_out_9> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <W_reg/instr_out_8> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <W_reg/instr_out_7> of sequential type is unconnected in block <mips>.
WARNING:Xst:2677 - Node <W_reg/instr_out_6> of sequential type is unconnected in block <mips>.
WARNING:Xst:1293 - FF/Latch <D_grf/grf_0_1> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <D_grf/grf_0_0> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <E_hilo/state_31> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <E_hilo/state_30> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <E_hilo/state_29> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <E_hilo/state_28> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <E_hilo/state_27> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <E_hilo/state_26> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <E_hilo/state_25> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <E_hilo/state_24> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <E_hilo/state_23> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <E_hilo/state_22> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <E_hilo/state_21> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <E_hilo/state_20> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <E_hilo/state_19> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <E_hilo/state_18> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <E_hilo/state_17> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <E_hilo/state_16> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <E_hilo/state_15> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <E_hilo/state_14> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <E_hilo/state_13> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <E_hilo/state_12> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <E_hilo/state_11> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <E_hilo/state_10> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <E_hilo/state_9> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <E_hilo/state_8> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <E_hilo/state_7> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <E_hilo/state_6> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <E_hilo/state_5> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <E_hilo/state_4> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <D_grf/grf_0_31> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <D_grf/grf_0_30> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <D_grf/grf_0_29> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <D_grf/grf_0_28> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <D_grf/grf_0_27> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <D_grf/grf_0_26> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <D_grf/grf_0_25> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <D_grf/grf_0_24> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <D_grf/grf_0_23> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <D_grf/grf_0_22> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <D_grf/grf_0_21> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <D_grf/grf_0_20> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <D_grf/grf_0_19> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <D_grf/grf_0_18> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <D_grf/grf_0_17> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <D_grf/grf_0_16> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <D_grf/grf_0_15> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <D_grf/grf_0_14> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <D_grf/grf_0_13> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <D_grf/grf_0_12> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <D_grf/grf_0_11> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <D_grf/grf_0_10> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <D_grf/grf_0_9> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <D_grf/grf_0_8> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <D_grf/grf_0_7> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <D_grf/grf_0_6> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <D_grf/grf_0_5> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <D_grf/grf_0_4> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <D_grf/grf_0_3> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <D_grf/grf_0_2> has a constant value of 0 in block <mips>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <E_reg/EXT_out_10> in Unit <mips> is equivalent to the following FF/Latch, which will be removed : <E_reg/instr_out_10> 
INFO:Xst:2261 - The FF/Latch <E_reg/EXT_out_11> in Unit <mips> is equivalent to the following FF/Latch, which will be removed : <E_reg/instr_out_11> 
INFO:Xst:2261 - The FF/Latch <E_reg/EXT_out_12> in Unit <mips> is equivalent to the following FF/Latch, which will be removed : <E_reg/instr_out_12> 
INFO:Xst:2261 - The FF/Latch <E_reg/EXT_out_13> in Unit <mips> is equivalent to the following FF/Latch, which will be removed : <E_reg/instr_out_13> 
INFO:Xst:2261 - The FF/Latch <E_reg/EXT_out_14> in Unit <mips> is equivalent to the following FF/Latch, which will be removed : <E_reg/instr_out_14> 
INFO:Xst:2261 - The FF/Latch <E_reg/EXT_out_15> in Unit <mips> is equivalent to the following FF/Latch, which will be removed : <E_reg/instr_out_15> 
INFO:Xst:2261 - The FF/Latch <E_reg/EXT_out_0> in Unit <mips> is equivalent to the following FF/Latch, which will be removed : <E_reg/instr_out_0> 
INFO:Xst:2261 - The FF/Latch <E_reg/EXT_out_1> in Unit <mips> is equivalent to the following FF/Latch, which will be removed : <E_reg/instr_out_1> 
INFO:Xst:2261 - The FF/Latch <E_reg/EXT_out_2> in Unit <mips> is equivalent to the following FF/Latch, which will be removed : <E_reg/instr_out_2> 
INFO:Xst:2261 - The FF/Latch <E_reg/EXT_out_3> in Unit <mips> is equivalent to the following FF/Latch, which will be removed : <E_reg/instr_out_3> 
INFO:Xst:2261 - The FF/Latch <E_reg/EXT_out_4> in Unit <mips> is equivalent to the following FF/Latch, which will be removed : <E_reg/instr_out_4> 
INFO:Xst:2261 - The FF/Latch <E_reg/EXT_out_5> in Unit <mips> is equivalent to the following FF/Latch, which will be removed : <E_reg/instr_out_5> 
INFO:Xst:2261 - The FF/Latch <E_reg/EXT_out_6> in Unit <mips> is equivalent to the following FF/Latch, which will be removed : <E_reg/instr_out_6> 
INFO:Xst:2261 - The FF/Latch <E_reg/EXT_out_7> in Unit <mips> is equivalent to the following FF/Latch, which will be removed : <E_reg/instr_out_7> 
INFO:Xst:2261 - The FF/Latch <E_reg/EXT_out_8> in Unit <mips> is equivalent to the following FF/Latch, which will be removed : <E_reg/instr_out_8> 
INFO:Xst:2261 - The FF/Latch <E_reg/EXT_out_9> in Unit <mips> is equivalent to the following FF/Latch, which will be removed : <E_reg/instr_out_9> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block mips, actual ratio is 16.
FlipFlop M_reg/ALU_out_0 has been replicated 1 time(s)
FlipFlop M_reg/ALU_out_1 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 1652
 Flip-Flops                                            : 1652

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mips.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 14221
#      GND                         : 1
#      INV                         : 7
#      LUT1                        : 117
#      LUT2                        : 85
#      LUT3                        : 2016
#      LUT4                        : 2283
#      LUT5                        : 1957
#      LUT6                        : 2958
#      MUXCY                       : 2903
#      MUXF7                       : 105
#      VCC                         : 1
#      XORCY                       : 1788
# FlipFlops/Latches                : 1684
#      FDR                         : 431
#      FDRE                        : 1219
#      FDSE                        : 2
#      LD                          : 32
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 267
#      IBUF                        : 65
#      OBUF                        : 202
# DSPs                             : 7
#      DSP48E1                     : 7

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:            1684  out of  126800     1%  
 Number of Slice LUTs:                 9423  out of  63400    14%  
    Number used as Logic:              9423  out of  63400    14%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  10001
   Number with an unused Flip Flop:    8317  out of  10001    83%  
   Number with an unused LUT:           578  out of  10001     5%  
   Number of fully used LUT-FF pairs:  1106  out of  10001    11%  
   Number of unique control sets:        14

IO Utilization: 
 Number of IOs:                         268
 Number of bonded IOBs:                 268  out of    210   127% (*) 

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  
 Number of DSP48E1s:                      7  out of    240     2%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------------+------------------------+-------+
Clock Signal                                                           | Clock buffer(FF name)  | Load  |
-----------------------------------------------------------------------+------------------------+-------+
clk                                                                    | BUFGP                  | 1652  |
m_be/be_sel[2]_BUS_0002_OR_694_o(m_be/be_sel[2]_BUS_0002_OR_694_o1:O)  | NONE(*)(m_be/word_8)   | 8     |
m_be/be_sel[2]_BUS_0002_OR_1016_o(m_be/be_sel[2]_BUS_0002_OR_1016_o1:O)| NONE(*)(m_be/word_7)   | 8     |
m_be/be_sel[2]_BUS_0002_OR_510_o(m_be/be_sel[2]_BUS_0002_OR_510_o1:O)  | NONE(*)(m_be/word_16)  | 8     |
m_be/be_sel[2]_BUS_0002_OR_326_o(m_be/be_sel[2]_BUS_0002_OR_326_o1:O)  | NONE(*)(m_be/word_24)  | 8     |
-----------------------------------------------------------------------+------------------------+-------+
(*) These 4 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 66.583ns (Maximum Frequency: 15.019MHz)
   Minimum input arrival time before clock: 2.039ns
   Maximum output required time after clock: 3.262ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 66.583ns (frequency: 15.019MHz)
  Total number of paths / destination ports: 969691308494671460000000000000000000000000000000000000000 / 2974
-------------------------------------------------------------------------
Delay:               66.583ns (Levels of Logic = 476)
  Source:            M_reg/instr_out_11 (FF)
  Destination:       E_hilo/hi_tmp_25 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: M_reg/instr_out_11 to E_hilo/hi_tmp_25
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.361   0.703  M_reg/instr_out_11 (M_reg/instr_out_11)
     LUT6:I0->O            3   0.097   0.289  su/Minter/calc_r_mf_OR_124_o2 (M_cu/calc_r_mf_OR_124_o2)
     MUXF7:S->O            5   0.335   0.530  su/Minter/out141 (M_cu/out14)
     LUT5:I2->O            6   0.097   0.534  su/Minter/Mmux__n061731 (M_A3dst<2>)
     LUT6:I3->O            1   0.097   0.295  E_rs_addr[4]_M_A3dst[4]_equal_38_o5_SW0 (N17)
     LUT5:I4->O           66   0.097   0.407  E_rs_addr[4]_M_A3dst[4]_equal_38_o5 (E_rs_addr[4]_M_A3dst[4]_equal_38_o)
     LUT6:I5->O            1   0.097   0.000  E_hilo/rs[31]_rt[31]_rem_14/Msub_a[31]_unary_minus_1_OUT_lut<0> (E_hilo/rs[31]_rt[31]_rem_14/Msub_a[31]_unary_minus_1_OUT_lut<0>)
     MUXCY:S->O            1   0.353   0.000  E_hilo/rs[31]_rt[31]_rem_14/Msub_a[31]_unary_minus_1_OUT_cy<0> (E_hilo/rs[31]_rt[31]_rem_14/Msub_a[31]_unary_minus_1_OUT_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Msub_a[31]_unary_minus_1_OUT_cy<1> (E_hilo/rs[31]_rt[31]_rem_14/Msub_a[31]_unary_minus_1_OUT_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Msub_a[31]_unary_minus_1_OUT_cy<2> (E_hilo/rs[31]_rt[31]_rem_14/Msub_a[31]_unary_minus_1_OUT_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Msub_a[31]_unary_minus_1_OUT_cy<3> (E_hilo/rs[31]_rt[31]_rem_14/Msub_a[31]_unary_minus_1_OUT_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Msub_a[31]_unary_minus_1_OUT_cy<4> (E_hilo/rs[31]_rt[31]_rem_14/Msub_a[31]_unary_minus_1_OUT_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Msub_a[31]_unary_minus_1_OUT_cy<5> (E_hilo/rs[31]_rt[31]_rem_14/Msub_a[31]_unary_minus_1_OUT_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Msub_a[31]_unary_minus_1_OUT_cy<6> (E_hilo/rs[31]_rt[31]_rem_14/Msub_a[31]_unary_minus_1_OUT_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Msub_a[31]_unary_minus_1_OUT_cy<7> (E_hilo/rs[31]_rt[31]_rem_14/Msub_a[31]_unary_minus_1_OUT_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Msub_a[31]_unary_minus_1_OUT_cy<8> (E_hilo/rs[31]_rt[31]_rem_14/Msub_a[31]_unary_minus_1_OUT_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Msub_a[31]_unary_minus_1_OUT_cy<9> (E_hilo/rs[31]_rt[31]_rem_14/Msub_a[31]_unary_minus_1_OUT_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Msub_a[31]_unary_minus_1_OUT_cy<10> (E_hilo/rs[31]_rt[31]_rem_14/Msub_a[31]_unary_minus_1_OUT_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Msub_a[31]_unary_minus_1_OUT_cy<11> (E_hilo/rs[31]_rt[31]_rem_14/Msub_a[31]_unary_minus_1_OUT_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Msub_a[31]_unary_minus_1_OUT_cy<12> (E_hilo/rs[31]_rt[31]_rem_14/Msub_a[31]_unary_minus_1_OUT_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Msub_a[31]_unary_minus_1_OUT_cy<13> (E_hilo/rs[31]_rt[31]_rem_14/Msub_a[31]_unary_minus_1_OUT_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Msub_a[31]_unary_minus_1_OUT_cy<14> (E_hilo/rs[31]_rt[31]_rem_14/Msub_a[31]_unary_minus_1_OUT_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Msub_a[31]_unary_minus_1_OUT_cy<15> (E_hilo/rs[31]_rt[31]_rem_14/Msub_a[31]_unary_minus_1_OUT_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Msub_a[31]_unary_minus_1_OUT_cy<16> (E_hilo/rs[31]_rt[31]_rem_14/Msub_a[31]_unary_minus_1_OUT_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Msub_a[31]_unary_minus_1_OUT_cy<17> (E_hilo/rs[31]_rt[31]_rem_14/Msub_a[31]_unary_minus_1_OUT_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Msub_a[31]_unary_minus_1_OUT_cy<18> (E_hilo/rs[31]_rt[31]_rem_14/Msub_a[31]_unary_minus_1_OUT_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Msub_a[31]_unary_minus_1_OUT_cy<19> (E_hilo/rs[31]_rt[31]_rem_14/Msub_a[31]_unary_minus_1_OUT_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Msub_a[31]_unary_minus_1_OUT_cy<20> (E_hilo/rs[31]_rt[31]_rem_14/Msub_a[31]_unary_minus_1_OUT_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Msub_a[31]_unary_minus_1_OUT_cy<21> (E_hilo/rs[31]_rt[31]_rem_14/Msub_a[31]_unary_minus_1_OUT_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Msub_a[31]_unary_minus_1_OUT_cy<22> (E_hilo/rs[31]_rt[31]_rem_14/Msub_a[31]_unary_minus_1_OUT_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Msub_a[31]_unary_minus_1_OUT_cy<23> (E_hilo/rs[31]_rt[31]_rem_14/Msub_a[31]_unary_minus_1_OUT_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Msub_a[31]_unary_minus_1_OUT_cy<24> (E_hilo/rs[31]_rt[31]_rem_14/Msub_a[31]_unary_minus_1_OUT_cy<24>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Msub_a[31]_unary_minus_1_OUT_cy<25> (E_hilo/rs[31]_rt[31]_rem_14/Msub_a[31]_unary_minus_1_OUT_cy<25>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Msub_a[31]_unary_minus_1_OUT_cy<26> (E_hilo/rs[31]_rt[31]_rem_14/Msub_a[31]_unary_minus_1_OUT_cy<26>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Msub_a[31]_unary_minus_1_OUT_cy<27> (E_hilo/rs[31]_rt[31]_rem_14/Msub_a[31]_unary_minus_1_OUT_cy<27>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Msub_a[31]_unary_minus_1_OUT_cy<28> (E_hilo/rs[31]_rt[31]_rem_14/Msub_a[31]_unary_minus_1_OUT_cy<28>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Msub_a[31]_unary_minus_1_OUT_cy<29> (E_hilo/rs[31]_rt[31]_rem_14/Msub_a[31]_unary_minus_1_OUT_cy<29>)
     MUXCY:CI->O           0   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Msub_a[31]_unary_minus_1_OUT_cy<30> (E_hilo/rs[31]_rt[31]_rem_14/Msub_a[31]_unary_minus_1_OUT_cy<30>)
     XORCY:CI->O           6   0.370   0.318  E_hilo/rs[31]_rt[31]_rem_14/Msub_a[31]_unary_minus_1_OUT_xor<31> (E_hilo/rs[31]_rt[31]_rem_14/a[31]_unary_minus_1_OUT<31>)
     LUT2:I1->O            2   0.097   0.383  E_hilo/rs[31]_rt[31]_mod_16/Mmux_a[31]_GND_20_o_MUX_6321_o1321 (E_hilo/rs[31]_rt[31]_rem_14/a[31]_GND_17_o_MUX_1633_o)
     LUT5:I3->O            1   0.097   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0002_INV_181_o_lut<0> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0002_INV_181_o_lut<0>)
     MUXCY:S->O            1   0.353   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0002_INV_181_o_cy<0> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0002_INV_181_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0002_INV_181_o_cy<1> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0002_INV_181_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0002_INV_181_o_cy<2> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0002_INV_181_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0002_INV_181_o_cy<3> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0002_INV_181_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0002_INV_181_o_cy<4> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0002_INV_181_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0002_INV_181_o_cy<5> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0002_INV_181_o_cy<5>)
     MUXCY:CI->O          12   0.253   0.346  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0002_INV_181_o_cy<6> (E_hilo/rs[31]_rt[31]_rem_14/BUS_0002_INV_181_o)
     LUT4:I3->O            4   0.097   0.570  E_hilo/rs[31]_rt[31]_mod_16/Mmux_a[31]_GND_20_o_MUX_6321_o1641 (E_hilo/rs[31]_rt[31]_rem_14/a[31]_GND_17_o_MUX_1759_o)
     LUT5:I1->O            0   0.097   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0003_INV_245_o_lutdi (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0003_INV_245_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0003_INV_245_o_cy<0> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0003_INV_245_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0003_INV_245_o_cy<1> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0003_INV_245_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0003_INV_245_o_cy<2> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0003_INV_245_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0003_INV_245_o_cy<3> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0003_INV_245_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0003_INV_245_o_cy<4> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0003_INV_245_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0003_INV_245_o_cy<5> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0003_INV_245_o_cy<5>)
     MUXCY:CI->O          20   0.253   0.383  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0003_INV_245_o_cy<6> (E_hilo/rs[31]_rt[31]_rem_14/BUS_0003_INV_245_o)
     LUT5:I4->O            3   0.097   0.566  E_hilo/rs[31]_rt[31]_mod_16/Mmux_a[31]_GND_20_o_MUX_6321_o1971 (E_hilo/rs[31]_rt[31]_rem_14/a[31]_GND_17_o_MUX_1884_o)
     LUT4:I0->O            0   0.097   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0004_INV_308_o_lutdi (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0004_INV_308_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0004_INV_308_o_cy<0> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0004_INV_308_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0004_INV_308_o_cy<1> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0004_INV_308_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0004_INV_308_o_cy<2> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0004_INV_308_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0004_INV_308_o_cy<3> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0004_INV_308_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0004_INV_308_o_cy<4> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0004_INV_308_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0004_INV_308_o_cy<5> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0004_INV_308_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0004_INV_308_o_cy<6> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0004_INV_308_o_cy<6>)
     MUXCY:CI->O          31   0.023   0.402  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0004_INV_308_o_cy<7> (E_hilo/rs[31]_rt[31]_rem_14/BUS_0004_INV_308_o)
     LUT5:I4->O            9   0.097   0.593  E_hilo/rs[31]_rt[31]_mod_16/Mmux_a[31]_GND_20_o_MUX_6321_o11301 (E_hilo/rs[31]_rt[31]_rem_14/a[31]_GND_17_o_MUX_2007_o)
     LUT4:I0->O            0   0.097   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0005_INV_370_o_lutdi (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0005_INV_370_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0005_INV_370_o_cy<0> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0005_INV_370_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0005_INV_370_o_cy<1> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0005_INV_370_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0005_INV_370_o_cy<2> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0005_INV_370_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0005_INV_370_o_cy<3> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0005_INV_370_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0005_INV_370_o_cy<4> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0005_INV_370_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0005_INV_370_o_cy<5> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0005_INV_370_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0005_INV_370_o_cy<6> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0005_INV_370_o_cy<6>)
     MUXCY:CI->O          33   0.023   0.402  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0005_INV_370_o_cy<7> (E_hilo/rs[31]_rt[31]_rem_14/BUS_0005_INV_370_o)
     LUT5:I4->O            4   0.097   0.570  E_hilo/rs[31]_rt[31]_mod_16/Mmux_a[31]_GND_20_o_MUX_6321_o11631 (E_hilo/rs[31]_rt[31]_rem_14/a[31]_GND_17_o_MUX_2128_o)
     LUT4:I0->O            0   0.097   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0006_INV_431_o_lutdi (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0006_INV_431_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0006_INV_431_o_cy<0> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0006_INV_431_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0006_INV_431_o_cy<1> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0006_INV_431_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0006_INV_431_o_cy<2> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0006_INV_431_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0006_INV_431_o_cy<3> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0006_INV_431_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0006_INV_431_o_cy<4> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0006_INV_431_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0006_INV_431_o_cy<5> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0006_INV_431_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0006_INV_431_o_cy<6> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0006_INV_431_o_cy<6>)
     MUXCY:CI->O          32   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0006_INV_431_o_cy<7> (E_hilo/rs[31]_rt[31]_rem_14/BUS_0006_INV_431_o)
     MUXCY:CI->O          10   0.253   0.337  E_hilo/rs[31]_rt[31]_rem_14/BUS_0018_INV_1085_o19111_cy (E_hilo/rs[31]_rt[31]_rem_14/BUS_0018_INV_1085_o1911)
     LUT6:I5->O            3   0.097   0.566  E_hilo/rs[31]_rt[31]_mod_16/Mmux_a[31]_GND_20_o_MUX_6321_o11921 (E_hilo/rs[31]_rt[31]_rem_14/a[31]_GND_17_o_MUX_2243_o)
     LUT5:I1->O            0   0.097   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0007_INV_491_o_lutdi2 (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0007_INV_491_o_lutdi2)
     MUXCY:DI->O           1   0.337   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0007_INV_491_o_cy<2> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0007_INV_491_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0007_INV_491_o_cy<3> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0007_INV_491_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0007_INV_491_o_cy<4> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0007_INV_491_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0007_INV_491_o_cy<5> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0007_INV_491_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0007_INV_491_o_cy<6> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0007_INV_491_o_cy<6>)
     MUXCY:CI->O          44   0.253   0.404  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0007_INV_491_o_cy<7> (E_hilo/rs[31]_rt[31]_rem_14/BUS_0007_INV_491_o)
     LUT5:I4->O            6   0.097   0.579  E_hilo/rs[31]_rt[31]_rem_14/a[31]_GND_17_o_MUX_2364_o1 (E_hilo/rs[31]_rt[31]_rem_14/a[31]_GND_17_o_MUX_2478_o_bdd0)
     LUT4:I0->O            0   0.097   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0008_INV_550_o_lutdi (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0008_INV_550_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0008_INV_550_o_cy<0> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0008_INV_550_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0008_INV_550_o_cy<1> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0008_INV_550_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0008_INV_550_o_cy<2> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0008_INV_550_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0008_INV_550_o_cy<3> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0008_INV_550_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0008_INV_550_o_cy<4> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0008_INV_550_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0008_INV_550_o_cy<5> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0008_INV_550_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0008_INV_550_o_cy<6> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0008_INV_550_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0008_INV_550_o_cy<7> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0008_INV_550_o_cy<7>)
     MUXCY:CI->O          50   0.023   0.405  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0008_INV_550_o_cy<8> (E_hilo/rs[31]_rt[31]_rem_14/BUS_0008_INV_550_o)
     LUT5:I4->O            6   0.097   0.579  E_hilo/rs[31]_rt[31]_rem_14/a[31]_GND_17_o_MUX_2479_o1 (E_hilo/rs[31]_rt[31]_rem_14/a[31]_GND_17_o_MUX_2591_o_bdd0)
     LUT4:I0->O            0   0.097   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0009_INV_608_o_lutdi (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0009_INV_608_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0009_INV_608_o_cy<0> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0009_INV_608_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0009_INV_608_o_cy<1> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0009_INV_608_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0009_INV_608_o_cy<2> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0009_INV_608_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0009_INV_608_o_cy<3> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0009_INV_608_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0009_INV_608_o_cy<4> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0009_INV_608_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0009_INV_608_o_cy<5> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0009_INV_608_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0009_INV_608_o_cy<6> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0009_INV_608_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0009_INV_608_o_cy<7> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0009_INV_608_o_cy<7>)
     MUXCY:CI->O          49   0.023   0.405  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0009_INV_608_o_cy<8> (E_hilo/rs[31]_rt[31]_rem_14/BUS_0009_INV_608_o)
     LUT5:I4->O            6   0.097   0.579  E_hilo/rs[31]_rt[31]_rem_14/a[31]_GND_17_o_MUX_2592_o1 (E_hilo/rs[31]_rt[31]_rem_14/a[31]_GND_17_o_MUX_2702_o_bdd0)
     LUT4:I0->O            0   0.097   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0010_INV_665_o_lutdi (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0010_INV_665_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0010_INV_665_o_cy<0> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0010_INV_665_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0010_INV_665_o_cy<1> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0010_INV_665_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0010_INV_665_o_cy<2> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0010_INV_665_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0010_INV_665_o_cy<3> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0010_INV_665_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0010_INV_665_o_cy<4> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0010_INV_665_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0010_INV_665_o_cy<5> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0010_INV_665_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0010_INV_665_o_cy<6> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0010_INV_665_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0010_INV_665_o_cy<7> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0010_INV_665_o_cy<7>)
     MUXCY:CI->O          52   0.023   0.405  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0010_INV_665_o_cy<8> (E_hilo/rs[31]_rt[31]_rem_14/BUS_0010_INV_665_o)
     LUT5:I4->O            4   0.097   0.309  E_hilo/rs[31]_rt[31]_rem_14/BUS_0010_INV_665_o1723 (E_hilo/rs[31]_rt[31]_rem_14/BUS_0010_INV_665_o172)
     LUT5:I4->O            5   0.097   0.530  E_hilo/rs[31]_rt[31]_mod_16/Mmux_a[31]_GND_20_o_MUX_6321_o13231 (E_hilo/rs[31]_rt[31]_rem_14/a[31]_GND_17_o_MUX_2698_o)
     LUT4:I1->O            1   0.097   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0011_INV_721_o_lut<3> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0011_INV_721_o_lut<3>)
     MUXCY:S->O            1   0.353   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0011_INV_721_o_cy<3> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0011_INV_721_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0011_INV_721_o_cy<4> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0011_INV_721_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0011_INV_721_o_cy<5> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0011_INV_721_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0011_INV_721_o_cy<6> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0011_INV_721_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0011_INV_721_o_cy<7> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0011_INV_721_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0011_INV_721_o_cy<8> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0011_INV_721_o_cy<8>)
     MUXCY:CI->O          68   0.023   0.408  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0011_INV_721_o_cy<9> (E_hilo/rs[31]_rt[31]_rem_14/BUS_0011_INV_721_o)
     LUT5:I4->O            6   0.097   0.579  E_hilo/rs[31]_rt[31]_rem_14/a[31]_GND_17_o_MUX_2812_o1 (E_hilo/rs[31]_rt[31]_rem_14/a[31]_GND_17_o_MUX_2918_o_bdd0)
     LUT4:I0->O            0   0.097   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0012_INV_776_o_lutdi (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0012_INV_776_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0012_INV_776_o_cy<0> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0012_INV_776_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0012_INV_776_o_cy<1> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0012_INV_776_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0012_INV_776_o_cy<2> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0012_INV_776_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0012_INV_776_o_cy<3> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0012_INV_776_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0012_INV_776_o_cy<4> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0012_INV_776_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0012_INV_776_o_cy<5> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0012_INV_776_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0012_INV_776_o_cy<6> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0012_INV_776_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0012_INV_776_o_cy<7> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0012_INV_776_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0012_INV_776_o_cy<8> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0012_INV_776_o_cy<8>)
     MUXCY:CI->O          96   0.023   0.412  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0012_INV_776_o_cy<9> (E_hilo/rs[31]_rt[31]_rem_14/BUS_0012_INV_776_o)
     LUT5:I4->O            6   0.097   0.579  E_hilo/rs[31]_rt[31]_rem_14/a[31]_GND_17_o_MUX_2919_o1 (E_hilo/rs[31]_rt[31]_rem_14/a[31]_GND_17_o_MUX_3023_o_bdd0)
     LUT4:I0->O            0   0.097   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0013_INV_830_o_lutdi (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0013_INV_830_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0013_INV_830_o_cy<0> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0013_INV_830_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0013_INV_830_o_cy<1> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0013_INV_830_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0013_INV_830_o_cy<2> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0013_INV_830_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0013_INV_830_o_cy<3> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0013_INV_830_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0013_INV_830_o_cy<4> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0013_INV_830_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0013_INV_830_o_cy<5> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0013_INV_830_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0013_INV_830_o_cy<6> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0013_INV_830_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0013_INV_830_o_cy<7> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0013_INV_830_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0013_INV_830_o_cy<8> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0013_INV_830_o_cy<8>)
     MUXCY:CI->O          73   0.023   0.408  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0013_INV_830_o_cy<9> (E_hilo/rs[31]_rt[31]_rem_14/BUS_0013_INV_830_o)
     LUT5:I4->O            6   0.097   0.579  E_hilo/rs[31]_rt[31]_rem_14/a[31]_GND_17_o_MUX_3024_o1 (E_hilo/rs[31]_rt[31]_rem_14/a[31]_GND_17_o_MUX_3126_o_bdd0)
     LUT4:I0->O            0   0.097   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0014_INV_883_o_lutdi (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0014_INV_883_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0014_INV_883_o_cy<0> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0014_INV_883_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0014_INV_883_o_cy<1> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0014_INV_883_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0014_INV_883_o_cy<2> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0014_INV_883_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0014_INV_883_o_cy<3> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0014_INV_883_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0014_INV_883_o_cy<4> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0014_INV_883_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0014_INV_883_o_cy<5> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0014_INV_883_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0014_INV_883_o_cy<6> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0014_INV_883_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0014_INV_883_o_cy<7> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0014_INV_883_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0014_INV_883_o_cy<8> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0014_INV_883_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0014_INV_883_o_cy<9> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0014_INV_883_o_cy<9>)
     MUXCY:CI->O          82   0.023   0.410  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0014_INV_883_o_cy<10> (E_hilo/rs[31]_rt[31]_rem_14/BUS_0014_INV_883_o)
     LUT5:I4->O            6   0.097   0.579  E_hilo/rs[31]_rt[31]_rem_14/a[31]_GND_17_o_MUX_3127_o1 (E_hilo/rs[31]_rt[31]_rem_14/a[31]_GND_17_o_MUX_3227_o_bdd0)
     LUT4:I0->O            0   0.097   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0015_INV_935_o_lutdi (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0015_INV_935_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0015_INV_935_o_cy<0> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0015_INV_935_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0015_INV_935_o_cy<1> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0015_INV_935_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0015_INV_935_o_cy<2> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0015_INV_935_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0015_INV_935_o_cy<3> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0015_INV_935_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0015_INV_935_o_cy<4> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0015_INV_935_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0015_INV_935_o_cy<5> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0015_INV_935_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0015_INV_935_o_cy<6> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0015_INV_935_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0015_INV_935_o_cy<7> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0015_INV_935_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0015_INV_935_o_cy<8> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0015_INV_935_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0015_INV_935_o_cy<9> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0015_INV_935_o_cy<9>)
     MUXCY:CI->O          85   0.023   0.410  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0015_INV_935_o_cy<10> (E_hilo/rs[31]_rt[31]_rem_14/BUS_0015_INV_935_o)
     LUT5:I4->O            6   0.097   0.579  E_hilo/rs[31]_rt[31]_rem_14/a[31]_GND_17_o_MUX_3228_o1 (E_hilo/rs[31]_rt[31]_rem_14/a[31]_GND_17_o_MUX_3326_o_bdd0)
     LUT4:I0->O            0   0.097   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0016_INV_986_o_lutdi (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0016_INV_986_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0016_INV_986_o_cy<0> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0016_INV_986_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0016_INV_986_o_cy<1> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0016_INV_986_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0016_INV_986_o_cy<2> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0016_INV_986_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0016_INV_986_o_cy<3> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0016_INV_986_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0016_INV_986_o_cy<4> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0016_INV_986_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0016_INV_986_o_cy<5> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0016_INV_986_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0016_INV_986_o_cy<6> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0016_INV_986_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0016_INV_986_o_cy<7> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0016_INV_986_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0016_INV_986_o_cy<8> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0016_INV_986_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0016_INV_986_o_cy<9> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0016_INV_986_o_cy<9>)
     MUXCY:CI->O          82   0.023   0.410  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0016_INV_986_o_cy<10> (E_hilo/rs[31]_rt[31]_rem_14/BUS_0016_INV_986_o)
     LUT5:I4->O            6   0.097   0.579  E_hilo/rs[31]_rt[31]_rem_14/a[31]_GND_17_o_MUX_3327_o1 (E_hilo/rs[31]_rt[31]_rem_14/a[31]_GND_17_o_MUX_3423_o_bdd0)
     LUT4:I0->O            0   0.097   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0017_INV_1036_o_lutdi (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0017_INV_1036_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0017_INV_1036_o_cy<0> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0017_INV_1036_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0017_INV_1036_o_cy<1> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0017_INV_1036_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0017_INV_1036_o_cy<2> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0017_INV_1036_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0017_INV_1036_o_cy<3> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0017_INV_1036_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0017_INV_1036_o_cy<4> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0017_INV_1036_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0017_INV_1036_o_cy<5> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0017_INV_1036_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0017_INV_1036_o_cy<6> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0017_INV_1036_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0017_INV_1036_o_cy<7> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0017_INV_1036_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0017_INV_1036_o_cy<8> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0017_INV_1036_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0017_INV_1036_o_cy<9> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0017_INV_1036_o_cy<9>)
     MUXCY:CI->O          88   0.023   0.411  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0017_INV_1036_o_cy<10> (E_hilo/rs[31]_rt[31]_rem_14/BUS_0017_INV_1036_o)
     LUT6:I5->O            4   0.097   0.309  E_hilo/rs[31]_rt[31]_rem_14/BUS_0017_INV_1036_o1425 (E_hilo/rs[31]_rt[31]_rem_14/BUS_0017_INV_1036_o142)
     LUT6:I5->O            5   0.097   0.575  E_hilo/rs[31]_rt[31]_mod_16/Mmux_a[31]_GND_20_o_MUX_6321_o15491 (E_hilo/rs[31]_rt[31]_rem_14/a[31]_GND_17_o_MUX_3414_o)
     LUT4:I0->O            0   0.097   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0018_INV_1085_o_lutdi5 (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0018_INV_1085_o_lutdi5)
     MUXCY:DI->O           1   0.337   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0018_INV_1085_o_cy<5> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0018_INV_1085_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0018_INV_1085_o_cy<6> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0018_INV_1085_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0018_INV_1085_o_cy<7> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0018_INV_1085_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0018_INV_1085_o_cy<8> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0018_INV_1085_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0018_INV_1085_o_cy<9> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0018_INV_1085_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0018_INV_1085_o_cy<10> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0018_INV_1085_o_cy<10>)
     MUXCY:CI->O         103   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0018_INV_1085_o_cy<11> (E_hilo/rs[31]_rt[31]_rem_14/BUS_0018_INV_1085_o)
     MUXCY:CI->O           6   0.253   0.318  E_hilo/rs[31]_rt[31]_rem_14/BUS_0018_INV_1085_o1941_cy (E_hilo/rs[31]_rt[31]_rem_14/BUS_0018_INV_1085_o194)
     LUT6:I5->O            5   0.097   0.702  E_hilo/rs[31]_rt[31]_mod_16/Mmux_a[31]_GND_20_o_MUX_6321_o15761 (E_hilo/rs[31]_rt[31]_rem_14/a[31]_GND_17_o_MUX_3503_o)
     LUT5:I0->O            0   0.097   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0019_INV_1133_o_lutdi8 (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0019_INV_1133_o_lutdi8)
     MUXCY:DI->O           1   0.337   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0019_INV_1133_o_cy<8> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0019_INV_1133_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0019_INV_1133_o_cy<9> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0019_INV_1133_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0019_INV_1133_o_cy<10> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0019_INV_1133_o_cy<10>)
     MUXCY:CI->O         102   0.023   0.413  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0019_INV_1133_o_cy<11> (E_hilo/rs[31]_rt[31]_rem_14/BUS_0019_INV_1133_o)
     LUT5:I4->O            2   0.097   0.560  E_hilo/rs[31]_rt[31]_mod_16/Mmux_a[31]_GND_20_o_MUX_6321_o16251 (E_hilo/rs[31]_rt[31]_rem_14/a[31]_GND_17_o_MUX_3612_o)
     LUT4:I0->O            0   0.097   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0020_INV_1180_o_lutdi (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0020_INV_1180_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0020_INV_1180_o_cy<0> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0020_INV_1180_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0020_INV_1180_o_cy<1> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0020_INV_1180_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0020_INV_1180_o_cy<2> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0020_INV_1180_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0020_INV_1180_o_cy<3> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0020_INV_1180_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0020_INV_1180_o_cy<4> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0020_INV_1180_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0020_INV_1180_o_cy<5> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0020_INV_1180_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0020_INV_1180_o_cy<6> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0020_INV_1180_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0020_INV_1180_o_cy<7> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0020_INV_1180_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0020_INV_1180_o_cy<8> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0020_INV_1180_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0020_INV_1180_o_cy<9> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0020_INV_1180_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0020_INV_1180_o_cy<10> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0020_INV_1180_o_cy<10>)
     MUXCY:CI->O         102   0.023   0.413  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0020_INV_1180_o_cy<11> (E_hilo/rs[31]_rt[31]_rem_14/BUS_0020_INV_1180_o)
     LUT5:I4->O            2   0.097   0.560  E_hilo/rs[31]_rt[31]_mod_16/Mmux_a[31]_GND_20_o_MUX_6321_o16581 (E_hilo/rs[31]_rt[31]_rem_14/a[31]_GND_17_o_MUX_3703_o)
     LUT4:I0->O            0   0.097   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0021_INV_1226_o_lutdi (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0021_INV_1226_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0021_INV_1226_o_cy<0> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0021_INV_1226_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0021_INV_1226_o_cy<1> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0021_INV_1226_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0021_INV_1226_o_cy<2> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0021_INV_1226_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0021_INV_1226_o_cy<3> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0021_INV_1226_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0021_INV_1226_o_cy<4> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0021_INV_1226_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0021_INV_1226_o_cy<5> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0021_INV_1226_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0021_INV_1226_o_cy<6> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0021_INV_1226_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0021_INV_1226_o_cy<7> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0021_INV_1226_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0021_INV_1226_o_cy<8> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0021_INV_1226_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0021_INV_1226_o_cy<9> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0021_INV_1226_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0021_INV_1226_o_cy<10> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0021_INV_1226_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0021_INV_1226_o_cy<11> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0021_INV_1226_o_cy<11>)
     MUXCY:CI->O         122   0.023   0.416  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0021_INV_1226_o_cy<12> (E_hilo/rs[31]_rt[31]_rem_14/BUS_0021_INV_1226_o)
     LUT5:I4->O            3   0.097   0.566  E_hilo/rs[31]_rt[31]_mod_16/Mmux_a[31]_GND_20_o_MUX_6321_o16911 (E_hilo/rs[31]_rt[31]_rem_14/a[31]_GND_17_o_MUX_3792_o)
     LUT4:I0->O            0   0.097   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0022_INV_1271_o_lutdi (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0022_INV_1271_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0022_INV_1271_o_cy<0> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0022_INV_1271_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0022_INV_1271_o_cy<1> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0022_INV_1271_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0022_INV_1271_o_cy<2> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0022_INV_1271_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0022_INV_1271_o_cy<3> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0022_INV_1271_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0022_INV_1271_o_cy<4> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0022_INV_1271_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0022_INV_1271_o_cy<5> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0022_INV_1271_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0022_INV_1271_o_cy<6> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0022_INV_1271_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0022_INV_1271_o_cy<7> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0022_INV_1271_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0022_INV_1271_o_cy<8> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0022_INV_1271_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0022_INV_1271_o_cy<9> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0022_INV_1271_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0022_INV_1271_o_cy<10> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0022_INV_1271_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0022_INV_1271_o_cy<11> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0022_INV_1271_o_cy<11>)
     MUXCY:CI->O         116   0.023   0.415  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0022_INV_1271_o_cy<12> (E_hilo/rs[31]_rt[31]_rem_14/BUS_0022_INV_1271_o)
     LUT5:I4->O            3   0.097   0.566  E_hilo/rs[31]_rt[31]_mod_16/Mmux_a[31]_GND_20_o_MUX_6321_o17241 (E_hilo/rs[31]_rt[31]_rem_14/a[31]_GND_17_o_MUX_3879_o)
     LUT4:I0->O            0   0.097   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0023_INV_1315_o_lutdi (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0023_INV_1315_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0023_INV_1315_o_cy<0> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0023_INV_1315_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0023_INV_1315_o_cy<1> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0023_INV_1315_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0023_INV_1315_o_cy<2> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0023_INV_1315_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0023_INV_1315_o_cy<3> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0023_INV_1315_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0023_INV_1315_o_cy<4> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0023_INV_1315_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0023_INV_1315_o_cy<5> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0023_INV_1315_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0023_INV_1315_o_cy<6> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0023_INV_1315_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0023_INV_1315_o_cy<7> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0023_INV_1315_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0023_INV_1315_o_cy<8> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0023_INV_1315_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0023_INV_1315_o_cy<9> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0023_INV_1315_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0023_INV_1315_o_cy<10> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0023_INV_1315_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0023_INV_1315_o_cy<11> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0023_INV_1315_o_cy<11>)
     MUXCY:CI->O         137   0.023   0.418  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0023_INV_1315_o_cy<12> (E_hilo/rs[31]_rt[31]_rem_14/BUS_0023_INV_1315_o)
     LUT5:I4->O            2   0.097   0.560  E_hilo/rs[31]_rt[31]_mod_16/Mmux_a[31]_GND_20_o_MUX_6321_o17571 (E_hilo/rs[31]_rt[31]_rem_14/a[31]_GND_17_o_MUX_3964_o)
     LUT4:I0->O            0   0.097   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0024_INV_1358_o_lutdi (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0024_INV_1358_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0024_INV_1358_o_cy<0> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0024_INV_1358_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0024_INV_1358_o_cy<1> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0024_INV_1358_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0024_INV_1358_o_cy<2> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0024_INV_1358_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0024_INV_1358_o_cy<3> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0024_INV_1358_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0024_INV_1358_o_cy<4> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0024_INV_1358_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0024_INV_1358_o_cy<5> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0024_INV_1358_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0024_INV_1358_o_cy<6> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0024_INV_1358_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0024_INV_1358_o_cy<7> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0024_INV_1358_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0024_INV_1358_o_cy<8> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0024_INV_1358_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0024_INV_1358_o_cy<9> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0024_INV_1358_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0024_INV_1358_o_cy<10> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0024_INV_1358_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0024_INV_1358_o_cy<11> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0024_INV_1358_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0024_INV_1358_o_cy<12> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0024_INV_1358_o_cy<12>)
     MUXCY:CI->O         134   0.023   0.418  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0024_INV_1358_o_cy<13> (E_hilo/rs[31]_rt[31]_rem_14/BUS_0024_INV_1358_o)
     LUT5:I4->O            5   0.097   0.575  E_hilo/rs[31]_rt[31]_mod_16/Mmux_a[31]_GND_20_o_MUX_6321_o1790 (E_hilo/rs[31]_rt[31]_rem_14/a[31]_GND_17_o_MUX_4047_o)
     LUT4:I0->O            0   0.097   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0025_INV_1400_o_lutdi (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0025_INV_1400_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0025_INV_1400_o_cy<0> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0025_INV_1400_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0025_INV_1400_o_cy<1> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0025_INV_1400_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0025_INV_1400_o_cy<2> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0025_INV_1400_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0025_INV_1400_o_cy<3> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0025_INV_1400_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0025_INV_1400_o_cy<4> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0025_INV_1400_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0025_INV_1400_o_cy<5> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0025_INV_1400_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0025_INV_1400_o_cy<6> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0025_INV_1400_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0025_INV_1400_o_cy<7> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0025_INV_1400_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0025_INV_1400_o_cy<8> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0025_INV_1400_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0025_INV_1400_o_cy<9> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0025_INV_1400_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0025_INV_1400_o_cy<10> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0025_INV_1400_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0025_INV_1400_o_cy<11> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0025_INV_1400_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0025_INV_1400_o_cy<12> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0025_INV_1400_o_cy<12>)
     MUXCY:CI->O         140   0.023   0.419  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0025_INV_1400_o_cy<13> (E_hilo/rs[31]_rt[31]_rem_14/BUS_0025_INV_1400_o)
     LUT5:I4->O            2   0.097   0.560  E_hilo/rs[31]_rt[31]_mod_16/Mmux_a[31]_GND_20_o_MUX_6321_o18231 (E_hilo/rs[31]_rt[31]_rem_14/a[31]_GND_17_o_MUX_4128_o)
     LUT4:I0->O            0   0.097   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0026_INV_1441_o_lutdi (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0026_INV_1441_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0026_INV_1441_o_cy<0> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0026_INV_1441_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0026_INV_1441_o_cy<1> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0026_INV_1441_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0026_INV_1441_o_cy<2> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0026_INV_1441_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0026_INV_1441_o_cy<3> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0026_INV_1441_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0026_INV_1441_o_cy<4> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0026_INV_1441_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0026_INV_1441_o_cy<5> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0026_INV_1441_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0026_INV_1441_o_cy<6> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0026_INV_1441_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0026_INV_1441_o_cy<7> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0026_INV_1441_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0026_INV_1441_o_cy<8> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0026_INV_1441_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0026_INV_1441_o_cy<9> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0026_INV_1441_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0026_INV_1441_o_cy<10> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0026_INV_1441_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0026_INV_1441_o_cy<11> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0026_INV_1441_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0026_INV_1441_o_cy<12> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0026_INV_1441_o_cy<12>)
     MUXCY:CI->O         123   0.023   0.416  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0026_INV_1441_o_cy<13> (E_hilo/rs[31]_rt[31]_rem_14/BUS_0026_INV_1441_o)
     LUT5:I4->O            6   0.097   0.579  E_hilo/rs[31]_rt[31]_rem_14/a[31]_GND_17_o_MUX_4207_o1 (E_hilo/rs[31]_rt[31]_rem_14/a[31]_GND_17_o_MUX_4283_o_bdd0)
     LUT4:I0->O            0   0.097   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0027_INV_1481_o_lutdi (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0027_INV_1481_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0027_INV_1481_o_cy<0> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0027_INV_1481_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0027_INV_1481_o_cy<1> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0027_INV_1481_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0027_INV_1481_o_cy<2> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0027_INV_1481_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0027_INV_1481_o_cy<3> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0027_INV_1481_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0027_INV_1481_o_cy<4> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0027_INV_1481_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0027_INV_1481_o_cy<5> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0027_INV_1481_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0027_INV_1481_o_cy<6> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0027_INV_1481_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0027_INV_1481_o_cy<7> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0027_INV_1481_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0027_INV_1481_o_cy<8> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0027_INV_1481_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0027_INV_1481_o_cy<9> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0027_INV_1481_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0027_INV_1481_o_cy<10> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0027_INV_1481_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0027_INV_1481_o_cy<11> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0027_INV_1481_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0027_INV_1481_o_cy<12> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0027_INV_1481_o_cy<12>)
     MUXCY:CI->O         134   0.023   0.418  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0027_INV_1481_o_cy<13> (E_hilo/rs[31]_rt[31]_rem_14/BUS_0027_INV_1481_o)
     LUT5:I4->O            6   0.097   0.579  E_hilo/rs[31]_rt[31]_rem_14/a[31]_GND_17_o_MUX_4284_o1 (E_hilo/rs[31]_rt[31]_rem_14/a[31]_GND_17_o_MUX_4358_o_bdd0)
     LUT4:I0->O            0   0.097   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0028_INV_1520_o_lutdi (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0028_INV_1520_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0028_INV_1520_o_cy<0> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0028_INV_1520_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0028_INV_1520_o_cy<1> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0028_INV_1520_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0028_INV_1520_o_cy<2> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0028_INV_1520_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0028_INV_1520_o_cy<3> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0028_INV_1520_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0028_INV_1520_o_cy<4> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0028_INV_1520_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0028_INV_1520_o_cy<5> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0028_INV_1520_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0028_INV_1520_o_cy<6> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0028_INV_1520_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0028_INV_1520_o_cy<7> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0028_INV_1520_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0028_INV_1520_o_cy<8> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0028_INV_1520_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0028_INV_1520_o_cy<9> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0028_INV_1520_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0028_INV_1520_o_cy<10> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0028_INV_1520_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0028_INV_1520_o_cy<11> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0028_INV_1520_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0028_INV_1520_o_cy<12> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0028_INV_1520_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0028_INV_1520_o_cy<13> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0028_INV_1520_o_cy<13>)
     MUXCY:CI->O         137   0.023   0.418  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0028_INV_1520_o_cy<14> (E_hilo/rs[31]_rt[31]_rem_14/BUS_0028_INV_1520_o)
     LUT5:I4->O            6   0.097   0.579  E_hilo/rs[31]_rt[31]_rem_14/a[31]_GND_17_o_MUX_4359_o1 (E_hilo/rs[31]_rt[31]_rem_14/a[31]_GND_17_o_MUX_4431_o_bdd0)
     LUT4:I0->O            0   0.097   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0029_INV_1558_o_lutdi (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0029_INV_1558_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0029_INV_1558_o_cy<0> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0029_INV_1558_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0029_INV_1558_o_cy<1> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0029_INV_1558_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0029_INV_1558_o_cy<2> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0029_INV_1558_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0029_INV_1558_o_cy<3> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0029_INV_1558_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0029_INV_1558_o_cy<4> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0029_INV_1558_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0029_INV_1558_o_cy<5> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0029_INV_1558_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0029_INV_1558_o_cy<6> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0029_INV_1558_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0029_INV_1558_o_cy<7> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0029_INV_1558_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0029_INV_1558_o_cy<8> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0029_INV_1558_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0029_INV_1558_o_cy<9> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0029_INV_1558_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0029_INV_1558_o_cy<10> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0029_INV_1558_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0029_INV_1558_o_cy<11> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0029_INV_1558_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0029_INV_1558_o_cy<12> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0029_INV_1558_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0029_INV_1558_o_cy<13> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0029_INV_1558_o_cy<13>)
     MUXCY:CI->O         145   0.023   0.419  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0029_INV_1558_o_cy<14> (E_hilo/rs[31]_rt[31]_rem_14/BUS_0029_INV_1558_o)
     LUT4:I3->O            2   0.097   0.516  E_hilo/rs[31]_rt[31]_mod_16/Mmux_a[31]_GND_20_o_MUX_6321_o1944111 (E_hilo/rs[31]_rt[31]_mod_16/Mmux_a[31]_GND_20_o_MUX_6321_o194411)
     LUT6:I3->O            5   0.097   0.530  E_hilo/rs[31]_rt[31]_mod_16/Mmux_a[31]_GND_20_o_MUX_6321_o19443 (E_hilo/rs[31]_rt[31]_rem_14/a[31]_GND_17_o_MUX_4421_o)
     LUT4:I1->O            1   0.097   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0030_INV_1595_o_lut<6> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0030_INV_1595_o_lut<6>)
     MUXCY:S->O            1   0.353   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0030_INV_1595_o_cy<6> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0030_INV_1595_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0030_INV_1595_o_cy<7> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0030_INV_1595_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0030_INV_1595_o_cy<8> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0030_INV_1595_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0030_INV_1595_o_cy<9> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0030_INV_1595_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0030_INV_1595_o_cy<10> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0030_INV_1595_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0030_INV_1595_o_cy<11> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0030_INV_1595_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0030_INV_1595_o_cy<12> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0030_INV_1595_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0030_INV_1595_o_cy<13> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0030_INV_1595_o_cy<13>)
     MUXCY:CI->O         133   0.023   0.418  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0030_INV_1595_o_cy<14> (E_hilo/rs[31]_rt[31]_rem_14/BUS_0030_INV_1595_o)
     LUT5:I4->O            2   0.097   0.560  E_hilo/rs[31]_rt[31]_mod_16/Mmux_a[31]_GND_20_o_MUX_6321_o19881 (E_hilo/rs[31]_rt[31]_rem_14/a[31]_GND_17_o_MUX_4503_o)
     LUT4:I0->O            0   0.097   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0031_INV_1631_o_lutdi (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0031_INV_1631_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0031_INV_1631_o_cy<0> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0031_INV_1631_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0031_INV_1631_o_cy<1> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0031_INV_1631_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0031_INV_1631_o_cy<2> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0031_INV_1631_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0031_INV_1631_o_cy<3> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0031_INV_1631_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0031_INV_1631_o_cy<4> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0031_INV_1631_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0031_INV_1631_o_cy<5> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0031_INV_1631_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0031_INV_1631_o_cy<6> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0031_INV_1631_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0031_INV_1631_o_cy<7> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0031_INV_1631_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0031_INV_1631_o_cy<8> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0031_INV_1631_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0031_INV_1631_o_cy<9> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0031_INV_1631_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0031_INV_1631_o_cy<10> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0031_INV_1631_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0031_INV_1631_o_cy<11> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0031_INV_1631_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0031_INV_1631_o_cy<12> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0031_INV_1631_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0031_INV_1631_o_cy<13> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0031_INV_1631_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0031_INV_1631_o_cy<14> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0031_INV_1631_o_cy<14>)
     MUXCY:CI->O         143   0.023   0.419  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0031_INV_1631_o_cy<15> (E_hilo/rs[31]_rt[31]_rem_14/BUS_0031_INV_1631_o)
     LUT4:I3->O            2   0.097   0.516  E_hilo/rs[31]_rt[31]_mod_16/Mmux_a[31]_GND_20_o_MUX_6321_o11006111 (E_hilo/rs[31]_rt[31]_mod_16/Mmux_a[31]_GND_20_o_MUX_6321_o1100611)
     LUT6:I3->O            5   0.097   0.530  E_hilo/rs[31]_rt[31]_mod_16/Mmux_a[31]_GND_20_o_MUX_6321_o11006 (E_hilo/rs[31]_rt[31]_rem_14/a[31]_GND_17_o_MUX_4557_o)
     LUT4:I1->O            1   0.097   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0032_INV_1666_o_lut<8> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0032_INV_1666_o_lut<8>)
     MUXCY:S->O            1   0.353   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0032_INV_1666_o_cy<8> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0032_INV_1666_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0032_INV_1666_o_cy<9> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0032_INV_1666_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0032_INV_1666_o_cy<10> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0032_INV_1666_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0032_INV_1666_o_cy<11> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0032_INV_1666_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0032_INV_1666_o_cy<12> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0032_INV_1666_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0032_INV_1666_o_cy<13> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0032_INV_1666_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0032_INV_1666_o_cy<14> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0032_INV_1666_o_cy<14>)
     MUXCY:CI->O         134   0.023   0.418  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0032_INV_1666_o_cy<15> (E_hilo/rs[31]_rt[31]_rem_14/BUS_0032_INV_1666_o)
     LUT5:I4->O            2   0.097   0.561  E_hilo/rs[31]_rt[31]_mod_16/Mmux_a[31]_GND_20_o_MUX_6321_o11054 (E_hilo/rs[31]_rt[31]_rem_14/a[31]_GND_17_o_MUX_4639_o)
     LUT4:I0->O            0   0.097   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0033_INV_1700_o_lutdi (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0033_INV_1700_o_lutdi)
     MUXCY:DI->O           1   0.337   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0033_INV_1700_o_cy<0> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0033_INV_1700_o_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0033_INV_1700_o_cy<1> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0033_INV_1700_o_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0033_INV_1700_o_cy<2> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0033_INV_1700_o_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0033_INV_1700_o_cy<3> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0033_INV_1700_o_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0033_INV_1700_o_cy<4> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0033_INV_1700_o_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0033_INV_1700_o_cy<5> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0033_INV_1700_o_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0033_INV_1700_o_cy<6> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0033_INV_1700_o_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0033_INV_1700_o_cy<7> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0033_INV_1700_o_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0033_INV_1700_o_cy<8> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0033_INV_1700_o_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0033_INV_1700_o_cy<9> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0033_INV_1700_o_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0033_INV_1700_o_cy<10> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0033_INV_1700_o_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0033_INV_1700_o_cy<11> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0033_INV_1700_o_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0033_INV_1700_o_cy<12> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0033_INV_1700_o_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0033_INV_1700_o_cy<13> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0033_INV_1700_o_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0033_INV_1700_o_cy<14> (E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0033_INV_1700_o_cy<14>)
     MUXCY:CI->O         107   0.253   0.414  E_hilo/rs[31]_rt[31]_rem_14/Mcompar_BUS_0033_INV_1700_o_cy<15> (E_hilo/rs[31]_rt[31]_rem_14/BUS_0033_INV_1700_o)
     LUT5:I4->O            1   0.097   0.000  E_hilo/rs[31]_rt[31]_rem_14/Madd_GND_17_o_a[31]_add_70_OUT[31:0]_lut<0> (E_hilo/rs[31]_rt[31]_rem_14/Madd_GND_17_o_a[31]_add_70_OUT[31:0]_lut<0>)
     MUXCY:S->O            1   0.353   0.000  E_hilo/rs[31]_rt[31]_rem_14/Madd_GND_17_o_a[31]_add_70_OUT[31:0]_cy<0> (E_hilo/rs[31]_rt[31]_rem_14/Madd_GND_17_o_a[31]_add_70_OUT[31:0]_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Madd_GND_17_o_a[31]_add_70_OUT[31:0]_cy<1> (E_hilo/rs[31]_rt[31]_rem_14/Madd_GND_17_o_a[31]_add_70_OUT[31:0]_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Madd_GND_17_o_a[31]_add_70_OUT[31:0]_cy<2> (E_hilo/rs[31]_rt[31]_rem_14/Madd_GND_17_o_a[31]_add_70_OUT[31:0]_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Madd_GND_17_o_a[31]_add_70_OUT[31:0]_cy<3> (E_hilo/rs[31]_rt[31]_rem_14/Madd_GND_17_o_a[31]_add_70_OUT[31:0]_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Madd_GND_17_o_a[31]_add_70_OUT[31:0]_cy<4> (E_hilo/rs[31]_rt[31]_rem_14/Madd_GND_17_o_a[31]_add_70_OUT[31:0]_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Madd_GND_17_o_a[31]_add_70_OUT[31:0]_cy<5> (E_hilo/rs[31]_rt[31]_rem_14/Madd_GND_17_o_a[31]_add_70_OUT[31:0]_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Madd_GND_17_o_a[31]_add_70_OUT[31:0]_cy<6> (E_hilo/rs[31]_rt[31]_rem_14/Madd_GND_17_o_a[31]_add_70_OUT[31:0]_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Madd_GND_17_o_a[31]_add_70_OUT[31:0]_cy<7> (E_hilo/rs[31]_rt[31]_rem_14/Madd_GND_17_o_a[31]_add_70_OUT[31:0]_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Madd_GND_17_o_a[31]_add_70_OUT[31:0]_cy<8> (E_hilo/rs[31]_rt[31]_rem_14/Madd_GND_17_o_a[31]_add_70_OUT[31:0]_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Madd_GND_17_o_a[31]_add_70_OUT[31:0]_cy<9> (E_hilo/rs[31]_rt[31]_rem_14/Madd_GND_17_o_a[31]_add_70_OUT[31:0]_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Madd_GND_17_o_a[31]_add_70_OUT[31:0]_cy<10> (E_hilo/rs[31]_rt[31]_rem_14/Madd_GND_17_o_a[31]_add_70_OUT[31:0]_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Madd_GND_17_o_a[31]_add_70_OUT[31:0]_cy<11> (E_hilo/rs[31]_rt[31]_rem_14/Madd_GND_17_o_a[31]_add_70_OUT[31:0]_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Madd_GND_17_o_a[31]_add_70_OUT[31:0]_cy<12> (E_hilo/rs[31]_rt[31]_rem_14/Madd_GND_17_o_a[31]_add_70_OUT[31:0]_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Madd_GND_17_o_a[31]_add_70_OUT[31:0]_cy<13> (E_hilo/rs[31]_rt[31]_rem_14/Madd_GND_17_o_a[31]_add_70_OUT[31:0]_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Madd_GND_17_o_a[31]_add_70_OUT[31:0]_cy<14> (E_hilo/rs[31]_rt[31]_rem_14/Madd_GND_17_o_a[31]_add_70_OUT[31:0]_cy<14>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Madd_GND_17_o_a[31]_add_70_OUT[31:0]_cy<15> (E_hilo/rs[31]_rt[31]_rem_14/Madd_GND_17_o_a[31]_add_70_OUT[31:0]_cy<15>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Madd_GND_17_o_a[31]_add_70_OUT[31:0]_cy<16> (E_hilo/rs[31]_rt[31]_rem_14/Madd_GND_17_o_a[31]_add_70_OUT[31:0]_cy<16>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Madd_GND_17_o_a[31]_add_70_OUT[31:0]_cy<17> (E_hilo/rs[31]_rt[31]_rem_14/Madd_GND_17_o_a[31]_add_70_OUT[31:0]_cy<17>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Madd_GND_17_o_a[31]_add_70_OUT[31:0]_cy<18> (E_hilo/rs[31]_rt[31]_rem_14/Madd_GND_17_o_a[31]_add_70_OUT[31:0]_cy<18>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Madd_GND_17_o_a[31]_add_70_OUT[31:0]_cy<19> (E_hilo/rs[31]_rt[31]_rem_14/Madd_GND_17_o_a[31]_add_70_OUT[31:0]_cy<19>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Madd_GND_17_o_a[31]_add_70_OUT[31:0]_cy<20> (E_hilo/rs[31]_rt[31]_rem_14/Madd_GND_17_o_a[31]_add_70_OUT[31:0]_cy<20>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Madd_GND_17_o_a[31]_add_70_OUT[31:0]_cy<21> (E_hilo/rs[31]_rt[31]_rem_14/Madd_GND_17_o_a[31]_add_70_OUT[31:0]_cy<21>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Madd_GND_17_o_a[31]_add_70_OUT[31:0]_cy<22> (E_hilo/rs[31]_rt[31]_rem_14/Madd_GND_17_o_a[31]_add_70_OUT[31:0]_cy<22>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Madd_GND_17_o_a[31]_add_70_OUT[31:0]_cy<23> (E_hilo/rs[31]_rt[31]_rem_14/Madd_GND_17_o_a[31]_add_70_OUT[31:0]_cy<23>)
     MUXCY:CI->O           1   0.023   0.000  E_hilo/rs[31]_rt[31]_rem_14/Madd_GND_17_o_a[31]_add_70_OUT[31:0]_cy<24> (E_hilo/rs[31]_rt[31]_rem_14/Madd_GND_17_o_a[31]_add_70_OUT[31:0]_cy<24>)
     XORCY:CI->O           1   0.370   0.511  E_hilo/rs[31]_rt[31]_rem_14/Madd_GND_17_o_a[31]_add_70_OUT[31:0]_xor<25> (E_hilo/rs[31]_rt[31]_rem_14/GND_17_o_a[31]_add_70_OUT[31:0]<25>)
     LUT6:I3->O            1   0.097   0.000  E_hilo/Mmux__n0164364_F (N2078)
     MUXF7:I0->O           1   0.277   0.000  E_hilo/Mmux__n0164364 (E_hilo/_n0164<25>)
     FDRE:D                    0.008          E_hilo/hi_tmp_25
    ----------------------------------------
    Total                     66.583ns (30.279ns logic, 36.304ns route)
                                       (45.5% logic, 54.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'm_be/be_sel[2]_BUS_0002_OR_694_o'
  Clock period: 1.266ns (frequency: 789.578MHz)
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               1.266ns (Levels of Logic = 1)
  Source:            m_be/word_8 (LATCH)
  Destination:       m_be/word_8 (LATCH)
  Source Clock:      m_be/be_sel[2]_BUS_0002_OR_694_o falling
  Destination Clock: m_be/be_sel[2]_BUS_0002_OR_694_o falling

  Data Path: m_be/word_8 to m_be/word_8
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.472   0.697  m_be/word_8 (m_be/word_8)
     LUT6:I0->O            1   0.097   0.000  m_be/word[31]_Wdm_data_tmp[8]_MUX_8654_o<8>1 (m_be/word[31]_Wdm_data_tmp[8]_MUX_8654_o)
     LD:D                     -0.028          m_be/word_8
    ----------------------------------------
    Total                      1.266ns (0.569ns logic, 0.697ns route)
                                       (44.9% logic, 55.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'm_be/be_sel[2]_BUS_0002_OR_1016_o'
  Clock period: 0.952ns (frequency: 1049.869MHz)
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               0.952ns (Levels of Logic = 1)
  Source:            m_be/word_7 (LATCH)
  Destination:       m_be/word_7 (LATCH)
  Source Clock:      m_be/be_sel[2]_BUS_0002_OR_1016_o falling
  Destination Clock: m_be/be_sel[2]_BUS_0002_OR_1016_o falling

  Data Path: m_be/word_7 to m_be/word_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.472   0.383  m_be/word_7 (m_be/word_7)
     LUT5:I3->O            1   0.097   0.000  m_be/word[31]_Wdm_data_tmp[7]_MUX_8681_o<7>1 (m_be/word[31]_Wdm_data_tmp[7]_MUX_8681_o)
     LD:D                     -0.028          m_be/word_7
    ----------------------------------------
    Total                      0.952ns (0.569ns logic, 0.383ns route)
                                       (59.7% logic, 40.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'm_be/be_sel[2]_BUS_0002_OR_510_o'
  Clock period: 1.345ns (frequency: 743.605MHz)
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               1.345ns (Levels of Logic = 2)
  Source:            m_be/word_18 (LATCH)
  Destination:       m_be/word_18 (LATCH)
  Source Clock:      m_be/be_sel[2]_BUS_0002_OR_510_o falling
  Destination Clock: m_be/be_sel[2]_BUS_0002_OR_510_o falling

  Data Path: m_be/word_18 to m_be/word_18
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.472   0.383  m_be/word_18 (m_be/word_18)
     LUT5:I3->O            1   0.097   0.295  m_be/word[31]_Wdm_data_tmp[18]_MUX_8384_o<18>2 (m_be/word[31]_Wdm_data_tmp[18]_MUX_8384_o<18>1)
     LUT6:I5->O            1   0.097   0.000  m_be/word[31]_Wdm_data_tmp[18]_MUX_8384_o<18>3 (m_be/word[31]_Wdm_data_tmp[18]_MUX_8384_o)
     LD:D                     -0.028          m_be/word_18
    ----------------------------------------
    Total                      1.345ns (0.666ns logic, 0.679ns route)
                                       (49.5% logic, 50.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'm_be/be_sel[2]_BUS_0002_OR_326_o'
  Clock period: 0.952ns (frequency: 1049.869MHz)
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Delay:               0.952ns (Levels of Logic = 1)
  Source:            m_be/word_24 (LATCH)
  Destination:       m_be/word_24 (LATCH)
  Source Clock:      m_be/be_sel[2]_BUS_0002_OR_326_o falling
  Destination Clock: m_be/be_sel[2]_BUS_0002_OR_326_o falling

  Data Path: m_be/word_24 to m_be/word_24
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.472   0.383  m_be/word_24 (m_be/word_24)
     LUT5:I3->O            1   0.097   0.000  m_be/word[31]_Wdm_data_tmp[24]_MUX_8222_o<24>3 (m_be/word[31]_Wdm_data_tmp[24]_MUX_8222_o)
     LD:D                     -0.028          m_be/word_24
    ----------------------------------------
    Total                      0.952ns (0.569ns logic, 0.383ns route)
                                       (59.7% logic, 40.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 1878 / 1716
-------------------------------------------------------------------------
Offset:              2.039ns (Levels of Logic = 4)
  Source:            m_data_rdata<15> (PAD)
  Destination:       W_reg/DM_out_14 (FF)
  Destination Clock: clk rising

  Data Path: m_data_rdata<15> to W_reg/DM_out_14
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.001   0.570  m_data_rdata_15_IBUF (Sh232)
     LUT6:I2->O           18   0.097   0.458  M_dp/Mmux_DMout210_SW0 (N27)
     LUT4:I2->O            7   0.097   0.711  M_dp/Mmux_DMout210 (M_dp/Mmux_DMout210)
     LUT5:I0->O            1   0.097   0.000  M_dp/Mmux_DMout321 (M_DMout<9>)
     FDR:D                     0.008          W_reg/DM_out_9
    ----------------------------------------
    Total                      2.039ns (0.300ns logic, 1.739ns route)
                                       (14.7% logic, 85.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1860 / 168
-------------------------------------------------------------------------
Offset:              3.262ns (Levels of Logic = 5)
  Source:            W_reg/instr_out_27 (FF)
  Destination:       w_grf_we (PAD)
  Source Clock:      clk rising

  Data Path: W_reg/instr_out_27 to w_grf_we
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              6   0.361   0.716  W_reg/instr_out_27 (W_reg/instr_out_27)
     LUT6:I0->O            2   0.097   0.561  W_cu/And_andi_OR_117_o11 (W_cu/And_andi_OR_117_o1)
     LUT4:I0->O            8   0.097   0.311  W_cu/calc_r_mf_OR_124_o4 (W_cu/calc_r_mf_OR_124_o)
     MUXF7:S->O            1   0.335   0.295  W_cu/out12 (W_cu/out11)
     LUT3:I2->O           66   0.097   0.391  W_cu/out14 (w_grf_we_OBUF)
     OBUF:I->O                 0.000          w_grf_we_OBUF (w_grf_we)
    ----------------------------------------
    Total                      3.262ns (0.987ns logic, 2.275ns route)
                                       (30.3% logic, 69.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'm_be/be_sel[2]_BUS_0002_OR_326_o'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.755ns (Levels of Logic = 1)
  Source:            m_be/word_31 (LATCH)
  Destination:       m_data_wdata<31> (PAD)
  Source Clock:      m_be/be_sel[2]_BUS_0002_OR_326_o falling

  Data Path: m_be/word_31 to m_data_wdata<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.472   0.283  m_be/word_31 (m_be/word_31)
     OBUF:I->O                 0.000          m_data_wdata_31_OBUF (m_data_wdata<31>)
    ----------------------------------------
    Total                      0.755ns (0.472ns logic, 0.283ns route)
                                       (62.5% logic, 37.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'm_be/be_sel[2]_BUS_0002_OR_510_o'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.755ns (Levels of Logic = 1)
  Source:            m_be/word_23 (LATCH)
  Destination:       m_data_wdata<23> (PAD)
  Source Clock:      m_be/be_sel[2]_BUS_0002_OR_510_o falling

  Data Path: m_be/word_23 to m_data_wdata<23>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.472   0.283  m_be/word_23 (m_be/word_23)
     OBUF:I->O                 0.000          m_data_wdata_23_OBUF (m_data_wdata<23>)
    ----------------------------------------
    Total                      0.755ns (0.472ns logic, 0.283ns route)
                                       (62.5% logic, 37.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'm_be/be_sel[2]_BUS_0002_OR_694_o'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.755ns (Levels of Logic = 1)
  Source:            m_be/word_15 (LATCH)
  Destination:       m_data_wdata<15> (PAD)
  Source Clock:      m_be/be_sel[2]_BUS_0002_OR_694_o falling

  Data Path: m_be/word_15 to m_data_wdata<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.472   0.283  m_be/word_15 (m_be/word_15)
     OBUF:I->O                 0.000          m_data_wdata_15_OBUF (m_data_wdata<15>)
    ----------------------------------------
    Total                      0.755ns (0.472ns logic, 0.283ns route)
                                       (62.5% logic, 37.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'm_be/be_sel[2]_BUS_0002_OR_1016_o'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.755ns (Levels of Logic = 1)
  Source:            m_be/word_7 (LATCH)
  Destination:       m_data_wdata<7> (PAD)
  Source Clock:      m_be/be_sel[2]_BUS_0002_OR_1016_o falling

  Data Path: m_be/word_7 to m_data_wdata<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               2   0.472   0.283  m_be/word_7 (m_be/word_7)
     OBUF:I->O                 0.000          m_data_wdata_7_OBUF (m_data_wdata<7>)
    ----------------------------------------
    Total                      0.755ns (0.472ns logic, 0.283ns route)
                                       (62.5% logic, 37.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   66.583|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m_be/be_sel[2]_BUS_0002_OR_1016_o
---------------------------------+---------+---------+---------+---------+
                                 | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                     |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------------------------+---------+---------+---------+---------+
clk                              |         |         |    5.938|         |
m_be/be_sel[2]_BUS_0002_OR_1016_o|         |         |    0.952|         |
---------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock m_be/be_sel[2]_BUS_0002_OR_326_o
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
clk                             |         |         |    6.302|         |
m_be/be_sel[2]_BUS_0002_OR_326_o|         |         |    0.952|         |
--------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock m_be/be_sel[2]_BUS_0002_OR_510_o
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
clk                             |         |         |    5.435|         |
m_be/be_sel[2]_BUS_0002_OR_510_o|         |         |    1.345|         |
--------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock m_be/be_sel[2]_BUS_0002_OR_694_o
--------------------------------+---------+---------+---------+---------+
                                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------+---------+---------+---------+---------+
clk                             |         |         |    5.910|         |
m_be/be_sel[2]_BUS_0002_OR_694_o|         |         |    1.266|         |
--------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 84.00 secs
Total CPU time to Xst completion: 84.13 secs
 
--> 

Total memory usage is 4725172 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  183 (   0 filtered)
Number of infos    :  181 (   0 filtered)

