<?xml version='1.0' encoding='utf-8' ?>
<!DOCTYPE Document [


<!ELEMENT Document (Net*, Globals*, Lb+)>
<!ATTLIST Document
	Version CDATA #REQUIRED
	Module CDATA #REQUIRED
	Date CDATA #REQUIRED
	Device CDATA #REQUIRED
        Stepping CDATA #IMPLIED
>

<!ELEMENT Globals (InBuf*, GlblBuf*, ClkDiv*, SDot*)>

<!ELEMENT Net (Activity?)>
<!ATTLIST Net
	NNm CDATA #REQUIRED
	IoT (in | out | bidi | none) #REQUIRED
	Loc CDATA #IMPLIED
	ClkT (G | U) #IMPLIED
	SNm CDATA #IMPLIED
>

<!ELEMENT Activity EMPTY>
<!ATTLIST Activity
	Freq CDATA #IMPLIED
	DutyCycle CDATA #IMPLIED
>



<!ELEMENT InBuf (IPort, OPort*)>
<!ATTLIST InBuf
	Nm CDATA #REQUIRED
	IOS (LVTTL | LVCMOS15 | LVCMOS18 | LVCMOS25 | LVCMOS33 | HSTL_I | SSTL2_I | SSTL3_I | STRIG) #REQUIRED
	DataGate (Y | N) #REQUIRED
>

<!ELEMENT GlblBuf (IPort)>
<!ATTLIST GlblBuf
	Nm CDATA #REQUIRED
	GType (GOE | GSR | GCK | GCK2 | CDRST | GDGATE) #REQUIRED
>

<!ELEMENT ClkDiv (IPort, OPort)>
<!ATTLIST ClkDiv
	Nm CDATA #REQUIRED
	DivideBy (2 | 4 | 6 | 8 | 10 | 12 | 14 | 16) #REQUIRED
>

<!ELEMENT SDot (IPort, OPort)>
<!ATTLIST SDot
	Nm CDATA #REQUIRED
>


<!ELEMENT Lb (LbT*, Mc*, SDot*)>
<!ATTLIST Lb
	Nm CDATA #REQUIRED
>

<!ELEMENT LbT (OPort, IPort+)>
<!ATTLIST LbT
	Nm CDATA #REQUIRED
	PtT (XBR_A | XBR_B | XBR_C | XBR_CT | XBR_CT_X) #REQUIRED
>

<!ELEMENT Mc (RMux*, ClkMux?, XorMux?, OeMux?, FbMux*, InBuf?, OutBuf?, DFlop?, Or?, SDot*)>
<!ATTLIST Mc
	Nm CDATA #REQUIRED
>

<!ELEMENT Or (OPort, IPort+)>
<!ATTLIST Or
	Nm CDATA #REQUIRED
>

<!ELEMENT ClkMux (IPort, OPort)>
<!ATTLIST ClkMux
	Nm CDATA #REQUIRED
	Rate (1 | 2) #IMPLIED
>

<!ELEMENT RMux (IPort)>
<!ATTLIST RMux
	Nm CDATA #REQUIRED
>

<!ELEMENT OeMux (IPort)>
<!ATTLIST OeMux
	Nm CDATA #REQUIRED
>

<!ELEMENT XorMux (IPort)>
<!ATTLIST XorMux
	Nm CDATA #REQUIRED
>

<!ELEMENT FbMux (IPort)>
<!ATTLIST FbMux
	Nm CDATA #REQUIRED
>

<!ELEMENT OutBuf (IPort, OPort, CntlPort*)>
<!ATTLIST OutBuf
	Nm CDATA #REQUIRED
	IOS (LVTTL | LVCMOS15 | LVCMOS18 | LVCMOS25 | LVCMOS33 | HSTL_I | SSTL2_I | SSTL3_I | STRIG) #REQUIRED
>

<!ELEMENT DFlop (FlopPort+)>
<!ATTLIST DFlop
	Nm CDATA #REQUIRED
>


<!ELEMENT FlopPort EMPTY>
<!ATTLIST FlopPort
	NNm CDATA #REQUIRED
	Port (D | CLK | Q | RST | PST | CE) #REQUIRED
>

<!ELEMENT IPort EMPTY>
<!ATTLIST IPort
	NNm CDATA #REQUIRED
>

<!ELEMENT OPort EMPTY>
<!ATTLIST OPort
	NNm CDATA #REQUIRED
>

<!ELEMENT CntlPort EMPTY>
<!ATTLIST CntlPort
	NNm CDATA #REQUIRED
>
]>
<Document Date="Mar 14 15:29:22 2023" Device="XC2C256-6FT256" Module="urukul" Stepping="0" Version="3"><Net IoT="out" Loc="FB3_6" NNm="att_s_in&lt;1&gt;" SNm="att_s_in&lt;1&gt;"/><Net IoT="out" Loc="FB15_1" NNm="eem_oe_4" SNm="eem_oe_4"/><Net IoT="in" Loc="FB14_4" NNm="eem_io_1" SNm="eem_io_1"/><Net IoT="out" Loc="FB3_2" NNm="att_s_in&lt;2&gt;" SNm="att_s_in&lt;2&gt;"/><Net IoT="out" Loc="FB15_4" NNm="eem_oe_5" SNm="eem_oe_5"/><Net IoT="out" Loc="FB5_16" NNm="att_s_in&lt;3&gt;" SNm="att_s_in&lt;3&gt;"/><Net IoT="bidi" Loc="FB13_2" NNm="eem_io_2" SNm="eem_io_2"/><Net IoT="out" Loc="FB15_6" NNm="eem_oe_6" SNm="eem_oe_6"/><Net IoT="in" Loc="FB13_4" NNm="eem_io_3" SNm="eem_io_3"/><Net IoT="out" Loc="FB13_13" NNm="eem_oe_7" SNm="eem_oe_7"/><Net IoT="in" Loc="FB13_1" NNm="eem_io_4" SNm="eem_io_4"/><Net IoT="out" Loc="FB8_15" NNm="eem_oe_8" SNm="eem_oe_8"/><Net IoT="in" Loc="FB14_6" NNm="eem_io_5" SNm="eem_io_5"/><Net IoT="none" NNm="FB9_4_I" SNm="variant_II/UIM"/><Net IoT="out" Loc="FB8_11" NNm="eem_oe_9" SNm="eem_oe_9"/><Net IoT="in" Loc="FB14_13" NNm="eem_io_6" SNm="eem_io_6"/><Net IoT="none" NNm="FB1_14_Q" SNm="sr_sr&lt;10&gt;_MC.Q"/><Net IoT="in" Loc="FB14_12" NNm="eem_io_7" SNm="eem_io_7"/><Net IoT="none" NNm="FB1_7_Q" SNm="sr_sr&lt;11&gt;_MC.Q"/><Net IoT="none" NNm="FB4_10_Q" SNm="sr_sr&lt;20&gt;_MC.Q"/><Net IoT="in" Loc="FB5_4" NNm="eem_io_8" SNm="eem_io_8"/><Net IoT="none" NNm="FB1_8_Q" SNm="sr_sr&lt;12&gt;_MC.Q"/><Net IoT="none" NNm="FB4_9_Q" SNm="sr_sr&lt;21&gt;_MC.Q"/><Net IoT="none" NNm="FB12_5_Q" SNm="dds_common_master_reset_MC.UIM"/><Net IoT="in" Loc="FB7_15" NNm="eem_io_9" SNm="eem_io_9"/><Net IoT="none" NNm="FB1_9_Q" SNm="sr_sr&lt;13&gt;_MC.Q"/><Net IoT="none" NNm="FB4_8_Q" SNm="sr_sr&lt;22&gt;_MC.Q"/><Net IoT="none" NNm="FB1_10_Q" SNm="sr_sr&lt;14&gt;_MC.Q"/><Net IoT="none" NNm="FB4_7_Q" SNm="sr_sr&lt;23&gt;_MC.Q"/><Net IoT="none" NNm="FB9_15_Q" SNm="clk_mmcx_osc_sel_MC.UIM"/><Net IoT="none" NNm="FB1_5_Q" SNm="sr_sr&lt;15&gt;_MC.Q"/><Net IoT="none" NNm="FB4_4_Q" SNm="sr_sr&lt;16&gt;_MC.Q"/><Net IoT="out" Loc="FB9_14" NNm="dds_led_1&lt;0&gt;" SNm="dds_led_1&lt;0&gt;"/><Net IoT="none" NNm="FB3_8_Q" SNm="sr_sr&lt;17&gt;_MC.Q"/><Net IoT="none" NNm="FB14_4_I" SNm="sr_sr&lt;0&gt;_MC.D"/><Net IoT="out" Loc="FB11_3" NNm="dds_led_1&lt;1&gt;" SNm="dds_led_1&lt;1&gt;"/><Net IoT="out" Loc="FB9_12" NNm="dds_led_2&lt;0&gt;" SNm="dds_led_2&lt;0&gt;"/><Net IoT="none" NNm="FB3_7_Q" SNm="sr_sr&lt;18&gt;_MC.Q"/><Net IoT="out" Loc="FB9_2" NNm="dds_led_2&lt;1&gt;" SNm="dds_led_2&lt;1&gt;"/><Net IoT="out" Loc="FB9_16" NNm="dds_led_3&lt;0&gt;" SNm="dds_led_3&lt;0&gt;"/><Net IoT="none" NNm="FB13_2_I" SNm="eem_io_2_II/UIM"/><Net IoT="none" NNm="FB13_4_I" SNm="eem_io_3_II/UIM"/><Net IoT="none" NNm="FB4_11_Q" SNm="sr_sr&lt;19&gt;_MC.Q"/><Net IoT="out" Loc="FB11_1" NNm="dds_led_3&lt;1&gt;" SNm="dds_led_3&lt;1&gt;"/><Net IoT="none" NNm="FB13_1_I" SNm="eem_io_4_II/UIM"/><Net IoT="none" NNm="FB14_6_I" SNm="eem_io_5_II/UIM"/><Net IoT="none" NNm="FB14_13_I" SNm="eem_io_6_II/UIM"/><Net IoT="none" NNm="FB14_12_I" SNm="eem_io_7_II/UIM"/><Net IoT="none" NNm="FB5_4_I" SNm="eem_io_8_II/UIM"/><Net IoT="none" NNm="FB7_15_I" SNm="eem_io_9_II/UIM"/><Net IoT="out" Loc="FB4_6" NNm="clk_in_sel" SNm="clk_in_sel"/><Net IoT="out" Loc="FB9_13" NNm="dds_drhold" SNm="dds_drhold"/><Net IoT="out" Loc="FB16_3" NNm="dds_sync_sync_sel" SNm="dds_sync_sync_sel"/><Net IoT="none" NNm="FB1_PT10" SNm="FB1_PT10"/><Net IoT="none" NNm="FB11_PT0" SNm="FB11_PT0"/><Net IoT="none" NNm="FB1_PT11" SNm="FB1_PT11"/><Net IoT="none" NNm="FB1_PT20" SNm="FB1_PT20"/><Net IoT="none" NNm="FB2_PT10" SNm="dds_profile_1&lt;0&gt;_MC.D"/><Net IoT="none" NNm="FB11_PT1" SNm="FB11_PT1"/><Net IoT="none" NNm="FB1_PT12" SNm="FB1_PT12"/><Net IoT="none" NNm="FB1_PT21" SNm="FB1_PT21"/><Net IoT="none" NNm="FB1_PT30" SNm="FB1_PT30"/><Net IoT="none" NNm="FB2_PT11" SNm="FB2_PT11"/><Net IoT="none" NNm="FB2_PT20" SNm="FB2_PT20"/><Net IoT="none" NNm="FB3_PT10" SNm="tp_3_MC.Q"/><Net IoT="none" NNm="FB11_PT2" SNm="FB11_PT2"/><Net IoT="none" NNm="FB13_PT0" SNm="FB13_PT0"/><Net IoT="none" NNm="FB1_PT13" SNm="FB1_PT13"/><Net IoT="none" NNm="FB1_PT22" SNm="FB1_PT22"/><Net IoT="none" NNm="FB1_PT31" SNm="FB1_PT31"/><Net IoT="none" NNm="FB1_PT40" SNm="FB1_PT40"/><Net IoT="none" NNm="FB2_PT12" SNm="FB2_PT12"/><Net IoT="none" NNm="FB2_PT21" SNm="FB2_PT21"/><Net IoT="none" NNm="FB2_PT30" SNm="FB2_PT30"/><Net IoT="none" NNm="FB3_PT11" SNm="FB3_PT11"/><Net IoT="none" NNm="FB3_PT20" SNm="FB3_PT20"/><Net IoT="none" NNm="FB4_PT10" SNm="FB4_PT10"/><Net IoT="none" NNm="FB11_PT3" SNm="FB11_PT3"/><Net IoT="none" NNm="FB13_PT1" SNm="FB13_PT1"/><Net IoT="none" NNm="FB11_PT4" SNm="FOOBAR11__ctinst/4"/><Net IoT="none" NNm="FB1_PT14" SNm="FB1_PT14"/><Net IoT="none" NNm="FB1_PT23" SNm="FB1_PT23"/><Net IoT="none" NNm="FB1_PT32" SNm="FB1_PT32"/><Net IoT="none" NNm="FB1_PT41" SNm="FB1_PT41"/><Net IoT="none" NNm="FB1_PT50" SNm="FB1_PT50"/><Net IoT="none" NNm="FB2_PT13" SNm="FB2_PT13"/><Net IoT="none" NNm="FB2_PT22" SNm="FB2_PT22"/><Net IoT="none" NNm="FB2_PT31" SNm="FB2_PT31"/><Net IoT="none" NNm="FB2_PT40" SNm="FB2_PT40"/><Net IoT="none" NNm="FB3_PT12" SNm="FB3_PT12"/><Net IoT="none" NNm="FB3_PT21" SNm="FB3_PT21"/><Net IoT="none" NNm="FB3_PT30" SNm="FB3_PT30"/><Net IoT="none" NNm="FB4_PT11" SNm="FB4_PT11"/><Net IoT="none" NNm="FB4_PT20" SNm="FB4_PT20"/><Net IoT="none" NNm="FB5_PT10" SNm="FB5_PT10"/><Net IoT="none" NNm="FB13_PT2" SNm="FB13_PT2"/><Net IoT="none" NNm="FB12_PT4" SNm="FOOBAR12__ctinst/4"/><Net IoT="none" NNm="FB1_PT15" SNm="FB1_PT15"/><Net IoT="none" NNm="FB1_PT24" SNm="FB1_PT24"/><Net IoT="none" NNm="FB1_PT33" SNm="FB1_PT33"/><Net IoT="none" NNm="FB1_PT42" SNm="FB1_PT42"/><Net IoT="none" NNm="FB1_PT51" SNm="FB1_PT51"/><Net IoT="none" NNm="FB2_PT14" SNm="FB2_PT14"/><Net IoT="none" NNm="FB2_PT23" SNm="FB2_PT23"/><Net IoT="none" NNm="FB2_PT32" SNm="FB2_PT32"/><Net IoT="none" NNm="FB2_PT41" SNm="FB2_PT41"/><Net IoT="none" NNm="FB2_PT50" SNm="FB2_PT50"/><Net IoT="none" NNm="FB3_PT13" SNm="att_s_in&lt;2&gt;_MC.Q"/><Net IoT="none" NNm="FB3_PT22" SNm="tp_4_MC.Q"/><Net IoT="none" NNm="FB3_PT31" SNm="FB3_PT31"/><Net IoT="none" NNm="FB3_PT40" SNm="FB3_PT40"/><Net IoT="none" NNm="FB4_PT12" SNm="FB4_PT12"/><Net IoT="none" NNm="FB4_PT21" SNm="FB4_PT21"/><Net IoT="none" NNm="FB4_PT30" SNm="FB4_PT30"/><Net IoT="none" NNm="FB6_PT10" SNm="dds_profile_3&lt;0&gt;_MC.D"/><Net IoT="none" NNm="FB11_PT5" SNm="FB11_PT5"/><Net IoT="none" NNm="FB13_PT3" SNm="FB13_PT3"/><Net IoT="none" NNm="FB16_PT0" SNm="FB16_PT0"/><Net IoT="none" NNm="FB1_PT16" SNm="FB1_PT16"/><Net IoT="none" NNm="FB1_PT25" SNm="FB1_PT25"/><Net IoT="none" NNm="FB1_PT34" SNm="FB1_PT34"/><Net IoT="none" NNm="FB1_PT43" SNm="FB1_PT43"/><Net IoT="none" NNm="FB1_PT52" SNm="clk_osc_en_n_MC.Q"/><Net IoT="none" NNm="FB2_PT15" SNm="FB2_PT15"/><Net IoT="none" NNm="FB2_PT24" SNm="FB2_PT24"/><Net IoT="none" NNm="FB2_PT33" SNm="FB2_PT33"/><Net IoT="none" NNm="FB2_PT42" SNm="FB2_PT42"/><Net IoT="none" NNm="FB2_PT51" SNm="FB2_PT51"/><Net IoT="none" NNm="FB3_PT14" SNm="FB3_PT14"/><Net IoT="none" NNm="FB3_PT23" SNm="FB3_PT23"/><Net IoT="none" NNm="FB3_PT32" SNm="FB3_PT32"/><Net IoT="none" NNm="FB3_PT41" SNm="FB3_PT41"/><Net IoT="none" NNm="FB4_PT13" SNm="sr_di&lt;15&gt;_MC.D"/><Net IoT="none" NNm="FB4_PT22" SNm="FB4_PT22"/><Net IoT="none" NNm="FB4_PT31" SNm="FB4_PT31"/><Net IoT="none" NNm="FB4_PT40" SNm="FB4_PT40"/><Net IoT="none" NNm="FB7_PT10" SNm="FB7_PT10"/><Net IoT="none" NNm="FB11_PT6" SNm="FB11_PT6"/><Net IoT="none" NNm="FB13_PT4" SNm="FB13_PT4"/><Net IoT="none" NNm="FB16_PT1" SNm="FB16_PT1"/><Net IoT="out" Loc="FB3_16" NNm="att_le&lt;0&gt;" SNm="att_le&lt;0&gt;"/><Net IoT="none" NNm="FB1_PT17" SNm="FB1_PT17"/><Net IoT="none" NNm="FB1_PT26" SNm="FB1_PT26"/><Net IoT="none" NNm="FB1_PT35" SNm="FB1_PT35"/><Net IoT="none" NNm="FB1_PT44" SNm="FB1_PT44"/><Net IoT="none" NNm="FB1_PT53" SNm="FB1_PT53"/><Net IoT="none" NNm="FB2_PT16" SNm="FB2_PT16"/><Net IoT="none" NNm="FB2_PT25" SNm="dds_profile_1&lt;1&gt;_MC.D"/><Net IoT="none" NNm="FB2_PT34" SNm="FB2_PT34"/><Net IoT="none" NNm="FB2_PT43" SNm="clk_div_MC.Q"/><Net IoT="none" NNm="FB2_PT52" SNm="FB2_PT52"/><Net IoT="none" NNm="FB3_PT15" SNm="FB3_PT15"/><Net IoT="none" NNm="FB3_PT24" SNm="FB3_PT24"/><Net IoT="none" NNm="FB3_PT33" SNm="FB3_PT33"/><Net IoT="none" NNm="FB3_PT42" SNm="FB3_PT42"/><Net IoT="none" NNm="FB4_PT14" SNm="FB4_PT14"/><Net IoT="none" NNm="FB4_PT23" SNm="FB4_PT23"/><Net IoT="none" NNm="FB4_PT32" SNm="FB4_PT32"/><Net IoT="none" NNm="FB4_PT41" SNm="FB4_PT41"/><Net IoT="none" NNm="FB4_PT50" SNm="FB4_PT50"/><Net IoT="none" NNm="FB5_PT22" SNm="dds_profile_3&lt;1&gt;_MC.D"/><Net IoT="none" NNm="FB5_PT31" SNm="sr_di&lt;14&gt;_MC.D"/><Net IoT="none" NNm="FB5_PT40" SNm="sr_di&lt;0&gt;_MC.D"/><Net IoT="none" NNm="FB7_PT11" SNm="FB7_PT11"/><Net IoT="none" NNm="FB13_PT5" SNm="FB13_PT5"/><Net IoT="none" NNm="FB16_PT2" SNm="FB16_PT2"/><Net IoT="out" Loc="FB16_12" NNm="att_le&lt;1&gt;" SNm="att_le&lt;1&gt;"/><Net IoT="in" Loc="FB7_16" NNm="dds_smp_err_1" SNm="dds_smp_err_1"/><Net IoT="none" NNm="FB1_PT18" SNm="FB1_PT18"/><Net IoT="none" NNm="FB1_PT27" SNm="FB1_PT27"/><Net IoT="none" NNm="FB1_PT36" SNm="FB1_PT36"/><Net IoT="none" NNm="FB1_PT45" SNm="FB1_PT45"/><Net IoT="none" NNm="FB1_PT54" SNm="FB1_PT54"/><Net IoT="none" NNm="FB2_PT17" SNm="FB2_PT17"/><Net IoT="none" NNm="FB2_PT26" SNm="FB2_PT26"/><Net IoT="none" NNm="FB2_PT35" SNm="FB2_PT35"/><Net IoT="none" NNm="FB2_PT44" SNm="FB2_PT44"/><Net IoT="none" NNm="FB2_PT53" SNm="FB2_PT53"/><Net IoT="none" NNm="FB3_PT16" SNm="att_s_in&lt;0&gt;_MC.Q"/><Net IoT="none" NNm="FB3_PT25" SNm="att_s_in&lt;1&gt;_MC.Q"/><Net IoT="none" NNm="FB3_PT34" SNm="FB3_PT34"/><Net IoT="none" NNm="FB3_PT43" SNm="dds_profile&lt;1&gt;_MC.D"/><Net IoT="none" NNm="FB3_PT52" SNm="dds_led&lt;0&gt;_MC.Q"/><Net IoT="none" NNm="FB4_PT15" SNm="FB4_PT15"/><Net IoT="none" NNm="FB4_PT24" SNm="FB4_PT24"/><Net IoT="none" NNm="FB4_PT33" SNm="FB4_PT33"/><Net IoT="none" NNm="FB4_PT42" SNm="FB4_PT42"/><Net IoT="none" NNm="FB4_PT51" SNm="FB4_PT51"/><Net IoT="none" NNm="FB6_PT13" SNm="dds_profile_3&lt;2&gt;_MC.D"/><Net IoT="none" NNm="FB6_PT31" SNm="sr_di&lt;6&gt;_MC.D"/><Net IoT="none" NNm="FB6_PT40" SNm="sr_di&lt;2&gt;_MC.D"/><Net IoT="none" NNm="FB7_PT12" SNm="FB7_PT12"/><Net IoT="none" NNm="FB13_PT6" SNm="FB13_PT6"/><Net IoT="none" NNm="FB16_PT3" SNm="FB16_PT3"/><Net IoT="out" Loc="FB3_13" NNm="att_le&lt;2&gt;" SNm="att_le&lt;2&gt;"/><Net IoT="in" Loc="FB8_6" NNm="dds_smp_err_2" SNm="dds_smp_err_2"/><Net IoT="none" NNm="FB16_PT4" SNm="FOOBAR16__ctinst/4"/><Net IoT="none" NNm="FB13_PT7" SNm="FOOBAR13__ctinst/7"/><Net IoT="none" NNm="FB1_PT19" SNm="FB1_PT19"/><Net IoT="none" NNm="FB1_PT28" SNm="FB1_PT28"/><Net IoT="none" NNm="FB1_PT37" SNm="FB1_PT37"/><Net IoT="none" NNm="FB1_PT46" SNm="FB1_PT46"/><Net IoT="none" NNm="FB1_PT55" SNm="FB1_PT55"/><Net IoT="none" NNm="FB2_PT18" SNm="FB2_PT18"/><Net IoT="none" NNm="FB2_PT27" SNm="FB2_PT27"/><Net IoT="none" NNm="FB2_PT36" SNm="FB2_PT36"/><Net IoT="none" NNm="FB2_PT45" SNm="FB2_PT45"/><Net IoT="none" NNm="FB2_PT54" SNm="FB2_PT54"/><Net IoT="none" NNm="FB3_PT17" SNm="FB3_PT17"/><Net IoT="none" NNm="FB3_PT26" SNm="FB3_PT26"/><Net IoT="none" NNm="FB3_PT35" SNm="FB3_PT35"/><Net IoT="none" NNm="FB3_PT44" SNm="FB3_PT44"/><Net IoT="none" NNm="FB4_PT16" SNm="FB4_PT16"/><Net IoT="none" NNm="FB4_PT25" SNm="clk_in_sel_MC.D"/><Net IoT="none" NNm="FB4_PT34" SNm="FB4_PT34"/><Net IoT="none" NNm="FB4_PT43" SNm="FB4_PT43"/><Net IoT="none" NNm="FB4_PT52" SNm="FB4_PT52"/><Net IoT="out" Loc="FB7_1" NNm="att_le&lt;3&gt;" SNm="att_le&lt;3&gt;"/><Net IoT="in" Loc="FB8_2" NNm="dds_smp_err_3" SNm="dds_smp_err_3"/><Net IoT="none" NNm="FB1_PT29" SNm="FB1_PT29"/><Net IoT="none" NNm="FB1_PT38" SNm="FB1_PT38"/><Net IoT="none" NNm="FB1_PT47" SNm="FB1_PT47"/><Net IoT="none" NNm="FB2_PT19" SNm="FB2_PT19"/><Net IoT="none" NNm="FB2_PT28" SNm="FB2_PT28"/><Net IoT="none" NNm="FB2_PT37" SNm="FB2_PT37"/><Net IoT="none" NNm="FB2_PT46" SNm="FB2_PT46"/><Net IoT="none" NNm="FB2_PT55" SNm="dds_profile_1&lt;2&gt;_MC.D"/><Net IoT="none" NNm="FB3_PT18" SNm="FB3_PT18"/><Net IoT="none" NNm="FB3_PT27" SNm="FB3_PT27"/><Net IoT="none" NNm="FB3_PT36" SNm="FB3_PT36"/><Net IoT="none" NNm="FB4_PT17" SNm="FB4_PT17"/><Net IoT="none" NNm="FB4_PT26" SNm="FB4_PT26"/><Net IoT="none" NNm="FB4_PT35" SNm="FB4_PT35"/><Net IoT="none" NNm="FB4_PT44" SNm="FB4_PT44"/><Net IoT="none" NNm="FB4_PT53" SNm="FB4_PT53"/><Net IoT="none" NNm="FB5_PT25" SNm="sr_di&lt;22&gt;_MC.D"/><Net IoT="none" NNm="FB5_PT34" SNm="sr_di&lt;13&gt;_MC.D"/><Net IoT="none" NNm="FB5_PT43" SNm="sr_di&lt;1&gt;_MC.D"/><Net IoT="none" NNm="FB5_PT52" SNm="dds_profile_2&lt;0&gt;_MC.D"/><Net IoT="none" NNm="FB13_PT8" SNm="FB13_PT8"/><Net IoT="none" NNm="FB16_PT6" SNm="FOOBAR16__ctinst/6"/><Net IoT="none" NNm="FB1_PT39" SNm="FB1_PT39"/><Net IoT="none" NNm="FB1_PT48" SNm="FB1_PT48"/><Net IoT="none" NNm="FB2_PT29" SNm="FB2_PT29"/><Net IoT="none" NNm="FB2_PT38" SNm="FB2_PT38"/><Net IoT="none" NNm="FB2_PT47" SNm="FB2_PT47"/><Net IoT="none" NNm="FB3_PT19" SNm="FB3_PT19"/><Net IoT="none" NNm="FB3_PT28" SNm="FB3_PT28"/><Net IoT="none" NNm="FB3_PT37" SNm="FB3_PT37"/><Net IoT="none" NNm="FB4_PT18" SNm="FB4_PT18"/><Net IoT="none" NNm="FB4_PT27" SNm="FB4_PT27"/><Net IoT="none" NNm="FB4_PT36" SNm="FB4_PT36"/><Net IoT="none" NNm="FB4_PT45" SNm="FB4_PT45"/><Net IoT="none" NNm="FB4_PT54" SNm="FB4_PT54"/><Net IoT="none" NNm="FB6_PT34" SNm="sr_di&lt;5&gt;_MC.D"/><Net IoT="none" NNm="FB6_PT52" SNm="FB6_PT52"/><Net IoT="none" NNm="FB9_PT22" SNm="dds_led_1&lt;0&gt;_MC.Q"/><Net IoT="none" NNm="FB9_PT40" SNm="dds_rf_sw_MC.Q"/><Net IoT="none" NNm="FB13_PT9" SNm="FB13_PT9"/><Net IoT="none" NNm="FB1_PT49" SNm="FB1_PT49"/><Net IoT="none" NNm="FB2_PT39" SNm="FB2_PT39"/><Net IoT="none" NNm="FB2_PT48" SNm="FB2_PT48"/><Net IoT="none" NNm="FB3_PT29" SNm="FB3_PT29"/><Net IoT="none" NNm="FB3_PT38" SNm="FB3_PT38"/><Net IoT="none" NNm="FB4_PT19" SNm="FB4_PT19"/><Net IoT="none" NNm="FB4_PT28" SNm="FB4_PT28"/><Net IoT="none" NNm="FB4_PT37" SNm="FB4_PT37"/><Net IoT="none" NNm="FB4_PT46" SNm="FB4_PT46"/><Net IoT="none" NNm="FB4_PT55" SNm="FB4_PT55"/><Net IoT="none" NNm="FB2_PT49" SNm="sr_di&lt;3&gt;_MC.D"/><Net IoT="none" NNm="FB3_PT39" SNm="FB3_PT39"/><Net IoT="none" NNm="FB4_PT29" SNm="FB4_PT29"/><Net IoT="none" NNm="FB4_PT38" SNm="FB4_PT38"/><Net IoT="none" NNm="FB4_PT47" SNm="FB4_PT47"/><Net IoT="none" NNm="FB5_PT19" SNm="sr_di&lt;23&gt;_MC.D"/><Net IoT="none" NNm="FB5_PT28" SNm="sr_di&lt;16&gt;_MC.D"/><Net IoT="none" NNm="FB5_PT37" SNm="sr_di&lt;12&gt;_MC.D"/><Net IoT="none" NNm="FB5_PT55" SNm="att_s_in&lt;3&gt;_MC.Q"/><Net IoT="none" NNm="FB8_PT16" SNm="eem_io_10_MC.Q"/><Net IoT="out" Loc="FB6_14" NNm="eem_oe_10" SNm="eem_oe_10"/><Net IoT="none" NNm="FB3_PT49" SNm="dds_profile&lt;2&gt;_MC.D"/><Net IoT="none" NNm="FB4_PT39" SNm="FB4_PT39"/><Net IoT="none" NNm="FB4_PT48" SNm="FB4_PT48"/><Net IoT="none" NNm="FB6_PT28" SNm="sr_di&lt;7&gt;_MC.D"/><Net IoT="none" NNm="FB6_PT37" SNm="sr_di&lt;4&gt;_MC.D"/><Net IoT="none" NNm="FB9_PT43" SNm="dds_led_2&lt;0&gt;_MC.Q"/><Net IoT="none" NNm="FB9_PT52" SNm="clk_mmcx_osc_sel_MC.D"/><Net IoT="out" Loc="FB6_16" NNm="eem_oe_11" SNm="eem_oe_11"/><Net IoT="none" NNm="FB4_PT49" SNm="FB4_PT49"/><Net IoT="out" Loc="FB8_16" NNm="eem_oe_12" SNm="eem_oe_12"/><Net IoT="none" NNm="FB8_PT19" SNm="dds_profile_2&lt;1&gt;_MC.D"/><Net IoT="in" Loc="FB11_2" NNm="dds_drover" SNm="dds_drover"/><Net IoT="out" Loc="FB16_13" NNm="eem_oe_13" SNm="eem_oe_13"/><Net IoT="none" NNm="FB6_PT49" SNm="eem_oe_10_MC.Q"/><Net IoT="none" NNm="FB9_PT55" SNm="dds_led_3&lt;0&gt;_MC.Q"/><Net IoT="bidi" Loc="FB8_3" NNm="eem_io_10" SNm="eem_io_10"/><Net IoT="out" Loc="FB16_14" NNm="eem_oe_14" SNm="eem_oe_14"/><Net IoT="in" Loc="FB6_5" NNm="eem_io_11" SNm="eem_io_11"/><Net IoT="out" Loc="FB16_6" NNm="eem_oe_15" SNm="eem_oe_15"/><Net IoT="in" Loc="FB5_1" NNm="eem_io_12" SNm="eem_io_12"/><Net IoT="none" NNm="FB9_PT49" SNm="FB9_PT49"/><Net IoT="none" NNm="FB7_16_I" SNm="dds_smp_err_1_II/UIM"/><Net IoT="in" Loc="FB6_6" NNm="eem_io_13" SNm="eem_io_13"/><Net IoT="none" NNm="FB8_6_I" SNm="dds_smp_err_2_II/UIM"/><Net IoT="in" Loc="FB6_12" NNm="eem_io_14" SNm="eem_io_14"/><Net IoT="none" NNm="FB8_2_I" SNm="dds_smp_err_3_II/UIM"/><Net IoT="in" Loc="FB8_5" NNm="eem_io_15" SNm="eem_io_15"/><Net IoT="out" Loc="FB11_15" NNm="dds_profile&lt;0&gt;" SNm="dds_profile&lt;0&gt;"/><Net IoT="none" NNm="FB2_1_Q" SNm="dds_profile_1&lt;0&gt;_MC.Q"/><Net IoT="out" Loc="FB3_12" NNm="dds_profile&lt;1&gt;" SNm="dds_profile&lt;1&gt;"/><Net IoT="none" NNm="FB2_6_Q" SNm="dds_profile_1&lt;1&gt;_MC.Q"/><Net IoT="none" NNm="FB5_15_Q" SNm="dds_profile_2&lt;0&gt;_MC.Q"/><Net IoT="out" Loc="FB3_14" NNm="dds_profile&lt;2&gt;" SNm="dds_profile&lt;2&gt;"/><Net IoT="none" NNm="FB2_16_Q" SNm="dds_profile_1&lt;2&gt;_MC.Q"/><Net IoT="none" NNm="FB8_4_Q" SNm="dds_profile_2&lt;1&gt;_MC.Q"/><Net IoT="none" NNm="FB6_1_Q" SNm="dds_profile_3&lt;0&gt;_MC.Q"/><Net IoT="none" NNm="FB6_15_Q" SNm="dds_profile_2&lt;2&gt;_MC.Q"/><Net IoT="none" NNm="FB5_5_Q" SNm="dds_profile_3&lt;1&gt;_MC.Q"/><Net IoT="none" NNm="FB11_2_I" SNm="dds_drover_II/UIM"/><Net IoT="none" NNm="FB6_2_Q" SNm="dds_profile_3&lt;2&gt;_MC.Q"/><Net IoT="none" NNm="FB8_3_I" SNm="eem_io_10_II/UIM"/><Net IoT="none" NNm="FB6_5_I" SNm="eem_io_11_II/UIM"/><Net IoT="none" NNm="FB5_1_I" SNm="eem_io_12_II/UIM"/><Net IoT="out" Loc="FB1_1" NNm="dds_cs_n" SNm="dds_cs_n"/><Net IoT="none" NNm="FB6_6_I" SNm="eem_io_13_II/UIM"/><Net IoT="none" NNm="FB16_5_Q" SNm="att_rst_n_MC.Q"/><Net IoT="none" NNm="FB6_12_I" SNm="eem_io_14_II/UIM"/><Net IoT="none" NNm="FB8_5_I" SNm="eem_io_15_II/UIM"/><Net IoT="out" Loc="FB1_3" NNm="dds_drctl_1" SNm="dds_drctl_1"/><Net IoT="out" Loc="FB7_12" NNm="dds_drctl_2" SNm="dds_drctl_2"/><Net IoT="out" Loc="FB5_13" NNm="dds_drctl_3" SNm="dds_drctl_3"/><Net IoT="none" NNm="FB1_1_OR" SNm="dds_cs_n_MC.Q"/><Net IoT="none" NNm="FB1_2_OR" SNm="N_PZ_445"/><Net IoT="none" NNm="FB1_4_OR" SNm="dds_sck_MC.Q"/><Net IoT="none" NNm="FB2_3_OR" SNm="dds_io_update_3_MC.Q"/><Net IoT="none" NNm="FB4_1_OR" SNm="dds_reset_1_MC.Q"/><Net IoT="out" Loc="FB9_5" NNm="dds_rf_sw_1" SNm="dds_rf_sw_1"/><Net IoT="none" NNm="FB1_5_OR" SNm="sr_sr&lt;15&gt;_MC.D"/><Net IoT="none" NNm="FB2_4_OR" SNm="dds_sdi_MC.Q"/><Net IoT="none" NNm="FB5_1_OR" SNm="sr_sdo_MC.D"/><Net IoT="out" Loc="FB11_4" NNm="dds_rf_sw_2" SNm="dds_rf_sw_2"/><Net IoT="none" NNm="FB1_6_OR" SNm="tp_MC.Q"/><Net IoT="none" NNm="FB3_4_OR" SNm="att_clk_MC.Q"/><Net IoT="none" NNm="FB4_3_OR" SNm="dds_cs_n_3_MC.Q"/><Net IoT="out" Loc="FB4_1" NNm="dds_reset_1" SNm="dds_reset_1"/><Net IoT="out" Loc="FB11_16" NNm="dds_rf_sw_3" SNm="dds_rf_sw_3"/><Net IoT="none" NNm="FB1_7_OR" SNm="sr_sr&lt;11&gt;_MC.D"/><Net IoT="none" NNm="FB4_4_OR" SNm="sr_sr&lt;16&gt;_MC.D"/><Net IoT="none" NNm="FB7_1_OR" SNm="att_le&lt;3&gt;_MC.D"/><Net IoT="out" Loc="FB16_2" NNm="dds_reset_2" SNm="dds_reset_2"/><Net IoT="none" NNm="FB1_8_OR" SNm="sr_sr&lt;12&gt;_MC.D"/><Net IoT="none" NNm="FB2_7_OR" SNm="sr_sr&lt;5&gt;_MC.D"/><Net IoT="none" NNm="FB4_5_OR" SNm="dds_sdi_3_MC.Q"/><Net IoT="none" NNm="FB6_3_OR" SNm="dds_io_update_1_MC.Q"/><Net IoT="none" NNm="FB8_1_OR" SNm="dds_sync_sync_out_en_MC.Q"/><Net IoT="none" NNm="FB13_PT10" SNm="FB13_PT10"/><Net IoT="none" NNm="FB11_12_Q" SNm="dds_common_io_reset_MC.Q"/><Net IoT="out" Loc="FB16_11" NNm="dds_reset_3" SNm="dds_reset_3"/><Net IoT="none" NNm="FB1_9_OR" SNm="sr_sr&lt;13&gt;_MC.D"/><Net IoT="none" NNm="FB2_8_OR" SNm="sr_sr&lt;6&gt;_MC.D"/><Net IoT="none" NNm="FB3_7_OR" SNm="sr_sr&lt;18&gt;_MC.D"/><Net IoT="none" NNm="FB7_3_OR" SNm="dds_sck_1_MC.Q"/><Net IoT="none" NNm="FB9_1_OR" SNm="dds_reset_MC.Q"/><Net IoT="none" NNm="FB2_9_OR" SNm="sr_sr&lt;7&gt;_MC.D"/><Net IoT="none" NNm="FB3_8_OR" SNm="sr_sr&lt;17&gt;_MC.D"/><Net IoT="none" NNm="FB4_7_OR" SNm="sr_sr&lt;23&gt;_MC.D"/><Net IoT="none" NNm="FB9_2_OR" SNm="dds_led_2&lt;1&gt;_MC.Q"/><Net IoT="none" NNm="FB12_PT22" SNm="dds_common_master_reset_MC.D"/><Net IoT="none" NNm="FB3_9_OR" SNm="sr_sr&lt;3&gt;_MC.D"/><Net IoT="none" NNm="FB4_8_OR" SNm="sr_sr&lt;22&gt;_MC.D"/><Net IoT="none" NNm="FB7_5_OR" SNm="dds_sdi_1_MC.Q"/><Net IoT="none" NNm="FB4_9_OR" SNm="sr_sr&lt;21&gt;_MC.D"/><Net IoT="none" NNm="FB11_PT43" SNm="dds_common_io_reset_MC.D"/><Net IoT="none" NNm="FB11_PT52" SNm="dds_profile&lt;0&gt;_MC.D"/><Net IoT="none" NNm="FB15_PT40" SNm="eem_oe_2_MC.Q"/><Net IoT="none" NNm="FB16_PT22" SNm="att_rst_n_MC.D"/><Net IoT="out" Loc="FB2_13" NNm="dds_io_update" SNm="dds_io_update"/><Net IoT="none" NNm="FB11_PT19" SNm="dds_rf_sw_2_MC.Q"/><Net IoT="none" NNm="FB11_PT55" SNm="dds_rf_sw_3_MC.Q"/><Net IoT="none" NNm="FB16_PT16" SNm="dds_sync_sync_sel_MC.D"/><Net IoT="none" NNm="FB14_PT19" SNm="FB14_PT19"/><Net IoT="out" Loc="FB8_1" NNm="dds_sync_sync_out_en" SNm="dds_sync_sync_out_en"/><Net IoT="none" NNm="FB1_11_Q" SNm="le_clk_MC.Q"/><Net IoT="out" Loc="FB14_1" NNm="eem_oe" SNm="eem_oe"/><Net IoT="out" Loc="FB7_5" NNm="dds_sdi_1" SNm="dds_sdi_1"/><Net IoT="out" Loc="FB7_3" NNm="dds_sck_1" SNm="dds_sck_1"/><Net IoT="out" Loc="FB4_14" NNm="dds_sdi_2" SNm="dds_sdi_2"/><Net IoT="out" Loc="FB4_13" NNm="dds_sck_2" SNm="dds_sck_2"/><Net IoT="out" Loc="FB4_5" NNm="dds_sdi_3" SNm="dds_sdi_3"/><Net ClkT="G" IoT="in" Loc="FB5_6" NNm="eem_io" SNm="eem_io"/><Net IoT="out" Loc="FB4_12" NNm="dds_sck_3" SNm="dds_sck_3"/><Net IoT="in" Loc="FB7_13" NNm="dds_sdo_1" SNm="dds_sdo_1"/><Net IoT="in" Loc="FB7_14" NNm="dds_sdo_2" SNm="dds_sdo_2"/><Net IoT="in" Loc="FB4_4" NNm="dds_sdo_3" SNm="dds_sdo_3"/><Net IoT="out" Loc="FB1_13" NNm="tp_1" SNm="tp_1"/><Net IoT="none" NNm="FB2_1_MC_CLK" SNm="FB2_1_MC_CLK"/><Net IoT="out" Loc="FB1_12" NNm="tp_2" SNm="tp_2"/><Net IoT="out" Loc="FB3_1" NNm="tp_3" SNm="tp_3"/><Net IoT="out" Loc="FB3_5" NNm="tp_4" SNm="tp_4"/><Net IoT="none" NNm="FB1_5_MC_CLK" SNm="FB1_5_MC_CLK"/><Net IoT="none" NNm="FB4_2_MC_CLK" SNm="FB4_2_MC_CLK"/><Net IoT="none" NNm="FB5_1_MC_CLK" SNm="FB5_1_MC_CLK"/><Net IoT="none" NNm="FB6_1_MC_CLK" SNm="FB6_1_MC_CLK"/><Net IoT="out" Loc="FB2_2" NNm="dds_osk_1" SNm="dds_osk_1"/><Net IoT="none" NNm="FB1_7_MC_CLK" SNm="FB1_7_MC_CLK"/><Net IoT="none" NNm="FB2_6_MC_CLK" SNm="FB2_6_MC_CLK"/><Net IoT="none" NNm="FB4_4_MC_CLK" SNm="FB4_4_MC_CLK"/><Net IoT="none" NNm="FB6_2_MC_CLK" SNm="FB6_2_MC_CLK"/><Net IoT="none" NNm="FB7_1_MC_CLK" SNm="FB7_1_MC_CLK"/><Net IoT="out" Loc="FB7_4" NNm="dds_osk_2" SNm="dds_osk_2"/><Net IoT="none" NNm="FB1_8_MC_CLK" SNm="FB1_8_MC_CLK"/><Net IoT="none" NNm="FB1_10_OR" SNm="sr_sr&lt;14&gt;_MC.D"/><Net IoT="none" NNm="FB2_7_MC_CLK" SNm="FB2_7_MC_CLK"/><Net IoT="none" NNm="FB5_4_MC_CLK" SNm="FB5_4_MC_CLK"/><Net IoT="out" Loc="FB3_15" NNm="dds_led&lt;0&gt;" SNm="dds_led&lt;0&gt;"/><Net IoT="out" Loc="FB5_3" NNm="dds_osk_3" SNm="dds_osk_3"/><Net IoT="none" NNm="FB1_9_MC_CLK" SNm="FB1_9_MC_CLK"/><Net IoT="none" NNm="FB1_11_OR" SNm="le_clk_MC.D"/><Net IoT="none" NNm="FB2_8_MC_CLK" SNm="FB2_8_MC_CLK"/><Net IoT="none" NNm="FB2_10_OR" SNm="sr_sr&lt;8&gt;_MC.D"/><Net IoT="none" NNm="FB3_7_MC_CLK" SNm="FB3_7_MC_CLK"/><Net IoT="none" NNm="FB4_6_MC_CLK" SNm="FB4_6_MC_CLK"/><Net IoT="none" NNm="FB5_5_MC_CLK" SNm="FB5_5_MC_CLK"/><Net IoT="none" NNm="FB11_1_OR" SNm="dds_led_3&lt;1&gt;_MC.Q"/><Net IoT="none" NNm="FB5_6_I" SNm="eem_io_II/FCLK"/><Net IoT="out" Loc="FB11_5" NNm="dds_led&lt;1&gt;" SNm="dds_led&lt;1&gt;"/><Net IoT="none" NNm="FB1_12_OR" SNm="tp_2_MC.Q"/><Net IoT="none" NNm="FB2_9_MC_CLK" SNm="FB2_9_MC_CLK"/><Net IoT="none" NNm="FB2_11_OR" SNm="sr_sr&lt;9&gt;_MC.D"/><Net IoT="none" NNm="FB3_8_MC_CLK" SNm="FB3_8_MC_CLK"/><Net IoT="none" NNm="FB3_10_OR" SNm="sr_sr&lt;2&gt;_MC.D"/><Net IoT="none" NNm="FB4_7_MC_CLK" SNm="FB4_7_MC_CLK"/><Net IoT="none" NNm="FB5_6_MC_CLK" SNm="FB5_6_MC_CLK"/><Net IoT="none" NNm="FB1_13_OR" SNm="tp_1_MC.Q"/><Net IoT="none" NNm="FB3_9_MC_CLK" SNm="FB3_9_MC_CLK"/><Net IoT="none" NNm="FB3_11_OR" SNm="sr_sr&lt;1&gt;_MC.D"/><Net IoT="none" NNm="FB4_8_MC_CLK" SNm="FB4_8_MC_CLK"/><Net IoT="none" NNm="FB4_10_OR" SNm="sr_sr&lt;20&gt;_MC.D"/><Net IoT="none" NNm="FB5_7_MC_CLK" SNm="FB5_7_MC_CLK"/><Net IoT="none" NNm="FB8_4_MC_CLK" SNm="FB8_4_MC_CLK"/><Net IoT="none" NNm="FB11_3_OR" SNm="dds_led_1&lt;1&gt;_MC.Q"/><Net IoT="in" Loc="FB7_6" NNm="dds_pll_lock_1" SNm="dds_pll_lock_1"/><Net IoT="none" NNm="FB1_14_OR" SNm="sr_sr&lt;10&gt;_MC.D"/><Net IoT="none" NNm="FB2_13_OR" SNm="dds_io_update_MC.Q"/><Net IoT="none" NNm="FB4_9_MC_CLK" SNm="FB4_9_MC_CLK"/><Net IoT="none" NNm="FB4_11_OR" SNm="sr_sr&lt;19&gt;_MC.D"/><Net IoT="none" NNm="FB5_8_MC_CLK" SNm="FB5_8_MC_CLK"/><Net IoT="none" NNm="FB6_7_MC_CLK" SNm="FB6_7_MC_CLK"/><Net IoT="none" NNm="FB13_2_OR" SNm="eem_io_2_MC.Q"/><Net IoT="in" Loc="FB8_14" NNm="dds_pll_lock_2" SNm="dds_pll_lock_2"/><Net IoT="in" Loc="FB11_14" NNm="att_s_out&lt;0&gt;" SNm="att_s_out&lt;0&gt;"/><Net IoT="none" NNm="FB7_13_I" SNm="dds_sdo_1_II/UIM"/><Net IoT="none" NNm="FB3_13_OR" SNm="att_le&lt;2&gt;_MC.D"/><Net IoT="none" NNm="FB4_12_OR" SNm="dds_sck_3_MC.Q"/><Net IoT="none" NNm="FB5_9_MC_CLK" SNm="FB5_9_MC_CLK"/><Net IoT="none" NNm="FB6_8_MC_CLK" SNm="FB6_8_MC_CLK"/><Net IoT="none" NNm="FB11_5_OR" SNm="dds_led&lt;1&gt;_MC.Q"/><Net IoT="in" Loc="FB8_12" NNm="dds_pll_lock_3" SNm="dds_pll_lock_3"/><Net IoT="in" Loc="FB11_13" NNm="att_s_out&lt;1&gt;" SNm="att_s_out&lt;1&gt;"/><Net IoT="none" NNm="FB7_14_I" SNm="dds_sdo_2_II/UIM"/><Net IoT="none" NNm="FB2_15_OR" SNm="sr_sr&lt;4&gt;_MC.D"/><Net IoT="none" NNm="FB4_13_OR" SNm="dds_sck_2_MC.Q"/><Net IoT="none" NNm="FB6_9_MC_CLK" SNm="FB6_9_MC_CLK"/><Net IoT="in" Loc="FB1_14" NNm="att_s_out&lt;2&gt;" SNm="att_s_out&lt;2&gt;"/><Net IoT="none" NNm="FB4_4_I" SNm="dds_sdo_3_II/UIM"/><Net IoT="none" NNm="FB4_14_OR" SNm="dds_sdi_2_MC.Q"/><Net IoT="none" NNm="FB6_12_OR" SNm="N_PZ_442"/><Net IoT="none" NNm="FB7_11_OR" SNm="dds_cs_n_1_MC.Q"/><Net IoT="none" NNm="FB16_2_OR" SNm="dds_reset_2_MC.Q"/><Net IoT="in" Loc="FB16_4" NNm="att_s_out&lt;3&gt;" SNm="att_s_out&lt;3&gt;"/><Net IoT="none" NNm="FB3_16_OR" SNm="att_le&lt;0&gt;_MC.D"/><Net IoT="none" NNm="FB4_15_OR" SNm="dds_cs_n_2_MC.Q"/><Net IoT="none" NNm="FB6_13_OR" SNm="N_PZ_449"/><Net IoT="none" NNm="FB4_16_OR" SNm="dds_io_update_2_MC.Q"/><Net IoT="none" NNm="FB8_13_OR" SNm="dds_sync_clk_out_en_MC.Q"/><Net IoT="none" NNm="FB4_6_Q" SNm="clk_in_sel_MC.UIM"/><Net IoT="none" NNm="FB7_6_I" SNm="dds_pll_lock_1_II/UIM"/><Net IoT="none" NNm="FB16_3_Q" SNm="dds_sync_sync_sel_MC.Q"/><Net IoT="none" NNm="FB5_1_Q" SNm="sr_sdo_MC.Q"/><Net IoT="none" NNm="FB8_14_I" SNm="dds_pll_lock_2_II/UIM"/><Net IoT="none" NNm="FB11_14_I" SNm="att_s_out&lt;0&gt;_II/UIM"/><Net IoT="none" NNm="FB8_12_I" SNm="dds_pll_lock_3_II/UIM"/><Net IoT="none" NNm="FB11_13_I" SNm="att_s_out&lt;1&gt;_II/UIM"/><Net IoT="none" NNm="FB1_14_I" SNm="att_s_out&lt;2&gt;_II/UIM"/><Net IoT="none" NNm="FB16_4_I" SNm="att_s_out&lt;3&gt;_II/UIM"/><Net IoT="none" NNm="FB3_16_Q" SNm="att_le&lt;0&gt;_MC.UIM"/><Net IoT="none" NNm="FB16_12_Q" SNm="att_le&lt;1&gt;_MC.UIM"/><Net IoT="in" Loc="FB2_5" NNm="dds_smp_err" SNm="dds_smp_err"/><Net IoT="none" NNm="FB3_13_Q" SNm="att_le&lt;2&gt;_MC.UIM"/><Net IoT="none" NNm="FB7_1_Q" SNm="att_le&lt;3&gt;_MC.UIM"/><Net IoT="out" Loc="FB12_5" NNm="dds_common_master_reset" SNm="dds_common_master_reset"/><Net IoT="out" Loc="FB9_15" NNm="clk_mmcx_osc_sel" SNm="clk_mmcx_osc_sel"/><Net IoT="none" NNm="FB2_5_I" SNm="dds_smp_err_II/UIM"/><Net IoT="none" NNm="FB1_10_MC_CLK" SNm="FB1_10_MC_CLK"/><Net IoT="none" NNm="FB1_11_MC_CLK" SNm="FB1_11_MC_CLK"/><Net IoT="none" NNm="FB2_10_MC_CLK" SNm="FB2_10_MC_CLK"/><Net IoT="none" NNm="FB2_11_MC_CLK" SNm="FB2_11_MC_CLK"/><Net IoT="none" NNm="FB3_10_MC_CLK" SNm="FB3_10_MC_CLK"/><Net IoT="none" NNm="FB3_11_MC_CLK" SNm="FB3_11_MC_CLK"/><Net IoT="none" NNm="FB4_10_MC_CLK" SNm="FB4_10_MC_CLK"/><Net IoT="none" NNm="FB1_14_MC_CLK" SNm="FB1_14_MC_CLK"/><Net IoT="none" NNm="FB3_12_MC_CLK" SNm="FB3_12_MC_CLK"/><Net IoT="none" NNm="FB4_11_MC_CLK" SNm="FB4_11_MC_CLK"/><Net IoT="none" NNm="FB5_10_MC_CLK" SNm="FB5_10_MC_CLK"/><Net IoT="none" NNm="FB11_15_Q" SNm="dds_profile&lt;0&gt;_MC.Q"/><Net IoT="none" NNm="FB2_14_MC_CLK" SNm="FB2_14_MC_CLK"/><Net IoT="none" NNm="FB3_13_MC_CLK" SNm="FB3_13_MC_CLK"/><Net IoT="none" NNm="FB5_11_MC_CLK" SNm="FB5_11_MC_CLK"/><Net IoT="none" NNm="FB6_10_MC_CLK" SNm="FB6_10_MC_CLK"/><Net IoT="none" NNm="FB3_12_Q" SNm="dds_profile&lt;1&gt;_MC.Q"/><Net IoT="none" NNm="FB2_15_MC_CLK" SNm="FB2_15_MC_CLK"/><Net IoT="none" NNm="FB3_14_MC_CLK" SNm="FB3_14_MC_CLK"/><Net IoT="none" NNm="FB5_12_MC_CLK" SNm="FB5_12_MC_CLK"/><Net IoT="none" NNm="FB6_11_MC_CLK" SNm="FB6_11_MC_CLK"/><Net IoT="none" NNm="FB12_5_MC_CLK" SNm="FB12_5_MC_CLK"/><Net IoT="out" Loc="FB1_16" NNm="dds_drhold_1" SNm="dds_drhold_1"/><Net IoT="none" NNm="FB3_14_Q" SNm="dds_profile&lt;2&gt;_MC.Q"/><Net IoT="none" NNm="FB2_16_MC_CLK" SNm="FB2_16_MC_CLK"/><Net IoT="none" NNm="FB14_4_MC_CLK" SNm="FB14_4_MC_CLK"/><Net IoT="out" Loc="FB5_14" NNm="dds_drhold_2" SNm="dds_drhold_2"/><Net IoT="none" NNm="FB3_16_MC_CLK" SNm="FB3_16_MC_CLK"/><Net IoT="none" NNm="FB16_3_MC_CLK" SNm="FB16_3_MC_CLK"/><Net IoT="out" Loc="FB5_2" NNm="dds_drhold_3" SNm="dds_drhold_3"/><Net IoT="out" Loc="FB13_5" NNm="fsen" SNm="fsen"/><Net IoT="none" NNm="FB5_15_MC_CLK" SNm="FB5_15_MC_CLK"/><Net IoT="none" NNm="FB6_15_MC_CLK" SNm="FB6_15_MC_CLK"/><Net IoT="none" NNm="FB16_5_MC_CLK" SNm="FB16_5_MC_CLK"/><Net IoT="none" NNm="FB9_15_MC_CLK" SNm="FB9_15_MC_CLK"/><Net IoT="none" NNm="FB16_11_OR" SNm="dds_reset_3_MC.Q"/><Net IoT="none" NNm="FB16_12_OR" SNm="att_le&lt;1&gt;_MC.D"/><Net IoT="out" Loc="FB10_3" NNm="dds_drctl" SNm="dds_drctl"/><Net IoT="none" NNm="FB5_11_Q" SNm="sr_di&lt;0&gt;_MC.Q"/><Net IoT="none" NNm="FB5_12_Q" SNm="sr_di&lt;1&gt;_MC.Q"/><Net IoT="out" Loc="FB9_11" NNm="dds_rf_sw" SNm="dds_rf_sw"/><Net IoT="none" NNm="FB6_11_Q" SNm="sr_di&lt;2&gt;_MC.Q"/><Net IoT="none" NNm="FB2_14_Q" SNm="sr_di&lt;3&gt;_MC.Q"/><Net IoT="out" Loc="FB9_1" NNm="dds_reset" SNm="dds_reset"/><Net IoT="none" NNm="FB6_10_Q" SNm="sr_di&lt;4&gt;_MC.Q"/><Net IoT="none" NNm="FB6_9_Q" SNm="sr_di&lt;5&gt;_MC.Q"/><Net IoT="none" NNm="FB6_8_Q" SNm="sr_di&lt;6&gt;_MC.Q"/><Net IoT="none" NNm="FB6_7_Q" SNm="sr_di&lt;7&gt;_MC.Q"/><Net IoT="out" Loc="FB2_1" NNm="dds_profile_1&lt;0&gt;" SNm="dds_profile_1&lt;0&gt;"/><Net IoT="out" Loc="FB2_6" NNm="dds_profile_1&lt;1&gt;" SNm="dds_profile_1&lt;1&gt;"/><Net IoT="out" Loc="FB5_15" NNm="dds_profile_2&lt;0&gt;" SNm="dds_profile_2&lt;0&gt;"/><Net IoT="out" Loc="FB2_16" NNm="dds_profile_1&lt;2&gt;" SNm="dds_profile_1&lt;2&gt;"/><Net IoT="out" Loc="FB8_4" NNm="dds_profile_2&lt;1&gt;" SNm="dds_profile_2&lt;1&gt;"/><Net IoT="out" Loc="FB6_1" NNm="dds_profile_3&lt;0&gt;" SNm="dds_profile_3&lt;0&gt;"/><Net IoT="out" Loc="FB6_15" NNm="dds_profile_2&lt;2&gt;" SNm="dds_profile_2&lt;2&gt;"/><Net IoT="out" Loc="FB5_5" NNm="dds_profile_3&lt;1&gt;" SNm="dds_profile_3&lt;1&gt;"/><Net IoT="out" Loc="FB6_2" NNm="dds_profile_3&lt;2&gt;" SNm="dds_profile_3&lt;2&gt;"/><Net IoT="out" Loc="FB7_11" NNm="dds_cs_n_1" SNm="dds_cs_n_1"/><Net IoT="out" Loc="FB16_5" NNm="att_rst_n" SNm="att_rst_n"/><Net IoT="out" Loc="FB4_15" NNm="dds_cs_n_2" SNm="dds_cs_n_2"/><Net IoT="out" Loc="FB4_3" NNm="dds_cs_n_3" SNm="dds_cs_n_3"/><Net IoT="none" NNm="FB14_4_Q" SNm="sr_sr&lt;0&gt;_MC.Q"/><Net IoT="none" NNm="FB3_11_Q" SNm="sr_sr&lt;1&gt;_MC.Q"/><Net IoT="none" NNm="FB3_10_Q" SNm="sr_sr&lt;2&gt;_MC.Q"/><Net IoT="none" NNm="FB11_12_MC_CLK" SNm="FB11_12_MC_CLK"/><Net IoT="none" NNm="FB3_9_Q" SNm="sr_sr&lt;3&gt;_MC.Q"/><Net IoT="none" NNm="FB2_15_Q" SNm="sr_sr&lt;4&gt;_MC.Q"/><Net IoT="none" NNm="FB2_7_Q" SNm="sr_sr&lt;5&gt;_MC.Q"/><Net IoT="none" NNm="FB11_15_MC_CLK" SNm="FB11_15_MC_CLK"/><Net IoT="none" NNm="FB2_8_Q" SNm="sr_sr&lt;6&gt;_MC.Q"/><Net IoT="none" NNm="FB2_9_Q" SNm="sr_sr&lt;7&gt;_MC.Q"/><Net IoT="out" Loc="FB2_4" NNm="dds_sdi" SNm="dds_sdi"/><Net IoT="none" NNm="FB16_12_MC_CLK" SNm="FB16_12_MC_CLK"/><Net IoT="none" NNm="FB2_10_Q" SNm="sr_sr&lt;8&gt;_MC.Q"/><Net IoT="out" Loc="FB1_4" NNm="dds_sck" SNm="dds_sck"/><Net IoT="none" NNm="PT_GND" SNm="dds_drhold_1_MC.Q"/><Net IoT="none" NNm="FB2_11_Q" SNm="sr_sr&lt;9&gt;_MC.Q"/><Net IoT="out" Loc="FB2_12" NNm="clk_div" SNm="clk_div"/><Net IoT="out" Loc="FB8_13" NNm="dds_sync_clk_out_en" SNm="dds_sync_clk_out_en"/><Net IoT="out" Loc="FB1_15" NNm="clk_osc_en_n" SNm="clk_osc_en_n"/><Net IoT="in" Loc="FB1_5" NNm="dds_sdo" SNm="dds_sdo"/><Net IoT="in" Loc="FB10_11" NNm="ifc_mode&lt;0&gt;" SNm="ifc_mode&lt;0&gt;"/><Net IoT="out" Loc="FB11_12" NNm="dds_common_io_reset" SNm="dds_common_io_reset"/><Net IoT="in" Loc="FB10_5" NNm="ifc_mode&lt;1&gt;" SNm="ifc_mode&lt;1&gt;"/><Net IoT="out" Loc="FB3_4" NNm="att_clk" SNm="att_clk"/><Net IoT="out" Loc="FB1_6" NNm="tp" SNm="tp"/><Net IoT="in" Loc="FB10_1" NNm="ifc_mode&lt;2&gt;" SNm="ifc_mode&lt;2&gt;"/><Net IoT="in" Loc="FB10_2" NNm="ifc_mode&lt;3&gt;" SNm="ifc_mode&lt;3&gt;"/><Net IoT="out" Loc="FB6_3" NNm="dds_io_update_1" SNm="dds_io_update_1"/><Net IoT="out" Loc="FB9_3" NNm="dds_osk" SNm="dds_osk"/><Net IoT="out" Loc="FB4_16" NNm="dds_io_update_2" SNm="dds_io_update_2"/><Net IoT="out" Loc="FB2_3" NNm="dds_io_update_3" SNm="dds_io_update_3"/><Net IoT="none" NNm="FB1_PT0" SNm="FB1_PT0"/><Net IoT="in" Loc="FB2_14" NNm="dds_pll_lock" SNm="dds_pll_lock"/><Net IoT="none" NNm="FB1_PT1" SNm="FB1_PT1"/><Net IoT="none" NNm="FB2_PT0" SNm="FB2_PT0"/><Net IoT="none" NNm="FB1_5_I" SNm="dds_sdo_II/UIM"/><Net IoT="none" NNm="FB1_PT2" SNm="FB1_PT2"/><Net IoT="none" NNm="FB2_PT1" SNm="FB2_PT1"/><Net IoT="none" NNm="FB3_PT0" SNm="FB3_PT0"/><Net IoT="none" NNm="FB10_11_I" SNm="ifc_mode&lt;0&gt;_II/UIM"/><Net IoT="none" NNm="FB5_10_Q" SNm="sr_di&lt;12&gt;_MC.Q"/><Net IoT="none" NNm="FB1_PT3" SNm="FB1_PT3"/><Net IoT="none" NNm="FB2_PT2" SNm="FB2_PT2"/><Net IoT="none" NNm="FB3_PT1" SNm="FB3_PT1"/><Net IoT="none" NNm="FB4_PT0" SNm="FB4_PT0"/><Net IoT="none" NNm="FB10_5_I" SNm="ifc_mode&lt;1&gt;_II/UIM"/><Net IoT="none" NNm="FB5_6_Q" SNm="sr_di&lt;22&gt;_MC.Q"/><Net IoT="none" NNm="FB5_9_Q" SNm="sr_di&lt;13&gt;_MC.Q"/><Net IoT="none" NNm="FB1_PT4" SNm="FB1_PT4"/><Net IoT="none" NNm="FB2_PT3" SNm="FB2_PT3"/><Net IoT="none" NNm="FB3_PT2" SNm="FB3_PT2"/><Net IoT="none" NNm="FB4_PT1" SNm="FB4_PT1"/><Net IoT="none" NNm="FB10_1_I" SNm="ifc_mode&lt;2&gt;_II/UIM"/><Net IoT="none" NNm="FB2_PT4" SNm="FOOBAR2__ctinst/4"/><Net IoT="none" NNm="FB5_4_Q" SNm="sr_di&lt;23&gt;_MC.Q"/><Net IoT="none" NNm="FB5_8_Q" SNm="sr_di&lt;14&gt;_MC.Q"/><Net IoT="none" NNm="FB1_PT5" SNm="FB1_PT5"/><Net IoT="none" NNm="FB3_PT3" SNm="FB3_PT3"/><Net IoT="none" NNm="FB4_PT2" SNm="FB4_PT2"/><Net IoT="none" NNm="FB6_PT0" SNm="FB6_PT0"/><Net IoT="none" NNm="FB10_2_I" SNm="ifc_mode&lt;3&gt;_II/UIM"/><Net IoT="none" NNm="FB1_PT6" SNm="FOOBAR1__ctinst/6"/><Net IoT="none" NNm="FB4_2_Q" SNm="sr_di&lt;15&gt;_MC.Q"/><Net IoT="none" NNm="FB3_PT4" SNm="FOOBAR3__ctinst/4"/><Net IoT="none" NNm="FB2_PT5" SNm="FB2_PT5"/><Net IoT="none" NNm="FB4_PT3" SNm="FB4_PT3"/><Net IoT="none" NNm="FB6_PT1" SNm="FB6_PT1"/><Net IoT="none" NNm="FB7_PT0" SNm="FB7_PT0"/><Net IoT="none" NNm="FB4_PT4" SNm="FOOBAR4__ctinst/4"/><Net IoT="none" NNm="FB5_7_Q" SNm="sr_di&lt;16&gt;_MC.Q"/><Net IoT="none" NNm="FB1_PT7" SNm="FB1_PT7"/><Net IoT="none" NNm="FB2_PT6" SNm="FB2_PT6"/><Net IoT="none" NNm="FB3_PT5" SNm="FB3_PT5"/><Net IoT="none" NNm="FB6_PT2" SNm="FB6_PT2"/><Net IoT="none" NNm="FB7_PT1" SNm="FB7_PT1"/><Net IoT="none" NNm="FB8_PT0" SNm="FB8_PT0"/><Net IoT="none" NNm="FB3_PT6" SNm="FOOBAR3__ctinst/6"/><Net IoT="none" NNm="FB5_PT4" SNm="FOOBAR5__ctinst/4"/><Net IoT="none" NNm="FB2_PT7" SNm="FOOBAR2__ctinst/7"/><Net IoT="none" NNm="FB1_PT8" SNm="FB1_PT8"/><Net IoT="none" NNm="FB4_PT5" SNm="FB4_PT5"/><Net IoT="none" NNm="FB6_PT3" SNm="FB6_PT3"/><Net IoT="none" NNm="FB7_PT2" SNm="FB7_PT2"/><Net IoT="none" NNm="FB8_PT1" SNm="FB8_PT1"/><Net IoT="none" NNm="FB9_PT0" SNm="FB9_PT0"/><Net IoT="none" NNm="FB6_PT4" SNm="FOOBAR6__ctinst/4"/><Net IoT="none" NNm="FB1_PT9" SNm="FB1_PT9"/><Net IoT="none" NNm="FB2_PT8" SNm="FB2_PT8"/><Net IoT="none" NNm="FB3_PT7" SNm="FB3_PT7"/><Net IoT="none" NNm="FB4_PT6" SNm="FB4_PT6"/><Net IoT="none" NNm="FB7_PT3" SNm="FB7_PT3"/><Net IoT="none" NNm="FB9_PT1" SNm="FB9_PT1"/><Net IoT="in" Loc="FB9_4" NNm="variant" SNm="variant"/><Net IoT="none" NNm="FB2_PT9" SNm="FB2_PT9"/><Net IoT="none" NNm="FB3_PT8" SNm="FB3_PT8"/><Net IoT="none" NNm="FB4_PT7" SNm="FB4_PT7"/><Net IoT="none" NNm="FB6_PT5" SNm="FB6_PT5"/><Net IoT="none" NNm="FB7_PT4" SNm="FB7_PT4"/><Net IoT="none" NNm="FB9_PT2" SNm="FB9_PT2"/><Net IoT="none" NNm="FB8_PT4" SNm="FOOBAR8__ctinst/4"/><Net IoT="none" NNm="FB3_PT9" SNm="FB3_PT9"/><Net IoT="none" NNm="FB4_PT8" SNm="FB4_PT8"/><Net IoT="none" NNm="FB6_PT6" SNm="FB6_PT6"/><Net IoT="none" NNm="FB7_PT5" SNm="FB7_PT5"/><Net IoT="none" NNm="FB9_PT3" SNm="FB9_PT3"/><Net IoT="none" NNm="FB7_PT6" SNm="FOOBAR7__ctinst/6"/><Net IoT="none" NNm="FB9_PT4" SNm="FOOBAR9__ctinst/4"/><Net IoT="none" NNm="FB4_PT9" SNm="FB4_PT9"/><Net IoT="none" NNm="FB7_PT7" SNm="FB7_PT7"/><Net IoT="none" NNm="FB2_14_I" SNm="dds_pll_lock_II/UIM"/><Net IoT="none" NNm="FB8_PT7" SNm="FOOBAR8__ctinst/7"/><Net IoT="none" NNm="FB7_PT8" SNm="FB7_PT8"/><Net IoT="out" Loc="FB13_6" NNm="eem_oe_1" SNm="eem_oe_1"/><Net IoT="none" NNm="FB7_PT9" SNm="FB7_PT9"/><Net IoT="out" Loc="FB15_11" NNm="eem_oe_2" SNm="eem_oe_2"/><Net IoT="out" Loc="FB3_3" NNm="att_s_in&lt;0&gt;" SNm="att_s_in&lt;0&gt;"/><Net IoT="out" Loc="FB13_14" NNm="eem_oe_3" SNm="eem_oe_3"/><Globals><GlblBuf GType="GCK" Nm="GCK0"><IPort NNm="FB5_6_I"/></GlblBuf></Globals><Lb Nm="FB1"><LbT Nm="FB1_PT0" PtT="XBR_CT_X"><OPort NNm="FB1_PT0"/><IPort NNm="FB10_5_I"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB14_6_I"/></LbT><LbT Nm="FB1_PT1" PtT="XBR_CT_X"><OPort NNm="FB1_PT1"/><IPort NNm="FB10_5_I"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB5_9_Q"/></LbT><LbT Nm="FB1_PT2" PtT="XBR_CT_X"><OPort NNm="FB1_PT2"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB14_6_I"/><IPort NNm="FB5_9_Q"/></LbT><LbT Nm="FB1_PT3" PtT="XBR_CT_X"><OPort NNm="FB1_PT3"/><IPort NNm="FB10_5_I"/><IPort NNm="FB14_6_I"/><IPort NNm="FB5_9_Q"/></LbT><LbT Nm="FB1_PT4" PtT="XBR_CT"><OPort NNm="FB1_PT4"/><IPort NNm="FB10_5_I"/><IPort NNm="FB5_6_I"/></LbT><LbT Nm="FB1_PT5" PtT="XBR_CT"><OPort NNm="FB1_PT5"/><IPort NNm="FB5_6_I"/><IPort NNm="FB5_9_Q"/></LbT><LbT Nm="FB1_PT6" PtT="XBR_CT"><OPort NNm="FB1_PT6"/><IPort NNm="FB1_2_OR"/></LbT><LbT Nm="FB1_PT7" PtT="XBR_CT"><OPort NNm="FB1_PT7"/><IPort NNm="FB10_5_I"/><IPort NNm="FB5_9_Q"/><IPort NNm="FB13_2_I"/></LbT><LbT Nm="FB1_PT8" PtT="XBR_A"><OPort NNm="FB1_PT8"/><IPort NNm="FB10_5_I"/><IPort NNm="FB14_4_I"/></LbT><LbT Nm="FB1_PT9" PtT="XBR_B"><OPort NNm="FB1_PT9"/><IPort NNm="FB14_4_I"/><IPort NNm="FB5_9_Q"/></LbT><LbT Nm="FB1_PT10" PtT="XBR_C"><OPort NNm="FB1_PT10"/><IPort NNm="FB10_5_I"/><IPort NNm="FB5_9_Q"/><IPort NNm="FB5_4_I"/></LbT><LbT Nm="FB1_PT11" PtT="XBR_A"><OPort NNm="FB1_PT11"/><IPort NNm="FB10_5_I"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB1_11_Q"/></LbT><LbT Nm="FB1_PT12" PtT="XBR_B"><OPort NNm="FB1_PT12"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB14_6_I"/><IPort NNm="FB1_11_Q"/></LbT><LbT Nm="FB1_PT13" PtT="XBR_C"><OPort NNm="FB1_PT13"/><IPort NNm="FB13_4_I"/><IPort NNm="FB1_10_Q"/></LbT><LbT Nm="FB1_PT14" PtT="XBR_A"><OPort NNm="FB1_PT14"/><IPort NNm="FB13_1_I"/><IPort NNm="FB1_10_Q"/></LbT><LbT Nm="FB1_PT15" PtT="XBR_B"><OPort NNm="FB1_PT15"/><IPort NNm="FB10_5_I"/><IPort NNm="FB14_6_I"/><IPort NNm="FB1_10_Q"/></LbT><LbT Nm="FB1_PT16" PtT="XBR_C"><OPort NNm="FB1_PT16"/><IPort NNm="FB10_5_I"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB1_9_Q"/></LbT><LbT Nm="FB1_PT17" PtT="XBR_A"><OPort NNm="FB1_PT17"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB14_6_I"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB1_9_Q"/></LbT><LbT Nm="FB1_PT18" PtT="XBR_B"><OPort NNm="FB1_PT18"/><IPort NNm="FB13_4_I"/><IPort NNm="FB1_9_Q"/></LbT><LbT Nm="FB1_PT19" PtT="XBR_C"><OPort NNm="FB1_PT19"/><IPort NNm="FB13_1_I"/><IPort NNm="FB1_9_Q"/></LbT><LbT Nm="FB1_PT20" PtT="XBR_A"><OPort NNm="FB1_PT20"/><IPort NNm="FB10_5_I"/><IPort NNm="FB14_6_I"/><IPort NNm="FB1_9_Q"/></LbT><LbT Nm="FB1_PT21" PtT="XBR_B"><OPort NNm="FB1_PT21"/><IPort NNm="FB10_5_I"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB10_11_I"/></LbT><LbT Nm="FB1_PT22" PtT="XBR_C"><OPort NNm="FB1_PT22"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB14_6_I"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB10_11_I"/></LbT><LbT Nm="FB1_PT23" PtT="XBR_A"><OPort NNm="FB1_PT23"/><IPort NNm="FB10_5_I"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB1_8_Q"/></LbT><LbT Nm="FB1_PT24" PtT="XBR_B"><OPort NNm="FB1_PT24"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB14_6_I"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB1_8_Q"/></LbT><LbT Nm="FB1_PT25" PtT="XBR_C"><OPort NNm="FB1_PT25"/><IPort NNm="FB13_4_I"/><IPort NNm="FB1_8_Q"/></LbT><LbT Nm="FB1_PT26" PtT="XBR_A"><OPort NNm="FB1_PT26"/><IPort NNm="FB13_1_I"/><IPort NNm="FB1_8_Q"/></LbT><LbT Nm="FB1_PT27" PtT="XBR_B"><OPort NNm="FB1_PT27"/><IPort NNm="FB10_5_I"/><IPort NNm="FB14_6_I"/><IPort NNm="FB1_8_Q"/></LbT><LbT Nm="FB1_PT28" PtT="XBR_C"><OPort NNm="FB1_PT28"/><IPort NNm="FB10_5_I"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB8_12_I"/></LbT><LbT Nm="FB1_PT29" PtT="XBR_A"><OPort NNm="FB1_PT29"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB14_6_I"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB8_12_I"/></LbT><LbT Nm="FB1_PT30" PtT="XBR_B"><OPort NNm="FB1_PT30"/><IPort NNm="FB10_5_I"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB1_7_Q"/></LbT><LbT Nm="FB1_PT31" PtT="XBR_C"><OPort NNm="FB1_PT31"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB14_6_I"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB1_7_Q"/></LbT><LbT Nm="FB1_PT32" PtT="XBR_A"><OPort NNm="FB1_PT32"/><IPort NNm="FB13_4_I"/><IPort NNm="FB1_7_Q"/></LbT><LbT Nm="FB1_PT33" PtT="XBR_B"><OPort NNm="FB1_PT33"/><IPort NNm="FB13_1_I"/><IPort NNm="FB1_7_Q"/></LbT><LbT Nm="FB1_PT34" PtT="XBR_C"><OPort NNm="FB1_PT34"/><IPort NNm="FB10_5_I"/><IPort NNm="FB14_6_I"/><IPort NNm="FB1_7_Q"/></LbT><LbT Nm="FB1_PT35" PtT="XBR_A"><OPort NNm="FB1_PT35"/><IPort NNm="FB10_5_I"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB8_14_I"/></LbT><LbT Nm="FB1_PT36" PtT="XBR_B"><OPort NNm="FB1_PT36"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB14_6_I"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB8_14_I"/></LbT><LbT Nm="FB1_PT37" PtT="XBR_C"><OPort NNm="FB1_PT37"/><IPort NNm="FB10_5_I"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB1_14_Q"/></LbT><LbT Nm="FB1_PT38" PtT="XBR_A"><OPort NNm="FB1_PT38"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB14_6_I"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB1_14_Q"/></LbT><LbT Nm="FB1_PT39" PtT="XBR_B"><OPort NNm="FB1_PT39"/><IPort NNm="FB13_4_I"/><IPort NNm="FB1_14_Q"/></LbT><LbT Nm="FB1_PT40" PtT="XBR_C"><OPort NNm="FB1_PT40"/><IPort NNm="FB13_1_I"/><IPort NNm="FB1_14_Q"/></LbT><LbT Nm="FB1_PT41" PtT="XBR_A"><OPort NNm="FB1_PT41"/><IPort NNm="FB10_5_I"/><IPort NNm="FB14_6_I"/><IPort NNm="FB1_14_Q"/></LbT><LbT Nm="FB1_PT42" PtT="XBR_B"><OPort NNm="FB1_PT42"/><IPort NNm="FB10_5_I"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB7_6_I"/></LbT><LbT Nm="FB1_PT43" PtT="XBR_C"><OPort NNm="FB1_PT43"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB14_6_I"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB7_6_I"/></LbT><LbT Nm="FB1_PT44" PtT="XBR_A"><OPort NNm="FB1_PT44"/><IPort NNm="FB10_5_I"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB2_11_Q"/></LbT><LbT Nm="FB1_PT45" PtT="XBR_B"><OPort NNm="FB1_PT45"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB14_6_I"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB2_11_Q"/></LbT><LbT Nm="FB1_PT46" PtT="XBR_C"><OPort NNm="FB1_PT46"/><IPort NNm="FB13_4_I"/><IPort NNm="FB1_5_Q"/></LbT><LbT Nm="FB1_PT47" PtT="XBR_A"><OPort NNm="FB1_PT47"/><IPort NNm="FB13_1_I"/><IPort NNm="FB1_5_Q"/></LbT><LbT Nm="FB1_PT48" PtT="XBR_B"><OPort NNm="FB1_PT48"/><IPort NNm="FB10_5_I"/><IPort NNm="FB14_6_I"/><IPort NNm="FB1_5_Q"/></LbT><LbT Nm="FB1_PT49" PtT="XBR_C"><OPort NNm="FB1_PT49"/><IPort NNm="FB10_5_I"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB10_1_I"/></LbT><LbT Nm="FB1_PT50" PtT="XBR_A"><OPort NNm="FB1_PT50"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB14_6_I"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB10_1_I"/></LbT><LbT Nm="FB1_PT51" PtT="XBR_B"><OPort NNm="FB1_PT51"/><IPort NNm="FB10_5_I"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB1_10_Q"/></LbT><LbT Nm="FB1_PT52" PtT="XBR_C"><OPort NNm="FB1_PT52"/><IPort NNm="FB4_6_Q"/><IPort NNm="FB9_15_Q"/></LbT><LbT Nm="FB1_PT53" PtT="XBR_A"><OPort NNm="FB1_PT53"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB14_6_I"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB1_10_Q"/></LbT><LbT Nm="FB1_PT54" PtT="XBR_B"><OPort NNm="FB1_PT54"/><IPort NNm="FB10_5_I"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/></LbT><LbT Nm="FB1_PT55" PtT="XBR_C"><OPort NNm="FB1_PT55"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB14_6_I"/></LbT><Mc Nm="FB1_1"><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB1_1_I"><IPort NNm="dds_cs_n"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB1_1_O"><IPort NNm="FB1_1_OR"/><OPort NNm="dds_cs_n"/><CntlPort NNm="PT_VCC"/></OutBuf><Or Nm="FB1_1_OR"><OPort NNm="FB1_1_OR"/><IPort NNm="FB1_PT3"/><IPort NNm="FB1_PT1"/><IPort NNm="FB1_PT0"/><IPort NNm="FB1_PT2"/></Or></Mc><Mc Nm="FB1_2"><FbMux Nm="FB1_2_N"><IPort NNm="FB1_2_OR"/></FbMux><Or Nm="FB1_2_OR"><OPort NNm="FB1_2_OR"/><IPort NNm="FB1_PT54"/><IPort NNm="FB1_PT55"/></Or></Mc><Mc Nm="FB1_3"><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB1_3_I"><IPort NNm="dds_drctl_1"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB1_3_O"><IPort NNm="PT_GND"/><OPort NNm="dds_drctl_1"/><CntlPort NNm="PT_VCC"/></OutBuf></Mc><Mc Nm="FB1_4"><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB1_4_I"><IPort NNm="dds_sck"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB1_4_O"><IPort NNm="FB1_4_OR"/><OPort NNm="dds_sck"/><CntlPort NNm="PT_VCC"/></OutBuf><Or Nm="FB1_4_OR"><OPort NNm="FB1_4_OR"/><IPort NNm="FB1_PT4"/><IPort NNm="FB1_PT5"/><IPort NNm="FB1_PT7"/></Or></Mc><Mc Nm="FB1_5"><ClkMux Nm="FB1_5_MC_CLK" Rate="1"><IPort NNm="FB5_6_I"/><OPort NNm="FB1_5_MC_CLK"/></ClkMux><FbMux Nm="FB1_5_N"><IPort NNm="FB1_5_Q"/></FbMux><FbMux Nm="FB1_5_P"><IPort NNm="FB1_5_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB1_5_I"><IPort NNm="dds_sdo"/><OPort NNm="FB1_5_I"/></InBuf><DFlop Nm="FB1_5_FF"><FlopPort NNm="FB1_5_OR" Port="D"/><FlopPort NNm="FB1_5_MC_CLK" Port="CLK"/><FlopPort NNm="FB1_5_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB1_5_OR"><OPort NNm="FB1_5_OR"/><IPort NNm="FB1_PT46"/><IPort NNm="FB1_PT47"/><IPort NNm="FB1_PT48"/><IPort NNm="FB1_PT49"/><IPort NNm="FB1_PT51"/><IPort NNm="FB1_PT50"/><IPort NNm="FB1_PT53"/></Or></Mc><Mc Nm="FB1_6"><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB1_6_I"><IPort NNm="tp"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB1_6_O"><IPort NNm="FB1_6_OR"/><OPort NNm="tp"/><CntlPort NNm="PT_VCC"/></OutBuf><Or Nm="FB1_6_OR"><OPort NNm="FB1_6_OR"/><IPort NNm="FB1_PT3"/><IPort NNm="FB1_PT1"/><IPort NNm="FB1_PT0"/><IPort NNm="FB1_PT2"/></Or></Mc><Mc Nm="FB1_7"><ClkMux Nm="FB1_7_MC_CLK" Rate="1"><IPort NNm="FB5_6_I"/><OPort NNm="FB1_7_MC_CLK"/></ClkMux><FbMux Nm="FB1_7_N"><IPort NNm="FB1_7_Q"/></FbMux><DFlop Nm="FB1_7_FF"><FlopPort NNm="FB1_7_OR" Port="D"/><FlopPort NNm="FB1_7_MC_CLK" Port="CLK"/><FlopPort NNm="FB1_7_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB1_7_OR"><OPort NNm="FB1_7_OR"/><IPort NNm="FB1_PT32"/><IPort NNm="FB1_PT33"/><IPort NNm="FB1_PT34"/><IPort NNm="FB1_PT35"/><IPort NNm="FB1_PT37"/><IPort NNm="FB1_PT36"/><IPort NNm="FB1_PT38"/></Or></Mc><Mc Nm="FB1_8"><ClkMux Nm="FB1_8_MC_CLK" Rate="1"><IPort NNm="FB5_6_I"/><OPort NNm="FB1_8_MC_CLK"/></ClkMux><FbMux Nm="FB1_8_N"><IPort NNm="FB1_8_Q"/></FbMux><DFlop Nm="FB1_8_FF"><FlopPort NNm="FB1_8_OR" Port="D"/><FlopPort NNm="FB1_8_MC_CLK" Port="CLK"/><FlopPort NNm="FB1_8_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB1_8_OR"><OPort NNm="FB1_8_OR"/><IPort NNm="FB1_PT25"/><IPort NNm="FB1_PT26"/><IPort NNm="FB1_PT27"/><IPort NNm="FB1_PT28"/><IPort NNm="FB1_PT30"/><IPort NNm="FB1_PT29"/><IPort NNm="FB1_PT31"/></Or></Mc><Mc Nm="FB1_9"><ClkMux Nm="FB1_9_MC_CLK" Rate="1"><IPort NNm="FB5_6_I"/><OPort NNm="FB1_9_MC_CLK"/></ClkMux><FbMux Nm="FB1_9_N"><IPort NNm="FB1_9_Q"/></FbMux><DFlop Nm="FB1_9_FF"><FlopPort NNm="FB1_9_OR" Port="D"/><FlopPort NNm="FB1_9_MC_CLK" Port="CLK"/><FlopPort NNm="FB1_9_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB1_9_OR"><OPort NNm="FB1_9_OR"/><IPort NNm="FB1_PT18"/><IPort NNm="FB1_PT19"/><IPort NNm="FB1_PT20"/><IPort NNm="FB1_PT21"/><IPort NNm="FB1_PT23"/><IPort NNm="FB1_PT22"/><IPort NNm="FB1_PT24"/></Or></Mc><Mc Nm="FB1_10"><ClkMux Nm="FB1_10_MC_CLK" Rate="1"><IPort NNm="FB5_6_I"/><OPort NNm="FB1_10_MC_CLK"/></ClkMux><FbMux Nm="FB1_10_N"><IPort NNm="FB1_10_Q"/></FbMux><DFlop Nm="FB1_10_FF"><FlopPort NNm="FB1_10_OR" Port="D"/><FlopPort NNm="FB1_10_MC_CLK" Port="CLK"/><FlopPort NNm="FB1_10_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB1_10_OR"><OPort NNm="FB1_10_OR"/><IPort NNm="FB1_PT13"/><IPort NNm="FB1_PT14"/><IPort NNm="FB1_PT15"/><IPort NNm="FB1_PT11"/><IPort NNm="FB1_PT16"/><IPort NNm="FB1_PT17"/></Or></Mc><Mc Nm="FB1_11"><RMux Nm="FB1_11_PST"><IPort NNm="FB1_PT6"/></RMux><ClkMux Nm="FB1_11_MC_CLK" Rate="1"><IPort NNm="FB5_6_I"/><OPort NNm="FB1_11_MC_CLK"/></ClkMux><FbMux Nm="FB1_11_N"><IPort NNm="FB1_11_Q"/></FbMux><DFlop Nm="FB1_11_FF"><FlopPort NNm="FB1_11_OR" Port="D"/><FlopPort NNm="FB1_11_MC_CLK" Port="CLK"/><FlopPort NNm="FB1_11_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="FB1_PT6" Port="PST"/></DFlop><Or Nm="FB1_11_OR"><OPort NNm="FB1_11_OR"/><IPort NNm="FB1_PT11"/><IPort NNm="FB1_PT12"/></Or></Mc><Mc Nm="FB1_12"><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB1_12_I"><IPort NNm="tp_2"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB1_12_O"><IPort NNm="FB1_12_OR"/><OPort NNm="tp_2"/><CntlPort NNm="PT_VCC"/></OutBuf><Or Nm="FB1_12_OR"><OPort NNm="FB1_12_OR"/><IPort NNm="FB1_PT8"/><IPort NNm="FB1_PT9"/><IPort NNm="FB1_PT10"/></Or></Mc><Mc Nm="FB1_13"><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB1_13_I"><IPort NNm="tp_1"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB1_13_O"><IPort NNm="FB1_13_OR"/><OPort NNm="tp_1"/><CntlPort NNm="PT_VCC"/></OutBuf><Or Nm="FB1_13_OR"><OPort NNm="FB1_13_OR"/><IPort NNm="FB1_PT4"/><IPort NNm="FB1_PT5"/><IPort NNm="FB1_PT7"/></Or></Mc><Mc Nm="FB1_14"><ClkMux Nm="FB1_14_MC_CLK" Rate="1"><IPort NNm="FB5_6_I"/><OPort NNm="FB1_14_MC_CLK"/></ClkMux><FbMux Nm="FB1_14_N"><IPort NNm="FB1_14_Q"/></FbMux><FbMux Nm="FB1_14_P"><IPort NNm="FB1_14_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB1_14_I"><IPort NNm="att_s_out&lt;2&gt;"/><OPort NNm="FB1_14_I"/></InBuf><DFlop Nm="FB1_14_FF"><FlopPort NNm="FB1_14_OR" Port="D"/><FlopPort NNm="FB1_14_MC_CLK" Port="CLK"/><FlopPort NNm="FB1_14_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB1_14_OR"><OPort NNm="FB1_14_OR"/><IPort NNm="FB1_PT39"/><IPort NNm="FB1_PT40"/><IPort NNm="FB1_PT41"/><IPort NNm="FB1_PT42"/><IPort NNm="FB1_PT44"/><IPort NNm="FB1_PT43"/><IPort NNm="FB1_PT45"/></Or></Mc><Mc Nm="FB1_15"><XorMux Nm="FB1_15_AND"><IPort NNm="FB1_PT52"/></XorMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB1_15_I"><IPort NNm="clk_osc_en_n"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB1_15_O"><IPort NNm="FB1_PT52"/><OPort NNm="clk_osc_en_n"/><CntlPort NNm="PT_VCC"/></OutBuf></Mc><Mc Nm="FB1_16"><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB1_16_I"><IPort NNm="dds_drhold_1"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB1_16_O"><IPort NNm="PT_GND"/><OPort NNm="dds_drhold_1"/><CntlPort NNm="PT_VCC"/></OutBuf></Mc></Lb><Lb Nm="FB2"><LbT Nm="FB2_PT0" PtT="XBR_CT_X"><OPort NNm="FB2_PT0"/><IPort NNm="FB10_5_I"/><IPort NNm="FB14_4_I"/></LbT><LbT Nm="FB2_PT1" PtT="XBR_CT_X"><OPort NNm="FB2_PT1"/><IPort NNm="FB14_4_I"/><IPort NNm="FB5_9_Q"/></LbT><LbT Nm="FB2_PT2" PtT="XBR_CT_X"><OPort NNm="FB2_PT2"/><IPort NNm="FB10_5_I"/><IPort NNm="FB5_9_Q"/><IPort NNm="FB5_4_I"/></LbT><LbT Nm="FB2_PT3" PtT="XBR_CT_X"><OPort NNm="FB2_PT3"/><IPort NNm="FB5_9_Q"/><IPort NNm="FB14_13_I"/></LbT><LbT Nm="FB2_PT4" PtT="XBR_CT"><OPort NNm="FB2_PT4"/><IPort NNm="FB1_11_Q"/></LbT><LbT Nm="FB2_PT5" PtT="XBR_CT"><OPort NNm="FB2_PT5"/><IPort NNm="FB5_9_Q"/><IPort NNm="FB5_10_Q"/></LbT><LbT Nm="FB2_PT6" PtT="XBR_CT"><OPort NNm="FB2_PT6"/><IPort NNm="FB5_7_Q"/><IPort NNm="FB14_13_I"/></LbT><LbT Nm="FB2_PT7" PtT="XBR_CT"><OPort NNm="FB2_PT7"/><IPort NNm="FB6_12_OR"/></LbT><LbT Nm="FB2_PT8" PtT="XBR_A"><OPort NNm="FB2_PT8"/><IPort NNm="FB5_7_Q"/><IPort NNm="FB5_10_Q"/></LbT><LbT Nm="FB2_PT9" PtT="XBR_B"><OPort NNm="FB2_PT9"/><IPort NNm="FB13_4_I"/><IPort NNm="FB2_11_Q"/></LbT><LbT Nm="FB2_PT10" PtT="XBR_C"><OPort NNm="FB2_PT10"/><IPort NNm="FB2_10_Q"/></LbT><LbT Nm="FB2_PT11" PtT="XBR_A"><OPort NNm="FB2_PT11"/><IPort NNm="FB13_1_I"/><IPort NNm="FB2_11_Q"/></LbT><LbT Nm="FB2_PT12" PtT="XBR_B"><OPort NNm="FB2_PT12"/><IPort NNm="FB10_5_I"/><IPort NNm="FB14_6_I"/><IPort NNm="FB2_11_Q"/></LbT><LbT Nm="FB2_PT13" PtT="XBR_C"><OPort NNm="FB2_PT13"/><IPort NNm="FB10_5_I"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB2_14_I"/></LbT><LbT Nm="FB2_PT14" PtT="XBR_A"><OPort NNm="FB2_PT14"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB14_6_I"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB2_14_I"/></LbT><LbT Nm="FB2_PT15" PtT="XBR_B"><OPort NNm="FB2_PT15"/><IPort NNm="FB10_5_I"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB2_10_Q"/></LbT><LbT Nm="FB2_PT16" PtT="XBR_C"><OPort NNm="FB2_PT16"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB14_6_I"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB2_10_Q"/></LbT><LbT Nm="FB2_PT17" PtT="XBR_A"><OPort NNm="FB2_PT17"/><IPort NNm="FB13_4_I"/><IPort NNm="FB2_10_Q"/></LbT><LbT Nm="FB2_PT18" PtT="XBR_B"><OPort NNm="FB2_PT18"/><IPort NNm="FB13_1_I"/><IPort NNm="FB2_10_Q"/></LbT><LbT Nm="FB2_PT19" PtT="XBR_C"><OPort NNm="FB2_PT19"/><IPort NNm="FB10_5_I"/><IPort NNm="FB14_6_I"/><IPort NNm="FB2_10_Q"/></LbT><LbT Nm="FB2_PT20" PtT="XBR_A"><OPort NNm="FB2_PT20"/><IPort NNm="FB10_5_I"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB8_2_I"/></LbT><LbT Nm="FB2_PT21" PtT="XBR_B"><OPort NNm="FB2_PT21"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB14_6_I"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB8_2_I"/></LbT><LbT Nm="FB2_PT22" PtT="XBR_C"><OPort NNm="FB2_PT22"/><IPort NNm="FB10_5_I"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB2_9_Q"/></LbT><LbT Nm="FB2_PT23" PtT="XBR_A"><OPort NNm="FB2_PT23"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB14_6_I"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB2_9_Q"/></LbT><LbT Nm="FB2_PT24" PtT="XBR_B"><OPort NNm="FB2_PT24"/><IPort NNm="FB13_4_I"/><IPort NNm="FB2_9_Q"/></LbT><LbT Nm="FB2_PT25" PtT="XBR_C"><OPort NNm="FB2_PT25"/><IPort NNm="FB2_11_Q"/></LbT><LbT Nm="FB2_PT26" PtT="XBR_A"><OPort NNm="FB2_PT26"/><IPort NNm="FB13_1_I"/><IPort NNm="FB2_9_Q"/></LbT><LbT Nm="FB2_PT27" PtT="XBR_B"><OPort NNm="FB2_PT27"/><IPort NNm="FB10_5_I"/><IPort NNm="FB14_6_I"/><IPort NNm="FB2_9_Q"/></LbT><LbT Nm="FB2_PT28" PtT="XBR_C"><OPort NNm="FB2_PT28"/><IPort NNm="FB10_5_I"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB8_6_I"/></LbT><LbT Nm="FB2_PT29" PtT="XBR_A"><OPort NNm="FB2_PT29"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB14_6_I"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB8_6_I"/></LbT><LbT Nm="FB2_PT30" PtT="XBR_B"><OPort NNm="FB2_PT30"/><IPort NNm="FB10_5_I"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB2_8_Q"/></LbT><LbT Nm="FB2_PT31" PtT="XBR_C"><OPort NNm="FB2_PT31"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB14_6_I"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB2_8_Q"/></LbT><LbT Nm="FB2_PT32" PtT="XBR_A"><OPort NNm="FB2_PT32"/><IPort NNm="FB13_4_I"/><IPort NNm="FB2_8_Q"/></LbT><LbT Nm="FB2_PT33" PtT="XBR_B"><OPort NNm="FB2_PT33"/><IPort NNm="FB13_1_I"/><IPort NNm="FB2_8_Q"/></LbT><LbT Nm="FB2_PT34" PtT="XBR_C"><OPort NNm="FB2_PT34"/><IPort NNm="FB10_5_I"/><IPort NNm="FB14_6_I"/><IPort NNm="FB2_8_Q"/></LbT><LbT Nm="FB2_PT35" PtT="XBR_A"><OPort NNm="FB2_PT35"/><IPort NNm="FB10_5_I"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB7_16_I"/></LbT><LbT Nm="FB2_PT36" PtT="XBR_B"><OPort NNm="FB2_PT36"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB14_6_I"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB7_16_I"/></LbT><LbT Nm="FB2_PT37" PtT="XBR_C"><OPort NNm="FB2_PT37"/><IPort NNm="FB10_5_I"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB2_7_Q"/></LbT><LbT Nm="FB2_PT38" PtT="XBR_A"><OPort NNm="FB2_PT38"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB14_6_I"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB2_7_Q"/></LbT><LbT Nm="FB2_PT39" PtT="XBR_B"><OPort NNm="FB2_PT39"/><IPort NNm="FB13_4_I"/><IPort NNm="FB2_7_Q"/></LbT><LbT Nm="FB2_PT40" PtT="XBR_C"><OPort NNm="FB2_PT40"/><IPort NNm="FB13_1_I"/><IPort NNm="FB2_7_Q"/></LbT><LbT Nm="FB2_PT41" PtT="XBR_A"><OPort NNm="FB2_PT41"/><IPort NNm="FB10_5_I"/><IPort NNm="FB14_6_I"/><IPort NNm="FB2_7_Q"/></LbT><LbT Nm="FB2_PT42" PtT="XBR_B"><OPort NNm="FB2_PT42"/><IPort NNm="FB10_5_I"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB2_5_I"/></LbT><LbT Nm="FB2_PT43" PtT="XBR_C"><OPort NNm="FB2_PT43"/><IPort NNm="FB5_6_Q"/><IPort NNm="FB5_4_Q"/></LbT><LbT Nm="FB2_PT44" PtT="XBR_A"><OPort NNm="FB2_PT44"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB14_6_I"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB2_5_I"/></LbT><LbT Nm="FB2_PT45" PtT="XBR_B"><OPort NNm="FB2_PT45"/><IPort NNm="FB10_5_I"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB2_15_Q"/></LbT><LbT Nm="FB2_PT46" PtT="XBR_C"><OPort NNm="FB2_PT46"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB14_6_I"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB2_15_Q"/></LbT><LbT Nm="FB2_PT47" PtT="XBR_A"><OPort NNm="FB2_PT47"/><IPort NNm="FB13_4_I"/><IPort NNm="FB2_15_Q"/></LbT><LbT Nm="FB2_PT48" PtT="XBR_B"><OPort NNm="FB2_PT48"/><IPort NNm="FB13_1_I"/><IPort NNm="FB2_15_Q"/></LbT><LbT Nm="FB2_PT49" PtT="XBR_C"><OPort NNm="FB2_PT49"/><IPort NNm="FB3_9_Q"/></LbT><LbT Nm="FB2_PT50" PtT="XBR_A"><OPort NNm="FB2_PT50"/><IPort NNm="FB10_5_I"/><IPort NNm="FB14_6_I"/><IPort NNm="FB2_15_Q"/></LbT><LbT Nm="FB2_PT51" PtT="XBR_B"><OPort NNm="FB2_PT51"/><IPort NNm="FB10_5_I"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB3_9_Q"/></LbT><LbT Nm="FB2_PT52" PtT="XBR_C"><OPort NNm="FB2_PT52"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB14_6_I"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB3_9_Q"/></LbT><LbT Nm="FB2_PT53" PtT="XBR_A"><OPort NNm="FB2_PT53"/><IPort NNm="FB10_5_I"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB8_5_I"/><IPort NNm="FB2_14_Q"/></LbT><LbT Nm="FB2_PT54" PtT="XBR_B"><OPort NNm="FB2_PT54"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB14_6_I"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB8_5_I"/><IPort NNm="FB2_14_Q"/></LbT><LbT Nm="FB2_PT55" PtT="XBR_C"><OPort NNm="FB2_PT55"/><IPort NNm="FB1_14_Q"/></LbT><Mc Nm="FB2_1"><ClkMux Nm="FB2_1_MC_CLK" Rate="1"><IPort NNm="FB2_PT4"/><OPort NNm="FB2_1_MC_CLK"/></ClkMux><XorMux Nm="FB2_1_AND"><IPort NNm="FB2_PT10"/></XorMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB2_1_I"><IPort NNm="dds_profile_1&lt;0&gt;"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB2_1_O"><IPort NNm="FB2_1_Q"/><OPort NNm="dds_profile_1&lt;0&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB2_1_FF"><FlopPort NNm="FB2_PT10" Port="D"/><FlopPort NNm="FB2_1_MC_CLK" Port="CLK"/><FlopPort NNm="FB2_1_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB2_2"><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB2_2_I"><IPort NNm="dds_osk_1"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB2_2_O"><IPort NNm="PT_GND"/><OPort NNm="dds_osk_1"/><CntlPort NNm="PT_VCC"/></OutBuf></Mc><Mc Nm="FB2_3"><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB2_3_I"><IPort NNm="dds_io_update_3"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB2_3_O"><IPort NNm="FB2_3_OR"/><OPort NNm="dds_io_update_3"/><CntlPort NNm="PT_VCC"/></OutBuf><Or Nm="FB2_3_OR"><OPort NNm="FB2_3_OR"/><IPort NNm="FB2_PT8"/><IPort NNm="FB2_PT6"/></Or></Mc><Mc Nm="FB2_4"><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB2_4_I"><IPort NNm="dds_sdi"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB2_4_O"><IPort NNm="FB2_4_OR"/><OPort NNm="dds_sdi"/><CntlPort NNm="PT_VCC"/></OutBuf><Or Nm="FB2_4_OR"><OPort NNm="FB2_4_OR"/><IPort NNm="FB2_PT0"/><IPort NNm="FB2_PT1"/><IPort NNm="FB2_PT2"/></Or></Mc><Mc Nm="FB2_5"><FbMux Nm="FB2_5_P"><IPort NNm="FB2_5_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB2_5_I"><IPort NNm="dds_smp_err"/><OPort NNm="FB2_5_I"/></InBuf></Mc><Mc Nm="FB2_6"><ClkMux Nm="FB2_6_MC_CLK" Rate="1"><IPort NNm="FB2_PT4"/><OPort NNm="FB2_6_MC_CLK"/></ClkMux><XorMux Nm="FB2_6_AND"><IPort NNm="FB2_PT25"/></XorMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB2_6_I"><IPort NNm="dds_profile_1&lt;1&gt;"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB2_6_O"><IPort NNm="FB2_6_Q"/><OPort NNm="dds_profile_1&lt;1&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB2_6_FF"><FlopPort NNm="FB2_PT25" Port="D"/><FlopPort NNm="FB2_6_MC_CLK" Port="CLK"/><FlopPort NNm="FB2_6_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB2_7"><ClkMux Nm="FB2_7_MC_CLK" Rate="1"><IPort NNm="FB5_6_I"/><OPort NNm="FB2_7_MC_CLK"/></ClkMux><FbMux Nm="FB2_7_N"><IPort NNm="FB2_7_Q"/></FbMux><DFlop Nm="FB2_7_FF"><FlopPort NNm="FB2_7_OR" Port="D"/><FlopPort NNm="FB2_7_MC_CLK" Port="CLK"/><FlopPort NNm="FB2_7_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB2_7_OR"><OPort NNm="FB2_7_OR"/><IPort NNm="FB2_PT39"/><IPort NNm="FB2_PT40"/><IPort NNm="FB2_PT41"/><IPort NNm="FB2_PT42"/><IPort NNm="FB2_PT45"/><IPort NNm="FB2_PT44"/><IPort NNm="FB2_PT46"/></Or></Mc><Mc Nm="FB2_8"><ClkMux Nm="FB2_8_MC_CLK" Rate="1"><IPort NNm="FB5_6_I"/><OPort NNm="FB2_8_MC_CLK"/></ClkMux><FbMux Nm="FB2_8_N"><IPort NNm="FB2_8_Q"/></FbMux><DFlop Nm="FB2_8_FF"><FlopPort NNm="FB2_8_OR" Port="D"/><FlopPort NNm="FB2_8_MC_CLK" Port="CLK"/><FlopPort NNm="FB2_8_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB2_8_OR"><OPort NNm="FB2_8_OR"/><IPort NNm="FB2_PT32"/><IPort NNm="FB2_PT33"/><IPort NNm="FB2_PT34"/><IPort NNm="FB2_PT35"/><IPort NNm="FB2_PT37"/><IPort NNm="FB2_PT36"/><IPort NNm="FB2_PT38"/></Or></Mc><Mc Nm="FB2_9"><ClkMux Nm="FB2_9_MC_CLK" Rate="1"><IPort NNm="FB5_6_I"/><OPort NNm="FB2_9_MC_CLK"/></ClkMux><FbMux Nm="FB2_9_N"><IPort NNm="FB2_9_Q"/></FbMux><DFlop Nm="FB2_9_FF"><FlopPort NNm="FB2_9_OR" Port="D"/><FlopPort NNm="FB2_9_MC_CLK" Port="CLK"/><FlopPort NNm="FB2_9_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB2_9_OR"><OPort NNm="FB2_9_OR"/><IPort NNm="FB2_PT24"/><IPort NNm="FB2_PT26"/><IPort NNm="FB2_PT27"/><IPort NNm="FB2_PT28"/><IPort NNm="FB2_PT30"/><IPort NNm="FB2_PT29"/><IPort NNm="FB2_PT31"/></Or></Mc><Mc Nm="FB2_10"><ClkMux Nm="FB2_10_MC_CLK" Rate="1"><IPort NNm="FB5_6_I"/><OPort NNm="FB2_10_MC_CLK"/></ClkMux><FbMux Nm="FB2_10_N"><IPort NNm="FB2_10_Q"/></FbMux><DFlop Nm="FB2_10_FF"><FlopPort NNm="FB2_10_OR" Port="D"/><FlopPort NNm="FB2_10_MC_CLK" Port="CLK"/><FlopPort NNm="FB2_10_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB2_10_OR"><OPort NNm="FB2_10_OR"/><IPort NNm="FB2_PT17"/><IPort NNm="FB2_PT18"/><IPort NNm="FB2_PT19"/><IPort NNm="FB2_PT20"/><IPort NNm="FB2_PT22"/><IPort NNm="FB2_PT21"/><IPort NNm="FB2_PT23"/></Or></Mc><Mc Nm="FB2_11"><ClkMux Nm="FB2_11_MC_CLK" Rate="1"><IPort NNm="FB5_6_I"/><OPort NNm="FB2_11_MC_CLK"/></ClkMux><FbMux Nm="FB2_11_N"><IPort NNm="FB2_11_Q"/></FbMux><DFlop Nm="FB2_11_FF"><FlopPort NNm="FB2_11_OR" Port="D"/><FlopPort NNm="FB2_11_MC_CLK" Port="CLK"/><FlopPort NNm="FB2_11_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB2_11_OR"><OPort NNm="FB2_11_OR"/><IPort NNm="FB2_PT9"/><IPort NNm="FB2_PT11"/><IPort NNm="FB2_PT12"/><IPort NNm="FB2_PT13"/><IPort NNm="FB2_PT15"/><IPort NNm="FB2_PT14"/><IPort NNm="FB2_PT16"/></Or></Mc><Mc Nm="FB2_12"><XorMux Nm="FB2_12_AND"><IPort NNm="FB2_PT43"/></XorMux><OeMux Nm="FB2_12_OE"><IPort NNm="FB2_PT7"/></OeMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB2_12_I"><IPort NNm="clk_div"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB2_12_O"><IPort NNm="FB2_PT43"/><OPort NNm="clk_div"/><CntlPort NNm="FB2_PT7"/></OutBuf></Mc><Mc Nm="FB2_13"><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB2_13_I"><IPort NNm="dds_io_update"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB2_13_O"><IPort NNm="FB2_13_OR"/><OPort NNm="dds_io_update"/><CntlPort NNm="PT_VCC"/></OutBuf><Or Nm="FB2_13_OR"><OPort NNm="FB2_13_OR"/><IPort NNm="FB2_PT5"/><IPort NNm="FB2_PT3"/></Or></Mc><Mc Nm="FB2_14"><ClkMux Nm="FB2_14_MC_CLK" Rate="1"><IPort NNm="FB2_PT4"/><OPort NNm="FB2_14_MC_CLK"/></ClkMux><XorMux Nm="FB2_14_AND"><IPort NNm="FB2_PT49"/></XorMux><FbMux Nm="FB2_14_N"><IPort NNm="FB2_14_Q"/></FbMux><FbMux Nm="FB2_14_P"><IPort NNm="FB2_14_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB2_14_I"><IPort NNm="dds_pll_lock"/><OPort NNm="FB2_14_I"/></InBuf><DFlop Nm="FB2_14_FF"><FlopPort NNm="FB2_PT49" Port="D"/><FlopPort NNm="FB2_14_MC_CLK" Port="CLK"/><FlopPort NNm="FB2_14_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB2_15"><ClkMux Nm="FB2_15_MC_CLK" Rate="1"><IPort NNm="FB5_6_I"/><OPort NNm="FB2_15_MC_CLK"/></ClkMux><FbMux Nm="FB2_15_N"><IPort NNm="FB2_15_Q"/></FbMux><DFlop Nm="FB2_15_FF"><FlopPort NNm="FB2_15_OR" Port="D"/><FlopPort NNm="FB2_15_MC_CLK" Port="CLK"/><FlopPort NNm="FB2_15_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB2_15_OR"><OPort NNm="FB2_15_OR"/><IPort NNm="FB2_PT47"/><IPort NNm="FB2_PT48"/><IPort NNm="FB2_PT50"/><IPort NNm="FB2_PT51"/><IPort NNm="FB2_PT52"/><IPort NNm="FB2_PT53"/><IPort NNm="FB2_PT54"/></Or></Mc><Mc Nm="FB2_16"><ClkMux Nm="FB2_16_MC_CLK" Rate="1"><IPort NNm="FB2_PT4"/><OPort NNm="FB2_16_MC_CLK"/></ClkMux><XorMux Nm="FB2_16_AND"><IPort NNm="FB2_PT55"/></XorMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB2_16_I"><IPort NNm="dds_profile_1&lt;2&gt;"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB2_16_O"><IPort NNm="FB2_16_Q"/><OPort NNm="dds_profile_1&lt;2&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB2_16_FF"><FlopPort NNm="FB2_PT55" Port="D"/><FlopPort NNm="FB2_16_MC_CLK" Port="CLK"/><FlopPort NNm="FB2_16_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc></Lb><Lb Nm="FB3"><LbT Nm="FB3_PT0" PtT="XBR_CT_X"><OPort NNm="FB3_PT0"/><IPort NNm="FB10_5_I"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB3_16_Q"/></LbT><LbT Nm="FB3_PT1" PtT="XBR_CT_X"><OPort NNm="FB3_PT1"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB14_6_I"/><IPort NNm="FB3_16_Q"/></LbT><LbT Nm="FB3_PT2" PtT="XBR_CT_X"><OPort NNm="FB3_PT2"/><IPort NNm="FB10_5_I"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB3_13_Q"/></LbT><LbT Nm="FB3_PT3" PtT="XBR_CT_X"><OPort NNm="FB3_PT3"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB14_6_I"/><IPort NNm="FB3_13_Q"/></LbT><LbT Nm="FB3_PT4" PtT="XBR_CT"><OPort NNm="FB3_PT4"/><IPort NNm="FB1_11_Q"/></LbT><LbT Nm="FB3_PT5" PtT="XBR_CT"><OPort NNm="FB3_PT5"/><IPort NNm="FB10_5_I"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB5_6_I"/></LbT><LbT Nm="FB3_PT6" PtT="XBR_CT"><OPort NNm="FB3_PT6"/><IPort NNm="FB6_13_OR"/></LbT><LbT Nm="FB3_PT7" PtT="XBR_CT"><OPort NNm="FB3_PT7"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB5_6_I"/><IPort NNm="FB14_6_I"/></LbT><LbT Nm="FB3_PT8" PtT="XBR_A"><OPort NNm="FB3_PT8"/><IPort NNm="FB13_4_I"/><IPort NNm="FB3_11_Q"/></LbT><LbT Nm="FB3_PT9" PtT="XBR_B"><OPort NNm="FB3_PT9"/><IPort NNm="FB13_1_I"/><IPort NNm="FB3_11_Q"/></LbT><LbT Nm="FB3_PT10" PtT="XBR_C"><OPort NNm="FB3_PT10"/><IPort NNm="FB1_5_I"/></LbT><LbT Nm="FB3_PT11" PtT="XBR_A"><OPort NNm="FB3_PT11"/><IPort NNm="FB10_5_I"/><IPort NNm="FB14_6_I"/><IPort NNm="FB3_11_Q"/></LbT><LbT Nm="FB3_PT12" PtT="XBR_B"><OPort NNm="FB3_PT12"/><IPort NNm="FB10_5_I"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB14_4_Q"/></LbT><LbT Nm="FB3_PT13" PtT="XBR_C"><OPort NNm="FB3_PT13"/><IPort NNm="FB11_13_I"/></LbT><LbT Nm="FB3_PT14" PtT="XBR_A"><OPort NNm="FB3_PT14"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB14_6_I"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB14_4_Q"/></LbT><LbT Nm="FB3_PT15" PtT="XBR_B"><OPort NNm="FB3_PT15"/><IPort NNm="FB10_5_I"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB5_1_I"/><IPort NNm="FB5_11_Q"/></LbT><LbT Nm="FB3_PT16" PtT="XBR_C"><OPort NNm="FB3_PT16"/><IPort NNm="FB14_4_I"/></LbT><LbT Nm="FB3_PT17" PtT="XBR_A"><OPort NNm="FB3_PT17"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB14_6_I"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB5_1_I"/><IPort NNm="FB5_11_Q"/></LbT><LbT Nm="FB3_PT18" PtT="XBR_B"><OPort NNm="FB3_PT18"/><IPort NNm="FB13_4_I"/><IPort NNm="FB3_10_Q"/></LbT><LbT Nm="FB3_PT19" PtT="XBR_C"><OPort NNm="FB3_PT19"/><IPort NNm="FB13_1_I"/><IPort NNm="FB3_10_Q"/></LbT><LbT Nm="FB3_PT20" PtT="XBR_A"><OPort NNm="FB3_PT20"/><IPort NNm="FB10_5_I"/><IPort NNm="FB14_6_I"/><IPort NNm="FB3_10_Q"/></LbT><LbT Nm="FB3_PT21" PtT="XBR_B"><OPort NNm="FB3_PT21"/><IPort NNm="FB10_5_I"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB3_11_Q"/></LbT><LbT Nm="FB3_PT22" PtT="XBR_C"><OPort NNm="FB3_PT22"/><IPort NNm="FB11_2_I"/></LbT><LbT Nm="FB3_PT23" PtT="XBR_A"><OPort NNm="FB3_PT23"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB14_6_I"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB3_11_Q"/></LbT><LbT Nm="FB3_PT24" PtT="XBR_B"><OPort NNm="FB3_PT24"/><IPort NNm="FB10_5_I"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB6_6_I"/><IPort NNm="FB5_12_Q"/></LbT><LbT Nm="FB3_PT25" PtT="XBR_C"><OPort NNm="FB3_PT25"/><IPort NNm="FB11_14_I"/></LbT><LbT Nm="FB3_PT26" PtT="XBR_A"><OPort NNm="FB3_PT26"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB14_6_I"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB6_6_I"/><IPort NNm="FB5_12_Q"/></LbT><LbT Nm="FB3_PT27" PtT="XBR_B"><OPort NNm="FB3_PT27"/><IPort NNm="FB13_4_I"/><IPort NNm="FB3_9_Q"/></LbT><LbT Nm="FB3_PT28" PtT="XBR_C"><OPort NNm="FB3_PT28"/><IPort NNm="FB13_1_I"/><IPort NNm="FB3_9_Q"/></LbT><LbT Nm="FB3_PT29" PtT="XBR_A"><OPort NNm="FB3_PT29"/><IPort NNm="FB10_5_I"/><IPort NNm="FB14_6_I"/><IPort NNm="FB3_9_Q"/></LbT><LbT Nm="FB3_PT30" PtT="XBR_B"><OPort NNm="FB3_PT30"/><IPort NNm="FB10_5_I"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB3_10_Q"/></LbT><LbT Nm="FB3_PT31" PtT="XBR_C"><OPort NNm="FB3_PT31"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB14_6_I"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB3_10_Q"/></LbT><LbT Nm="FB3_PT32" PtT="XBR_A"><OPort NNm="FB3_PT32"/><IPort NNm="FB10_5_I"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB6_12_I"/><IPort NNm="FB6_11_Q"/></LbT><LbT Nm="FB3_PT33" PtT="XBR_B"><OPort NNm="FB3_PT33"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB14_6_I"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB6_12_I"/><IPort NNm="FB6_11_Q"/></LbT><LbT Nm="FB3_PT34" PtT="XBR_C"><OPort NNm="FB3_PT34"/><IPort NNm="FB13_4_I"/><IPort NNm="FB3_8_Q"/></LbT><LbT Nm="FB3_PT35" PtT="XBR_A"><OPort NNm="FB3_PT35"/><IPort NNm="FB13_1_I"/><IPort NNm="FB3_8_Q"/></LbT><LbT Nm="FB3_PT36" PtT="XBR_B"><OPort NNm="FB3_PT36"/><IPort NNm="FB10_5_I"/><IPort NNm="FB14_6_I"/><IPort NNm="FB3_8_Q"/></LbT><LbT Nm="FB3_PT37" PtT="XBR_C"><OPort NNm="FB3_PT37"/><IPort NNm="FB10_5_I"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB4_4_Q"/><IPort NNm="FB1_11_Q"/></LbT><LbT Nm="FB3_PT38" PtT="XBR_A"><OPort NNm="FB3_PT38"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB14_6_I"/><IPort NNm="FB4_4_Q"/><IPort NNm="FB1_11_Q"/></LbT><LbT Nm="FB3_PT39" PtT="XBR_B"><OPort NNm="FB3_PT39"/><IPort NNm="FB13_4_I"/><IPort NNm="FB3_7_Q"/></LbT><LbT Nm="FB3_PT40" PtT="XBR_C"><OPort NNm="FB3_PT40"/><IPort NNm="FB13_1_I"/><IPort NNm="FB3_7_Q"/></LbT><LbT Nm="FB3_PT41" PtT="XBR_A"><OPort NNm="FB3_PT41"/><IPort NNm="FB10_5_I"/><IPort NNm="FB14_6_I"/><IPort NNm="FB3_7_Q"/></LbT><LbT Nm="FB3_PT42" PtT="XBR_B"><OPort NNm="FB3_PT42"/><IPort NNm="FB10_5_I"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB3_8_Q"/><IPort NNm="FB1_11_Q"/></LbT><LbT Nm="FB3_PT43" PtT="XBR_C"><OPort NNm="FB3_PT43"/><IPort NNm="FB2_11_Q"/></LbT><LbT Nm="FB3_PT44" PtT="XBR_A"><OPort NNm="FB3_PT44"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB14_6_I"/><IPort NNm="FB3_8_Q"/><IPort NNm="FB1_11_Q"/></LbT><LbT Nm="FB3_PT49" PtT="XBR_C"><OPort NNm="FB3_PT49"/><IPort NNm="FB1_14_Q"/></LbT><LbT Nm="FB3_PT52" PtT="XBR_C"><OPort NNm="FB3_PT52"/><IPort NNm="FB5_1_I"/><IPort NNm="FB5_11_Q"/></LbT><Mc Nm="FB3_1"><XorMux Nm="FB3_1_AND"><IPort NNm="FB3_PT10"/></XorMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB3_1_I"><IPort NNm="tp_3"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB3_1_O"><IPort NNm="FB3_PT10"/><OPort NNm="tp_3"/><CntlPort NNm="PT_VCC"/></OutBuf></Mc><Mc Nm="FB3_2"><XorMux Nm="FB3_2_AND"><IPort NNm="FB3_PT13"/></XorMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB3_2_I"><IPort NNm="att_s_in&lt;2&gt;"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB3_2_O"><IPort NNm="FB3_PT13"/><OPort NNm="att_s_in&lt;2&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf></Mc><Mc Nm="FB3_3"><XorMux Nm="FB3_3_AND"><IPort NNm="FB3_PT16"/></XorMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB3_3_I"><IPort NNm="att_s_in&lt;0&gt;"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB3_3_O"><IPort NNm="FB3_PT16"/><OPort NNm="att_s_in&lt;0&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf></Mc><Mc Nm="FB3_4"><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB3_4_I"><IPort NNm="att_clk"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB3_4_O"><IPort NNm="FB3_4_OR"/><OPort NNm="att_clk"/><CntlPort NNm="PT_VCC"/></OutBuf><Or Nm="FB3_4_OR"><OPort NNm="FB3_4_OR"/><IPort NNm="FB3_PT5"/><IPort NNm="FB3_PT7"/></Or></Mc><Mc Nm="FB3_5"><XorMux Nm="FB3_5_AND"><IPort NNm="FB3_PT22"/></XorMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB3_5_I"><IPort NNm="tp_4"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB3_5_O"><IPort NNm="FB3_PT22"/><OPort NNm="tp_4"/><CntlPort NNm="PT_VCC"/></OutBuf></Mc><Mc Nm="FB3_6"><XorMux Nm="FB3_6_AND"><IPort NNm="FB3_PT25"/></XorMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB3_6_I"><IPort NNm="att_s_in&lt;1&gt;"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB3_6_O"><IPort NNm="FB3_PT25"/><OPort NNm="att_s_in&lt;1&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf></Mc><Mc Nm="FB3_7"><ClkMux Nm="FB3_7_MC_CLK" Rate="1"><IPort NNm="FB5_6_I"/><OPort NNm="FB3_7_MC_CLK"/></ClkMux><FbMux Nm="FB3_7_N"><IPort NNm="FB3_7_Q"/></FbMux><DFlop Nm="FB3_7_FF"><FlopPort NNm="FB3_7_OR" Port="D"/><FlopPort NNm="FB3_7_MC_CLK" Port="CLK"/><FlopPort NNm="FB3_7_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB3_7_OR"><OPort NNm="FB3_7_OR"/><IPort NNm="FB3_PT39"/><IPort NNm="FB3_PT40"/><IPort NNm="FB3_PT41"/><IPort NNm="FB3_PT42"/><IPort NNm="FB3_PT44"/></Or></Mc><Mc Nm="FB3_8"><ClkMux Nm="FB3_8_MC_CLK" Rate="1"><IPort NNm="FB5_6_I"/><OPort NNm="FB3_8_MC_CLK"/></ClkMux><FbMux Nm="FB3_8_N"><IPort NNm="FB3_8_Q"/></FbMux><DFlop Nm="FB3_8_FF"><FlopPort NNm="FB3_8_OR" Port="D"/><FlopPort NNm="FB3_8_MC_CLK" Port="CLK"/><FlopPort NNm="FB3_8_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB3_8_OR"><OPort NNm="FB3_8_OR"/><IPort NNm="FB3_PT34"/><IPort NNm="FB3_PT35"/><IPort NNm="FB3_PT36"/><IPort NNm="FB3_PT37"/><IPort NNm="FB3_PT38"/></Or></Mc><Mc Nm="FB3_9"><ClkMux Nm="FB3_9_MC_CLK" Rate="1"><IPort NNm="FB5_6_I"/><OPort NNm="FB3_9_MC_CLK"/></ClkMux><FbMux Nm="FB3_9_N"><IPort NNm="FB3_9_Q"/></FbMux><DFlop Nm="FB3_9_FF"><FlopPort NNm="FB3_9_OR" Port="D"/><FlopPort NNm="FB3_9_MC_CLK" Port="CLK"/><FlopPort NNm="FB3_9_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB3_9_OR"><OPort NNm="FB3_9_OR"/><IPort NNm="FB3_PT27"/><IPort NNm="FB3_PT28"/><IPort NNm="FB3_PT29"/><IPort NNm="FB3_PT30"/><IPort NNm="FB3_PT31"/><IPort NNm="FB3_PT32"/><IPort NNm="FB3_PT33"/></Or></Mc><Mc Nm="FB3_10"><ClkMux Nm="FB3_10_MC_CLK" Rate="1"><IPort NNm="FB5_6_I"/><OPort NNm="FB3_10_MC_CLK"/></ClkMux><FbMux Nm="FB3_10_N"><IPort NNm="FB3_10_Q"/></FbMux><DFlop Nm="FB3_10_FF"><FlopPort NNm="FB3_10_OR" Port="D"/><FlopPort NNm="FB3_10_MC_CLK" Port="CLK"/><FlopPort NNm="FB3_10_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB3_10_OR"><OPort NNm="FB3_10_OR"/><IPort NNm="FB3_PT18"/><IPort NNm="FB3_PT19"/><IPort NNm="FB3_PT20"/><IPort NNm="FB3_PT21"/><IPort NNm="FB3_PT23"/><IPort NNm="FB3_PT24"/><IPort NNm="FB3_PT26"/></Or></Mc><Mc Nm="FB3_11"><ClkMux Nm="FB3_11_MC_CLK" Rate="1"><IPort NNm="FB5_6_I"/><OPort NNm="FB3_11_MC_CLK"/></ClkMux><FbMux Nm="FB3_11_N"><IPort NNm="FB3_11_Q"/></FbMux><DFlop Nm="FB3_11_FF"><FlopPort NNm="FB3_11_OR" Port="D"/><FlopPort NNm="FB3_11_MC_CLK" Port="CLK"/><FlopPort NNm="FB3_11_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB3_11_OR"><OPort NNm="FB3_11_OR"/><IPort NNm="FB3_PT8"/><IPort NNm="FB3_PT9"/><IPort NNm="FB3_PT11"/><IPort NNm="FB3_PT12"/><IPort NNm="FB3_PT14"/><IPort NNm="FB3_PT15"/><IPort NNm="FB3_PT17"/></Or></Mc><Mc Nm="FB3_12"><ClkMux Nm="FB3_12_MC_CLK" Rate="1"><IPort NNm="FB3_PT4"/><OPort NNm="FB3_12_MC_CLK"/></ClkMux><XorMux Nm="FB3_12_AND"><IPort NNm="FB3_PT43"/></XorMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB3_12_I"><IPort NNm="dds_profile&lt;1&gt;"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB3_12_O"><IPort NNm="FB3_12_Q"/><OPort NNm="dds_profile&lt;1&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB3_12_FF"><FlopPort NNm="FB3_PT43" Port="D"/><FlopPort NNm="FB3_12_MC_CLK" Port="CLK"/><FlopPort NNm="FB3_12_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB3_13"><RMux Nm="FB3_13_PST"><IPort NNm="FB3_PT6"/></RMux><ClkMux Nm="FB3_13_MC_CLK" Rate="1"><IPort NNm="FB5_6_I"/><OPort NNm="FB3_13_MC_CLK"/></ClkMux><FbMux Nm="FB3_13_N"><IPort NNm="FB3_13_Q"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB3_13_I"><IPort NNm="att_le&lt;2&gt;"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB3_13_O"><IPort NNm="FB3_13_Q"/><OPort NNm="att_le&lt;2&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB3_13_FF"><FlopPort NNm="FB3_13_OR" Port="D"/><FlopPort NNm="FB3_13_MC_CLK" Port="CLK"/><FlopPort NNm="FB3_13_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="FB3_PT6" Port="PST"/></DFlop><Or Nm="FB3_13_OR"><OPort NNm="FB3_13_OR"/><IPort NNm="FB3_PT2"/><IPort NNm="FB3_PT3"/></Or></Mc><Mc Nm="FB3_14"><ClkMux Nm="FB3_14_MC_CLK" Rate="1"><IPort NNm="FB3_PT4"/><OPort NNm="FB3_14_MC_CLK"/></ClkMux><XorMux Nm="FB3_14_AND"><IPort NNm="FB3_PT49"/></XorMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB3_14_I"><IPort NNm="dds_profile&lt;2&gt;"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB3_14_O"><IPort NNm="FB3_14_Q"/><OPort NNm="dds_profile&lt;2&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB3_14_FF"><FlopPort NNm="FB3_PT49" Port="D"/><FlopPort NNm="FB3_14_MC_CLK" Port="CLK"/><FlopPort NNm="FB3_14_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB3_15"><XorMux Nm="FB3_15_AND"><IPort NNm="FB3_PT52"/></XorMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB3_15_I"><IPort NNm="dds_led&lt;0&gt;"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB3_15_O"><IPort NNm="FB3_PT52"/><OPort NNm="dds_led&lt;0&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf></Mc><Mc Nm="FB3_16"><RMux Nm="FB3_16_PST"><IPort NNm="FB3_PT6"/></RMux><ClkMux Nm="FB3_16_MC_CLK" Rate="1"><IPort NNm="FB5_6_I"/><OPort NNm="FB3_16_MC_CLK"/></ClkMux><FbMux Nm="FB3_16_N"><IPort NNm="FB3_16_Q"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB3_16_I"><IPort NNm="att_le&lt;0&gt;"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB3_16_O"><IPort NNm="FB3_16_Q"/><OPort NNm="att_le&lt;0&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB3_16_FF"><FlopPort NNm="FB3_16_OR" Port="D"/><FlopPort NNm="FB3_16_MC_CLK" Port="CLK"/><FlopPort NNm="FB3_16_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="FB3_PT6" Port="PST"/></DFlop><Or Nm="FB3_16_OR"><OPort NNm="FB3_16_OR"/><IPort NNm="FB3_PT0"/><IPort NNm="FB3_PT1"/></Or></Mc></Lb><Lb Nm="FB4"><LbT Nm="FB4_PT0" PtT="XBR_CT_X"><OPort NNm="FB4_PT0"/><IPort NNm="FB10_5_I"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB14_6_I"/></LbT><LbT Nm="FB4_PT1" PtT="XBR_CT_X"><OPort NNm="FB4_PT1"/><IPort NNm="FB10_5_I"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB4_2_Q"/></LbT><LbT Nm="FB4_PT2" PtT="XBR_CT_X"><OPort NNm="FB4_PT2"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB14_6_I"/><IPort NNm="FB4_2_Q"/></LbT><LbT Nm="FB4_PT3" PtT="XBR_CT_X"><OPort NNm="FB4_PT3"/><IPort NNm="FB10_5_I"/><IPort NNm="FB14_6_I"/><IPort NNm="FB4_2_Q"/></LbT><LbT Nm="FB4_PT4" PtT="XBR_CT"><OPort NNm="FB4_PT4"/><IPort NNm="FB1_11_Q"/></LbT><LbT Nm="FB4_PT5" PtT="XBR_CT"><OPort NNm="FB4_PT5"/><IPort NNm="FB10_5_I"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB14_6_I"/></LbT><LbT Nm="FB4_PT6" PtT="XBR_CT"><OPort NNm="FB4_PT6"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB5_7_Q"/></LbT><LbT Nm="FB4_PT7" PtT="XBR_CT"><OPort NNm="FB4_PT7"/><IPort NNm="FB10_5_I"/><IPort NNm="FB14_6_I"/><IPort NNm="FB5_7_Q"/></LbT><LbT Nm="FB4_PT8" PtT="XBR_A"><OPort NNm="FB4_PT8"/><IPort NNm="FB10_5_I"/><IPort NNm="FB5_6_I"/></LbT><LbT Nm="FB4_PT9" PtT="XBR_B"><OPort NNm="FB4_PT9"/><IPort NNm="FB5_6_I"/><IPort NNm="FB4_2_Q"/></LbT><LbT Nm="FB4_PT10" PtT="XBR_C"><OPort NNm="FB4_PT10"/><IPort NNm="FB10_5_I"/><IPort NNm="FB4_2_Q"/><IPort NNm="FB13_2_I"/></LbT><LbT Nm="FB4_PT11" PtT="XBR_A"><OPort NNm="FB4_PT11"/><IPort NNm="FB5_6_I"/><IPort NNm="FB5_7_Q"/></LbT><LbT Nm="FB4_PT12" PtT="XBR_B"><OPort NNm="FB4_PT12"/><IPort NNm="FB10_5_I"/><IPort NNm="FB5_7_Q"/><IPort NNm="FB13_2_I"/></LbT><LbT Nm="FB4_PT13" PtT="XBR_C"><OPort NNm="FB4_PT13"/><IPort NNm="FB1_5_Q"/></LbT><LbT Nm="FB4_PT14" PtT="XBR_A"><OPort NNm="FB4_PT14"/><IPort NNm="FB10_5_I"/><IPort NNm="FB14_4_I"/></LbT><LbT Nm="FB4_PT15" PtT="XBR_B"><OPort NNm="FB4_PT15"/><IPort NNm="FB14_4_I"/><IPort NNm="FB4_2_Q"/></LbT><LbT Nm="FB4_PT16" PtT="XBR_C"><OPort NNm="FB4_PT16"/><IPort NNm="FB10_5_I"/><IPort NNm="FB4_2_Q"/><IPort NNm="FB8_3_I"/></LbT><LbT Nm="FB4_PT17" PtT="XBR_A"><OPort NNm="FB4_PT17"/><IPort NNm="FB14_4_I"/><IPort NNm="FB5_7_Q"/></LbT><LbT Nm="FB4_PT18" PtT="XBR_B"><OPort NNm="FB4_PT18"/><IPort NNm="FB10_5_I"/><IPort NNm="FB5_7_Q"/><IPort NNm="FB6_5_I"/></LbT><LbT Nm="FB4_PT19" PtT="XBR_C"><OPort NNm="FB4_PT19"/><IPort NNm="FB12_5_Q"/></LbT><LbT Nm="FB4_PT20" PtT="XBR_A"><OPort NNm="FB4_PT20"/><IPort NNm="FB10_11_I"/><IPort NNm="FB9_4_I"/><IPort NNm="FB14_12_I"/></LbT><LbT Nm="FB4_PT21" PtT="XBR_B"><OPort NNm="FB4_PT21"/><IPort NNm="FB4_2_Q"/><IPort NNm="FB14_13_I"/></LbT><LbT Nm="FB4_PT22" PtT="XBR_C"><OPort NNm="FB4_PT22"/><IPort NNm="FB4_2_Q"/><IPort NNm="FB5_10_Q"/></LbT><LbT Nm="FB4_PT23" PtT="XBR_A"><OPort NNm="FB4_PT23"/><IPort NNm="FB13_4_I"/><IPort NNm="FB4_11_Q"/></LbT><LbT Nm="FB4_PT24" PtT="XBR_B"><OPort NNm="FB4_PT24"/><IPort NNm="FB13_1_I"/><IPort NNm="FB4_11_Q"/></LbT><LbT Nm="FB4_PT25" PtT="XBR_C"><OPort NNm="FB4_PT25"/><IPort NNm="FB3_8_Q"/></LbT><LbT Nm="FB4_PT26" PtT="XBR_A"><OPort NNm="FB4_PT26"/><IPort NNm="FB10_5_I"/><IPort NNm="FB14_6_I"/><IPort NNm="FB4_11_Q"/></LbT><LbT Nm="FB4_PT27" PtT="XBR_B"><OPort NNm="FB4_PT27"/><IPort NNm="FB10_5_I"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB3_7_Q"/><IPort NNm="FB1_11_Q"/></LbT><LbT Nm="FB4_PT28" PtT="XBR_C"><OPort NNm="FB4_PT28"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB14_6_I"/><IPort NNm="FB3_7_Q"/><IPort NNm="FB1_11_Q"/></LbT><LbT Nm="FB4_PT29" PtT="XBR_A"><OPort NNm="FB4_PT29"/><IPort NNm="FB13_4_I"/><IPort NNm="FB4_10_Q"/></LbT><LbT Nm="FB4_PT30" PtT="XBR_B"><OPort NNm="FB4_PT30"/><IPort NNm="FB13_1_I"/><IPort NNm="FB4_10_Q"/></LbT><LbT Nm="FB4_PT31" PtT="XBR_C"><OPort NNm="FB4_PT31"/><IPort NNm="FB10_5_I"/><IPort NNm="FB14_6_I"/><IPort NNm="FB4_10_Q"/></LbT><LbT Nm="FB4_PT32" PtT="XBR_A"><OPort NNm="FB4_PT32"/><IPort NNm="FB10_5_I"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB4_11_Q"/><IPort NNm="FB1_11_Q"/></LbT><LbT Nm="FB4_PT33" PtT="XBR_B"><OPort NNm="FB4_PT33"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB14_6_I"/><IPort NNm="FB4_11_Q"/><IPort NNm="FB1_11_Q"/></LbT><LbT Nm="FB4_PT34" PtT="XBR_C"><OPort NNm="FB4_PT34"/><IPort NNm="FB13_4_I"/><IPort NNm="FB4_9_Q"/></LbT><LbT Nm="FB4_PT35" PtT="XBR_A"><OPort NNm="FB4_PT35"/><IPort NNm="FB13_1_I"/><IPort NNm="FB4_9_Q"/></LbT><LbT Nm="FB4_PT36" PtT="XBR_B"><OPort NNm="FB4_PT36"/><IPort NNm="FB10_5_I"/><IPort NNm="FB14_6_I"/><IPort NNm="FB4_9_Q"/></LbT><LbT Nm="FB4_PT37" PtT="XBR_C"><OPort NNm="FB4_PT37"/><IPort NNm="FB10_5_I"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB4_10_Q"/></LbT><LbT Nm="FB4_PT38" PtT="XBR_A"><OPort NNm="FB4_PT38"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB14_6_I"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB4_10_Q"/></LbT><LbT Nm="FB4_PT39" PtT="XBR_B"><OPort NNm="FB4_PT39"/><IPort NNm="FB13_4_I"/><IPort NNm="FB4_8_Q"/></LbT><LbT Nm="FB4_PT40" PtT="XBR_C"><OPort NNm="FB4_PT40"/><IPort NNm="FB13_1_I"/><IPort NNm="FB4_8_Q"/></LbT><LbT Nm="FB4_PT41" PtT="XBR_A"><OPort NNm="FB4_PT41"/><IPort NNm="FB10_5_I"/><IPort NNm="FB14_6_I"/><IPort NNm="FB4_8_Q"/></LbT><LbT Nm="FB4_PT42" PtT="XBR_B"><OPort NNm="FB4_PT42"/><IPort NNm="FB10_5_I"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB4_9_Q"/></LbT><LbT Nm="FB4_PT43" PtT="XBR_C"><OPort NNm="FB4_PT43"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB14_6_I"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB4_9_Q"/></LbT><LbT Nm="FB4_PT44" PtT="XBR_A"><OPort NNm="FB4_PT44"/><IPort NNm="FB13_4_I"/><IPort NNm="FB4_7_Q"/></LbT><LbT Nm="FB4_PT45" PtT="XBR_B"><OPort NNm="FB4_PT45"/><IPort NNm="FB13_1_I"/><IPort NNm="FB4_7_Q"/></LbT><LbT Nm="FB4_PT46" PtT="XBR_C"><OPort NNm="FB4_PT46"/><IPort NNm="FB10_5_I"/><IPort NNm="FB14_6_I"/><IPort NNm="FB4_7_Q"/></LbT><LbT Nm="FB4_PT47" PtT="XBR_A"><OPort NNm="FB4_PT47"/><IPort NNm="FB10_5_I"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB4_8_Q"/></LbT><LbT Nm="FB4_PT48" PtT="XBR_B"><OPort NNm="FB4_PT48"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB14_6_I"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB4_8_Q"/></LbT><LbT Nm="FB4_PT49" PtT="XBR_C"><OPort NNm="FB4_PT49"/><IPort NNm="FB13_4_I"/><IPort NNm="FB4_4_Q"/></LbT><LbT Nm="FB4_PT50" PtT="XBR_A"><OPort NNm="FB4_PT50"/><IPort NNm="FB13_1_I"/><IPort NNm="FB4_4_Q"/></LbT><LbT Nm="FB4_PT51" PtT="XBR_B"><OPort NNm="FB4_PT51"/><IPort NNm="FB10_5_I"/><IPort NNm="FB14_6_I"/><IPort NNm="FB4_4_Q"/></LbT><LbT Nm="FB4_PT52" PtT="XBR_C"><OPort NNm="FB4_PT52"/><IPort NNm="FB10_5_I"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB10_2_I"/><IPort NNm="FB1_11_Q"/></LbT><LbT Nm="FB4_PT53" PtT="XBR_A"><OPort NNm="FB4_PT53"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB14_6_I"/><IPort NNm="FB10_2_I"/><IPort NNm="FB1_11_Q"/></LbT><LbT Nm="FB4_PT54" PtT="XBR_B"><OPort NNm="FB4_PT54"/><IPort NNm="FB10_5_I"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB1_5_Q"/></LbT><LbT Nm="FB4_PT55" PtT="XBR_C"><OPort NNm="FB4_PT55"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB14_6_I"/><IPort NNm="FB1_11_Q"/><IPort NNm="FB1_5_Q"/></LbT><Mc Nm="FB4_1"><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB4_1_I"><IPort NNm="dds_reset_1"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB4_1_O"><IPort NNm="FB4_1_OR"/><OPort NNm="dds_reset_1"/><CntlPort NNm="PT_VCC"/></OutBuf><Or Nm="FB4_1_OR"><OPort NNm="FB4_1_OR"/><IPort NNm="FB4_PT19"/><IPort NNm="FB4_PT20"/></Or></Mc><Mc Nm="FB4_2"><ClkMux Nm="FB4_2_MC_CLK" Rate="1"><IPort NNm="FB4_PT4"/><OPort NNm="FB4_2_MC_CLK"/></ClkMux><XorMux Nm="FB4_2_AND"><IPort NNm="FB4_PT13"/></XorMux><FbMux Nm="FB4_2_N"><IPort NNm="FB4_2_Q"/></FbMux><DFlop Nm="FB4_2_FF"><FlopPort NNm="FB4_PT13" Port="D"/><FlopPort NNm="FB4_2_MC_CLK" Port="CLK"/><FlopPort NNm="FB4_2_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB4_3"><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB4_3_I"><IPort NNm="dds_cs_n_3"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB4_3_O"><IPort NNm="FB4_3_OR"/><OPort NNm="dds_cs_n_3"/><CntlPort NNm="PT_VCC"/></OutBuf><Or Nm="FB4_3_OR"><OPort NNm="FB4_3_OR"/><IPort NNm="FB4_PT7"/><IPort NNm="FB4_PT6"/><IPort NNm="FB4_PT5"/></Or></Mc><Mc Nm="FB4_4"><ClkMux Nm="FB4_4_MC_CLK" Rate="1"><IPort NNm="FB5_6_I"/><OPort NNm="FB4_4_MC_CLK"/></ClkMux><FbMux Nm="FB4_4_N"><IPort NNm="FB4_4_Q"/></FbMux><FbMux Nm="FB4_4_P"><IPort NNm="FB4_4_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB4_4_I"><IPort NNm="dds_sdo_3"/><OPort NNm="FB4_4_I"/></InBuf><DFlop Nm="FB4_4_FF"><FlopPort NNm="FB4_4_OR" Port="D"/><FlopPort NNm="FB4_4_MC_CLK" Port="CLK"/><FlopPort NNm="FB4_4_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB4_4_OR"><OPort NNm="FB4_4_OR"/><IPort NNm="FB4_PT49"/><IPort NNm="FB4_PT50"/><IPort NNm="FB4_PT51"/><IPort NNm="FB4_PT52"/><IPort NNm="FB4_PT54"/><IPort NNm="FB4_PT53"/><IPort NNm="FB4_PT55"/></Or></Mc><Mc Nm="FB4_5"><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB4_5_I"><IPort NNm="dds_sdi_3"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB4_5_O"><IPort NNm="FB4_5_OR"/><OPort NNm="dds_sdi_3"/><CntlPort NNm="PT_VCC"/></OutBuf><Or Nm="FB4_5_OR"><OPort NNm="FB4_5_OR"/><IPort NNm="FB4_PT14"/><IPort NNm="FB4_PT17"/><IPort NNm="FB4_PT18"/></Or></Mc><Mc Nm="FB4_6"><ClkMux Nm="FB4_6_MC_CLK" Rate="1"><IPort NNm="FB4_PT4"/><OPort NNm="FB4_6_MC_CLK"/></ClkMux><XorMux Nm="FB4_6_AND"><IPort NNm="FB4_PT25"/></XorMux><FbMux Nm="FB4_6_N"><IPort NNm="FB4_6_Q"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB4_6_I"><IPort NNm="clk_in_sel"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB4_6_O"><IPort NNm="FB4_6_Q"/><OPort NNm="clk_in_sel"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB4_6_FF"><FlopPort NNm="FB4_PT25" Port="D"/><FlopPort NNm="FB4_6_MC_CLK" Port="CLK"/><FlopPort NNm="FB4_6_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB4_7"><ClkMux Nm="FB4_7_MC_CLK" Rate="1"><IPort NNm="FB5_6_I"/><OPort NNm="FB4_7_MC_CLK"/></ClkMux><FbMux Nm="FB4_7_N"><IPort NNm="FB4_7_Q"/></FbMux><DFlop Nm="FB4_7_FF"><FlopPort NNm="FB4_7_OR" Port="D"/><FlopPort NNm="FB4_7_MC_CLK" Port="CLK"/><FlopPort NNm="FB4_7_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB4_7_OR"><OPort NNm="FB4_7_OR"/><IPort NNm="FB4_PT44"/><IPort NNm="FB4_PT45"/><IPort NNm="FB4_PT46"/><IPort NNm="FB4_PT47"/><IPort NNm="FB4_PT48"/></Or></Mc><Mc Nm="FB4_8"><ClkMux Nm="FB4_8_MC_CLK" Rate="1"><IPort NNm="FB5_6_I"/><OPort NNm="FB4_8_MC_CLK"/></ClkMux><FbMux Nm="FB4_8_N"><IPort NNm="FB4_8_Q"/></FbMux><DFlop Nm="FB4_8_FF"><FlopPort NNm="FB4_8_OR" Port="D"/><FlopPort NNm="FB4_8_MC_CLK" Port="CLK"/><FlopPort NNm="FB4_8_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB4_8_OR"><OPort NNm="FB4_8_OR"/><IPort NNm="FB4_PT39"/><IPort NNm="FB4_PT40"/><IPort NNm="FB4_PT41"/><IPort NNm="FB4_PT42"/><IPort NNm="FB4_PT43"/></Or></Mc><Mc Nm="FB4_9"><ClkMux Nm="FB4_9_MC_CLK" Rate="1"><IPort NNm="FB5_6_I"/><OPort NNm="FB4_9_MC_CLK"/></ClkMux><FbMux Nm="FB4_9_N"><IPort NNm="FB4_9_Q"/></FbMux><DFlop Nm="FB4_9_FF"><FlopPort NNm="FB4_9_OR" Port="D"/><FlopPort NNm="FB4_9_MC_CLK" Port="CLK"/><FlopPort NNm="FB4_9_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB4_9_OR"><OPort NNm="FB4_9_OR"/><IPort NNm="FB4_PT34"/><IPort NNm="FB4_PT35"/><IPort NNm="FB4_PT36"/><IPort NNm="FB4_PT37"/><IPort NNm="FB4_PT38"/></Or></Mc><Mc Nm="FB4_10"><ClkMux Nm="FB4_10_MC_CLK" Rate="1"><IPort NNm="FB5_6_I"/><OPort NNm="FB4_10_MC_CLK"/></ClkMux><FbMux Nm="FB4_10_N"><IPort NNm="FB4_10_Q"/></FbMux><DFlop Nm="FB4_10_FF"><FlopPort NNm="FB4_10_OR" Port="D"/><FlopPort NNm="FB4_10_MC_CLK" Port="CLK"/><FlopPort NNm="FB4_10_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB4_10_OR"><OPort NNm="FB4_10_OR"/><IPort NNm="FB4_PT29"/><IPort NNm="FB4_PT30"/><IPort NNm="FB4_PT31"/><IPort NNm="FB4_PT32"/><IPort NNm="FB4_PT33"/></Or></Mc><Mc Nm="FB4_11"><ClkMux Nm="FB4_11_MC_CLK" Rate="1"><IPort NNm="FB5_6_I"/><OPort NNm="FB4_11_MC_CLK"/></ClkMux><FbMux Nm="FB4_11_N"><IPort NNm="FB4_11_Q"/></FbMux><DFlop Nm="FB4_11_FF"><FlopPort NNm="FB4_11_OR" Port="D"/><FlopPort NNm="FB4_11_MC_CLK" Port="CLK"/><FlopPort NNm="FB4_11_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop><Or Nm="FB4_11_OR"><OPort NNm="FB4_11_OR"/><IPort NNm="FB4_PT23"/><IPort NNm="FB4_PT24"/><IPort NNm="FB4_PT26"/><IPort NNm="FB4_PT27"/><IPort NNm="FB4_PT28"/></Or></Mc><Mc Nm="FB4_12"><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB4_12_I"><IPort NNm="dds_sck_3"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB4_12_O"><IPort NNm="FB4_12_OR"/><OPort NNm="dds_sck_3"/><CntlPort NNm="PT_VCC"/></OutBuf><Or Nm="FB4_12_OR"><OPort NNm="FB4_12_OR"/><IPort NNm="FB4_PT8"/><IPort NNm="FB4_PT11"/><IPort NNm="FB4_PT12"/></Or></Mc><Mc Nm="FB4_13"><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB4_13_I"><IPort NNm="dds_sck_2"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB4_13_O"><IPort NNm="FB4_13_OR"/><OPort NNm="dds_sck_2"/><CntlPort NNm="PT_VCC"/></OutBuf><Or Nm="FB4_13_OR"><OPort NNm="FB4_13_OR"/><IPort NNm="FB4_PT8"/><IPort NNm="FB4_PT9"/><IPort NNm="FB4_PT10"/></Or></Mc><Mc Nm="FB4_14"><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB4_14_I"><IPort NNm="dds_sdi_2"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB4_14_O"><IPort NNm="FB4_14_OR"/><OPort NNm="dds_sdi_2"/><CntlPort NNm="PT_VCC"/></OutBuf><Or Nm="FB4_14_OR"><OPort NNm="FB4_14_OR"/><IPort NNm="FB4_PT14"/><IPort NNm="FB4_PT15"/><IPort NNm="FB4_PT16"/></Or></Mc><Mc Nm="FB4_15"><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB4_15_I"><IPort NNm="dds_cs_n_2"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB4_15_O"><IPort NNm="FB4_15_OR"/><OPort NNm="dds_cs_n_2"/><CntlPort NNm="PT_VCC"/></OutBuf><Or Nm="FB4_15_OR"><OPort NNm="FB4_15_OR"/><IPort NNm="FB4_PT3"/><IPort NNm="FB4_PT1"/><IPort NNm="FB4_PT0"/><IPort NNm="FB4_PT2"/></Or></Mc><Mc Nm="FB4_16"><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB4_16_I"><IPort NNm="dds_io_update_2"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB4_16_O"><IPort NNm="FB4_16_OR"/><OPort NNm="dds_io_update_2"/><CntlPort NNm="PT_VCC"/></OutBuf><Or Nm="FB4_16_OR"><OPort NNm="FB4_16_OR"/><IPort NNm="FB4_PT22"/><IPort NNm="FB4_PT21"/></Or></Mc></Lb><Lb Nm="FB5"><LbT Nm="FB5_PT4" PtT="XBR_CT"><OPort NNm="FB5_PT4"/><IPort NNm="FB1_11_Q"/></LbT><LbT Nm="FB5_PT10" PtT="XBR_C"><OPort NNm="FB5_PT10"/><IPort NNm="FB1_2_OR"/></LbT><LbT Nm="FB5_PT19" PtT="XBR_C"><OPort NNm="FB5_PT19"/><IPort NNm="FB4_7_Q"/></LbT><LbT Nm="FB5_PT22" PtT="XBR_C"><OPort NNm="FB5_PT22"/><IPort NNm="FB2_11_Q"/></LbT><LbT Nm="FB5_PT25" PtT="XBR_C"><OPort NNm="FB5_PT25"/><IPort NNm="FB4_8_Q"/></LbT><LbT Nm="FB5_PT28" PtT="XBR_C"><OPort NNm="FB5_PT28"/><IPort NNm="FB4_4_Q"/></LbT><LbT Nm="FB5_PT31" PtT="XBR_C"><OPort NNm="FB5_PT31"/><IPort NNm="FB1_10_Q"/></LbT><LbT Nm="FB5_PT34" PtT="XBR_C"><OPort NNm="FB5_PT34"/><IPort NNm="FB1_9_Q"/></LbT><LbT Nm="FB5_PT37" PtT="XBR_C"><OPort NNm="FB5_PT37"/><IPort NNm="FB1_8_Q"/></LbT><LbT Nm="FB5_PT40" PtT="XBR_C"><OPort NNm="FB5_PT40"/><IPort NNm="FB14_4_Q"/></LbT><LbT Nm="FB5_PT43" PtT="XBR_C"><OPort NNm="FB5_PT43"/><IPort NNm="FB3_11_Q"/></LbT><LbT Nm="FB5_PT52" PtT="XBR_C"><OPort NNm="FB5_PT52"/><IPort NNm="FB2_10_Q"/></LbT><LbT Nm="FB5_PT55" PtT="XBR_C"><OPort NNm="FB5_PT55"/><IPort NNm="FB1_14_I"/></LbT><Mc Nm="FB5_1"><ClkMux Nm="FB5_1_MC_CLK" Rate="1"><IPort NNm="FB5_6_I"/><OPort NNm="FB5_1_MC_CLK"/></ClkMux><FbMux Nm="FB5_1_N"><IPort NNm="FB5_1_Q"/></FbMux><FbMux Nm="FB5_1_P"><IPort NNm="FB5_1_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB5_1_I"><IPort NNm="eem_io_12"/><OPort NNm="FB5_1_I"/></InBuf><DFlop Nm="FB5_1_FF"><FlopPort NNm="FB5_1_OR" Port="D"/><FlopPort NNm="FB5_1_MC_CLK" Port="CLK"/><FlopPort NNm="FB5_1_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/><FlopPort NNm="FB5_PT10" Port="CE"/></DFlop><Or Nm="FB5_1_OR"><OPort NNm="FB5_1_OR"/><IPort NNm="FB5_PT19"/></Or></Mc><Mc Nm="FB5_2"><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB5_2_I"><IPort NNm="dds_drhold_3"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB5_2_O"><IPort NNm="PT_GND"/><OPort NNm="dds_drhold_3"/><CntlPort NNm="PT_VCC"/></OutBuf></Mc><Mc Nm="FB5_3"><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB5_3_I"><IPort NNm="dds_osk_3"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB5_3_O"><IPort NNm="PT_GND"/><OPort NNm="dds_osk_3"/><CntlPort NNm="PT_VCC"/></OutBuf></Mc><Mc Nm="FB5_4"><ClkMux Nm="FB5_4_MC_CLK" Rate="1"><IPort NNm="FB5_PT4"/><OPort NNm="FB5_4_MC_CLK"/></ClkMux><XorMux Nm="FB5_4_AND"><IPort NNm="FB5_PT19"/></XorMux><FbMux Nm="FB5_4_N"><IPort NNm="FB5_4_Q"/></FbMux><FbMux Nm="FB5_4_P"><IPort NNm="FB5_4_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB5_4_I"><IPort NNm="eem_io_8"/><OPort NNm="FB5_4_I"/></InBuf><DFlop Nm="FB5_4_FF"><FlopPort NNm="FB5_PT19" Port="D"/><FlopPort NNm="FB5_4_MC_CLK" Port="CLK"/><FlopPort NNm="FB5_4_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB5_5"><ClkMux Nm="FB5_5_MC_CLK" Rate="1"><IPort NNm="FB5_PT4"/><OPort NNm="FB5_5_MC_CLK"/></ClkMux><XorMux Nm="FB5_5_AND"><IPort NNm="FB5_PT22"/></XorMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB5_5_I"><IPort NNm="dds_profile_3&lt;1&gt;"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB5_5_O"><IPort NNm="FB5_5_Q"/><OPort NNm="dds_profile_3&lt;1&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB5_5_FF"><FlopPort NNm="FB5_PT22" Port="D"/><FlopPort NNm="FB5_5_MC_CLK" Port="CLK"/><FlopPort NNm="FB5_5_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB5_6"><ClkMux Nm="FB5_6_MC_CLK" Rate="1"><IPort NNm="FB5_PT4"/><OPort NNm="FB5_6_MC_CLK"/></ClkMux><XorMux Nm="FB5_6_AND"><IPort NNm="FB5_PT25"/></XorMux><FbMux Nm="FB5_6_N"><IPort NNm="FB5_6_Q"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB5_6_I"><IPort NNm="eem_io"/><OPort NNm="FB5_6_I"/></InBuf><DFlop Nm="FB5_6_FF"><FlopPort NNm="FB5_PT25" Port="D"/><FlopPort NNm="FB5_6_MC_CLK" Port="CLK"/><FlopPort NNm="FB5_6_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB5_7"><ClkMux Nm="FB5_7_MC_CLK" Rate="1"><IPort NNm="FB5_PT4"/><OPort NNm="FB5_7_MC_CLK"/></ClkMux><XorMux Nm="FB5_7_AND"><IPort NNm="FB5_PT28"/></XorMux><FbMux Nm="FB5_7_N"><IPort NNm="FB5_7_Q"/></FbMux><DFlop Nm="FB5_7_FF"><FlopPort NNm="FB5_PT28" Port="D"/><FlopPort NNm="FB5_7_MC_CLK" Port="CLK"/><FlopPort NNm="FB5_7_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB5_8"><ClkMux Nm="FB5_8_MC_CLK" Rate="1"><IPort NNm="FB5_PT4"/><OPort NNm="FB5_8_MC_CLK"/></ClkMux><XorMux Nm="FB5_8_AND"><IPort NNm="FB5_PT31"/></XorMux><FbMux Nm="FB5_8_N"><IPort NNm="FB5_8_Q"/></FbMux><DFlop Nm="FB5_8_FF"><FlopPort NNm="FB5_PT31" Port="D"/><FlopPort NNm="FB5_8_MC_CLK" Port="CLK"/><FlopPort NNm="FB5_8_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB5_9"><ClkMux Nm="FB5_9_MC_CLK" Rate="1"><IPort NNm="FB5_PT4"/><OPort NNm="FB5_9_MC_CLK"/></ClkMux><XorMux Nm="FB5_9_AND"><IPort NNm="FB5_PT34"/></XorMux><FbMux Nm="FB5_9_N"><IPort NNm="FB5_9_Q"/></FbMux><DFlop Nm="FB5_9_FF"><FlopPort NNm="FB5_PT34" Port="D"/><FlopPort NNm="FB5_9_MC_CLK" Port="CLK"/><FlopPort NNm="FB5_9_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB5_10"><ClkMux Nm="FB5_10_MC_CLK" Rate="1"><IPort NNm="FB5_PT4"/><OPort NNm="FB5_10_MC_CLK"/></ClkMux><XorMux Nm="FB5_10_AND"><IPort NNm="FB5_PT37"/></XorMux><FbMux Nm="FB5_10_N"><IPort NNm="FB5_10_Q"/></FbMux><DFlop Nm="FB5_10_FF"><FlopPort NNm="FB5_PT37" Port="D"/><FlopPort NNm="FB5_10_MC_CLK" Port="CLK"/><FlopPort NNm="FB5_10_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB5_11"><ClkMux Nm="FB5_11_MC_CLK" Rate="1"><IPort NNm="FB5_PT4"/><OPort NNm="FB5_11_MC_CLK"/></ClkMux><XorMux Nm="FB5_11_AND"><IPort NNm="FB5_PT40"/></XorMux><FbMux Nm="FB5_11_N"><IPort NNm="FB5_11_Q"/></FbMux><DFlop Nm="FB5_11_FF"><FlopPort NNm="FB5_PT40" Port="D"/><FlopPort NNm="FB5_11_MC_CLK" Port="CLK"/><FlopPort NNm="FB5_11_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB5_12"><ClkMux Nm="FB5_12_MC_CLK" Rate="1"><IPort NNm="FB5_PT4"/><OPort NNm="FB5_12_MC_CLK"/></ClkMux><XorMux Nm="FB5_12_AND"><IPort NNm="FB5_PT43"/></XorMux><FbMux Nm="FB5_12_N"><IPort NNm="FB5_12_Q"/></FbMux><DFlop Nm="FB5_12_FF"><FlopPort NNm="FB5_PT43" Port="D"/><FlopPort NNm="FB5_12_MC_CLK" Port="CLK"/><FlopPort NNm="FB5_12_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB5_13"><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB5_13_I"><IPort NNm="dds_drctl_3"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB5_13_O"><IPort NNm="PT_GND"/><OPort NNm="dds_drctl_3"/><CntlPort NNm="PT_VCC"/></OutBuf></Mc><Mc Nm="FB5_14"><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB5_14_I"><IPort NNm="dds_drhold_2"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB5_14_O"><IPort NNm="PT_GND"/><OPort NNm="dds_drhold_2"/><CntlPort NNm="PT_VCC"/></OutBuf></Mc><Mc Nm="FB5_15"><ClkMux Nm="FB5_15_MC_CLK" Rate="1"><IPort NNm="FB5_PT4"/><OPort NNm="FB5_15_MC_CLK"/></ClkMux><XorMux Nm="FB5_15_AND"><IPort NNm="FB5_PT52"/></XorMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB5_15_I"><IPort NNm="dds_profile_2&lt;0&gt;"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB5_15_O"><IPort NNm="FB5_15_Q"/><OPort NNm="dds_profile_2&lt;0&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB5_15_FF"><FlopPort NNm="FB5_PT52" Port="D"/><FlopPort NNm="FB5_15_MC_CLK" Port="CLK"/><FlopPort NNm="FB5_15_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB5_16"><XorMux Nm="FB5_16_AND"><IPort NNm="FB5_PT55"/></XorMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB5_16_I"><IPort NNm="att_s_in&lt;3&gt;"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB5_16_O"><IPort NNm="FB5_PT55"/><OPort NNm="att_s_in&lt;3&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf></Mc></Lb><Lb Nm="FB6"><LbT Nm="FB6_PT0" PtT="XBR_CT_X"><OPort NNm="FB6_PT0"/><IPort NNm="FB5_8_Q"/><IPort NNm="FB14_13_I"/></LbT><LbT Nm="FB6_PT1" PtT="XBR_CT_X"><OPort NNm="FB6_PT1"/><IPort NNm="FB5_8_Q"/><IPort NNm="FB5_10_Q"/></LbT><LbT Nm="FB6_PT2" PtT="XBR_CT_X"><OPort NNm="FB6_PT2"/><IPort NNm="FB10_5_I"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/></LbT><LbT Nm="FB6_PT3" PtT="XBR_CT_X"><OPort NNm="FB6_PT3"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB14_6_I"/></LbT><LbT Nm="FB6_PT4" PtT="XBR_CT"><OPort NNm="FB6_PT4"/><IPort NNm="FB1_11_Q"/></LbT><LbT Nm="FB6_PT5" PtT="XBR_CT"><OPort NNm="FB6_PT5"/><IPort NNm="FB10_11_I"/><IPort NNm="FB5_4_Q"/><IPort NNm="FB9_4_I"/></LbT><LbT Nm="FB6_PT6" PtT="XBR_CT"><OPort NNm="FB6_PT6"/><IPort NNm="FB5_6_Q"/><IPort NNm="FB5_4_Q"/></LbT><LbT Nm="FB6_PT10" PtT="XBR_C"><OPort NNm="FB6_PT10"/><IPort NNm="FB2_10_Q"/></LbT><LbT Nm="FB6_PT13" PtT="XBR_C"><OPort NNm="FB6_PT13"/><IPort NNm="FB1_14_Q"/></LbT><LbT Nm="FB6_PT28" PtT="XBR_C"><OPort NNm="FB6_PT28"/><IPort NNm="FB2_9_Q"/></LbT><LbT Nm="FB6_PT31" PtT="XBR_C"><OPort NNm="FB6_PT31"/><IPort NNm="FB2_8_Q"/></LbT><LbT Nm="FB6_PT34" PtT="XBR_C"><OPort NNm="FB6_PT34"/><IPort NNm="FB2_7_Q"/></LbT><LbT Nm="FB6_PT37" PtT="XBR_C"><OPort NNm="FB6_PT37"/><IPort NNm="FB2_15_Q"/></LbT><LbT Nm="FB6_PT40" PtT="XBR_C"><OPort NNm="FB6_PT40"/><IPort NNm="FB3_10_Q"/></LbT><LbT Nm="FB6_PT49" PtT="XBR_C"><OPort NNm="FB6_PT49"/><IPort NNm="FB10_5_I"/><IPort NNm="FB10_1_I"/></LbT><LbT Nm="FB6_PT52" PtT="XBR_C"><OPort NNm="FB6_PT52"/><IPort NNm="FB1_14_Q"/></LbT><Mc Nm="FB6_1"><ClkMux Nm="FB6_1_MC_CLK" Rate="1"><IPort NNm="FB6_PT4"/><OPort NNm="FB6_1_MC_CLK"/></ClkMux><XorMux Nm="FB6_1_AND"><IPort NNm="FB6_PT10"/></XorMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB6_1_I"><IPort NNm="dds_profile_3&lt;0&gt;"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB6_1_O"><IPort NNm="FB6_1_Q"/><OPort NNm="dds_profile_3&lt;0&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB6_1_FF"><FlopPort NNm="FB6_PT10" Port="D"/><FlopPort NNm="FB6_1_MC_CLK" Port="CLK"/><FlopPort NNm="FB6_1_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB6_2"><ClkMux Nm="FB6_2_MC_CLK" Rate="1"><IPort NNm="FB6_PT4"/><OPort NNm="FB6_2_MC_CLK"/></ClkMux><XorMux Nm="FB6_2_AND"><IPort NNm="FB6_PT13"/></XorMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB6_2_I"><IPort NNm="dds_profile_3&lt;2&gt;"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB6_2_O"><IPort NNm="FB6_2_Q"/><OPort NNm="dds_profile_3&lt;2&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB6_2_FF"><FlopPort NNm="FB6_PT13" Port="D"/><FlopPort NNm="FB6_2_MC_CLK" Port="CLK"/><FlopPort NNm="FB6_2_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB6_3"><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB6_3_I"><IPort NNm="dds_io_update_1"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB6_3_O"><IPort NNm="FB6_3_OR"/><OPort NNm="dds_io_update_1"/><CntlPort NNm="PT_VCC"/></OutBuf><Or Nm="FB6_3_OR"><OPort NNm="FB6_3_OR"/><IPort NNm="FB6_PT1"/><IPort NNm="FB6_PT0"/></Or></Mc><Mc Nm="FB6_4"/><Mc Nm="FB6_5"><FbMux Nm="FB6_5_P"><IPort NNm="FB6_5_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB6_5_I"><IPort NNm="eem_io_11"/><OPort NNm="FB6_5_I"/></InBuf></Mc><Mc Nm="FB6_6"><FbMux Nm="FB6_6_P"><IPort NNm="FB6_6_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB6_6_I"><IPort NNm="eem_io_13"/><OPort NNm="FB6_6_I"/></InBuf></Mc><Mc Nm="FB6_7"><ClkMux Nm="FB6_7_MC_CLK" Rate="1"><IPort NNm="FB6_PT4"/><OPort NNm="FB6_7_MC_CLK"/></ClkMux><XorMux Nm="FB6_7_AND"><IPort NNm="FB6_PT28"/></XorMux><FbMux Nm="FB6_7_N"><IPort NNm="FB6_7_Q"/></FbMux><DFlop Nm="FB6_7_FF"><FlopPort NNm="FB6_PT28" Port="D"/><FlopPort NNm="FB6_7_MC_CLK" Port="CLK"/><FlopPort NNm="FB6_7_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB6_8"><ClkMux Nm="FB6_8_MC_CLK" Rate="1"><IPort NNm="FB6_PT4"/><OPort NNm="FB6_8_MC_CLK"/></ClkMux><XorMux Nm="FB6_8_AND"><IPort NNm="FB6_PT31"/></XorMux><FbMux Nm="FB6_8_N"><IPort NNm="FB6_8_Q"/></FbMux><DFlop Nm="FB6_8_FF"><FlopPort NNm="FB6_PT31" Port="D"/><FlopPort NNm="FB6_8_MC_CLK" Port="CLK"/><FlopPort NNm="FB6_8_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB6_9"><ClkMux Nm="FB6_9_MC_CLK" Rate="1"><IPort NNm="FB6_PT4"/><OPort NNm="FB6_9_MC_CLK"/></ClkMux><XorMux Nm="FB6_9_AND"><IPort NNm="FB6_PT34"/></XorMux><FbMux Nm="FB6_9_N"><IPort NNm="FB6_9_Q"/></FbMux><DFlop Nm="FB6_9_FF"><FlopPort NNm="FB6_PT34" Port="D"/><FlopPort NNm="FB6_9_MC_CLK" Port="CLK"/><FlopPort NNm="FB6_9_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB6_10"><ClkMux Nm="FB6_10_MC_CLK" Rate="1"><IPort NNm="FB6_PT4"/><OPort NNm="FB6_10_MC_CLK"/></ClkMux><XorMux Nm="FB6_10_AND"><IPort NNm="FB6_PT37"/></XorMux><FbMux Nm="FB6_10_N"><IPort NNm="FB6_10_Q"/></FbMux><DFlop Nm="FB6_10_FF"><FlopPort NNm="FB6_PT37" Port="D"/><FlopPort NNm="FB6_10_MC_CLK" Port="CLK"/><FlopPort NNm="FB6_10_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB6_11"><ClkMux Nm="FB6_11_MC_CLK" Rate="1"><IPort NNm="FB6_PT4"/><OPort NNm="FB6_11_MC_CLK"/></ClkMux><XorMux Nm="FB6_11_AND"><IPort NNm="FB6_PT40"/></XorMux><FbMux Nm="FB6_11_N"><IPort NNm="FB6_11_Q"/></FbMux><DFlop Nm="FB6_11_FF"><FlopPort NNm="FB6_PT40" Port="D"/><FlopPort NNm="FB6_11_MC_CLK" Port="CLK"/><FlopPort NNm="FB6_11_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB6_12"><FbMux Nm="FB6_12_N"><IPort NNm="FB6_12_OR"/></FbMux><FbMux Nm="FB6_12_P"><IPort NNm="FB6_12_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB6_12_I"><IPort NNm="eem_io_14"/><OPort NNm="FB6_12_I"/></InBuf><Or Nm="FB6_12_OR"><OPort NNm="FB6_12_OR"/><IPort NNm="FB6_PT6"/><IPort NNm="FB6_PT5"/></Or></Mc><Mc Nm="FB6_13"><FbMux Nm="FB6_13_N"><IPort NNm="FB6_13_OR"/></FbMux><Or Nm="FB6_13_OR"><OPort NNm="FB6_13_OR"/><IPort NNm="FB6_PT2"/><IPort NNm="FB6_PT3"/></Or></Mc><Mc Nm="FB6_14"><XorMux Nm="FB6_14_AND"><IPort NNm="FB6_PT49"/></XorMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB6_14_I"><IPort NNm="eem_oe_10"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB6_14_O"><IPort NNm="FB6_PT49"/><OPort NNm="eem_oe_10"/><CntlPort NNm="PT_VCC"/></OutBuf></Mc><Mc Nm="FB6_15"><ClkMux Nm="FB6_15_MC_CLK" Rate="1"><IPort NNm="FB6_PT4"/><OPort NNm="FB6_15_MC_CLK"/></ClkMux><XorMux Nm="FB6_15_AND"><IPort NNm="FB6_PT13"/></XorMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB6_15_I"><IPort NNm="dds_profile_2&lt;2&gt;"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB6_15_O"><IPort NNm="FB6_15_Q"/><OPort NNm="dds_profile_2&lt;2&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB6_15_FF"><FlopPort NNm="FB6_PT13" Port="D"/><FlopPort NNm="FB6_15_MC_CLK" Port="CLK"/><FlopPort NNm="FB6_15_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB6_16"><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB6_16_I"><IPort NNm="eem_oe_11"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB6_16_O"><IPort NNm="PT_GND"/><OPort NNm="eem_oe_11"/><CntlPort NNm="PT_VCC"/></OutBuf></Mc></Lb><Lb Nm="FB7"><LbT Nm="FB7_PT0" PtT="XBR_CT_X"><OPort NNm="FB7_PT0"/><IPort NNm="FB10_5_I"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB7_1_Q"/></LbT><LbT Nm="FB7_PT1" PtT="XBR_CT_X"><OPort NNm="FB7_PT1"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB14_6_I"/><IPort NNm="FB7_1_Q"/></LbT><LbT Nm="FB7_PT2" PtT="XBR_CT_X"><OPort NNm="FB7_PT2"/><IPort NNm="FB10_5_I"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB14_6_I"/></LbT><LbT Nm="FB7_PT3" PtT="XBR_CT_X"><OPort NNm="FB7_PT3"/><IPort NNm="FB10_5_I"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB5_8_Q"/></LbT><LbT Nm="FB7_PT4" PtT="XBR_CT"><OPort NNm="FB7_PT4"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB14_6_I"/><IPort NNm="FB5_8_Q"/></LbT><LbT Nm="FB7_PT5" PtT="XBR_CT"><OPort NNm="FB7_PT5"/><IPort NNm="FB10_5_I"/><IPort NNm="FB14_6_I"/><IPort NNm="FB5_8_Q"/></LbT><LbT Nm="FB7_PT6" PtT="XBR_CT"><OPort NNm="FB7_PT6"/><IPort NNm="FB6_13_OR"/></LbT><LbT Nm="FB7_PT7" PtT="XBR_CT"><OPort NNm="FB7_PT7"/><IPort NNm="FB10_5_I"/><IPort NNm="FB5_6_I"/></LbT><LbT Nm="FB7_PT8" PtT="XBR_A"><OPort NNm="FB7_PT8"/><IPort NNm="FB5_6_I"/><IPort NNm="FB5_8_Q"/></LbT><LbT Nm="FB7_PT9" PtT="XBR_B"><OPort NNm="FB7_PT9"/><IPort NNm="FB10_5_I"/><IPort NNm="FB5_8_Q"/><IPort NNm="FB13_2_I"/></LbT><LbT Nm="FB7_PT10" PtT="XBR_C"><OPort NNm="FB7_PT10"/><IPort NNm="FB10_5_I"/><IPort NNm="FB14_4_I"/></LbT><LbT Nm="FB7_PT11" PtT="XBR_A"><OPort NNm="FB7_PT11"/><IPort NNm="FB14_4_I"/><IPort NNm="FB5_8_Q"/></LbT><LbT Nm="FB7_PT12" PtT="XBR_B"><OPort NNm="FB7_PT12"/><IPort NNm="FB10_5_I"/><IPort NNm="FB5_8_Q"/><IPort NNm="FB7_15_I"/></LbT><Mc Nm="FB7_1"><RMux Nm="FB7_1_PST"><IPort NNm="FB7_PT6"/></RMux><ClkMux Nm="FB7_1_MC_CLK" Rate="1"><IPort NNm="FB5_6_I"/><OPort NNm="FB7_1_MC_CLK"/></ClkMux><FbMux Nm="FB7_1_N"><IPort NNm="FB7_1_Q"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB7_1_I"><IPort NNm="att_le&lt;3&gt;"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB7_1_O"><IPort NNm="FB7_1_Q"/><OPort NNm="att_le&lt;3&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB7_1_FF"><FlopPort NNm="FB7_1_OR" Port="D"/><FlopPort NNm="FB7_1_MC_CLK" Port="CLK"/><FlopPort NNm="FB7_1_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="FB7_PT6" Port="PST"/></DFlop><Or Nm="FB7_1_OR"><OPort NNm="FB7_1_OR"/><IPort NNm="FB7_PT0"/><IPort NNm="FB7_PT1"/></Or></Mc><Mc Nm="FB7_2"/><Mc Nm="FB7_3"><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB7_3_I"><IPort NNm="dds_sck_1"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB7_3_O"><IPort NNm="FB7_3_OR"/><OPort NNm="dds_sck_1"/><CntlPort NNm="PT_VCC"/></OutBuf><Or Nm="FB7_3_OR"><OPort NNm="FB7_3_OR"/><IPort NNm="FB7_PT7"/><IPort NNm="FB7_PT8"/><IPort NNm="FB7_PT9"/></Or></Mc><Mc Nm="FB7_4"><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB7_4_I"><IPort NNm="dds_osk_2"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB7_4_O"><IPort NNm="PT_GND"/><OPort NNm="dds_osk_2"/><CntlPort NNm="PT_VCC"/></OutBuf></Mc><Mc Nm="FB7_5"><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB7_5_I"><IPort NNm="dds_sdi_1"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB7_5_O"><IPort NNm="FB7_5_OR"/><OPort NNm="dds_sdi_1"/><CntlPort NNm="PT_VCC"/></OutBuf><Or Nm="FB7_5_OR"><OPort NNm="FB7_5_OR"/><IPort NNm="FB7_PT10"/><IPort NNm="FB7_PT11"/><IPort NNm="FB7_PT12"/></Or></Mc><Mc Nm="FB7_6"><FbMux Nm="FB7_6_P"><IPort NNm="FB7_6_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB7_6_I"><IPort NNm="dds_pll_lock_1"/><OPort NNm="FB7_6_I"/></InBuf></Mc><Mc Nm="FB7_7"/><Mc Nm="FB7_8"/><Mc Nm="FB7_9"/><Mc Nm="FB7_10"/><Mc Nm="FB7_11"><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB7_11_I"><IPort NNm="dds_cs_n_1"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB7_11_O"><IPort NNm="FB7_11_OR"/><OPort NNm="dds_cs_n_1"/><CntlPort NNm="PT_VCC"/></OutBuf><Or Nm="FB7_11_OR"><OPort NNm="FB7_11_OR"/><IPort NNm="FB7_PT5"/><IPort NNm="FB7_PT3"/><IPort NNm="FB7_PT2"/><IPort NNm="FB7_PT4"/></Or></Mc><Mc Nm="FB7_12"><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB7_12_I"><IPort NNm="dds_drctl_2"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB7_12_O"><IPort NNm="PT_GND"/><OPort NNm="dds_drctl_2"/><CntlPort NNm="PT_VCC"/></OutBuf></Mc><Mc Nm="FB7_13"><FbMux Nm="FB7_13_P"><IPort NNm="FB7_13_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB7_13_I"><IPort NNm="dds_sdo_1"/><OPort NNm="FB7_13_I"/></InBuf></Mc><Mc Nm="FB7_14"><FbMux Nm="FB7_14_P"><IPort NNm="FB7_14_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB7_14_I"><IPort NNm="dds_sdo_2"/><OPort NNm="FB7_14_I"/></InBuf></Mc><Mc Nm="FB7_15"><FbMux Nm="FB7_15_P"><IPort NNm="FB7_15_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB7_15_I"><IPort NNm="eem_io_9"/><OPort NNm="FB7_15_I"/></InBuf></Mc><Mc Nm="FB7_16"><FbMux Nm="FB7_16_P"><IPort NNm="FB7_16_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB7_16_I"><IPort NNm="dds_smp_err_1"/><OPort NNm="FB7_16_I"/></InBuf></Mc></Lb><Lb Nm="FB8"><LbT Nm="FB8_PT0" PtT="XBR_CT_X"><OPort NNm="FB8_PT0"/><IPort NNm="FB10_5_I"/><IPort NNm="FB10_1_I"/><IPort NNm="FB9_4_I"/></LbT><LbT Nm="FB8_PT1" PtT="XBR_CT_X"><OPort NNm="FB8_PT1"/><IPort NNm="FB10_5_I"/><IPort NNm="FB10_1_I"/><IPort NNm="FB10_11_I"/></LbT><LbT Nm="FB8_PT4" PtT="XBR_CT"><OPort NNm="FB8_PT4"/><IPort NNm="FB1_11_Q"/></LbT><LbT Nm="FB8_PT7" PtT="XBR_CT"><OPort NNm="FB8_PT7"/><IPort NNm="FB10_5_I"/><IPort NNm="FB10_1_I"/></LbT><LbT Nm="FB8_PT16" PtT="XBR_C"><OPort NNm="FB8_PT16"/><IPort NNm="FB14_13_I"/></LbT><LbT Nm="FB8_PT19" PtT="XBR_C"><OPort NNm="FB8_PT19"/><IPort NNm="FB2_11_Q"/></LbT><Mc Nm="FB8_1"><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB8_1_I"><IPort NNm="dds_sync_sync_out_en"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB8_1_O"><IPort NNm="FB8_1_OR"/><OPort NNm="dds_sync_sync_out_en"/><CntlPort NNm="PT_VCC"/></OutBuf><Or Nm="FB8_1_OR"><OPort NNm="FB8_1_OR"/><IPort NNm="FB8_PT1"/><IPort NNm="FB8_PT0"/></Or></Mc><Mc Nm="FB8_2"><FbMux Nm="FB8_2_P"><IPort NNm="FB8_2_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB8_2_I"><IPort NNm="dds_smp_err_3"/><OPort NNm="FB8_2_I"/></InBuf></Mc><Mc Nm="FB8_3"><XorMux Nm="FB8_3_AND"><IPort NNm="FB8_PT16"/></XorMux><OeMux Nm="FB8_3_OE"><IPort NNm="FB8_PT7"/></OeMux><FbMux Nm="FB8_3_P"><IPort NNm="FB8_3_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB8_3_I"><IPort NNm="eem_io_10"/><OPort NNm="FB8_3_I"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB8_3_O"><IPort NNm="FB8_PT16"/><OPort NNm="eem_io_10"/><CntlPort NNm="FB8_PT7"/></OutBuf></Mc><Mc Nm="FB8_4"><ClkMux Nm="FB8_4_MC_CLK" Rate="1"><IPort NNm="FB8_PT4"/><OPort NNm="FB8_4_MC_CLK"/></ClkMux><XorMux Nm="FB8_4_AND"><IPort NNm="FB8_PT19"/></XorMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB8_4_I"><IPort NNm="dds_profile_2&lt;1&gt;"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB8_4_O"><IPort NNm="FB8_4_Q"/><OPort NNm="dds_profile_2&lt;1&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB8_4_FF"><FlopPort NNm="FB8_PT19" Port="D"/><FlopPort NNm="FB8_4_MC_CLK" Port="CLK"/><FlopPort NNm="FB8_4_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB8_5"><FbMux Nm="FB8_5_P"><IPort NNm="FB8_5_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB8_5_I"><IPort NNm="eem_io_15"/><OPort NNm="FB8_5_I"/></InBuf></Mc><Mc Nm="FB8_6"><FbMux Nm="FB8_6_P"><IPort NNm="FB8_6_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB8_6_I"><IPort NNm="dds_smp_err_2"/><OPort NNm="FB8_6_I"/></InBuf></Mc><Mc Nm="FB8_7"/><Mc Nm="FB8_8"/><Mc Nm="FB8_9"/><Mc Nm="FB8_10"/><Mc Nm="FB8_11"><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB8_11_I"><IPort NNm="eem_oe_9"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB8_11_O"><IPort NNm="PT_GND"/><OPort NNm="eem_oe_9"/><CntlPort NNm="PT_VCC"/></OutBuf></Mc><Mc Nm="FB8_12"><FbMux Nm="FB8_12_P"><IPort NNm="FB8_12_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB8_12_I"><IPort NNm="dds_pll_lock_3"/><OPort NNm="FB8_12_I"/></InBuf></Mc><Mc Nm="FB8_13"><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB8_13_I"><IPort NNm="dds_sync_clk_out_en"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB8_13_O"><IPort NNm="FB8_13_OR"/><OPort NNm="dds_sync_clk_out_en"/><CntlPort NNm="PT_VCC"/></OutBuf><Or Nm="FB8_13_OR"><OPort NNm="FB8_13_OR"/><IPort NNm="FB8_PT1"/><IPort NNm="FB8_PT0"/></Or></Mc><Mc Nm="FB8_14"><FbMux Nm="FB8_14_P"><IPort NNm="FB8_14_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB8_14_I"><IPort NNm="dds_pll_lock_2"/><OPort NNm="FB8_14_I"/></InBuf></Mc><Mc Nm="FB8_15"><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB8_15_I"><IPort NNm="eem_oe_8"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB8_15_O"><IPort NNm="PT_GND"/><OPort NNm="eem_oe_8"/><CntlPort NNm="PT_VCC"/></OutBuf></Mc><Mc Nm="FB8_16"><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB8_16_I"><IPort NNm="eem_oe_12"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB8_16_O"><IPort NNm="PT_GND"/><OPort NNm="eem_oe_12"/><CntlPort NNm="PT_VCC"/></OutBuf></Mc></Lb><Lb Nm="FB9"><LbT Nm="FB9_PT0" PtT="XBR_CT_X"><OPort NNm="FB9_PT0"/><IPort NNm="FB10_11_I"/><IPort NNm="FB9_4_I"/><IPort NNm="FB6_8_Q"/></LbT><LbT Nm="FB9_PT1" PtT="XBR_CT_X"><OPort NNm="FB9_PT1"/><IPort NNm="FB8_14_I"/><IPort NNm="FB8_6_I"/><IPort NNm="FB6_8_Q"/></LbT><LbT Nm="FB9_PT2" PtT="XBR_CT_X"><OPort NNm="FB9_PT2"/><IPort NNm="FB12_5_Q"/></LbT><LbT Nm="FB9_PT3" PtT="XBR_CT_X"><OPort NNm="FB9_PT3"/><IPort NNm="FB10_11_I"/><IPort NNm="FB9_4_I"/><IPort NNm="FB14_12_I"/></LbT><LbT Nm="FB9_PT4" PtT="XBR_CT"><OPort NNm="FB9_PT4"/><IPort NNm="FB1_11_Q"/></LbT><LbT Nm="FB9_PT22" PtT="XBR_C"><OPort NNm="FB9_PT22"/><IPort NNm="FB6_6_I"/><IPort NNm="FB5_12_Q"/></LbT><LbT Nm="FB9_PT40" PtT="XBR_C"><OPort NNm="FB9_PT40"/><IPort NNm="FB5_1_I"/><IPort NNm="FB5_11_Q"/></LbT><LbT Nm="FB9_PT43" PtT="XBR_C"><OPort NNm="FB9_PT43"/><IPort NNm="FB6_12_I"/><IPort NNm="FB6_11_Q"/></LbT><LbT Nm="FB9_PT49" PtT="XBR_C"><OPort NNm="FB9_PT49"/><IPort NNm="FB6_6_I"/><IPort NNm="FB5_12_Q"/></LbT><LbT Nm="FB9_PT52" PtT="XBR_C"><OPort NNm="FB9_PT52"/><IPort NNm="FB4_9_Q"/></LbT><LbT Nm="FB9_PT55" PtT="XBR_C"><OPort NNm="FB9_PT55"/><IPort NNm="FB8_5_I"/><IPort NNm="FB2_14_Q"/></LbT><Mc Nm="FB9_1"><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB9_1_I"><IPort NNm="dds_reset"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB9_1_O"><IPort NNm="FB9_1_OR"/><OPort NNm="dds_reset"/><CntlPort NNm="PT_VCC"/></OutBuf><Or Nm="FB9_1_OR"><OPort NNm="FB9_1_OR"/><IPort NNm="FB9_PT2"/><IPort NNm="FB9_PT3"/></Or></Mc><Mc Nm="FB9_2"><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB9_2_I"><IPort NNm="dds_led_2&lt;1&gt;"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB9_2_O"><IPort NNm="FB9_2_OR"/><OPort NNm="dds_led_2&lt;1&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf><Or Nm="FB9_2_OR"><OPort NNm="FB9_2_OR"/><IPort NNm="FB9_PT0"/><IPort NNm="FB9_PT1"/></Or></Mc><Mc Nm="FB9_3"><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB9_3_I"><IPort NNm="dds_osk"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB9_3_O"><IPort NNm="PT_GND"/><OPort NNm="dds_osk"/><CntlPort NNm="PT_VCC"/></OutBuf></Mc><Mc Nm="FB9_4"><FbMux Nm="FB9_4_P"><IPort NNm="FB9_4_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB9_4_I"><IPort NNm="variant"/><OPort NNm="FB9_4_I"/></InBuf></Mc><Mc Nm="FB9_5"><XorMux Nm="FB9_5_AND"><IPort NNm="FB9_PT22"/></XorMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB9_5_I"><IPort NNm="dds_rf_sw_1"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB9_5_O"><IPort NNm="FB9_PT22"/><OPort NNm="dds_rf_sw_1"/><CntlPort NNm="PT_VCC"/></OutBuf></Mc><Mc Nm="FB9_6"/><Mc Nm="FB9_7"/><Mc Nm="FB9_8"/><Mc Nm="FB9_9"/><Mc Nm="FB9_10"/><Mc Nm="FB9_11"><XorMux Nm="FB9_11_AND"><IPort NNm="FB9_PT40"/></XorMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB9_11_I"><IPort NNm="dds_rf_sw"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB9_11_O"><IPort NNm="FB9_PT40"/><OPort NNm="dds_rf_sw"/><CntlPort NNm="PT_VCC"/></OutBuf></Mc><Mc Nm="FB9_12"><XorMux Nm="FB9_12_AND"><IPort NNm="FB9_PT43"/></XorMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB9_12_I"><IPort NNm="dds_led_2&lt;0&gt;"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB9_12_O"><IPort NNm="FB9_PT43"/><OPort NNm="dds_led_2&lt;0&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf></Mc><Mc Nm="FB9_13"><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB9_13_I"><IPort NNm="dds_drhold"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB9_13_O"><IPort NNm="PT_GND"/><OPort NNm="dds_drhold"/><CntlPort NNm="PT_VCC"/></OutBuf></Mc><Mc Nm="FB9_14"><XorMux Nm="FB9_14_AND"><IPort NNm="FB9_PT22"/></XorMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB9_14_I"><IPort NNm="dds_led_1&lt;0&gt;"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB9_14_O"><IPort NNm="FB9_PT22"/><OPort NNm="dds_led_1&lt;0&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf></Mc><Mc Nm="FB9_15"><ClkMux Nm="FB9_15_MC_CLK" Rate="1"><IPort NNm="FB9_PT4"/><OPort NNm="FB9_15_MC_CLK"/></ClkMux><XorMux Nm="FB9_15_AND"><IPort NNm="FB9_PT52"/></XorMux><FbMux Nm="FB9_15_N"><IPort NNm="FB9_15_Q"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB9_15_I"><IPort NNm="clk_mmcx_osc_sel"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB9_15_O"><IPort NNm="FB9_15_Q"/><OPort NNm="clk_mmcx_osc_sel"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB9_15_FF"><FlopPort NNm="FB9_PT52" Port="D"/><FlopPort NNm="FB9_15_MC_CLK" Port="CLK"/><FlopPort NNm="FB9_15_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB9_16"><XorMux Nm="FB9_16_AND"><IPort NNm="FB9_PT55"/></XorMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB9_16_I"><IPort NNm="dds_led_3&lt;0&gt;"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB9_16_O"><IPort NNm="FB9_PT55"/><OPort NNm="dds_led_3&lt;0&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf></Mc></Lb><Lb Nm="FB10"><Mc Nm="FB10_1"><FbMux Nm="FB10_1_P"><IPort NNm="FB10_1_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB10_1_I"><IPort NNm="ifc_mode&lt;2&gt;"/><OPort NNm="FB10_1_I"/></InBuf></Mc><Mc Nm="FB10_2"><FbMux Nm="FB10_2_P"><IPort NNm="FB10_2_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB10_2_I"><IPort NNm="ifc_mode&lt;3&gt;"/><OPort NNm="FB10_2_I"/></InBuf></Mc><Mc Nm="FB10_3"><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB10_3_I"><IPort NNm="dds_drctl"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB10_3_O"><IPort NNm="PT_GND"/><OPort NNm="dds_drctl"/><CntlPort NNm="PT_VCC"/></OutBuf></Mc><Mc Nm="FB10_4"/><Mc Nm="FB10_5"><FbMux Nm="FB10_5_P"><IPort NNm="FB10_5_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB10_5_I"><IPort NNm="ifc_mode&lt;1&gt;"/><OPort NNm="FB10_5_I"/></InBuf></Mc><Mc Nm="FB10_6"/><Mc Nm="FB10_7"/><Mc Nm="FB10_8"/><Mc Nm="FB10_9"/><Mc Nm="FB10_10"/><Mc Nm="FB10_11"><FbMux Nm="FB10_11_P"><IPort NNm="FB10_11_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB10_11_I"><IPort NNm="ifc_mode&lt;0&gt;"/><OPort NNm="FB10_11_I"/></InBuf></Mc><Mc Nm="FB10_12"/><Mc Nm="FB10_13"/><Mc Nm="FB10_14"/><Mc Nm="FB10_15"/><Mc Nm="FB10_16"/></Lb><Lb Nm="FB11"><LbT Nm="FB11_PT0" PtT="XBR_CT_X"><OPort NNm="FB11_PT0"/><IPort NNm="FB10_11_I"/><IPort NNm="FB9_4_I"/><IPort NNm="FB6_10_Q"/></LbT><LbT Nm="FB11_PT1" PtT="XBR_CT_X"><OPort NNm="FB11_PT1"/><IPort NNm="FB2_14_I"/><IPort NNm="FB2_5_I"/><IPort NNm="FB6_10_Q"/></LbT><LbT Nm="FB11_PT2" PtT="XBR_CT_X"><OPort NNm="FB11_PT2"/><IPort NNm="FB10_11_I"/><IPort NNm="FB9_4_I"/><IPort NNm="FB6_9_Q"/></LbT><LbT Nm="FB11_PT3" PtT="XBR_CT_X"><OPort NNm="FB11_PT3"/><IPort NNm="FB7_6_I"/><IPort NNm="FB7_16_I"/><IPort NNm="FB6_9_Q"/></LbT><LbT Nm="FB11_PT4" PtT="XBR_CT"><OPort NNm="FB11_PT4"/><IPort NNm="FB1_11_Q"/></LbT><LbT Nm="FB11_PT5" PtT="XBR_CT"><OPort NNm="FB11_PT5"/><IPort NNm="FB10_11_I"/><IPort NNm="FB9_4_I"/><IPort NNm="FB6_7_Q"/></LbT><LbT Nm="FB11_PT6" PtT="XBR_CT"><OPort NNm="FB11_PT6"/><IPort NNm="FB8_12_I"/><IPort NNm="FB8_2_I"/><IPort NNm="FB6_7_Q"/></LbT><LbT Nm="FB11_PT19" PtT="XBR_C"><OPort NNm="FB11_PT19"/><IPort NNm="FB6_12_I"/><IPort NNm="FB6_11_Q"/></LbT><LbT Nm="FB11_PT43" PtT="XBR_C"><OPort NNm="FB11_PT43"/><IPort NNm="FB4_10_Q"/></LbT><LbT Nm="FB11_PT52" PtT="XBR_C"><OPort NNm="FB11_PT52"/><IPort NNm="FB2_10_Q"/></LbT><LbT Nm="FB11_PT55" PtT="XBR_C"><OPort NNm="FB11_PT55"/><IPort NNm="FB8_5_I"/><IPort NNm="FB2_14_Q"/></LbT><Mc Nm="FB11_1"><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB11_1_I"><IPort NNm="dds_led_3&lt;1&gt;"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB11_1_O"><IPort NNm="FB11_1_OR"/><OPort NNm="dds_led_3&lt;1&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf><Or Nm="FB11_1_OR"><OPort NNm="FB11_1_OR"/><IPort NNm="FB11_PT5"/><IPort NNm="FB11_PT6"/></Or></Mc><Mc Nm="FB11_2"><FbMux Nm="FB11_2_P"><IPort NNm="FB11_2_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB11_2_I"><IPort NNm="dds_drover"/><OPort NNm="FB11_2_I"/></InBuf></Mc><Mc Nm="FB11_3"><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB11_3_I"><IPort NNm="dds_led_1&lt;1&gt;"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB11_3_O"><IPort NNm="FB11_3_OR"/><OPort NNm="dds_led_1&lt;1&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf><Or Nm="FB11_3_OR"><OPort NNm="FB11_3_OR"/><IPort NNm="FB11_PT2"/><IPort NNm="FB11_PT3"/></Or></Mc><Mc Nm="FB11_4"><XorMux Nm="FB11_4_AND"><IPort NNm="FB11_PT19"/></XorMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB11_4_I"><IPort NNm="dds_rf_sw_2"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB11_4_O"><IPort NNm="FB11_PT19"/><OPort NNm="dds_rf_sw_2"/><CntlPort NNm="PT_VCC"/></OutBuf></Mc><Mc Nm="FB11_5"><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB11_5_I"><IPort NNm="dds_led&lt;1&gt;"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB11_5_O"><IPort NNm="FB11_5_OR"/><OPort NNm="dds_led&lt;1&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf><Or Nm="FB11_5_OR"><OPort NNm="FB11_5_OR"/><IPort NNm="FB11_PT0"/><IPort NNm="FB11_PT1"/></Or></Mc><Mc Nm="FB11_6"/><Mc Nm="FB11_7"/><Mc Nm="FB11_8"/><Mc Nm="FB11_9"/><Mc Nm="FB11_10"/><Mc Nm="FB11_11"/><Mc Nm="FB11_12"><ClkMux Nm="FB11_12_MC_CLK" Rate="1"><IPort NNm="FB11_PT4"/><OPort NNm="FB11_12_MC_CLK"/></ClkMux><XorMux Nm="FB11_12_AND"><IPort NNm="FB11_PT43"/></XorMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB11_12_I"><IPort NNm="dds_common_io_reset"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB11_12_O"><IPort NNm="FB11_12_Q"/><OPort NNm="dds_common_io_reset"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB11_12_FF"><FlopPort NNm="FB11_PT43" Port="D"/><FlopPort NNm="FB11_12_MC_CLK" Port="CLK"/><FlopPort NNm="FB11_12_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB11_13"><FbMux Nm="FB11_13_P"><IPort NNm="FB11_13_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB11_13_I"><IPort NNm="att_s_out&lt;1&gt;"/><OPort NNm="FB11_13_I"/></InBuf></Mc><Mc Nm="FB11_14"><FbMux Nm="FB11_14_P"><IPort NNm="FB11_14_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB11_14_I"><IPort NNm="att_s_out&lt;0&gt;"/><OPort NNm="FB11_14_I"/></InBuf></Mc><Mc Nm="FB11_15"><ClkMux Nm="FB11_15_MC_CLK" Rate="1"><IPort NNm="FB11_PT4"/><OPort NNm="FB11_15_MC_CLK"/></ClkMux><XorMux Nm="FB11_15_AND"><IPort NNm="FB11_PT52"/></XorMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB11_15_I"><IPort NNm="dds_profile&lt;0&gt;"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB11_15_O"><IPort NNm="FB11_15_Q"/><OPort NNm="dds_profile&lt;0&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB11_15_FF"><FlopPort NNm="FB11_PT52" Port="D"/><FlopPort NNm="FB11_15_MC_CLK" Port="CLK"/><FlopPort NNm="FB11_15_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB11_16"><XorMux Nm="FB11_16_AND"><IPort NNm="FB11_PT55"/></XorMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB11_16_I"><IPort NNm="dds_rf_sw_3"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB11_16_O"><IPort NNm="FB11_PT55"/><OPort NNm="dds_rf_sw_3"/><CntlPort NNm="PT_VCC"/></OutBuf></Mc></Lb><Lb Nm="FB12"><LbT Nm="FB12_PT4" PtT="XBR_CT"><OPort NNm="FB12_PT4"/><IPort NNm="FB1_11_Q"/></LbT><LbT Nm="FB12_PT22" PtT="XBR_C"><OPort NNm="FB12_PT22"/><IPort NNm="FB4_11_Q"/></LbT><Mc Nm="FB12_1"/><Mc Nm="FB12_2"/><Mc Nm="FB12_3"/><Mc Nm="FB12_4"/><Mc Nm="FB12_5"><ClkMux Nm="FB12_5_MC_CLK" Rate="1"><IPort NNm="FB12_PT4"/><OPort NNm="FB12_5_MC_CLK"/></ClkMux><XorMux Nm="FB12_5_AND"><IPort NNm="FB12_PT22"/></XorMux><FbMux Nm="FB12_5_N"><IPort NNm="FB12_5_Q"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB12_5_I"><IPort NNm="dds_common_master_reset"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB12_5_O"><IPort NNm="FB12_5_Q"/><OPort NNm="dds_common_master_reset"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB12_5_FF"><FlopPort NNm="FB12_PT22" Port="D"/><FlopPort NNm="FB12_5_MC_CLK" Port="CLK"/><FlopPort NNm="FB12_5_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB12_6"/><Mc Nm="FB12_7"/><Mc Nm="FB12_8"/><Mc Nm="FB12_9"/><Mc Nm="FB12_10"/><Mc Nm="FB12_11"/><Mc Nm="FB12_12"/><Mc Nm="FB12_13"/><Mc Nm="FB12_14"/><Mc Nm="FB12_15"/><Mc Nm="FB12_16"/></Lb><Lb Nm="FB13"><LbT Nm="FB13_PT0" PtT="XBR_CT_X"><OPort NNm="FB13_PT0"/><IPort NNm="FB10_5_I"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB14_6_I"/><IPort NNm="FB4_4_I"/></LbT><LbT Nm="FB13_PT1" PtT="XBR_CT_X"><OPort NNm="FB13_PT1"/><IPort NNm="FB10_5_I"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB14_6_I"/><IPort NNm="FB7_13_I"/></LbT><LbT Nm="FB13_PT2" PtT="XBR_CT_X"><OPort NNm="FB13_PT2"/><IPort NNm="FB10_5_I"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB1_5_I"/></LbT><LbT Nm="FB13_PT3" PtT="XBR_CT_X"><OPort NNm="FB13_PT3"/><IPort NNm="FB10_5_I"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB14_6_I"/><IPort NNm="FB1_5_I"/></LbT><LbT Nm="FB13_PT4" PtT="XBR_CT"><OPort NNm="FB13_PT4"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB14_6_I"/><IPort NNm="FB1_5_I"/></LbT><LbT Nm="FB13_PT5" PtT="XBR_CT"><OPort NNm="FB13_PT5"/><IPort NNm="FB10_5_I"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB14_6_I"/><IPort NNm="FB7_14_I"/></LbT><LbT Nm="FB13_PT6" PtT="XBR_CT"><OPort NNm="FB13_PT6"/><IPort NNm="FB10_5_I"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB16_4_I"/></LbT><LbT Nm="FB13_PT7" PtT="XBR_CT"><OPort NNm="FB13_PT7"/><IPort NNm="FB10_5_I"/></LbT><LbT Nm="FB13_PT8" PtT="XBR_A"><OPort NNm="FB13_PT8"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB14_6_I"/><IPort NNm="FB16_4_I"/></LbT><LbT Nm="FB13_PT9" PtT="XBR_B"><OPort NNm="FB13_PT9"/><IPort NNm="FB10_5_I"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB5_1_Q"/></LbT><LbT Nm="FB13_PT10" PtT="XBR_C"><OPort NNm="FB13_PT10"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB14_6_I"/><IPort NNm="FB5_1_Q"/></LbT><Mc Nm="FB13_1"><FbMux Nm="FB13_1_P"><IPort NNm="FB13_1_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB13_1_I"><IPort NNm="eem_io_4"/><OPort NNm="FB13_1_I"/></InBuf></Mc><Mc Nm="FB13_2"><OeMux Nm="FB13_2_OE"><IPort NNm="FB13_PT7"/></OeMux><FbMux Nm="FB13_2_P"><IPort NNm="FB13_2_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB13_2_I"><IPort NNm="eem_io_2"/><OPort NNm="FB13_2_I"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB13_2_O"><IPort NNm="FB13_2_OR"/><OPort NNm="eem_io_2"/><CntlPort NNm="FB13_PT7"/></OutBuf><Or Nm="FB13_2_OR"><OPort NNm="FB13_2_OR"/><IPort NNm="FB13_PT2"/><IPort NNm="FB13_PT9"/><IPort NNm="FB13_PT6"/><IPort NNm="FB13_PT4"/><IPort NNm="FB13_PT10"/><IPort NNm="FB13_PT8"/><IPort NNm="FB13_PT0"/><IPort NNm="FB13_PT1"/><IPort NNm="FB13_PT5"/><IPort NNm="FB13_PT3"/></Or></Mc><Mc Nm="FB13_3"/><Mc Nm="FB13_4"><FbMux Nm="FB13_4_P"><IPort NNm="FB13_4_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB13_4_I"><IPort NNm="eem_io_3"/><OPort NNm="FB13_4_I"/></InBuf></Mc><Mc Nm="FB13_5"><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB13_5_I"><IPort NNm="fsen"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB13_5_O"><IPort NNm="PT_GND"/><OPort NNm="fsen"/><CntlPort NNm="PT_VCC"/></OutBuf></Mc><Mc Nm="FB13_6"><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB13_6_I"><IPort NNm="eem_oe_1"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB13_6_O"><IPort NNm="PT_GND"/><OPort NNm="eem_oe_1"/><CntlPort NNm="PT_VCC"/></OutBuf></Mc><Mc Nm="FB13_7"/><Mc Nm="FB13_8"/><Mc Nm="FB13_9"/><Mc Nm="FB13_10"/><Mc Nm="FB13_11"/><Mc Nm="FB13_12"/><Mc Nm="FB13_13"><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB13_13_I"><IPort NNm="eem_oe_7"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB13_13_O"><IPort NNm="PT_GND"/><OPort NNm="eem_oe_7"/><CntlPort NNm="PT_VCC"/></OutBuf></Mc><Mc Nm="FB13_14"><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB13_14_I"><IPort NNm="eem_oe_3"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB13_14_O"><IPort NNm="PT_GND"/><OPort NNm="eem_oe_3"/><CntlPort NNm="PT_VCC"/></OutBuf></Mc><Mc Nm="FB13_15"/><Mc Nm="FB13_16"/></Lb><Lb Nm="FB14"><LbT Nm="FB14_PT19" PtT="XBR_C"><OPort NNm="FB14_PT19"/><IPort NNm="FB1_2_OR"/></LbT><Mc Nm="FB14_1"><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB14_1_I"><IPort NNm="eem_oe"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB14_1_O"><IPort NNm="PT_GND"/><OPort NNm="eem_oe"/><CntlPort NNm="PT_VCC"/></OutBuf></Mc><Mc Nm="FB14_2"/><Mc Nm="FB14_3"/><Mc Nm="FB14_4"><ClkMux Nm="FB14_4_MC_CLK" Rate="1"><IPort NNm="FB5_6_I"/><OPort NNm="FB14_4_MC_CLK"/></ClkMux><FbMux Nm="FB14_4_N"><IPort NNm="FB14_4_Q"/></FbMux><FbMux Nm="FB14_4_P"><IPort NNm="FB14_4_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB14_4_I"><IPort NNm="eem_io_1"/><OPort NNm="FB14_4_I"/></InBuf><DFlop Nm="FB14_4_FF"><FlopPort NNm="FB14_4_I" Port="D"/><FlopPort NNm="FB14_4_MC_CLK" Port="CLK"/><FlopPort NNm="FB14_4_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/><FlopPort NNm="FB14_PT19" Port="CE"/></DFlop></Mc><Mc Nm="FB14_5"/><Mc Nm="FB14_6"><FbMux Nm="FB14_6_P"><IPort NNm="FB14_6_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB14_6_I"><IPort NNm="eem_io_5"/><OPort NNm="FB14_6_I"/></InBuf></Mc><Mc Nm="FB14_7"/><Mc Nm="FB14_8"/><Mc Nm="FB14_9"/><Mc Nm="FB14_10"/><Mc Nm="FB14_11"/><Mc Nm="FB14_12"><FbMux Nm="FB14_12_P"><IPort NNm="FB14_12_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB14_12_I"><IPort NNm="eem_io_7"/><OPort NNm="FB14_12_I"/></InBuf></Mc><Mc Nm="FB14_13"><FbMux Nm="FB14_13_P"><IPort NNm="FB14_13_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB14_13_I"><IPort NNm="eem_io_6"/><OPort NNm="FB14_13_I"/></InBuf></Mc><Mc Nm="FB14_14"/><Mc Nm="FB14_15"/><Mc Nm="FB14_16"/></Lb><Lb Nm="FB15"><LbT Nm="FB15_PT40" PtT="XBR_C"><OPort NNm="FB15_PT40"/><IPort NNm="FB10_5_I"/></LbT><Mc Nm="FB15_1"><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB15_1_I"><IPort NNm="eem_oe_4"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB15_1_O"><IPort NNm="PT_GND"/><OPort NNm="eem_oe_4"/><CntlPort NNm="PT_VCC"/></OutBuf></Mc><Mc Nm="FB15_2"/><Mc Nm="FB15_3"/><Mc Nm="FB15_4"><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB15_4_I"><IPort NNm="eem_oe_5"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB15_4_O"><IPort NNm="PT_GND"/><OPort NNm="eem_oe_5"/><CntlPort NNm="PT_VCC"/></OutBuf></Mc><Mc Nm="FB15_5"/><Mc Nm="FB15_6"><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB15_6_I"><IPort NNm="eem_oe_6"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB15_6_O"><IPort NNm="PT_GND"/><OPort NNm="eem_oe_6"/><CntlPort NNm="PT_VCC"/></OutBuf></Mc><Mc Nm="FB15_7"/><Mc Nm="FB15_8"/><Mc Nm="FB15_9"/><Mc Nm="FB15_10"/><Mc Nm="FB15_11"><XorMux Nm="FB15_11_AND"><IPort NNm="FB15_PT40"/></XorMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB15_11_I"><IPort NNm="eem_oe_2"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB15_11_O"><IPort NNm="FB15_PT40"/><OPort NNm="eem_oe_2"/><CntlPort NNm="PT_VCC"/></OutBuf></Mc><Mc Nm="FB15_12"/><Mc Nm="FB15_13"/><Mc Nm="FB15_14"/><Mc Nm="FB15_15"/><Mc Nm="FB15_16"/></Lb><Lb Nm="FB16"><LbT Nm="FB16_PT0" PtT="XBR_CT_X"><OPort NNm="FB16_PT0"/><IPort NNm="FB10_5_I"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB16_12_Q"/></LbT><LbT Nm="FB16_PT1" PtT="XBR_CT_X"><OPort NNm="FB16_PT1"/><IPort NNm="FB13_4_I"/><IPort NNm="FB13_1_I"/><IPort NNm="FB14_6_I"/><IPort NNm="FB16_12_Q"/></LbT><LbT Nm="FB16_PT2" PtT="XBR_CT_X"><OPort NNm="FB16_PT2"/><IPort NNm="FB12_5_Q"/></LbT><LbT Nm="FB16_PT3" PtT="XBR_CT_X"><OPort NNm="FB16_PT3"/><IPort NNm="FB10_11_I"/><IPort NNm="FB9_4_I"/><IPort NNm="FB14_12_I"/></LbT><LbT Nm="FB16_PT4" PtT="XBR_CT"><OPort NNm="FB16_PT4"/><IPort NNm="FB1_11_Q"/></LbT><LbT Nm="FB16_PT6" PtT="XBR_CT"><OPort NNm="FB16_PT6"/><IPort NNm="FB6_13_OR"/></LbT><LbT Nm="FB16_PT16" PtT="XBR_C"><OPort NNm="FB16_PT16"/><IPort NNm="FB3_7_Q"/></LbT><LbT Nm="FB16_PT22" PtT="XBR_C"><OPort NNm="FB16_PT22"/><IPort NNm="FB4_11_Q"/></LbT><Mc Nm="FB16_1"/><Mc Nm="FB16_2"><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB16_2_I"><IPort NNm="dds_reset_2"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB16_2_O"><IPort NNm="FB16_2_OR"/><OPort NNm="dds_reset_2"/><CntlPort NNm="PT_VCC"/></OutBuf><Or Nm="FB16_2_OR"><OPort NNm="FB16_2_OR"/><IPort NNm="FB16_PT2"/><IPort NNm="FB16_PT3"/></Or></Mc><Mc Nm="FB16_3"><ClkMux Nm="FB16_3_MC_CLK" Rate="1"><IPort NNm="FB16_PT4"/><OPort NNm="FB16_3_MC_CLK"/></ClkMux><XorMux Nm="FB16_3_AND"><IPort NNm="FB16_PT16"/></XorMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB16_3_I"><IPort NNm="dds_sync_sync_sel"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB16_3_O"><IPort NNm="FB16_3_Q"/><OPort NNm="dds_sync_sync_sel"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB16_3_FF"><FlopPort NNm="FB16_PT16" Port="D"/><FlopPort NNm="FB16_3_MC_CLK" Port="CLK"/><FlopPort NNm="FB16_3_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB16_4"><FbMux Nm="FB16_4_P"><IPort NNm="FB16_4_I"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB16_4_I"><IPort NNm="att_s_out&lt;3&gt;"/><OPort NNm="FB16_4_I"/></InBuf></Mc><Mc Nm="FB16_5"><ClkMux Nm="FB16_5_MC_CLK" Rate="1"><IPort NNm="FB16_PT4"/><OPort NNm="FB16_5_MC_CLK"/></ClkMux><XorMux Nm="FB16_5_AND"><IPort NNm="FB16_PT22"/></XorMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB16_5_I"><IPort NNm="att_rst_n"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB16_5_O"><IPort NNm="FB16_5_Q"/><OPort NNm="att_rst_n"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB16_5_FF"><FlopPort NNm="FB16_PT22" Port="D"/><FlopPort NNm="FB16_5_MC_CLK" Port="CLK"/><FlopPort NNm="FB16_5_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="PT_GND" Port="PST"/></DFlop></Mc><Mc Nm="FB16_6"><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB16_6_I"><IPort NNm="eem_oe_15"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB16_6_O"><IPort NNm="PT_GND"/><OPort NNm="eem_oe_15"/><CntlPort NNm="PT_VCC"/></OutBuf></Mc><Mc Nm="FB16_7"/><Mc Nm="FB16_8"/><Mc Nm="FB16_9"/><Mc Nm="FB16_10"/><Mc Nm="FB16_11"><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB16_11_I"><IPort NNm="dds_reset_3"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB16_11_O"><IPort NNm="FB16_11_OR"/><OPort NNm="dds_reset_3"/><CntlPort NNm="PT_VCC"/></OutBuf><Or Nm="FB16_11_OR"><OPort NNm="FB16_11_OR"/><IPort NNm="FB16_PT2"/><IPort NNm="FB16_PT3"/></Or></Mc><Mc Nm="FB16_12"><RMux Nm="FB16_12_PST"><IPort NNm="FB16_PT6"/></RMux><ClkMux Nm="FB16_12_MC_CLK" Rate="1"><IPort NNm="FB5_6_I"/><OPort NNm="FB16_12_MC_CLK"/></ClkMux><FbMux Nm="FB16_12_N"><IPort NNm="FB16_12_Q"/></FbMux><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB16_12_I"><IPort NNm="att_le&lt;1&gt;"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB16_12_O"><IPort NNm="FB16_12_Q"/><OPort NNm="att_le&lt;1&gt;"/><CntlPort NNm="PT_VCC"/></OutBuf><DFlop Nm="FB16_12_FF"><FlopPort NNm="FB16_12_OR" Port="D"/><FlopPort NNm="FB16_12_MC_CLK" Port="CLK"/><FlopPort NNm="FB16_12_Q" Port="Q"/><FlopPort NNm="PT_GND" Port="RST"/><FlopPort NNm="FB16_PT6" Port="PST"/></DFlop><Or Nm="FB16_12_OR"><OPort NNm="FB16_12_OR"/><IPort NNm="FB16_PT0"/><IPort NNm="FB16_PT1"/></Or></Mc><Mc Nm="FB16_13"><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB16_13_I"><IPort NNm="eem_oe_13"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB16_13_O"><IPort NNm="PT_GND"/><OPort NNm="eem_oe_13"/><CntlPort NNm="PT_VCC"/></OutBuf></Mc><Mc Nm="FB16_14"><InBuf DataGate="N" IOS="LVCMOS33" Nm="FB16_14_I"><IPort NNm="eem_oe_14"/></InBuf><OutBuf IOS="LVCMOS33" Nm="FB16_14_O"><IPort NNm="PT_GND"/><OPort NNm="eem_oe_14"/><CntlPort NNm="PT_VCC"/></OutBuf></Mc><Mc Nm="FB16_15"/><Mc Nm="FB16_16"/></Lb></Document>
