# This content describes the command and data path state machines and DDR mode data packet clocking in the STM32 microcontrollers.

**Source**: Page 98, Chunk 757  
**Category**: This content describes the command and data path state machines and DDR mode data packet clocking in the STM32 microcontrollers.  
**Chunk Index**: 757

---

Figure 708. Command path state machine (CPSM) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2388
Figure 709. Data path . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2394
Figure 710. DDR mode data packet clocking . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 2395

---

**AI Reasoning**: The figures and descriptions focus on the command and data path mechanisms, which are integral features of the microcontroller's operation. Grouping them under 'features' makes them easily accessible for users interested in understanding the operational aspects of the microcontroller.
