<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>synthesis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#main_wrapper{ width: 100%; }
div#content { margin-left: 350px; margin-right: 30px; }
div#catalog_wrapper {position: fixed; top: 30px; width: 350px; float: left; }
div#catalog ul { list-style-type: none; }
div#catalog li { text-align: left; list-style-type:circle; color: #0084ff; margin-top: 3px; margin-bottom: 3px; }
div#catalog a { display:inline-block; text-decoration: none; color: #0084ff; font-weight: bold; padding: 3px; }
div#catalog a:visited { color: #0084ff; }
div#catalog a:hover { color: #fff; background: #0084ff; }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td { border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table td.label { min-width: 100px; width: 8%;}
</style>
</head>
<body>
<div id="main_wrapper">
<div id="catalog_wrapper">
<div id="catalog">
<ul>
<li><a href="#about" style=" font-size: 16px;">Synthesis Messages</a></li>
<li><a href="#summary" style=" font-size: 16px;">Synthesis Details</a></li>
<li><a href="#resource" style=" font-size: 16px;">Resource</a>
<ul>
<li><a href="#usage" style=" font-size: 14px;">Resource Usage Summary</a></li>
<li><a href="#utilization" style=" font-size: 14px;">Resource Utilization Summary</a></li>
</ul>
</li>
<li><a href="#timing" style=" font-size: 16px;">Timing</a>
<ul>
<li><a href="#clock" style=" font-size: 14px;">Clock Summary</a></li>
<li><a href="#performance" style=" font-size: 14px;">Max Frequency Summary</a></li>
<li><a href="#detail timing" style=" font-size: 14px;">Detail Timing Paths Informations</a></li>
</ul>
</li>
</ul>
</div><!-- catalog -->
</div><!-- catalog_wrapper -->
<div id="content">
<h1><a name="about">Synthesis Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>GowinSynthesis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step8\modules\cz80\cz80.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step8\modules\cz80\cz80_alu.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step8\modules\cz80\cz80_inst.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step8\modules\cz80\cz80_mcode.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step8\modules\cz80\cz80_reg.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step8\modules\i2s_audio\i2s_audio.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step8\modules\kanji_rom\kanji_rom.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step8\modules\megarom\megarom.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step8\modules\megarom\megarom_wo_scc.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step8\modules\megarom\scc\scc_channel_mixer.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step8\modules\megarom\scc\scc_channel_volume.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step8\modules\megarom\scc\scc_core.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step8\modules\megarom\scc\scc_inst.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step8\modules\megarom\scc\scc_ram.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step8\modules\megarom\scc\scc_register.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step8\modules\megarom\scc\scc_selector.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step8\modules\megarom\scc\scc_tone_generator_5ch.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step8\modules\memory_mapper\memory_mapper.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step8\modules\memory_mapper\memory_mapper_inst.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step8\modules\micom_connect\micom_connect.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step8\modules\opll\ikaopll\IKAOPLL.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step8\modules\opll\ikaopll\IKAOPLL_modules\IKAOPLL_dac.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step8\modules\opll\ikaopll\IKAOPLL_modules\IKAOPLL_eg.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step8\modules\opll\ikaopll\IKAOPLL_modules\IKAOPLL_lfo.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step8\modules\opll\ikaopll\IKAOPLL_modules\IKAOPLL_op.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step8\modules\opll\ikaopll\IKAOPLL_modules\IKAOPLL_pg.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step8\modules\opll\ikaopll\IKAOPLL_modules\IKAOPLL_primitives.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step8\modules\opll\ikaopll\IKAOPLL_modules\IKAOPLL_reg.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step8\modules\opll\ikaopll\IKAOPLL_modules\IKAOPLL_timinggen.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step8\modules\opll\opll.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step8\modules\ppi\ppi.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step8\modules\ppi\ppi_inst.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step8\modules\sdram\ip_sdram_tangnano20k_c.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step8\modules\secondary_slot\secondary_slot_inst.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step8\modules\ssg\ssg.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step8\modules\v9918\vdp.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step8\modules\v9918\vdp_color_bus.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step8\modules\v9918\vdp_color_decoder.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step8\modules\v9918\vdp_graphic123m.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step8\modules\v9918\vdp_inst.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step8\modules\v9918\vdp_interrupt.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step8\modules\v9918\vdp_ram_256byte.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step8\modules\v9918\vdp_register.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step8\modules\v9918\vdp_spinforam.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step8\modules\v9918\vdp_sprite.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step8\modules\v9918\vdp_ssg.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step8\modules\v9918\vdp_text12.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step8\modules\v9918\vdp_wait_control.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step8\modules\video_out\video_double_buffer.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step8\modules\video_out\video_out.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step8\modules\video_out\video_out_bilinear.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step8\modules\video_out\video_out_hmag.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step8\modules\video_out\video_ram_line_buffer.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step8\modules\system_control\system_control.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step8\src\gowin_pll\gowin_pll.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step8\src\ram\ip_ram.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step8\src\rom\ip_hello_world_rom.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step8\src\tangnano20k_step8.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step8\src\uart\ip_uart.v<br>
D:\github\HRA_product\TangCartMSX\RTL\tangnano20k_step8\src\uart\ip_uart_inst.v<br>
</td>
</tr>
<tr>
<td class="label">GowinSynthesis Constraints File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2AR-LV18QN88C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2AR-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Thu Feb 13 23:00:16 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. ALL rights reserved.</td>
</tr>
</table>
<h1><a name="summary">Synthesis Details</a></h1>
<table class="summary_table">
<tr>
<td class="label">Top Level Module</td>
<td>tangnano20k_step8</td>
</tr>
<tr>
<td class="label">Synthesis Process</td>
<td>Running parser:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 482.816MB<br/>Running netlist conversion:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0s, Elapsed time = 0h 0m 0s, Peak memory usage = 0MB<br/>Running device independent optimization:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 0: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 482.816MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 1: CPU time = 0h 0m 0.406s, Elapsed time = 0h 0m 0.4s, Peak memory usage = 482.816MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Optimizing Phase 2: CPU time = 0h 0m 0.734s, Elapsed time = 0h 0m 0.731s, Peak memory usage = 482.816MB<br/>Running inference:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 0: CPU time = 0h 0m 0.437s, Elapsed time = 0h 0m 0.437s, Peak memory usage = 482.816MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 1: CPU time = 0h 0m 0.125s, Elapsed time = 0h 0m 0.114s, Peak memory usage = 482.816MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 2: CPU time = 0h 0m 0.046s, Elapsed time = 0h 0m 0.053s, Peak memory usage = 482.816MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Inferring Phase 3: CPU time = 0h 0m 0.031s, Elapsed time = 0h 0m 0.031s, Peak memory usage = 482.816MB<br/>Running technical mapping:<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 0: CPU time = 0h 0m 1s, Elapsed time = 0h 0m 1s, Peak memory usage = 482.816MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 1: CPU time = 0h 0m 0.156s, Elapsed time = 0h 0m 0.146s, Peak memory usage = 482.816MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 2: CPU time = 0h 0m 0.296s, Elapsed time = 0h 0m 0.304s, Peak memory usage = 482.816MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 3: CPU time = 0h 0m 32s, Elapsed time = 0h 0m 32s, Peak memory usage = 482.816MB<br/>&nbsp;&nbsp;&nbsp;&nbsp;Tech-Mapping Phase 4: CPU time = 0h 0m 0.703s, Elapsed time = 0h 0m 0.792s, Peak memory usage = 482.816MB<br/>Generate output files:<br/>&nbsp;&nbsp;&nbsp;&nbsp;CPU time = 0h 0m 0.515s, Elapsed time = 0h 0m 0.547s, Peak memory usage = 482.816MB<br/></td>
</tr>
<tr>
<td class="label">Total Time and Memory Usage</td>
<td>CPU time = 0h 0m 38s, Elapsed time = 0h 0m 38s, Peak memory usage = 482.816MB</td>
</tr>
</table>
<h1><a name="resource">Resource</a></h1>
<h2><a name="usage">Resource Usage Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
</tr>
<tr>
<td class="label"><b>I/O Port </b></td>
<td>43</td>
</tr>
<tr>
<td class="label"><b>Embedded Port </b></td>
<td>55</td>
</tr>
<tr>
<td class="label"><b>I/O Buf </b></td>
<td>97</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIBUF</td>
<td>12</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspOBUF</td>
<td>51</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspTBUF</td>
<td>2</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspIOBUF</td>
<td>32</td>
</tr>
<tr>
<td class="label"><b>Register </b></td>
<td>2819</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFF</td>
<td>151</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFE</td>
<td>811</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFS</td>
<td>21</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFSE</td>
<td>239</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFR</td>
<td>136</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspDFFRE</td>
<td>1461</td>
</tr>
<tr>
<td class="label"><b>LUT </b></td>
<td>5096</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT1</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT2</td>
<td>560</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT3</td>
<td>1677</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspLUT4</td>
<td>2858</td>
</tr>
<tr>
<td class="label"><b>ALU </b></td>
<td>353</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspALU</td>
<td>353</td>
</tr>
<tr>
<td class="label"><b>SSRAM </b></td>
<td>45</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16S4</td>
<td>7</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspRAM16SDP4</td>
<td>38</td>
</tr>
<tr>
<td class="label"><b>INV </b></td>
<td>63</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspINV</td>
<td>63</td>
</tr>
<tr>
<td class="label"><b>DSP </b></td>
<td></td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspPADD9</td>
<td>3</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULT9X9</td>
<td>7</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULT18X18</td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspMULTADDALU18X18</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>BSRAM </b></td>
<td>13</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSP</td>
<td>12</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspSDPB</td>
<td>1</td>
</tr>
<tr>
<td class="label"><b>CLOCK </b></td>
<td>1</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp&nbsp&nbspPLL</td>
<td>1</td>
</tr>
</table>
<h2><a name="utilization">Resource Utilization Summary</a></h2>
<table class="summary_table">
<tr>
<td class="label"><b>Resource</b></td>
<td><b>Usage</b></td>
<td><b>Utilization</b></td>
</tr>
<tr>
<td class="label">Logic</td>
<td>5782(5159 LUT, 353 ALU, 45 RAM16) / 20736</td>
<td>28%</td>
</tr>
<tr>
<td class="label">Register</td>
<td>2819 / 15915</td>
<td>18%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as Latch</td>
<td>0 / 15915</td>
<td>0%</td>
</tr>
<tr>
<td class="label">&nbsp&nbsp--Register as FF</td>
<td>2819 / 15915</td>
<td>18%</td>
</tr>
<tr>
<td class="label">BSRAM</td>
<td>13 / 46</td>
<td>29%</td>
</tr>
</table>
<h1><a name="timing">Timing</a></h1>
<h2><a name="clock">Clock Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Type</th>
<th>Period</th>
<th>Frequency(MHz)</th>
<th>Rise</th>
<th>Fall</th>
<th>Source</th>
<th>Master</th>
<th>Object</th>
</tr>
<tr>
<td>1</td>
<td>clk3_579m</td>
<td>Base</td>
<td>279.408</td>
<td>3.579</td>
<td>0.000</td>
<td>139.704</td>
<td> </td>
<td> </td>
<td>clk3_579m_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>11.642</td>
<td>85.896</td>
<td>0.000</td>
<td>5.821</td>
<td>clk3_579m_ibuf/I</td>
<td>clk3_579m</td>
<td>u_pll/pll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>u_pll/pll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>11.642</td>
<td>85.896</td>
<td>0.000</td>
<td>5.821</td>
<td>clk3_579m_ibuf/I</td>
<td>clk3_579m</td>
<td>u_pll/pll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>23.284</td>
<td>42.948</td>
<td>0.000</td>
<td>11.642</td>
<td>clk3_579m_ibuf/I</td>
<td>clk3_579m</td>
<td>u_pll/pll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>u_pll/pll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>34.926</td>
<td>28.632</td>
<td>0.000</td>
<td>17.463</td>
<td>clk3_579m_ibuf/I</td>
<td>clk3_579m</td>
<td>u_pll/pll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="performance">Max Frequency Summary:</a></h2>
<table class="summary_table">
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
<td>85.896(MHz)</td>
<td>112.397(MHz)</td>
<td>9</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
<td>42.948(MHz)</td>
<td>63.672(MHz)</td>
<td>16</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="detail timing">Detail Timing Paths Information</a></h2>
<h3>Path&nbsp1</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.745</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ppi/u_ppi/ff_port_a_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_req_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.500</td>
<td>0.500</td>
<td>tCL</td>
<td>RR</td>
<td>215</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.860</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ppi/u_ppi/ff_port_a_3_s0/CLK</td>
</tr>
<tr>
<td>1.092</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>u_ppi/u_ppi/ff_port_a_3_s0/Q</td>
</tr>
<tr>
<td>1.566</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_exp_slot0/n28_s7/I1</td>
</tr>
<tr>
<td>2.121</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_exp_slot0/n28_s7/F</td>
</tr>
<tr>
<td>2.595</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_exp_slot0/n28_s3/I1</td>
</tr>
<tr>
<td>3.150</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>u_exp_slot0/n28_s3/F</td>
</tr>
<tr>
<td>3.624</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>w_sdram_address_17_s9/I1</td>
</tr>
<tr>
<td>4.179</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>w_sdram_address_17_s9/F</td>
</tr>
<tr>
<td>4.653</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/n225_s8/I1</td>
</tr>
<tr>
<td>5.208</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/n225_s8/F</td>
</tr>
<tr>
<td>5.682</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/n225_s6/I1</td>
</tr>
<tr>
<td>6.237</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_sdram/n225_s6/F</td>
</tr>
<tr>
<td>6.711</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/n179_s7/I0</td>
</tr>
<tr>
<td>7.228</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_sdram/n179_s7/F</td>
</tr>
<tr>
<td>7.702</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/n179_s1/I0</td>
</tr>
<tr>
<td>8.219</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_sdram/n179_s1/F</td>
</tr>
<tr>
<td>8.693</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/n224_s6/I1</td>
</tr>
<tr>
<td>9.248</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/n224_s6/F</td>
</tr>
<tr>
<td>9.722</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/ff_req_s2/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.142</td>
<td>0.500</td>
<td>tCL</td>
<td>RR</td>
<td>215</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.502</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_sdram/ff_req_s2/CLK</td>
</tr>
<tr>
<td>12.467</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_sdram/ff_req_s2</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.364, 49.244%; route: 4.266, 48.138%; tC2Q: 0.232, 2.618%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp2</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.783</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.684</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ppi/u_ppi/ff_port_a_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_main_state_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.500</td>
<td>0.500</td>
<td>tCL</td>
<td>RR</td>
<td>215</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.860</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ppi/u_ppi/ff_port_a_3_s0/CLK</td>
</tr>
<tr>
<td>1.092</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>u_ppi/u_ppi/ff_port_a_3_s0/Q</td>
</tr>
<tr>
<td>1.566</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_exp_slot0/n28_s7/I1</td>
</tr>
<tr>
<td>2.121</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_exp_slot0/n28_s7/F</td>
</tr>
<tr>
<td>2.595</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_exp_slot0/n28_s3/I1</td>
</tr>
<tr>
<td>3.150</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>u_exp_slot0/n28_s3/F</td>
</tr>
<tr>
<td>3.624</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>w_sdram_address_17_s9/I1</td>
</tr>
<tr>
<td>4.179</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>w_sdram_address_17_s9/F</td>
</tr>
<tr>
<td>4.653</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/n225_s8/I1</td>
</tr>
<tr>
<td>5.208</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/n225_s8/F</td>
</tr>
<tr>
<td>5.682</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/n225_s6/I1</td>
</tr>
<tr>
<td>6.237</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_sdram/n225_s6/F</td>
</tr>
<tr>
<td>6.711</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/n179_s7/I0</td>
</tr>
<tr>
<td>7.228</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_sdram/n179_s7/F</td>
</tr>
<tr>
<td>7.702</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/n446_s8/I0</td>
</tr>
<tr>
<td>8.219</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_sdram/n446_s8/F</td>
</tr>
<tr>
<td>8.693</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/n446_s7/I0</td>
</tr>
<tr>
<td>9.210</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/n446_s7/F</td>
</tr>
<tr>
<td>9.684</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/ff_main_state_0_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.142</td>
<td>0.500</td>
<td>tCL</td>
<td>RR</td>
<td>215</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.502</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_sdram/ff_main_state_0_s0/CLK</td>
</tr>
<tr>
<td>12.467</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_sdram/ff_main_state_0_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.326, 49.026%; route: 4.266, 48.345%; tC2Q: 0.232, 2.629%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp3</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.865</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.602</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ppi/u_ppi/ff_port_a_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_is_write_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.500</td>
<td>0.500</td>
<td>tCL</td>
<td>RR</td>
<td>215</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.860</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ppi/u_ppi/ff_port_a_3_s0/CLK</td>
</tr>
<tr>
<td>1.092</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>u_ppi/u_ppi/ff_port_a_3_s0/Q</td>
</tr>
<tr>
<td>1.566</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_exp_slot0/n28_s7/I1</td>
</tr>
<tr>
<td>2.121</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_exp_slot0/n28_s7/F</td>
</tr>
<tr>
<td>2.595</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_exp_slot0/n28_s3/I1</td>
</tr>
<tr>
<td>3.150</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>u_exp_slot0/n28_s3/F</td>
</tr>
<tr>
<td>3.624</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>w_sdram_address_17_s9/I1</td>
</tr>
<tr>
<td>4.179</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>w_sdram_address_17_s9/F</td>
</tr>
<tr>
<td>4.653</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/n225_s8/I1</td>
</tr>
<tr>
<td>5.208</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/n225_s8/F</td>
</tr>
<tr>
<td>5.682</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/n225_s6/I1</td>
</tr>
<tr>
<td>6.237</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_sdram/n225_s6/F</td>
</tr>
<tr>
<td>6.711</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/n179_s7/I0</td>
</tr>
<tr>
<td>7.228</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_sdram/n179_s7/F</td>
</tr>
<tr>
<td>7.702</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/n179_s1/I0</td>
</tr>
<tr>
<td>8.219</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_sdram/n179_s1/F</td>
</tr>
<tr>
<td>8.693</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/ff_is_write_s3/I0</td>
</tr>
<tr>
<td>9.242</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>u_sdram/ff_is_write_s3/F</td>
</tr>
<tr>
<td>9.602</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_sdram/ff_is_write_s1/CE</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.142</td>
<td>0.500</td>
<td>tCL</td>
<td>RR</td>
<td>215</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.502</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_sdram/ff_is_write_s1/CLK</td>
</tr>
<tr>
<td>12.467</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_sdram/ff_is_write_s1</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.358, 49.851%; route: 4.152, 47.495%; tC2Q: 0.232, 2.654%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp4</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.930</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.502</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.432</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_z80/u_cz80/ff_a_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_address_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_pll/pll_inst/CLKOUTD.default_gen_clk</td>
</tr>
<tr>
<td>0.484</td>
<td>0.484</td>
<td>tCL</td>
<td>RR</td>
<td>2677</td>
<td>u_pll/pll_inst/CLKOUTD</td>
</tr>
<tr>
<td>0.844</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_z80/u_cz80/ff_a_3_s0/CLK</td>
</tr>
<tr>
<td>1.076</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>9</td>
<td>u_z80/u_cz80/ff_a_3_s0/Q</td>
</tr>
<tr>
<td>1.550</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_opll/w_cs_n_s3/I1</td>
</tr>
<tr>
<td>2.105</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>u_opll/w_cs_n_s3/F</td>
</tr>
<tr>
<td>2.579</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>w_sdram_address_22_s6/I1</td>
</tr>
<tr>
<td>3.134</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>w_sdram_address_22_s6/F</td>
</tr>
<tr>
<td>3.608</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>w_sdram_address_22_s3/I1</td>
</tr>
<tr>
<td>4.163</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>w_sdram_address_22_s3/F</td>
</tr>
<tr>
<td>4.637</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>w_sdram_address_14_s10/I2</td>
</tr>
<tr>
<td>5.090</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>w_sdram_address_14_s10/F</td>
</tr>
<tr>
<td>5.564</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>w_sdram_address_14_s7/I2</td>
</tr>
<tr>
<td>6.017</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>w_sdram_address_14_s7/F</td>
</tr>
<tr>
<td>6.491</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>w_sdram_address_14_s3/I1</td>
</tr>
<tr>
<td>7.046</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>w_sdram_address_14_s3/F</td>
</tr>
<tr>
<td>7.520</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>w_sdram_address_14_s1/I0</td>
</tr>
<tr>
<td>8.037</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>w_sdram_address_14_s1/F</td>
</tr>
<tr>
<td>8.511</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>w_sdram_address_14_s0/I0</td>
</tr>
<tr>
<td>9.028</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>w_sdram_address_14_s0/F</td>
</tr>
<tr>
<td>9.502</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/ff_address_14_s0/D</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.142</td>
<td>0.500</td>
<td>tCL</td>
<td>RR</td>
<td>215</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.502</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_sdram/ff_address_14_s0/CLK</td>
</tr>
<tr>
<td>12.467</td>
<td>-0.035</td>
<td>tUnc</td>
<td> </td>
<td> </td>
<td>u_sdram/ff_address_14_s0</td>
</tr>
<tr>
<td>12.432</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_sdram/ff_address_14_s0</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.016</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.160, 48.048%; route: 4.266, 49.272%; tC2Q: 0.232, 2.680%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
<h3>Path&nbsp5</h3>
<b>Path Summary:</b></br>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.952</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.515</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.467</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_ppi/u_ppi/ff_port_a_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_sdram/ff_do_main_state_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk[R]</td>
</tr>
</table>
<b>Data Arrival Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>0.500</td>
<td>0.500</td>
<td>tCL</td>
<td>RR</td>
<td>215</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>0.860</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_ppi/u_ppi/ff_port_a_3_s0/CLK</td>
</tr>
<tr>
<td>1.092</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>u_ppi/u_ppi/ff_port_a_3_s0/Q</td>
</tr>
<tr>
<td>1.566</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_exp_slot0/n28_s7/I1</td>
</tr>
<tr>
<td>2.121</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_exp_slot0/n28_s7/F</td>
</tr>
<tr>
<td>2.595</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_exp_slot0/n28_s3/I1</td>
</tr>
<tr>
<td>3.150</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>u_exp_slot0/n28_s3/F</td>
</tr>
<tr>
<td>3.624</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>w_sdram_address_17_s9/I1</td>
</tr>
<tr>
<td>4.179</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>8</td>
<td>w_sdram_address_17_s9/F</td>
</tr>
<tr>
<td>4.653</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/n225_s8/I1</td>
</tr>
<tr>
<td>5.208</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/n225_s8/F</td>
</tr>
<tr>
<td>5.682</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/n225_s6/I1</td>
</tr>
<tr>
<td>6.237</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_sdram/n225_s6/F</td>
</tr>
<tr>
<td>6.711</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/n179_s7/I0</td>
</tr>
<tr>
<td>7.228</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_sdram/n179_s7/F</td>
</tr>
<tr>
<td>7.702</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/n446_s8/I0</td>
</tr>
<tr>
<td>8.219</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>u_sdram/n446_s8/F</td>
</tr>
<tr>
<td>8.693</td>
<td>0.474</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>u_sdram/ff_do_main_state_s4/I2</td>
</tr>
<tr>
<td>9.155</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>u_sdram/ff_do_main_state_s4/F</td>
</tr>
<tr>
<td>9.515</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_sdram/ff_do_main_state_s2/CE</td>
</tr>
</table>
<b>Data Required Path:</b>
<table class="summary_table">
<tr>
<th>AT</th>
<th>DELAY</th>
<th>TYPE</th>
<th>RF</th>
<th>FANOUT</th>
<th>NODE</th>
</tr>
<tr>
<td>11.642</td>
<td>0.000</td>
<td> </td>
<td> </td>
<td> </td>
<td>u_pll/pll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>12.142</td>
<td>0.500</td>
<td>tCL</td>
<td>RR</td>
<td>215</td>
<td>u_pll/pll_inst/CLKOUT</td>
</tr>
<tr>
<td>12.502</td>
<td>0.360</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>u_sdram/ff_do_main_state_s2/CLK</td>
</tr>
<tr>
<td>12.467</td>
<td>-0.035</td>
<td>tSu</td>
<td> </td>
<td>1</td>
<td>u_sdram/ff_do_main_state_s2</td>
</tr>
</table>
<b>Path Statistics:</b>
<table class="summary_table">
<tr>
<td class="label">Clock Skew:</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship:</td>
<td>11.642</td>
</tr>
<tr>
<td class="label">Logic Level:</td>
<td>9</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
<tr>
<td class="label">Arrival Data Path Delay:</td><td> cell: 4.271, 49.347%; route: 4.152, 47.972%; tC2Q: 0.232, 2.681%</td></tr>
<tr>
<td class="label">Required Clock Path Delay:</td><td> cell: 0.000, 0.000%; route: 0.360, 100.000%</td></tr>
</table>
<br/>
</div><!-- content -->
</div><!-- main_wrapper -->
</body>
</html>
