[2025-09-18 05:27:40] START suite=qualcomm_srv trace=srv655_ap
CMD: ./bin/champsim -w 20000000 -i 100000000 /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv655_ap.champsimtrace.xz
[VMEM] WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 20000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 3205 MT/s
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
[BTB] WARNING: target of return is a lower address than the corresponding call. This is usually a problem with your trace.
Heartbeat CPU 0 instructions: 10000003 cycles: 2789103 heartbeat IPC: 3.585 cumulative IPC: 3.585 (Simulation time: 00 hr 00 min 38 sec)
Heartbeat CPU 0 instructions: 20000004 cycles: 5360599 heartbeat IPC: 3.889 cumulative IPC: 3.731 (Simulation time: 00 hr 01 min 14 sec)
Warmup finished CPU 0 instructions: 20000004 cycles: 5360599 cumulative IPC: 3.731 (Simulation time: 00 hr 01 min 14 sec)
Warmup complete CPU 0 instructions: 20000004 cycles: 5360599 cumulative IPC: 3.731 (Simulation time: 00 hr 01 min 14 sec)
Heartbeat CPU 0 instructions: 30000005 cycles: 14509791 heartbeat IPC: 1.093 cumulative IPC: 1.093 (Simulation time: 00 hr 02 min 20 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 23947482 heartbeat IPC: 1.06 cumulative IPC: 1.076 (Simulation time: 00 hr 03 min 28 sec)
Heartbeat CPU 0 instructions: 50000010 cycles: 33243391 heartbeat IPC: 1.076 cumulative IPC: 1.076 (Simulation time: 00 hr 04 min 46 sec)
Heartbeat CPU 0 instructions: 60000014 cycles: 42443626 heartbeat IPC: 1.087 cumulative IPC: 1.079 (Simulation time: 00 hr 05 min 54 sec)
Heartbeat CPU 0 instructions: 70000014 cycles: 51721112 heartbeat IPC: 1.078 cumulative IPC: 1.079 (Simulation time: 00 hr 07 min 05 sec)
Heartbeat CPU 0 instructions: 80000014 cycles: 60924014 heartbeat IPC: 1.087 cumulative IPC: 1.08 (Simulation time: 00 hr 08 min 18 sec)
*** Reached end of trace: (0, "/home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv655_ap.champsimtrace.xz")
Heartbeat CPU 0 instructions: 90000015 cycles: 69957182 heartbeat IPC: 1.107 cumulative IPC: 1.084 (Simulation time: 00 hr 09 min 31 sec)
Heartbeat CPU 0 instructions: 100000015 cycles: 79020858 heartbeat IPC: 1.103 cumulative IPC: 1.086 (Simulation time: 00 hr 10 min 43 sec)
Heartbeat CPU 0 instructions: 110000016 cycles: 88087125 heartbeat IPC: 1.103 cumulative IPC: 1.088 (Simulation time: 00 hr 11 min 55 sec)
Simulation finished CPU 0 instructions: 100000003 cycles: 91764833 cumulative IPC: 1.09 (Simulation time: 00 hr 13 min 05 sec)
Simulation complete CPU 0 instructions: 100000003 cycles: 91764833 cumulative IPC: 1.09 (Simulation time: 00 hr 13 min 05 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/ho/itp_asplos25_AE/traces/qualcomm_srv/srv655_ap.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 1.09 instructions: 100000003 cycles: 91764833
CPU 0 Branch Prediction Accuracy: 92.31% MPKI: 13.8 Average ROB Occupancy at Mispredict: 29.53
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.06871
BRANCH_INDIRECT: 0.3387
BRANCH_CONDITIONAL: 12.12
BRANCH_DIRECT_CALL: 0.4055
BRANCH_INDIRECT_CALL: 0.4821
BRANCH_RETURN: 0.3794


====Backend Stall Breakdown====
ROB_STALL: 216431
LQ_STALL: 0
SQ_STALL: 935212


====ROB Stall Breakdown====

== Average ==
ADDR_TRANS: 180.97282
REPLAY_LOAD: 60.648422
NON_REPLAY_LOAD: 26.281216

== Total ==
ADDR_TRANS: 66598
REPLAY_LOAD: 28808
NON_REPLAY_LOAD: 121025

== Counts ==
ADDR_TRANS: 368
REPLAY_LOAD: 475
NON_REPLAY_LOAD: 4605

cpu0->cpu0_STLB TOTAL        ACCESS:    2105115 HIT:    2078853 MISS:      26262 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:    2105115 HIT:    2078853 MISS:      26262 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 198.6 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    9736529 HIT:    8768677 MISS:     967852 MSHR_MERGE:      70890
cpu0->cpu0_L2C LOAD         ACCESS:    7563639 HIT:    6843455 MISS:     720184 MSHR_MERGE:       3967
cpu0->cpu0_L2C RFO          ACCESS:     594855 HIT:     514335 MISS:      80520 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:     389067 HIT:     280323 MISS:     108744 MSHR_MERGE:      66923
cpu0->cpu0_L2C WRITE        ACCESS:    1128823 HIT:    1118319 MISS:      10504 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      60145 HIT:      12245 MISS:      47900 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:     469909 ISSUED:     235405 USEFUL:       6755 USELESS:      10735
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 39.51 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   15169776 HIT:    7608669 MISS:    7561107 MSHR_MERGE:    1863604
cpu0->cpu0_L1I LOAD         ACCESS:   15169776 HIT:    7608669 MISS:    7561107 MSHR_MERGE:    1863604
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 13.93 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   30467279 HIT:   25906660 MISS:    4560619 MSHR_MERGE:    1834828
cpu0->cpu0_L1D LOAD         ACCESS:   16547496 HIT:   14141167 MISS:    2406329 MSHR_MERGE:     540190
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:     539114 HIT:     232423 MISS:     306691 MSHR_MERGE:     102039
cpu0->cpu0_L1D WRITE        ACCESS:   13315802 HIT:   11528511 MISS:    1787291 MSHR_MERGE:    1192436
cpu0->cpu0_L1D TRANSLATION  ACCESS:      64867 HIT:       4559 MISS:      60308 MSHR_MERGE:        163
cpu0->cpu0_L1D PREFETCH REQUESTED:     748701 ISSUED:     539114 USEFUL:      54209 USELESS:      48641
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 19.53 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   12475265 HIT:   10373720 MISS:    2101545 MSHR_MERGE:    1056072
cpu0->cpu0_ITLB LOAD         ACCESS:   12475265 HIT:   10373720 MISS:    2101545 MSHR_MERGE:    1056072
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 5.316 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   28410244 HIT:   26989793 MISS:    1420451 MSHR_MERGE:     360809
cpu0->cpu0_DTLB LOAD         ACCESS:   28410244 HIT:   26989793 MISS:    1420451 MSHR_MERGE:     360809
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 9.563 cycles
cpu0->LLC TOTAL        ACCESS:    1022249 HIT:     917071 MISS:     105178 MSHR_MERGE:       4236
cpu0->LLC LOAD         ACCESS:     716217 HIT:     657159 MISS:      59058 MSHR_MERGE:        706
cpu0->LLC RFO          ACCESS:      80520 HIT:      71914 MISS:       8606 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:      41821 HIT:      23202 MISS:      18619 MSHR_MERGE:       3530
cpu0->LLC WRITE        ACCESS:     135791 HIT:     135113 MISS:        678 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      47900 HIT:      29683 MISS:      18217 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 100.2 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1862
  ROW_BUFFER_MISS:      98402
  AVG DBUS CONGESTED CYCLE: 4.14
Channel 0 WQ ROW_BUFFER_HIT:       1040
  ROW_BUFFER_MISS:       7852
  FULL:          0
Channel 0 REFRESHES ISSUED:       7647

==== TLB→Cache/MEM Breakdown (ROI totals across all caches) ====

DTLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level                  0       524622       576613        60484         9487
---------------------------------------------------------------
  STLB miss resolved @ L1D                0           20         2214         3342         1893
  STLB miss resolved @ L2C                0         1137         4200         6088         5028
  STLB miss resolved @ LLC                0          124         5430        15250        11601
  STLB miss resolved @ MEM                0            0         2568         9543        14130

ITLB
  (case)                                L1I          L1D          L2C          LLC          MEM
  STLB hit → final level             194050        53086      1416566       116959          740
---------------------------------------------------------------
  STLB miss resolved @ L1D                0            1          711          721           70
  STLB miss resolved @ L2C                0          497         1808          941           42
  STLB miss resolved @ LLC                0           33         1894         2187           88
  STLB miss resolved @ MEM                0            0          605          589          284
[2025-09-18 05:40:45] END   suite=qualcomm_srv trace=srv655_ap (rc=0)
