
*** Running vivado
    with args -log proyecto.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source proyecto.tcl -notrace


ECHO est  desactivado.
ECHO est  desactivado.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source proyecto.tcl -notrace
Command: link_design -top proyecto -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 841.715 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 638 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/Javier Orbis/OneDrive/Documentos/Github/DAS/sources/proyecto/proyecto.xdc]
Finished Parsing XDC File [C:/Users/Javier Orbis/OneDrive/Documentos/Github/DAS/sources/proyecto/proyecto.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 979.918 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 979.918 ; gain = 539.395
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.654 . Memory (MB): peak = 1002.000 ; gain = 22.082

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1275cdbdf

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1498.586 ; gain = 496.586

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 1 inverters resulting in an inversion of 3 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: f9a63983

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.151 . Memory (MB): peak = 1834.590 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1e02c0aed

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.215 . Memory (MB): peak = 1834.590 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 101 cells and removed 336 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 15f69bb9d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.252 . Memory (MB): peak = 1834.590 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 15f69bb9d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.298 . Memory (MB): peak = 1834.590 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 1efa44f7e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.397 . Memory (MB): peak = 1834.590 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1efa44f7e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.407 . Memory (MB): peak = 1834.590 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               1  |                                              0  |
|  Constant propagation         |             101  |             336  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1834.590 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1efa44f7e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.417 . Memory (MB): peak = 1834.590 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1efa44f7e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1834.590 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1efa44f7e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1834.590 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1834.590 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1efa44f7e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1834.590 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
25 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1834.590 ; gain = 854.672
INFO: [runtcl-4] Executing : report_drc -file proyecto_drc_opted.rpt -pb proyecto_drc_opted.pb -rpx proyecto_drc_opted.rpx
Command: report_drc -file proyecto_drc_opted.rpt -pb proyecto_drc_opted.pb -rpx proyecto_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Javier Orbis/OneDrive/Documentos/Github/DAS/projects/proyecto/proyecto.runs/impl_1/proyecto_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1834.590 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Javier Orbis/OneDrive/Documentos/Github/DAS/projects/proyecto/proyecto.runs/impl_1/proyecto_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1834.590 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 14685e3fd

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1834.590 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1834.590 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 17fbdce54

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.291 . Memory (MB): peak = 1834.590 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 244932819

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.803 . Memory (MB): peak = 1834.590 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 244932819

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.808 . Memory (MB): peak = 1834.590 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 244932819

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.814 . Memory (MB): peak = 1834.590 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 273171f23

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1834.590 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 251cf3aac

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1834.590 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 251cf3aac

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1834.590 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 17e891f9b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:04 . Memory (MB): peak = 1834.590 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 3 LUTNM shape to break, 74 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 1, two critical 2, total 3, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 39 nets or LUTs. Breaked 3 LUTs, combined 36 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1834.590 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            3  |             36  |                    39  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            3  |             36  |                    39  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 186661848

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1834.590 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 17ad7ae4a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1834.590 ; gain = 0.000
Phase 2 Global Placement | Checksum: 17ad7ae4a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 1834.590 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1159d41ff

Time (s): cpu = 00:00:08 ; elapsed = 00:00:05 . Memory (MB): peak = 1834.590 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 13564eb19

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1834.590 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1a3774ddb

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1834.590 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1a90cb5db

Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1834.590 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 176a1d7f9

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1834.590 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 14c106128

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1834.590 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 14ff363f6

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1834.590 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: c52793ba

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 1834.590 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1c3bd71ed

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1834.590 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1c3bd71ed

Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 1834.590 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 23ba044eb

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-4.722 | TNS=-35.136 |
Phase 1 Physical Synthesis Initialization | Checksum: 244e6ecc1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.110 . Memory (MB): peak = 1849.340 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 244e6ecc1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.135 . Memory (MB): peak = 1849.340 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 23ba044eb

Time (s): cpu = 00:00:17 ; elapsed = 00:00:12 . Memory (MB): peak = 1849.340 ; gain = 14.750

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-3.630. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1266ef98b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1849.340 ; gain = 14.750

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1849.340 ; gain = 14.750
Phase 4.1 Post Commit Optimization | Checksum: 1266ef98b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1849.340 ; gain = 14.750

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1266ef98b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1849.340 ; gain = 14.750

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1266ef98b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1849.340 ; gain = 14.750
Phase 4.3 Placer Reporting | Checksum: 1266ef98b

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1849.340 ; gain = 14.750

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1849.340 ; gain = 0.000

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1849.340 ; gain = 14.750
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 145c1cb34

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1849.340 ; gain = 14.750
Ending Placer Task | Checksum: 134a49af6

Time (s): cpu = 00:00:23 ; elapsed = 00:00:18 . Memory (MB): peak = 1849.340 ; gain = 14.750
INFO: [Common 17-83] Releasing license: Implementation
69 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:19 . Memory (MB): peak = 1849.340 ; gain = 14.750
INFO: [runtcl-4] Executing : report_io -file proyecto_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 1849.340 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file proyecto_utilization_placed.rpt -pb proyecto_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file proyecto_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1849.340 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.225 . Memory (MB): peak = 1856.762 ; gain = 7.422
INFO: [Common 17-1381] The checkpoint 'C:/Users/Javier Orbis/OneDrive/Documentos/Github/DAS/projects/proyecto/proyecto.runs/impl_1/proyecto_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.340 . Memory (MB): peak = 1856.762 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 1.00s |  WALL: 0.38s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1856.762 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.630 | TNS=-30.887 |
Phase 1 Physical Synthesis Initialization | Checksum: 1cad7921e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.256 . Memory (MB): peak = 1856.762 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.630 | TNS=-30.887 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 1cad7921e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.275 . Memory (MB): peak = 1856.762 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.630 | TNS=-30.887 |
INFO: [Physopt 32-702] Processed net fsm.state_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net j[0]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net j[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.607 | TNS=-34.932 |
INFO: [Physopt 32-81] Processed net j[0]_repN. Replicated 1 times.
INFO: [Physopt 32-735] Processed net j[0]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.606 | TNS=-38.620 |
INFO: [Physopt 32-702] Processed net j[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net screenInteface/fsm.i_reg[3].  Re-placed instance screenInteface/fsm.state[0]_i_2
INFO: [Physopt 32-735] Processed net screenInteface/fsm.i_reg[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.356 | TNS=-38.358 |
INFO: [Physopt 32-702] Processed net j[0]_repN_1. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net screenInteface/fsm.j_reg[3][0]. Critical path length was reduced through logic transformation on cell screenInteface/fsm.j[0]_i_1_comp.
INFO: [Physopt 32-735] Processed net screenInteface/fsm.j[2]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.348 | TNS=-37.138 |
INFO: [Physopt 32-710] Processed net generaPieza/fsm.state_reg[0]_0[0]. Critical path length was reduced through logic transformation on cell generaPieza/fsm.state[0]_i_1_comp.
INFO: [Physopt 32-735] Processed net screenInteface/fsm.i_reg[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.235 | TNS=-37.025 |
INFO: [Physopt 32-702] Processed net screenInteface/fsm.state[0]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net screenInteface/fsm.state[0]_i_12_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.190 | TNS=-36.980 |
INFO: [Physopt 32-702] Processed net screenInteface/fsm.state[0]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net screenInteface/fsm.state[0]_i_6_n_0. Critical path length was reduced through logic transformation on cell screenInteface/fsm.state[0]_i_6_comp.
INFO: [Physopt 32-735] Processed net screenInteface/fsm.state[0]_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.188 | TNS=-36.978 |
INFO: [Physopt 32-702] Processed net screenInteface/fsm.state[0]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j_reg[3]_i_3_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j[3]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j_reg[3]_i_12_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j_reg[3]_i_15_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j_reg[3]_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j[3]_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j_reg[3]_i_44_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j_reg[3]_i_59_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j_reg[3]_i_116_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j_reg[3]_i_155_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j_reg[3]_i_235_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j[3]_i_284_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net screenInteface/fsm.j[3]_i_280_n_0.  Re-placed instance screenInteface/fsm.j[3]_i_280
INFO: [Physopt 32-735] Processed net screenInteface/fsm.j[3]_i_280_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.121 | TNS=-36.509 |
INFO: [Physopt 32-710] Processed net screenInteface/fsm.j[3]_i_284_n_0. Critical path length was reduced through logic transformation on cell screenInteface/fsm.j[3]_i_284_comp.
INFO: [Physopt 32-735] Processed net screenInteface/fsm.j[3]_i_280_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.087 | TNS=-36.199 |
INFO: [Physopt 32-663] Processed net i__0[1].  Re-placed instance fsm.i_reg[1]
INFO: [Physopt 32-735] Processed net i__0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.084 | TNS=-36.707 |
INFO: [Physopt 32-81] Processed net i__0[1]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net i__0[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.075 | TNS=-39.658 |
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j[3]_i_239_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j_reg[3]_i_288_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j_reg[3]_i_318_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-735] Processed net screenInteface/fsm.j[3]_i_341_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.071 | TNS=-39.630 |
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j_reg[3]_i_333_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 25 pins.
INFO: [Physopt 32-735] Processed net screenInteface/fsm.j[3]_i_347_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.069 | TNS=-39.616 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 25 pins.
INFO: [Physopt 32-735] Processed net screenInteface/fsm.j[3]_i_346_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.067 | TNS=-39.602 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 25 pins.
INFO: [Physopt 32-735] Processed net screenInteface/fsm.j[3]_i_345_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.051 | TNS=-39.382 |
INFO: [Physopt 32-702] Processed net i__0[1]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net screenInteface/fsm.i_reg[3].  Re-placed instance screenInteface/fsm.state[0]_i_2_comp_1
INFO: [Physopt 32-735] Processed net screenInteface/fsm.i_reg[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.033 | TNS=-39.364 |
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j[3]_i_347_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j_reg[3]_i_5_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 15 pins.
INFO: [Physopt 32-735] Processed net generaPieza/fsm.state_reg[0]_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.967 | TNS=-39.298 |
INFO: [Physopt 32-702] Processed net screenInteface/D[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net screenInteface/D[2]. Critical path length was reduced through logic transformation on cell screenInteface/fsm.i[2]_i_1_comp.
INFO: [Physopt 32-735] Processed net screenInteface/fsm.i[2]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.889 | TNS=-38.804 |
INFO: [Physopt 32-702] Processed net screenInteface/fsm.state[0]_i_4_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net screenInteface/fsm.state[0]_i_4_n_0. Critical path length was reduced through logic transformation on cell screenInteface/fsm.state[0]_i_4_comp.
INFO: [Physopt 32-735] Processed net screenInteface/fsm.state[0]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.840 | TNS=-38.755 |
INFO: [Physopt 32-710] Processed net screenInteface/fsm.state[0]_i_7_n_0. Critical path length was reduced through logic transformation on cell screenInteface/fsm.state[0]_i_7_comp.
INFO: [Physopt 32-735] Processed net screenInteface/fsm.state[0]_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.826 | TNS=-38.753 |
INFO: [Physopt 32-663] Processed net screenInteface/fsm.state[0]_i_13_n_0.  Re-placed instance screenInteface/fsm.state[0]_i_13_comp_1
INFO: [Physopt 32-735] Processed net screenInteface/fsm.state[0]_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.813 | TNS=-38.740 |
INFO: [Physopt 32-702] Processed net generaPieza/fsm.state_reg[0]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsm.state_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net j[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.state[0]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.state[0]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j_reg[3]_i_3_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j[3]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j_reg[3]_i_12_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j_reg[3]_i_15_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j[3]_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j_reg[3]_i_44_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j[3]_i_239_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j_reg[3]_i_288_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j[3]_i_347_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j_reg[3]_i_5_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generaPieza/fsm.state_reg[0]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.813 | TNS=-38.740 |
Phase 3 Critical Path Optimization | Checksum: 1cad7921e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1862.148 ; gain = 5.387

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.813 | TNS=-38.740 |
INFO: [Physopt 32-702] Processed net fsm.state_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net j[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.state[0]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.state[0]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j_reg[3]_i_3_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j[3]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j_reg[3]_i_12_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j_reg[3]_i_15_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j_reg[3]_i_20_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j[3]_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j_reg[3]_i_44_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j_reg[3]_i_59_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j_reg[3]_i_116_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j_reg[3]_i_155_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j[3]_i_239_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j_reg[3]_i_288_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j_reg[3]_i_318_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j_reg[3]_i_333_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j[3]_i_347_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j_reg[3]_i_5_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generaPieza/fsm.state_reg[0]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net fsm.state_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net j[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.state[0]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.state[0]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j_reg[3]_i_3_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j[3]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j_reg[3]_i_12_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j_reg[3]_i_15_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j[3]_i_32_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j_reg[3]_i_44_n_6. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j[3]_i_239_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j_reg[3]_i_288_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j[3]_i_347_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net screenInteface/fsm.j_reg[3]_i_5_n_5. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net generaPieza/fsm.state_reg[0]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-2.813 | TNS=-38.740 |
Phase 4 Critical Path Optimization | Checksum: 1cad7921e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1862.859 ; gain = 6.098
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1862.859 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-2.813 | TNS=-38.740 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          0.817  |         -7.853  |            3  |              0  |                    21  |           0  |           2  |  00:00:02  |
|  Total          |          0.817  |         -7.853  |            3  |              0  |                    21  |           0  |           3  |  00:00:02  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1862.859 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 9702a6ef

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 1862.859 ; gain = 6.098
INFO: [Common 17-83] Releasing license: Implementation
237 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.212 . Memory (MB): peak = 1875.664 ; gain = 12.805
INFO: [Common 17-1381] The checkpoint 'C:/Users/Javier Orbis/OneDrive/Documentos/Github/DAS/projects/proyecto/proyecto.runs/impl_1/proyecto_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 3929bfe0 ConstDB: 0 ShapeSum: 343ccc40 RouteDB: 0
Post Restoration Checksum: NetGraph: 800e1bca | NumContArr: 2f9a5d7e | Constraints: 190a55ad | Timing: 0
Phase 1 Build RT Design | Checksum: c8b2cef5

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1980.121 ; gain = 90.316

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: c8b2cef5

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1980.121 ; gain = 90.316

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: c8b2cef5

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 1980.121 ; gain = 90.316
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: e889db7f

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1986.137 ; gain = 96.332
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-2.714 | TNS=-34.946| WHS=-0.148 | THS=-34.880|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3414
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3414
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: c17ed795

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1993.691 ; gain = 103.887

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: c17ed795

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1993.691 ; gain = 103.887
Phase 3 Initial Routing | Checksum: 27f314846

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1993.691 ; gain = 103.887
INFO: [Route 35-580] Design has 7 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+================+
| Launch Setup Clock | Launch Hold Clock | Pin            |
+====================+===================+================+
| sysClk             | sysClk            | fsm.j_reg[1]/D |
| sysClk             | sysClk            | fsm.j_reg[2]/D |
| sysClk             | sysClk            | fsm.j_reg[3]/D |
| sysClk             | sysClk            | fsm.i_reg[0]/D |
| sysClk             | sysClk            | fsm.i_reg[4]/D |
+--------------------+-------------------+----------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 794
 Number of Nodes with overlaps = 151
 Number of Nodes with overlaps = 77
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.312 | TNS=-56.592| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 12f611836

Time (s): cpu = 00:00:21 ; elapsed = 00:00:18 . Memory (MB): peak = 1994.371 ; gain = 104.566

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 209
 Number of Nodes with overlaps = 71
 Number of Nodes with overlaps = 40
 Number of Nodes with overlaps = 26
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.347 | TNS=-56.994| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 168f7b443

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1994.371 ; gain = 104.566
Phase 4 Rip-up And Reroute | Checksum: 168f7b443

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1994.371 ; gain = 104.566

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 21eb221d5

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1994.371 ; gain = 104.566
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.210 | TNS=-50.966| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 14c99b669

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1995.395 ; gain = 105.590

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 14c99b669

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1995.395 ; gain = 105.590
Phase 5 Delay and Skew Optimization | Checksum: 14c99b669

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 1995.395 ; gain = 105.590

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1aece8ea7

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1995.395 ; gain = 105.590
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-3.199 | TNS=-50.218| WHS=0.044  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1dbd79ee5

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1995.395 ; gain = 105.590
Phase 6 Post Hold Fix | Checksum: 1dbd79ee5

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1995.395 ; gain = 105.590

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 1.01531 %
  Global Horizontal Routing Utilization  = 1.29971 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 37.8378%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 56.7568%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 42.6471%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 42.6471%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: 1823cb0b3

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1995.395 ; gain = 105.590

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1823cb0b3

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 1996.430 ; gain = 106.625

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 12a273c58

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1996.430 ; gain = 106.625

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-3.199 | TNS=-50.218| WHS=0.044  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 12a273c58

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1996.430 ; gain = 106.625
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: c1f786c4

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1996.430 ; gain = 106.625

Time (s): cpu = 00:00:24 ; elapsed = 00:00:20 . Memory (MB): peak = 1996.430 ; gain = 106.625

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
256 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:39 . Memory (MB): peak = 1996.430 ; gain = 120.766
INFO: [runtcl-4] Executing : report_drc -file proyecto_drc_routed.rpt -pb proyecto_drc_routed.pb -rpx proyecto_drc_routed.rpx
Command: report_drc -file proyecto_drc_routed.rpt -pb proyecto_drc_routed.pb -rpx proyecto_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/Javier Orbis/OneDrive/Documentos/Github/DAS/projects/proyecto/proyecto.runs/impl_1/proyecto_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file proyecto_methodology_drc_routed.rpt -pb proyecto_methodology_drc_routed.pb -rpx proyecto_methodology_drc_routed.rpx
Command: report_methodology -file proyecto_methodology_drc_routed.rpt -pb proyecto_methodology_drc_routed.pb -rpx proyecto_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/Javier Orbis/OneDrive/Documentos/Github/DAS/projects/proyecto/proyecto.runs/impl_1/proyecto_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file proyecto_power_routed.rpt -pb proyecto_power_summary_routed.pb -rpx proyecto_power_routed.rpx
Command: report_power -file proyecto_power_routed.rpt -pb proyecto_power_summary_routed.pb -rpx proyecto_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
266 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file proyecto_route_status.rpt -pb proyecto_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file proyecto_timing_summary_routed.rpt -pb proyecto_timing_summary_routed.pb -rpx proyecto_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file proyecto_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file proyecto_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file proyecto_bus_skew_routed.rpt -pb proyecto_bus_skew_routed.pb -rpx proyecto_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.237 . Memory (MB): peak = 2054.039 ; gain = 1.176
INFO: [Common 17-1381] The checkpoint 'C:/Users/Javier Orbis/OneDrive/Documentos/Github/DAS/projects/proyecto/proyecto.runs/impl_1/proyecto_routed.dcp' has been generated.
Command: write_bitstream -force proyecto.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP soundGen/acc0 input soundGen/acc0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP soundGen/acc0 output soundGen/acc0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP soundGen/acc0 multiplier stage soundGen/acc0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 3 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./proyecto.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
14 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:10 ; elapsed = 00:00:36 . Memory (MB): peak = 2578.059 ; gain = 524.020
INFO: [Common 17-206] Exiting Vivado at Wed Jun 19 11:13:51 2024...
