

================================================================
== Vitis HLS Report for 'FeedB_Pipeline_FeedB_Pipeline_N_FeedB_Pipeline_M'
================================================================
* Date:           Mon Nov 11 16:39:24 2024

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        MatrixMultiplication
* Solution:       xcu250-figd2104-2L-e (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.803 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  |                    Pipeline                   |
    |   min   |   max   |    min    |    max    |  min |  max |                      Type                     |
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+
    |     1026|     1026|  10.260 us|  10.260 us|  1025|  1025|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+------+------+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- FeedB_Pipeline_N_FeedB_Pipeline_M  |     1024|     1024|         2|          1|          1|  1024|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.60>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%m1 = alloca i32 1" [../kernel/Memory.cpp:422]   --->   Operation 5 'alloca' 'm1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%n1_02 = alloca i32 1" [../kernel/Memory.cpp:420]   --->   Operation 6 'alloca' 'n1_02' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %bPipes_0, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 8 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %bFeed, void @empty_16, i32 0, i32 0, void @empty_24, i32 0, i32 0, void @empty_24, void @empty_24, void @empty_24, i32 0, i32 0, i32 0, i32 0, void @empty_24, void @empty_24, i32 4294967295, i32 0, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.38ns)   --->   "%store_ln0 = store i11 0, i11 %indvar_flatten"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 11 [1/1] (0.38ns)   --->   "%store_ln420 = store i5 0, i5 %n1_02" [../kernel/Memory.cpp:420]   --->   Operation 11 'store' 'store_ln420' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.38ns)   --->   "%store_ln422 = store i7 0, i7 %m1" [../kernel/Memory.cpp:422]   --->   Operation 12 'store' 'store_ln422' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln420 = br void %for.body30" [../kernel/Memory.cpp:420]   --->   Operation 13 'br' 'br_ln420' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i11 %indvar_flatten" [../kernel/Memory.cpp:420]   --->   Operation 14 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.73ns)   --->   "%icmp_ln420 = icmp_eq  i11 %indvar_flatten_load, i11 1024" [../kernel/Memory.cpp:420]   --->   Operation 15 'icmp' 'icmp_ln420' <Predicate = true> <Delay = 0.73> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.73ns)   --->   "%add_ln420 = add i11 %indvar_flatten_load, i11 1" [../kernel/Memory.cpp:420]   --->   Operation 16 'add' 'add_ln420' <Predicate = true> <Delay = 0.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln420 = br i1 %icmp_ln420, void %for.inc37, void %for.inc40.exitStub" [../kernel/Memory.cpp:420]   --->   Operation 17 'br' 'br_ln420' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%m1_load = load i7 %m1" [../kernel/Memory.cpp:422]   --->   Operation 18 'load' 'm1_load' <Predicate = (!icmp_ln420)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%n1_02_load = load i5 %n1_02" [../kernel/Memory.cpp:420]   --->   Operation 19 'load' 'n1_02_load' <Predicate = (!icmp_ln420)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @FeedB_Pipeline_N_FeedB_Pipeline_M_str"   --->   Operation 20 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln420)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024"   --->   Operation 21 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln420)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.70ns)   --->   "%icmp_ln422 = icmp_eq  i7 %m1_load, i7 64" [../kernel/Memory.cpp:422]   --->   Operation 22 'icmp' 'icmp_ln422' <Predicate = (!icmp_ln420)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.30ns)   --->   "%select_ln420 = select i1 %icmp_ln422, i7 0, i7 %m1_load" [../kernel/Memory.cpp:420]   --->   Operation 23 'select' 'select_ln420' <Predicate = (!icmp_ln420)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.70ns)   --->   "%add_ln420_1 = add i5 %n1_02_load, i5 1" [../kernel/Memory.cpp:420]   --->   Operation 24 'add' 'add_ln420_1' <Predicate = (!icmp_ln420)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.27ns)   --->   "%select_ln420_1 = select i1 %icmp_ln422, i5 %add_ln420_1, i5 %n1_02_load" [../kernel/Memory.cpp:420]   --->   Operation 25 'select' 'select_ln420_1' <Predicate = (!icmp_ln420)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.70ns)   --->   "%cmp31 = icmp_eq  i5 %select_ln420_1, i5 0" [../kernel/Memory.cpp:420]   --->   Operation 26 'icmp' 'cmp31' <Predicate = (!icmp_ln420)> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln422 = zext i7 %select_ln420" [../kernel/Memory.cpp:422]   --->   Operation 27 'zext' 'zext_ln422' <Predicate = (!icmp_ln420)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln423 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_24" [../kernel/Memory.cpp:423]   --->   Operation 28 'specpipeline' 'specpipeline_ln423' <Predicate = (!icmp_ln420)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln426 = br i1 %cmp31, void %if.else, void %if.then" [../kernel/Memory.cpp:426]   --->   Operation 29 'br' 'br_ln426' <Predicate = (!icmp_ln420)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%buffer_addr_1 = getelementptr i256 %buffer_r, i64 0, i64 %zext_ln422" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:430]   --->   Operation 30 'getelementptr' 'buffer_addr_1' <Predicate = (!icmp_ln420 & !cmp31)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (1.20ns)   --->   "%val_1 = load i6 %buffer_addr_1" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:430]   --->   Operation 31 'load' 'val_1' <Predicate = (!icmp_ln420 & !cmp31)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 64> <RAM>
ST_1 : Operation 32 [1/1] (0.70ns)   --->   "%add_ln422 = add i7 %select_ln420, i7 1" [../kernel/Memory.cpp:422]   --->   Operation 32 'add' 'add_ln422' <Predicate = (!icmp_ln420)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.38ns)   --->   "%store_ln420 = store i11 %add_ln420, i11 %indvar_flatten" [../kernel/Memory.cpp:420]   --->   Operation 33 'store' 'store_ln420' <Predicate = (!icmp_ln420)> <Delay = 0.38>
ST_1 : Operation 34 [1/1] (0.38ns)   --->   "%store_ln420 = store i5 %select_ln420_1, i5 %n1_02" [../kernel/Memory.cpp:420]   --->   Operation 34 'store' 'store_ln420' <Predicate = (!icmp_ln420)> <Delay = 0.38>
ST_1 : Operation 35 [1/1] (0.38ns)   --->   "%store_ln422 = store i7 %add_ln422, i7 %m1" [../kernel/Memory.cpp:422]   --->   Operation 35 'store' 'store_ln422' <Predicate = (!icmp_ln420)> <Delay = 0.38>
ST_1 : Operation 45 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 45 'ret' 'ret_ln0' <Predicate = (icmp_ln420)> <Delay = 0.38>

State 2 <SV = 1> <Delay = 2.80>
ST_2 : Operation 36 [1/2] (1.20ns)   --->   "%val_1 = load i6 %buffer_addr_1" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:430]   --->   Operation 36 'load' 'val_1' <Predicate = (!icmp_ln420 & !cmp31)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 64> <RAM>
ST_2 : Operation 37 [1/1] (0.38ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 37 'br' 'br_ln0' <Predicate = (!icmp_ln420 & !cmp31)> <Delay = 0.38>
ST_2 : Operation 38 [1/1] (1.42ns)   --->   "%val = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %bFeed" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:427]   --->   Operation 38 'read' 'val' <Predicate = (!icmp_ln420 & cmp31)> <Delay = 1.42> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 2> <FIFO>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%buffer_addr = getelementptr i256 %buffer_r, i64 0, i64 %zext_ln422" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:428]   --->   Operation 39 'getelementptr' 'buffer_addr' <Predicate = (!icmp_ln420 & cmp31)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.20ns)   --->   "%store_ln150 = store i256 %val, i6 %buffer_addr" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:428]   --->   Operation 40 'store' 'store_ln150' <Predicate = (!icmp_ln420 & cmp31)> <Delay = 1.20> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.20> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 256> <Depth = 64> <RAM>
ST_2 : Operation 41 [1/1] (0.38ns)   --->   "%br_ln429 = br void %for.inc" [../kernel/Memory.cpp:429]   --->   Operation 41 'br' 'br_ln429' <Predicate = (!icmp_ln420 & cmp31)> <Delay = 0.38>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%val_2 = phi i256 %val, void %if.then, i256 %val_1, void %if.else"   --->   Operation 42 'phi' 'val_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.98ns)   --->   "%write_ln406 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %bPipes_0, i256 %val_2" [/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:406->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:277->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:146->../kernel/Memory.cpp:432]   --->   Operation 43 'write' 'write_ln406' <Predicate = true> <Delay = 0.98> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 0.98> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 256> <Depth = 4> <FIFO>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln422 = br void %for.body30" [../kernel/Memory.cpp:422]   --->   Operation 44 'br' 'br_ln422' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.601ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln422', ../kernel/Memory.cpp:422) of constant 0 on local variable 'm1', ../kernel/Memory.cpp:422 [11]  (0.387 ns)
	'load' operation 7 bit ('m1_load', ../kernel/Memory.cpp:422) on local variable 'm1', ../kernel/Memory.cpp:422 [19]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln422', ../kernel/Memory.cpp:422) [23]  (0.706 ns)
	'select' operation 7 bit ('select_ln420', ../kernel/Memory.cpp:420) [24]  (0.308 ns)
	'getelementptr' operation 6 bit ('buffer_addr_1', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:430) [32]  (0.000 ns)
	'load' operation 256 bit ('val', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:430) on array 'buffer_r' [33]  (1.200 ns)

 <State 2>: 2.803ns
The critical path consists of the following:
	fifo read operation ('val', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:427) on port 'bFeed' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:427) [36]  (1.428 ns)
	multiplexor before 'phi' operation 256 bit ('val') with incoming values : ('val', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:430) ('val', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:427) [41]  (0.387 ns)
	'phi' operation 256 bit ('val') with incoming values : ('val', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/DataPack.h:150->../kernel/Memory.cpp:430) ('val', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:199->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:153->../kernel/Memory.cpp:427) [41]  (0.000 ns)
	fifo write operation ('write_ln406', /home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:406->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:277->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:146->../kernel/Memory.cpp:432) on port 'bPipes_0' (/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:406->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:277->/home/minghe/gemm_hls/hlslib/include/hlslib/xilinx/Stream.h:146->../kernel/Memory.cpp:432) [42]  (0.988 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
