{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1748247096366 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1748247096367 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 26 18:11:36 2025 " "Processing started: Mon May 26 18:11:36 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1748247096367 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247096367 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Verilog-RISC-V-CPU -c Verilog-RISC-V-CPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off Verilog-RISC-V-CPU -c Verilog-RISC-V-CPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247096367 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1748247096668 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1748247096669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tls/tb_cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file tls/tb_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_cpu " "Found entity 1: tb_cpu" {  } { { "TLS/tb_cpu.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/tb_cpu.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748247103502 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247103502 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tls/fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file tls/fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm " "Found entity 1: fsm" {  } { { "TLS/fsm.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748247103504 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247103504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tls/cpu.v 1 1 " "Found 1 design units, including 1 entities, in source file tls/cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "TLS/cpu.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748247103505 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247103505 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg/regfile.v 1 1 " "Found 1 design units, including 1 entities, in source file reg/regfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "REG/regfile.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/REG/regfile.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748247103507 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247103507 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pip/mem_wb.v 1 1 " "Found 1 design units, including 1 entities, in source file pip/mem_wb.v" { { "Info" "ISGN_ENTITY_NAME" "1 mem_wb " "Found entity 1: mem_wb" {  } { { "PIP/mem_wb.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/PIP/mem_wb.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748247103508 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247103508 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pip/if_id.v 1 1 " "Found 1 design units, including 1 entities, in source file pip/if_id.v" { { "Info" "ISGN_ENTITY_NAME" "1 if_id " "Found entity 1: if_id" {  } { { "PIP/if_id.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/PIP/if_id.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748247103509 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247103509 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pip/id_ex.v 1 1 " "Found 1 design units, including 1 entities, in source file pip/id_ex.v" { { "Info" "ISGN_ENTITY_NAME" "1 id_ex " "Found entity 1: id_ex" {  } { { "PIP/id_ex.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/PIP/id_ex.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748247103510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247103510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pip/ex_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file pip/ex_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex_mem " "Found entity 1: ex_mem" {  } { { "PIP/ex_mem.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/PIP/ex_mem.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748247103512 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247103512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imgen/imm_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file imgen/imm_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 imm_gen " "Found entity 1: imm_gen" {  } { { "IMGEN/imm_gen.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/IMGEN/imm_gen.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748247103513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247103513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "idm/instr_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file idm/instr_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 instr_mem " "Found entity 1: instr_mem" {  } { { "IDM/instr_mem.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/IDM/instr_mem.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748247103514 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247103514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "idm/data_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file idm/data_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 data_mem " "Found entity 1: data_mem" {  } { { "IDM/data_mem.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/IDM/data_mem.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748247103515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247103515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hfu/hazard.v 1 1 " "Found 1 design units, including 1 entities, in source file hfu/hazard.v" { { "Info" "ISGN_ENTITY_NAME" "1 hazard " "Found entity 1: hazard" {  } { { "HFU/hazard.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/HFU/hazard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748247103516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247103516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hfu/forward.v 1 1 " "Found 1 design units, including 1 entities, in source file hfu/forward.v" { { "Info" "ISGN_ENTITY_NAME" "1 forward " "Found entity 1: forward" {  } { { "HFU/forward.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/HFU/forward.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748247103518 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247103518 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ccu/control.v 1 1 " "Found 1 design units, including 1 entities, in source file ccu/control.v" { { "Info" "ISGN_ENTITY_NAME" "1 control " "Found entity 1: control" {  } { { "CCU/control.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/CCU/control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748247103519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247103519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bpc/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file bpc/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 pc " "Found entity 1: pc" {  } { { "BPC/pc.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/BPC/pc.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748247103520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247103520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ALU/ALU.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/ALU/ALU.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1748247103521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247103521 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "ex_is_str_reg_indirect cpu.v(219) " "Verilog HDL Implicit Net warning at cpu.v(219): created implicit net for \"ex_is_str_reg_indirect\"" {  } { { "TLS/cpu.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 219 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748247103521 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tb_cpu " "Elaborating entity \"tb_cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1748247103546 ""}
{ "Warning" "WVRFX_VERI_2076_UNCONVERTED" "clk tb_cpu.v(22) " "Verilog HDL warning at tb_cpu.v(22): assignments to clk create a combinational loop" {  } { { "TLS/tb_cpu.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/tb_cpu.v" 22 0 0 } }  } 0 10755 "Verilog HDL warning at %2!s!: assignments to %1!s! create a combinational loop" 0 0 "Analysis & Synthesis" 0 -1 1748247103546 "|tb_cpu"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "tb_cpu.v(44) " "Verilog HDL warning at tb_cpu.v(44): ignoring unsupported system task" {  } { { "TLS/tb_cpu.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/tb_cpu.v" 44 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1748247103546 "|tb_cpu"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "tb_cpu.v(46) " "Verilog HDL warning at tb_cpu.v(46): ignoring unsupported system task" {  } { { "TLS/tb_cpu.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/tb_cpu.v" 46 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1748247103546 "|tb_cpu"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "tb_cpu.v(53) " "Verilog HDL warning at tb_cpu.v(53): ignoring unsupported system task" {  } { { "TLS/tb_cpu.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/tb_cpu.v" 53 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1748247103546 "|tb_cpu"}
{ "Warning" "WVRFX_VERI_IGNORED_SYSTEM_TASK" "tb_cpu.v(80) " "Verilog HDL warning at tb_cpu.v(80): ignoring unsupported system task" {  } { { "TLS/tb_cpu.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/tb_cpu.v" 80 0 0 } }  } 0 10175 "Verilog HDL warning at %1!s!: ignoring unsupported system task" 0 0 "Analysis & Synthesis" 0 -1 1748247103546 "|tb_cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cpu cpu:DUT " "Elaborating entity \"cpu\" for hierarchy \"cpu:DUT\"" {  } { { "TLS/tb_cpu.v" "DUT" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/tb_cpu.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748247103547 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "is_jal cpu.v(78) " "Verilog HDL or VHDL warning at cpu.v(78): object \"is_jal\" assigned a value but never read" {  } { { "TLS/cpu.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 78 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748247103549 "|tb_cpu|cpu:DUT"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "str_addr cpu.v(268) " "Verilog HDL or VHDL warning at cpu.v(268): object \"str_addr\" assigned a value but never read" {  } { { "TLS/cpu.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 268 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748247103549 "|tb_cpu|cpu:DUT"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alu_in2_reg cpu.v(284) " "Verilog HDL or VHDL warning at cpu.v(284): object \"alu_in2_reg\" assigned a value but never read" {  } { { "TLS/cpu.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 284 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1748247103549 "|tb_cpu|cpu:DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 cpu.v(148) " "Verilog HDL assignment warning at cpu.v(148): truncated value with size 32 to match size of target (16)" {  } { { "TLS/cpu.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 148 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748247103549 "|tb_cpu|cpu:DUT"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 cpu.v(383) " "Verilog HDL assignment warning at cpu.v(383): truncated value with size 32 to match size of target (16)" {  } { { "TLS/cpu.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 383 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1748247103549 "|tb_cpu|cpu:DUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_data\[0\] cpu.v(354) " "Inferred latch for \"mem_read_data\[0\]\" at cpu.v(354)" {  } { { "TLS/cpu.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247103549 "|tb_cpu|cpu:DUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_data\[1\] cpu.v(354) " "Inferred latch for \"mem_read_data\[1\]\" at cpu.v(354)" {  } { { "TLS/cpu.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247103549 "|tb_cpu|cpu:DUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_data\[2\] cpu.v(354) " "Inferred latch for \"mem_read_data\[2\]\" at cpu.v(354)" {  } { { "TLS/cpu.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247103549 "|tb_cpu|cpu:DUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_data\[3\] cpu.v(354) " "Inferred latch for \"mem_read_data\[3\]\" at cpu.v(354)" {  } { { "TLS/cpu.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247103549 "|tb_cpu|cpu:DUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_data\[4\] cpu.v(354) " "Inferred latch for \"mem_read_data\[4\]\" at cpu.v(354)" {  } { { "TLS/cpu.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247103549 "|tb_cpu|cpu:DUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_data\[5\] cpu.v(354) " "Inferred latch for \"mem_read_data\[5\]\" at cpu.v(354)" {  } { { "TLS/cpu.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247103549 "|tb_cpu|cpu:DUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_data\[6\] cpu.v(354) " "Inferred latch for \"mem_read_data\[6\]\" at cpu.v(354)" {  } { { "TLS/cpu.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247103549 "|tb_cpu|cpu:DUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_data\[7\] cpu.v(354) " "Inferred latch for \"mem_read_data\[7\]\" at cpu.v(354)" {  } { { "TLS/cpu.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247103549 "|tb_cpu|cpu:DUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_data\[8\] cpu.v(354) " "Inferred latch for \"mem_read_data\[8\]\" at cpu.v(354)" {  } { { "TLS/cpu.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247103549 "|tb_cpu|cpu:DUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_data\[9\] cpu.v(354) " "Inferred latch for \"mem_read_data\[9\]\" at cpu.v(354)" {  } { { "TLS/cpu.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247103549 "|tb_cpu|cpu:DUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_data\[10\] cpu.v(354) " "Inferred latch for \"mem_read_data\[10\]\" at cpu.v(354)" {  } { { "TLS/cpu.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247103549 "|tb_cpu|cpu:DUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_data\[11\] cpu.v(354) " "Inferred latch for \"mem_read_data\[11\]\" at cpu.v(354)" {  } { { "TLS/cpu.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247103549 "|tb_cpu|cpu:DUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_data\[12\] cpu.v(354) " "Inferred latch for \"mem_read_data\[12\]\" at cpu.v(354)" {  } { { "TLS/cpu.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247103549 "|tb_cpu|cpu:DUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_data\[13\] cpu.v(354) " "Inferred latch for \"mem_read_data\[13\]\" at cpu.v(354)" {  } { { "TLS/cpu.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247103549 "|tb_cpu|cpu:DUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_data\[14\] cpu.v(354) " "Inferred latch for \"mem_read_data\[14\]\" at cpu.v(354)" {  } { { "TLS/cpu.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247103549 "|tb_cpu|cpu:DUT"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "mem_read_data\[15\] cpu.v(354) " "Inferred latch for \"mem_read_data\[15\]\" at cpu.v(354)" {  } { { "TLS/cpu.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 354 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247103549 "|tb_cpu|cpu:DUT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pc cpu:DUT\|pc:PC " "Elaborating entity \"pc\" for hierarchy \"cpu:DUT\|pc:PC\"" {  } { { "TLS/cpu.v" "PC" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748247103550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_mem cpu:DUT\|instr_mem:IMEM " "Elaborating entity \"instr_mem\" for hierarchy \"cpu:DUT\|instr_mem:IMEM\"" {  } { { "TLS/cpu.v" "IMEM" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748247103551 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.data_a 0 instr_mem.v(18) " "Net \"mem.data_a\" at instr_mem.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "IDM/instr_mem.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/IDM/instr_mem.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748247103573 "|tb_cpu|cpu:DUT|instr_mem:IMEM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.waddr_a 0 instr_mem.v(18) " "Net \"mem.waddr_a\" at instr_mem.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "IDM/instr_mem.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/IDM/instr_mem.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748247103573 "|tb_cpu|cpu:DUT|instr_mem:IMEM"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "mem.we_a 0 instr_mem.v(18) " "Net \"mem.we_a\" at instr_mem.v(18) has no driver or initial value, using a default initial value '0'" {  } { { "IDM/instr_mem.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/IDM/instr_mem.v" 18 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1748247103573 "|tb_cpu|cpu:DUT|instr_mem:IMEM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "if_id cpu:DUT\|if_id:IF_ID " "Elaborating entity \"if_id\" for hierarchy \"cpu:DUT\|if_id:IF_ID\"" {  } { { "TLS/cpu.v" "IF_ID" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748247103579 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "imm_gen cpu:DUT\|imm_gen:IMM_GEN " "Elaborating entity \"imm_gen\" for hierarchy \"cpu:DUT\|imm_gen:IMM_GEN\"" {  } { { "TLS/cpu.v" "IMM_GEN" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748247103588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm cpu:DUT\|fsm:CONTROL " "Elaborating entity \"fsm\" for hierarchy \"cpu:DUT\|fsm:CONTROL\"" {  } { { "TLS/cpu.v" "CONTROL" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748247103595 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile cpu:DUT\|regfile:ID_REGFILE " "Elaborating entity \"regfile\" for hierarchy \"cpu:DUT\|regfile:ID_REGFILE\"" {  } { { "TLS/cpu.v" "ID_REGFILE" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 144 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748247103605 ""}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "Final register file contents: regfile.v(46) " "Verilog HDL Display System Task info at regfile.v(46): Final register file contents:" {  } { { "REG/regfile.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/REG/regfile.v" 46 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247103608 "|tb_cpu|cpu:DUT|regfile:ID_REGFILE"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "r0 = 0 regfile.v(48) " "Verilog HDL Display System Task info at regfile.v(48): r0 = 0" {  } { { "REG/regfile.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/REG/regfile.v" 48 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247103608 "|tb_cpu|cpu:DUT|regfile:ID_REGFILE"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "r1 = 0 regfile.v(48) " "Verilog HDL Display System Task info at regfile.v(48): r1 = 0" {  } { { "REG/regfile.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/REG/regfile.v" 48 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247103608 "|tb_cpu|cpu:DUT|regfile:ID_REGFILE"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "r2 = 0 regfile.v(48) " "Verilog HDL Display System Task info at regfile.v(48): r2 = 0" {  } { { "REG/regfile.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/REG/regfile.v" 48 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247103608 "|tb_cpu|cpu:DUT|regfile:ID_REGFILE"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "r3 = 0 regfile.v(48) " "Verilog HDL Display System Task info at regfile.v(48): r3 = 0" {  } { { "REG/regfile.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/REG/regfile.v" 48 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247103608 "|tb_cpu|cpu:DUT|regfile:ID_REGFILE"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "r4 = 0 regfile.v(48) " "Verilog HDL Display System Task info at regfile.v(48): r4 = 0" {  } { { "REG/regfile.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/REG/regfile.v" 48 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247103608 "|tb_cpu|cpu:DUT|regfile:ID_REGFILE"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "r5 = 0 regfile.v(48) " "Verilog HDL Display System Task info at regfile.v(48): r5 = 0" {  } { { "REG/regfile.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/REG/regfile.v" 48 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247103609 "|tb_cpu|cpu:DUT|regfile:ID_REGFILE"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "r6 = 0 regfile.v(48) " "Verilog HDL Display System Task info at regfile.v(48): r6 = 0" {  } { { "REG/regfile.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/REG/regfile.v" 48 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247103609 "|tb_cpu|cpu:DUT|regfile:ID_REGFILE"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "r7 = 0 regfile.v(48) " "Verilog HDL Display System Task info at regfile.v(48): r7 = 0" {  } { { "REG/regfile.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/REG/regfile.v" 48 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247103609 "|tb_cpu|cpu:DUT|regfile:ID_REGFILE"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "r8 = 0 regfile.v(48) " "Verilog HDL Display System Task info at regfile.v(48): r8 = 0" {  } { { "REG/regfile.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/REG/regfile.v" 48 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247103609 "|tb_cpu|cpu:DUT|regfile:ID_REGFILE"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "r9 = 0 regfile.v(48) " "Verilog HDL Display System Task info at regfile.v(48): r9 = 0" {  } { { "REG/regfile.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/REG/regfile.v" 48 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247103609 "|tb_cpu|cpu:DUT|regfile:ID_REGFILE"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "r10 = 0 regfile.v(48) " "Verilog HDL Display System Task info at regfile.v(48): r10 = 0" {  } { { "REG/regfile.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/REG/regfile.v" 48 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247103609 "|tb_cpu|cpu:DUT|regfile:ID_REGFILE"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "r11 = 0 regfile.v(48) " "Verilog HDL Display System Task info at regfile.v(48): r11 = 0" {  } { { "REG/regfile.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/REG/regfile.v" 48 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247103609 "|tb_cpu|cpu:DUT|regfile:ID_REGFILE"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "r12 = 0 regfile.v(48) " "Verilog HDL Display System Task info at regfile.v(48): r12 = 0" {  } { { "REG/regfile.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/REG/regfile.v" 48 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247103609 "|tb_cpu|cpu:DUT|regfile:ID_REGFILE"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "r13 = 0 regfile.v(48) " "Verilog HDL Display System Task info at regfile.v(48): r13 = 0" {  } { { "REG/regfile.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/REG/regfile.v" 48 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247103609 "|tb_cpu|cpu:DUT|regfile:ID_REGFILE"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "r14 = 0 regfile.v(48) " "Verilog HDL Display System Task info at regfile.v(48): r14 = 0" {  } { { "REG/regfile.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/REG/regfile.v" 48 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247103609 "|tb_cpu|cpu:DUT|regfile:ID_REGFILE"}
{ "Info" "IVRFX_VERI_DISPLAY_SYSTEM_CALL_INFO" "r15 = 0 regfile.v(48) " "Verilog HDL Display System Task info at regfile.v(48): r15 = 0" {  } { { "REG/regfile.v" "" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/REG/regfile.v" 48 0 0 } }  } 0 10648 "Verilog HDL Display System Task info at %2!s!: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247103609 "|tb_cpu|cpu:DUT|regfile:ID_REGFILE"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "id_ex cpu:DUT\|id_ex:ID_EX " "Elaborating entity \"id_ex\" for hierarchy \"cpu:DUT\|id_ex:ID_EX\"" {  } { { "TLS/cpu.v" "ID_EX" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748247103630 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hazard cpu:DUT\|hazard:HAZARD_UNIT " "Elaborating entity \"hazard\" for hierarchy \"cpu:DUT\|hazard:HAZARD_UNIT\"" {  } { { "TLS/cpu.v" "HAZARD_UNIT" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 240 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748247103641 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "forward cpu:DUT\|forward:FORWARD_UNIT " "Elaborating entity \"forward\" for hierarchy \"cpu:DUT\|forward:FORWARD_UNIT\"" {  } { { "TLS/cpu.v" "FORWARD_UNIT" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 253 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748247103647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu cpu:DUT\|alu:ALU_I " "Elaborating entity \"alu\" for hierarchy \"cpu:DUT\|alu:ALU_I\"" {  } { { "TLS/cpu.v" "ALU_I" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 295 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748247103654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ex_mem cpu:DUT\|ex_mem:EX_MEM " "Elaborating entity \"ex_mem\" for hierarchy \"cpu:DUT\|ex_mem:EX_MEM\"" {  } { { "TLS/cpu.v" "EX_MEM" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 333 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748247103663 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_mem cpu:DUT\|data_mem:DMEM " "Elaborating entity \"data_mem\" for hierarchy \"cpu:DUT\|data_mem:DMEM\"" {  } { { "TLS/cpu.v" "DMEM" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 350 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748247103674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem_wb cpu:DUT\|mem_wb:MEM_WB " "Elaborating entity \"mem_wb\" for hierarchy \"cpu:DUT\|mem_wb:MEM_WB\"" {  } { { "TLS/cpu.v" "MEM_WB" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/cpu.v" 380 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1748247103686 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "clk " "Net \"clk\" is missing source, defaulting to GND" {  } { { "TLS/tb_cpu.v" "clk" { Text "C:/Users/Serena Li/Desktop/Verilog-RISC-V-CPU/TLS/tb_cpu.v" 9 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1748247103741 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1748247103741 ""}
{ "Error" "ESGN_EMPTY_TOP_PARTITION" "" "Can't synthesize current design -- Top partition does not contain any logic" {  } {  } 0 12061 "Can't synthesize current design -- Top partition does not contain any logic" 0 0 "Analysis & Synthesis" 0 -1 1748247104208 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1748247104213 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  18 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 18 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4819 " "Peak virtual memory: 4819 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1748247104285 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon May 26 18:11:44 2025 " "Processing ended: Mon May 26 18:11:44 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1748247104285 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1748247104285 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1748247104285 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247104285 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 18 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 18 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1748247104966 ""}
