Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,2
design__inferred_latch__count,0
design__instance__count,1392
design__instance__area,15781.4
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_ff_005C_1v90,0
design__max_fanout_violation__count__corner:nom_ff_005C_1v90,2
design__max_cap_violation__count__corner:nom_ff_005C_1v90,0
power__internal__total,0.00003343518983456306
power__switching__total,0.000024013126676436514
power__leakage__total,0.0
power__total,0.000057448316510999575
clock__skew__worst_hold__corner:nom_ff_005C_1v90,-0.25047797878119493
clock__skew__worst_setup__corner:nom_ff_005C_1v90,0.25092353904915393
timing__hold__ws__corner:nom_ff_005C_1v90,0.11066733953585349
timing__setup__ws__corner:nom_ff_005C_1v90,15.315917856372442
timing__hold__tns__corner:nom_ff_005C_1v90,0.0
timing__setup__tns__corner:nom_ff_005C_1v90,0.0
timing__hold__wns__corner:nom_ff_005C_1v90,0
timing__setup__wns__corner:nom_ff_005C_1v90,0.0
timing__hold_vio__count__corner:nom_ff_005C_1v90,0
timing__hold_r2r__ws__corner:nom_ff_005C_1v90,0.110667
timing__hold_r2r_vio__count__corner:nom_ff_005C_1v90,0
timing__setup_vio__count__corner:nom_ff_005C_1v90,0
timing__setup_r2r__ws__corner:nom_ff_005C_1v90,Infinity
timing__setup_r2r_vio__count__corner:nom_ff_005C_1v90,0
design__max_slew_violation__count__corner:nom_ss_055C_1v70,0
design__max_fanout_violation__count__corner:nom_ss_055C_1v70,2
design__max_cap_violation__count__corner:nom_ss_055C_1v70,0
clock__skew__worst_hold__corner:nom_ss_055C_1v70,-0.2504496125821135
clock__skew__worst_setup__corner:nom_ss_055C_1v70,0.2509872658525697
timing__hold__ws__corner:nom_ss_055C_1v70,0.31410441803273137
timing__setup__ws__corner:nom_ss_055C_1v70,15.069789398457834
timing__hold__tns__corner:nom_ss_055C_1v70,0.0
timing__setup__tns__corner:nom_ss_055C_1v70,0.0
timing__hold__wns__corner:nom_ss_055C_1v70,0
timing__setup__wns__corner:nom_ss_055C_1v70,0.0
timing__hold_vio__count__corner:nom_ss_055C_1v70,0
timing__hold_r2r__ws__corner:nom_ss_055C_1v70,0.314104
timing__hold_r2r_vio__count__corner:nom_ss_055C_1v70,0
timing__setup_vio__count__corner:nom_ss_055C_1v70,0
timing__setup_r2r__ws__corner:nom_ss_055C_1v70,Infinity
timing__setup_r2r_vio__count__corner:nom_ss_055C_1v70,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,2
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.2504669598173639
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.25093880461617424
timing__hold__ws__corner:nom_tt_025C_1v80,0.18636792636645422
timing__setup__ws__corner:nom_tt_025C_1v80,15.228695180377384
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.186368
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,Infinity
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,2
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2504496125821135
clock__skew__worst_setup,0.25092353904915393
timing__hold__ws,0.11066733953585349
timing__setup__ws,15.069789398457834
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.110667
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 161.0 111.52
design__core__bbox,2.76 2.72 158.24 108.8
design__io,45
design__die__area,17954.7
design__core__area,16493.3
design__instance__count__stdcell,1392
design__instance__area__stdcell,15781.4
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.956835
design__instance__utilization__stdcell,0.956835
design__instance__count__class:buffer,15
design__instance__count__class:sequential_cell,16
design__instance__count__class:multi_input_combinational_cell,28
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:other,1315
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,1458.88
design__violations,0
design__instance__count__class:timing_repair_buffer,15
design__instance__count__class:clock_buffer,3
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,3
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,96
route__net__special,2
route__drc_errors__iter:1,13
route__wirelength__iter:1,1500
route__drc_errors__iter:2,1
route__wirelength__iter:2,1474
route__drc_errors__iter:3,0
route__wirelength__iter:3,1477
route__drc_errors,0
route__wirelength,1477
route__vias,470
route__vias__singlecut,470
route__vias__multicut,0
design__disconnected_pin__count,9
design__critical_disconnected_pin__count,0
route__wirelength__max,82.3
design__instance__count__class:fill_cell,148
timing__unannotated_net__count__corner:nom_ff_005C_1v90,9
timing__unannotated_net_filtered__count__corner:nom_ff_005C_1v90,0
timing__unannotated_net__count__corner:nom_ss_055C_1v70,9
timing__unannotated_net_filtered__count__corner:nom_ss_055C_1v70,0
timing__unannotated_net__count__corner:nom_tt_025C_1v80,9
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count,9
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79997
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.8
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.0000338819
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000299107
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.00000216525
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.0000299107
design_powergrid__voltage__worst,0.0000299107
design_powergrid__voltage__worst__net:VPWR,1.79997
design_powergrid__drop__worst,0.0000338819
design_powergrid__drop__worst__net:VPWR,0.0000338819
design_powergrid__voltage__worst__net:VGND,0.0000299107
design_powergrid__drop__worst__net:VGND,0.0000299107
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000001039999999999999995289683661636725986454621306620538234710693359375
ir__drop__worst,0.000033899999999999997301290688422881203223369084298610687255859375
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
