Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,2372
design__instance__area,28941.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.000034133201552322134
power__switching__total,0.000007597457624797244
power__leakage__total,0.0000017116586832344183
power__total,0.000043442316382424906
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.25049871219676617
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2505286882192788
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.1837881010511703
timing__setup__ws__corner:nom_fast_1p32V_m40C,11.390192222909697
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.183788
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,18.548328
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.2502173816743696
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.25047650773564567
timing__hold__ws__corner:nom_slow_1p08V_125C,0.7812675172381558
timing__setup__ws__corner:nom_slow_1p08V_125C,10.873513952561723
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.781268
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,16.905424
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2502544908800172
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.25036745607596766
timing__hold__ws__corner:nom_typ_1p20V_25C,0.3965051454952866
timing__setup__ws__corner:nom_typ_1p20V_25C,11.196880184394727
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.396505
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,17.967957
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2502173816743696
clock__skew__worst_setup,0.25036745607596766
timing__hold__ws,0.1837881010511703
timing__setup__ws,10.873513952561723
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.183788
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,16.905424
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,112
design__instance__area__stdcell,1516.84
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.0524105
design__instance__utilization__stdcell,0.0524105
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,7
design__instance__area__class:buffer,50.8032
design__instance__count__class:inverter,9
design__instance__area__class:inverter,48.9888
design__instance__count__class:sequential_cell,9
design__instance__area__class:sequential_cell,448.157
design__instance__count__class:multi_input_combinational_cell,47
design__instance__area__class:multi_input_combinational_cell,457.229
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,36
design__instance__area__class:timing_repair_buffer,435.456
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,4903.07
design__violations,0
design__instance__count__class:clock_buffer,3
design__instance__area__class:clock_buffer,70.7616
design__instance__count__class:clock_inverter,1
design__instance__area__class:clock_inverter,5.4432
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,15
global_route__vias,660
global_route__wirelength,6218
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,130
route__net__special,2
route__drc_errors__iter:0,24
route__wirelength__iter:0,4969
route__drc_errors__iter:1,0
route__wirelength__iter:1,4952
route__drc_errors,0
route__wirelength,4952
route__vias,607
route__vias__singlecut,607
route__vias__multicut,0
design__disconnected_pin__count,1
design__critical_disconnected_pin__count,0
route__wirelength__max,178.84
design__instance__count__class:fill_cell,2260
design__instance__area__class:fill_cell,27424.7
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,2
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,2
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,2
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,2
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19992
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.0000816421
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000772643
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000074533
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.0000772643
design_powergrid__voltage__worst,0.0000772643
design_powergrid__voltage__worst__net:VPWR,1.19992
design_powergrid__drop__worst,0.0000816421
design_powergrid__drop__worst__net:VPWR,0.0000816421
design_powergrid__voltage__worst__net:VGND,0.0000772643
design_powergrid__drop__worst__net:VGND,0.0000772643
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000007940000000000000212447247294189622834892361424863338470458984375
ir__drop__worst,0.00008160000000000000477777539753532209942932240664958953857421875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
