#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:44:32 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Wed Jul 27 16:53:31 2016
# Process ID: 4824
# Current directory: /home/el3ctrician/PrimaProva/PrimaProva.runs/impl_2
# Command line: vivado -log FullChip.vdi -applog -messageDb vivado.pb -mode batch -source FullChip.tcl -notrace
# Log file: /home/el3ctrician/PrimaProva/PrimaProva.runs/impl_2/FullChip.vdi
# Journal file: /home/el3ctrician/PrimaProva/PrimaProva.runs/impl_2/vivado.jou
#-----------------------------------------------------------
source FullChip.tcl -notrace
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/el3ctrician/PrimaProva/PrimaProva.runs/xbip_multadd_0_synth_1/xbip_multadd_0.dcp' for cell 'Core1/multverde'
INFO: [Project 1-454] Reading design checkpoint '/home/el3ctrician/PrimaProva/PrimaProva.runs/xbip_multadd_0_synth_1/xbip_multadd_0.dcp' for cell 'Core2/multverde'
INFO: [Project 1-454] Reading design checkpoint '/home/el3ctrician/PrimaProva/PrimaProva.runs/xbip_multadd_0_synth_1/xbip_multadd_0.dcp' for cell 'Core3/multverde'
INFO: [Project 1-454] Reading design checkpoint '/home/el3ctrician/PrimaProva/PrimaProva.runs/xbip_multadd_0_synth_1/xbip_multadd_0.dcp' for cell 'Core4/multverde'
INFO: [Project 1-454] Reading design checkpoint '/home/el3ctrician/PrimaProva/PrimaProva.runs/mult_gen_0_synth_1/mult_gen_0.dcp' for cell 'Core1/multrosso'
INFO: [Project 1-454] Reading design checkpoint '/home/el3ctrician/PrimaProva/PrimaProva.runs/mult_gen_0_synth_1/mult_gen_0.dcp' for cell 'Core2/multrosso'
INFO: [Project 1-454] Reading design checkpoint '/home/el3ctrician/PrimaProva/PrimaProva.runs/mult_gen_0_synth_1/mult_gen_0.dcp' for cell 'Core3/multrosso'
INFO: [Project 1-454] Reading design checkpoint '/home/el3ctrician/PrimaProva/PrimaProva.runs/mult_gen_0_synth_1/mult_gen_0.dcp' for cell 'Core4/multrosso'
INFO: [Project 1-454] Reading design checkpoint '/home/el3ctrician/PrimaProva/PrimaProva.runs/xbip_multadd_1_synth_1/xbip_multadd_1.dcp' for cell 'Core1/multblu'
INFO: [Project 1-454] Reading design checkpoint '/home/el3ctrician/PrimaProva/PrimaProva.runs/xbip_multadd_1_synth_1/xbip_multadd_1.dcp' for cell 'Core2/multblu'
INFO: [Project 1-454] Reading design checkpoint '/home/el3ctrician/PrimaProva/PrimaProva.runs/xbip_multadd_1_synth_1/xbip_multadd_1.dcp' for cell 'Core3/multblu'
INFO: [Project 1-454] Reading design checkpoint '/home/el3ctrician/PrimaProva/PrimaProva.runs/xbip_multadd_1_synth_1/xbip_multadd_1.dcp' for cell 'Core4/multblu'
INFO: [Project 1-454] Reading design checkpoint '/home/el3ctrician/PrimaProva/PrimaProva.runs/c_counter_binary_0_synth_1/c_counter_binary_0.dcp' for cell 'outputmemorycontroller/outputsync/Master'
INFO: [Project 1-454] Reading design checkpoint '/home/el3ctrician/PrimaProva/PrimaProva.runs/c_counter_binary_0_synth_1/c_counter_binary_0.dcp' for cell 'synchronizer1/Master'
INFO: [Project 1-454] Reading design checkpoint '/home/el3ctrician/PrimaProva/PrimaProva.runs/input_memory_synth_1/input_memory.dcp' for cell 'inputMemory1'
INFO: [Project 1-454] Reading design checkpoint '/home/el3ctrician/PrimaProva/PrimaProva.runs/c_counter_binary_1_synth_1/c_counter_binary_1.dcp' for cell 'inputController1/AddGen'
INFO: [Project 1-454] Reading design checkpoint '/home/el3ctrician/PrimaProva/PrimaProva.runs/c_counter_binary_1_synth_1/c_counter_binary_1.dcp' for cell 'outputmemorycontroller/generator1/AddGen'
INFO: [Project 1-454] Reading design checkpoint '/home/el3ctrician/PrimaProva/PrimaProva.runs/c_counter_binary_2_synth_1/c_counter_binary_2.dcp' for cell 'inputController2/Slave'
INFO: [Project 1-454] Reading design checkpoint '/home/el3ctrician/PrimaProva/PrimaProva.runs/c_counter_binary_2_synth_1/c_counter_binary_2.dcp' for cell 'outputmemorycontroller/generator2/AddGen2'
INFO: [Project 1-454] Reading design checkpoint '/home/el3ctrician/PrimaProva/PrimaProva.runs/inputMemory2_synth_1/inputMemory2.dcp' for cell 'InputMemory2x'
INFO: [Project 1-454] Reading design checkpoint '/home/el3ctrician/PrimaProva/PrimaProva.runs/outputMemoryCore_synth_1/outputMemoryCore.dcp' for cell 'finalResult/outputmem1'
INFO: [Project 1-454] Reading design checkpoint '/home/el3ctrician/PrimaProva/PrimaProva.runs/outputMemoryCore_synth_1/outputMemoryCore.dcp' for cell 'finalResult/outputmem2'
INFO: [Netlist 29-17] Analyzing 115 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.4
INFO: [Device 21-403] Loading part xc7a100tcsg324-2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/el3ctrician/PrimaProva/PrimaProva.runs/c_counter_binary_0_synth_1/c_counter_binary_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/el3ctrician/PrimaProva/PrimaProva.runs/c_counter_binary_0_synth_1/c_counter_binary_0.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/el3ctrician/PrimaProva/PrimaProva.runs/input_memory_synth_1/input_memory.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/el3ctrician/PrimaProva/PrimaProva.runs/c_counter_binary_1_synth_1/c_counter_binary_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/el3ctrician/PrimaProva/PrimaProva.runs/c_counter_binary_1_synth_1/c_counter_binary_1.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/el3ctrician/PrimaProva/PrimaProva.runs/c_counter_binary_2_synth_1/c_counter_binary_2.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/el3ctrician/PrimaProva/PrimaProva.runs/c_counter_binary_2_synth_1/c_counter_binary_2.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/el3ctrician/PrimaProva/PrimaProva.runs/inputMemory2_synth_1/inputMemory2.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/el3ctrician/PrimaProva/PrimaProva.runs/outputMemoryCore_synth_1/outputMemoryCore.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp '/home/el3ctrician/PrimaProva/PrimaProva.runs/outputMemoryCore_synth_1/outputMemoryCore.dcp'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1155.719 ; gain = 245.656 ; free physical = 471 ; free virtual = 4601
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.24 . Memory (MB): peak = 1201.738 ; gain = 38.016 ; free physical = 465 ; free virtual = 4596
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 169cf8030

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1384db66e

Time (s): cpu = 00:00:00.14 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1595.168 ; gain = 0.000 ; free physical = 108 ; free virtual = 4254

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: 31887b5d

Time (s): cpu = 00:00:00.29 ; elapsed = 00:00:00.30 . Memory (MB): peak = 1595.168 ; gain = 0.000 ; free physical = 107 ; free virtual = 4253

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 1048 unconnected nets.
INFO: [Opt 31-11] Eliminated 32 unconnected cells.
Phase 3 Sweep | Checksum: 98a44d83

Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.89 . Memory (MB): peak = 1595.168 ; gain = 0.000 ; free physical = 106 ; free virtual = 4253

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1595.168 ; gain = 0.000 ; free physical = 106 ; free virtual = 4253
Ending Logic Optimization Task | Checksum: 98a44d83

Time (s): cpu = 00:00:00.90 ; elapsed = 00:00:00.91 . Memory (MB): peak = 1595.168 ; gain = 0.000 ; free physical = 106 ; free virtual = 4253

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 6 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 12
Ending PowerOpt Patch Enables Task | Checksum: 98a44d83

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 1757.211 ; gain = 0.000 ; free physical = 125 ; free virtual = 4183
Ending Power Optimization Task | Checksum: 98a44d83

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1757.211 ; gain = 162.043 ; free physical = 125 ; free virtual = 4183
INFO: [Common 17-83] Releasing license: Implementation
57 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 1757.211 ; gain = 601.492 ; free physical = 125 ; free virtual = 4183
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/el3ctrician/PrimaProva/PrimaProva.runs/impl_2/FullChip_drc_opted.rpt.
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 InputMemory2x/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin InputMemory2x/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN (net: InputMemory2x/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/ena) which is driven by a register (inputController1/enadrv_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 InputMemory2x/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin InputMemory2x/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN (net: InputMemory2x/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/enb) which is driven by a register (inputController2/enadrv_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN (net: inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/ena) which is driven by a register (inputController1/enadrv_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram has an input control pin inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN (net: inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/enb) which is driven by a register (inputController2/enadrv_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 InputMemory2x/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin InputMemory2x/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENARDEN (net: InputMemory2x/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena) which is driven by a register (inputController1/enadrv_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 InputMemory2x/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin InputMemory2x/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENBWREN (net: InputMemory2x/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/enb) which is driven by a register (inputController2/enadrv_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 finalResult/outputmem1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin finalResult/outputmem1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENARDEN (net: finalResult/outputmem1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena) which is driven by a register (outputmemorycontroller/generator1/enadrv_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 finalResult/outputmem1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin finalResult/outputmem1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENBWREN (net: finalResult/outputmem1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/enb) which is driven by a register (outputmemorycontroller/generator2/enadrv_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 finalResult/outputmem2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin finalResult/outputmem2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENARDEN (net: finalResult/outputmem2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/ena) which is driven by a register (outputmemorycontroller/generator1/enadrv_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 finalResult/outputmem2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin finalResult/outputmem2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENBWREN (net: finalResult/outputmem2/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/enb) which is driven by a register (outputmemorycontroller/generator2/enadrv_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENARDEN (net: inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/ena) which is driven by a register (inputController1/enadrv_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1840) RAMB18 async control check - The RAMB18E1 inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram has an input control pin inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram/ENBWREN (net: inputMemory1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/enb) which is driven by a register (inputController2/enadrv_reg) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 12 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1757.211 ; gain = 0.000 ; free physical = 113 ; free virtual = 4175
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1757.211 ; gain = 0.000 ; free physical = 113 ; free virtual = 4175

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 00000000

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.19 . Memory (MB): peak = 1757.211 ; gain = 0.000 ; free physical = 113 ; free virtual = 4175
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 00000000

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1757.211 ; gain = 0.000 ; free physical = 108 ; free virtual = 4175

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 00000000

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1757.211 ; gain = 0.000 ; free physical = 108 ; free virtual = 4175

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 970a7ee1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1757.211 ; gain = 0.000 ; free physical = 108 ; free virtual = 4175
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 182fa21ce

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1757.211 ; gain = 0.000 ; free physical = 108 ; free virtual = 4175

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design
Phase 1.2.1 Place Init Design | Checksum: 27c079c59

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1757.211 ; gain = 0.000 ; free physical = 106 ; free virtual = 4175
Phase 1.2 Build Placer Netlist Model | Checksum: 27c079c59

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1757.211 ; gain = 0.000 ; free physical = 106 ; free virtual = 4175

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: 27c079c59

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1757.211 ; gain = 0.000 ; free physical = 106 ; free virtual = 4175
Phase 1.3 Constrain Clocks/Macros | Checksum: 27c079c59

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1757.211 ; gain = 0.000 ; free physical = 106 ; free virtual = 4175
Phase 1 Placer Initialization | Checksum: 27c079c59

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1757.211 ; gain = 0.000 ; free physical = 106 ; free virtual = 4175

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 29d820202

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1773.219 ; gain = 16.008 ; free physical = 102 ; free virtual = 4172

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 29d820202

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1773.219 ; gain = 16.008 ; free physical = 102 ; free virtual = 4172

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1aa83d7c5

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1773.219 ; gain = 16.008 ; free physical = 102 ; free virtual = 4172

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 20c2123c1

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1773.219 ; gain = 16.008 ; free physical = 102 ; free virtual = 4172

Phase 3.4 Small Shape Detail Placement

Phase 3.4.1 Commit Small Macros and Core Logic

Phase 3.4.1.1 Commit Slice Clusters
Phase 3.4.1.1 Commit Slice Clusters | Checksum: 2184a5df3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1773.219 ; gain = 16.008 ; free physical = 115 ; free virtual = 4167
Phase 3.4.1 Commit Small Macros and Core Logic | Checksum: 2184a5df3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1773.219 ; gain = 16.008 ; free physical = 115 ; free virtual = 4167

Phase 3.4.2 Clock Restriction Legalization for Leaf Columns
Phase 3.4.2 Clock Restriction Legalization for Leaf Columns | Checksum: 2184a5df3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1773.219 ; gain = 16.008 ; free physical = 115 ; free virtual = 4167

Phase 3.4.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.4.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 2184a5df3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1773.219 ; gain = 16.008 ; free physical = 115 ; free virtual = 4167
Phase 3.4 Small Shape Detail Placement | Checksum: 2184a5df3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1773.219 ; gain = 16.008 ; free physical = 115 ; free virtual = 4167

Phase 3.5 Re-assign LUT pins
Phase 3.5 Re-assign LUT pins | Checksum: 2184a5df3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1773.219 ; gain = 16.008 ; free physical = 115 ; free virtual = 4167
Phase 3 Detail Placement | Checksum: 2184a5df3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1773.219 ; gain = 16.008 ; free physical = 115 ; free virtual = 4167

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 2184a5df3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1773.219 ; gain = 16.008 ; free physical = 115 ; free virtual = 4167

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 2184a5df3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1773.219 ; gain = 16.008 ; free physical = 115 ; free virtual = 4167

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 2184a5df3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1773.219 ; gain = 16.008 ; free physical = 115 ; free virtual = 4167

Phase 4.4 Placer Reporting
Phase 4.4 Placer Reporting | Checksum: 2184a5df3

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1773.219 ; gain = 16.008 ; free physical = 115 ; free virtual = 4167

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 1fda64b08

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1773.219 ; gain = 16.008 ; free physical = 115 ; free virtual = 4167
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1fda64b08

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1773.219 ; gain = 16.008 ; free physical = 115 ; free virtual = 4167
Ending Placer Task | Checksum: 179aa4b8f

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1773.219 ; gain = 16.008 ; free physical = 115 ; free virtual = 4167
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.17 . Memory (MB): peak = 1773.219 ; gain = 0.000 ; free physical = 114 ; free virtual = 4167
report_io: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.29 . Memory (MB): peak = 1773.219 ; gain = 0.000 ; free physical = 115 ; free virtual = 4167
report_utilization: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.14 . Memory (MB): peak = 1773.219 ; gain = 0.000 ; free physical = 114 ; free virtual = 4167
report_control_sets: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1773.219 ; gain = 0.000 ; free physical = 114 ; free virtual = 4167
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: a85ebb8d ConstDB: 0 ShapeSum: d14b9002 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 62a6ca5a

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 1793.879 ; gain = 20.660 ; free physical = 115 ; free virtual = 4094

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Pre Route Cleanup
Phase 2.1 Pre Route Cleanup | Checksum: 62a6ca5a

Time (s): cpu = 00:00:34 ; elapsed = 00:00:28 . Memory (MB): peak = 1807.879 ; gain = 34.660 ; free physical = 103 ; free virtual = 4078
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 4f589f42

Time (s): cpu = 00:00:35 ; elapsed = 00:00:29 . Memory (MB): peak = 1817.145 ; gain = 43.926 ; free physical = 118 ; free virtual = 4050

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: a4ce5eb3

Time (s): cpu = 00:00:36 ; elapsed = 00:00:29 . Memory (MB): peak = 1817.145 ; gain = 43.926 ; free physical = 118 ; free virtual = 4050

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 1d61e9cab

Time (s): cpu = 00:00:36 ; elapsed = 00:00:29 . Memory (MB): peak = 1817.145 ; gain = 43.926 ; free physical = 118 ; free virtual = 4050
Phase 4 Rip-up And Reroute | Checksum: 1d61e9cab

Time (s): cpu = 00:00:36 ; elapsed = 00:00:29 . Memory (MB): peak = 1817.145 ; gain = 43.926 ; free physical = 118 ; free virtual = 4050

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 1d61e9cab

Time (s): cpu = 00:00:36 ; elapsed = 00:00:29 . Memory (MB): peak = 1817.145 ; gain = 43.926 ; free physical = 118 ; free virtual = 4050

Phase 6 Post Hold Fix
Phase 6 Post Hold Fix | Checksum: 1d61e9cab

Time (s): cpu = 00:00:36 ; elapsed = 00:00:29 . Memory (MB): peak = 1817.145 ; gain = 43.926 ; free physical = 118 ; free virtual = 4050

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0882187 %
  Global Horizontal Routing Utilization  = 0.0950554 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 36.9369%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 31.5315%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 27.9412%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 32.3529%, No Congested Regions.
Phase 7 Route finalize | Checksum: 1d61e9cab

Time (s): cpu = 00:00:37 ; elapsed = 00:00:29 . Memory (MB): peak = 1817.145 ; gain = 43.926 ; free physical = 118 ; free virtual = 4050

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1d61e9cab

Time (s): cpu = 00:00:37 ; elapsed = 00:00:29 . Memory (MB): peak = 1819.145 ; gain = 45.926 ; free physical = 117 ; free virtual = 4049

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1d03516c5

Time (s): cpu = 00:00:37 ; elapsed = 00:00:29 . Memory (MB): peak = 1819.145 ; gain = 45.926 ; free physical = 117 ; free virtual = 4049
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:37 ; elapsed = 00:00:29 . Memory (MB): peak = 1819.145 ; gain = 45.926 ; free physical = 117 ; free virtual = 4049

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
78 Infos, 13 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:30 . Memory (MB): peak = 1819.270 ; gain = 46.051 ; free physical = 117 ; free virtual = 4049
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.32 ; elapsed = 00:00:00.11 . Memory (MB): peak = 1819.270 ; gain = 0.000 ; free physical = 116 ; free virtual = 4050
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/el3ctrician/PrimaProva/PrimaProva.runs/impl_2/FullChip_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Wed Jul 27 16:54:43 2016...
