// Seed: 1052425461
module module_0 (
    input tri0 id_0,
    output supply1 id_1,
    output tri id_2,
    input wand id_3,
    output uwire id_4,
    output wand id_5,
    input uwire id_6,
    output tri id_7,
    input tri1 id_8,
    input uwire id_9,
    output tri0 id_10,
    input supply0 id_11,
    input wand id_12,
    output wire id_13,
    output supply0 id_14,
    input uwire id_15
    , id_17
);
  wire id_18, id_19;
  wire id_20;
endmodule
module module_1 (
    output wand id_0,
    input tri1 id_1,
    output tri0 void id_2,
    output tri0 id_3
);
  tri0 id_5 = 1;
  module_0(
      id_1, id_3, id_2, id_1, id_3, id_3, id_1, id_0, id_1, id_1, id_2, id_1, id_1, id_0, id_3, id_1
  );
endmodule
