// Seed: 2626290852
module module_0 (
    output wand id_0,
    output tri1 id_1,
    output tri id_2,
    input tri id_3,
    input wire id_4,
    output wand id_5,
    output wand id_6,
    input supply0 id_7,
    output wire id_8,
    input tri1 id_9,
    output wor id_10,
    input tri0 id_11,
    input wire id_12,
    input wire id_13,
    input supply0 id_14,
    input wand id_15,
    output tri1 id_16,
    output tri1 id_17,
    output supply1 id_18,
    input supply0 id_19,
    output supply0 id_20,
    output tri1 id_21,
    input tri0 id_22,
    input wire id_23,
    input tri id_24,
    output tri0 id_25,
    input wand id_26,
    input wand id_27,
    output supply1 id_28,
    output tri id_29,
    input wand id_30,
    output tri1 id_31,
    output uwire id_32,
    input supply0 id_33
);
  tri0 id_35, id_36, id_37, id_38, id_39, id_40;
  wire id_41;
  assign module_1.id_6 = 0;
  assign id_2 = 1;
  id_42(
      .id_0(-1'b0 & id_39)
  );
endmodule
module module_1 (
    input supply1 id_0,
    output tri1 id_1,
    input wor id_2,
    output supply1 id_3,
    input tri0 id_4,
    input wand id_5,
    input supply1 id_6,
    input wor id_7,
    input supply0 id_8,
    output uwire id_9,
    input wire id_10,
    input supply0 id_11,
    output wand id_12,
    input wire id_13,
    output tri0 id_14,
    output supply1 id_15,
    input tri id_16,
    output wire id_17,
    input wor id_18,
    output wor id_19,
    id_40,
    input wire id_20,
    input wor id_21,
    input wire id_22,
    input wor void id_23,
    output supply0 id_24,
    input wire id_25,
    input wor id_26,
    input wand id_27,
    input wire id_28,
    input supply1 id_29,
    input tri1 id_30,
    input tri id_31,
    input supply1 id_32,
    input uwire id_33,
    input supply1 id_34,
    input wor id_35,
    input wand id_36,
    input wor id_37,
    input tri id_38
);
  wire id_41;
  assign id_1 = id_34;
  module_0 modCall_1 (
      id_17,
      id_9,
      id_17,
      id_33,
      id_27,
      id_24,
      id_12,
      id_11,
      id_3,
      id_7,
      id_12,
      id_22,
      id_28,
      id_32,
      id_38,
      id_21,
      id_14,
      id_17,
      id_15,
      id_32,
      id_9,
      id_3,
      id_37,
      id_0,
      id_33,
      id_17,
      id_29,
      id_4,
      id_24,
      id_19,
      id_4,
      id_12,
      id_24,
      id_20
  );
  supply1 id_42 = 1;
  tri id_43, id_44 = 1 == id_23, id_45, id_46;
  assign id_17 = id_22;
  case (-1)
    "": id_47(
        -1 !== {id_23 ^ id_41.min, id_5, -1 || -1, 1, -1, id_34 - id_38, 1 <-> -1, 1, (id_17 * -1)},
        -1,
        id_37,
        1,
        -id_17
    );
  endcase
endmodule
