{"vcs1":{"timestamp_begin":1754288710.796013051, "rt":13.21, "ut":13.32, "st":0.48}}
{"vcselab":{"timestamp_begin":1754288724.084325283, "rt":0.14, "ut":0.11, "st":0.02}}
{"link":{"timestamp_begin":1754288724.277196982, "rt":0.48, "ut":0.30, "st":0.19}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1754288710.208035038}
{"VCS_COMP_START_TIME": 1754288710.208035038}
{"VCS_COMP_END_TIME": 1754288724.889035897}
{"VCS_USER_OPTIONS": "-l top_comp.log -sverilog -debug_access+all -kdb -debug_report -top top_tb -o top_simv -ntb_opts uvm-ieee-2020-2.0 -file /home/user17/qylim/repo/own/work/w3.1/uvm_labs/lab1/design/top.f -timescale=1ns/1ps"}
{"vcs1": {"peak_mem": 533852}}
{"vcselab": {"peak_mem": 162420}}
