
../repos/coreutils/src/shuf:     file format elf32-littlearm


Disassembly of section .init:

00010f6c <.init>:
   10f6c:	push	{r3, lr}
   10f70:	bl	112fc <ftello64@plt+0x4c>
   10f74:	pop	{r3, pc}

Disassembly of section .plt:

00010f78 <fdopen@plt-0x14>:
   10f78:	push	{lr}		; (str lr, [sp, #-4]!)
   10f7c:	ldr	lr, [pc, #4]	; 10f88 <fdopen@plt-0x4>
   10f80:	add	lr, pc, lr
   10f84:	ldr	pc, [lr, #8]!
   10f88:	andeq	lr, r1, r8, ror r0

00010f8c <fdopen@plt>:
   10f8c:	add	ip, pc, #0, 12
   10f90:	add	ip, ip, #122880	; 0x1e000
   10f94:	ldr	pc, [ip, #120]!	; 0x78

00010f98 <calloc@plt>:
   10f98:	add	ip, pc, #0, 12
   10f9c:	add	ip, ip, #122880	; 0x1e000
   10fa0:	ldr	pc, [ip, #112]!	; 0x70

00010fa4 <fputs_unlocked@plt>:
   10fa4:	add	ip, pc, #0, 12
   10fa8:	add	ip, ip, #122880	; 0x1e000
   10fac:	ldr	pc, [ip, #104]!	; 0x68

00010fb0 <raise@plt>:
   10fb0:	add	ip, pc, #0, 12
   10fb4:	add	ip, ip, #122880	; 0x1e000
   10fb8:	ldr	pc, [ip, #96]!	; 0x60

00010fbc <strcmp@plt>:
   10fbc:	add	ip, pc, #0, 12
   10fc0:	add	ip, ip, #122880	; 0x1e000
   10fc4:	ldr	pc, [ip, #88]!	; 0x58

00010fc8 <posix_fadvise64@plt>:
   10fc8:	add	ip, pc, #0, 12
   10fcc:	add	ip, ip, #122880	; 0x1e000
   10fd0:	ldr	pc, [ip, #80]!	; 0x50

00010fd4 <printf@plt>:
   10fd4:	add	ip, pc, #0, 12
   10fd8:	add	ip, ip, #122880	; 0x1e000
   10fdc:	ldr	pc, [ip, #72]!	; 0x48

00010fe0 <fflush@plt>:
   10fe0:	add	ip, pc, #0, 12
   10fe4:	add	ip, ip, #122880	; 0x1e000
   10fe8:	ldr	pc, [ip, #64]!	; 0x40

00010fec <free@plt>:
   10fec:	add	ip, pc, #0, 12
   10ff0:	add	ip, ip, #122880	; 0x1e000
   10ff4:	ldr	pc, [ip, #56]!	; 0x38

00010ff8 <ferror@plt>:
   10ff8:	add	ip, pc, #0, 12
   10ffc:	add	ip, ip, #122880	; 0x1e000
   11000:	ldr	pc, [ip, #48]!	; 0x30

00011004 <_exit@plt>:
   11004:	add	ip, pc, #0, 12
   11008:	add	ip, ip, #122880	; 0x1e000
   1100c:	ldr	pc, [ip, #40]!	; 0x28

00011010 <memcpy@plt>:
   11010:	add	ip, pc, #0, 12
   11014:	add	ip, ip, #122880	; 0x1e000
   11018:	ldr	pc, [ip, #32]!

0001101c <mbsinit@plt>:
   1101c:	add	ip, pc, #0, 12
   11020:	add	ip, ip, #122880	; 0x1e000
   11024:	ldr	pc, [ip, #24]!

00011028 <fwrite_unlocked@plt>:
   11028:	add	ip, pc, #0, 12
   1102c:	add	ip, ip, #122880	; 0x1e000
   11030:	ldr	pc, [ip, #16]!

00011034 <memcmp@plt>:
   11034:	add	ip, pc, #0, 12
   11038:	add	ip, ip, #122880	; 0x1e000
   1103c:	ldr	pc, [ip, #8]!

00011040 <stpcpy@plt>:
   11040:	add	ip, pc, #0, 12
   11044:	add	ip, ip, #122880	; 0x1e000
   11048:	ldr	pc, [ip, #0]!

0001104c <fputc_unlocked@plt>:
   1104c:	add	ip, pc, #0, 12
   11050:	add	ip, ip, #118784	; 0x1d000
   11054:	ldr	pc, [ip, #4088]!	; 0xff8

00011058 <getc_unlocked@plt>:
   11058:	add	ip, pc, #0, 12
   1105c:	add	ip, ip, #118784	; 0x1d000
   11060:	ldr	pc, [ip, #4080]!	; 0xff0

00011064 <dup2@plt>:
   11064:	add	ip, pc, #0, 12
   11068:	add	ip, ip, #118784	; 0x1d000
   1106c:	ldr	pc, [ip, #4072]!	; 0xfe8

00011070 <realloc@plt>:
   11070:	add	ip, pc, #0, 12
   11074:	add	ip, ip, #118784	; 0x1d000
   11078:	ldr	pc, [ip, #4064]!	; 0xfe0

0001107c <textdomain@plt>:
   1107c:	add	ip, pc, #0, 12
   11080:	add	ip, ip, #118784	; 0x1d000
   11084:	ldr	pc, [ip, #4056]!	; 0xfd8

00011088 <rawmemchr@plt>:
   11088:	add	ip, pc, #0, 12
   1108c:	add	ip, ip, #118784	; 0x1d000
   11090:	ldr	pc, [ip, #4048]!	; 0xfd0

00011094 <iswprint@plt>:
   11094:	add	ip, pc, #0, 12
   11098:	add	ip, ip, #118784	; 0x1d000
   1109c:	ldr	pc, [ip, #4040]!	; 0xfc8

000110a0 <__fxstat64@plt>:
   110a0:	add	ip, pc, #0, 12
   110a4:	add	ip, ip, #118784	; 0x1d000
   110a8:	ldr	pc, [ip, #4032]!	; 0xfc0

000110ac <fwrite@plt>:
   110ac:	add	ip, pc, #0, 12
   110b0:	add	ip, ip, #118784	; 0x1d000
   110b4:	ldr	pc, [ip, #4024]!	; 0xfb8

000110b8 <lseek64@plt>:
   110b8:	add	ip, pc, #0, 12
   110bc:	add	ip, ip, #118784	; 0x1d000
   110c0:	ldr	pc, [ip, #4016]!	; 0xfb0

000110c4 <__ctype_get_mb_cur_max@plt>:
   110c4:	add	ip, pc, #0, 12
   110c8:	add	ip, ip, #118784	; 0x1d000
   110cc:	ldr	pc, [ip, #4008]!	; 0xfa8

000110d0 <fread@plt>:
   110d0:	add	ip, pc, #0, 12
   110d4:	add	ip, ip, #118784	; 0x1d000
   110d8:	ldr	pc, [ip, #4000]!	; 0xfa0

000110dc <__fpending@plt>:
   110dc:	add	ip, pc, #0, 12
   110e0:	add	ip, ip, #118784	; 0x1d000
   110e4:	ldr	pc, [ip, #3992]!	; 0xf98

000110e8 <ferror_unlocked@plt>:
   110e8:	add	ip, pc, #0, 12
   110ec:	add	ip, ip, #118784	; 0x1d000
   110f0:	ldr	pc, [ip, #3984]!	; 0xf90

000110f4 <mbrtowc@plt>:
   110f4:	add	ip, pc, #0, 12
   110f8:	add	ip, ip, #118784	; 0x1d000
   110fc:	ldr	pc, [ip, #3976]!	; 0xf88

00011100 <error@plt>:
   11100:	add	ip, pc, #0, 12
   11104:	add	ip, ip, #118784	; 0x1d000
   11108:	ldr	pc, [ip, #3968]!	; 0xf80

0001110c <open64@plt>:
   1110c:	add	ip, pc, #0, 12
   11110:	add	ip, ip, #118784	; 0x1d000
   11114:	ldr	pc, [ip, #3960]!	; 0xf78

00011118 <malloc@plt>:
   11118:	add	ip, pc, #0, 12
   1111c:	add	ip, ip, #118784	; 0x1d000
   11120:	ldr	pc, [ip, #3952]!	; 0xf70

00011124 <__libc_start_main@plt>:
   11124:	add	ip, pc, #0, 12
   11128:	add	ip, ip, #118784	; 0x1d000
   1112c:	ldr	pc, [ip, #3944]!	; 0xf68

00011130 <__freading@plt>:
   11130:	add	ip, pc, #0, 12
   11134:	add	ip, ip, #118784	; 0x1d000
   11138:	ldr	pc, [ip, #3936]!	; 0xf60

0001113c <__gmon_start__@plt>:
   1113c:	add	ip, pc, #0, 12
   11140:	add	ip, ip, #118784	; 0x1d000
   11144:	ldr	pc, [ip, #3928]!	; 0xf58

00011148 <freopen64@plt>:
   11148:	add	ip, pc, #0, 12
   1114c:	add	ip, ip, #118784	; 0x1d000
   11150:	ldr	pc, [ip, #3920]!	; 0xf50

00011154 <getopt_long@plt>:
   11154:	add	ip, pc, #0, 12
   11158:	add	ip, ip, #118784	; 0x1d000
   1115c:	ldr	pc, [ip, #3912]!	; 0xf48

00011160 <__ctype_b_loc@plt>:
   11160:	add	ip, pc, #0, 12
   11164:	add	ip, ip, #118784	; 0x1d000
   11168:	ldr	pc, [ip, #3904]!	; 0xf40

0001116c <exit@plt>:
   1116c:	add	ip, pc, #0, 12
   11170:	add	ip, ip, #118784	; 0x1d000
   11174:	ldr	pc, [ip, #3896]!	; 0xf38

00011178 <gettext@plt>:
   11178:	add	ip, pc, #0, 12
   1117c:	add	ip, ip, #118784	; 0x1d000
   11180:	ldr	pc, [ip, #3888]!	; 0xf30

00011184 <strlen@plt>:
   11184:	add	ip, pc, #0, 12
   11188:	add	ip, ip, #118784	; 0x1d000
   1118c:	ldr	pc, [ip, #3880]!	; 0xf28

00011190 <strchr@plt>:
   11190:	add	ip, pc, #0, 12
   11194:	add	ip, ip, #118784	; 0x1d000
   11198:	ldr	pc, [ip, #3872]!	; 0xf20

0001119c <fprintf@plt>:
   1119c:	add	ip, pc, #0, 12
   111a0:	add	ip, ip, #118784	; 0x1d000
   111a4:	ldr	pc, [ip, #3864]!	; 0xf18

000111a8 <__errno_location@plt>:
   111a8:	add	ip, pc, #0, 12
   111ac:	add	ip, ip, #118784	; 0x1d000
   111b0:	ldr	pc, [ip, #3856]!	; 0xf10

000111b4 <__cxa_atexit@plt>:
   111b4:	add	ip, pc, #0, 12
   111b8:	add	ip, ip, #118784	; 0x1d000
   111bc:	ldr	pc, [ip, #3848]!	; 0xf08

000111c0 <setvbuf@plt>:
   111c0:	add	ip, pc, #0, 12
   111c4:	add	ip, ip, #118784	; 0x1d000
   111c8:	ldr	pc, [ip, #3840]!	; 0xf00

000111cc <memset@plt>:
   111cc:	add	ip, pc, #0, 12
   111d0:	add	ip, ip, #118784	; 0x1d000
   111d4:	ldr	pc, [ip, #3832]!	; 0xef8

000111d8 <fileno@plt>:
   111d8:	add	ip, pc, #0, 12
   111dc:	add	ip, ip, #118784	; 0x1d000
   111e0:	ldr	pc, [ip, #3824]!	; 0xef0

000111e4 <strtoumax@plt>:
   111e4:	add	ip, pc, #0, 12
   111e8:	add	ip, ip, #118784	; 0x1d000
   111ec:	ldr	pc, [ip, #3816]!	; 0xee8

000111f0 <fclose@plt>:
   111f0:	add	ip, pc, #0, 12
   111f4:	add	ip, ip, #118784	; 0x1d000
   111f8:	ldr	pc, [ip, #3808]!	; 0xee0

000111fc <fseeko64@plt>:
   111fc:	add	ip, pc, #0, 12
   11200:	add	ip, ip, #118784	; 0x1d000
   11204:	ldr	pc, [ip, #3800]!	; 0xed8

00011208 <fcntl64@plt>:
   11208:	add	ip, pc, #0, 12
   1120c:	add	ip, ip, #118784	; 0x1d000
   11210:	ldr	pc, [ip, #3792]!	; 0xed0

00011214 <setlocale@plt>:
   11214:	add	ip, pc, #0, 12
   11218:	add	ip, ip, #118784	; 0x1d000
   1121c:	ldr	pc, [ip, #3784]!	; 0xec8

00011220 <strrchr@plt>:
   11220:	add	ip, pc, #0, 12
   11224:	add	ip, ip, #118784	; 0x1d000
   11228:	ldr	pc, [ip, #3776]!	; 0xec0

0001122c <nl_langinfo@plt>:
   1122c:	add	ip, pc, #0, 12
   11230:	add	ip, ip, #118784	; 0x1d000
   11234:	ldr	pc, [ip, #3768]!	; 0xeb8

00011238 <fopen64@plt>:
   11238:	add	ip, pc, #0, 12
   1123c:	add	ip, ip, #118784	; 0x1d000
   11240:	ldr	pc, [ip, #3760]!	; 0xeb0

00011244 <explicit_bzero@plt>:
   11244:	add	ip, pc, #0, 12
   11248:	add	ip, ip, #118784	; 0x1d000
   1124c:	ldr	pc, [ip, #3752]!	; 0xea8

00011250 <bindtextdomain@plt>:
   11250:	add	ip, pc, #0, 12
   11254:	add	ip, ip, #118784	; 0x1d000
   11258:	ldr	pc, [ip, #3744]!	; 0xea0

0001125c <fread_unlocked@plt>:
   1125c:	add	ip, pc, #0, 12
   11260:	add	ip, ip, #118784	; 0x1d000
   11264:	ldr	pc, [ip, #3736]!	; 0xe98

00011268 <getrandom@plt>:
   11268:	add	ip, pc, #0, 12
   1126c:	add	ip, ip, #118784	; 0x1d000
   11270:	ldr	pc, [ip, #3728]!	; 0xe90

00011274 <strncmp@plt>:
   11274:	add	ip, pc, #0, 12
   11278:	add	ip, ip, #118784	; 0x1d000
   1127c:	ldr	pc, [ip, #3720]!	; 0xe88

00011280 <abort@plt>:
   11280:	add	ip, pc, #0, 12
   11284:	add	ip, ip, #118784	; 0x1d000
   11288:	ldr	pc, [ip, #3712]!	; 0xe80

0001128c <feof_unlocked@plt>:
   1128c:	add	ip, pc, #0, 12
   11290:	add	ip, ip, #118784	; 0x1d000
   11294:	ldr	pc, [ip, #3704]!	; 0xe78

00011298 <close@plt>:
   11298:	add	ip, pc, #0, 12
   1129c:	add	ip, ip, #118784	; 0x1d000
   112a0:	ldr	pc, [ip, #3696]!	; 0xe70

000112a4 <__assert_fail@plt>:
   112a4:	add	ip, pc, #0, 12
   112a8:	add	ip, ip, #118784	; 0x1d000
   112ac:	ldr	pc, [ip, #3688]!	; 0xe68

000112b0 <ftello64@plt>:
   112b0:	add	ip, pc, #0, 12
   112b4:	add	ip, ip, #118784	; 0x1d000
   112b8:	ldr	pc, [ip, #3680]!	; 0xe60

Disassembly of section .text:

000112c0 <.text>:
   112c0:	mov	fp, #0
   112c4:	mov	lr, #0
   112c8:	pop	{r1}		; (ldr r1, [sp], #4)
   112cc:	mov	r2, sp
   112d0:	push	{r2}		; (str r2, [sp, #-4]!)
   112d4:	push	{r0}		; (str r0, [sp, #-4]!)
   112d8:	ldr	ip, [pc, #16]	; 112f0 <ftello64@plt+0x40>
   112dc:	push	{ip}		; (str ip, [sp, #-4]!)
   112e0:	ldr	r0, [pc, #12]	; 112f4 <ftello64@plt+0x44>
   112e4:	ldr	r3, [pc, #12]	; 112f8 <ftello64@plt+0x48>
   112e8:	bl	11124 <__libc_start_main@plt>
   112ec:	bl	11280 <abort@plt>
   112f0:	andeq	sp, r1, ip, ror r6
   112f4:	andeq	r2, r1, r0, lsr r2
   112f8:	andeq	sp, r1, ip, lsl r6
   112fc:	ldr	r3, [pc, #20]	; 11318 <ftello64@plt+0x68>
   11300:	ldr	r2, [pc, #20]	; 1131c <ftello64@plt+0x6c>
   11304:	add	r3, pc, r3
   11308:	ldr	r2, [r3, r2]
   1130c:	cmp	r2, #0
   11310:	bxeq	lr
   11314:	b	1113c <__gmon_start__@plt>
   11318:	strdeq	sp, [r1], -r4
   1131c:	andeq	r0, r0, ip, lsl r1
   11320:	ldr	r3, [pc, #28]	; 11344 <ftello64@plt+0x94>
   11324:	ldr	r0, [pc, #28]	; 11348 <ftello64@plt+0x98>
   11328:	sub	r3, r3, r0
   1132c:	cmp	r3, #6
   11330:	bxls	lr
   11334:	ldr	r3, [pc, #16]	; 1134c <ftello64@plt+0x9c>
   11338:	cmp	r3, #0
   1133c:	bxeq	lr
   11340:	bx	r3
   11344:	andeq	pc, r2, r3, ror r1	; <UNPREDICTABLE>
   11348:	andeq	pc, r2, r0, ror r1	; <UNPREDICTABLE>
   1134c:	andeq	r0, r0, r0
   11350:	ldr	r1, [pc, #36]	; 1137c <ftello64@plt+0xcc>
   11354:	ldr	r0, [pc, #36]	; 11380 <ftello64@plt+0xd0>
   11358:	sub	r1, r1, r0
   1135c:	asr	r1, r1, #2
   11360:	add	r1, r1, r1, lsr #31
   11364:	asrs	r1, r1, #1
   11368:	bxeq	lr
   1136c:	ldr	r3, [pc, #16]	; 11384 <ftello64@plt+0xd4>
   11370:	cmp	r3, #0
   11374:	bxeq	lr
   11378:	bx	r3
   1137c:	andeq	pc, r2, r0, ror r1	; <UNPREDICTABLE>
   11380:	andeq	pc, r2, r0, ror r1	; <UNPREDICTABLE>
   11384:	andeq	r0, r0, r0
   11388:	push	{r4, lr}
   1138c:	ldr	r4, [pc, #24]	; 113ac <ftello64@plt+0xfc>
   11390:	ldrb	r3, [r4]
   11394:	cmp	r3, #0
   11398:	popne	{r4, pc}
   1139c:	bl	11320 <ftello64@plt+0x70>
   113a0:	mov	r3, #1
   113a4:	strb	r3, [r4]
   113a8:	pop	{r4, pc}
   113ac:	muleq	r2, r4, r1
   113b0:	ldr	r0, [pc, #40]	; 113e0 <ftello64@plt+0x130>
   113b4:	ldr	r3, [r0]
   113b8:	cmp	r3, #0
   113bc:	bne	113c4 <ftello64@plt+0x114>
   113c0:	b	11350 <ftello64@plt+0xa0>
   113c4:	ldr	r3, [pc, #24]	; 113e4 <ftello64@plt+0x134>
   113c8:	cmp	r3, #0
   113cc:	beq	113c0 <ftello64@plt+0x110>
   113d0:	push	{r4, lr}
   113d4:	blx	r3
   113d8:	pop	{r4, lr}
   113dc:	b	11350 <ftello64@plt+0xa0>
   113e0:	andeq	lr, r2, r4, lsl pc
   113e4:	andeq	r0, r0, r0
   113e8:	push	{fp, lr}
   113ec:	add	fp, sp, #4
   113f0:	ldr	r0, [pc, #32]	; 11418 <ftello64@plt+0x168>
   113f4:	bl	11178 <gettext@plt>
   113f8:	mov	r2, r0
   113fc:	ldr	r3, [pc, #24]	; 1141c <ftello64@plt+0x16c>
   11400:	ldr	r3, [r3]
   11404:	mov	r1, r3
   11408:	mov	r0, r2
   1140c:	bl	10fa4 <fputs_unlocked@plt>
   11410:	nop			; (mov r0, r0)
   11414:	pop	{fp, pc}
   11418:			; <UNDEFINED> instruction: 0x0001d6b4
   1141c:	andeq	pc, r2, ip, lsl #3
   11420:	push	{fp, lr}
   11424:	add	fp, sp, #4
   11428:	ldr	r0, [pc, #32]	; 11450 <ftello64@plt+0x1a0>
   1142c:	bl	11178 <gettext@plt>
   11430:	mov	r2, r0
   11434:	ldr	r3, [pc, #24]	; 11454 <ftello64@plt+0x1a4>
   11438:	ldr	r3, [r3]
   1143c:	mov	r1, r3
   11440:	mov	r0, r2
   11444:	bl	10fa4 <fputs_unlocked@plt>
   11448:	nop			; (mov r0, r0)
   1144c:	pop	{fp, pc}
   11450:	andeq	sp, r1, ip, ror #13
   11454:	andeq	pc, r2, ip, lsl #3
   11458:	push	{fp, lr}
   1145c:	add	fp, sp, #4
   11460:	sub	sp, sp, #80	; 0x50
   11464:	str	r0, [fp, #-80]	; 0xffffffb0
   11468:	ldr	r3, [pc, #348]	; 115cc <ftello64@plt+0x31c>
   1146c:	sub	ip, fp, #72	; 0x48
   11470:	mov	lr, r3
   11474:	ldm	lr!, {r0, r1, r2, r3}
   11478:	stmia	ip!, {r0, r1, r2, r3}
   1147c:	ldm	lr!, {r0, r1, r2, r3}
   11480:	stmia	ip!, {r0, r1, r2, r3}
   11484:	ldm	lr!, {r0, r1, r2, r3}
   11488:	stmia	ip!, {r0, r1, r2, r3}
   1148c:	ldm	lr, {r0, r1}
   11490:	stm	ip, {r0, r1}
   11494:	ldr	r3, [fp, #-80]	; 0xffffffb0
   11498:	str	r3, [fp, #-8]
   1149c:	sub	r3, fp, #72	; 0x48
   114a0:	str	r3, [fp, #-12]
   114a4:	b	114b4 <ftello64@plt+0x204>
   114a8:	ldr	r3, [fp, #-12]
   114ac:	add	r3, r3, #8
   114b0:	str	r3, [fp, #-12]
   114b4:	ldr	r3, [fp, #-12]
   114b8:	ldr	r3, [r3]
   114bc:	cmp	r3, #0
   114c0:	beq	114e4 <ftello64@plt+0x234>
   114c4:	ldr	r3, [fp, #-12]
   114c8:	ldr	r3, [r3]
   114cc:	mov	r1, r3
   114d0:	ldr	r0, [fp, #-80]	; 0xffffffb0
   114d4:	bl	10fbc <strcmp@plt>
   114d8:	mov	r3, r0
   114dc:	cmp	r3, #0
   114e0:	bne	114a8 <ftello64@plt+0x1f8>
   114e4:	ldr	r3, [fp, #-12]
   114e8:	ldr	r3, [r3, #4]
   114ec:	cmp	r3, #0
   114f0:	beq	11500 <ftello64@plt+0x250>
   114f4:	ldr	r3, [fp, #-12]
   114f8:	ldr	r3, [r3, #4]
   114fc:	str	r3, [fp, #-8]
   11500:	ldr	r0, [pc, #200]	; 115d0 <ftello64@plt+0x320>
   11504:	bl	11178 <gettext@plt>
   11508:	mov	r3, r0
   1150c:	ldr	r2, [pc, #192]	; 115d4 <ftello64@plt+0x324>
   11510:	ldr	r1, [pc, #192]	; 115d8 <ftello64@plt+0x328>
   11514:	mov	r0, r3
   11518:	bl	10fd4 <printf@plt>
   1151c:	mov	r1, #0
   11520:	mov	r0, #5
   11524:	bl	11214 <setlocale@plt>
   11528:	str	r0, [fp, #-16]
   1152c:	ldr	r3, [fp, #-16]
   11530:	cmp	r3, #0
   11534:	beq	11574 <ftello64@plt+0x2c4>
   11538:	mov	r2, #3
   1153c:	ldr	r1, [pc, #152]	; 115dc <ftello64@plt+0x32c>
   11540:	ldr	r0, [fp, #-16]
   11544:	bl	11274 <strncmp@plt>
   11548:	mov	r3, r0
   1154c:	cmp	r3, #0
   11550:	beq	11574 <ftello64@plt+0x2c4>
   11554:	ldr	r0, [pc, #132]	; 115e0 <ftello64@plt+0x330>
   11558:	bl	11178 <gettext@plt>
   1155c:	mov	r2, r0
   11560:	ldr	r3, [pc, #124]	; 115e4 <ftello64@plt+0x334>
   11564:	ldr	r3, [r3]
   11568:	mov	r1, r3
   1156c:	mov	r0, r2
   11570:	bl	10fa4 <fputs_unlocked@plt>
   11574:	ldr	r0, [pc, #108]	; 115e8 <ftello64@plt+0x338>
   11578:	bl	11178 <gettext@plt>
   1157c:	mov	r3, r0
   11580:	ldr	r2, [fp, #-80]	; 0xffffffb0
   11584:	ldr	r1, [pc, #72]	; 115d4 <ftello64@plt+0x324>
   11588:	mov	r0, r3
   1158c:	bl	10fd4 <printf@plt>
   11590:	ldr	r0, [pc, #84]	; 115ec <ftello64@plt+0x33c>
   11594:	bl	11178 <gettext@plt>
   11598:	ldr	r2, [fp, #-8]
   1159c:	ldr	r3, [fp, #-80]	; 0xffffffb0
   115a0:	cmp	r2, r3
   115a4:	bne	115b0 <ftello64@plt+0x300>
   115a8:	ldr	r3, [pc, #64]	; 115f0 <ftello64@plt+0x340>
   115ac:	b	115b4 <ftello64@plt+0x304>
   115b0:	ldr	r3, [pc, #60]	; 115f4 <ftello64@plt+0x344>
   115b4:	mov	r2, r3
   115b8:	ldr	r1, [fp, #-8]
   115bc:	bl	10fd4 <printf@plt>
   115c0:	nop			; (mov r0, r0)
   115c4:	sub	sp, fp, #4
   115c8:	pop	{fp, pc}
   115cc:	andeq	sp, r1, ip, lsr #17
   115d0:	andeq	sp, r1, r8, lsr r7
   115d4:	andeq	sp, r1, r0, asr r7
   115d8:	andeq	sp, r1, r8, ror r7
   115dc:	andeq	sp, r1, r8, lsl #15
   115e0:	andeq	sp, r1, ip, lsl #15
   115e4:	andeq	pc, r2, ip, lsl #3
   115e8:	ldrdeq	sp, [r1], -r4
   115ec:	strdeq	sp, [r1], -r0
   115f0:	andeq	sp, r1, r4, lsr #16
   115f4:	andeq	sp, r1, r0, lsr r8
   115f8:	push	{fp}		; (str fp, [sp, #-4]!)
   115fc:	add	fp, sp, #0
   11600:	sub	sp, sp, #12
   11604:	str	r0, [fp, #-8]
   11608:	ldr	r3, [fp, #-8]
   1160c:	ldr	r3, [r3, #16]
   11610:	and	r3, r3, #61440	; 0xf000
   11614:	cmp	r3, #32768	; 0x8000
   11618:	beq	11630 <ftello64@plt+0x380>
   1161c:	ldr	r3, [fp, #-8]
   11620:	ldr	r3, [r3, #16]
   11624:	and	r3, r3, #61440	; 0xf000
   11628:	cmp	r3, #40960	; 0xa000
   1162c:	bne	11638 <ftello64@plt+0x388>
   11630:	mov	r3, #1
   11634:	b	1163c <ftello64@plt+0x38c>
   11638:	mov	r3, #0
   1163c:	and	r3, r3, #1
   11640:	uxtb	r3, r3
   11644:	mov	r0, r3
   11648:	add	sp, fp, #0
   1164c:	pop	{fp}		; (ldr fp, [sp], #4)
   11650:	bx	lr
   11654:	push	{fp, lr}
   11658:	add	fp, sp, #4
   1165c:	sub	sp, sp, #16
   11660:	str	r0, [fp, #-8]
   11664:	strd	r2, [fp, #-20]	; 0xffffffec
   11668:	ldrd	r2, [fp, #-20]	; 0xffffffec
   1166c:	subs	r2, r2, #1
   11670:	sbc	r3, r3, #0
   11674:	ldr	r0, [fp, #-8]
   11678:	bl	15f20 <ftello64@plt+0x4c70>
   1167c:	mov	r2, r0
   11680:	mov	r3, r1
   11684:	mov	r0, r2
   11688:	mov	r1, r3
   1168c:	sub	sp, fp, #4
   11690:	pop	{fp, pc}
   11694:	push	{r4, fp, lr}
   11698:	add	fp, sp, #8
   1169c:	sub	sp, sp, #12
   116a0:	str	r0, [fp, #-16]
   116a4:	ldr	r3, [fp, #-16]
   116a8:	cmp	r3, #0
   116ac:	beq	116dc <ftello64@plt+0x42c>
   116b0:	ldr	r3, [pc, #256]	; 117b8 <ftello64@plt+0x508>
   116b4:	ldr	r4, [r3]
   116b8:	ldr	r0, [pc, #252]	; 117bc <ftello64@plt+0x50c>
   116bc:	bl	11178 <gettext@plt>
   116c0:	mov	r1, r0
   116c4:	ldr	r3, [pc, #244]	; 117c0 <ftello64@plt+0x510>
   116c8:	ldr	r3, [r3]
   116cc:	mov	r2, r3
   116d0:	mov	r0, r4
   116d4:	bl	1119c <fprintf@plt>
   116d8:	b	117b0 <ftello64@plt+0x500>
   116dc:	ldr	r0, [pc, #224]	; 117c4 <ftello64@plt+0x514>
   116e0:	bl	11178 <gettext@plt>
   116e4:	ldr	r3, [pc, #212]	; 117c0 <ftello64@plt+0x510>
   116e8:	ldr	r1, [r3]
   116ec:	ldr	r3, [pc, #204]	; 117c0 <ftello64@plt+0x510>
   116f0:	ldr	r2, [r3]
   116f4:	ldr	r3, [pc, #196]	; 117c0 <ftello64@plt+0x510>
   116f8:	ldr	r3, [r3]
   116fc:	bl	10fd4 <printf@plt>
   11700:	ldr	r0, [pc, #192]	; 117c8 <ftello64@plt+0x518>
   11704:	bl	11178 <gettext@plt>
   11708:	mov	r2, r0
   1170c:	ldr	r3, [pc, #184]	; 117cc <ftello64@plt+0x51c>
   11710:	ldr	r3, [r3]
   11714:	mov	r1, r3
   11718:	mov	r0, r2
   1171c:	bl	10fa4 <fputs_unlocked@plt>
   11720:	bl	113e8 <ftello64@plt+0x138>
   11724:	bl	11420 <ftello64@plt+0x170>
   11728:	ldr	r0, [pc, #160]	; 117d0 <ftello64@plt+0x520>
   1172c:	bl	11178 <gettext@plt>
   11730:	mov	r2, r0
   11734:	ldr	r3, [pc, #144]	; 117cc <ftello64@plt+0x51c>
   11738:	ldr	r3, [r3]
   1173c:	mov	r1, r3
   11740:	mov	r0, r2
   11744:	bl	10fa4 <fputs_unlocked@plt>
   11748:	ldr	r0, [pc, #132]	; 117d4 <ftello64@plt+0x524>
   1174c:	bl	11178 <gettext@plt>
   11750:	mov	r2, r0
   11754:	ldr	r3, [pc, #112]	; 117cc <ftello64@plt+0x51c>
   11758:	ldr	r3, [r3]
   1175c:	mov	r1, r3
   11760:	mov	r0, r2
   11764:	bl	10fa4 <fputs_unlocked@plt>
   11768:	ldr	r0, [pc, #104]	; 117d8 <ftello64@plt+0x528>
   1176c:	bl	11178 <gettext@plt>
   11770:	mov	r2, r0
   11774:	ldr	r3, [pc, #80]	; 117cc <ftello64@plt+0x51c>
   11778:	ldr	r3, [r3]
   1177c:	mov	r1, r3
   11780:	mov	r0, r2
   11784:	bl	10fa4 <fputs_unlocked@plt>
   11788:	ldr	r0, [pc, #76]	; 117dc <ftello64@plt+0x52c>
   1178c:	bl	11178 <gettext@plt>
   11790:	mov	r2, r0
   11794:	ldr	r3, [pc, #48]	; 117cc <ftello64@plt+0x51c>
   11798:	ldr	r3, [r3]
   1179c:	mov	r1, r3
   117a0:	mov	r0, r2
   117a4:	bl	10fa4 <fputs_unlocked@plt>
   117a8:	ldr	r0, [pc, #48]	; 117e0 <ftello64@plt+0x530>
   117ac:	bl	11458 <ftello64@plt+0x1a8>
   117b0:	ldr	r0, [fp, #-16]
   117b4:	bl	1116c <exit@plt>
   117b8:	andeq	pc, r2, r0, lsl #3
   117bc:	andeq	sp, r1, r4, ror #17
   117c0:	andeq	pc, r2, r0, lsr #3
   117c4:	andeq	sp, r1, ip, lsl #18
   117c8:	andeq	sp, r1, ip, ror #18
   117cc:	andeq	pc, r2, ip, lsl #3
   117d0:			; <UNDEFINED> instruction: 0x0001d9b0
   117d4:	andeq	sp, r1, r0, lsr fp
   117d8:	andeq	sp, r1, r0, ror fp
   117dc:	andeq	sp, r1, r0, lsr #23
   117e0:	ldrdeq	sp, [r1], -r8
   117e4:	push	{fp, lr}
   117e8:	add	fp, sp, #4
   117ec:	sub	sp, sp, #32
   117f0:	str	r0, [fp, #-24]	; 0xffffffe8
   117f4:	str	r1, [fp, #-28]	; 0xffffffe4
   117f8:	mov	r3, r2
   117fc:	strb	r3, [fp, #-29]	; 0xffffffe3
   11800:	ldr	r3, [fp, #-28]	; 0xffffffe4
   11804:	str	r3, [fp, #-12]
   11808:	mov	r3, #0
   1180c:	str	r3, [fp, #-16]
   11810:	b	1184c <ftello64@plt+0x59c>
   11814:	ldr	r3, [fp, #-16]
   11818:	lsl	r3, r3, #2
   1181c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   11820:	add	r3, r2, r3
   11824:	ldr	r3, [r3]
   11828:	mov	r0, r3
   1182c:	bl	11184 <strlen@plt>
   11830:	mov	r2, r0
   11834:	ldr	r3, [fp, #-12]
   11838:	add	r3, r3, r2
   1183c:	str	r3, [fp, #-12]
   11840:	ldr	r3, [fp, #-16]
   11844:	add	r3, r3, #1
   11848:	str	r3, [fp, #-16]
   1184c:	ldr	r2, [fp, #-16]
   11850:	ldr	r3, [fp, #-28]	; 0xffffffe4
   11854:	cmp	r2, r3
   11858:	blt	11814 <ftello64@plt+0x564>
   1185c:	ldr	r0, [fp, #-12]
   11860:	bl	1890c <ftello64@plt+0x765c>
   11864:	mov	r3, r0
   11868:	str	r3, [fp, #-8]
   1186c:	mov	r3, #0
   11870:	str	r3, [fp, #-16]
   11874:	b	118dc <ftello64@plt+0x62c>
   11878:	ldr	r3, [fp, #-16]
   1187c:	lsl	r3, r3, #2
   11880:	ldr	r2, [fp, #-24]	; 0xffffffe8
   11884:	add	r3, r2, r3
   11888:	ldr	r3, [r3]
   1188c:	mov	r1, r3
   11890:	ldr	r0, [fp, #-8]
   11894:	bl	11040 <stpcpy@plt>
   11898:	str	r0, [fp, #-20]	; 0xffffffec
   1189c:	ldr	r3, [fp, #-16]
   118a0:	lsl	r3, r3, #2
   118a4:	ldr	r2, [fp, #-24]	; 0xffffffe8
   118a8:	add	r3, r2, r3
   118ac:	ldr	r2, [fp, #-8]
   118b0:	str	r2, [r3]
   118b4:	ldr	r3, [fp, #-20]	; 0xffffffec
   118b8:	str	r3, [fp, #-8]
   118bc:	ldr	r3, [fp, #-8]
   118c0:	add	r2, r3, #1
   118c4:	str	r2, [fp, #-8]
   118c8:	ldrb	r2, [fp, #-29]	; 0xffffffe3
   118cc:	strb	r2, [r3]
   118d0:	ldr	r3, [fp, #-16]
   118d4:	add	r3, r3, #1
   118d8:	str	r3, [fp, #-16]
   118dc:	ldr	r2, [fp, #-16]
   118e0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   118e4:	cmp	r2, r3
   118e8:	blt	11878 <ftello64@plt+0x5c8>
   118ec:	ldr	r3, [fp, #-28]	; 0xffffffe4
   118f0:	lsl	r3, r3, #2
   118f4:	ldr	r2, [fp, #-24]	; 0xffffffe8
   118f8:	add	r3, r2, r3
   118fc:	ldr	r2, [fp, #-8]
   11900:	str	r2, [r3]
   11904:	nop			; (mov r0, r0)
   11908:	sub	sp, fp, #4
   1190c:	pop	{fp, pc}
   11910:	push	{fp, lr}
   11914:	add	fp, sp, #4
   11918:	sub	sp, sp, #16
   1191c:	str	r0, [fp, #-16]
   11920:	mov	r3, r1
   11924:	strb	r3, [fp, #-17]	; 0xffffffef
   11928:	ldrb	r3, [fp, #-17]	; 0xffffffef
   1192c:	mov	r1, r3
   11930:	ldr	r0, [fp, #-16]
   11934:	bl	11088 <rawmemchr@plt>
   11938:	str	r0, [fp, #-8]
   1193c:	ldr	r3, [fp, #-8]
   11940:	add	r3, r3, #1
   11944:	mov	r0, r3
   11948:	sub	sp, fp, #4
   1194c:	pop	{fp, pc}
   11950:	push	{fp, lr}
   11954:	add	fp, sp, #4
   11958:	sub	sp, sp, #128	; 0x80
   1195c:	sub	r3, fp, #124	; 0x7c
   11960:	mov	r1, r3
   11964:	mov	r0, #0
   11968:	bl	1d698 <ftello64@plt+0xc3e8>
   1196c:	mov	r3, r0
   11970:	cmp	r3, #0
   11974:	beq	11984 <ftello64@plt+0x6d4>
   11978:	mvn	r2, #0
   1197c:	mvn	r3, #-2147483648	; 0x80000000
   11980:	b	11a04 <ftello64@plt+0x754>
   11984:	sub	r3, fp, #124	; 0x7c
   11988:	mov	r0, r3
   1198c:	bl	115f8 <ftello64@plt+0x348>
   11990:	mov	r3, r0
   11994:	cmp	r3, #0
   11998:	beq	119d4 <ftello64@plt+0x724>
   1199c:	ldrd	r2, [fp, #-76]	; 0xffffffb4
   119a0:	strd	r2, [fp, #-12]
   119a4:	mov	r3, #1
   119a8:	str	r3, [sp]
   119ac:	mov	r2, #0
   119b0:	mov	r3, #0
   119b4:	mov	r0, #0
   119b8:	bl	110b8 <lseek64@plt>
   119bc:	strd	r0, [fp, #-20]	; 0xffffffec
   119c0:	ldrd	r2, [fp, #-20]	; 0xffffffec
   119c4:	cmp	r2, #0
   119c8:	sbcs	r3, r3, #0
   119cc:	bge	119ec <ftello64@plt+0x73c>
   119d0:	b	119e0 <ftello64@plt+0x730>
   119d4:	mvn	r2, #0
   119d8:	mvn	r3, #-2147483648	; 0x80000000
   119dc:	b	11a04 <ftello64@plt+0x754>
   119e0:	mvn	r2, #0
   119e4:	mvn	r3, #-2147483648	; 0x80000000
   119e8:	b	11a04 <ftello64@plt+0x754>
   119ec:	ldrd	r0, [fp, #-12]
   119f0:	ldrd	r2, [fp, #-20]	; 0xffffffec
   119f4:	subs	r2, r0, r2
   119f8:	sbc	r3, r1, r3
   119fc:	strd	r2, [fp, #-12]
   11a00:	ldrd	r2, [fp, #-12]
   11a04:	mov	r0, r2
   11a08:	mov	r1, r3
   11a0c:	sub	sp, fp, #4
   11a10:	pop	{fp, pc}
   11a14:	push	{r4, fp, lr}
   11a18:	add	fp, sp, #8
   11a1c:	sub	sp, sp, #68	; 0x44
   11a20:	str	r0, [fp, #-64]	; 0xffffffc0
   11a24:	str	r2, [fp, #-72]	; 0xffffffb8
   11a28:	str	r3, [fp, #-76]	; 0xffffffb4
   11a2c:	mov	r3, r1
   11a30:	strb	r3, [fp, #-65]	; 0xffffffbf
   11a34:	mov	r2, #0
   11a38:	mov	r3, #0
   11a3c:	strd	r2, [fp, #-20]	; 0xffffffec
   11a40:	ldr	r3, [fp, #-72]	; 0xffffffb8
   11a44:	cmp	r3, #1024	; 0x400
   11a48:	movcc	r3, r3
   11a4c:	movcs	r3, #1024	; 0x400
   11a50:	str	r3, [fp, #-24]	; 0xffffffe8
   11a54:	mov	r3, #0
   11a58:	str	r3, [fp, #-28]	; 0xffffffe4
   11a5c:	mov	r1, #12
   11a60:	ldr	r0, [fp, #-24]	; 0xffffffe8
   11a64:	bl	1928c <ftello64@plt+0x7fdc>
   11a68:	mov	r3, r0
   11a6c:	str	r3, [fp, #-32]	; 0xffffffe0
   11a70:	b	11af0 <ftello64@plt+0x840>
   11a74:	ldrd	r2, [fp, #-20]	; 0xffffffec
   11a78:	adds	r2, r2, #1
   11a7c:	adc	r3, r3, #0
   11a80:	strd	r2, [fp, #-20]	; 0xffffffec
   11a84:	ldr	r3, [fp, #-24]	; 0xffffffe8
   11a88:	mov	r0, r3
   11a8c:	mov	r1, #0
   11a90:	ldrd	r2, [fp, #-20]	; 0xffffffec
   11a94:	cmp	r1, r3
   11a98:	cmpeq	r0, r2
   11a9c:	bhi	11af0 <ftello64@plt+0x840>
   11aa0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   11aa4:	add	r3, r3, #1024	; 0x400
   11aa8:	str	r3, [fp, #-24]	; 0xffffffe8
   11aac:	mov	r2, #12
   11ab0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   11ab4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   11ab8:	bl	188a4 <ftello64@plt+0x75f4>
   11abc:	str	r0, [fp, #-32]	; 0xffffffe0
   11ac0:	ldr	r2, [fp, #-20]	; 0xffffffec
   11ac4:	mov	r3, r2
   11ac8:	lsl	r3, r3, #1
   11acc:	add	r3, r3, r2
   11ad0:	lsl	r3, r3, #2
   11ad4:	mov	r2, r3
   11ad8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11adc:	add	r3, r3, r2
   11ae0:	mov	r2, #12288	; 0x3000
   11ae4:	mov	r1, #0
   11ae8:	mov	r0, r3
   11aec:	bl	111cc <memset@plt>
   11af0:	ldr	r3, [fp, #-72]	; 0xffffffb8
   11af4:	mov	r0, r3
   11af8:	mov	r1, #0
   11afc:	ldrd	r2, [fp, #-20]	; 0xffffffec
   11b00:	cmp	r1, r3
   11b04:	cmpeq	r0, r2
   11b08:	bls	11b4c <ftello64@plt+0x89c>
   11b0c:	ldr	r2, [fp, #-20]	; 0xffffffec
   11b10:	mov	r3, r2
   11b14:	lsl	r3, r3, #1
   11b18:	add	r3, r3, r2
   11b1c:	lsl	r3, r3, #2
   11b20:	mov	r2, r3
   11b24:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11b28:	add	r3, r3, r2
   11b2c:	ldrb	r2, [fp, #-65]	; 0xffffffbf
   11b30:	ldr	r1, [fp, #-64]	; 0xffffffc0
   11b34:	mov	r0, r3
   11b38:	bl	134fc <ftello64@plt+0x224c>
   11b3c:	str	r0, [fp, #-28]	; 0xffffffe4
   11b40:	ldr	r3, [fp, #-28]	; 0xffffffe4
   11b44:	cmp	r3, #0
   11b48:	bne	11a74 <ftello64@plt+0x7c4>
   11b4c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   11b50:	cmp	r3, #0
   11b54:	beq	11c30 <ftello64@plt+0x980>
   11b58:	sub	r3, fp, #56	; 0x38
   11b5c:	mov	r0, r3
   11b60:	bl	1349c <ftello64@plt+0x21ec>
   11b64:	ldrd	r2, [fp, #-20]	; 0xffffffec
   11b68:	adds	r2, r2, #1
   11b6c:	adc	r3, r3, #0
   11b70:	ldr	r0, [fp, #-76]	; 0xffffffb4
   11b74:	bl	11654 <ftello64@plt+0x3a4>
   11b78:	strd	r0, [fp, #-44]	; 0xffffffd4
   11b7c:	ldr	r3, [fp, #-72]	; 0xffffffb8
   11b80:	mov	r0, r3
   11b84:	mov	r1, #0
   11b88:	ldrd	r2, [fp, #-44]	; 0xffffffd4
   11b8c:	cmp	r1, r3
   11b90:	cmpeq	r0, r2
   11b94:	bls	11bbc <ftello64@plt+0x90c>
   11b98:	ldr	r2, [fp, #-44]	; 0xffffffd4
   11b9c:	mov	r3, r2
   11ba0:	lsl	r3, r3, #1
   11ba4:	add	r3, r3, r2
   11ba8:	lsl	r3, r3, #2
   11bac:	mov	r2, r3
   11bb0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11bb4:	add	r3, r3, r2
   11bb8:	b	11bc0 <ftello64@plt+0x910>
   11bbc:	sub	r3, fp, #56	; 0x38
   11bc0:	str	r3, [fp, #-28]	; 0xffffffe4
   11bc4:	ldrb	r3, [fp, #-65]	; 0xffffffbf
   11bc8:	mov	r2, r3
   11bcc:	ldr	r1, [fp, #-64]	; 0xffffffc0
   11bd0:	ldr	r0, [fp, #-28]	; 0xffffffe4
   11bd4:	bl	134fc <ftello64@plt+0x224c>
   11bd8:	mov	r3, r0
   11bdc:	cmp	r3, #0
   11be0:	beq	11bfc <ftello64@plt+0x94c>
   11be4:	ldrd	r2, [fp, #-20]	; 0xffffffec
   11be8:	adds	r0, r2, #1
   11bec:	adc	r1, r3, #0
   11bf0:	strd	r0, [fp, #-20]	; 0xffffffec
   11bf4:	orrs	r3, r2, r3
   11bf8:	bne	11b64 <ftello64@plt+0x8b4>
   11bfc:	ldrd	r2, [fp, #-20]	; 0xffffffec
   11c00:	orrs	r3, r2, r3
   11c04:	bne	11c24 <ftello64@plt+0x974>
   11c08:	ldr	r0, [pc, #156]	; 11cac <ftello64@plt+0x9fc>
   11c0c:	bl	11178 <gettext@plt>
   11c10:	mov	r3, r0
   11c14:	mov	r2, r3
   11c18:	mov	r1, #75	; 0x4b
   11c1c:	mov	r0, #1
   11c20:	bl	11100 <error@plt>
   11c24:	sub	r3, fp, #56	; 0x38
   11c28:	mov	r0, r3
   11c2c:	bl	1368c <ftello64@plt+0x23dc>
   11c30:	ldr	r0, [fp, #-64]	; 0xffffffc0
   11c34:	bl	110e8 <ferror_unlocked@plt>
   11c38:	mov	r3, r0
   11c3c:	cmp	r3, #0
   11c40:	beq	11c6c <ftello64@plt+0x9bc>
   11c44:	bl	111a8 <__errno_location@plt>
   11c48:	mov	r3, r0
   11c4c:	ldr	r4, [r3]
   11c50:	ldr	r0, [pc, #88]	; 11cb0 <ftello64@plt+0xa00>
   11c54:	bl	11178 <gettext@plt>
   11c58:	mov	r3, r0
   11c5c:	mov	r2, r3
   11c60:	mov	r1, r4
   11c64:	mov	r0, #1
   11c68:	bl	11100 <error@plt>
   11c6c:	ldr	r3, [fp, #4]
   11c70:	ldr	r2, [fp, #-32]	; 0xffffffe0
   11c74:	str	r2, [r3]
   11c78:	ldr	r3, [fp, #-72]	; 0xffffffb8
   11c7c:	mov	r0, r3
   11c80:	mov	r1, #0
   11c84:	ldrd	r2, [fp, #-20]	; 0xffffffec
   11c88:	cmp	r1, r3
   11c8c:	cmpeq	r0, r2
   11c90:	bls	11c9c <ftello64@plt+0x9ec>
   11c94:	mov	r0, r2
   11c98:	mov	r1, r3
   11c9c:	mov	r3, r0
   11ca0:	mov	r0, r3
   11ca4:	sub	sp, fp, #8
   11ca8:	pop	{r4, fp, pc}
   11cac:	andeq	sp, r1, r0, ror #25
   11cb0:	strdeq	sp, [r1], -r8
   11cb4:	push	{fp, lr}
   11cb8:	add	fp, sp, #4
   11cbc:	sub	sp, sp, #24
   11cc0:	str	r0, [fp, #-16]
   11cc4:	str	r1, [fp, #-20]	; 0xffffffec
   11cc8:	str	r2, [fp, #-24]	; 0xffffffe8
   11ccc:	mov	r3, #0
   11cd0:	str	r3, [fp, #-8]
   11cd4:	b	11d58 <ftello64@plt+0xaa8>
   11cd8:	ldr	r3, [fp, #-8]
   11cdc:	lsl	r3, r3, #2
   11ce0:	ldr	r2, [fp, #-24]	; 0xffffffe8
   11ce4:	add	r3, r2, r3
   11ce8:	ldr	r2, [r3]
   11cec:	mov	r3, r2
   11cf0:	lsl	r3, r3, #1
   11cf4:	add	r3, r3, r2
   11cf8:	lsl	r3, r3, #2
   11cfc:	mov	r2, r3
   11d00:	ldr	r3, [fp, #-20]	; 0xffffffec
   11d04:	add	r3, r3, r2
   11d08:	str	r3, [fp, #-12]
   11d0c:	ldr	r3, [fp, #-12]
   11d10:	ldr	r0, [r3, #8]
   11d14:	ldr	r3, [fp, #-12]
   11d18:	ldr	r3, [r3, #4]
   11d1c:	mov	r2, r3
   11d20:	ldr	r3, [pc, #80]	; 11d78 <ftello64@plt+0xac8>
   11d24:	ldr	r3, [r3]
   11d28:	mov	r1, #1
   11d2c:	bl	11028 <fwrite_unlocked@plt>
   11d30:	mov	r2, r0
   11d34:	ldr	r3, [fp, #-12]
   11d38:	ldr	r3, [r3, #4]
   11d3c:	cmp	r2, r3
   11d40:	beq	11d4c <ftello64@plt+0xa9c>
   11d44:	mvn	r3, #0
   11d48:	b	11d6c <ftello64@plt+0xabc>
   11d4c:	ldr	r3, [fp, #-8]
   11d50:	add	r3, r3, #1
   11d54:	str	r3, [fp, #-8]
   11d58:	ldr	r2, [fp, #-8]
   11d5c:	ldr	r3, [fp, #-16]
   11d60:	cmp	r2, r3
   11d64:	bcc	11cd8 <ftello64@plt+0xa28>
   11d68:	mov	r3, #0
   11d6c:	mov	r0, r3
   11d70:	sub	sp, fp, #4
   11d74:	pop	{fp, pc}
   11d78:	andeq	pc, r2, ip, lsl #3
   11d7c:	push	{r4, fp, lr}
   11d80:	add	fp, sp, #8
   11d84:	sub	sp, sp, #52	; 0x34
   11d88:	str	r0, [fp, #-48]	; 0xffffffd0
   11d8c:	mov	r3, r1
   11d90:	str	r2, [fp, #-56]	; 0xffffffc8
   11d94:	strb	r3, [fp, #-49]	; 0xffffffcf
   11d98:	mov	r3, #0
   11d9c:	str	r3, [fp, #-28]	; 0xffffffe4
   11da0:	sub	r3, fp, #40	; 0x28
   11da4:	mov	r2, r3
   11da8:	mov	r1, #0
   11dac:	ldr	r0, [fp, #-48]	; 0xffffffd0
   11db0:	bl	17c64 <ftello64@plt+0x69b4>
   11db4:	mov	r3, r0
   11db8:	str	r3, [fp, #-28]	; 0xffffffe4
   11dbc:	ldr	r3, [fp, #-28]	; 0xffffffe4
   11dc0:	cmp	r3, #0
   11dc4:	bne	11df0 <ftello64@plt+0xb40>
   11dc8:	bl	111a8 <__errno_location@plt>
   11dcc:	mov	r3, r0
   11dd0:	ldr	r4, [r3]
   11dd4:	ldr	r0, [pc, #336]	; 11f2c <ftello64@plt+0xc7c>
   11dd8:	bl	11178 <gettext@plt>
   11ddc:	mov	r3, r0
   11de0:	mov	r2, r3
   11de4:	mov	r1, r4
   11de8:	mov	r0, #1
   11dec:	bl	11100 <error@plt>
   11df0:	ldr	r3, [fp, #-40]	; 0xffffffd8
   11df4:	cmp	r3, #0
   11df8:	beq	11e38 <ftello64@plt+0xb88>
   11dfc:	ldr	r3, [fp, #-40]	; 0xffffffd8
   11e00:	sub	r3, r3, #1
   11e04:	ldr	r2, [fp, #-28]	; 0xffffffe4
   11e08:	add	r3, r2, r3
   11e0c:	ldrb	r3, [r3]
   11e10:	ldrb	r2, [fp, #-49]	; 0xffffffcf
   11e14:	cmp	r2, r3
   11e18:	beq	11e38 <ftello64@plt+0xb88>
   11e1c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   11e20:	add	r2, r3, #1
   11e24:	str	r2, [fp, #-40]	; 0xffffffd8
   11e28:	ldr	r2, [fp, #-28]	; 0xffffffe4
   11e2c:	add	r3, r2, r3
   11e30:	ldrb	r2, [fp, #-49]	; 0xffffffcf
   11e34:	strb	r2, [r3]
   11e38:	ldr	r3, [fp, #-40]	; 0xffffffd8
   11e3c:	ldr	r2, [fp, #-28]	; 0xffffffe4
   11e40:	add	r3, r2, r3
   11e44:	str	r3, [fp, #-32]	; 0xffffffe0
   11e48:	mov	r3, #0
   11e4c:	str	r3, [fp, #-20]	; 0xffffffec
   11e50:	ldr	r3, [fp, #-28]	; 0xffffffe4
   11e54:	str	r3, [fp, #-16]
   11e58:	b	11e7c <ftello64@plt+0xbcc>
   11e5c:	ldr	r3, [fp, #-20]	; 0xffffffec
   11e60:	add	r3, r3, #1
   11e64:	str	r3, [fp, #-20]	; 0xffffffec
   11e68:	ldrb	r3, [fp, #-49]	; 0xffffffcf
   11e6c:	mov	r1, r3
   11e70:	ldr	r0, [fp, #-16]
   11e74:	bl	11910 <ftello64@plt+0x660>
   11e78:	str	r0, [fp, #-16]
   11e7c:	ldr	r2, [fp, #-16]
   11e80:	ldr	r3, [fp, #-32]	; 0xffffffe0
   11e84:	cmp	r2, r3
   11e88:	bcc	11e5c <ftello64@plt+0xbac>
   11e8c:	ldr	r3, [fp, #-20]	; 0xffffffec
   11e90:	add	r3, r3, #1
   11e94:	mov	r1, #4
   11e98:	mov	r0, r3
   11e9c:	bl	18ae8 <ftello64@plt+0x7838>
   11ea0:	mov	r3, r0
   11ea4:	str	r3, [fp, #-36]	; 0xffffffdc
   11ea8:	ldr	r3, [fp, #-56]	; 0xffffffc8
   11eac:	ldr	r2, [fp, #-36]	; 0xffffffdc
   11eb0:	str	r2, [r3]
   11eb4:	ldr	r3, [fp, #-28]	; 0xffffffe4
   11eb8:	str	r3, [fp, #-16]
   11ebc:	ldr	r3, [fp, #-36]	; 0xffffffdc
   11ec0:	ldr	r2, [fp, #-16]
   11ec4:	str	r2, [r3]
   11ec8:	mov	r3, #1
   11ecc:	str	r3, [fp, #-24]	; 0xffffffe8
   11ed0:	b	11f0c <ftello64@plt+0xc5c>
   11ed4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   11ed8:	lsl	r3, r3, #2
   11edc:	ldr	r2, [fp, #-36]	; 0xffffffdc
   11ee0:	add	r4, r2, r3
   11ee4:	ldrb	r3, [fp, #-49]	; 0xffffffcf
   11ee8:	mov	r1, r3
   11eec:	ldr	r0, [fp, #-16]
   11ef0:	bl	11910 <ftello64@plt+0x660>
   11ef4:	str	r0, [fp, #-16]
   11ef8:	ldr	r3, [fp, #-16]
   11efc:	str	r3, [r4]
   11f00:	ldr	r3, [fp, #-24]	; 0xffffffe8
   11f04:	add	r3, r3, #1
   11f08:	str	r3, [fp, #-24]	; 0xffffffe8
   11f0c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   11f10:	ldr	r3, [fp, #-20]	; 0xffffffec
   11f14:	cmp	r2, r3
   11f18:	bls	11ed4 <ftello64@plt+0xc24>
   11f1c:	ldr	r3, [fp, #-20]	; 0xffffffec
   11f20:	mov	r0, r3
   11f24:	sub	sp, fp, #8
   11f28:	pop	{r4, fp, pc}
   11f2c:	strdeq	sp, [r1], -r8
   11f30:	push	{fp, lr}
   11f34:	add	fp, sp, #4
   11f38:	sub	sp, sp, #32
   11f3c:	str	r0, [fp, #-24]	; 0xffffffe8
   11f40:	str	r1, [fp, #-28]	; 0xffffffe4
   11f44:	str	r2, [fp, #-32]	; 0xffffffe0
   11f48:	mov	r3, #0
   11f4c:	str	r3, [fp, #-8]
   11f50:	b	11fd8 <ftello64@plt+0xd28>
   11f54:	ldr	r3, [fp, #-8]
   11f58:	lsl	r3, r3, #2
   11f5c:	ldr	r2, [fp, #-32]	; 0xffffffe0
   11f60:	add	r3, r2, r3
   11f64:	ldr	r3, [r3]
   11f68:	lsl	r3, r3, #2
   11f6c:	ldr	r2, [fp, #-28]	; 0xffffffe4
   11f70:	add	r3, r2, r3
   11f74:	str	r3, [fp, #-12]
   11f78:	ldr	r3, [fp, #-12]
   11f7c:	add	r3, r3, #4
   11f80:	ldr	r3, [r3]
   11f84:	mov	r2, r3
   11f88:	ldr	r3, [fp, #-12]
   11f8c:	ldr	r3, [r3]
   11f90:	sub	r3, r2, r3
   11f94:	str	r3, [fp, #-16]
   11f98:	ldr	r3, [fp, #-12]
   11f9c:	ldr	r0, [r3]
   11fa0:	ldr	r3, [pc, #80]	; 11ff8 <ftello64@plt+0xd48>
   11fa4:	ldr	r3, [r3]
   11fa8:	ldr	r2, [fp, #-16]
   11fac:	mov	r1, #1
   11fb0:	bl	11028 <fwrite_unlocked@plt>
   11fb4:	mov	r2, r0
   11fb8:	ldr	r3, [fp, #-16]
   11fbc:	cmp	r2, r3
   11fc0:	beq	11fcc <ftello64@plt+0xd1c>
   11fc4:	mvn	r3, #0
   11fc8:	b	11fec <ftello64@plt+0xd3c>
   11fcc:	ldr	r3, [fp, #-8]
   11fd0:	add	r3, r3, #1
   11fd4:	str	r3, [fp, #-8]
   11fd8:	ldr	r2, [fp, #-8]
   11fdc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   11fe0:	cmp	r2, r3
   11fe4:	bcc	11f54 <ftello64@plt+0xca4>
   11fe8:	mov	r3, #0
   11fec:	mov	r0, r3
   11ff0:	sub	sp, fp, #4
   11ff4:	pop	{fp, pc}
   11ff8:	andeq	pc, r2, ip, lsl #3
   11ffc:	push	{fp, lr}
   12000:	add	fp, sp, #4
   12004:	sub	sp, sp, #24
   12008:	str	r0, [fp, #-16]
   1200c:	str	r1, [fp, #-20]	; 0xffffffec
   12010:	str	r2, [fp, #-24]	; 0xffffffe8
   12014:	strb	r3, [fp, #-25]	; 0xffffffe7
   12018:	mov	r3, #0
   1201c:	str	r3, [fp, #-8]
   12020:	b	12078 <ftello64@plt+0xdc8>
   12024:	ldr	r3, [fp, #-8]
   12028:	lsl	r3, r3, #2
   1202c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   12030:	add	r3, r2, r3
   12034:	ldr	r2, [r3]
   12038:	ldr	r3, [fp, #-20]	; 0xffffffec
   1203c:	add	r3, r2, r3
   12040:	str	r3, [fp, #-12]
   12044:	ldrb	r3, [fp, #-25]	; 0xffffffe7
   12048:	mov	r2, r3
   1204c:	ldr	r1, [fp, #-12]
   12050:	ldr	r0, [pc, #64]	; 12098 <ftello64@plt+0xde8>
   12054:	bl	10fd4 <printf@plt>
   12058:	mov	r3, r0
   1205c:	cmp	r3, #0
   12060:	bge	1206c <ftello64@plt+0xdbc>
   12064:	mvn	r3, #0
   12068:	b	1208c <ftello64@plt+0xddc>
   1206c:	ldr	r3, [fp, #-8]
   12070:	add	r3, r3, #1
   12074:	str	r3, [fp, #-8]
   12078:	ldr	r2, [fp, #-8]
   1207c:	ldr	r3, [fp, #-16]
   12080:	cmp	r2, r3
   12084:	bcc	12024 <ftello64@plt+0xd74>
   12088:	mov	r3, #0
   1208c:	mov	r0, r3
   12090:	sub	sp, fp, #4
   12094:	pop	{fp, pc}
   12098:	andeq	sp, r1, r4, lsl #26
   1209c:	push	{fp, lr}
   120a0:	add	fp, sp, #4
   120a4:	sub	sp, sp, #40	; 0x28
   120a8:	str	r0, [fp, #-32]	; 0xffffffe0
   120ac:	str	r1, [fp, #-36]	; 0xffffffdc
   120b0:	str	r2, [fp, #-40]	; 0xffffffd8
   120b4:	str	r3, [fp, #-44]	; 0xffffffd4
   120b8:	ldr	r2, [fp, #-44]	; 0xffffffd4
   120bc:	ldr	r3, [fp, #-40]	; 0xffffffd8
   120c0:	sub	r3, r2, r3
   120c4:	add	r3, r3, #1
   120c8:	mov	r2, r3
   120cc:	mov	r3, #0
   120d0:	strd	r2, [fp, #-20]	; 0xffffffec
   120d4:	mov	r3, #0
   120d8:	str	r3, [fp, #-8]
   120dc:	b	12134 <ftello64@plt+0xe84>
   120e0:	ldrd	r2, [fp, #-20]	; 0xffffffec
   120e4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   120e8:	bl	11654 <ftello64@plt+0x3a4>
   120ec:	mov	r2, r0
   120f0:	mov	r3, r1
   120f4:	ldr	r3, [fp, #-40]	; 0xffffffd8
   120f8:	add	r3, r2, r3
   120fc:	str	r3, [fp, #-24]	; 0xffffffe8
   12100:	ldrb	r3, [fp, #4]
   12104:	mov	r2, r3
   12108:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1210c:	ldr	r0, [pc, #64]	; 12154 <ftello64@plt+0xea4>
   12110:	bl	10fd4 <printf@plt>
   12114:	mov	r3, r0
   12118:	cmp	r3, #0
   1211c:	bge	12128 <ftello64@plt+0xe78>
   12120:	mvn	r3, #0
   12124:	b	12148 <ftello64@plt+0xe98>
   12128:	ldr	r3, [fp, #-8]
   1212c:	add	r3, r3, #1
   12130:	str	r3, [fp, #-8]
   12134:	ldr	r2, [fp, #-8]
   12138:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1213c:	cmp	r2, r3
   12140:	bcc	120e0 <ftello64@plt+0xe30>
   12144:	mov	r3, #0
   12148:	mov	r0, r3
   1214c:	sub	sp, fp, #4
   12150:	pop	{fp, pc}
   12154:	andeq	sp, r1, r4, lsl #26
   12158:	push	{fp, lr}
   1215c:	add	fp, sp, #4
   12160:	sub	sp, sp, #40	; 0x28
   12164:	str	r0, [fp, #-32]	; 0xffffffe0
   12168:	str	r1, [fp, #-36]	; 0xffffffdc
   1216c:	str	r2, [fp, #-40]	; 0xffffffd8
   12170:	str	r3, [fp, #-44]	; 0xffffffd4
   12174:	mov	r3, #0
   12178:	str	r3, [fp, #-8]
   1217c:	b	1220c <ftello64@plt+0xf5c>
   12180:	ldr	r3, [fp, #-44]	; 0xffffffd4
   12184:	mov	r2, r3
   12188:	mov	r3, #0
   1218c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12190:	bl	11654 <ftello64@plt+0x3a4>
   12194:	strd	r0, [fp, #-20]	; 0xffffffec
   12198:	ldr	r3, [fp, #-20]	; 0xffffffec
   1219c:	lsl	r3, r3, #2
   121a0:	ldr	r2, [fp, #-40]	; 0xffffffd8
   121a4:	add	r3, r2, r3
   121a8:	str	r3, [fp, #-24]	; 0xffffffe8
   121ac:	ldr	r3, [fp, #-24]	; 0xffffffe8
   121b0:	add	r3, r3, #4
   121b4:	ldr	r3, [r3]
   121b8:	mov	r2, r3
   121bc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   121c0:	ldr	r3, [r3]
   121c4:	sub	r3, r2, r3
   121c8:	str	r3, [fp, #-28]	; 0xffffffe4
   121cc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   121d0:	ldr	r0, [r3]
   121d4:	ldr	r3, [pc, #80]	; 1222c <ftello64@plt+0xf7c>
   121d8:	ldr	r3, [r3]
   121dc:	ldr	r2, [fp, #-28]	; 0xffffffe4
   121e0:	mov	r1, #1
   121e4:	bl	11028 <fwrite_unlocked@plt>
   121e8:	mov	r2, r0
   121ec:	ldr	r3, [fp, #-28]	; 0xffffffe4
   121f0:	cmp	r2, r3
   121f4:	beq	12200 <ftello64@plt+0xf50>
   121f8:	mvn	r3, #0
   121fc:	b	12220 <ftello64@plt+0xf70>
   12200:	ldr	r3, [fp, #-8]
   12204:	add	r3, r3, #1
   12208:	str	r3, [fp, #-8]
   1220c:	ldr	r2, [fp, #-8]
   12210:	ldr	r3, [fp, #-36]	; 0xffffffdc
   12214:	cmp	r2, r3
   12218:	bcc	12180 <ftello64@plt+0xed0>
   1221c:	mov	r3, #0
   12220:	mov	r0, r3
   12224:	sub	sp, fp, #4
   12228:	pop	{fp, pc}
   1222c:	andeq	pc, r2, ip, lsl #3
   12230:	push	{r4, r5, fp, lr}
   12234:	add	fp, sp, #12
   12238:	sub	sp, sp, #128	; 0x80
   1223c:	str	r0, [fp, #-112]	; 0xffffff90
   12240:	str	r1, [fp, #-116]	; 0xffffff8c
   12244:	mov	r3, #0
   12248:	strb	r3, [fp, #-13]
   1224c:	mov	r3, #0
   12250:	strb	r3, [fp, #-14]
   12254:	mvn	r3, #0
   12258:	str	r3, [fp, #-20]	; 0xffffffec
   1225c:	mov	r3, #0
   12260:	str	r3, [fp, #-24]	; 0xffffffe8
   12264:	mvn	r3, #0
   12268:	str	r3, [fp, #-28]	; 0xffffffe4
   1226c:	mov	r3, #0
   12270:	str	r3, [fp, #-32]	; 0xffffffe0
   12274:	mov	r3, #0
   12278:	str	r3, [fp, #-36]	; 0xffffffdc
   1227c:	mov	r3, #10
   12280:	strb	r3, [fp, #-37]	; 0xffffffdb
   12284:	mov	r3, #0
   12288:	str	r3, [fp, #-96]	; 0xffffffa0
   1228c:	mov	r3, #0
   12290:	strb	r3, [fp, #-38]	; 0xffffffda
   12294:	mov	r3, #0
   12298:	strb	r3, [fp, #-39]	; 0xffffffd9
   1229c:	mov	r3, #0
   122a0:	str	r3, [fp, #-48]	; 0xffffffd0
   122a4:	mov	r3, #0
   122a8:	str	r3, [fp, #-100]	; 0xffffff9c
   122ac:	mov	r3, #0
   122b0:	str	r3, [fp, #-52]	; 0xffffffcc
   122b4:	ldr	r3, [fp, #-116]	; 0xffffff8c
   122b8:	ldr	r3, [r3]
   122bc:	mov	r0, r3
   122c0:	bl	136b8 <ftello64@plt+0x2408>
   122c4:	ldr	r1, [pc, #2640]	; 12d1c <ftello64@plt+0x1a6c>
   122c8:	mov	r0, #6
   122cc:	bl	11214 <setlocale@plt>
   122d0:	ldr	r1, [pc, #2632]	; 12d20 <ftello64@plt+0x1a70>
   122d4:	ldr	r0, [pc, #2632]	; 12d24 <ftello64@plt+0x1a74>
   122d8:	bl	11250 <bindtextdomain@plt>
   122dc:	ldr	r0, [pc, #2624]	; 12d24 <ftello64@plt+0x1a74>
   122e0:	bl	1107c <textdomain@plt>
   122e4:	ldr	r0, [pc, #2620]	; 12d28 <ftello64@plt+0x1a78>
   122e8:	bl	1d680 <ftello64@plt+0xc3d0>
   122ec:	b	1270c <ftello64@plt+0x145c>
   122f0:	ldr	r3, [fp, #-68]	; 0xffffffbc
   122f4:	cmp	r3, #110	; 0x6e
   122f8:	beq	1255c <ftello64@plt+0x12ac>
   122fc:	cmp	r3, #110	; 0x6e
   12300:	bgt	12334 <ftello64@plt+0x1084>
   12304:	cmn	r3, #2
   12308:	beq	126c4 <ftello64@plt+0x1414>
   1230c:	cmn	r3, #2
   12310:	bgt	12320 <ftello64@plt+0x1070>
   12314:	cmn	r3, #3
   12318:	beq	126cc <ftello64@plt+0x141c>
   1231c:	b	12704 <ftello64@plt+0x1454>
   12320:	cmp	r3, #101	; 0x65
   12324:	beq	12364 <ftello64@plt+0x10b4>
   12328:	cmp	r3, #105	; 0x69
   1232c:	beq	12370 <ftello64@plt+0x10c0>
   12330:	b	12704 <ftello64@plt+0x1454>
   12334:	cmp	r3, #114	; 0x72
   12338:	beq	126ac <ftello64@plt+0x13fc>
   1233c:	cmp	r3, #114	; 0x72
   12340:	bgt	12350 <ftello64@plt+0x10a0>
   12344:	cmp	r3, #111	; 0x6f
   12348:	beq	125fc <ftello64@plt+0x134c>
   1234c:	b	12704 <ftello64@plt+0x1454>
   12350:	cmp	r3, #122	; 0x7a
   12354:	beq	126b8 <ftello64@plt+0x1408>
   12358:	cmp	r3, #256	; 0x100
   1235c:	beq	12654 <ftello64@plt+0x13a4>
   12360:	b	12704 <ftello64@plt+0x1454>
   12364:	mov	r3, #1
   12368:	strb	r3, [fp, #-13]
   1236c:	b	1270c <ftello64@plt+0x145c>
   12370:	ldr	r3, [pc, #2484]	; 12d2c <ftello64@plt+0x1a7c>
   12374:	ldr	r3, [r3]
   12378:	mov	r1, #45	; 0x2d
   1237c:	mov	r0, r3
   12380:	bl	11190 <strchr@plt>
   12384:	str	r0, [fp, #-72]	; 0xffffffb8
   12388:	ldr	r3, [pc, #2460]	; 12d2c <ftello64@plt+0x1a7c>
   1238c:	ldr	r3, [r3]
   12390:	str	r3, [fp, #-60]	; 0xffffffc4
   12394:	ldr	r3, [fp, #-72]	; 0xffffffb8
   12398:	cmp	r3, #0
   1239c:	moveq	r3, #1
   123a0:	movne	r3, #0
   123a4:	strb	r3, [fp, #-73]	; 0xffffffb7
   123a8:	ldrb	r3, [fp, #-14]
   123ac:	cmp	r3, #0
   123b0:	beq	123d0 <ftello64@plt+0x1120>
   123b4:	ldr	r0, [pc, #2420]	; 12d30 <ftello64@plt+0x1a80>
   123b8:	bl	11178 <gettext@plt>
   123bc:	mov	r3, r0
   123c0:	mov	r2, r3
   123c4:	mov	r1, #0
   123c8:	mov	r0, #1
   123cc:	bl	11100 <error@plt>
   123d0:	mov	r3, #1
   123d4:	strb	r3, [fp, #-14]
   123d8:	ldr	r3, [fp, #-72]	; 0xffffffb8
   123dc:	cmp	r3, #0
   123e0:	beq	1245c <ftello64@plt+0x11ac>
   123e4:	ldr	r3, [fp, #-72]	; 0xffffffb8
   123e8:	mov	r2, #0
   123ec:	strb	r2, [r3]
   123f0:	ldr	r3, [pc, #2356]	; 12d2c <ftello64@plt+0x1a7c>
   123f4:	ldr	r4, [r3]
   123f8:	ldr	r0, [pc, #2356]	; 12d34 <ftello64@plt+0x1a84>
   123fc:	bl	11178 <gettext@plt>
   12400:	mov	r2, r0
   12404:	mov	r3, #0
   12408:	str	r3, [sp, #16]
   1240c:	str	r2, [sp, #12]
   12410:	ldr	r3, [pc, #2308]	; 12d1c <ftello64@plt+0x1a6c>
   12414:	str	r3, [sp, #8]
   12418:	mvn	r2, #0
   1241c:	mov	r3, #0
   12420:	strd	r2, [sp]
   12424:	mov	r2, #0
   12428:	mov	r3, #0
   1242c:	mov	r0, r4
   12430:	bl	195e0 <ftello64@plt+0x8330>
   12434:	mov	r2, r0
   12438:	mov	r3, r1
   1243c:	mov	r3, r2
   12440:	str	r3, [fp, #-20]	; 0xffffffec
   12444:	ldr	r3, [fp, #-72]	; 0xffffffb8
   12448:	mov	r2, #45	; 0x2d
   1244c:	strb	r2, [r3]
   12450:	ldr	r3, [fp, #-72]	; 0xffffffb8
   12454:	add	r3, r3, #1
   12458:	str	r3, [fp, #-60]	; 0xffffffc4
   1245c:	ldr	r0, [pc, #2256]	; 12d34 <ftello64@plt+0x1a84>
   12460:	bl	11178 <gettext@plt>
   12464:	mov	r2, r0
   12468:	mov	r3, #0
   1246c:	str	r3, [sp, #16]
   12470:	str	r2, [sp, #12]
   12474:	ldr	r3, [pc, #2208]	; 12d1c <ftello64@plt+0x1a6c>
   12478:	str	r3, [sp, #8]
   1247c:	mvn	r2, #0
   12480:	mov	r3, #0
   12484:	strd	r2, [sp]
   12488:	mov	r2, #0
   1248c:	mov	r3, #0
   12490:	ldr	r0, [fp, #-60]	; 0xffffffc4
   12494:	bl	195e0 <ftello64@plt+0x8330>
   12498:	mov	r2, r0
   1249c:	mov	r3, r1
   124a0:	mov	r3, r2
   124a4:	str	r3, [fp, #-24]	; 0xffffffe8
   124a8:	ldr	r2, [fp, #-24]	; 0xffffffe8
   124ac:	ldr	r3, [fp, #-20]	; 0xffffffec
   124b0:	sub	r3, r2, r3
   124b4:	add	r3, r3, #1
   124b8:	str	r3, [fp, #-44]	; 0xffffffd4
   124bc:	ldr	r2, [fp, #-20]	; 0xffffffec
   124c0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   124c4:	cmp	r2, r3
   124c8:	movhi	r3, #1
   124cc:	movls	r3, #0
   124d0:	uxtb	r2, r3
   124d4:	ldr	r3, [fp, #-44]	; 0xffffffd4
   124d8:	cmp	r3, #0
   124dc:	moveq	r3, #1
   124e0:	movne	r3, #0
   124e4:	uxtb	r3, r3
   124e8:	eor	r3, r3, r2
   124ec:	uxtb	r2, r3
   124f0:	ldrb	r3, [fp, #-73]	; 0xffffffb7
   124f4:	orr	r3, r2, r3
   124f8:	uxtb	r3, r3
   124fc:	cmp	r3, #0
   12500:	movne	r3, #1
   12504:	moveq	r3, #0
   12508:	strb	r3, [fp, #-73]	; 0xffffffb7
   1250c:	ldrb	r3, [fp, #-73]	; 0xffffffb7
   12510:	cmp	r3, #0
   12514:	beq	1270c <ftello64@plt+0x145c>
   12518:	bl	111a8 <__errno_location@plt>
   1251c:	mov	r3, r0
   12520:	ldr	r4, [r3]
   12524:	ldr	r0, [pc, #2056]	; 12d34 <ftello64@plt+0x1a84>
   12528:	bl	11178 <gettext@plt>
   1252c:	mov	r5, r0
   12530:	ldr	r3, [pc, #2036]	; 12d2c <ftello64@plt+0x1a7c>
   12534:	ldr	r3, [r3]
   12538:	mov	r0, r3
   1253c:	bl	15de8 <ftello64@plt+0x4b38>
   12540:	mov	r3, r0
   12544:	str	r3, [sp]
   12548:	mov	r3, r5
   1254c:	ldr	r2, [pc, #2020]	; 12d38 <ftello64@plt+0x1a88>
   12550:	mov	r1, r4
   12554:	mov	r0, #1
   12558:	bl	11100 <error@plt>
   1255c:	ldr	r3, [pc, #1992]	; 12d2c <ftello64@plt+0x1a7c>
   12560:	ldr	r0, [r3]
   12564:	sub	r2, fp, #108	; 0x6c
   12568:	ldr	r3, [pc, #1964]	; 12d1c <ftello64@plt+0x1a6c>
   1256c:	str	r3, [sp]
   12570:	mov	r3, r2
   12574:	mov	r2, #10
   12578:	mov	r1, #0
   1257c:	bl	19804 <ftello64@plt+0x8554>
   12580:	str	r0, [fp, #-80]	; 0xffffffb0
   12584:	ldr	r3, [fp, #-80]	; 0xffffffb0
   12588:	cmp	r3, #0
   1258c:	bne	125c0 <ftello64@plt+0x1310>
   12590:	ldr	r3, [fp, #-28]	; 0xffffffe4
   12594:	mov	r0, r3
   12598:	mov	r1, #0
   1259c:	ldrd	r2, [fp, #-108]	; 0xffffff94
   125a0:	cmp	r1, r3
   125a4:	cmpeq	r0, r2
   125a8:	bls	125b4 <ftello64@plt+0x1304>
   125ac:	mov	r0, r2
   125b0:	mov	r1, r3
   125b4:	mov	r3, r0
   125b8:	str	r3, [fp, #-28]	; 0xffffffe4
   125bc:	b	1270c <ftello64@plt+0x145c>
   125c0:	ldr	r3, [fp, #-80]	; 0xffffffb0
   125c4:	cmp	r3, #1
   125c8:	beq	1270c <ftello64@plt+0x145c>
   125cc:	ldr	r0, [pc, #1896]	; 12d3c <ftello64@plt+0x1a8c>
   125d0:	bl	11178 <gettext@plt>
   125d4:	mov	r4, r0
   125d8:	ldr	r3, [pc, #1868]	; 12d2c <ftello64@plt+0x1a7c>
   125dc:	ldr	r3, [r3]
   125e0:	mov	r0, r3
   125e4:	bl	15de8 <ftello64@plt+0x4b38>
   125e8:	mov	r3, r0
   125ec:	mov	r2, r4
   125f0:	mov	r1, #0
   125f4:	mov	r0, #1
   125f8:	bl	11100 <error@plt>
   125fc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   12600:	cmp	r3, #0
   12604:	beq	12644 <ftello64@plt+0x1394>
   12608:	ldr	r3, [pc, #1820]	; 12d2c <ftello64@plt+0x1a7c>
   1260c:	ldr	r3, [r3]
   12610:	mov	r1, r3
   12614:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12618:	bl	10fbc <strcmp@plt>
   1261c:	mov	r3, r0
   12620:	cmp	r3, #0
   12624:	beq	12644 <ftello64@plt+0x1394>
   12628:	ldr	r0, [pc, #1808]	; 12d40 <ftello64@plt+0x1a90>
   1262c:	bl	11178 <gettext@plt>
   12630:	mov	r3, r0
   12634:	mov	r2, r3
   12638:	mov	r1, #0
   1263c:	mov	r0, #1
   12640:	bl	11100 <error@plt>
   12644:	ldr	r3, [pc, #1760]	; 12d2c <ftello64@plt+0x1a7c>
   12648:	ldr	r3, [r3]
   1264c:	str	r3, [fp, #-32]	; 0xffffffe0
   12650:	b	1270c <ftello64@plt+0x145c>
   12654:	ldr	r3, [fp, #-36]	; 0xffffffdc
   12658:	cmp	r3, #0
   1265c:	beq	1269c <ftello64@plt+0x13ec>
   12660:	ldr	r3, [pc, #1732]	; 12d2c <ftello64@plt+0x1a7c>
   12664:	ldr	r3, [r3]
   12668:	mov	r1, r3
   1266c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   12670:	bl	10fbc <strcmp@plt>
   12674:	mov	r3, r0
   12678:	cmp	r3, #0
   1267c:	beq	1269c <ftello64@plt+0x13ec>
   12680:	ldr	r0, [pc, #1724]	; 12d44 <ftello64@plt+0x1a94>
   12684:	bl	11178 <gettext@plt>
   12688:	mov	r3, r0
   1268c:	mov	r2, r3
   12690:	mov	r1, #0
   12694:	mov	r0, #1
   12698:	bl	11100 <error@plt>
   1269c:	ldr	r3, [pc, #1672]	; 12d2c <ftello64@plt+0x1a7c>
   126a0:	ldr	r3, [r3]
   126a4:	str	r3, [fp, #-36]	; 0xffffffdc
   126a8:	b	1270c <ftello64@plt+0x145c>
   126ac:	mov	r3, #1
   126b0:	strb	r3, [fp, #-39]	; 0xffffffd9
   126b4:	b	1270c <ftello64@plt+0x145c>
   126b8:	mov	r3, #0
   126bc:	strb	r3, [fp, #-37]	; 0xffffffdb
   126c0:	b	1270c <ftello64@plt+0x145c>
   126c4:	mov	r0, #0
   126c8:	bl	11694 <ftello64@plt+0x3e4>
   126cc:	ldr	r3, [pc, #1652]	; 12d48 <ftello64@plt+0x1a98>
   126d0:	ldr	r0, [r3]
   126d4:	ldr	r3, [pc, #1648]	; 12d4c <ftello64@plt+0x1a9c>
   126d8:	ldr	r2, [r3]
   126dc:	mov	r3, #0
   126e0:	str	r3, [sp, #4]
   126e4:	ldr	r3, [pc, #1636]	; 12d50 <ftello64@plt+0x1aa0>
   126e8:	str	r3, [sp]
   126ec:	mov	r3, r2
   126f0:	ldr	r2, [pc, #1628]	; 12d54 <ftello64@plt+0x1aa4>
   126f4:	ldr	r1, [pc, #1628]	; 12d58 <ftello64@plt+0x1aa8>
   126f8:	bl	187c0 <ftello64@plt+0x7510>
   126fc:	mov	r0, #0
   12700:	bl	1116c <exit@plt>
   12704:	mov	r0, #1
   12708:	bl	11694 <ftello64@plt+0x3e4>
   1270c:	mov	r3, #0
   12710:	str	r3, [sp]
   12714:	ldr	r3, [pc, #1600]	; 12d5c <ftello64@plt+0x1aac>
   12718:	ldr	r2, [pc, #1600]	; 12d60 <ftello64@plt+0x1ab0>
   1271c:	ldr	r1, [fp, #-116]	; 0xffffff8c
   12720:	ldr	r0, [fp, #-112]	; 0xffffff90
   12724:	bl	11154 <getopt_long@plt>
   12728:	str	r0, [fp, #-68]	; 0xffffffbc
   1272c:	ldr	r3, [fp, #-68]	; 0xffffffbc
   12730:	cmn	r3, #1
   12734:	bne	122f0 <ftello64@plt+0x1040>
   12738:	ldr	r3, [pc, #1572]	; 12d64 <ftello64@plt+0x1ab4>
   1273c:	ldr	r3, [r3]
   12740:	ldr	r2, [fp, #-112]	; 0xffffff90
   12744:	sub	r3, r2, r3
   12748:	str	r3, [fp, #-84]	; 0xffffffac
   1274c:	ldr	r3, [pc, #1552]	; 12d64 <ftello64@plt+0x1ab4>
   12750:	ldr	r3, [r3]
   12754:	lsl	r3, r3, #2
   12758:	ldr	r2, [fp, #-116]	; 0xffffff8c
   1275c:	add	r3, r2, r3
   12760:	str	r3, [fp, #-88]	; 0xffffffa8
   12764:	ldrb	r3, [fp, #-13]
   12768:	cmp	r3, #0
   1276c:	beq	127a0 <ftello64@plt+0x14f0>
   12770:	ldrb	r3, [fp, #-14]
   12774:	cmp	r3, #0
   12778:	beq	127a0 <ftello64@plt+0x14f0>
   1277c:	ldr	r0, [pc, #1508]	; 12d68 <ftello64@plt+0x1ab8>
   12780:	bl	11178 <gettext@plt>
   12784:	mov	r3, r0
   12788:	mov	r2, r3
   1278c:	mov	r1, #0
   12790:	mov	r0, #0
   12794:	bl	11100 <error@plt>
   12798:	mov	r0, #1
   1279c:	bl	11694 <ftello64@plt+0x3e4>
   127a0:	ldrb	r3, [fp, #-14]
   127a4:	cmp	r3, #0
   127a8:	beq	127c4 <ftello64@plt+0x1514>
   127ac:	ldr	r3, [fp, #-84]	; 0xffffffac
   127b0:	cmp	r3, #0
   127b4:	movgt	r3, #1
   127b8:	movle	r3, #0
   127bc:	uxtb	r3, r3
   127c0:	b	127f8 <ftello64@plt+0x1548>
   127c4:	ldrb	r3, [fp, #-13]
   127c8:	eor	r3, r3, #1
   127cc:	uxtb	r3, r3
   127d0:	cmp	r3, #0
   127d4:	beq	127ec <ftello64@plt+0x153c>
   127d8:	ldr	r3, [fp, #-84]	; 0xffffffac
   127dc:	cmp	r3, #1
   127e0:	ble	127ec <ftello64@plt+0x153c>
   127e4:	mov	r3, #1
   127e8:	b	127f0 <ftello64@plt+0x1540>
   127ec:	mov	r3, #0
   127f0:	and	r3, r3, #1
   127f4:	uxtb	r3, r3
   127f8:	cmp	r3, #0
   127fc:	beq	1285c <ftello64@plt+0x15ac>
   12800:	ldr	r0, [pc, #1380]	; 12d6c <ftello64@plt+0x1abc>
   12804:	bl	11178 <gettext@plt>
   12808:	mov	r4, r0
   1280c:	ldrb	r3, [fp, #-14]
   12810:	eor	r3, r3, #1
   12814:	uxtb	r3, r3
   12818:	cmp	r3, #0
   1281c:	beq	12828 <ftello64@plt+0x1578>
   12820:	mov	r3, #4
   12824:	b	1282c <ftello64@plt+0x157c>
   12828:	mov	r3, #0
   1282c:	ldr	r2, [fp, #-88]	; 0xffffffa8
   12830:	add	r3, r2, r3
   12834:	ldr	r3, [r3]
   12838:	mov	r0, r3
   1283c:	bl	15de8 <ftello64@plt+0x4b38>
   12840:	mov	r3, r0
   12844:	mov	r2, r4
   12848:	mov	r1, #0
   1284c:	mov	r0, #0
   12850:	bl	11100 <error@plt>
   12854:	mov	r0, #1
   12858:	bl	11694 <ftello64@plt+0x3e4>
   1285c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   12860:	cmp	r3, #0
   12864:	bne	1287c <ftello64@plt+0x15cc>
   12868:	mov	r3, #0
   1286c:	str	r3, [fp, #-44]	; 0xffffffd4
   12870:	mov	r3, #0
   12874:	str	r3, [fp, #-48]	; 0xffffffd0
   12878:	b	129e4 <ftello64@plt+0x1734>
   1287c:	ldrb	r3, [fp, #-13]
   12880:	cmp	r3, #0
   12884:	beq	128b0 <ftello64@plt+0x1600>
   12888:	ldrb	r3, [fp, #-37]	; 0xffffffdb
   1288c:	mov	r2, r3
   12890:	ldr	r1, [fp, #-84]	; 0xffffffac
   12894:	ldr	r0, [fp, #-88]	; 0xffffffa8
   12898:	bl	117e4 <ftello64@plt+0x534>
   1289c:	ldr	r3, [fp, #-84]	; 0xffffffac
   128a0:	str	r3, [fp, #-44]	; 0xffffffd4
   128a4:	ldr	r3, [fp, #-88]	; 0xffffffa8
   128a8:	str	r3, [fp, #-48]	; 0xffffffd0
   128ac:	b	129e4 <ftello64@plt+0x1734>
   128b0:	ldrb	r3, [fp, #-14]
   128b4:	cmp	r3, #0
   128b8:	beq	128dc <ftello64@plt+0x162c>
   128bc:	ldr	r2, [fp, #-24]	; 0xffffffe8
   128c0:	ldr	r3, [fp, #-20]	; 0xffffffec
   128c4:	sub	r3, r2, r3
   128c8:	add	r3, r3, #1
   128cc:	str	r3, [fp, #-44]	; 0xffffffd4
   128d0:	mov	r3, #0
   128d4:	str	r3, [fp, #-48]	; 0xffffffd0
   128d8:	b	129e4 <ftello64@plt+0x1734>
   128dc:	ldr	r3, [fp, #-84]	; 0xffffffac
   128e0:	cmp	r3, #1
   128e4:	bne	12968 <ftello64@plt+0x16b8>
   128e8:	ldr	r3, [fp, #-88]	; 0xffffffa8
   128ec:	ldr	r3, [r3]
   128f0:	ldr	r1, [pc, #1144]	; 12d70 <ftello64@plt+0x1ac0>
   128f4:	mov	r0, r3
   128f8:	bl	10fbc <strcmp@plt>
   128fc:	mov	r3, r0
   12900:	cmp	r3, #0
   12904:	beq	12968 <ftello64@plt+0x16b8>
   12908:	ldr	r3, [fp, #-88]	; 0xffffffa8
   1290c:	ldr	r0, [r3]
   12910:	ldr	r3, [pc, #1116]	; 12d74 <ftello64@plt+0x1ac4>
   12914:	ldr	r3, [r3]
   12918:	mov	r2, r3
   1291c:	ldr	r1, [pc, #1108]	; 12d78 <ftello64@plt+0x1ac8>
   12920:	bl	131d8 <ftello64@plt+0x1f28>
   12924:	mov	r3, r0
   12928:	cmp	r3, #0
   1292c:	bne	12968 <ftello64@plt+0x16b8>
   12930:	bl	111a8 <__errno_location@plt>
   12934:	mov	r3, r0
   12938:	ldr	r4, [r3]
   1293c:	ldr	r3, [fp, #-88]	; 0xffffffa8
   12940:	ldr	r3, [r3]
   12944:	mov	r2, r3
   12948:	mov	r1, #3
   1294c:	mov	r0, #0
   12950:	bl	15b78 <ftello64@plt+0x48c8>
   12954:	mov	r3, r0
   12958:	ldr	r2, [pc, #1052]	; 12d7c <ftello64@plt+0x1acc>
   1295c:	mov	r1, r4
   12960:	mov	r0, #1
   12964:	bl	11100 <error@plt>
   12968:	ldr	r3, [pc, #1028]	; 12d74 <ftello64@plt+0x1ac4>
   1296c:	ldr	r3, [r3]
   12970:	mov	r1, #2
   12974:	mov	r0, r3
   12978:	bl	12f6c <ftello64@plt+0x1cbc>
   1297c:	ldrb	r3, [fp, #-39]	; 0xffffffd9
   12980:	cmp	r3, #0
   12984:	bne	129ac <ftello64@plt+0x16fc>
   12988:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1298c:	cmn	r3, #1
   12990:	beq	129ac <ftello64@plt+0x16fc>
   12994:	bl	11950 <ftello64@plt+0x6a0>
   12998:	mov	r2, #8388608	; 0x800000
   1299c:	mov	r3, #0
   129a0:	cmp	r2, r0
   129a4:	sbcs	r3, r3, r1
   129a8:	blt	129d4 <ftello64@plt+0x1724>
   129ac:	ldr	r3, [pc, #960]	; 12d74 <ftello64@plt+0x1ac4>
   129b0:	ldr	r3, [r3]
   129b4:	sub	r2, fp, #96	; 0x60
   129b8:	ldrb	r1, [fp, #-37]	; 0xffffffdb
   129bc:	mov	r0, r3
   129c0:	bl	11d7c <ftello64@plt+0xacc>
   129c4:	str	r0, [fp, #-44]	; 0xffffffd4
   129c8:	ldr	r3, [fp, #-96]	; 0xffffffa0
   129cc:	str	r3, [fp, #-48]	; 0xffffffd0
   129d0:	b	129e4 <ftello64@plt+0x1734>
   129d4:	mov	r3, #1
   129d8:	strb	r3, [fp, #-38]	; 0xffffffda
   129dc:	mvn	r3, #0
   129e0:	str	r3, [fp, #-44]	; 0xffffffd4
   129e4:	ldrb	r3, [fp, #-39]	; 0xffffffd9
   129e8:	cmp	r3, #0
   129ec:	bne	12a00 <ftello64@plt+0x1750>
   129f0:	ldr	r2, [fp, #-28]	; 0xffffffe4
   129f4:	ldr	r3, [fp, #-44]	; 0xffffffd4
   129f8:	cmp	r2, r3
   129fc:	bcs	12a08 <ftello64@plt+0x1758>
   12a00:	ldr	r3, [fp, #-28]	; 0xffffffe4
   12a04:	b	12a0c <ftello64@plt+0x175c>
   12a08:	ldr	r3, [fp, #-44]	; 0xffffffd4
   12a0c:	str	r3, [fp, #-64]	; 0xffffffc0
   12a10:	ldrb	r3, [fp, #-38]	; 0xffffffda
   12a14:	cmp	r3, #0
   12a18:	bne	12a3c <ftello64@plt+0x178c>
   12a1c:	ldrb	r3, [fp, #-39]	; 0xffffffd9
   12a20:	cmp	r3, #0
   12a24:	bne	12a3c <ftello64@plt+0x178c>
   12a28:	ldr	r1, [fp, #-44]	; 0xffffffd4
   12a2c:	ldr	r0, [fp, #-64]	; 0xffffffc0
   12a30:	bl	1625c <ftello64@plt+0x4fac>
   12a34:	mov	r3, r0
   12a38:	b	12a40 <ftello64@plt+0x1790>
   12a3c:	mvn	r3, #0
   12a40:	mov	r1, r3
   12a44:	ldr	r0, [fp, #-36]	; 0xffffffdc
   12a48:	bl	15e70 <ftello64@plt+0x4bc0>
   12a4c:	mov	r3, r0
   12a50:	str	r3, [fp, #-92]	; 0xffffffa4
   12a54:	ldr	r3, [fp, #-92]	; 0xffffffa4
   12a58:	cmp	r3, #0
   12a5c:	bne	12aa8 <ftello64@plt+0x17f8>
   12a60:	bl	111a8 <__errno_location@plt>
   12a64:	mov	r3, r0
   12a68:	ldr	r4, [r3]
   12a6c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   12a70:	cmp	r3, #0
   12a74:	beq	12a80 <ftello64@plt+0x17d0>
   12a78:	ldr	r3, [fp, #-36]	; 0xffffffdc
   12a7c:	b	12a84 <ftello64@plt+0x17d4>
   12a80:	ldr	r3, [pc, #760]	; 12d80 <ftello64@plt+0x1ad0>
   12a84:	mov	r2, r3
   12a88:	mov	r1, #3
   12a8c:	mov	r0, #0
   12a90:	bl	15b78 <ftello64@plt+0x48c8>
   12a94:	mov	r3, r0
   12a98:	ldr	r2, [pc, #732]	; 12d7c <ftello64@plt+0x1acc>
   12a9c:	mov	r1, r4
   12aa0:	mov	r0, #1
   12aa4:	bl	11100 <error@plt>
   12aa8:	ldrb	r3, [fp, #-38]	; 0xffffffda
   12aac:	cmp	r3, #0
   12ab0:	beq	12ae0 <ftello64@plt+0x1830>
   12ab4:	ldr	r3, [pc, #696]	; 12d74 <ftello64@plt+0x1ac4>
   12ab8:	ldr	r0, [r3]
   12abc:	ldrb	r1, [fp, #-37]	; 0xffffffdb
   12ac0:	sub	r3, fp, #100	; 0x64
   12ac4:	str	r3, [sp]
   12ac8:	ldr	r3, [fp, #-92]	; 0xffffffa4
   12acc:	ldr	r2, [fp, #-64]	; 0xffffffc0
   12ad0:	bl	11a14 <ftello64@plt+0x764>
   12ad4:	str	r0, [fp, #-44]	; 0xffffffd4
   12ad8:	ldr	r3, [fp, #-44]	; 0xffffffd4
   12adc:	str	r3, [fp, #-64]	; 0xffffffc0
   12ae0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   12ae4:	cmp	r3, #0
   12ae8:	beq	12b58 <ftello64@plt+0x18a8>
   12aec:	ldrb	r3, [fp, #-13]
   12af0:	eor	r3, r3, #1
   12af4:	uxtb	r3, r3
   12af8:	cmp	r3, #0
   12afc:	beq	12b58 <ftello64@plt+0x18a8>
   12b00:	ldrb	r3, [fp, #-14]
   12b04:	eor	r3, r3, #1
   12b08:	uxtb	r3, r3
   12b0c:	cmp	r3, #0
   12b10:	beq	12b58 <ftello64@plt+0x18a8>
   12b14:	ldr	r3, [pc, #600]	; 12d74 <ftello64@plt+0x1ac4>
   12b18:	ldr	r3, [r3]
   12b1c:	mov	r0, r3
   12b20:	bl	12fc8 <ftello64@plt+0x1d18>
   12b24:	mov	r3, r0
   12b28:	cmp	r3, #0
   12b2c:	beq	12b58 <ftello64@plt+0x18a8>
   12b30:	bl	111a8 <__errno_location@plt>
   12b34:	mov	r3, r0
   12b38:	ldr	r4, [r3]
   12b3c:	ldr	r0, [pc, #576]	; 12d84 <ftello64@plt+0x1ad4>
   12b40:	bl	11178 <gettext@plt>
   12b44:	mov	r3, r0
   12b48:	mov	r2, r3
   12b4c:	mov	r1, r4
   12b50:	mov	r0, #1
   12b54:	bl	11100 <error@plt>
   12b58:	ldrb	r3, [fp, #-39]	; 0xffffffd9
   12b5c:	eor	r3, r3, #1
   12b60:	uxtb	r3, r3
   12b64:	cmp	r3, #0
   12b68:	beq	12b84 <ftello64@plt+0x18d4>
   12b6c:	ldr	r2, [fp, #-44]	; 0xffffffd4
   12b70:	ldr	r1, [fp, #-64]	; 0xffffffc0
   12b74:	ldr	r0, [fp, #-92]	; 0xffffffa4
   12b78:	bl	165d0 <ftello64@plt+0x5320>
   12b7c:	mov	r3, r0
   12b80:	str	r3, [fp, #-52]	; 0xffffffcc
   12b84:	ldr	r3, [fp, #-32]	; 0xffffffe0
   12b88:	cmp	r3, #0
   12b8c:	beq	12be4 <ftello64@plt+0x1934>
   12b90:	ldr	r3, [pc, #432]	; 12d48 <ftello64@plt+0x1a98>
   12b94:	ldr	r3, [r3]
   12b98:	mov	r2, r3
   12b9c:	ldr	r1, [pc, #484]	; 12d88 <ftello64@plt+0x1ad8>
   12ba0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   12ba4:	bl	131d8 <ftello64@plt+0x1f28>
   12ba8:	mov	r3, r0
   12bac:	cmp	r3, #0
   12bb0:	bne	12be4 <ftello64@plt+0x1934>
   12bb4:	bl	111a8 <__errno_location@plt>
   12bb8:	mov	r3, r0
   12bbc:	ldr	r4, [r3]
   12bc0:	ldr	r2, [fp, #-32]	; 0xffffffe0
   12bc4:	mov	r1, #3
   12bc8:	mov	r0, #0
   12bcc:	bl	15b78 <ftello64@plt+0x48c8>
   12bd0:	mov	r3, r0
   12bd4:	ldr	r2, [pc, #416]	; 12d7c <ftello64@plt+0x1acc>
   12bd8:	mov	r1, r4
   12bdc:	mov	r0, #1
   12be0:	bl	11100 <error@plt>
   12be4:	ldrb	r3, [fp, #-39]	; 0xffffffd9
   12be8:	cmp	r3, #0
   12bec:	beq	12c7c <ftello64@plt+0x19cc>
   12bf0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   12bf4:	cmp	r3, #0
   12bf8:	bne	12c08 <ftello64@plt+0x1958>
   12bfc:	mov	r3, #0
   12c00:	str	r3, [fp, #-56]	; 0xffffffc8
   12c04:	b	12ce0 <ftello64@plt+0x1a30>
   12c08:	ldr	r3, [fp, #-44]	; 0xffffffd4
   12c0c:	cmp	r3, #0
   12c10:	bne	12c30 <ftello64@plt+0x1980>
   12c14:	ldr	r0, [pc, #368]	; 12d8c <ftello64@plt+0x1adc>
   12c18:	bl	11178 <gettext@plt>
   12c1c:	mov	r3, r0
   12c20:	mov	r2, r3
   12c24:	mov	r1, #0
   12c28:	mov	r0, #1
   12c2c:	bl	11100 <error@plt>
   12c30:	ldrb	r3, [fp, #-14]
   12c34:	cmp	r3, #0
   12c38:	beq	12c60 <ftello64@plt+0x19b0>
   12c3c:	ldrb	r3, [fp, #-37]	; 0xffffffdb
   12c40:	str	r3, [sp]
   12c44:	ldr	r3, [fp, #-24]	; 0xffffffe8
   12c48:	ldr	r2, [fp, #-20]	; 0xffffffec
   12c4c:	ldr	r1, [fp, #-64]	; 0xffffffc0
   12c50:	ldr	r0, [fp, #-92]	; 0xffffffa4
   12c54:	bl	1209c <ftello64@plt+0xdec>
   12c58:	str	r0, [fp, #-56]	; 0xffffffc8
   12c5c:	b	12ce0 <ftello64@plt+0x1a30>
   12c60:	ldr	r3, [fp, #-44]	; 0xffffffd4
   12c64:	ldr	r2, [fp, #-48]	; 0xffffffd0
   12c68:	ldr	r1, [fp, #-64]	; 0xffffffc0
   12c6c:	ldr	r0, [fp, #-92]	; 0xffffffa4
   12c70:	bl	12158 <ftello64@plt+0xea8>
   12c74:	str	r0, [fp, #-56]	; 0xffffffc8
   12c78:	b	12ce0 <ftello64@plt+0x1a30>
   12c7c:	ldrb	r3, [fp, #-38]	; 0xffffffda
   12c80:	cmp	r3, #0
   12c84:	beq	12ca4 <ftello64@plt+0x19f4>
   12c88:	ldr	r3, [fp, #-100]	; 0xffffff9c
   12c8c:	ldr	r2, [fp, #-52]	; 0xffffffcc
   12c90:	mov	r1, r3
   12c94:	ldr	r0, [fp, #-44]	; 0xffffffd4
   12c98:	bl	11cb4 <ftello64@plt+0xa04>
   12c9c:	str	r0, [fp, #-56]	; 0xffffffc8
   12ca0:	b	12ce0 <ftello64@plt+0x1a30>
   12ca4:	ldrb	r3, [fp, #-14]
   12ca8:	cmp	r3, #0
   12cac:	beq	12ccc <ftello64@plt+0x1a1c>
   12cb0:	ldrb	r3, [fp, #-37]	; 0xffffffdb
   12cb4:	ldr	r2, [fp, #-52]	; 0xffffffcc
   12cb8:	ldr	r1, [fp, #-20]	; 0xffffffec
   12cbc:	ldr	r0, [fp, #-64]	; 0xffffffc0
   12cc0:	bl	11ffc <ftello64@plt+0xd4c>
   12cc4:	str	r0, [fp, #-56]	; 0xffffffc8
   12cc8:	b	12ce0 <ftello64@plt+0x1a30>
   12ccc:	ldr	r2, [fp, #-52]	; 0xffffffcc
   12cd0:	ldr	r1, [fp, #-48]	; 0xffffffd0
   12cd4:	ldr	r0, [fp, #-64]	; 0xffffffc0
   12cd8:	bl	11f30 <ftello64@plt+0xc80>
   12cdc:	str	r0, [fp, #-56]	; 0xffffffc8
   12ce0:	ldr	r3, [fp, #-56]	; 0xffffffc8
   12ce4:	cmp	r3, #0
   12ce8:	beq	12d14 <ftello64@plt+0x1a64>
   12cec:	bl	111a8 <__errno_location@plt>
   12cf0:	mov	r3, r0
   12cf4:	ldr	r4, [r3]
   12cf8:	ldr	r0, [pc, #144]	; 12d90 <ftello64@plt+0x1ae0>
   12cfc:	bl	11178 <gettext@plt>
   12d00:	mov	r3, r0
   12d04:	mov	r2, r3
   12d08:	mov	r1, r4
   12d0c:	mov	r0, #1
   12d10:	bl	11100 <error@plt>
   12d14:	mov	r0, #0
   12d18:	bl	1116c <exit@plt>
   12d1c:	andeq	sp, r1, r0, lsr r8
   12d20:	andeq	sp, r1, ip, lsl #26
   12d24:	andeq	sp, r1, r8, asr #16
   12d28:	strdeq	r2, [r1], -r8
   12d2c:	muleq	r2, r0, r1
   12d30:	andeq	sp, r1, r4, lsr #26
   12d34:	andeq	sp, r1, r4, asr #26
   12d38:	andeq	sp, r1, r8, asr sp
   12d3c:	andeq	sp, r1, r0, ror #26
   12d40:	andeq	sp, r1, r8, ror sp
   12d44:	muleq	r1, r8, sp
   12d48:	andeq	pc, r2, ip, lsl #3
   12d4c:	andeq	pc, r2, r8, lsr #2
   12d50:			; <UNDEFINED> instruction: 0x0001ddbc
   12d54:	andeq	sp, r1, r8, ror r7
   12d58:	ldrdeq	sp, [r1], -r8
   12d5c:	andeq	sp, r1, r0, asr #24
   12d60:	andeq	sp, r1, r8, asr #27
   12d64:	andeq	pc, r2, r8, ror r1	; <UNPREDICTABLE>
   12d68:	ldrdeq	sp, [r1], -r4
   12d6c:	strdeq	sp, [r1], -r8
   12d70:	andeq	sp, r1, ip, lsl #28
   12d74:	andeq	pc, r2, r8, lsl #3
   12d78:	andeq	sp, r1, r0, lsl lr
   12d7c:	andeq	sp, r1, r4, lsl lr
   12d80:	andeq	sp, r1, r8, lsl lr
   12d84:	strdeq	sp, [r1], -r8
   12d88:	andeq	sp, r1, r4, lsr #28
   12d8c:	andeq	sp, r1, r8, lsr #28
   12d90:	andeq	sp, r1, ip, lsr lr
   12d94:	push	{fp}		; (str fp, [sp, #-4]!)
   12d98:	add	fp, sp, #0
   12d9c:	sub	sp, sp, #12
   12da0:	str	r0, [fp, #-8]
   12da4:	ldr	r2, [pc, #20]	; 12dc0 <ftello64@plt+0x1b10>
   12da8:	ldr	r3, [fp, #-8]
   12dac:	str	r3, [r2]
   12db0:	nop			; (mov r0, r0)
   12db4:	add	sp, fp, #0
   12db8:	pop	{fp}		; (ldr fp, [sp], #4)
   12dbc:	bx	lr
   12dc0:	muleq	r2, r8, r1
   12dc4:	push	{fp}		; (str fp, [sp, #-4]!)
   12dc8:	add	fp, sp, #0
   12dcc:	sub	sp, sp, #12
   12dd0:	mov	r3, r0
   12dd4:	strb	r3, [fp, #-5]
   12dd8:	ldr	r2, [pc, #20]	; 12df4 <ftello64@plt+0x1b44>
   12ddc:	ldrb	r3, [fp, #-5]
   12de0:	strb	r3, [r2]
   12de4:	nop			; (mov r0, r0)
   12de8:	add	sp, fp, #0
   12dec:	pop	{fp}		; (ldr fp, [sp], #4)
   12df0:	bx	lr
   12df4:	muleq	r2, ip, r1
   12df8:	push	{r4, fp, lr}
   12dfc:	add	fp, sp, #8
   12e00:	sub	sp, sp, #20
   12e04:	ldr	r3, [pc, #256]	; 12f0c <ftello64@plt+0x1c5c>
   12e08:	ldr	r3, [r3]
   12e0c:	mov	r0, r3
   12e10:	bl	1a118 <ftello64@plt+0x8e68>
   12e14:	mov	r3, r0
   12e18:	cmp	r3, #0
   12e1c:	beq	12ed4 <ftello64@plt+0x1c24>
   12e20:	ldr	r3, [pc, #232]	; 12f10 <ftello64@plt+0x1c60>
   12e24:	ldrb	r3, [r3]
   12e28:	eor	r3, r3, #1
   12e2c:	uxtb	r3, r3
   12e30:	cmp	r3, #0
   12e34:	bne	12e4c <ftello64@plt+0x1b9c>
   12e38:	bl	111a8 <__errno_location@plt>
   12e3c:	mov	r3, r0
   12e40:	ldr	r3, [r3]
   12e44:	cmp	r3, #32
   12e48:	beq	12ed4 <ftello64@plt+0x1c24>
   12e4c:	ldr	r0, [pc, #192]	; 12f14 <ftello64@plt+0x1c64>
   12e50:	bl	11178 <gettext@plt>
   12e54:	str	r0, [fp, #-16]
   12e58:	ldr	r3, [pc, #184]	; 12f18 <ftello64@plt+0x1c68>
   12e5c:	ldr	r3, [r3]
   12e60:	cmp	r3, #0
   12e64:	beq	12ea8 <ftello64@plt+0x1bf8>
   12e68:	bl	111a8 <__errno_location@plt>
   12e6c:	mov	r3, r0
   12e70:	ldr	r4, [r3]
   12e74:	ldr	r3, [pc, #156]	; 12f18 <ftello64@plt+0x1c68>
   12e78:	ldr	r3, [r3]
   12e7c:	mov	r0, r3
   12e80:	bl	15b18 <ftello64@plt+0x4868>
   12e84:	mov	r2, r0
   12e88:	ldr	r3, [fp, #-16]
   12e8c:	str	r3, [sp]
   12e90:	mov	r3, r2
   12e94:	ldr	r2, [pc, #128]	; 12f1c <ftello64@plt+0x1c6c>
   12e98:	mov	r1, r4
   12e9c:	mov	r0, #0
   12ea0:	bl	11100 <error@plt>
   12ea4:	b	12ec4 <ftello64@plt+0x1c14>
   12ea8:	bl	111a8 <__errno_location@plt>
   12eac:	mov	r3, r0
   12eb0:	ldr	r1, [r3]
   12eb4:	ldr	r3, [fp, #-16]
   12eb8:	ldr	r2, [pc, #96]	; 12f20 <ftello64@plt+0x1c70>
   12ebc:	mov	r0, #0
   12ec0:	bl	11100 <error@plt>
   12ec4:	ldr	r3, [pc, #88]	; 12f24 <ftello64@plt+0x1c74>
   12ec8:	ldr	r3, [r3]
   12ecc:	mov	r0, r3
   12ed0:	bl	11004 <_exit@plt>
   12ed4:	ldr	r3, [pc, #76]	; 12f28 <ftello64@plt+0x1c78>
   12ed8:	ldr	r3, [r3]
   12edc:	mov	r0, r3
   12ee0:	bl	1a118 <ftello64@plt+0x8e68>
   12ee4:	mov	r3, r0
   12ee8:	cmp	r3, #0
   12eec:	beq	12f00 <ftello64@plt+0x1c50>
   12ef0:	ldr	r3, [pc, #44]	; 12f24 <ftello64@plt+0x1c74>
   12ef4:	ldr	r3, [r3]
   12ef8:	mov	r0, r3
   12efc:	bl	11004 <_exit@plt>
   12f00:	nop			; (mov r0, r0)
   12f04:	sub	sp, fp, #8
   12f08:	pop	{r4, fp, pc}
   12f0c:	andeq	pc, r2, ip, lsl #3
   12f10:	muleq	r2, ip, r1
   12f14:	andeq	sp, r1, r8, asr lr
   12f18:	muleq	r2, r8, r1
   12f1c:	andeq	sp, r1, r4, ror #28
   12f20:	andeq	sp, r1, ip, ror #28
   12f24:	andeq	pc, r2, ip, lsr #2
   12f28:	andeq	pc, r2, r0, lsl #3
   12f2c:	push	{fp, lr}
   12f30:	add	fp, sp, #4
   12f34:	sub	sp, sp, #40	; 0x28
   12f38:	str	r0, [fp, #-16]
   12f3c:	strd	r2, [fp, #-28]	; 0xffffffe4
   12f40:	ldr	r3, [fp, #12]
   12f44:	str	r3, [sp, #8]
   12f48:	ldrd	r2, [fp, #4]
   12f4c:	strd	r2, [sp]
   12f50:	ldrd	r2, [fp, #-28]	; 0xffffffe4
   12f54:	ldr	r0, [fp, #-16]
   12f58:	bl	10fc8 <posix_fadvise64@plt>
   12f5c:	str	r0, [fp, #-8]
   12f60:	nop			; (mov r0, r0)
   12f64:	sub	sp, fp, #4
   12f68:	pop	{fp, pc}
   12f6c:	push	{fp, lr}
   12f70:	add	fp, sp, #4
   12f74:	sub	sp, sp, #24
   12f78:	str	r0, [fp, #-8]
   12f7c:	str	r1, [fp, #-12]
   12f80:	ldr	r3, [fp, #-8]
   12f84:	cmp	r3, #0
   12f88:	beq	12fbc <ftello64@plt+0x1d0c>
   12f8c:	ldr	r0, [fp, #-8]
   12f90:	bl	111d8 <fileno@plt>
   12f94:	mov	r1, r0
   12f98:	ldr	r3, [fp, #-12]
   12f9c:	str	r3, [sp, #8]
   12fa0:	mov	r2, #0
   12fa4:	mov	r3, #0
   12fa8:	strd	r2, [sp]
   12fac:	mov	r2, #0
   12fb0:	mov	r3, #0
   12fb4:	mov	r0, r1
   12fb8:	bl	12f2c <ftello64@plt+0x1c7c>
   12fbc:	nop			; (mov r0, r0)
   12fc0:	sub	sp, fp, #4
   12fc4:	pop	{fp, pc}
   12fc8:	push	{fp, lr}
   12fcc:	add	fp, sp, #4
   12fd0:	sub	sp, sp, #32
   12fd4:	str	r0, [fp, #-24]	; 0xffffffe8
   12fd8:	mov	r3, #0
   12fdc:	str	r3, [fp, #-8]
   12fe0:	mov	r3, #0
   12fe4:	str	r3, [fp, #-12]
   12fe8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   12fec:	bl	111d8 <fileno@plt>
   12ff0:	str	r0, [fp, #-16]
   12ff4:	ldr	r3, [fp, #-16]
   12ff8:	cmp	r3, #0
   12ffc:	bge	13010 <ftello64@plt+0x1d60>
   13000:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13004:	bl	111f0 <fclose@plt>
   13008:	mov	r3, r0
   1300c:	b	130b4 <ftello64@plt+0x1e04>
   13010:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13014:	bl	11130 <__freading@plt>
   13018:	mov	r3, r0
   1301c:	cmp	r3, #0
   13020:	beq	1305c <ftello64@plt+0x1dac>
   13024:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13028:	bl	111d8 <fileno@plt>
   1302c:	mov	r1, r0
   13030:	mov	r3, #1
   13034:	str	r3, [sp]
   13038:	mov	r2, #0
   1303c:	mov	r3, #0
   13040:	mov	r0, r1
   13044:	bl	110b8 <lseek64@plt>
   13048:	mvn	r2, #0
   1304c:	mvn	r3, #0
   13050:	cmp	r1, r3
   13054:	cmpeq	r0, r2
   13058:	beq	13080 <ftello64@plt+0x1dd0>
   1305c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13060:	bl	13108 <ftello64@plt+0x1e58>
   13064:	mov	r3, r0
   13068:	cmp	r3, #0
   1306c:	beq	13080 <ftello64@plt+0x1dd0>
   13070:	bl	111a8 <__errno_location@plt>
   13074:	mov	r3, r0
   13078:	ldr	r3, [r3]
   1307c:	str	r3, [fp, #-8]
   13080:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13084:	bl	111f0 <fclose@plt>
   13088:	str	r0, [fp, #-12]
   1308c:	ldr	r3, [fp, #-8]
   13090:	cmp	r3, #0
   13094:	beq	130b0 <ftello64@plt+0x1e00>
   13098:	bl	111a8 <__errno_location@plt>
   1309c:	mov	r2, r0
   130a0:	ldr	r3, [fp, #-8]
   130a4:	str	r3, [r2]
   130a8:	mvn	r3, #0
   130ac:	str	r3, [fp, #-12]
   130b0:	ldr	r3, [fp, #-12]
   130b4:	mov	r0, r3
   130b8:	sub	sp, fp, #4
   130bc:	pop	{fp, pc}
   130c0:	push	{fp, lr}
   130c4:	add	fp, sp, #4
   130c8:	sub	sp, sp, #16
   130cc:	str	r0, [fp, #-8]
   130d0:	ldr	r3, [fp, #-8]
   130d4:	ldr	r3, [r3]
   130d8:	and	r3, r3, #256	; 0x100
   130dc:	cmp	r3, #0
   130e0:	beq	130fc <ftello64@plt+0x1e4c>
   130e4:	mov	r3, #1
   130e8:	str	r3, [sp]
   130ec:	mov	r2, #0
   130f0:	mov	r3, #0
   130f4:	ldr	r0, [fp, #-8]
   130f8:	bl	133b8 <ftello64@plt+0x2108>
   130fc:	nop			; (mov r0, r0)
   13100:	sub	sp, fp, #4
   13104:	pop	{fp, pc}
   13108:	push	{fp, lr}
   1310c:	add	fp, sp, #4
   13110:	sub	sp, sp, #8
   13114:	str	r0, [fp, #-8]
   13118:	ldr	r3, [fp, #-8]
   1311c:	cmp	r3, #0
   13120:	beq	13138 <ftello64@plt+0x1e88>
   13124:	ldr	r0, [fp, #-8]
   13128:	bl	11130 <__freading@plt>
   1312c:	mov	r3, r0
   13130:	cmp	r3, #0
   13134:	bne	13148 <ftello64@plt+0x1e98>
   13138:	ldr	r0, [fp, #-8]
   1313c:	bl	10fe0 <fflush@plt>
   13140:	mov	r3, r0
   13144:	b	1315c <ftello64@plt+0x1eac>
   13148:	ldr	r0, [fp, #-8]
   1314c:	bl	130c0 <ftello64@plt+0x1e10>
   13150:	ldr	r0, [fp, #-8]
   13154:	bl	10fe0 <fflush@plt>
   13158:	mov	r3, r0
   1315c:	mov	r0, r3
   13160:	sub	sp, fp, #4
   13164:	pop	{fp, pc}
   13168:	push	{fp, lr}
   1316c:	add	fp, sp, #4
   13170:	sub	sp, sp, #16
   13174:	str	r0, [fp, #-16]
   13178:	mov	r1, #0
   1317c:	ldr	r0, [pc, #80]	; 131d4 <ftello64@plt+0x1f24>
   13180:	bl	1110c <open64@plt>
   13184:	str	r0, [fp, #-8]
   13188:	ldr	r2, [fp, #-8]
   1318c:	ldr	r3, [fp, #-16]
   13190:	cmp	r2, r3
   13194:	beq	131c4 <ftello64@plt+0x1f14>
   13198:	ldr	r3, [fp, #-8]
   1319c:	cmp	r3, #0
   131a0:	blt	131bc <ftello64@plt+0x1f0c>
   131a4:	ldr	r0, [fp, #-8]
   131a8:	bl	11298 <close@plt>
   131ac:	bl	111a8 <__errno_location@plt>
   131b0:	mov	r2, r0
   131b4:	mov	r3, #9
   131b8:	str	r3, [r2]
   131bc:	mov	r3, #0
   131c0:	b	131c8 <ftello64@plt+0x1f18>
   131c4:	mov	r3, #1
   131c8:	mov	r0, r3
   131cc:	sub	sp, fp, #4
   131d0:	pop	{fp, pc}
   131d4:	andeq	sp, r1, r0, ror lr
   131d8:	push	{fp, lr}
   131dc:	add	fp, sp, #4
   131e0:	sub	sp, sp, #24
   131e4:	str	r0, [fp, #-16]
   131e8:	str	r1, [fp, #-20]	; 0xffffffec
   131ec:	str	r2, [fp, #-24]	; 0xffffffe8
   131f0:	mov	r3, #0
   131f4:	strb	r3, [fp, #-5]
   131f8:	mov	r3, #0
   131fc:	strb	r3, [fp, #-6]
   13200:	mov	r3, #0
   13204:	strb	r3, [fp, #-7]
   13208:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1320c:	bl	111d8 <fileno@plt>
   13210:	mov	r3, r0
   13214:	cmp	r3, #1
   13218:	beq	1326c <ftello64@plt+0x1fbc>
   1321c:	cmp	r3, #2
   13220:	beq	1324c <ftello64@plt+0x1f9c>
   13224:	cmp	r3, #0
   13228:	beq	1328c <ftello64@plt+0x1fdc>
   1322c:	mov	r1, #2
   13230:	mov	r0, #2
   13234:	bl	11064 <dup2@plt>
   13238:	mov	r3, r0
   1323c:	cmp	r3, #2
   13240:	beq	1324c <ftello64@plt+0x1f9c>
   13244:	mov	r3, #1
   13248:	strb	r3, [fp, #-7]
   1324c:	mov	r1, #1
   13250:	mov	r0, #1
   13254:	bl	11064 <dup2@plt>
   13258:	mov	r3, r0
   1325c:	cmp	r3, #1
   13260:	beq	1326c <ftello64@plt+0x1fbc>
   13264:	mov	r3, #1
   13268:	strb	r3, [fp, #-6]
   1326c:	mov	r1, #0
   13270:	mov	r0, #0
   13274:	bl	11064 <dup2@plt>
   13278:	mov	r3, r0
   1327c:	cmp	r3, #0
   13280:	beq	1328c <ftello64@plt+0x1fdc>
   13284:	mov	r3, #1
   13288:	strb	r3, [fp, #-5]
   1328c:	nop			; (mov r0, r0)
   13290:	ldrb	r3, [fp, #-5]
   13294:	cmp	r3, #0
   13298:	beq	132c4 <ftello64@plt+0x2014>
   1329c:	mov	r0, #0
   132a0:	bl	13168 <ftello64@plt+0x1eb8>
   132a4:	mov	r3, r0
   132a8:	eor	r3, r3, #1
   132ac:	uxtb	r3, r3
   132b0:	cmp	r3, #0
   132b4:	beq	132c4 <ftello64@plt+0x2014>
   132b8:	mov	r3, #0
   132bc:	str	r3, [fp, #-24]	; 0xffffffe8
   132c0:	b	13340 <ftello64@plt+0x2090>
   132c4:	ldrb	r3, [fp, #-6]
   132c8:	cmp	r3, #0
   132cc:	beq	132f8 <ftello64@plt+0x2048>
   132d0:	mov	r0, #1
   132d4:	bl	13168 <ftello64@plt+0x1eb8>
   132d8:	mov	r3, r0
   132dc:	eor	r3, r3, #1
   132e0:	uxtb	r3, r3
   132e4:	cmp	r3, #0
   132e8:	beq	132f8 <ftello64@plt+0x2048>
   132ec:	mov	r3, #0
   132f0:	str	r3, [fp, #-24]	; 0xffffffe8
   132f4:	b	13340 <ftello64@plt+0x2090>
   132f8:	ldrb	r3, [fp, #-7]
   132fc:	cmp	r3, #0
   13300:	beq	1332c <ftello64@plt+0x207c>
   13304:	mov	r0, #2
   13308:	bl	13168 <ftello64@plt+0x1eb8>
   1330c:	mov	r3, r0
   13310:	eor	r3, r3, #1
   13314:	uxtb	r3, r3
   13318:	cmp	r3, #0
   1331c:	beq	1332c <ftello64@plt+0x207c>
   13320:	mov	r3, #0
   13324:	str	r3, [fp, #-24]	; 0xffffffe8
   13328:	b	13340 <ftello64@plt+0x2090>
   1332c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   13330:	ldr	r1, [fp, #-20]	; 0xffffffec
   13334:	ldr	r0, [fp, #-16]
   13338:	bl	11148 <freopen64@plt>
   1333c:	str	r0, [fp, #-24]	; 0xffffffe8
   13340:	bl	111a8 <__errno_location@plt>
   13344:	mov	r3, r0
   13348:	ldr	r3, [r3]
   1334c:	str	r3, [fp, #-12]
   13350:	ldrb	r3, [fp, #-7]
   13354:	cmp	r3, #0
   13358:	beq	13364 <ftello64@plt+0x20b4>
   1335c:	mov	r0, #2
   13360:	bl	11298 <close@plt>
   13364:	ldrb	r3, [fp, #-6]
   13368:	cmp	r3, #0
   1336c:	beq	13378 <ftello64@plt+0x20c8>
   13370:	mov	r0, #1
   13374:	bl	11298 <close@plt>
   13378:	ldrb	r3, [fp, #-5]
   1337c:	cmp	r3, #0
   13380:	beq	1338c <ftello64@plt+0x20dc>
   13384:	mov	r0, #0
   13388:	bl	11298 <close@plt>
   1338c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   13390:	cmp	r3, #0
   13394:	bne	133a8 <ftello64@plt+0x20f8>
   13398:	bl	111a8 <__errno_location@plt>
   1339c:	mov	r2, r0
   133a0:	ldr	r3, [fp, #-12]
   133a4:	str	r3, [r2]
   133a8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   133ac:	mov	r0, r3
   133b0:	sub	sp, fp, #4
   133b4:	pop	{fp, pc}
   133b8:	push	{fp, lr}
   133bc:	add	fp, sp, #4
   133c0:	sub	sp, sp, #32
   133c4:	str	r0, [fp, #-16]
   133c8:	strd	r2, [fp, #-28]	; 0xffffffe4
   133cc:	ldr	r3, [fp, #-16]
   133d0:	ldr	r2, [r3, #8]
   133d4:	ldr	r3, [fp, #-16]
   133d8:	ldr	r3, [r3, #4]
   133dc:	cmp	r2, r3
   133e0:	bne	13478 <ftello64@plt+0x21c8>
   133e4:	ldr	r3, [fp, #-16]
   133e8:	ldr	r2, [r3, #20]
   133ec:	ldr	r3, [fp, #-16]
   133f0:	ldr	r3, [r3, #16]
   133f4:	cmp	r2, r3
   133f8:	bne	13478 <ftello64@plt+0x21c8>
   133fc:	ldr	r3, [fp, #-16]
   13400:	ldr	r3, [r3, #36]	; 0x24
   13404:	cmp	r3, #0
   13408:	bne	13478 <ftello64@plt+0x21c8>
   1340c:	ldr	r0, [fp, #-16]
   13410:	bl	111d8 <fileno@plt>
   13414:	mov	r1, r0
   13418:	ldr	r3, [fp, #4]
   1341c:	str	r3, [sp]
   13420:	ldrd	r2, [fp, #-28]	; 0xffffffe4
   13424:	mov	r0, r1
   13428:	bl	110b8 <lseek64@plt>
   1342c:	strd	r0, [fp, #-12]
   13430:	ldrd	r2, [fp, #-12]
   13434:	mvn	r0, #0
   13438:	mvn	r1, #0
   1343c:	cmp	r3, r1
   13440:	cmpeq	r2, r0
   13444:	bne	13450 <ftello64@plt+0x21a0>
   13448:	mvn	r3, #0
   1344c:	b	13490 <ftello64@plt+0x21e0>
   13450:	ldr	r3, [fp, #-16]
   13454:	ldr	r3, [r3]
   13458:	bic	r2, r3, #16
   1345c:	ldr	r3, [fp, #-16]
   13460:	str	r2, [r3]
   13464:	ldr	r1, [fp, #-16]
   13468:	ldrd	r2, [fp, #-12]
   1346c:	strd	r2, [r1, #80]	; 0x50
   13470:	mov	r3, #0
   13474:	b	13490 <ftello64@plt+0x21e0>
   13478:	ldr	r3, [fp, #4]
   1347c:	str	r3, [sp]
   13480:	ldrd	r2, [fp, #-28]	; 0xffffffe4
   13484:	ldr	r0, [fp, #-16]
   13488:	bl	111fc <fseeko64@plt>
   1348c:	mov	r3, r0
   13490:	mov	r0, r3
   13494:	sub	sp, fp, #4
   13498:	pop	{fp, pc}
   1349c:	push	{fp, lr}
   134a0:	add	fp, sp, #4
   134a4:	sub	sp, sp, #8
   134a8:	str	r0, [fp, #-8]
   134ac:	mov	r2, #12
   134b0:	mov	r1, #0
   134b4:	ldr	r0, [fp, #-8]
   134b8:	bl	111cc <memset@plt>
   134bc:	nop			; (mov r0, r0)
   134c0:	sub	sp, fp, #4
   134c4:	pop	{fp, pc}
   134c8:	push	{fp, lr}
   134cc:	add	fp, sp, #4
   134d0:	sub	sp, sp, #8
   134d4:	str	r0, [fp, #-8]
   134d8:	str	r1, [fp, #-12]
   134dc:	mov	r2, #10
   134e0:	ldr	r1, [fp, #-12]
   134e4:	ldr	r0, [fp, #-8]
   134e8:	bl	134fc <ftello64@plt+0x224c>
   134ec:	mov	r3, r0
   134f0:	mov	r0, r3
   134f4:	sub	sp, fp, #4
   134f8:	pop	{fp, pc}
   134fc:	push	{fp, lr}
   13500:	add	fp, sp, #4
   13504:	sub	sp, sp, #48	; 0x30
   13508:	str	r0, [fp, #-32]	; 0xffffffe0
   1350c:	str	r1, [fp, #-36]	; 0xffffffdc
   13510:	mov	r3, r2
   13514:	strb	r3, [fp, #-37]	; 0xffffffdb
   13518:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1351c:	ldr	r3, [r3, #8]
   13520:	str	r3, [fp, #-12]
   13524:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13528:	ldr	r3, [r3, #8]
   1352c:	str	r3, [fp, #-16]
   13530:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13534:	ldr	r3, [r3]
   13538:	mov	r2, r3
   1353c:	ldr	r3, [fp, #-12]
   13540:	add	r3, r3, r2
   13544:	str	r3, [fp, #-20]	; 0xffffffec
   13548:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1354c:	bl	1128c <feof_unlocked@plt>
   13550:	mov	r3, r0
   13554:	cmp	r3, #0
   13558:	beq	13564 <ftello64@plt+0x22b4>
   1355c:	mov	r3, #0
   13560:	b	13680 <ftello64@plt+0x23d0>
   13564:	ldr	r0, [fp, #-36]	; 0xffffffdc
   13568:	bl	11058 <getc_unlocked@plt>
   1356c:	str	r0, [fp, #-8]
   13570:	ldr	r3, [fp, #-8]
   13574:	cmn	r3, #1
   13578:	bne	135c8 <ftello64@plt+0x2318>
   1357c:	ldr	r2, [fp, #-16]
   13580:	ldr	r3, [fp, #-12]
   13584:	cmp	r2, r3
   13588:	beq	135a0 <ftello64@plt+0x22f0>
   1358c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   13590:	bl	110e8 <ferror_unlocked@plt>
   13594:	mov	r3, r0
   13598:	cmp	r3, #0
   1359c:	beq	135a8 <ftello64@plt+0x22f8>
   135a0:	mov	r3, #0
   135a4:	b	13680 <ftello64@plt+0x23d0>
   135a8:	ldr	r3, [fp, #-16]
   135ac:	sub	r3, r3, #1
   135b0:	ldrb	r3, [r3]
   135b4:	ldrb	r2, [fp, #-37]	; 0xffffffdb
   135b8:	cmp	r2, r3
   135bc:	beq	13664 <ftello64@plt+0x23b4>
   135c0:	ldrb	r3, [fp, #-37]	; 0xffffffdb
   135c4:	str	r3, [fp, #-8]
   135c8:	ldr	r2, [fp, #-16]
   135cc:	ldr	r3, [fp, #-20]	; 0xffffffec
   135d0:	cmp	r2, r3
   135d4:	bne	13638 <ftello64@plt+0x2388>
   135d8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   135dc:	ldr	r3, [r3]
   135e0:	str	r3, [fp, #-24]	; 0xffffffe8
   135e4:	ldr	r1, [fp, #-32]	; 0xffffffe0
   135e8:	mov	r3, #1
   135ec:	str	r3, [sp]
   135f0:	mvn	r3, #0
   135f4:	mov	r2, #1
   135f8:	ldr	r0, [fp, #-12]
   135fc:	bl	18c94 <ftello64@plt+0x79e4>
   13600:	str	r0, [fp, #-12]
   13604:	ldr	r3, [fp, #-24]	; 0xffffffe8
   13608:	ldr	r2, [fp, #-12]
   1360c:	add	r3, r2, r3
   13610:	str	r3, [fp, #-16]
   13614:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13618:	ldr	r2, [fp, #-12]
   1361c:	str	r2, [r3, #8]
   13620:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13624:	ldr	r3, [r3]
   13628:	mov	r2, r3
   1362c:	ldr	r3, [fp, #-12]
   13630:	add	r3, r3, r2
   13634:	str	r3, [fp, #-20]	; 0xffffffec
   13638:	ldr	r3, [fp, #-16]
   1363c:	add	r2, r3, #1
   13640:	str	r2, [fp, #-16]
   13644:	ldr	r2, [fp, #-8]
   13648:	uxtb	r2, r2
   1364c:	strb	r2, [r3]
   13650:	ldrb	r2, [fp, #-37]	; 0xffffffdb
   13654:	ldr	r3, [fp, #-8]
   13658:	cmp	r2, r3
   1365c:	bne	13564 <ftello64@plt+0x22b4>
   13660:	b	13668 <ftello64@plt+0x23b8>
   13664:	nop			; (mov r0, r0)
   13668:	ldr	r2, [fp, #-16]
   1366c:	ldr	r3, [fp, #-12]
   13670:	sub	r2, r2, r3
   13674:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13678:	str	r2, [r3, #4]
   1367c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13680:	mov	r0, r3
   13684:	sub	sp, fp, #4
   13688:	pop	{fp, pc}
   1368c:	push	{fp, lr}
   13690:	add	fp, sp, #4
   13694:	sub	sp, sp, #8
   13698:	str	r0, [fp, #-8]
   1369c:	ldr	r3, [fp, #-8]
   136a0:	ldr	r3, [r3, #8]
   136a4:	mov	r0, r3
   136a8:	bl	1a3c4 <ftello64@plt+0x9114>
   136ac:	nop			; (mov r0, r0)
   136b0:	sub	sp, fp, #4
   136b4:	pop	{fp, pc}
   136b8:	push	{fp, lr}
   136bc:	add	fp, sp, #4
   136c0:	sub	sp, sp, #16
   136c4:	str	r0, [fp, #-16]
   136c8:	ldr	r3, [fp, #-16]
   136cc:	cmp	r3, #0
   136d0:	bne	136f0 <ftello64@plt+0x2440>
   136d4:	ldr	r3, [pc, #220]	; 137b8 <ftello64@plt+0x2508>
   136d8:	ldr	r3, [r3]
   136dc:	mov	r2, #55	; 0x37
   136e0:	mov	r1, #1
   136e4:	ldr	r0, [pc, #208]	; 137bc <ftello64@plt+0x250c>
   136e8:	bl	110ac <fwrite@plt>
   136ec:	bl	11280 <abort@plt>
   136f0:	mov	r1, #47	; 0x2f
   136f4:	ldr	r0, [fp, #-16]
   136f8:	bl	11220 <strrchr@plt>
   136fc:	str	r0, [fp, #-8]
   13700:	ldr	r3, [fp, #-8]
   13704:	cmp	r3, #0
   13708:	beq	13718 <ftello64@plt+0x2468>
   1370c:	ldr	r3, [fp, #-8]
   13710:	add	r3, r3, #1
   13714:	b	1371c <ftello64@plt+0x246c>
   13718:	ldr	r3, [fp, #-16]
   1371c:	str	r3, [fp, #-12]
   13720:	ldr	r2, [fp, #-12]
   13724:	ldr	r3, [fp, #-16]
   13728:	sub	r3, r2, r3
   1372c:	cmp	r3, #6
   13730:	ble	13794 <ftello64@plt+0x24e4>
   13734:	ldr	r3, [fp, #-12]
   13738:	sub	r3, r3, #7
   1373c:	mov	r2, #7
   13740:	ldr	r1, [pc, #120]	; 137c0 <ftello64@plt+0x2510>
   13744:	mov	r0, r3
   13748:	bl	11274 <strncmp@plt>
   1374c:	mov	r3, r0
   13750:	cmp	r3, #0
   13754:	bne	13794 <ftello64@plt+0x24e4>
   13758:	ldr	r3, [fp, #-12]
   1375c:	str	r3, [fp, #-16]
   13760:	mov	r2, #3
   13764:	ldr	r1, [pc, #88]	; 137c4 <ftello64@plt+0x2514>
   13768:	ldr	r0, [fp, #-12]
   1376c:	bl	11274 <strncmp@plt>
   13770:	mov	r3, r0
   13774:	cmp	r3, #0
   13778:	bne	13794 <ftello64@plt+0x24e4>
   1377c:	ldr	r3, [fp, #-12]
   13780:	add	r3, r3, #3
   13784:	str	r3, [fp, #-16]
   13788:	ldr	r2, [pc, #56]	; 137c8 <ftello64@plt+0x2518>
   1378c:	ldr	r3, [fp, #-16]
   13790:	str	r3, [r2]
   13794:	ldr	r2, [pc, #48]	; 137cc <ftello64@plt+0x251c>
   13798:	ldr	r3, [fp, #-16]
   1379c:	str	r3, [r2]
   137a0:	ldr	r2, [pc, #40]	; 137d0 <ftello64@plt+0x2520>
   137a4:	ldr	r3, [fp, #-16]
   137a8:	str	r3, [r2]
   137ac:	nop			; (mov r0, r0)
   137b0:	sub	sp, fp, #4
   137b4:	pop	{fp, pc}
   137b8:	andeq	pc, r2, r0, lsl #3
   137bc:	andeq	sp, r1, ip, ror lr
   137c0:			; <UNDEFINED> instruction: 0x0001deb4
   137c4:			; <UNDEFINED> instruction: 0x0001debc
   137c8:	andeq	pc, r2, r0, ror r1	; <UNPREDICTABLE>
   137cc:	andeq	pc, r2, r0, lsr #3
   137d0:	andeq	pc, r2, r4, ror r1	; <UNPREDICTABLE>
   137d4:	push	{fp, lr}
   137d8:	add	fp, sp, #4
   137dc:	sub	sp, sp, #16
   137e0:	str	r0, [fp, #-16]
   137e4:	bl	111a8 <__errno_location@plt>
   137e8:	mov	r3, r0
   137ec:	ldr	r3, [r3]
   137f0:	str	r3, [fp, #-8]
   137f4:	ldr	r3, [fp, #-16]
   137f8:	cmp	r3, #0
   137fc:	beq	13808 <ftello64@plt+0x2558>
   13800:	ldr	r3, [fp, #-16]
   13804:	b	1380c <ftello64@plt+0x255c>
   13808:	ldr	r3, [pc, #48]	; 13840 <ftello64@plt+0x2590>
   1380c:	mov	r1, #48	; 0x30
   13810:	mov	r0, r3
   13814:	bl	19304 <ftello64@plt+0x8054>
   13818:	mov	r3, r0
   1381c:	str	r3, [fp, #-12]
   13820:	bl	111a8 <__errno_location@plt>
   13824:	mov	r2, r0
   13828:	ldr	r3, [fp, #-8]
   1382c:	str	r3, [r2]
   13830:	ldr	r3, [fp, #-12]
   13834:	mov	r0, r3
   13838:	sub	sp, fp, #4
   1383c:	pop	{fp, pc}
   13840:	andeq	pc, r2, r4, lsr #3
   13844:	push	{fp}		; (str fp, [sp, #-4]!)
   13848:	add	fp, sp, #0
   1384c:	sub	sp, sp, #12
   13850:	str	r0, [fp, #-8]
   13854:	ldr	r3, [fp, #-8]
   13858:	cmp	r3, #0
   1385c:	beq	13868 <ftello64@plt+0x25b8>
   13860:	ldr	r3, [fp, #-8]
   13864:	b	1386c <ftello64@plt+0x25bc>
   13868:	ldr	r3, [pc, #16]	; 13880 <ftello64@plt+0x25d0>
   1386c:	ldr	r3, [r3]
   13870:	mov	r0, r3
   13874:	add	sp, fp, #0
   13878:	pop	{fp}		; (ldr fp, [sp], #4)
   1387c:	bx	lr
   13880:	andeq	pc, r2, r4, lsr #3
   13884:	push	{fp}		; (str fp, [sp, #-4]!)
   13888:	add	fp, sp, #0
   1388c:	sub	sp, sp, #12
   13890:	str	r0, [fp, #-8]
   13894:	str	r1, [fp, #-12]
   13898:	ldr	r3, [fp, #-8]
   1389c:	cmp	r3, #0
   138a0:	beq	138ac <ftello64@plt+0x25fc>
   138a4:	ldr	r3, [fp, #-8]
   138a8:	b	138b0 <ftello64@plt+0x2600>
   138ac:	ldr	r3, [pc, #20]	; 138c8 <ftello64@plt+0x2618>
   138b0:	ldr	r2, [fp, #-12]
   138b4:	str	r2, [r3]
   138b8:	nop			; (mov r0, r0)
   138bc:	add	sp, fp, #0
   138c0:	pop	{fp}		; (ldr fp, [sp], #4)
   138c4:	bx	lr
   138c8:	andeq	pc, r2, r4, lsr #3
   138cc:	push	{fp}		; (str fp, [sp, #-4]!)
   138d0:	add	fp, sp, #0
   138d4:	sub	sp, sp, #36	; 0x24
   138d8:	str	r0, [fp, #-24]	; 0xffffffe8
   138dc:	mov	r3, r1
   138e0:	str	r2, [fp, #-32]	; 0xffffffe0
   138e4:	strb	r3, [fp, #-25]	; 0xffffffe7
   138e8:	ldrb	r3, [fp, #-25]	; 0xffffffe7
   138ec:	strb	r3, [fp, #-5]
   138f0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   138f4:	cmp	r3, #0
   138f8:	beq	13904 <ftello64@plt+0x2654>
   138fc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   13900:	b	13908 <ftello64@plt+0x2658>
   13904:	ldr	r3, [pc, #124]	; 13988 <ftello64@plt+0x26d8>
   13908:	add	r2, r3, #8
   1390c:	ldrb	r3, [fp, #-5]
   13910:	lsr	r3, r3, #5
   13914:	uxtb	r3, r3
   13918:	lsl	r3, r3, #2
   1391c:	add	r3, r2, r3
   13920:	str	r3, [fp, #-12]
   13924:	ldrb	r3, [fp, #-5]
   13928:	and	r3, r3, #31
   1392c:	str	r3, [fp, #-16]
   13930:	ldr	r3, [fp, #-12]
   13934:	ldr	r2, [r3]
   13938:	ldr	r3, [fp, #-16]
   1393c:	lsr	r3, r2, r3
   13940:	and	r3, r3, #1
   13944:	str	r3, [fp, #-20]	; 0xffffffec
   13948:	ldr	r3, [fp, #-12]
   1394c:	ldr	r3, [r3]
   13950:	ldr	r2, [fp, #-32]	; 0xffffffe0
   13954:	and	r1, r2, #1
   13958:	ldr	r2, [fp, #-20]	; 0xffffffec
   1395c:	eor	r1, r1, r2
   13960:	ldr	r2, [fp, #-16]
   13964:	lsl	r2, r1, r2
   13968:	eor	r2, r2, r3
   1396c:	ldr	r3, [fp, #-12]
   13970:	str	r2, [r3]
   13974:	ldr	r3, [fp, #-20]	; 0xffffffec
   13978:	mov	r0, r3
   1397c:	add	sp, fp, #0
   13980:	pop	{fp}		; (ldr fp, [sp], #4)
   13984:	bx	lr
   13988:	andeq	pc, r2, r4, lsr #3
   1398c:	push	{fp}		; (str fp, [sp, #-4]!)
   13990:	add	fp, sp, #0
   13994:	sub	sp, sp, #20
   13998:	str	r0, [fp, #-16]
   1399c:	str	r1, [fp, #-20]	; 0xffffffec
   139a0:	ldr	r3, [fp, #-16]
   139a4:	cmp	r3, #0
   139a8:	bne	139b4 <ftello64@plt+0x2704>
   139ac:	ldr	r3, [pc, #44]	; 139e0 <ftello64@plt+0x2730>
   139b0:	str	r3, [fp, #-16]
   139b4:	ldr	r3, [fp, #-16]
   139b8:	ldr	r3, [r3, #4]
   139bc:	str	r3, [fp, #-8]
   139c0:	ldr	r3, [fp, #-16]
   139c4:	ldr	r2, [fp, #-20]	; 0xffffffec
   139c8:	str	r2, [r3, #4]
   139cc:	ldr	r3, [fp, #-8]
   139d0:	mov	r0, r3
   139d4:	add	sp, fp, #0
   139d8:	pop	{fp}		; (ldr fp, [sp], #4)
   139dc:	bx	lr
   139e0:	andeq	pc, r2, r4, lsr #3
   139e4:	push	{fp, lr}
   139e8:	add	fp, sp, #4
   139ec:	sub	sp, sp, #16
   139f0:	str	r0, [fp, #-8]
   139f4:	str	r1, [fp, #-12]
   139f8:	str	r2, [fp, #-16]
   139fc:	ldr	r3, [fp, #-8]
   13a00:	cmp	r3, #0
   13a04:	bne	13a10 <ftello64@plt+0x2760>
   13a08:	ldr	r3, [pc, #76]	; 13a5c <ftello64@plt+0x27ac>
   13a0c:	str	r3, [fp, #-8]
   13a10:	ldr	r3, [fp, #-8]
   13a14:	mov	r2, #10
   13a18:	str	r2, [r3]
   13a1c:	ldr	r3, [fp, #-12]
   13a20:	cmp	r3, #0
   13a24:	beq	13a34 <ftello64@plt+0x2784>
   13a28:	ldr	r3, [fp, #-16]
   13a2c:	cmp	r3, #0
   13a30:	bne	13a38 <ftello64@plt+0x2788>
   13a34:	bl	11280 <abort@plt>
   13a38:	ldr	r3, [fp, #-8]
   13a3c:	ldr	r2, [fp, #-12]
   13a40:	str	r2, [r3, #40]	; 0x28
   13a44:	ldr	r3, [fp, #-8]
   13a48:	ldr	r2, [fp, #-16]
   13a4c:	str	r2, [r3, #44]	; 0x2c
   13a50:	nop			; (mov r0, r0)
   13a54:	sub	sp, fp, #4
   13a58:	pop	{fp, pc}
   13a5c:	andeq	pc, r2, r4, lsr #3
   13a60:	push	{fp, lr}
   13a64:	add	fp, sp, #4
   13a68:	sub	sp, sp, #56	; 0x38
   13a6c:	str	r0, [fp, #-56]	; 0xffffffc8
   13a70:	str	r1, [fp, #-60]	; 0xffffffc4
   13a74:	sub	r3, fp, #52	; 0x34
   13a78:	mov	r2, #48	; 0x30
   13a7c:	mov	r1, #0
   13a80:	mov	r0, r3
   13a84:	bl	111cc <memset@plt>
   13a88:	ldr	r3, [fp, #-60]	; 0xffffffc4
   13a8c:	cmp	r3, #10
   13a90:	bne	13a98 <ftello64@plt+0x27e8>
   13a94:	bl	11280 <abort@plt>
   13a98:	ldr	r3, [fp, #-60]	; 0xffffffc4
   13a9c:	str	r3, [fp, #-52]	; 0xffffffcc
   13aa0:	ldr	r3, [fp, #-56]	; 0xffffffc8
   13aa4:	mov	lr, r3
   13aa8:	sub	ip, fp, #52	; 0x34
   13aac:	ldm	ip!, {r0, r1, r2, r3}
   13ab0:	stmia	lr!, {r0, r1, r2, r3}
   13ab4:	ldm	ip!, {r0, r1, r2, r3}
   13ab8:	stmia	lr!, {r0, r1, r2, r3}
   13abc:	ldm	ip, {r0, r1, r2, r3}
   13ac0:	stm	lr, {r0, r1, r2, r3}
   13ac4:	ldr	r0, [fp, #-56]	; 0xffffffc8
   13ac8:	sub	sp, fp, #4
   13acc:	pop	{fp, pc}
   13ad0:	push	{fp, lr}
   13ad4:	add	fp, sp, #4
   13ad8:	sub	sp, sp, #16
   13adc:	str	r0, [fp, #-16]
   13ae0:	str	r1, [fp, #-20]	; 0xffffffec
   13ae4:	ldr	r0, [fp, #-16]
   13ae8:	bl	11178 <gettext@plt>
   13aec:	str	r0, [fp, #-8]
   13af0:	ldr	r2, [fp, #-8]
   13af4:	ldr	r3, [fp, #-16]
   13af8:	cmp	r2, r3
   13afc:	beq	13b08 <ftello64@plt+0x2858>
   13b00:	ldr	r3, [fp, #-8]
   13b04:	b	13b98 <ftello64@plt+0x28e8>
   13b08:	bl	1c0ec <ftello64@plt+0xae3c>
   13b0c:	str	r0, [fp, #-12]
   13b10:	ldr	r1, [pc, #140]	; 13ba4 <ftello64@plt+0x28f4>
   13b14:	ldr	r0, [fp, #-12]
   13b18:	bl	1a080 <ftello64@plt+0x8dd0>
   13b1c:	mov	r3, r0
   13b20:	cmp	r3, #0
   13b24:	bne	13b48 <ftello64@plt+0x2898>
   13b28:	ldr	r3, [fp, #-16]
   13b2c:	ldrb	r3, [r3]
   13b30:	cmp	r3, #96	; 0x60
   13b34:	bne	13b40 <ftello64@plt+0x2890>
   13b38:	ldr	r3, [pc, #104]	; 13ba8 <ftello64@plt+0x28f8>
   13b3c:	b	13b98 <ftello64@plt+0x28e8>
   13b40:	ldr	r3, [pc, #100]	; 13bac <ftello64@plt+0x28fc>
   13b44:	b	13b98 <ftello64@plt+0x28e8>
   13b48:	ldr	r1, [pc, #96]	; 13bb0 <ftello64@plt+0x2900>
   13b4c:	ldr	r0, [fp, #-12]
   13b50:	bl	1a080 <ftello64@plt+0x8dd0>
   13b54:	mov	r3, r0
   13b58:	cmp	r3, #0
   13b5c:	bne	13b80 <ftello64@plt+0x28d0>
   13b60:	ldr	r3, [fp, #-16]
   13b64:	ldrb	r3, [r3]
   13b68:	cmp	r3, #96	; 0x60
   13b6c:	bne	13b78 <ftello64@plt+0x28c8>
   13b70:	ldr	r3, [pc, #60]	; 13bb4 <ftello64@plt+0x2904>
   13b74:	b	13b98 <ftello64@plt+0x28e8>
   13b78:	ldr	r3, [pc, #56]	; 13bb8 <ftello64@plt+0x2908>
   13b7c:	b	13b98 <ftello64@plt+0x28e8>
   13b80:	ldr	r3, [fp, #-20]	; 0xffffffec
   13b84:	cmp	r3, #9
   13b88:	bne	13b94 <ftello64@plt+0x28e4>
   13b8c:	ldr	r3, [pc, #40]	; 13bbc <ftello64@plt+0x290c>
   13b90:	b	13b98 <ftello64@plt+0x28e8>
   13b94:	ldr	r3, [pc, #36]	; 13bc0 <ftello64@plt+0x2910>
   13b98:	mov	r0, r3
   13b9c:	sub	sp, fp, #4
   13ba0:	pop	{fp, pc}
   13ba4:	andeq	sp, r1, ip, ror pc
   13ba8:	andeq	sp, r1, r4, lsl #31
   13bac:	andeq	sp, r1, r8, lsl #31
   13bb0:	andeq	sp, r1, ip, lsl #31
   13bb4:	muleq	r1, r4, pc	; <UNPREDICTABLE>
   13bb8:	muleq	r1, r8, pc	; <UNPREDICTABLE>
   13bbc:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   13bc0:	andeq	sp, r1, r0, lsr #31
   13bc4:	push	{r4, fp, lr}
   13bc8:	add	fp, sp, #8
   13bcc:	sub	sp, sp, #116	; 0x74
   13bd0:	str	r0, [fp, #-88]	; 0xffffffa8
   13bd4:	str	r1, [fp, #-92]	; 0xffffffa4
   13bd8:	str	r2, [fp, #-96]	; 0xffffffa0
   13bdc:	str	r3, [fp, #-100]	; 0xffffff9c
   13be0:	mov	r3, #0
   13be4:	str	r3, [fp, #-20]	; 0xffffffec
   13be8:	mov	r3, #0
   13bec:	str	r3, [fp, #-24]	; 0xffffffe8
   13bf0:	mov	r3, #0
   13bf4:	str	r3, [fp, #-28]	; 0xffffffe4
   13bf8:	mov	r3, #0
   13bfc:	str	r3, [fp, #-32]	; 0xffffffe0
   13c00:	mov	r3, #0
   13c04:	strb	r3, [fp, #-33]	; 0xffffffdf
   13c08:	bl	110c4 <__ctype_get_mb_cur_max@plt>
   13c0c:	mov	r3, r0
   13c10:	cmp	r3, #1
   13c14:	moveq	r3, #1
   13c18:	movne	r3, #0
   13c1c:	strb	r3, [fp, #-57]	; 0xffffffc7
   13c20:	ldr	r3, [fp, #8]
   13c24:	and	r3, r3, #2
   13c28:	cmp	r3, #0
   13c2c:	movne	r3, #1
   13c30:	moveq	r3, #0
   13c34:	strb	r3, [fp, #-34]	; 0xffffffde
   13c38:	mov	r3, #0
   13c3c:	strb	r3, [fp, #-35]	; 0xffffffdd
   13c40:	mov	r3, #0
   13c44:	strb	r3, [fp, #-36]	; 0xffffffdc
   13c48:	mov	r3, #1
   13c4c:	strb	r3, [fp, #-37]	; 0xffffffdb
   13c50:	ldr	r3, [fp, #4]
   13c54:	cmp	r3, #10
   13c58:	ldrls	pc, [pc, r3, lsl #2]
   13c5c:	b	13e64 <ftello64@plt+0x2bb4>
   13c60:	andeq	r3, r1, r8, asr lr
   13c64:	ldrdeq	r3, [r1], -r4
   13c68:	strdeq	r3, [r1], -r8
   13c6c:	andeq	r3, r1, ip, asr #27
   13c70:	ldrdeq	r3, [r1], -ip
   13c74:	muleq	r1, ip, ip
   13c78:	andeq	r3, r1, ip, lsl #25
   13c7c:	strdeq	r3, [r1], -ip
   13c80:	andeq	r3, r1, r0, lsl sp
   13c84:	andeq	r3, r1, r0, lsl sp
   13c88:	andeq	r3, r1, r0, lsl sp
   13c8c:	mov	r3, #5
   13c90:	str	r3, [fp, #4]
   13c94:	mov	r3, #1
   13c98:	strb	r3, [fp, #-34]	; 0xffffffde
   13c9c:	ldrb	r3, [fp, #-34]	; 0xffffffde
   13ca0:	eor	r3, r3, #1
   13ca4:	uxtb	r3, r3
   13ca8:	cmp	r3, #0
   13cac:	beq	13ce0 <ftello64@plt+0x2a30>
   13cb0:	ldr	r2, [fp, #-20]	; 0xffffffec
   13cb4:	ldr	r3, [fp, #-92]	; 0xffffffa4
   13cb8:	cmp	r2, r3
   13cbc:	bcs	13cd4 <ftello64@plt+0x2a24>
   13cc0:	ldr	r2, [fp, #-88]	; 0xffffffa8
   13cc4:	ldr	r3, [fp, #-20]	; 0xffffffec
   13cc8:	add	r3, r2, r3
   13ccc:	mov	r2, #34	; 0x22
   13cd0:	strb	r2, [r3]
   13cd4:	ldr	r3, [fp, #-20]	; 0xffffffec
   13cd8:	add	r3, r3, #1
   13cdc:	str	r3, [fp, #-20]	; 0xffffffec
   13ce0:	mov	r3, #1
   13ce4:	strb	r3, [fp, #-33]	; 0xffffffdf
   13ce8:	ldr	r3, [pc, #3872]	; 14c10 <ftello64@plt+0x3960>
   13cec:	str	r3, [fp, #-28]	; 0xffffffe4
   13cf0:	mov	r3, #1
   13cf4:	str	r3, [fp, #-32]	; 0xffffffe0
   13cf8:	b	13e68 <ftello64@plt+0x2bb8>
   13cfc:	mov	r3, #1
   13d00:	strb	r3, [fp, #-33]	; 0xffffffdf
   13d04:	mov	r3, #0
   13d08:	strb	r3, [fp, #-34]	; 0xffffffde
   13d0c:	b	13e68 <ftello64@plt+0x2bb8>
   13d10:	ldr	r3, [fp, #4]
   13d14:	cmp	r3, #10
   13d18:	beq	13d3c <ftello64@plt+0x2a8c>
   13d1c:	ldr	r1, [fp, #4]
   13d20:	ldr	r0, [pc, #3820]	; 14c14 <ftello64@plt+0x3964>
   13d24:	bl	13ad0 <ftello64@plt+0x2820>
   13d28:	str	r0, [fp, #16]
   13d2c:	ldr	r1, [fp, #4]
   13d30:	ldr	r0, [pc, #3808]	; 14c18 <ftello64@plt+0x3968>
   13d34:	bl	13ad0 <ftello64@plt+0x2820>
   13d38:	str	r0, [fp, #20]
   13d3c:	ldrb	r3, [fp, #-34]	; 0xffffffde
   13d40:	eor	r3, r3, #1
   13d44:	uxtb	r3, r3
   13d48:	cmp	r3, #0
   13d4c:	beq	13dac <ftello64@plt+0x2afc>
   13d50:	ldr	r3, [fp, #16]
   13d54:	str	r3, [fp, #-28]	; 0xffffffe4
   13d58:	b	13d9c <ftello64@plt+0x2aec>
   13d5c:	ldr	r2, [fp, #-20]	; 0xffffffec
   13d60:	ldr	r3, [fp, #-92]	; 0xffffffa4
   13d64:	cmp	r2, r3
   13d68:	bcs	13d84 <ftello64@plt+0x2ad4>
   13d6c:	ldr	r2, [fp, #-88]	; 0xffffffa8
   13d70:	ldr	r3, [fp, #-20]	; 0xffffffec
   13d74:	add	r3, r2, r3
   13d78:	ldr	r2, [fp, #-28]	; 0xffffffe4
   13d7c:	ldrb	r2, [r2]
   13d80:	strb	r2, [r3]
   13d84:	ldr	r3, [fp, #-20]	; 0xffffffec
   13d88:	add	r3, r3, #1
   13d8c:	str	r3, [fp, #-20]	; 0xffffffec
   13d90:	ldr	r3, [fp, #-28]	; 0xffffffe4
   13d94:	add	r3, r3, #1
   13d98:	str	r3, [fp, #-28]	; 0xffffffe4
   13d9c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   13da0:	ldrb	r3, [r3]
   13da4:	cmp	r3, #0
   13da8:	bne	13d5c <ftello64@plt+0x2aac>
   13dac:	mov	r3, #1
   13db0:	strb	r3, [fp, #-33]	; 0xffffffdf
   13db4:	ldr	r3, [fp, #20]
   13db8:	str	r3, [fp, #-28]	; 0xffffffe4
   13dbc:	ldr	r0, [fp, #-28]	; 0xffffffe4
   13dc0:	bl	11184 <strlen@plt>
   13dc4:	str	r0, [fp, #-32]	; 0xffffffe0
   13dc8:	b	13e68 <ftello64@plt+0x2bb8>
   13dcc:	mov	r3, #1
   13dd0:	strb	r3, [fp, #-33]	; 0xffffffdf
   13dd4:	mov	r3, #1
   13dd8:	strb	r3, [fp, #-34]	; 0xffffffde
   13ddc:	ldrb	r3, [fp, #-34]	; 0xffffffde
   13de0:	eor	r3, r3, #1
   13de4:	uxtb	r3, r3
   13de8:	cmp	r3, #0
   13dec:	beq	13df8 <ftello64@plt+0x2b48>
   13df0:	mov	r3, #1
   13df4:	strb	r3, [fp, #-33]	; 0xffffffdf
   13df8:	mov	r3, #2
   13dfc:	str	r3, [fp, #4]
   13e00:	ldrb	r3, [fp, #-34]	; 0xffffffde
   13e04:	eor	r3, r3, #1
   13e08:	uxtb	r3, r3
   13e0c:	cmp	r3, #0
   13e10:	beq	13e44 <ftello64@plt+0x2b94>
   13e14:	ldr	r2, [fp, #-20]	; 0xffffffec
   13e18:	ldr	r3, [fp, #-92]	; 0xffffffa4
   13e1c:	cmp	r2, r3
   13e20:	bcs	13e38 <ftello64@plt+0x2b88>
   13e24:	ldr	r2, [fp, #-88]	; 0xffffffa8
   13e28:	ldr	r3, [fp, #-20]	; 0xffffffec
   13e2c:	add	r3, r2, r3
   13e30:	mov	r2, #39	; 0x27
   13e34:	strb	r2, [r3]
   13e38:	ldr	r3, [fp, #-20]	; 0xffffffec
   13e3c:	add	r3, r3, #1
   13e40:	str	r3, [fp, #-20]	; 0xffffffec
   13e44:	ldr	r3, [pc, #3532]	; 14c18 <ftello64@plt+0x3968>
   13e48:	str	r3, [fp, #-28]	; 0xffffffe4
   13e4c:	mov	r3, #1
   13e50:	str	r3, [fp, #-32]	; 0xffffffe0
   13e54:	b	13e68 <ftello64@plt+0x2bb8>
   13e58:	mov	r3, #0
   13e5c:	strb	r3, [fp, #-34]	; 0xffffffde
   13e60:	b	13e68 <ftello64@plt+0x2bb8>
   13e64:	bl	11280 <abort@plt>
   13e68:	mov	r3, #0
   13e6c:	str	r3, [fp, #-16]
   13e70:	b	15000 <ftello64@plt+0x3d50>
   13e74:	mov	r3, #0
   13e78:	strb	r3, [fp, #-40]	; 0xffffffd8
   13e7c:	mov	r3, #0
   13e80:	strb	r3, [fp, #-41]	; 0xffffffd7
   13e84:	mov	r3, #0
   13e88:	strb	r3, [fp, #-42]	; 0xffffffd6
   13e8c:	ldrb	r3, [fp, #-33]	; 0xffffffdf
   13e90:	cmp	r3, #0
   13e94:	beq	13f30 <ftello64@plt+0x2c80>
   13e98:	ldr	r3, [fp, #4]
   13e9c:	cmp	r3, #2
   13ea0:	beq	13f30 <ftello64@plt+0x2c80>
   13ea4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13ea8:	cmp	r3, #0
   13eac:	beq	13f30 <ftello64@plt+0x2c80>
   13eb0:	ldr	r2, [fp, #-16]
   13eb4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13eb8:	add	r4, r2, r3
   13ebc:	ldr	r3, [fp, #-100]	; 0xffffff9c
   13ec0:	cmn	r3, #1
   13ec4:	bne	13ee8 <ftello64@plt+0x2c38>
   13ec8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   13ecc:	cmp	r3, #1
   13ed0:	bls	13ee8 <ftello64@plt+0x2c38>
   13ed4:	ldr	r0, [fp, #-96]	; 0xffffffa0
   13ed8:	bl	11184 <strlen@plt>
   13edc:	str	r0, [fp, #-100]	; 0xffffff9c
   13ee0:	ldr	r3, [fp, #-100]	; 0xffffff9c
   13ee4:	b	13eec <ftello64@plt+0x2c3c>
   13ee8:	ldr	r3, [fp, #-100]	; 0xffffff9c
   13eec:	cmp	r4, r3
   13ef0:	bhi	13f30 <ftello64@plt+0x2c80>
   13ef4:	ldr	r2, [fp, #-96]	; 0xffffffa0
   13ef8:	ldr	r3, [fp, #-16]
   13efc:	add	r3, r2, r3
   13f00:	ldr	r2, [fp, #-32]	; 0xffffffe0
   13f04:	ldr	r1, [fp, #-28]	; 0xffffffe4
   13f08:	mov	r0, r3
   13f0c:	bl	11034 <memcmp@plt>
   13f10:	mov	r3, r0
   13f14:	cmp	r3, #0
   13f18:	bne	13f30 <ftello64@plt+0x2c80>
   13f1c:	ldrb	r3, [fp, #-34]	; 0xffffffde
   13f20:	cmp	r3, #0
   13f24:	bne	151bc <ftello64@plt+0x3f0c>
   13f28:	mov	r3, #1
   13f2c:	strb	r3, [fp, #-40]	; 0xffffffd8
   13f30:	ldr	r2, [fp, #-96]	; 0xffffffa0
   13f34:	ldr	r3, [fp, #-16]
   13f38:	add	r3, r2, r3
   13f3c:	ldrb	r3, [r3]
   13f40:	strb	r3, [fp, #-38]	; 0xffffffda
   13f44:	ldrb	r3, [fp, #-38]	; 0xffffffda
   13f48:	cmp	r3, #126	; 0x7e
   13f4c:	ldrls	pc, [pc, r3, lsl #2]
   13f50:	b	1477c <ftello64@plt+0x34cc>
   13f54:	andeq	r4, r1, r0, asr r1
   13f58:	andeq	r4, r1, ip, ror r7
   13f5c:	andeq	r4, r1, ip, ror r7
   13f60:	andeq	r4, r1, ip, ror r7
   13f64:	andeq	r4, r1, ip, ror r7
   13f68:	andeq	r4, r1, ip, ror r7
   13f6c:	andeq	r4, r1, ip, ror r7
   13f70:	andeq	r4, r1, r0, asr #10
   13f74:	andeq	r4, r1, ip, asr #10
   13f78:	andeq	r4, r1, ip, ror r5
   13f7c:	andeq	r4, r1, r4, ror #10
   13f80:	andeq	r4, r1, r8, lsl #11
   13f84:	andeq	r4, r1, r8, asr r5
   13f88:	andeq	r4, r1, r0, ror r5
   13f8c:	andeq	r4, r1, ip, ror r7
   13f90:	andeq	r4, r1, ip, ror r7
   13f94:	andeq	r4, r1, ip, ror r7
   13f98:	andeq	r4, r1, ip, ror r7
   13f9c:	andeq	r4, r1, ip, ror r7
   13fa0:	andeq	r4, r1, ip, ror r7
   13fa4:	andeq	r4, r1, ip, ror r7
   13fa8:	andeq	r4, r1, ip, ror r7
   13fac:	andeq	r4, r1, ip, ror r7
   13fb0:	andeq	r4, r1, ip, ror r7
   13fb4:	andeq	r4, r1, ip, ror r7
   13fb8:	andeq	r4, r1, ip, ror r7
   13fbc:	andeq	r4, r1, ip, ror r7
   13fc0:	andeq	r4, r1, ip, ror r7
   13fc4:	andeq	r4, r1, ip, ror r7
   13fc8:	andeq	r4, r1, ip, ror r7
   13fcc:	andeq	r4, r1, ip, ror r7
   13fd0:	andeq	r4, r1, ip, ror r7
   13fd4:	andeq	r4, r1, r0, ror #12
   13fd8:	andeq	r4, r1, r8, ror #12
   13fdc:	andeq	r4, r1, r8, ror #12
   13fe0:	andeq	r4, r1, r4, asr r6
   13fe4:	andeq	r4, r1, r8, ror #12
   13fe8:	andeq	r4, r1, r0, ror r7
   13fec:	andeq	r4, r1, r8, ror #12
   13ff0:	andeq	r4, r1, r4, lsl #13
   13ff4:	andeq	r4, r1, r8, ror #12
   13ff8:	andeq	r4, r1, r8, ror #12
   13ffc:	andeq	r4, r1, r8, ror #12
   14000:	andeq	r4, r1, r0, ror r7
   14004:	andeq	r4, r1, r0, ror r7
   14008:	andeq	r4, r1, r0, ror r7
   1400c:	andeq	r4, r1, r0, ror r7
   14010:	andeq	r4, r1, r0, ror r7
   14014:	andeq	r4, r1, r0, ror r7
   14018:	andeq	r4, r1, r0, ror r7
   1401c:	andeq	r4, r1, r0, ror r7
   14020:	andeq	r4, r1, r0, ror r7
   14024:	andeq	r4, r1, r0, ror r7
   14028:	andeq	r4, r1, r0, ror r7
   1402c:	andeq	r4, r1, r0, ror r7
   14030:	andeq	r4, r1, r0, ror r7
   14034:	andeq	r4, r1, r0, ror r7
   14038:	andeq	r4, r1, r0, ror r7
   1403c:	andeq	r4, r1, r0, ror r7
   14040:	andeq	r4, r1, r8, ror #12
   14044:	andeq	r4, r1, r8, ror #12
   14048:	andeq	r4, r1, r8, ror #12
   1404c:	andeq	r4, r1, r8, ror #12
   14050:	andeq	r4, r1, r0, lsr r3
   14054:	andeq	r4, r1, ip, ror r7
   14058:	andeq	r4, r1, r0, ror r7
   1405c:	andeq	r4, r1, r0, ror r7
   14060:	andeq	r4, r1, r0, ror r7
   14064:	andeq	r4, r1, r0, ror r7
   14068:	andeq	r4, r1, r0, ror r7
   1406c:	andeq	r4, r1, r0, ror r7
   14070:	andeq	r4, r1, r0, ror r7
   14074:	andeq	r4, r1, r0, ror r7
   14078:	andeq	r4, r1, r0, ror r7
   1407c:	andeq	r4, r1, r0, ror r7
   14080:	andeq	r4, r1, r0, ror r7
   14084:	andeq	r4, r1, r0, ror r7
   14088:	andeq	r4, r1, r0, ror r7
   1408c:	andeq	r4, r1, r0, ror r7
   14090:	andeq	r4, r1, r0, ror r7
   14094:	andeq	r4, r1, r0, ror r7
   14098:	andeq	r4, r1, r0, ror r7
   1409c:	andeq	r4, r1, r0, ror r7
   140a0:	andeq	r4, r1, r0, ror r7
   140a4:	andeq	r4, r1, r0, ror r7
   140a8:	andeq	r4, r1, r0, ror r7
   140ac:	andeq	r4, r1, r0, ror r7
   140b0:	andeq	r4, r1, r0, ror r7
   140b4:	andeq	r4, r1, r0, ror r7
   140b8:	andeq	r4, r1, r0, ror r7
   140bc:	andeq	r4, r1, r0, ror r7
   140c0:	andeq	r4, r1, r8, ror #12
   140c4:	muleq	r1, r4, r5
   140c8:	andeq	r4, r1, r0, ror r7
   140cc:	andeq	r4, r1, r8, ror #12
   140d0:	andeq	r4, r1, r0, ror r7
   140d4:	andeq	r4, r1, r8, ror #12
   140d8:	andeq	r4, r1, r0, ror r7
   140dc:	andeq	r4, r1, r0, ror r7
   140e0:	andeq	r4, r1, r0, ror r7
   140e4:	andeq	r4, r1, r0, ror r7
   140e8:	andeq	r4, r1, r0, ror r7
   140ec:	andeq	r4, r1, r0, ror r7
   140f0:	andeq	r4, r1, r0, ror r7
   140f4:	andeq	r4, r1, r0, ror r7
   140f8:	andeq	r4, r1, r0, ror r7
   140fc:	andeq	r4, r1, r0, ror r7
   14100:	andeq	r4, r1, r0, ror r7
   14104:	andeq	r4, r1, r0, ror r7
   14108:	andeq	r4, r1, r0, ror r7
   1410c:	andeq	r4, r1, r0, ror r7
   14110:	andeq	r4, r1, r0, ror r7
   14114:	andeq	r4, r1, r0, ror r7
   14118:	andeq	r4, r1, r0, ror r7
   1411c:	andeq	r4, r1, r0, ror r7
   14120:	andeq	r4, r1, r0, ror r7
   14124:	andeq	r4, r1, r0, ror r7
   14128:	andeq	r4, r1, r0, ror r7
   1412c:	andeq	r4, r1, r0, ror r7
   14130:	andeq	r4, r1, r0, ror r7
   14134:	andeq	r4, r1, r0, ror r7
   14138:	andeq	r4, r1, r0, ror r7
   1413c:	andeq	r4, r1, r0, ror r7
   14140:	andeq	r4, r1, ip, lsl #12
   14144:	andeq	r4, r1, r8, ror #12
   14148:	andeq	r4, r1, ip, lsl #12
   1414c:	andeq	r4, r1, r4, asr r6
   14150:	ldrb	r3, [fp, #-33]	; 0xffffffdf
   14154:	cmp	r3, #0
   14158:	beq	1431c <ftello64@plt+0x306c>
   1415c:	ldrb	r3, [fp, #-34]	; 0xffffffde
   14160:	cmp	r3, #0
   14164:	bne	151c4 <ftello64@plt+0x3f14>
   14168:	mov	r3, #1
   1416c:	strb	r3, [fp, #-41]	; 0xffffffd7
   14170:	ldr	r3, [fp, #4]
   14174:	cmp	r3, #2
   14178:	bne	14228 <ftello64@plt+0x2f78>
   1417c:	ldrb	r3, [fp, #-35]	; 0xffffffdd
   14180:	eor	r3, r3, #1
   14184:	uxtb	r3, r3
   14188:	cmp	r3, #0
   1418c:	beq	14228 <ftello64@plt+0x2f78>
   14190:	ldr	r2, [fp, #-20]	; 0xffffffec
   14194:	ldr	r3, [fp, #-92]	; 0xffffffa4
   14198:	cmp	r2, r3
   1419c:	bcs	141b4 <ftello64@plt+0x2f04>
   141a0:	ldr	r2, [fp, #-88]	; 0xffffffa8
   141a4:	ldr	r3, [fp, #-20]	; 0xffffffec
   141a8:	add	r3, r2, r3
   141ac:	mov	r2, #39	; 0x27
   141b0:	strb	r2, [r3]
   141b4:	ldr	r3, [fp, #-20]	; 0xffffffec
   141b8:	add	r3, r3, #1
   141bc:	str	r3, [fp, #-20]	; 0xffffffec
   141c0:	ldr	r2, [fp, #-20]	; 0xffffffec
   141c4:	ldr	r3, [fp, #-92]	; 0xffffffa4
   141c8:	cmp	r2, r3
   141cc:	bcs	141e4 <ftello64@plt+0x2f34>
   141d0:	ldr	r2, [fp, #-88]	; 0xffffffa8
   141d4:	ldr	r3, [fp, #-20]	; 0xffffffec
   141d8:	add	r3, r2, r3
   141dc:	mov	r2, #36	; 0x24
   141e0:	strb	r2, [r3]
   141e4:	ldr	r3, [fp, #-20]	; 0xffffffec
   141e8:	add	r3, r3, #1
   141ec:	str	r3, [fp, #-20]	; 0xffffffec
   141f0:	ldr	r2, [fp, #-20]	; 0xffffffec
   141f4:	ldr	r3, [fp, #-92]	; 0xffffffa4
   141f8:	cmp	r2, r3
   141fc:	bcs	14214 <ftello64@plt+0x2f64>
   14200:	ldr	r2, [fp, #-88]	; 0xffffffa8
   14204:	ldr	r3, [fp, #-20]	; 0xffffffec
   14208:	add	r3, r2, r3
   1420c:	mov	r2, #39	; 0x27
   14210:	strb	r2, [r3]
   14214:	ldr	r3, [fp, #-20]	; 0xffffffec
   14218:	add	r3, r3, #1
   1421c:	str	r3, [fp, #-20]	; 0xffffffec
   14220:	mov	r3, #1
   14224:	strb	r3, [fp, #-35]	; 0xffffffdd
   14228:	ldr	r2, [fp, #-20]	; 0xffffffec
   1422c:	ldr	r3, [fp, #-92]	; 0xffffffa4
   14230:	cmp	r2, r3
   14234:	bcs	1424c <ftello64@plt+0x2f9c>
   14238:	ldr	r2, [fp, #-88]	; 0xffffffa8
   1423c:	ldr	r3, [fp, #-20]	; 0xffffffec
   14240:	add	r3, r2, r3
   14244:	mov	r2, #92	; 0x5c
   14248:	strb	r2, [r3]
   1424c:	ldr	r3, [fp, #-20]	; 0xffffffec
   14250:	add	r3, r3, #1
   14254:	str	r3, [fp, #-20]	; 0xffffffec
   14258:	ldr	r3, [fp, #4]
   1425c:	cmp	r3, #2
   14260:	beq	14310 <ftello64@plt+0x3060>
   14264:	ldr	r3, [fp, #-16]
   14268:	add	r2, r3, #1
   1426c:	ldr	r3, [fp, #-100]	; 0xffffff9c
   14270:	cmp	r2, r3
   14274:	bcs	14310 <ftello64@plt+0x3060>
   14278:	ldr	r3, [fp, #-16]
   1427c:	add	r3, r3, #1
   14280:	ldr	r2, [fp, #-96]	; 0xffffffa0
   14284:	add	r3, r2, r3
   14288:	ldrb	r3, [r3]
   1428c:	cmp	r3, #47	; 0x2f
   14290:	bls	14310 <ftello64@plt+0x3060>
   14294:	ldr	r3, [fp, #-16]
   14298:	add	r3, r3, #1
   1429c:	ldr	r2, [fp, #-96]	; 0xffffffa0
   142a0:	add	r3, r2, r3
   142a4:	ldrb	r3, [r3]
   142a8:	cmp	r3, #57	; 0x39
   142ac:	bhi	14310 <ftello64@plt+0x3060>
   142b0:	ldr	r2, [fp, #-20]	; 0xffffffec
   142b4:	ldr	r3, [fp, #-92]	; 0xffffffa4
   142b8:	cmp	r2, r3
   142bc:	bcs	142d4 <ftello64@plt+0x3024>
   142c0:	ldr	r2, [fp, #-88]	; 0xffffffa8
   142c4:	ldr	r3, [fp, #-20]	; 0xffffffec
   142c8:	add	r3, r2, r3
   142cc:	mov	r2, #48	; 0x30
   142d0:	strb	r2, [r3]
   142d4:	ldr	r3, [fp, #-20]	; 0xffffffec
   142d8:	add	r3, r3, #1
   142dc:	str	r3, [fp, #-20]	; 0xffffffec
   142e0:	ldr	r2, [fp, #-20]	; 0xffffffec
   142e4:	ldr	r3, [fp, #-92]	; 0xffffffa4
   142e8:	cmp	r2, r3
   142ec:	bcs	14304 <ftello64@plt+0x3054>
   142f0:	ldr	r2, [fp, #-88]	; 0xffffffa8
   142f4:	ldr	r3, [fp, #-20]	; 0xffffffec
   142f8:	add	r3, r2, r3
   142fc:	mov	r2, #48	; 0x30
   14300:	strb	r2, [r3]
   14304:	ldr	r3, [fp, #-20]	; 0xffffffec
   14308:	add	r3, r3, #1
   1430c:	str	r3, [fp, #-20]	; 0xffffffec
   14310:	mov	r3, #48	; 0x30
   14314:	strb	r3, [fp, #-38]	; 0xffffffda
   14318:	b	14d58 <ftello64@plt+0x3aa8>
   1431c:	ldr	r3, [fp, #8]
   14320:	and	r3, r3, #1
   14324:	cmp	r3, #0
   14328:	beq	14d58 <ftello64@plt+0x3aa8>
   1432c:	b	14ff4 <ftello64@plt+0x3d44>
   14330:	ldr	r3, [fp, #4]
   14334:	cmp	r3, #2
   14338:	beq	14348 <ftello64@plt+0x3098>
   1433c:	cmp	r3, #5
   14340:	beq	14358 <ftello64@plt+0x30a8>
   14344:	b	1453c <ftello64@plt+0x328c>
   14348:	ldrb	r3, [fp, #-34]	; 0xffffffde
   1434c:	cmp	r3, #0
   14350:	beq	14530 <ftello64@plt+0x3280>
   14354:	b	15200 <ftello64@plt+0x3f50>
   14358:	ldr	r3, [fp, #8]
   1435c:	and	r3, r3, #4
   14360:	cmp	r3, #0
   14364:	beq	14538 <ftello64@plt+0x3288>
   14368:	ldr	r3, [fp, #-16]
   1436c:	add	r2, r3, #2
   14370:	ldr	r3, [fp, #-100]	; 0xffffff9c
   14374:	cmp	r2, r3
   14378:	bcs	14538 <ftello64@plt+0x3288>
   1437c:	ldr	r3, [fp, #-16]
   14380:	add	r3, r3, #1
   14384:	ldr	r2, [fp, #-96]	; 0xffffffa0
   14388:	add	r3, r2, r3
   1438c:	ldrb	r3, [r3]
   14390:	cmp	r3, #63	; 0x3f
   14394:	bne	14538 <ftello64@plt+0x3288>
   14398:	ldr	r3, [fp, #-16]
   1439c:	add	r3, r3, #2
   143a0:	ldr	r2, [fp, #-96]	; 0xffffffa0
   143a4:	add	r3, r2, r3
   143a8:	ldrb	r3, [r3]
   143ac:	sub	r3, r3, #33	; 0x21
   143b0:	cmp	r3, #29
   143b4:	ldrls	pc, [pc, r3, lsl #2]
   143b8:	b	14528 <ftello64@plt+0x3278>
   143bc:	andeq	r4, r1, r4, lsr r4
   143c0:	andeq	r4, r1, r8, lsr #10
   143c4:	andeq	r4, r1, r8, lsr #10
   143c8:	andeq	r4, r1, r8, lsr #10
   143cc:	andeq	r4, r1, r8, lsr #10
   143d0:	andeq	r4, r1, r8, lsr #10
   143d4:	andeq	r4, r1, r4, lsr r4
   143d8:	andeq	r4, r1, r4, lsr r4
   143dc:	andeq	r4, r1, r4, lsr r4
   143e0:	andeq	r4, r1, r8, lsr #10
   143e4:	andeq	r4, r1, r8, lsr #10
   143e8:	andeq	r4, r1, r8, lsr #10
   143ec:	andeq	r4, r1, r4, lsr r4
   143f0:	andeq	r4, r1, r8, lsr #10
   143f4:	andeq	r4, r1, r4, lsr r4
   143f8:	andeq	r4, r1, r8, lsr #10
   143fc:	andeq	r4, r1, r8, lsr #10
   14400:	andeq	r4, r1, r8, lsr #10
   14404:	andeq	r4, r1, r8, lsr #10
   14408:	andeq	r4, r1, r8, lsr #10
   1440c:	andeq	r4, r1, r8, lsr #10
   14410:	andeq	r4, r1, r8, lsr #10
   14414:	andeq	r4, r1, r8, lsr #10
   14418:	andeq	r4, r1, r8, lsr #10
   1441c:	andeq	r4, r1, r8, lsr #10
   14420:	andeq	r4, r1, r8, lsr #10
   14424:	andeq	r4, r1, r8, lsr #10
   14428:	andeq	r4, r1, r4, lsr r4
   1442c:	andeq	r4, r1, r4, lsr r4
   14430:	andeq	r4, r1, r4, lsr r4
   14434:	ldrb	r3, [fp, #-34]	; 0xffffffde
   14438:	cmp	r3, #0
   1443c:	bne	151cc <ftello64@plt+0x3f1c>
   14440:	ldr	r3, [fp, #-16]
   14444:	add	r3, r3, #2
   14448:	ldr	r2, [fp, #-96]	; 0xffffffa0
   1444c:	add	r3, r2, r3
   14450:	ldrb	r3, [r3]
   14454:	strb	r3, [fp, #-38]	; 0xffffffda
   14458:	ldr	r3, [fp, #-16]
   1445c:	add	r3, r3, #2
   14460:	str	r3, [fp, #-16]
   14464:	ldr	r2, [fp, #-20]	; 0xffffffec
   14468:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1446c:	cmp	r2, r3
   14470:	bcs	14488 <ftello64@plt+0x31d8>
   14474:	ldr	r2, [fp, #-88]	; 0xffffffa8
   14478:	ldr	r3, [fp, #-20]	; 0xffffffec
   1447c:	add	r3, r2, r3
   14480:	mov	r2, #63	; 0x3f
   14484:	strb	r2, [r3]
   14488:	ldr	r3, [fp, #-20]	; 0xffffffec
   1448c:	add	r3, r3, #1
   14490:	str	r3, [fp, #-20]	; 0xffffffec
   14494:	ldr	r2, [fp, #-20]	; 0xffffffec
   14498:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1449c:	cmp	r2, r3
   144a0:	bcs	144b8 <ftello64@plt+0x3208>
   144a4:	ldr	r2, [fp, #-88]	; 0xffffffa8
   144a8:	ldr	r3, [fp, #-20]	; 0xffffffec
   144ac:	add	r3, r2, r3
   144b0:	mov	r2, #34	; 0x22
   144b4:	strb	r2, [r3]
   144b8:	ldr	r3, [fp, #-20]	; 0xffffffec
   144bc:	add	r3, r3, #1
   144c0:	str	r3, [fp, #-20]	; 0xffffffec
   144c4:	ldr	r2, [fp, #-20]	; 0xffffffec
   144c8:	ldr	r3, [fp, #-92]	; 0xffffffa4
   144cc:	cmp	r2, r3
   144d0:	bcs	144e8 <ftello64@plt+0x3238>
   144d4:	ldr	r2, [fp, #-88]	; 0xffffffa8
   144d8:	ldr	r3, [fp, #-20]	; 0xffffffec
   144dc:	add	r3, r2, r3
   144e0:	mov	r2, #34	; 0x22
   144e4:	strb	r2, [r3]
   144e8:	ldr	r3, [fp, #-20]	; 0xffffffec
   144ec:	add	r3, r3, #1
   144f0:	str	r3, [fp, #-20]	; 0xffffffec
   144f4:	ldr	r2, [fp, #-20]	; 0xffffffec
   144f8:	ldr	r3, [fp, #-92]	; 0xffffffa4
   144fc:	cmp	r2, r3
   14500:	bcs	14518 <ftello64@plt+0x3268>
   14504:	ldr	r2, [fp, #-88]	; 0xffffffa8
   14508:	ldr	r3, [fp, #-20]	; 0xffffffec
   1450c:	add	r3, r2, r3
   14510:	mov	r2, #63	; 0x3f
   14514:	strb	r2, [r3]
   14518:	ldr	r3, [fp, #-20]	; 0xffffffec
   1451c:	add	r3, r3, #1
   14520:	str	r3, [fp, #-20]	; 0xffffffec
   14524:	b	1452c <ftello64@plt+0x327c>
   14528:	nop			; (mov r0, r0)
   1452c:	b	14538 <ftello64@plt+0x3288>
   14530:	nop			; (mov r0, r0)
   14534:	b	14d84 <ftello64@plt+0x3ad4>
   14538:	nop			; (mov r0, r0)
   1453c:	b	14d84 <ftello64@plt+0x3ad4>
   14540:	mov	r3, #97	; 0x61
   14544:	strb	r3, [fp, #-39]	; 0xffffffd9
   14548:	b	145f4 <ftello64@plt+0x3344>
   1454c:	mov	r3, #98	; 0x62
   14550:	strb	r3, [fp, #-39]	; 0xffffffd9
   14554:	b	145f4 <ftello64@plt+0x3344>
   14558:	mov	r3, #102	; 0x66
   1455c:	strb	r3, [fp, #-39]	; 0xffffffd9
   14560:	b	145f4 <ftello64@plt+0x3344>
   14564:	mov	r3, #110	; 0x6e
   14568:	strb	r3, [fp, #-39]	; 0xffffffd9
   1456c:	b	145dc <ftello64@plt+0x332c>
   14570:	mov	r3, #114	; 0x72
   14574:	strb	r3, [fp, #-39]	; 0xffffffd9
   14578:	b	145dc <ftello64@plt+0x332c>
   1457c:	mov	r3, #116	; 0x74
   14580:	strb	r3, [fp, #-39]	; 0xffffffd9
   14584:	b	145dc <ftello64@plt+0x332c>
   14588:	mov	r3, #118	; 0x76
   1458c:	strb	r3, [fp, #-39]	; 0xffffffd9
   14590:	b	145f4 <ftello64@plt+0x3344>
   14594:	ldrb	r3, [fp, #-38]	; 0xffffffda
   14598:	strb	r3, [fp, #-39]	; 0xffffffd9
   1459c:	ldr	r3, [fp, #4]
   145a0:	cmp	r3, #2
   145a4:	bne	145b8 <ftello64@plt+0x3308>
   145a8:	ldrb	r3, [fp, #-34]	; 0xffffffde
   145ac:	cmp	r3, #0
   145b0:	beq	14f0c <ftello64@plt+0x3c5c>
   145b4:	b	15200 <ftello64@plt+0x3f50>
   145b8:	ldrb	r3, [fp, #-33]	; 0xffffffdf
   145bc:	cmp	r3, #0
   145c0:	beq	145dc <ftello64@plt+0x332c>
   145c4:	ldrb	r3, [fp, #-34]	; 0xffffffde
   145c8:	cmp	r3, #0
   145cc:	beq	145dc <ftello64@plt+0x332c>
   145d0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   145d4:	cmp	r3, #0
   145d8:	bne	14f14 <ftello64@plt+0x3c64>
   145dc:	ldr	r3, [fp, #4]
   145e0:	cmp	r3, #2
   145e4:	bne	145f4 <ftello64@plt+0x3344>
   145e8:	ldrb	r3, [fp, #-34]	; 0xffffffde
   145ec:	cmp	r3, #0
   145f0:	bne	151d4 <ftello64@plt+0x3f24>
   145f4:	ldrb	r3, [fp, #-33]	; 0xffffffdf
   145f8:	cmp	r3, #0
   145fc:	beq	14d60 <ftello64@plt+0x3ab0>
   14600:	ldrb	r3, [fp, #-39]	; 0xffffffd9
   14604:	strb	r3, [fp, #-38]	; 0xffffffda
   14608:	b	14e0c <ftello64@plt+0x3b5c>
   1460c:	ldr	r3, [fp, #-100]	; 0xffffff9c
   14610:	cmn	r3, #1
   14614:	bne	14638 <ftello64@plt+0x3388>
   14618:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1461c:	add	r3, r3, #1
   14620:	ldrb	r3, [r3]
   14624:	cmp	r3, #0
   14628:	movne	r3, #1
   1462c:	moveq	r3, #0
   14630:	uxtb	r3, r3
   14634:	b	1464c <ftello64@plt+0x339c>
   14638:	ldr	r3, [fp, #-100]	; 0xffffff9c
   1463c:	cmp	r3, #1
   14640:	movne	r3, #1
   14644:	moveq	r3, #0
   14648:	uxtb	r3, r3
   1464c:	cmp	r3, #0
   14650:	bne	14d68 <ftello64@plt+0x3ab8>
   14654:	ldr	r3, [fp, #-16]
   14658:	cmp	r3, #0
   1465c:	bne	14d70 <ftello64@plt+0x3ac0>
   14660:	mov	r3, #1
   14664:	strb	r3, [fp, #-42]	; 0xffffffd6
   14668:	ldr	r3, [fp, #4]
   1466c:	cmp	r3, #2
   14670:	bne	14d78 <ftello64@plt+0x3ac8>
   14674:	ldrb	r3, [fp, #-34]	; 0xffffffde
   14678:	cmp	r3, #0
   1467c:	beq	14d78 <ftello64@plt+0x3ac8>
   14680:	b	15200 <ftello64@plt+0x3f50>
   14684:	mov	r3, #1
   14688:	strb	r3, [fp, #-36]	; 0xffffffdc
   1468c:	mov	r3, #1
   14690:	strb	r3, [fp, #-42]	; 0xffffffd6
   14694:	ldr	r3, [fp, #4]
   14698:	cmp	r3, #2
   1469c:	bne	14d80 <ftello64@plt+0x3ad0>
   146a0:	ldrb	r3, [fp, #-34]	; 0xffffffde
   146a4:	cmp	r3, #0
   146a8:	bne	151dc <ftello64@plt+0x3f2c>
   146ac:	ldr	r3, [fp, #-92]	; 0xffffffa4
   146b0:	cmp	r3, #0
   146b4:	beq	146d4 <ftello64@plt+0x3424>
   146b8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   146bc:	cmp	r3, #0
   146c0:	bne	146d4 <ftello64@plt+0x3424>
   146c4:	ldr	r3, [fp, #-92]	; 0xffffffa4
   146c8:	str	r3, [fp, #-24]	; 0xffffffe8
   146cc:	mov	r3, #0
   146d0:	str	r3, [fp, #-92]	; 0xffffffa4
   146d4:	ldr	r2, [fp, #-20]	; 0xffffffec
   146d8:	ldr	r3, [fp, #-92]	; 0xffffffa4
   146dc:	cmp	r2, r3
   146e0:	bcs	146f8 <ftello64@plt+0x3448>
   146e4:	ldr	r2, [fp, #-88]	; 0xffffffa8
   146e8:	ldr	r3, [fp, #-20]	; 0xffffffec
   146ec:	add	r3, r2, r3
   146f0:	mov	r2, #39	; 0x27
   146f4:	strb	r2, [r3]
   146f8:	ldr	r3, [fp, #-20]	; 0xffffffec
   146fc:	add	r3, r3, #1
   14700:	str	r3, [fp, #-20]	; 0xffffffec
   14704:	ldr	r2, [fp, #-20]	; 0xffffffec
   14708:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1470c:	cmp	r2, r3
   14710:	bcs	14728 <ftello64@plt+0x3478>
   14714:	ldr	r2, [fp, #-88]	; 0xffffffa8
   14718:	ldr	r3, [fp, #-20]	; 0xffffffec
   1471c:	add	r3, r2, r3
   14720:	mov	r2, #92	; 0x5c
   14724:	strb	r2, [r3]
   14728:	ldr	r3, [fp, #-20]	; 0xffffffec
   1472c:	add	r3, r3, #1
   14730:	str	r3, [fp, #-20]	; 0xffffffec
   14734:	ldr	r2, [fp, #-20]	; 0xffffffec
   14738:	ldr	r3, [fp, #-92]	; 0xffffffa4
   1473c:	cmp	r2, r3
   14740:	bcs	14758 <ftello64@plt+0x34a8>
   14744:	ldr	r2, [fp, #-88]	; 0xffffffa8
   14748:	ldr	r3, [fp, #-20]	; 0xffffffec
   1474c:	add	r3, r2, r3
   14750:	mov	r2, #39	; 0x27
   14754:	strb	r2, [r3]
   14758:	ldr	r3, [fp, #-20]	; 0xffffffec
   1475c:	add	r3, r3, #1
   14760:	str	r3, [fp, #-20]	; 0xffffffec
   14764:	mov	r3, #0
   14768:	strb	r3, [fp, #-35]	; 0xffffffdd
   1476c:	b	14d80 <ftello64@plt+0x3ad0>
   14770:	mov	r3, #1
   14774:	strb	r3, [fp, #-42]	; 0xffffffd6
   14778:	b	14d84 <ftello64@plt+0x3ad4>
   1477c:	ldrb	r3, [fp, #-57]	; 0xffffffc7
   14780:	cmp	r3, #0
   14784:	beq	147c4 <ftello64@plt+0x3514>
   14788:	mov	r3, #1
   1478c:	str	r3, [fp, #-48]	; 0xffffffd0
   14790:	bl	11160 <__ctype_b_loc@plt>
   14794:	mov	r3, r0
   14798:	ldr	r2, [r3]
   1479c:	ldrb	r3, [fp, #-38]	; 0xffffffda
   147a0:	lsl	r3, r3, #1
   147a4:	add	r3, r2, r3
   147a8:	ldrh	r3, [r3]
   147ac:	and	r3, r3, #16384	; 0x4000
   147b0:	cmp	r3, #0
   147b4:	movne	r3, #1
   147b8:	moveq	r3, #0
   147bc:	strb	r3, [fp, #-49]	; 0xffffffcf
   147c0:	b	14a10 <ftello64@plt+0x3760>
   147c4:	sub	r3, fp, #76	; 0x4c
   147c8:	mov	r2, #8
   147cc:	mov	r1, #0
   147d0:	mov	r0, r3
   147d4:	bl	111cc <memset@plt>
   147d8:	mov	r3, #0
   147dc:	str	r3, [fp, #-48]	; 0xffffffd0
   147e0:	mov	r3, #1
   147e4:	strb	r3, [fp, #-49]	; 0xffffffcf
   147e8:	ldr	r3, [fp, #-100]	; 0xffffff9c
   147ec:	cmn	r3, #1
   147f0:	bne	14800 <ftello64@plt+0x3550>
   147f4:	ldr	r0, [fp, #-96]	; 0xffffffa0
   147f8:	bl	11184 <strlen@plt>
   147fc:	str	r0, [fp, #-100]	; 0xffffff9c
   14800:	ldr	r2, [fp, #-16]
   14804:	ldr	r3, [fp, #-48]	; 0xffffffd0
   14808:	add	r3, r2, r3
   1480c:	ldr	r2, [fp, #-96]	; 0xffffffa0
   14810:	add	r1, r2, r3
   14814:	ldr	r2, [fp, #-16]
   14818:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1481c:	add	r3, r2, r3
   14820:	ldr	r2, [fp, #-100]	; 0xffffff9c
   14824:	sub	r2, r2, r3
   14828:	sub	r3, fp, #76	; 0x4c
   1482c:	sub	r0, fp, #80	; 0x50
   14830:	bl	1c148 <ftello64@plt+0xae98>
   14834:	str	r0, [fp, #-64]	; 0xffffffc0
   14838:	ldr	r3, [fp, #-64]	; 0xffffffc0
   1483c:	cmp	r3, #0
   14840:	beq	14a04 <ftello64@plt+0x3754>
   14844:	ldr	r3, [fp, #-64]	; 0xffffffc0
   14848:	cmn	r3, #1
   1484c:	bne	1485c <ftello64@plt+0x35ac>
   14850:	mov	r3, #0
   14854:	strb	r3, [fp, #-49]	; 0xffffffcf
   14858:	b	14a10 <ftello64@plt+0x3760>
   1485c:	ldr	r3, [fp, #-64]	; 0xffffffc0
   14860:	cmn	r3, #2
   14864:	bne	148bc <ftello64@plt+0x360c>
   14868:	mov	r3, #0
   1486c:	strb	r3, [fp, #-49]	; 0xffffffcf
   14870:	b	14880 <ftello64@plt+0x35d0>
   14874:	ldr	r3, [fp, #-48]	; 0xffffffd0
   14878:	add	r3, r3, #1
   1487c:	str	r3, [fp, #-48]	; 0xffffffd0
   14880:	ldr	r2, [fp, #-16]
   14884:	ldr	r3, [fp, #-48]	; 0xffffffd0
   14888:	add	r2, r2, r3
   1488c:	ldr	r3, [fp, #-100]	; 0xffffff9c
   14890:	cmp	r2, r3
   14894:	bcs	14a0c <ftello64@plt+0x375c>
   14898:	ldr	r2, [fp, #-16]
   1489c:	ldr	r3, [fp, #-48]	; 0xffffffd0
   148a0:	add	r3, r2, r3
   148a4:	ldr	r2, [fp, #-96]	; 0xffffffa0
   148a8:	add	r3, r2, r3
   148ac:	ldrb	r3, [r3]
   148b0:	cmp	r3, #0
   148b4:	bne	14874 <ftello64@plt+0x35c4>
   148b8:	b	14a0c <ftello64@plt+0x375c>
   148bc:	ldrb	r3, [fp, #-34]	; 0xffffffde
   148c0:	cmp	r3, #0
   148c4:	beq	149b8 <ftello64@plt+0x3708>
   148c8:	ldr	r3, [fp, #4]
   148cc:	cmp	r3, #2
   148d0:	bne	149b8 <ftello64@plt+0x3708>
   148d4:	mov	r3, #1
   148d8:	str	r3, [fp, #-56]	; 0xffffffc8
   148dc:	b	149a8 <ftello64@plt+0x36f8>
   148e0:	ldr	r2, [fp, #-16]
   148e4:	ldr	r3, [fp, #-48]	; 0xffffffd0
   148e8:	add	r2, r2, r3
   148ec:	ldr	r3, [fp, #-56]	; 0xffffffc8
   148f0:	add	r3, r2, r3
   148f4:	ldr	r2, [fp, #-96]	; 0xffffffa0
   148f8:	add	r3, r2, r3
   148fc:	ldrb	r3, [r3]
   14900:	sub	r3, r3, #91	; 0x5b
   14904:	cmp	r3, #33	; 0x21
   14908:	ldrls	pc, [pc, r3, lsl #2]
   1490c:	b	14998 <ftello64@plt+0x36e8>
   14910:	andeq	r5, r1, r4, ror #3
   14914:	andeq	r5, r1, r4, ror #3
   14918:	muleq	r1, r8, r9
   1491c:	andeq	r5, r1, r4, ror #3
   14920:	muleq	r1, r8, r9
   14924:	andeq	r5, r1, r4, ror #3
   14928:	muleq	r1, r8, r9
   1492c:	muleq	r1, r8, r9
   14930:	muleq	r1, r8, r9
   14934:	muleq	r1, r8, r9
   14938:	muleq	r1, r8, r9
   1493c:	muleq	r1, r8, r9
   14940:	muleq	r1, r8, r9
   14944:	muleq	r1, r8, r9
   14948:	muleq	r1, r8, r9
   1494c:	muleq	r1, r8, r9
   14950:	muleq	r1, r8, r9
   14954:	muleq	r1, r8, r9
   14958:	muleq	r1, r8, r9
   1495c:	muleq	r1, r8, r9
   14960:	muleq	r1, r8, r9
   14964:	muleq	r1, r8, r9
   14968:	muleq	r1, r8, r9
   1496c:	muleq	r1, r8, r9
   14970:	muleq	r1, r8, r9
   14974:	muleq	r1, r8, r9
   14978:	muleq	r1, r8, r9
   1497c:	muleq	r1, r8, r9
   14980:	muleq	r1, r8, r9
   14984:	muleq	r1, r8, r9
   14988:	muleq	r1, r8, r9
   1498c:	muleq	r1, r8, r9
   14990:	muleq	r1, r8, r9
   14994:	andeq	r5, r1, r4, ror #3
   14998:	nop			; (mov r0, r0)
   1499c:	ldr	r3, [fp, #-56]	; 0xffffffc8
   149a0:	add	r3, r3, #1
   149a4:	str	r3, [fp, #-56]	; 0xffffffc8
   149a8:	ldr	r2, [fp, #-56]	; 0xffffffc8
   149ac:	ldr	r3, [fp, #-64]	; 0xffffffc0
   149b0:	cmp	r2, r3
   149b4:	bcc	148e0 <ftello64@plt+0x3630>
   149b8:	ldr	r3, [fp, #-80]	; 0xffffffb0
   149bc:	mov	r0, r3
   149c0:	bl	11094 <iswprint@plt>
   149c4:	mov	r3, r0
   149c8:	cmp	r3, #0
   149cc:	bne	149d8 <ftello64@plt+0x3728>
   149d0:	mov	r3, #0
   149d4:	strb	r3, [fp, #-49]	; 0xffffffcf
   149d8:	ldr	r2, [fp, #-48]	; 0xffffffd0
   149dc:	ldr	r3, [fp, #-64]	; 0xffffffc0
   149e0:	add	r3, r2, r3
   149e4:	str	r3, [fp, #-48]	; 0xffffffd0
   149e8:	sub	r3, fp, #76	; 0x4c
   149ec:	mov	r0, r3
   149f0:	bl	1101c <mbsinit@plt>
   149f4:	mov	r3, r0
   149f8:	cmp	r3, #0
   149fc:	beq	14800 <ftello64@plt+0x3550>
   14a00:	b	14a10 <ftello64@plt+0x3760>
   14a04:	nop			; (mov r0, r0)
   14a08:	b	14a10 <ftello64@plt+0x3760>
   14a0c:	nop			; (mov r0, r0)
   14a10:	ldrb	r3, [fp, #-49]	; 0xffffffcf
   14a14:	strb	r3, [fp, #-42]	; 0xffffffd6
   14a18:	ldr	r3, [fp, #-48]	; 0xffffffd0
   14a1c:	cmp	r3, #1
   14a20:	bhi	14a44 <ftello64@plt+0x3794>
   14a24:	ldrb	r3, [fp, #-33]	; 0xffffffdf
   14a28:	cmp	r3, #0
   14a2c:	beq	14d84 <ftello64@plt+0x3ad4>
   14a30:	ldrb	r3, [fp, #-49]	; 0xffffffcf
   14a34:	eor	r3, r3, #1
   14a38:	uxtb	r3, r3
   14a3c:	cmp	r3, #0
   14a40:	beq	14d84 <ftello64@plt+0x3ad4>
   14a44:	ldr	r2, [fp, #-16]
   14a48:	ldr	r3, [fp, #-48]	; 0xffffffd0
   14a4c:	add	r3, r2, r3
   14a50:	str	r3, [fp, #-68]	; 0xffffffbc
   14a54:	ldrb	r3, [fp, #-33]	; 0xffffffdf
   14a58:	cmp	r3, #0
   14a5c:	beq	14c1c <ftello64@plt+0x396c>
   14a60:	ldrb	r3, [fp, #-49]	; 0xffffffcf
   14a64:	eor	r3, r3, #1
   14a68:	uxtb	r3, r3
   14a6c:	cmp	r3, #0
   14a70:	beq	14c1c <ftello64@plt+0x396c>
   14a74:	ldrb	r3, [fp, #-34]	; 0xffffffde
   14a78:	cmp	r3, #0
   14a7c:	bne	151ec <ftello64@plt+0x3f3c>
   14a80:	mov	r3, #1
   14a84:	strb	r3, [fp, #-41]	; 0xffffffd7
   14a88:	ldr	r3, [fp, #4]
   14a8c:	cmp	r3, #2
   14a90:	bne	14b40 <ftello64@plt+0x3890>
   14a94:	ldrb	r3, [fp, #-35]	; 0xffffffdd
   14a98:	eor	r3, r3, #1
   14a9c:	uxtb	r3, r3
   14aa0:	cmp	r3, #0
   14aa4:	beq	14b40 <ftello64@plt+0x3890>
   14aa8:	ldr	r2, [fp, #-20]	; 0xffffffec
   14aac:	ldr	r3, [fp, #-92]	; 0xffffffa4
   14ab0:	cmp	r2, r3
   14ab4:	bcs	14acc <ftello64@plt+0x381c>
   14ab8:	ldr	r2, [fp, #-88]	; 0xffffffa8
   14abc:	ldr	r3, [fp, #-20]	; 0xffffffec
   14ac0:	add	r3, r2, r3
   14ac4:	mov	r2, #39	; 0x27
   14ac8:	strb	r2, [r3]
   14acc:	ldr	r3, [fp, #-20]	; 0xffffffec
   14ad0:	add	r3, r3, #1
   14ad4:	str	r3, [fp, #-20]	; 0xffffffec
   14ad8:	ldr	r2, [fp, #-20]	; 0xffffffec
   14adc:	ldr	r3, [fp, #-92]	; 0xffffffa4
   14ae0:	cmp	r2, r3
   14ae4:	bcs	14afc <ftello64@plt+0x384c>
   14ae8:	ldr	r2, [fp, #-88]	; 0xffffffa8
   14aec:	ldr	r3, [fp, #-20]	; 0xffffffec
   14af0:	add	r3, r2, r3
   14af4:	mov	r2, #36	; 0x24
   14af8:	strb	r2, [r3]
   14afc:	ldr	r3, [fp, #-20]	; 0xffffffec
   14b00:	add	r3, r3, #1
   14b04:	str	r3, [fp, #-20]	; 0xffffffec
   14b08:	ldr	r2, [fp, #-20]	; 0xffffffec
   14b0c:	ldr	r3, [fp, #-92]	; 0xffffffa4
   14b10:	cmp	r2, r3
   14b14:	bcs	14b2c <ftello64@plt+0x387c>
   14b18:	ldr	r2, [fp, #-88]	; 0xffffffa8
   14b1c:	ldr	r3, [fp, #-20]	; 0xffffffec
   14b20:	add	r3, r2, r3
   14b24:	mov	r2, #39	; 0x27
   14b28:	strb	r2, [r3]
   14b2c:	ldr	r3, [fp, #-20]	; 0xffffffec
   14b30:	add	r3, r3, #1
   14b34:	str	r3, [fp, #-20]	; 0xffffffec
   14b38:	mov	r3, #1
   14b3c:	strb	r3, [fp, #-35]	; 0xffffffdd
   14b40:	ldr	r2, [fp, #-20]	; 0xffffffec
   14b44:	ldr	r3, [fp, #-92]	; 0xffffffa4
   14b48:	cmp	r2, r3
   14b4c:	bcs	14b64 <ftello64@plt+0x38b4>
   14b50:	ldr	r2, [fp, #-88]	; 0xffffffa8
   14b54:	ldr	r3, [fp, #-20]	; 0xffffffec
   14b58:	add	r3, r2, r3
   14b5c:	mov	r2, #92	; 0x5c
   14b60:	strb	r2, [r3]
   14b64:	ldr	r3, [fp, #-20]	; 0xffffffec
   14b68:	add	r3, r3, #1
   14b6c:	str	r3, [fp, #-20]	; 0xffffffec
   14b70:	ldr	r2, [fp, #-20]	; 0xffffffec
   14b74:	ldr	r3, [fp, #-92]	; 0xffffffa4
   14b78:	cmp	r2, r3
   14b7c:	bcs	14ba4 <ftello64@plt+0x38f4>
   14b80:	ldr	r2, [fp, #-88]	; 0xffffffa8
   14b84:	ldr	r3, [fp, #-20]	; 0xffffffec
   14b88:	add	r3, r2, r3
   14b8c:	ldrb	r2, [fp, #-38]	; 0xffffffda
   14b90:	lsr	r2, r2, #6
   14b94:	uxtb	r2, r2
   14b98:	add	r2, r2, #48	; 0x30
   14b9c:	uxtb	r2, r2
   14ba0:	strb	r2, [r3]
   14ba4:	ldr	r3, [fp, #-20]	; 0xffffffec
   14ba8:	add	r3, r3, #1
   14bac:	str	r3, [fp, #-20]	; 0xffffffec
   14bb0:	ldr	r2, [fp, #-20]	; 0xffffffec
   14bb4:	ldr	r3, [fp, #-92]	; 0xffffffa4
   14bb8:	cmp	r2, r3
   14bbc:	bcs	14bec <ftello64@plt+0x393c>
   14bc0:	ldr	r2, [fp, #-88]	; 0xffffffa8
   14bc4:	ldr	r3, [fp, #-20]	; 0xffffffec
   14bc8:	add	r3, r2, r3
   14bcc:	ldrb	r2, [fp, #-38]	; 0xffffffda
   14bd0:	lsr	r2, r2, #3
   14bd4:	uxtb	r2, r2
   14bd8:	and	r2, r2, #7
   14bdc:	uxtb	r2, r2
   14be0:	add	r2, r2, #48	; 0x30
   14be4:	uxtb	r2, r2
   14be8:	strb	r2, [r3]
   14bec:	ldr	r3, [fp, #-20]	; 0xffffffec
   14bf0:	add	r3, r3, #1
   14bf4:	str	r3, [fp, #-20]	; 0xffffffec
   14bf8:	ldrb	r3, [fp, #-38]	; 0xffffffda
   14bfc:	and	r3, r3, #7
   14c00:	uxtb	r3, r3
   14c04:	add	r3, r3, #48	; 0x30
   14c08:	strb	r3, [fp, #-38]	; 0xffffffda
   14c0c:	b	14c60 <ftello64@plt+0x39b0>
   14c10:	muleq	r1, ip, pc	; <UNPREDICTABLE>
   14c14:	andeq	sp, r1, r4, lsr #31
   14c18:	andeq	sp, r1, r0, lsr #31
   14c1c:	ldrb	r3, [fp, #-40]	; 0xffffffd8
   14c20:	cmp	r3, #0
   14c24:	beq	14c60 <ftello64@plt+0x39b0>
   14c28:	ldr	r2, [fp, #-20]	; 0xffffffec
   14c2c:	ldr	r3, [fp, #-92]	; 0xffffffa4
   14c30:	cmp	r2, r3
   14c34:	bcs	14c4c <ftello64@plt+0x399c>
   14c38:	ldr	r2, [fp, #-88]	; 0xffffffa8
   14c3c:	ldr	r3, [fp, #-20]	; 0xffffffec
   14c40:	add	r3, r2, r3
   14c44:	mov	r2, #92	; 0x5c
   14c48:	strb	r2, [r3]
   14c4c:	ldr	r3, [fp, #-20]	; 0xffffffec
   14c50:	add	r3, r3, #1
   14c54:	str	r3, [fp, #-20]	; 0xffffffec
   14c58:	mov	r3, #0
   14c5c:	strb	r3, [fp, #-40]	; 0xffffffd8
   14c60:	ldr	r3, [fp, #-16]
   14c64:	add	r2, r3, #1
   14c68:	ldr	r3, [fp, #-68]	; 0xffffffbc
   14c6c:	cmp	r2, r3
   14c70:	bcs	14d50 <ftello64@plt+0x3aa0>
   14c74:	ldrb	r3, [fp, #-35]	; 0xffffffdd
   14c78:	cmp	r3, #0
   14c7c:	beq	14cfc <ftello64@plt+0x3a4c>
   14c80:	ldrb	r3, [fp, #-41]	; 0xffffffd7
   14c84:	eor	r3, r3, #1
   14c88:	uxtb	r3, r3
   14c8c:	cmp	r3, #0
   14c90:	beq	14cfc <ftello64@plt+0x3a4c>
   14c94:	ldr	r2, [fp, #-20]	; 0xffffffec
   14c98:	ldr	r3, [fp, #-92]	; 0xffffffa4
   14c9c:	cmp	r2, r3
   14ca0:	bcs	14cb8 <ftello64@plt+0x3a08>
   14ca4:	ldr	r2, [fp, #-88]	; 0xffffffa8
   14ca8:	ldr	r3, [fp, #-20]	; 0xffffffec
   14cac:	add	r3, r2, r3
   14cb0:	mov	r2, #39	; 0x27
   14cb4:	strb	r2, [r3]
   14cb8:	ldr	r3, [fp, #-20]	; 0xffffffec
   14cbc:	add	r3, r3, #1
   14cc0:	str	r3, [fp, #-20]	; 0xffffffec
   14cc4:	ldr	r2, [fp, #-20]	; 0xffffffec
   14cc8:	ldr	r3, [fp, #-92]	; 0xffffffa4
   14ccc:	cmp	r2, r3
   14cd0:	bcs	14ce8 <ftello64@plt+0x3a38>
   14cd4:	ldr	r2, [fp, #-88]	; 0xffffffa8
   14cd8:	ldr	r3, [fp, #-20]	; 0xffffffec
   14cdc:	add	r3, r2, r3
   14ce0:	mov	r2, #39	; 0x27
   14ce4:	strb	r2, [r3]
   14ce8:	ldr	r3, [fp, #-20]	; 0xffffffec
   14cec:	add	r3, r3, #1
   14cf0:	str	r3, [fp, #-20]	; 0xffffffec
   14cf4:	mov	r3, #0
   14cf8:	strb	r3, [fp, #-35]	; 0xffffffdd
   14cfc:	ldr	r2, [fp, #-20]	; 0xffffffec
   14d00:	ldr	r3, [fp, #-92]	; 0xffffffa4
   14d04:	cmp	r2, r3
   14d08:	bcs	14d20 <ftello64@plt+0x3a70>
   14d0c:	ldr	r2, [fp, #-88]	; 0xffffffa8
   14d10:	ldr	r3, [fp, #-20]	; 0xffffffec
   14d14:	add	r3, r2, r3
   14d18:	ldrb	r2, [fp, #-38]	; 0xffffffda
   14d1c:	strb	r2, [r3]
   14d20:	ldr	r3, [fp, #-20]	; 0xffffffec
   14d24:	add	r3, r3, #1
   14d28:	str	r3, [fp, #-20]	; 0xffffffec
   14d2c:	ldr	r3, [fp, #-16]
   14d30:	add	r3, r3, #1
   14d34:	str	r3, [fp, #-16]
   14d38:	ldr	r2, [fp, #-96]	; 0xffffffa0
   14d3c:	ldr	r3, [fp, #-16]
   14d40:	add	r3, r2, r3
   14d44:	ldrb	r3, [r3]
   14d48:	strb	r3, [fp, #-38]	; 0xffffffda
   14d4c:	b	14a54 <ftello64@plt+0x37a4>
   14d50:	nop			; (mov r0, r0)
   14d54:	b	14f20 <ftello64@plt+0x3c70>
   14d58:	nop			; (mov r0, r0)
   14d5c:	b	14d84 <ftello64@plt+0x3ad4>
   14d60:	nop			; (mov r0, r0)
   14d64:	b	14d84 <ftello64@plt+0x3ad4>
   14d68:	nop			; (mov r0, r0)
   14d6c:	b	14d84 <ftello64@plt+0x3ad4>
   14d70:	nop			; (mov r0, r0)
   14d74:	b	14d84 <ftello64@plt+0x3ad4>
   14d78:	nop			; (mov r0, r0)
   14d7c:	b	14d84 <ftello64@plt+0x3ad4>
   14d80:	nop			; (mov r0, r0)
   14d84:	ldrb	r3, [fp, #-33]	; 0xffffffdf
   14d88:	eor	r3, r3, #1
   14d8c:	uxtb	r3, r3
   14d90:	cmp	r3, #0
   14d94:	bne	14da4 <ftello64@plt+0x3af4>
   14d98:	ldr	r3, [fp, #4]
   14d9c:	cmp	r3, #2
   14da0:	bne	14db8 <ftello64@plt+0x3b08>
   14da4:	ldrb	r3, [fp, #-34]	; 0xffffffde
   14da8:	eor	r3, r3, #1
   14dac:	uxtb	r3, r3
   14db0:	cmp	r3, #0
   14db4:	bne	14df8 <ftello64@plt+0x3b48>
   14db8:	ldr	r3, [fp, #12]
   14dbc:	cmp	r3, #0
   14dc0:	beq	14df8 <ftello64@plt+0x3b48>
   14dc4:	ldrb	r3, [fp, #-38]	; 0xffffffda
   14dc8:	lsr	r3, r3, #5
   14dcc:	uxtb	r3, r3
   14dd0:	lsl	r3, r3, #2
   14dd4:	ldr	r2, [fp, #12]
   14dd8:	add	r3, r2, r3
   14ddc:	ldr	r2, [r3]
   14de0:	ldrb	r3, [fp, #-38]	; 0xffffffda
   14de4:	and	r3, r3, #31
   14de8:	lsr	r3, r2, r3
   14dec:	and	r3, r3, #1
   14df0:	cmp	r3, #0
   14df4:	bne	14e0c <ftello64@plt+0x3b5c>
   14df8:	ldrb	r3, [fp, #-40]	; 0xffffffd8
   14dfc:	eor	r3, r3, #1
   14e00:	uxtb	r3, r3
   14e04:	cmp	r3, #0
   14e08:	bne	14f1c <ftello64@plt+0x3c6c>
   14e0c:	ldrb	r3, [fp, #-34]	; 0xffffffde
   14e10:	cmp	r3, #0
   14e14:	bne	151f4 <ftello64@plt+0x3f44>
   14e18:	mov	r3, #1
   14e1c:	strb	r3, [fp, #-41]	; 0xffffffd7
   14e20:	ldr	r3, [fp, #4]
   14e24:	cmp	r3, #2
   14e28:	bne	14ed8 <ftello64@plt+0x3c28>
   14e2c:	ldrb	r3, [fp, #-35]	; 0xffffffdd
   14e30:	eor	r3, r3, #1
   14e34:	uxtb	r3, r3
   14e38:	cmp	r3, #0
   14e3c:	beq	14ed8 <ftello64@plt+0x3c28>
   14e40:	ldr	r2, [fp, #-20]	; 0xffffffec
   14e44:	ldr	r3, [fp, #-92]	; 0xffffffa4
   14e48:	cmp	r2, r3
   14e4c:	bcs	14e64 <ftello64@plt+0x3bb4>
   14e50:	ldr	r2, [fp, #-88]	; 0xffffffa8
   14e54:	ldr	r3, [fp, #-20]	; 0xffffffec
   14e58:	add	r3, r2, r3
   14e5c:	mov	r2, #39	; 0x27
   14e60:	strb	r2, [r3]
   14e64:	ldr	r3, [fp, #-20]	; 0xffffffec
   14e68:	add	r3, r3, #1
   14e6c:	str	r3, [fp, #-20]	; 0xffffffec
   14e70:	ldr	r2, [fp, #-20]	; 0xffffffec
   14e74:	ldr	r3, [fp, #-92]	; 0xffffffa4
   14e78:	cmp	r2, r3
   14e7c:	bcs	14e94 <ftello64@plt+0x3be4>
   14e80:	ldr	r2, [fp, #-88]	; 0xffffffa8
   14e84:	ldr	r3, [fp, #-20]	; 0xffffffec
   14e88:	add	r3, r2, r3
   14e8c:	mov	r2, #36	; 0x24
   14e90:	strb	r2, [r3]
   14e94:	ldr	r3, [fp, #-20]	; 0xffffffec
   14e98:	add	r3, r3, #1
   14e9c:	str	r3, [fp, #-20]	; 0xffffffec
   14ea0:	ldr	r2, [fp, #-20]	; 0xffffffec
   14ea4:	ldr	r3, [fp, #-92]	; 0xffffffa4
   14ea8:	cmp	r2, r3
   14eac:	bcs	14ec4 <ftello64@plt+0x3c14>
   14eb0:	ldr	r2, [fp, #-88]	; 0xffffffa8
   14eb4:	ldr	r3, [fp, #-20]	; 0xffffffec
   14eb8:	add	r3, r2, r3
   14ebc:	mov	r2, #39	; 0x27
   14ec0:	strb	r2, [r3]
   14ec4:	ldr	r3, [fp, #-20]	; 0xffffffec
   14ec8:	add	r3, r3, #1
   14ecc:	str	r3, [fp, #-20]	; 0xffffffec
   14ed0:	mov	r3, #1
   14ed4:	strb	r3, [fp, #-35]	; 0xffffffdd
   14ed8:	ldr	r2, [fp, #-20]	; 0xffffffec
   14edc:	ldr	r3, [fp, #-92]	; 0xffffffa4
   14ee0:	cmp	r2, r3
   14ee4:	bcs	14efc <ftello64@plt+0x3c4c>
   14ee8:	ldr	r2, [fp, #-88]	; 0xffffffa8
   14eec:	ldr	r3, [fp, #-20]	; 0xffffffec
   14ef0:	add	r3, r2, r3
   14ef4:	mov	r2, #92	; 0x5c
   14ef8:	strb	r2, [r3]
   14efc:	ldr	r3, [fp, #-20]	; 0xffffffec
   14f00:	add	r3, r3, #1
   14f04:	str	r3, [fp, #-20]	; 0xffffffec
   14f08:	b	14f20 <ftello64@plt+0x3c70>
   14f0c:	nop			; (mov r0, r0)
   14f10:	b	14f20 <ftello64@plt+0x3c70>
   14f14:	nop			; (mov r0, r0)
   14f18:	b	14f20 <ftello64@plt+0x3c70>
   14f1c:	nop			; (mov r0, r0)
   14f20:	ldrb	r3, [fp, #-35]	; 0xffffffdd
   14f24:	cmp	r3, #0
   14f28:	beq	14fa8 <ftello64@plt+0x3cf8>
   14f2c:	ldrb	r3, [fp, #-41]	; 0xffffffd7
   14f30:	eor	r3, r3, #1
   14f34:	uxtb	r3, r3
   14f38:	cmp	r3, #0
   14f3c:	beq	14fa8 <ftello64@plt+0x3cf8>
   14f40:	ldr	r2, [fp, #-20]	; 0xffffffec
   14f44:	ldr	r3, [fp, #-92]	; 0xffffffa4
   14f48:	cmp	r2, r3
   14f4c:	bcs	14f64 <ftello64@plt+0x3cb4>
   14f50:	ldr	r2, [fp, #-88]	; 0xffffffa8
   14f54:	ldr	r3, [fp, #-20]	; 0xffffffec
   14f58:	add	r3, r2, r3
   14f5c:	mov	r2, #39	; 0x27
   14f60:	strb	r2, [r3]
   14f64:	ldr	r3, [fp, #-20]	; 0xffffffec
   14f68:	add	r3, r3, #1
   14f6c:	str	r3, [fp, #-20]	; 0xffffffec
   14f70:	ldr	r2, [fp, #-20]	; 0xffffffec
   14f74:	ldr	r3, [fp, #-92]	; 0xffffffa4
   14f78:	cmp	r2, r3
   14f7c:	bcs	14f94 <ftello64@plt+0x3ce4>
   14f80:	ldr	r2, [fp, #-88]	; 0xffffffa8
   14f84:	ldr	r3, [fp, #-20]	; 0xffffffec
   14f88:	add	r3, r2, r3
   14f8c:	mov	r2, #39	; 0x27
   14f90:	strb	r2, [r3]
   14f94:	ldr	r3, [fp, #-20]	; 0xffffffec
   14f98:	add	r3, r3, #1
   14f9c:	str	r3, [fp, #-20]	; 0xffffffec
   14fa0:	mov	r3, #0
   14fa4:	strb	r3, [fp, #-35]	; 0xffffffdd
   14fa8:	ldr	r2, [fp, #-20]	; 0xffffffec
   14fac:	ldr	r3, [fp, #-92]	; 0xffffffa4
   14fb0:	cmp	r2, r3
   14fb4:	bcs	14fcc <ftello64@plt+0x3d1c>
   14fb8:	ldr	r2, [fp, #-88]	; 0xffffffa8
   14fbc:	ldr	r3, [fp, #-20]	; 0xffffffec
   14fc0:	add	r3, r2, r3
   14fc4:	ldrb	r2, [fp, #-38]	; 0xffffffda
   14fc8:	strb	r2, [r3]
   14fcc:	ldr	r3, [fp, #-20]	; 0xffffffec
   14fd0:	add	r3, r3, #1
   14fd4:	str	r3, [fp, #-20]	; 0xffffffec
   14fd8:	ldrb	r3, [fp, #-42]	; 0xffffffd6
   14fdc:	eor	r3, r3, #1
   14fe0:	uxtb	r3, r3
   14fe4:	cmp	r3, #0
   14fe8:	beq	14ff4 <ftello64@plt+0x3d44>
   14fec:	mov	r3, #0
   14ff0:	strb	r3, [fp, #-37]	; 0xffffffdb
   14ff4:	ldr	r3, [fp, #-16]
   14ff8:	add	r3, r3, #1
   14ffc:	str	r3, [fp, #-16]
   15000:	ldr	r3, [fp, #-100]	; 0xffffff9c
   15004:	cmn	r3, #1
   15008:	bne	15030 <ftello64@plt+0x3d80>
   1500c:	ldr	r2, [fp, #-96]	; 0xffffffa0
   15010:	ldr	r3, [fp, #-16]
   15014:	add	r3, r2, r3
   15018:	ldrb	r3, [r3]
   1501c:	cmp	r3, #0
   15020:	movne	r3, #1
   15024:	moveq	r3, #0
   15028:	uxtb	r3, r3
   1502c:	b	15048 <ftello64@plt+0x3d98>
   15030:	ldr	r2, [fp, #-16]
   15034:	ldr	r3, [fp, #-100]	; 0xffffff9c
   15038:	cmp	r2, r3
   1503c:	movne	r3, #1
   15040:	moveq	r3, #0
   15044:	uxtb	r3, r3
   15048:	cmp	r3, #0
   1504c:	bne	13e74 <ftello64@plt+0x2bc4>
   15050:	ldr	r3, [fp, #-20]	; 0xffffffec
   15054:	cmp	r3, #0
   15058:	bne	15074 <ftello64@plt+0x3dc4>
   1505c:	ldr	r3, [fp, #4]
   15060:	cmp	r3, #2
   15064:	bne	15074 <ftello64@plt+0x3dc4>
   15068:	ldrb	r3, [fp, #-34]	; 0xffffffde
   1506c:	cmp	r3, #0
   15070:	bne	151fc <ftello64@plt+0x3f4c>
   15074:	ldr	r3, [fp, #4]
   15078:	cmp	r3, #2
   1507c:	bne	1511c <ftello64@plt+0x3e6c>
   15080:	ldrb	r3, [fp, #-34]	; 0xffffffde
   15084:	eor	r3, r3, #1
   15088:	uxtb	r3, r3
   1508c:	cmp	r3, #0
   15090:	beq	1511c <ftello64@plt+0x3e6c>
   15094:	ldrb	r3, [fp, #-36]	; 0xffffffdc
   15098:	cmp	r3, #0
   1509c:	beq	1511c <ftello64@plt+0x3e6c>
   150a0:	ldrb	r3, [fp, #-37]	; 0xffffffdb
   150a4:	cmp	r3, #0
   150a8:	beq	150f0 <ftello64@plt+0x3e40>
   150ac:	ldr	r3, [fp, #20]
   150b0:	str	r3, [sp, #16]
   150b4:	ldr	r3, [fp, #16]
   150b8:	str	r3, [sp, #12]
   150bc:	ldr	r3, [fp, #12]
   150c0:	str	r3, [sp, #8]
   150c4:	ldr	r3, [fp, #8]
   150c8:	str	r3, [sp, #4]
   150cc:	mov	r3, #5
   150d0:	str	r3, [sp]
   150d4:	ldr	r3, [fp, #-100]	; 0xffffff9c
   150d8:	ldr	r2, [fp, #-96]	; 0xffffffa0
   150dc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   150e0:	ldr	r0, [fp, #-88]	; 0xffffffa8
   150e4:	bl	13bc4 <ftello64@plt+0x2914>
   150e8:	mov	r3, r0
   150ec:	b	15264 <ftello64@plt+0x3fb4>
   150f0:	ldr	r3, [fp, #-92]	; 0xffffffa4
   150f4:	cmp	r3, #0
   150f8:	bne	1511c <ftello64@plt+0x3e6c>
   150fc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   15100:	cmp	r3, #0
   15104:	beq	1511c <ftello64@plt+0x3e6c>
   15108:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1510c:	str	r3, [fp, #-92]	; 0xffffffa4
   15110:	mov	r3, #0
   15114:	str	r3, [fp, #-20]	; 0xffffffec
   15118:	b	13c50 <ftello64@plt+0x29a0>
   1511c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   15120:	cmp	r3, #0
   15124:	beq	15190 <ftello64@plt+0x3ee0>
   15128:	ldrb	r3, [fp, #-34]	; 0xffffffde
   1512c:	eor	r3, r3, #1
   15130:	uxtb	r3, r3
   15134:	cmp	r3, #0
   15138:	beq	15190 <ftello64@plt+0x3ee0>
   1513c:	b	15180 <ftello64@plt+0x3ed0>
   15140:	ldr	r2, [fp, #-20]	; 0xffffffec
   15144:	ldr	r3, [fp, #-92]	; 0xffffffa4
   15148:	cmp	r2, r3
   1514c:	bcs	15168 <ftello64@plt+0x3eb8>
   15150:	ldr	r2, [fp, #-88]	; 0xffffffa8
   15154:	ldr	r3, [fp, #-20]	; 0xffffffec
   15158:	add	r3, r2, r3
   1515c:	ldr	r2, [fp, #-28]	; 0xffffffe4
   15160:	ldrb	r2, [r2]
   15164:	strb	r2, [r3]
   15168:	ldr	r3, [fp, #-20]	; 0xffffffec
   1516c:	add	r3, r3, #1
   15170:	str	r3, [fp, #-20]	; 0xffffffec
   15174:	ldr	r3, [fp, #-28]	; 0xffffffe4
   15178:	add	r3, r3, #1
   1517c:	str	r3, [fp, #-28]	; 0xffffffe4
   15180:	ldr	r3, [fp, #-28]	; 0xffffffe4
   15184:	ldrb	r3, [r3]
   15188:	cmp	r3, #0
   1518c:	bne	15140 <ftello64@plt+0x3e90>
   15190:	ldr	r2, [fp, #-20]	; 0xffffffec
   15194:	ldr	r3, [fp, #-92]	; 0xffffffa4
   15198:	cmp	r2, r3
   1519c:	bcs	151b4 <ftello64@plt+0x3f04>
   151a0:	ldr	r2, [fp, #-88]	; 0xffffffa8
   151a4:	ldr	r3, [fp, #-20]	; 0xffffffec
   151a8:	add	r3, r2, r3
   151ac:	mov	r2, #0
   151b0:	strb	r2, [r3]
   151b4:	ldr	r3, [fp, #-20]	; 0xffffffec
   151b8:	b	15264 <ftello64@plt+0x3fb4>
   151bc:	nop			; (mov r0, r0)
   151c0:	b	15200 <ftello64@plt+0x3f50>
   151c4:	nop			; (mov r0, r0)
   151c8:	b	15200 <ftello64@plt+0x3f50>
   151cc:	nop			; (mov r0, r0)
   151d0:	b	15200 <ftello64@plt+0x3f50>
   151d4:	nop			; (mov r0, r0)
   151d8:	b	15200 <ftello64@plt+0x3f50>
   151dc:	nop			; (mov r0, r0)
   151e0:	b	15200 <ftello64@plt+0x3f50>
   151e4:	nop			; (mov r0, r0)
   151e8:	b	15200 <ftello64@plt+0x3f50>
   151ec:	nop			; (mov r0, r0)
   151f0:	b	15200 <ftello64@plt+0x3f50>
   151f4:	nop			; (mov r0, r0)
   151f8:	b	15200 <ftello64@plt+0x3f50>
   151fc:	nop			; (mov r0, r0)
   15200:	ldr	r3, [fp, #4]
   15204:	cmp	r3, #2
   15208:	bne	15220 <ftello64@plt+0x3f70>
   1520c:	ldrb	r3, [fp, #-33]	; 0xffffffdf
   15210:	cmp	r3, #0
   15214:	beq	15220 <ftello64@plt+0x3f70>
   15218:	mov	r3, #4
   1521c:	str	r3, [fp, #4]
   15220:	ldr	r3, [fp, #8]
   15224:	bic	r3, r3, #2
   15228:	ldr	r2, [fp, #20]
   1522c:	str	r2, [sp, #16]
   15230:	ldr	r2, [fp, #16]
   15234:	str	r2, [sp, #12]
   15238:	mov	r2, #0
   1523c:	str	r2, [sp, #8]
   15240:	str	r3, [sp, #4]
   15244:	ldr	r3, [fp, #4]
   15248:	str	r3, [sp]
   1524c:	ldr	r3, [fp, #-100]	; 0xffffff9c
   15250:	ldr	r2, [fp, #-96]	; 0xffffffa0
   15254:	ldr	r1, [fp, #-92]	; 0xffffffa4
   15258:	ldr	r0, [fp, #-88]	; 0xffffffa8
   1525c:	bl	13bc4 <ftello64@plt+0x2914>
   15260:	mov	r3, r0
   15264:	mov	r0, r3
   15268:	sub	sp, fp, #8
   1526c:	pop	{r4, fp, pc}
   15270:	push	{fp, lr}
   15274:	add	fp, sp, #4
   15278:	sub	sp, sp, #56	; 0x38
   1527c:	str	r0, [fp, #-24]	; 0xffffffe8
   15280:	str	r1, [fp, #-28]	; 0xffffffe4
   15284:	str	r2, [fp, #-32]	; 0xffffffe0
   15288:	str	r3, [fp, #-36]	; 0xffffffdc
   1528c:	ldr	r3, [fp, #4]
   15290:	cmp	r3, #0
   15294:	beq	152a0 <ftello64@plt+0x3ff0>
   15298:	ldr	r3, [fp, #4]
   1529c:	b	152a4 <ftello64@plt+0x3ff4>
   152a0:	ldr	r3, [pc, #132]	; 1532c <ftello64@plt+0x407c>
   152a4:	str	r3, [fp, #-8]
   152a8:	bl	111a8 <__errno_location@plt>
   152ac:	mov	r3, r0
   152b0:	ldr	r3, [r3]
   152b4:	str	r3, [fp, #-12]
   152b8:	ldr	r3, [fp, #-8]
   152bc:	ldr	r3, [r3]
   152c0:	ldr	r2, [fp, #-8]
   152c4:	ldr	r2, [r2, #4]
   152c8:	ldr	r1, [fp, #-8]
   152cc:	add	r1, r1, #8
   152d0:	ldr	r0, [fp, #-8]
   152d4:	ldr	r0, [r0, #40]	; 0x28
   152d8:	ldr	ip, [fp, #-8]
   152dc:	ldr	ip, [ip, #44]	; 0x2c
   152e0:	str	ip, [sp, #16]
   152e4:	str	r0, [sp, #12]
   152e8:	str	r1, [sp, #8]
   152ec:	str	r2, [sp, #4]
   152f0:	str	r3, [sp]
   152f4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   152f8:	ldr	r2, [fp, #-32]	; 0xffffffe0
   152fc:	ldr	r1, [fp, #-28]	; 0xffffffe4
   15300:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15304:	bl	13bc4 <ftello64@plt+0x2914>
   15308:	str	r0, [fp, #-16]
   1530c:	bl	111a8 <__errno_location@plt>
   15310:	mov	r2, r0
   15314:	ldr	r3, [fp, #-12]
   15318:	str	r3, [r2]
   1531c:	ldr	r3, [fp, #-16]
   15320:	mov	r0, r3
   15324:	sub	sp, fp, #4
   15328:	pop	{fp, pc}
   1532c:	andeq	pc, r2, r4, lsr #3
   15330:	push	{fp, lr}
   15334:	add	fp, sp, #4
   15338:	sub	sp, sp, #16
   1533c:	str	r0, [fp, #-8]
   15340:	str	r1, [fp, #-12]
   15344:	str	r2, [fp, #-16]
   15348:	ldr	r3, [fp, #-16]
   1534c:	mov	r2, #0
   15350:	ldr	r1, [fp, #-12]
   15354:	ldr	r0, [fp, #-8]
   15358:	bl	1536c <ftello64@plt+0x40bc>
   1535c:	mov	r3, r0
   15360:	mov	r0, r3
   15364:	sub	sp, fp, #4
   15368:	pop	{fp, pc}
   1536c:	push	{fp, lr}
   15370:	add	fp, sp, #4
   15374:	sub	sp, sp, #64	; 0x40
   15378:	str	r0, [fp, #-32]	; 0xffffffe0
   1537c:	str	r1, [fp, #-36]	; 0xffffffdc
   15380:	str	r2, [fp, #-40]	; 0xffffffd8
   15384:	str	r3, [fp, #-44]	; 0xffffffd4
   15388:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1538c:	cmp	r3, #0
   15390:	beq	1539c <ftello64@plt+0x40ec>
   15394:	ldr	r3, [fp, #-44]	; 0xffffffd4
   15398:	b	153a0 <ftello64@plt+0x40f0>
   1539c:	ldr	r3, [pc, #292]	; 154c8 <ftello64@plt+0x4218>
   153a0:	str	r3, [fp, #-8]
   153a4:	bl	111a8 <__errno_location@plt>
   153a8:	mov	r3, r0
   153ac:	ldr	r3, [r3]
   153b0:	str	r3, [fp, #-12]
   153b4:	ldr	r3, [fp, #-8]
   153b8:	ldr	r3, [r3, #4]
   153bc:	ldr	r2, [fp, #-40]	; 0xffffffd8
   153c0:	cmp	r2, #0
   153c4:	moveq	r2, #1
   153c8:	movne	r2, #0
   153cc:	uxtb	r2, r2
   153d0:	orr	r3, r3, r2
   153d4:	str	r3, [fp, #-16]
   153d8:	ldr	r3, [fp, #-8]
   153dc:	ldr	r3, [r3]
   153e0:	ldr	r2, [fp, #-8]
   153e4:	add	r2, r2, #8
   153e8:	ldr	r1, [fp, #-8]
   153ec:	ldr	r1, [r1, #40]	; 0x28
   153f0:	ldr	r0, [fp, #-8]
   153f4:	ldr	r0, [r0, #44]	; 0x2c
   153f8:	str	r0, [sp, #16]
   153fc:	str	r1, [sp, #12]
   15400:	str	r2, [sp, #8]
   15404:	ldr	r2, [fp, #-16]
   15408:	str	r2, [sp, #4]
   1540c:	str	r3, [sp]
   15410:	ldr	r3, [fp, #-36]	; 0xffffffdc
   15414:	ldr	r2, [fp, #-32]	; 0xffffffe0
   15418:	mov	r1, #0
   1541c:	mov	r0, #0
   15420:	bl	13bc4 <ftello64@plt+0x2914>
   15424:	mov	r3, r0
   15428:	add	r3, r3, #1
   1542c:	str	r3, [fp, #-20]	; 0xffffffec
   15430:	ldr	r0, [fp, #-20]	; 0xffffffec
   15434:	bl	18974 <ftello64@plt+0x76c4>
   15438:	mov	r3, r0
   1543c:	str	r3, [fp, #-24]	; 0xffffffe8
   15440:	ldr	r3, [fp, #-8]
   15444:	ldr	r3, [r3]
   15448:	ldr	r2, [fp, #-8]
   1544c:	add	r2, r2, #8
   15450:	ldr	r1, [fp, #-8]
   15454:	ldr	r1, [r1, #40]	; 0x28
   15458:	ldr	r0, [fp, #-8]
   1545c:	ldr	r0, [r0, #44]	; 0x2c
   15460:	str	r0, [sp, #16]
   15464:	str	r1, [sp, #12]
   15468:	str	r2, [sp, #8]
   1546c:	ldr	r2, [fp, #-16]
   15470:	str	r2, [sp, #4]
   15474:	str	r3, [sp]
   15478:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1547c:	ldr	r2, [fp, #-32]	; 0xffffffe0
   15480:	ldr	r1, [fp, #-20]	; 0xffffffec
   15484:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15488:	bl	13bc4 <ftello64@plt+0x2914>
   1548c:	bl	111a8 <__errno_location@plt>
   15490:	mov	r2, r0
   15494:	ldr	r3, [fp, #-12]
   15498:	str	r3, [r2]
   1549c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   154a0:	cmp	r3, #0
   154a4:	beq	154b8 <ftello64@plt+0x4208>
   154a8:	ldr	r3, [fp, #-20]	; 0xffffffec
   154ac:	sub	r2, r3, #1
   154b0:	ldr	r3, [fp, #-40]	; 0xffffffd8
   154b4:	str	r2, [r3]
   154b8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   154bc:	mov	r0, r3
   154c0:	sub	sp, fp, #4
   154c4:	pop	{fp, pc}
   154c8:	andeq	pc, r2, r4, lsr #3
   154cc:	push	{fp, lr}
   154d0:	add	fp, sp, #4
   154d4:	sub	sp, sp, #8
   154d8:	ldr	r3, [pc, #196]	; 155a4 <ftello64@plt+0x42f4>
   154dc:	ldr	r3, [r3]
   154e0:	str	r3, [fp, #-12]
   154e4:	mov	r3, #1
   154e8:	str	r3, [fp, #-8]
   154ec:	b	15518 <ftello64@plt+0x4268>
   154f0:	ldr	r3, [fp, #-8]
   154f4:	lsl	r3, r3, #3
   154f8:	ldr	r2, [fp, #-12]
   154fc:	add	r3, r2, r3
   15500:	ldr	r3, [r3, #4]
   15504:	mov	r0, r3
   15508:	bl	1a3c4 <ftello64@plt+0x9114>
   1550c:	ldr	r3, [fp, #-8]
   15510:	add	r3, r3, #1
   15514:	str	r3, [fp, #-8]
   15518:	ldr	r3, [pc, #136]	; 155a8 <ftello64@plt+0x42f8>
   1551c:	ldr	r3, [r3]
   15520:	ldr	r2, [fp, #-8]
   15524:	cmp	r2, r3
   15528:	blt	154f0 <ftello64@plt+0x4240>
   1552c:	ldr	r3, [fp, #-12]
   15530:	ldr	r3, [r3, #4]
   15534:	ldr	r2, [pc, #112]	; 155ac <ftello64@plt+0x42fc>
   15538:	cmp	r3, r2
   1553c:	beq	15568 <ftello64@plt+0x42b8>
   15540:	ldr	r3, [fp, #-12]
   15544:	ldr	r3, [r3, #4]
   15548:	mov	r0, r3
   1554c:	bl	1a3c4 <ftello64@plt+0x9114>
   15550:	ldr	r3, [pc, #88]	; 155b0 <ftello64@plt+0x4300>
   15554:	mov	r2, #256	; 0x100
   15558:	str	r2, [r3]
   1555c:	ldr	r3, [pc, #76]	; 155b0 <ftello64@plt+0x4300>
   15560:	ldr	r2, [pc, #68]	; 155ac <ftello64@plt+0x42fc>
   15564:	str	r2, [r3, #4]
   15568:	ldr	r3, [fp, #-12]
   1556c:	ldr	r2, [pc, #60]	; 155b0 <ftello64@plt+0x4300>
   15570:	cmp	r3, r2
   15574:	beq	1558c <ftello64@plt+0x42dc>
   15578:	ldr	r0, [fp, #-12]
   1557c:	bl	1a3c4 <ftello64@plt+0x9114>
   15580:	ldr	r3, [pc, #28]	; 155a4 <ftello64@plt+0x42f4>
   15584:	ldr	r2, [pc, #36]	; 155b0 <ftello64@plt+0x4300>
   15588:	str	r2, [r3]
   1558c:	ldr	r3, [pc, #20]	; 155a8 <ftello64@plt+0x42f8>
   15590:	mov	r2, #1
   15594:	str	r2, [r3]
   15598:	nop			; (mov r0, r0)
   1559c:	sub	sp, fp, #4
   155a0:	pop	{fp, pc}
   155a4:	andeq	pc, r2, ip, lsr r1	; <UNPREDICTABLE>
   155a8:	andeq	pc, r2, r0, lsr r1	; <UNPREDICTABLE>
   155ac:	ldrdeq	pc, [r2], -r4
   155b0:	andeq	pc, r2, r4, lsr r1	; <UNPREDICTABLE>
   155b4:	push	{r4, fp, lr}
   155b8:	add	fp, sp, #8
   155bc:	sub	sp, sp, #84	; 0x54
   155c0:	str	r0, [fp, #-56]	; 0xffffffc8
   155c4:	str	r1, [fp, #-60]	; 0xffffffc4
   155c8:	str	r2, [fp, #-64]	; 0xffffffc0
   155cc:	str	r3, [fp, #-68]	; 0xffffffbc
   155d0:	bl	111a8 <__errno_location@plt>
   155d4:	mov	r3, r0
   155d8:	ldr	r3, [r3]
   155dc:	str	r3, [fp, #-24]	; 0xffffffe8
   155e0:	ldr	r3, [pc, #640]	; 15868 <ftello64@plt+0x45b8>
   155e4:	ldr	r3, [r3]
   155e8:	str	r3, [fp, #-16]
   155ec:	mvn	r3, #-2147483648	; 0x80000000
   155f0:	str	r3, [fp, #-28]	; 0xffffffe4
   155f4:	ldr	r3, [fp, #-56]	; 0xffffffc8
   155f8:	cmp	r3, #0
   155fc:	blt	15610 <ftello64@plt+0x4360>
   15600:	ldr	r2, [fp, #-56]	; 0xffffffc8
   15604:	ldr	r3, [fp, #-28]	; 0xffffffe4
   15608:	cmp	r2, r3
   1560c:	blt	15614 <ftello64@plt+0x4364>
   15610:	bl	11280 <abort@plt>
   15614:	ldr	r3, [pc, #592]	; 1586c <ftello64@plt+0x45bc>
   15618:	ldr	r2, [r3]
   1561c:	ldr	r3, [fp, #-56]	; 0xffffffc8
   15620:	cmp	r2, r3
   15624:	bgt	156f8 <ftello64@plt+0x4448>
   15628:	ldr	r3, [fp, #-16]
   1562c:	ldr	r2, [pc, #572]	; 15870 <ftello64@plt+0x45c0>
   15630:	cmp	r3, r2
   15634:	moveq	r3, #1
   15638:	movne	r3, #0
   1563c:	strb	r3, [fp, #-29]	; 0xffffffe3
   15640:	ldr	r3, [pc, #548]	; 1586c <ftello64@plt+0x45bc>
   15644:	ldr	r3, [r3]
   15648:	str	r3, [fp, #-48]	; 0xffffffd0
   1564c:	ldrb	r3, [fp, #-29]	; 0xffffffe3
   15650:	cmp	r3, #0
   15654:	beq	15660 <ftello64@plt+0x43b0>
   15658:	mov	r0, #0
   1565c:	b	15664 <ftello64@plt+0x43b4>
   15660:	ldr	r0, [fp, #-16]
   15664:	ldr	r3, [pc, #512]	; 1586c <ftello64@plt+0x45bc>
   15668:	ldr	r3, [r3]
   1566c:	ldr	r2, [fp, #-56]	; 0xffffffc8
   15670:	sub	r3, r2, r3
   15674:	add	r2, r3, #1
   15678:	sub	r1, fp, #48	; 0x30
   1567c:	mov	r3, #8
   15680:	str	r3, [sp]
   15684:	ldr	r3, [fp, #-28]	; 0xffffffe4
   15688:	bl	18c94 <ftello64@plt+0x79e4>
   1568c:	str	r0, [fp, #-16]
   15690:	ldr	r2, [pc, #464]	; 15868 <ftello64@plt+0x45b8>
   15694:	ldr	r3, [fp, #-16]
   15698:	str	r3, [r2]
   1569c:	ldrb	r3, [fp, #-29]	; 0xffffffe3
   156a0:	cmp	r3, #0
   156a4:	beq	156b8 <ftello64@plt+0x4408>
   156a8:	ldr	r3, [fp, #-16]
   156ac:	ldr	r2, [pc, #444]	; 15870 <ftello64@plt+0x45c0>
   156b0:	ldm	r2, {r0, r1}
   156b4:	stm	r3, {r0, r1}
   156b8:	ldr	r3, [pc, #428]	; 1586c <ftello64@plt+0x45bc>
   156bc:	ldr	r3, [r3]
   156c0:	lsl	r3, r3, #3
   156c4:	ldr	r2, [fp, #-16]
   156c8:	add	r0, r2, r3
   156cc:	ldr	r2, [fp, #-48]	; 0xffffffd0
   156d0:	ldr	r3, [pc, #404]	; 1586c <ftello64@plt+0x45bc>
   156d4:	ldr	r3, [r3]
   156d8:	sub	r3, r2, r3
   156dc:	lsl	r3, r3, #3
   156e0:	mov	r2, r3
   156e4:	mov	r1, #0
   156e8:	bl	111cc <memset@plt>
   156ec:	ldr	r3, [fp, #-48]	; 0xffffffd0
   156f0:	ldr	r2, [pc, #372]	; 1586c <ftello64@plt+0x45bc>
   156f4:	str	r3, [r2]
   156f8:	ldr	r3, [fp, #-56]	; 0xffffffc8
   156fc:	lsl	r3, r3, #3
   15700:	ldr	r2, [fp, #-16]
   15704:	add	r3, r2, r3
   15708:	ldr	r3, [r3]
   1570c:	str	r3, [fp, #-36]	; 0xffffffdc
   15710:	ldr	r3, [fp, #-56]	; 0xffffffc8
   15714:	lsl	r3, r3, #3
   15718:	ldr	r2, [fp, #-16]
   1571c:	add	r3, r2, r3
   15720:	ldr	r3, [r3, #4]
   15724:	str	r3, [fp, #-20]	; 0xffffffec
   15728:	ldr	r3, [fp, #-68]	; 0xffffffbc
   1572c:	ldr	r3, [r3, #4]
   15730:	orr	r3, r3, #1
   15734:	str	r3, [fp, #-40]	; 0xffffffd8
   15738:	ldr	r3, [fp, #-68]	; 0xffffffbc
   1573c:	ldr	r3, [r3]
   15740:	ldr	r2, [fp, #-68]	; 0xffffffbc
   15744:	add	r2, r2, #8
   15748:	ldr	r1, [fp, #-68]	; 0xffffffbc
   1574c:	ldr	r1, [r1, #40]	; 0x28
   15750:	ldr	r0, [fp, #-68]	; 0xffffffbc
   15754:	ldr	r0, [r0, #44]	; 0x2c
   15758:	str	r0, [sp, #16]
   1575c:	str	r1, [sp, #12]
   15760:	str	r2, [sp, #8]
   15764:	ldr	r2, [fp, #-40]	; 0xffffffd8
   15768:	str	r2, [sp, #4]
   1576c:	str	r3, [sp]
   15770:	ldr	r3, [fp, #-64]	; 0xffffffc0
   15774:	ldr	r2, [fp, #-60]	; 0xffffffc4
   15778:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1577c:	ldr	r0, [fp, #-20]	; 0xffffffec
   15780:	bl	13bc4 <ftello64@plt+0x2914>
   15784:	str	r0, [fp, #-44]	; 0xffffffd4
   15788:	ldr	r2, [fp, #-36]	; 0xffffffdc
   1578c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   15790:	cmp	r2, r3
   15794:	bhi	15848 <ftello64@plt+0x4598>
   15798:	ldr	r3, [fp, #-56]	; 0xffffffc8
   1579c:	lsl	r3, r3, #3
   157a0:	ldr	r2, [fp, #-16]
   157a4:	add	r3, r2, r3
   157a8:	ldr	r2, [fp, #-44]	; 0xffffffd4
   157ac:	add	r2, r2, #1
   157b0:	str	r2, [fp, #-36]	; 0xffffffdc
   157b4:	ldr	r2, [fp, #-36]	; 0xffffffdc
   157b8:	str	r2, [r3]
   157bc:	ldr	r3, [fp, #-20]	; 0xffffffec
   157c0:	ldr	r2, [pc, #172]	; 15874 <ftello64@plt+0x45c4>
   157c4:	cmp	r3, r2
   157c8:	beq	157d4 <ftello64@plt+0x4524>
   157cc:	ldr	r0, [fp, #-20]	; 0xffffffec
   157d0:	bl	1a3c4 <ftello64@plt+0x9114>
   157d4:	ldr	r3, [fp, #-56]	; 0xffffffc8
   157d8:	lsl	r3, r3, #3
   157dc:	ldr	r2, [fp, #-16]
   157e0:	add	r4, r2, r3
   157e4:	ldr	r0, [fp, #-36]	; 0xffffffdc
   157e8:	bl	18974 <ftello64@plt+0x76c4>
   157ec:	mov	r3, r0
   157f0:	str	r3, [fp, #-20]	; 0xffffffec
   157f4:	ldr	r3, [fp, #-20]	; 0xffffffec
   157f8:	str	r3, [r4, #4]
   157fc:	ldr	r3, [fp, #-68]	; 0xffffffbc
   15800:	ldr	r3, [r3]
   15804:	ldr	r2, [fp, #-68]	; 0xffffffbc
   15808:	add	r2, r2, #8
   1580c:	ldr	r1, [fp, #-68]	; 0xffffffbc
   15810:	ldr	r1, [r1, #40]	; 0x28
   15814:	ldr	r0, [fp, #-68]	; 0xffffffbc
   15818:	ldr	r0, [r0, #44]	; 0x2c
   1581c:	str	r0, [sp, #16]
   15820:	str	r1, [sp, #12]
   15824:	str	r2, [sp, #8]
   15828:	ldr	r2, [fp, #-40]	; 0xffffffd8
   1582c:	str	r2, [sp, #4]
   15830:	str	r3, [sp]
   15834:	ldr	r3, [fp, #-64]	; 0xffffffc0
   15838:	ldr	r2, [fp, #-60]	; 0xffffffc4
   1583c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   15840:	ldr	r0, [fp, #-20]	; 0xffffffec
   15844:	bl	13bc4 <ftello64@plt+0x2914>
   15848:	bl	111a8 <__errno_location@plt>
   1584c:	mov	r2, r0
   15850:	ldr	r3, [fp, #-24]	; 0xffffffe8
   15854:	str	r3, [r2]
   15858:	ldr	r3, [fp, #-20]	; 0xffffffec
   1585c:	mov	r0, r3
   15860:	sub	sp, fp, #8
   15864:	pop	{r4, fp, pc}
   15868:	andeq	pc, r2, ip, lsr r1	; <UNPREDICTABLE>
   1586c:	andeq	pc, r2, r0, lsr r1	; <UNPREDICTABLE>
   15870:	andeq	pc, r2, r4, lsr r1	; <UNPREDICTABLE>
   15874:	ldrdeq	pc, [r2], -r4
   15878:	push	{fp, lr}
   1587c:	add	fp, sp, #4
   15880:	sub	sp, sp, #8
   15884:	str	r0, [fp, #-8]
   15888:	str	r1, [fp, #-12]
   1588c:	ldr	r3, [pc, #28]	; 158b0 <ftello64@plt+0x4600>
   15890:	mvn	r2, #0
   15894:	ldr	r1, [fp, #-12]
   15898:	ldr	r0, [fp, #-8]
   1589c:	bl	155b4 <ftello64@plt+0x4304>
   158a0:	mov	r3, r0
   158a4:	mov	r0, r3
   158a8:	sub	sp, fp, #4
   158ac:	pop	{fp, pc}
   158b0:	andeq	pc, r2, r4, lsr #3
   158b4:	push	{fp, lr}
   158b8:	add	fp, sp, #4
   158bc:	sub	sp, sp, #16
   158c0:	str	r0, [fp, #-8]
   158c4:	str	r1, [fp, #-12]
   158c8:	str	r2, [fp, #-16]
   158cc:	ldr	r3, [pc, #28]	; 158f0 <ftello64@plt+0x4640>
   158d0:	ldr	r2, [fp, #-16]
   158d4:	ldr	r1, [fp, #-12]
   158d8:	ldr	r0, [fp, #-8]
   158dc:	bl	155b4 <ftello64@plt+0x4304>
   158e0:	mov	r3, r0
   158e4:	mov	r0, r3
   158e8:	sub	sp, fp, #4
   158ec:	pop	{fp, pc}
   158f0:	andeq	pc, r2, r4, lsr #3
   158f4:	push	{fp, lr}
   158f8:	add	fp, sp, #4
   158fc:	sub	sp, sp, #8
   15900:	str	r0, [fp, #-8]
   15904:	ldr	r1, [fp, #-8]
   15908:	mov	r0, #0
   1590c:	bl	15878 <ftello64@plt+0x45c8>
   15910:	mov	r3, r0
   15914:	mov	r0, r3
   15918:	sub	sp, fp, #4
   1591c:	pop	{fp, pc}
   15920:	push	{fp, lr}
   15924:	add	fp, sp, #4
   15928:	sub	sp, sp, #8
   1592c:	str	r0, [fp, #-8]
   15930:	str	r1, [fp, #-12]
   15934:	ldr	r2, [fp, #-12]
   15938:	ldr	r1, [fp, #-8]
   1593c:	mov	r0, #0
   15940:	bl	158b4 <ftello64@plt+0x4604>
   15944:	mov	r3, r0
   15948:	mov	r0, r3
   1594c:	sub	sp, fp, #4
   15950:	pop	{fp, pc}
   15954:	push	{fp, lr}
   15958:	add	fp, sp, #4
   1595c:	sub	sp, sp, #64	; 0x40
   15960:	str	r0, [fp, #-56]	; 0xffffffc8
   15964:	str	r1, [fp, #-60]	; 0xffffffc4
   15968:	str	r2, [fp, #-64]	; 0xffffffc0
   1596c:	sub	r3, fp, #52	; 0x34
   15970:	ldr	r1, [fp, #-60]	; 0xffffffc4
   15974:	mov	r0, r3
   15978:	bl	13a60 <ftello64@plt+0x27b0>
   1597c:	sub	r3, fp, #52	; 0x34
   15980:	mvn	r2, #0
   15984:	ldr	r1, [fp, #-64]	; 0xffffffc0
   15988:	ldr	r0, [fp, #-56]	; 0xffffffc8
   1598c:	bl	155b4 <ftello64@plt+0x4304>
   15990:	mov	r3, r0
   15994:	mov	r0, r3
   15998:	sub	sp, fp, #4
   1599c:	pop	{fp, pc}
   159a0:	push	{fp, lr}
   159a4:	add	fp, sp, #4
   159a8:	sub	sp, sp, #64	; 0x40
   159ac:	str	r0, [fp, #-56]	; 0xffffffc8
   159b0:	str	r1, [fp, #-60]	; 0xffffffc4
   159b4:	str	r2, [fp, #-64]	; 0xffffffc0
   159b8:	str	r3, [fp, #-68]	; 0xffffffbc
   159bc:	sub	r3, fp, #52	; 0x34
   159c0:	ldr	r1, [fp, #-60]	; 0xffffffc4
   159c4:	mov	r0, r3
   159c8:	bl	13a60 <ftello64@plt+0x27b0>
   159cc:	sub	r3, fp, #52	; 0x34
   159d0:	ldr	r2, [fp, #-68]	; 0xffffffbc
   159d4:	ldr	r1, [fp, #-64]	; 0xffffffc0
   159d8:	ldr	r0, [fp, #-56]	; 0xffffffc8
   159dc:	bl	155b4 <ftello64@plt+0x4304>
   159e0:	mov	r3, r0
   159e4:	mov	r0, r3
   159e8:	sub	sp, fp, #4
   159ec:	pop	{fp, pc}
   159f0:	push	{fp, lr}
   159f4:	add	fp, sp, #4
   159f8:	sub	sp, sp, #8
   159fc:	str	r0, [fp, #-8]
   15a00:	str	r1, [fp, #-12]
   15a04:	ldr	r2, [fp, #-12]
   15a08:	ldr	r1, [fp, #-8]
   15a0c:	mov	r0, #0
   15a10:	bl	15954 <ftello64@plt+0x46a4>
   15a14:	mov	r3, r0
   15a18:	mov	r0, r3
   15a1c:	sub	sp, fp, #4
   15a20:	pop	{fp, pc}
   15a24:	push	{fp, lr}
   15a28:	add	fp, sp, #4
   15a2c:	sub	sp, sp, #16
   15a30:	str	r0, [fp, #-8]
   15a34:	str	r1, [fp, #-12]
   15a38:	str	r2, [fp, #-16]
   15a3c:	ldr	r3, [fp, #-16]
   15a40:	ldr	r2, [fp, #-12]
   15a44:	ldr	r1, [fp, #-8]
   15a48:	mov	r0, #0
   15a4c:	bl	159a0 <ftello64@plt+0x46f0>
   15a50:	mov	r3, r0
   15a54:	mov	r0, r3
   15a58:	sub	sp, fp, #4
   15a5c:	pop	{fp, pc}
   15a60:	push	{fp, lr}
   15a64:	add	fp, sp, #4
   15a68:	sub	sp, sp, #64	; 0x40
   15a6c:	str	r0, [fp, #-56]	; 0xffffffc8
   15a70:	str	r1, [fp, #-60]	; 0xffffffc4
   15a74:	mov	r3, r2
   15a78:	strb	r3, [fp, #-61]	; 0xffffffc3
   15a7c:	ldr	r3, [pc, #84]	; 15ad8 <ftello64@plt+0x4828>
   15a80:	sub	ip, fp, #52	; 0x34
   15a84:	mov	lr, r3
   15a88:	ldm	lr!, {r0, r1, r2, r3}
   15a8c:	stmia	ip!, {r0, r1, r2, r3}
   15a90:	ldm	lr!, {r0, r1, r2, r3}
   15a94:	stmia	ip!, {r0, r1, r2, r3}
   15a98:	ldm	lr, {r0, r1, r2, r3}
   15a9c:	stm	ip, {r0, r1, r2, r3}
   15aa0:	ldrb	r1, [fp, #-61]	; 0xffffffc3
   15aa4:	sub	r3, fp, #52	; 0x34
   15aa8:	mov	r2, #1
   15aac:	mov	r0, r3
   15ab0:	bl	138cc <ftello64@plt+0x261c>
   15ab4:	sub	r3, fp, #52	; 0x34
   15ab8:	ldr	r2, [fp, #-60]	; 0xffffffc4
   15abc:	ldr	r1, [fp, #-56]	; 0xffffffc8
   15ac0:	mov	r0, #0
   15ac4:	bl	155b4 <ftello64@plt+0x4304>
   15ac8:	mov	r3, r0
   15acc:	mov	r0, r3
   15ad0:	sub	sp, fp, #4
   15ad4:	pop	{fp, pc}
   15ad8:	andeq	pc, r2, r4, lsr #3
   15adc:	push	{fp, lr}
   15ae0:	add	fp, sp, #4
   15ae4:	sub	sp, sp, #8
   15ae8:	str	r0, [fp, #-8]
   15aec:	mov	r3, r1
   15af0:	strb	r3, [fp, #-9]
   15af4:	ldrb	r3, [fp, #-9]
   15af8:	mov	r2, r3
   15afc:	mvn	r1, #0
   15b00:	ldr	r0, [fp, #-8]
   15b04:	bl	15a60 <ftello64@plt+0x47b0>
   15b08:	mov	r3, r0
   15b0c:	mov	r0, r3
   15b10:	sub	sp, fp, #4
   15b14:	pop	{fp, pc}
   15b18:	push	{fp, lr}
   15b1c:	add	fp, sp, #4
   15b20:	sub	sp, sp, #8
   15b24:	str	r0, [fp, #-8]
   15b28:	mov	r1, #58	; 0x3a
   15b2c:	ldr	r0, [fp, #-8]
   15b30:	bl	15adc <ftello64@plt+0x482c>
   15b34:	mov	r3, r0
   15b38:	mov	r0, r3
   15b3c:	sub	sp, fp, #4
   15b40:	pop	{fp, pc}
   15b44:	push	{fp, lr}
   15b48:	add	fp, sp, #4
   15b4c:	sub	sp, sp, #8
   15b50:	str	r0, [fp, #-8]
   15b54:	str	r1, [fp, #-12]
   15b58:	mov	r2, #58	; 0x3a
   15b5c:	ldr	r1, [fp, #-12]
   15b60:	ldr	r0, [fp, #-8]
   15b64:	bl	15a60 <ftello64@plt+0x47b0>
   15b68:	mov	r3, r0
   15b6c:	mov	r0, r3
   15b70:	sub	sp, fp, #4
   15b74:	pop	{fp, pc}
   15b78:	push	{fp, lr}
   15b7c:	add	fp, sp, #4
   15b80:	sub	sp, sp, #112	; 0x70
   15b84:	str	r0, [fp, #-56]	; 0xffffffc8
   15b88:	str	r1, [fp, #-60]	; 0xffffffc4
   15b8c:	str	r2, [fp, #-64]	; 0xffffffc0
   15b90:	sub	r3, fp, #116	; 0x74
   15b94:	ldr	r1, [fp, #-60]	; 0xffffffc4
   15b98:	mov	r0, r3
   15b9c:	bl	13a60 <ftello64@plt+0x27b0>
   15ba0:	sub	ip, fp, #52	; 0x34
   15ba4:	sub	lr, fp, #116	; 0x74
   15ba8:	ldm	lr!, {r0, r1, r2, r3}
   15bac:	stmia	ip!, {r0, r1, r2, r3}
   15bb0:	ldm	lr!, {r0, r1, r2, r3}
   15bb4:	stmia	ip!, {r0, r1, r2, r3}
   15bb8:	ldm	lr, {r0, r1, r2, r3}
   15bbc:	stm	ip, {r0, r1, r2, r3}
   15bc0:	sub	r3, fp, #52	; 0x34
   15bc4:	mov	r2, #1
   15bc8:	mov	r1, #58	; 0x3a
   15bcc:	mov	r0, r3
   15bd0:	bl	138cc <ftello64@plt+0x261c>
   15bd4:	sub	r3, fp, #52	; 0x34
   15bd8:	mvn	r2, #0
   15bdc:	ldr	r1, [fp, #-64]	; 0xffffffc0
   15be0:	ldr	r0, [fp, #-56]	; 0xffffffc8
   15be4:	bl	155b4 <ftello64@plt+0x4304>
   15be8:	mov	r3, r0
   15bec:	mov	r0, r3
   15bf0:	sub	sp, fp, #4
   15bf4:	pop	{fp, pc}
   15bf8:	push	{fp, lr}
   15bfc:	add	fp, sp, #4
   15c00:	sub	sp, sp, #24
   15c04:	str	r0, [fp, #-8]
   15c08:	str	r1, [fp, #-12]
   15c0c:	str	r2, [fp, #-16]
   15c10:	str	r3, [fp, #-20]	; 0xffffffec
   15c14:	mvn	r3, #0
   15c18:	str	r3, [sp]
   15c1c:	ldr	r3, [fp, #-20]	; 0xffffffec
   15c20:	ldr	r2, [fp, #-16]
   15c24:	ldr	r1, [fp, #-12]
   15c28:	ldr	r0, [fp, #-8]
   15c2c:	bl	15c40 <ftello64@plt+0x4990>
   15c30:	mov	r3, r0
   15c34:	mov	r0, r3
   15c38:	sub	sp, fp, #4
   15c3c:	pop	{fp, pc}
   15c40:	push	{fp, lr}
   15c44:	add	fp, sp, #4
   15c48:	sub	sp, sp, #64	; 0x40
   15c4c:	str	r0, [fp, #-56]	; 0xffffffc8
   15c50:	str	r1, [fp, #-60]	; 0xffffffc4
   15c54:	str	r2, [fp, #-64]	; 0xffffffc0
   15c58:	str	r3, [fp, #-68]	; 0xffffffbc
   15c5c:	ldr	r3, [pc, #84]	; 15cb8 <ftello64@plt+0x4a08>
   15c60:	sub	ip, fp, #52	; 0x34
   15c64:	mov	lr, r3
   15c68:	ldm	lr!, {r0, r1, r2, r3}
   15c6c:	stmia	ip!, {r0, r1, r2, r3}
   15c70:	ldm	lr!, {r0, r1, r2, r3}
   15c74:	stmia	ip!, {r0, r1, r2, r3}
   15c78:	ldm	lr, {r0, r1, r2, r3}
   15c7c:	stm	ip, {r0, r1, r2, r3}
   15c80:	sub	r3, fp, #52	; 0x34
   15c84:	ldr	r2, [fp, #-64]	; 0xffffffc0
   15c88:	ldr	r1, [fp, #-60]	; 0xffffffc4
   15c8c:	mov	r0, r3
   15c90:	bl	139e4 <ftello64@plt+0x2734>
   15c94:	sub	r3, fp, #52	; 0x34
   15c98:	ldr	r2, [fp, #4]
   15c9c:	ldr	r1, [fp, #-68]	; 0xffffffbc
   15ca0:	ldr	r0, [fp, #-56]	; 0xffffffc8
   15ca4:	bl	155b4 <ftello64@plt+0x4304>
   15ca8:	mov	r3, r0
   15cac:	mov	r0, r3
   15cb0:	sub	sp, fp, #4
   15cb4:	pop	{fp, pc}
   15cb8:	andeq	pc, r2, r4, lsr #3
   15cbc:	push	{fp, lr}
   15cc0:	add	fp, sp, #4
   15cc4:	sub	sp, sp, #16
   15cc8:	str	r0, [fp, #-8]
   15ccc:	str	r1, [fp, #-12]
   15cd0:	str	r2, [fp, #-16]
   15cd4:	ldr	r3, [fp, #-16]
   15cd8:	ldr	r2, [fp, #-12]
   15cdc:	ldr	r1, [fp, #-8]
   15ce0:	mov	r0, #0
   15ce4:	bl	15bf8 <ftello64@plt+0x4948>
   15ce8:	mov	r3, r0
   15cec:	mov	r0, r3
   15cf0:	sub	sp, fp, #4
   15cf4:	pop	{fp, pc}
   15cf8:	push	{fp, lr}
   15cfc:	add	fp, sp, #4
   15d00:	sub	sp, sp, #24
   15d04:	str	r0, [fp, #-8]
   15d08:	str	r1, [fp, #-12]
   15d0c:	str	r2, [fp, #-16]
   15d10:	str	r3, [fp, #-20]	; 0xffffffec
   15d14:	ldr	r3, [fp, #-20]	; 0xffffffec
   15d18:	str	r3, [sp]
   15d1c:	ldr	r3, [fp, #-16]
   15d20:	ldr	r2, [fp, #-12]
   15d24:	ldr	r1, [fp, #-8]
   15d28:	mov	r0, #0
   15d2c:	bl	15c40 <ftello64@plt+0x4990>
   15d30:	mov	r3, r0
   15d34:	mov	r0, r3
   15d38:	sub	sp, fp, #4
   15d3c:	pop	{fp, pc}
   15d40:	push	{fp, lr}
   15d44:	add	fp, sp, #4
   15d48:	sub	sp, sp, #16
   15d4c:	str	r0, [fp, #-8]
   15d50:	str	r1, [fp, #-12]
   15d54:	str	r2, [fp, #-16]
   15d58:	ldr	r3, [pc, #28]	; 15d7c <ftello64@plt+0x4acc>
   15d5c:	ldr	r2, [fp, #-16]
   15d60:	ldr	r1, [fp, #-12]
   15d64:	ldr	r0, [fp, #-8]
   15d68:	bl	155b4 <ftello64@plt+0x4304>
   15d6c:	mov	r3, r0
   15d70:	mov	r0, r3
   15d74:	sub	sp, fp, #4
   15d78:	pop	{fp, pc}
   15d7c:	andeq	pc, r2, r0, asr #2
   15d80:	push	{fp, lr}
   15d84:	add	fp, sp, #4
   15d88:	sub	sp, sp, #8
   15d8c:	str	r0, [fp, #-8]
   15d90:	str	r1, [fp, #-12]
   15d94:	ldr	r2, [fp, #-12]
   15d98:	ldr	r1, [fp, #-8]
   15d9c:	mov	r0, #0
   15da0:	bl	15d40 <ftello64@plt+0x4a90>
   15da4:	mov	r3, r0
   15da8:	mov	r0, r3
   15dac:	sub	sp, fp, #4
   15db0:	pop	{fp, pc}
   15db4:	push	{fp, lr}
   15db8:	add	fp, sp, #4
   15dbc:	sub	sp, sp, #8
   15dc0:	str	r0, [fp, #-8]
   15dc4:	str	r1, [fp, #-12]
   15dc8:	mvn	r2, #0
   15dcc:	ldr	r1, [fp, #-12]
   15dd0:	ldr	r0, [fp, #-8]
   15dd4:	bl	15d40 <ftello64@plt+0x4a90>
   15dd8:	mov	r3, r0
   15ddc:	mov	r0, r3
   15de0:	sub	sp, fp, #4
   15de4:	pop	{fp, pc}
   15de8:	push	{fp, lr}
   15dec:	add	fp, sp, #4
   15df0:	sub	sp, sp, #8
   15df4:	str	r0, [fp, #-8]
   15df8:	ldr	r1, [fp, #-8]
   15dfc:	mov	r0, #0
   15e00:	bl	15db4 <ftello64@plt+0x4b04>
   15e04:	mov	r3, r0
   15e08:	mov	r0, r3
   15e0c:	sub	sp, fp, #4
   15e10:	pop	{fp, pc}
   15e14:	push	{fp, lr}
   15e18:	add	fp, sp, #4
   15e1c:	sub	sp, sp, #16
   15e20:	str	r0, [fp, #-16]
   15e24:	mov	r0, #24
   15e28:	bl	1890c <ftello64@plt+0x765c>
   15e2c:	mov	r3, r0
   15e30:	str	r3, [fp, #-8]
   15e34:	ldr	r3, [fp, #-8]
   15e38:	ldr	r2, [fp, #-16]
   15e3c:	str	r2, [r3]
   15e40:	ldr	r1, [fp, #-8]
   15e44:	mov	r2, #0
   15e48:	mov	r3, #0
   15e4c:	strd	r2, [r1, #16]
   15e50:	ldr	r3, [fp, #-8]
   15e54:	ldrd	r2, [r3, #16]
   15e58:	ldr	r1, [fp, #-8]
   15e5c:	strd	r2, [r1, #8]
   15e60:	ldr	r3, [fp, #-8]
   15e64:	mov	r0, r3
   15e68:	sub	sp, fp, #4
   15e6c:	pop	{fp, pc}
   15e70:	push	{fp, lr}
   15e74:	add	fp, sp, #4
   15e78:	sub	sp, sp, #16
   15e7c:	str	r0, [fp, #-16]
   15e80:	str	r1, [fp, #-20]	; 0xffffffec
   15e84:	ldr	r1, [fp, #-20]	; 0xffffffec
   15e88:	ldr	r0, [fp, #-16]
   15e8c:	bl	169ec <ftello64@plt+0x573c>
   15e90:	mov	r3, r0
   15e94:	str	r3, [fp, #-8]
   15e98:	ldr	r3, [fp, #-8]
   15e9c:	cmp	r3, #0
   15ea0:	beq	15eb4 <ftello64@plt+0x4c04>
   15ea4:	ldr	r0, [fp, #-8]
   15ea8:	bl	15e14 <ftello64@plt+0x4b64>
   15eac:	mov	r3, r0
   15eb0:	b	15eb8 <ftello64@plt+0x4c08>
   15eb4:	mov	r3, #0
   15eb8:	mov	r0, r3
   15ebc:	sub	sp, fp, #4
   15ec0:	pop	{fp, pc}
   15ec4:	push	{fp}		; (str fp, [sp, #-4]!)
   15ec8:	add	fp, sp, #0
   15ecc:	sub	sp, sp, #12
   15ed0:	str	r0, [fp, #-8]
   15ed4:	ldr	r3, [fp, #-8]
   15ed8:	ldr	r3, [r3]
   15edc:	mov	r0, r3
   15ee0:	add	sp, fp, #0
   15ee4:	pop	{fp}		; (ldr fp, [sp], #4)
   15ee8:	bx	lr
   15eec:	push	{fp}		; (str fp, [sp, #-4]!)
   15ef0:	add	fp, sp, #0
   15ef4:	sub	sp, sp, #12
   15ef8:	strd	r0, [fp, #-12]
   15efc:	ldrd	r0, [fp, #-12]
   15f00:	lsl	r3, r1, #8
   15f04:	orr	r3, r3, r0, lsr #24
   15f08:	lsl	r2, r0, #8
   15f0c:	mov	r0, r2
   15f10:	mov	r1, r3
   15f14:	add	sp, fp, #0
   15f18:	pop	{fp}		; (ldr fp, [sp], #4)
   15f1c:	bx	lr
   15f20:	push	{fp, lr}
   15f24:	add	fp, sp, #4
   15f28:	sub	sp, sp, #104	; 0x68
   15f2c:	str	r0, [fp, #-96]	; 0xffffffa0
   15f30:	strd	r2, [fp, #-108]	; 0xffffff94
   15f34:	ldr	r3, [fp, #-96]	; 0xffffffa0
   15f38:	ldr	r3, [r3]
   15f3c:	str	r3, [fp, #-40]	; 0xffffffd8
   15f40:	ldr	r3, [fp, #-96]	; 0xffffffa0
   15f44:	ldrd	r2, [r3, #8]
   15f48:	strd	r2, [fp, #-12]
   15f4c:	ldr	r3, [fp, #-96]	; 0xffffffa0
   15f50:	ldrd	r2, [r3, #16]
   15f54:	strd	r2, [fp, #-20]	; 0xffffffec
   15f58:	ldrd	r2, [fp, #-108]	; 0xffffff94
   15f5c:	adds	r2, r2, #1
   15f60:	adc	r3, r3, #0
   15f64:	strd	r2, [fp, #-52]	; 0xffffffcc
   15f68:	ldrd	r0, [fp, #-20]	; 0xffffffec
   15f6c:	ldrd	r2, [fp, #-108]	; 0xffffff94
   15f70:	cmp	r1, r3
   15f74:	cmpeq	r0, r2
   15f78:	bcs	1604c <ftello64@plt+0x4d9c>
   15f7c:	mov	r3, #0
   15f80:	str	r3, [fp, #-24]	; 0xffffffe8
   15f84:	ldrd	r2, [fp, #-20]	; 0xffffffec
   15f88:	strd	r2, [fp, #-36]	; 0xffffffdc
   15f8c:	ldrd	r0, [fp, #-36]	; 0xffffffdc
   15f90:	bl	15eec <ftello64@plt+0x4c3c>
   15f94:	mov	r2, r0
   15f98:	mov	r3, r1
   15f9c:	adds	r2, r2, #255	; 0xff
   15fa0:	adc	r3, r3, #0
   15fa4:	strd	r2, [fp, #-36]	; 0xffffffdc
   15fa8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   15fac:	add	r3, r3, #1
   15fb0:	str	r3, [fp, #-24]	; 0xffffffe8
   15fb4:	ldrd	r0, [fp, #-36]	; 0xffffffdc
   15fb8:	ldrd	r2, [fp, #-108]	; 0xffffff94
   15fbc:	cmp	r1, r3
   15fc0:	cmpeq	r0, r2
   15fc4:	bcc	15f8c <ftello64@plt+0x4cdc>
   15fc8:	sub	r3, fp, #92	; 0x5c
   15fcc:	ldr	r2, [fp, #-24]	; 0xffffffe8
   15fd0:	mov	r1, r3
   15fd4:	ldr	r0, [fp, #-40]	; 0xffffffd8
   15fd8:	bl	16dc8 <ftello64@plt+0x5b18>
   15fdc:	mov	r3, #0
   15fe0:	str	r3, [fp, #-24]	; 0xffffffe8
   15fe4:	ldrd	r0, [fp, #-12]
   15fe8:	bl	15eec <ftello64@plt+0x4c3c>
   15fec:	sub	r2, fp, #92	; 0x5c
   15ff0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   15ff4:	add	r3, r2, r3
   15ff8:	ldrb	r3, [r3]
   15ffc:	uxtb	r2, r3
   16000:	mov	r3, #0
   16004:	adds	r2, r2, r0
   16008:	adc	r3, r3, r1
   1600c:	strd	r2, [fp, #-12]
   16010:	ldrd	r0, [fp, #-20]	; 0xffffffec
   16014:	bl	15eec <ftello64@plt+0x4c3c>
   16018:	mov	r2, r0
   1601c:	mov	r3, r1
   16020:	adds	r2, r2, #255	; 0xff
   16024:	adc	r3, r3, #0
   16028:	strd	r2, [fp, #-20]	; 0xffffffec
   1602c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   16030:	add	r3, r3, #1
   16034:	str	r3, [fp, #-24]	; 0xffffffe8
   16038:	ldrd	r0, [fp, #-20]	; 0xffffffec
   1603c:	ldrd	r2, [fp, #-108]	; 0xffffff94
   16040:	cmp	r1, r3
   16044:	cmpeq	r0, r2
   16048:	bcc	15fe4 <ftello64@plt+0x4d34>
   1604c:	ldrd	r0, [fp, #-20]	; 0xffffffec
   16050:	ldrd	r2, [fp, #-108]	; 0xffffff94
   16054:	cmp	r1, r3
   16058:	cmpeq	r0, r2
   1605c:	bne	16088 <ftello64@plt+0x4dd8>
   16060:	ldr	r1, [fp, #-96]	; 0xffffffa0
   16064:	mov	r2, #0
   16068:	mov	r3, #0
   1606c:	strd	r2, [r1, #16]
   16070:	ldr	r3, [fp, #-96]	; 0xffffffa0
   16074:	ldrd	r2, [r3, #16]
   16078:	ldr	r1, [fp, #-96]	; 0xffffffa0
   1607c:	strd	r2, [r1, #8]
   16080:	ldrd	r2, [fp, #-12]
   16084:	b	16140 <ftello64@plt+0x4e90>
   16088:	ldrd	r0, [fp, #-20]	; 0xffffffec
   1608c:	ldrd	r2, [fp, #-108]	; 0xffffff94
   16090:	subs	r2, r0, r2
   16094:	sbc	r3, r1, r3
   16098:	strd	r2, [fp, #-60]	; 0xffffffc4
   1609c:	ldrd	r0, [fp, #-60]	; 0xffffffc4
   160a0:	ldrd	r2, [fp, #-52]	; 0xffffffcc
   160a4:	bl	1d4a8 <ftello64@plt+0xc1f8>
   160a8:	strd	r2, [fp, #-68]	; 0xffffffbc
   160ac:	ldrd	r0, [fp, #-20]	; 0xffffffec
   160b0:	ldrd	r2, [fp, #-68]	; 0xffffffbc
   160b4:	subs	r2, r0, r2
   160b8:	sbc	r3, r1, r3
   160bc:	strd	r2, [fp, #-76]	; 0xffffffb4
   160c0:	ldrd	r0, [fp, #-12]
   160c4:	ldrd	r2, [fp, #-52]	; 0xffffffcc
   160c8:	bl	1d4a8 <ftello64@plt+0xc1f8>
   160cc:	strd	r2, [fp, #-84]	; 0xffffffac
   160d0:	ldrd	r0, [fp, #-12]
   160d4:	ldrd	r2, [fp, #-76]	; 0xffffffb4
   160d8:	cmp	r1, r3
   160dc:	cmpeq	r0, r2
   160e0:	bhi	16124 <ftello64@plt+0x4e74>
   160e4:	ldrd	r2, [fp, #-52]	; 0xffffffcc
   160e8:	ldrd	r0, [fp, #-12]
   160ec:	bl	1d4a8 <ftello64@plt+0xc1f8>
   160f0:	mov	r2, r0
   160f4:	mov	r3, r1
   160f8:	ldr	r1, [fp, #-96]	; 0xffffffa0
   160fc:	strd	r2, [r1, #8]
   16100:	ldrd	r2, [fp, #-52]	; 0xffffffcc
   16104:	ldrd	r0, [fp, #-60]	; 0xffffffc4
   16108:	bl	1d4a8 <ftello64@plt+0xc1f8>
   1610c:	mov	r2, r0
   16110:	mov	r3, r1
   16114:	ldr	r1, [fp, #-96]	; 0xffffffa0
   16118:	strd	r2, [r1, #16]
   1611c:	ldrd	r2, [fp, #-84]	; 0xffffffac
   16120:	b	16140 <ftello64@plt+0x4e90>
   16124:	ldrd	r2, [fp, #-84]	; 0xffffffac
   16128:	strd	r2, [fp, #-12]
   1612c:	ldrd	r2, [fp, #-68]	; 0xffffffbc
   16130:	subs	r2, r2, #1
   16134:	sbc	r3, r3, #0
   16138:	strd	r2, [fp, #-20]	; 0xffffffec
   1613c:	b	15f68 <ftello64@plt+0x4cb8>
   16140:	mov	r0, r2
   16144:	mov	r1, r3
   16148:	sub	sp, fp, #4
   1614c:	pop	{fp, pc}
   16150:	push	{fp, lr}
   16154:	add	fp, sp, #4
   16158:	sub	sp, sp, #8
   1615c:	str	r0, [fp, #-8]
   16160:	mov	r1, #24
   16164:	ldr	r0, [fp, #-8]
   16168:	bl	11244 <explicit_bzero@plt>
   1616c:	ldr	r0, [fp, #-8]
   16170:	bl	1a3c4 <ftello64@plt+0x9114>
   16174:	nop			; (mov r0, r0)
   16178:	sub	sp, fp, #4
   1617c:	pop	{fp, pc}
   16180:	push	{fp, lr}
   16184:	add	fp, sp, #4
   16188:	sub	sp, sp, #16
   1618c:	str	r0, [fp, #-16]
   16190:	ldr	r3, [fp, #-16]
   16194:	ldr	r3, [r3]
   16198:	mov	r0, r3
   1619c:	bl	16e28 <ftello64@plt+0x5b78>
   161a0:	str	r0, [fp, #-8]
   161a4:	bl	111a8 <__errno_location@plt>
   161a8:	mov	r3, r0
   161ac:	ldr	r3, [r3]
   161b0:	str	r3, [fp, #-12]
   161b4:	ldr	r0, [fp, #-16]
   161b8:	bl	16150 <ftello64@plt+0x4ea0>
   161bc:	bl	111a8 <__errno_location@plt>
   161c0:	mov	r2, r0
   161c4:	ldr	r3, [fp, #-12]
   161c8:	str	r3, [r2]
   161cc:	ldr	r3, [fp, #-8]
   161d0:	mov	r0, r3
   161d4:	sub	sp, fp, #4
   161d8:	pop	{fp, pc}
   161dc:	push	{fp, lr}
   161e0:	add	fp, sp, #4
   161e4:	sub	sp, sp, #16
   161e8:	str	r0, [fp, #-8]
   161ec:	strd	r2, [fp, #-20]	; 0xffffffec
   161f0:	ldrd	r2, [fp, #-20]	; 0xffffffec
   161f4:	subs	r2, r2, #1
   161f8:	sbc	r3, r3, #0
   161fc:	ldr	r0, [fp, #-8]
   16200:	bl	15f20 <ftello64@plt+0x4c70>
   16204:	mov	r2, r0
   16208:	mov	r3, r1
   1620c:	mov	r0, r2
   16210:	mov	r1, r3
   16214:	sub	sp, fp, #4
   16218:	pop	{fp, pc}
   1621c:	push	{fp, lr}
   16220:	add	fp, sp, #4
   16224:	sub	sp, sp, #8
   16228:	str	r0, [fp, #-8]
   1622c:	ldr	r3, [fp, #-8]
   16230:	cmp	r3, #0
   16234:	beq	1624c <ftello64@plt+0x4f9c>
   16238:	ldr	r0, [fp, #-8]
   1623c:	bl	1a1f0 <ftello64@plt+0x8f40>
   16240:	mov	r3, r0
   16244:	rsb	r3, r3, #31
   16248:	b	16250 <ftello64@plt+0x4fa0>
   1624c:	mvn	r3, #0
   16250:	mov	r0, r3
   16254:	sub	sp, fp, #4
   16258:	pop	{fp, pc}
   1625c:	push	{r4, r5, fp, lr}
   16260:	add	fp, sp, #12
   16264:	sub	sp, sp, #32
   16268:	str	r0, [fp, #-40]	; 0xffffffd8
   1626c:	str	r1, [fp, #-44]	; 0xffffffd4
   16270:	ldr	r0, [fp, #-44]	; 0xffffffd4
   16274:	bl	1621c <ftello64@plt+0x4f6c>
   16278:	mov	r3, r0
   1627c:	add	r3, r3, #1
   16280:	mov	r2, r3
   16284:	asr	r3, r2, #31
   16288:	strd	r2, [fp, #-20]	; 0xffffffec
   1628c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   16290:	mov	r2, r3
   16294:	mov	r3, #0
   16298:	ldr	r1, [fp, #-20]	; 0xffffffec
   1629c:	mul	r0, r3, r1
   162a0:	ldr	r1, [fp, #-16]
   162a4:	mul	r1, r2, r1
   162a8:	add	r1, r0, r1
   162ac:	ldr	r0, [fp, #-20]	; 0xffffffec
   162b0:	umull	r2, r3, r0, r2
   162b4:	add	r1, r1, r3
   162b8:	mov	r3, r1
   162bc:	strd	r2, [fp, #-28]	; 0xffffffe4
   162c0:	strd	r2, [fp, #-28]	; 0xffffffe4
   162c4:	ldrd	r2, [fp, #-28]	; 0xffffffe4
   162c8:	adds	r2, r2, #7
   162cc:	adc	r3, r3, #0
   162d0:	lsr	r4, r2, #3
   162d4:	orr	r4, r4, r3, lsl #29
   162d8:	lsr	r5, r3, #3
   162dc:	mov	r3, r4
   162e0:	str	r3, [fp, #-32]	; 0xffffffe0
   162e4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   162e8:	mov	r0, r3
   162ec:	sub	sp, fp, #12
   162f0:	pop	{r4, r5, fp, pc}
   162f4:	push	{fp}		; (str fp, [sp, #-4]!)
   162f8:	add	fp, sp, #0
   162fc:	sub	sp, sp, #28
   16300:	str	r0, [fp, #-16]
   16304:	str	r1, [fp, #-20]	; 0xffffffec
   16308:	str	r2, [fp, #-24]	; 0xffffffe8
   1630c:	ldr	r3, [fp, #-20]	; 0xffffffec
   16310:	lsl	r3, r3, #2
   16314:	ldr	r2, [fp, #-16]
   16318:	add	r3, r2, r3
   1631c:	ldr	r3, [r3]
   16320:	str	r3, [fp, #-8]
   16324:	ldr	r3, [fp, #-20]	; 0xffffffec
   16328:	lsl	r3, r3, #2
   1632c:	ldr	r2, [fp, #-16]
   16330:	add	r3, r2, r3
   16334:	ldr	r2, [fp, #-24]	; 0xffffffe8
   16338:	lsl	r2, r2, #2
   1633c:	ldr	r1, [fp, #-16]
   16340:	add	r2, r1, r2
   16344:	ldr	r2, [r2]
   16348:	str	r2, [r3]
   1634c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   16350:	lsl	r3, r3, #2
   16354:	ldr	r2, [fp, #-16]
   16358:	add	r3, r2, r3
   1635c:	ldr	r2, [fp, #-8]
   16360:	str	r2, [r3]
   16364:	nop			; (mov r0, r0)
   16368:	add	sp, fp, #0
   1636c:	pop	{fp}		; (ldr fp, [sp], #4)
   16370:	bx	lr
   16374:	push	{fp, lr}
   16378:	add	fp, sp, #4
   1637c:	sub	sp, sp, #16
   16380:	str	r0, [fp, #-16]
   16384:	str	r1, [fp, #-20]	; 0xffffffec
   16388:	ldr	r3, [fp, #-16]
   1638c:	str	r3, [fp, #-8]
   16390:	ldr	r3, [fp, #-8]
   16394:	ldr	r3, [r3]
   16398:	ldr	r1, [fp, #-20]	; 0xffffffec
   1639c:	mov	r0, r3
   163a0:	bl	1d248 <ftello64@plt+0xbf98>
   163a4:	mov	r3, r1
   163a8:	mov	r0, r3
   163ac:	sub	sp, fp, #4
   163b0:	pop	{fp, pc}
   163b4:	push	{fp}		; (str fp, [sp, #-4]!)
   163b8:	add	fp, sp, #0
   163bc:	sub	sp, sp, #20
   163c0:	str	r0, [fp, #-16]
   163c4:	str	r1, [fp, #-20]	; 0xffffffec
   163c8:	ldr	r3, [fp, #-16]
   163cc:	str	r3, [fp, #-8]
   163d0:	ldr	r3, [fp, #-20]	; 0xffffffec
   163d4:	str	r3, [fp, #-12]
   163d8:	ldr	r3, [fp, #-8]
   163dc:	ldr	r2, [r3]
   163e0:	ldr	r3, [fp, #-12]
   163e4:	ldr	r3, [r3]
   163e8:	cmp	r2, r3
   163ec:	moveq	r3, #1
   163f0:	movne	r3, #0
   163f4:	uxtb	r3, r3
   163f8:	mov	r0, r3
   163fc:	add	sp, fp, #0
   16400:	pop	{fp}		; (ldr fp, [sp], #4)
   16404:	bx	lr
   16408:	push	{fp, lr}
   1640c:	add	fp, sp, #4
   16410:	sub	sp, sp, #16
   16414:	str	r0, [fp, #-8]
   16418:	ldr	r3, [pc, #36]	; 16444 <ftello64@plt+0x5194>
   1641c:	str	r3, [sp]
   16420:	ldr	r3, [pc, #32]	; 16448 <ftello64@plt+0x5198>
   16424:	ldr	r2, [pc, #32]	; 1644c <ftello64@plt+0x519c>
   16428:	mov	r1, #0
   1642c:	ldr	r0, [fp, #-8]
   16430:	bl	1aff8 <ftello64@plt+0x9d48>
   16434:	mov	r3, r0
   16438:	mov	r0, r3
   1643c:	sub	sp, fp, #4
   16440:	pop	{fp, pc}
   16444:	andeq	sl, r1, r4, asr #7
   16448:			; <UNDEFINED> instruction: 0x000163b4
   1644c:	andeq	r6, r1, r4, ror r3
   16450:	push	{fp, lr}
   16454:	add	fp, sp, #4
   16458:	sub	sp, sp, #48	; 0x30
   1645c:	str	r0, [fp, #-40]	; 0xffffffd8
   16460:	str	r1, [fp, #-44]	; 0xffffffd4
   16464:	str	r2, [fp, #-48]	; 0xffffffd0
   16468:	str	r3, [fp, #-52]	; 0xffffffcc
   1646c:	ldr	r3, [fp, #-48]	; 0xffffffd0
   16470:	str	r3, [fp, #-32]	; 0xffffffe0
   16474:	mov	r3, #0
   16478:	str	r3, [fp, #-28]	; 0xffffffe4
   1647c:	sub	r3, fp, #32
   16480:	mov	r1, r3
   16484:	ldr	r0, [fp, #-40]	; 0xffffffd8
   16488:	bl	1bda4 <ftello64@plt+0xaaf4>
   1648c:	str	r0, [fp, #-8]
   16490:	ldr	r3, [fp, #-52]	; 0xffffffcc
   16494:	str	r3, [fp, #-24]	; 0xffffffe8
   16498:	mov	r3, #0
   1649c:	str	r3, [fp, #-20]	; 0xffffffec
   164a0:	sub	r3, fp, #24
   164a4:	mov	r1, r3
   164a8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   164ac:	bl	1bda4 <ftello64@plt+0xaaf4>
   164b0:	str	r0, [fp, #-12]
   164b4:	ldr	r3, [fp, #-8]
   164b8:	cmp	r3, #0
   164bc:	bne	164ec <ftello64@plt+0x523c>
   164c0:	mov	r0, #8
   164c4:	bl	1890c <ftello64@plt+0x765c>
   164c8:	mov	r3, r0
   164cc:	str	r3, [fp, #-8]
   164d0:	ldr	r3, [fp, #-8]
   164d4:	ldr	r2, [fp, #-48]	; 0xffffffd0
   164d8:	str	r2, [r3, #4]
   164dc:	ldr	r3, [fp, #-8]
   164e0:	ldr	r2, [r3, #4]
   164e4:	ldr	r3, [fp, #-8]
   164e8:	str	r2, [r3]
   164ec:	ldr	r3, [fp, #-12]
   164f0:	cmp	r3, #0
   164f4:	bne	16524 <ftello64@plt+0x5274>
   164f8:	mov	r0, #8
   164fc:	bl	1890c <ftello64@plt+0x765c>
   16500:	mov	r3, r0
   16504:	str	r3, [fp, #-12]
   16508:	ldr	r3, [fp, #-12]
   1650c:	ldr	r2, [fp, #-52]	; 0xffffffcc
   16510:	str	r2, [r3, #4]
   16514:	ldr	r3, [fp, #-12]
   16518:	ldr	r2, [r3, #4]
   1651c:	ldr	r3, [fp, #-12]
   16520:	str	r2, [r3]
   16524:	ldr	r3, [fp, #-8]
   16528:	ldr	r3, [r3, #4]
   1652c:	str	r3, [fp, #-16]
   16530:	ldr	r3, [fp, #-12]
   16534:	ldr	r2, [r3, #4]
   16538:	ldr	r3, [fp, #-8]
   1653c:	str	r2, [r3, #4]
   16540:	ldr	r3, [fp, #-12]
   16544:	ldr	r2, [fp, #-16]
   16548:	str	r2, [r3, #4]
   1654c:	ldr	r1, [fp, #-8]
   16550:	ldr	r0, [fp, #-40]	; 0xffffffd8
   16554:	bl	1bd40 <ftello64@plt+0xaa90>
   16558:	mov	r3, r0
   1655c:	cmp	r3, #0
   16560:	bne	16568 <ftello64@plt+0x52b8>
   16564:	bl	19428 <ftello64@plt+0x8178>
   16568:	ldr	r1, [fp, #-12]
   1656c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   16570:	bl	1bd40 <ftello64@plt+0xaa90>
   16574:	mov	r3, r0
   16578:	cmp	r3, #0
   1657c:	bne	16584 <ftello64@plt+0x52d4>
   16580:	bl	19428 <ftello64@plt+0x8178>
   16584:	ldr	r3, [fp, #-48]	; 0xffffffd0
   16588:	lsl	r3, r3, #2
   1658c:	ldr	r2, [fp, #-44]	; 0xffffffd4
   16590:	add	r3, r2, r3
   16594:	ldr	r2, [fp, #-8]
   16598:	ldr	r2, [r2, #4]
   1659c:	str	r2, [r3]
   165a0:	nop			; (mov r0, r0)
   165a4:	sub	sp, fp, #4
   165a8:	pop	{fp, pc}
   165ac:	push	{fp, lr}
   165b0:	add	fp, sp, #4
   165b4:	sub	sp, sp, #8
   165b8:	str	r0, [fp, #-8]
   165bc:	ldr	r0, [fp, #-8]
   165c0:	bl	1b2d4 <ftello64@plt+0xa024>
   165c4:	nop			; (mov r0, r0)
   165c8:	sub	sp, fp, #4
   165cc:	pop	{fp, pc}
   165d0:	push	{fp, lr}
   165d4:	add	fp, sp, #4
   165d8:	sub	sp, sp, #40	; 0x28
   165dc:	str	r0, [fp, #-32]	; 0xffffffe0
   165e0:	str	r1, [fp, #-36]	; 0xffffffdc
   165e4:	str	r2, [fp, #-40]	; 0xffffffd8
   165e8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   165ec:	cmp	r3, #0
   165f0:	beq	16600 <ftello64@plt+0x5350>
   165f4:	cmp	r3, #1
   165f8:	beq	1660c <ftello64@plt+0x535c>
   165fc:	b	16644 <ftello64@plt+0x5394>
   16600:	mov	r3, #0
   16604:	str	r3, [fp, #-8]
   16608:	b	167e4 <ftello64@plt+0x5534>
   1660c:	mov	r0, #4
   16610:	bl	1890c <ftello64@plt+0x765c>
   16614:	mov	r3, r0
   16618:	str	r3, [fp, #-8]
   1661c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   16620:	mov	r2, r3
   16624:	mov	r3, #0
   16628:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1662c:	bl	161dc <ftello64@plt+0x4f2c>
   16630:	mov	r2, r0
   16634:	mov	r3, r1
   16638:	ldr	r3, [fp, #-8]
   1663c:	str	r2, [r3]
   16640:	b	167e4 <ftello64@plt+0x5534>
   16644:	ldr	r3, [fp, #-40]	; 0xffffffd8
   16648:	cmp	r3, #131072	; 0x20000
   1664c:	bcc	16670 <ftello64@plt+0x53c0>
   16650:	ldr	r1, [fp, #-36]	; 0xffffffdc
   16654:	ldr	r0, [fp, #-40]	; 0xffffffd8
   16658:	bl	1d05c <ftello64@plt+0xbdac>
   1665c:	mov	r3, r0
   16660:	cmp	r3, #31
   16664:	bls	16670 <ftello64@plt+0x53c0>
   16668:	mov	r3, #1
   1666c:	b	16674 <ftello64@plt+0x53c4>
   16670:	mov	r3, #0
   16674:	strb	r3, [fp, #-17]	; 0xffffffef
   16678:	ldrb	r3, [fp, #-17]	; 0xffffffef
   1667c:	and	r3, r3, #1
   16680:	strb	r3, [fp, #-17]	; 0xffffffef
   16684:	ldrb	r3, [fp, #-17]	; 0xffffffef
   16688:	cmp	r3, #0
   1668c:	beq	166cc <ftello64@plt+0x541c>
   16690:	ldr	r3, [fp, #-36]	; 0xffffffdc
   16694:	lsl	r3, r3, #1
   16698:	mov	r0, r3
   1669c:	bl	16408 <ftello64@plt+0x5158>
   166a0:	str	r0, [fp, #-16]
   166a4:	ldr	r3, [fp, #-16]
   166a8:	cmp	r3, #0
   166ac:	bne	166b4 <ftello64@plt+0x5404>
   166b0:	bl	19428 <ftello64@plt+0x8178>
   166b4:	mov	r1, #4
   166b8:	ldr	r0, [fp, #-36]	; 0xffffffdc
   166bc:	bl	18ae8 <ftello64@plt+0x7838>
   166c0:	mov	r3, r0
   166c4:	str	r3, [fp, #-8]
   166c8:	b	16728 <ftello64@plt+0x5478>
   166cc:	mov	r3, #0
   166d0:	str	r3, [fp, #-16]
   166d4:	mov	r1, #4
   166d8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   166dc:	bl	18ae8 <ftello64@plt+0x7838>
   166e0:	mov	r3, r0
   166e4:	str	r3, [fp, #-8]
   166e8:	mov	r3, #0
   166ec:	str	r3, [fp, #-12]
   166f0:	b	16718 <ftello64@plt+0x5468>
   166f4:	ldr	r3, [fp, #-12]
   166f8:	lsl	r3, r3, #2
   166fc:	ldr	r2, [fp, #-8]
   16700:	add	r3, r2, r3
   16704:	ldr	r2, [fp, #-12]
   16708:	str	r2, [r3]
   1670c:	ldr	r3, [fp, #-12]
   16710:	add	r3, r3, #1
   16714:	str	r3, [fp, #-12]
   16718:	ldr	r2, [fp, #-12]
   1671c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   16720:	cmp	r2, r3
   16724:	bcc	166f4 <ftello64@plt+0x5444>
   16728:	mov	r3, #0
   1672c:	str	r3, [fp, #-12]
   16730:	b	167a4 <ftello64@plt+0x54f4>
   16734:	ldr	r2, [fp, #-40]	; 0xffffffd8
   16738:	ldr	r3, [fp, #-12]
   1673c:	sub	r3, r2, r3
   16740:	mov	r2, r3
   16744:	mov	r3, #0
   16748:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1674c:	bl	161dc <ftello64@plt+0x4f2c>
   16750:	mov	r2, r0
   16754:	mov	r3, r1
   16758:	ldr	r3, [fp, #-12]
   1675c:	add	r3, r2, r3
   16760:	str	r3, [fp, #-24]	; 0xffffffe8
   16764:	ldrb	r3, [fp, #-17]	; 0xffffffef
   16768:	cmp	r3, #0
   1676c:	beq	16788 <ftello64@plt+0x54d8>
   16770:	ldr	r3, [fp, #-24]	; 0xffffffe8
   16774:	ldr	r2, [fp, #-12]
   16778:	ldr	r1, [fp, #-8]
   1677c:	ldr	r0, [fp, #-16]
   16780:	bl	16450 <ftello64@plt+0x51a0>
   16784:	b	16798 <ftello64@plt+0x54e8>
   16788:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1678c:	ldr	r1, [fp, #-12]
   16790:	ldr	r0, [fp, #-8]
   16794:	bl	162f4 <ftello64@plt+0x5044>
   16798:	ldr	r3, [fp, #-12]
   1679c:	add	r3, r3, #1
   167a0:	str	r3, [fp, #-12]
   167a4:	ldr	r2, [fp, #-12]
   167a8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   167ac:	cmp	r2, r3
   167b0:	bcc	16734 <ftello64@plt+0x5484>
   167b4:	ldrb	r3, [fp, #-17]	; 0xffffffef
   167b8:	cmp	r3, #0
   167bc:	beq	167cc <ftello64@plt+0x551c>
   167c0:	ldr	r0, [fp, #-16]
   167c4:	bl	165ac <ftello64@plt+0x52fc>
   167c8:	b	167e0 <ftello64@plt+0x5530>
   167cc:	mov	r2, #4
   167d0:	ldr	r1, [fp, #-36]	; 0xffffffdc
   167d4:	ldr	r0, [fp, #-8]
   167d8:	bl	188a4 <ftello64@plt+0x75f4>
   167dc:	str	r0, [fp, #-8]
   167e0:	nop			; (mov r0, r0)
   167e4:	ldr	r3, [fp, #-8]
   167e8:	mov	r0, r3
   167ec:	sub	sp, fp, #4
   167f0:	pop	{fp, pc}
   167f4:	push	{r4, r5, r6, fp, lr}
   167f8:	add	fp, sp, #16
   167fc:	sub	sp, sp, #12
   16800:	str	r0, [fp, #-24]	; 0xffffffe8
   16804:	ldr	r3, [fp, #-24]	; 0xffffffe8
   16808:	cmp	r3, #0
   1680c:	beq	16870 <ftello64@plt+0x55c0>
   16810:	ldr	r3, [pc, #92]	; 16874 <ftello64@plt+0x55c4>
   16814:	ldr	r4, [r3]
   16818:	bl	111a8 <__errno_location@plt>
   1681c:	mov	r3, r0
   16820:	ldr	r5, [r3]
   16824:	bl	111a8 <__errno_location@plt>
   16828:	mov	r3, r0
   1682c:	ldr	r3, [r3]
   16830:	cmp	r3, #0
   16834:	bne	16848 <ftello64@plt+0x5598>
   16838:	ldr	r0, [pc, #56]	; 16878 <ftello64@plt+0x55c8>
   1683c:	bl	11178 <gettext@plt>
   16840:	mov	r6, r0
   16844:	b	16854 <ftello64@plt+0x55a4>
   16848:	ldr	r0, [pc, #44]	; 1687c <ftello64@plt+0x55cc>
   1684c:	bl	11178 <gettext@plt>
   16850:	mov	r6, r0
   16854:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16858:	bl	15de8 <ftello64@plt+0x4b38>
   1685c:	mov	r3, r0
   16860:	mov	r2, r6
   16864:	mov	r1, r5
   16868:	mov	r0, r4
   1686c:	bl	11100 <error@plt>
   16870:	bl	11280 <abort@plt>
   16874:	andeq	pc, r2, ip, lsr #2
   16878:	andeq	sp, r1, r8, lsr #31
   1687c:			; <UNDEFINED> instruction: 0x0001dfb8
   16880:	push	{fp, lr}
   16884:	add	fp, sp, #4
   16888:	sub	sp, sp, #16
   1688c:	str	r0, [fp, #-16]
   16890:	str	r1, [fp, #-20]	; 0xffffffec
   16894:	ldr	r0, [pc, #60]	; 168d8 <ftello64@plt+0x5628>
   16898:	bl	1890c <ftello64@plt+0x765c>
   1689c:	mov	r3, r0
   168a0:	str	r3, [fp, #-8]
   168a4:	ldr	r3, [fp, #-8]
   168a8:	ldr	r2, [fp, #-16]
   168ac:	str	r2, [r3]
   168b0:	ldr	r3, [fp, #-8]
   168b4:	ldr	r2, [pc, #32]	; 168dc <ftello64@plt+0x562c>
   168b8:	str	r2, [r3, #4]
   168bc:	ldr	r3, [fp, #-8]
   168c0:	ldr	r2, [fp, #-20]	; 0xffffffec
   168c4:	str	r2, [r3, #8]
   168c8:	ldr	r3, [fp, #-8]
   168cc:	mov	r0, r3
   168d0:	sub	sp, fp, #4
   168d4:	pop	{fp, pc}
   168d8:	andeq	r0, r0, ip, lsl r8
   168dc:	strdeq	r6, [r1], -r4
   168e0:	push	{fp, lr}
   168e4:	add	fp, sp, #4
   168e8:	sub	sp, sp, #24
   168ec:	str	r0, [fp, #-24]	; 0xffffffe8
   168f0:	str	r1, [fp, #-28]	; 0xffffffe4
   168f4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   168f8:	str	r3, [fp, #-8]
   168fc:	ldr	r2, [fp, #-8]
   16900:	ldr	r3, [fp, #-28]	; 0xffffffe4
   16904:	add	r3, r2, r3
   16908:	str	r3, [fp, #-12]
   1690c:	b	1696c <ftello64@plt+0x56bc>
   16910:	ldr	r2, [fp, #-12]
   16914:	ldr	r3, [fp, #-8]
   16918:	sub	r3, r2, r3
   1691c:	mov	r2, #0
   16920:	mov	r1, r3
   16924:	ldr	r0, [fp, #-8]
   16928:	bl	11268 <getrandom@plt>
   1692c:	str	r0, [fp, #-16]
   16930:	ldr	r3, [fp, #-16]
   16934:	cmp	r3, #0
   16938:	blt	16950 <ftello64@plt+0x56a0>
   1693c:	ldr	r3, [fp, #-16]
   16940:	ldr	r2, [fp, #-8]
   16944:	add	r3, r2, r3
   16948:	str	r3, [fp, #-8]
   1694c:	b	1696c <ftello64@plt+0x56bc>
   16950:	bl	111a8 <__errno_location@plt>
   16954:	mov	r3, r0
   16958:	ldr	r3, [r3]
   1695c:	cmp	r3, #4
   16960:	beq	1696c <ftello64@plt+0x56bc>
   16964:	mov	r3, #0
   16968:	b	16980 <ftello64@plt+0x56d0>
   1696c:	ldr	r2, [fp, #-8]
   16970:	ldr	r3, [fp, #-12]
   16974:	cmp	r2, r3
   16978:	bcc	16910 <ftello64@plt+0x5660>
   1697c:	mov	r3, #1
   16980:	mov	r0, r3
   16984:	sub	sp, fp, #4
   16988:	pop	{fp, pc}
   1698c:	push	{fp, lr}
   16990:	add	fp, sp, #4
   16994:	sub	sp, sp, #16
   16998:	str	r0, [fp, #-16]
   1699c:	ldr	r3, [fp, #-16]
   169a0:	ldr	r3, [r3]
   169a4:	str	r3, [fp, #-8]
   169a8:	ldr	r1, [pc, #56]	; 169e8 <ftello64@plt+0x5738>
   169ac:	ldr	r0, [fp, #-16]
   169b0:	bl	11244 <explicit_bzero@plt>
   169b4:	ldr	r0, [fp, #-16]
   169b8:	bl	1a3c4 <ftello64@plt+0x9114>
   169bc:	ldr	r3, [fp, #-8]
   169c0:	cmp	r3, #0
   169c4:	beq	169d8 <ftello64@plt+0x5728>
   169c8:	ldr	r0, [fp, #-8]
   169cc:	bl	12fc8 <ftello64@plt+0x1d18>
   169d0:	mov	r3, r0
   169d4:	b	169dc <ftello64@plt+0x572c>
   169d8:	mov	r3, #0
   169dc:	mov	r0, r3
   169e0:	sub	sp, fp, #4
   169e4:	pop	{fp, pc}
   169e8:	andeq	r0, r0, ip, lsl r8
   169ec:	push	{fp, lr}
   169f0:	add	fp, sp, #4
   169f4:	sub	sp, sp, #24
   169f8:	str	r0, [fp, #-24]	; 0xffffffe8
   169fc:	str	r1, [fp, #-28]	; 0xffffffe4
   16a00:	ldr	r3, [fp, #-28]	; 0xffffffe4
   16a04:	cmp	r3, #0
   16a08:	bne	16a20 <ftello64@plt+0x5770>
   16a0c:	mov	r1, #0
   16a10:	mov	r0, #0
   16a14:	bl	16880 <ftello64@plt+0x55d0>
   16a18:	mov	r3, r0
   16a1c:	b	16b24 <ftello64@plt+0x5874>
   16a20:	mov	r3, #0
   16a24:	str	r3, [fp, #-8]
   16a28:	ldr	r3, [fp, #-24]	; 0xffffffe8
   16a2c:	cmp	r3, #0
   16a30:	beq	16a58 <ftello64@plt+0x57a8>
   16a34:	ldr	r1, [pc, #244]	; 16b30 <ftello64@plt+0x5880>
   16a38:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16a3c:	bl	1a2b8 <ftello64@plt+0x9008>
   16a40:	str	r0, [fp, #-8]
   16a44:	ldr	r3, [fp, #-8]
   16a48:	cmp	r3, #0
   16a4c:	bne	16a58 <ftello64@plt+0x57a8>
   16a50:	mov	r3, #0
   16a54:	b	16b24 <ftello64@plt+0x5874>
   16a58:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16a5c:	ldr	r0, [fp, #-8]
   16a60:	bl	16880 <ftello64@plt+0x55d0>
   16a64:	str	r0, [fp, #-12]
   16a68:	ldr	r3, [fp, #-8]
   16a6c:	cmp	r3, #0
   16a70:	beq	16a9c <ftello64@plt+0x57ec>
   16a74:	ldr	r3, [fp, #-12]
   16a78:	add	r1, r3, #12
   16a7c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   16a80:	cmp	r3, #2048	; 0x800
   16a84:	movcc	r3, r3
   16a88:	movcs	r3, #2048	; 0x800
   16a8c:	mov	r2, #0
   16a90:	ldr	r0, [fp, #-8]
   16a94:	bl	111c0 <setvbuf@plt>
   16a98:	b	16b20 <ftello64@plt+0x5870>
   16a9c:	ldr	r3, [fp, #-12]
   16aa0:	mov	r2, #0
   16aa4:	str	r2, [r3, #12]
   16aa8:	ldr	r3, [fp, #-12]
   16aac:	add	r2, r3, #16
   16ab0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   16ab4:	cmp	r3, #1024	; 0x400
   16ab8:	movcc	r3, r3
   16abc:	movcs	r3, #1024	; 0x400
   16ac0:	mov	r1, r3
   16ac4:	mov	r0, r2
   16ac8:	bl	168e0 <ftello64@plt+0x5630>
   16acc:	mov	r3, r0
   16ad0:	eor	r3, r3, #1
   16ad4:	uxtb	r3, r3
   16ad8:	cmp	r3, #0
   16adc:	beq	16b10 <ftello64@plt+0x5860>
   16ae0:	bl	111a8 <__errno_location@plt>
   16ae4:	mov	r3, r0
   16ae8:	ldr	r3, [r3]
   16aec:	str	r3, [fp, #-16]
   16af0:	ldr	r0, [fp, #-12]
   16af4:	bl	1698c <ftello64@plt+0x56dc>
   16af8:	bl	111a8 <__errno_location@plt>
   16afc:	mov	r2, r0
   16b00:	ldr	r3, [fp, #-16]
   16b04:	str	r3, [r2]
   16b08:	mov	r3, #0
   16b0c:	b	16b24 <ftello64@plt+0x5874>
   16b10:	ldr	r3, [fp, #-12]
   16b14:	add	r3, r3, #16
   16b18:	mov	r0, r3
   16b1c:	bl	17504 <ftello64@plt+0x6254>
   16b20:	ldr	r3, [fp, #-12]
   16b24:	mov	r0, r3
   16b28:	sub	sp, fp, #4
   16b2c:	pop	{fp, pc}
   16b30:	andeq	sp, r1, r8, asr #31
   16b34:	push	{fp}		; (str fp, [sp, #-4]!)
   16b38:	add	fp, sp, #0
   16b3c:	sub	sp, sp, #12
   16b40:	str	r0, [fp, #-8]
   16b44:	str	r1, [fp, #-12]
   16b48:	ldr	r3, [fp, #-8]
   16b4c:	ldr	r2, [fp, #-12]
   16b50:	str	r2, [r3, #4]
   16b54:	nop			; (mov r0, r0)
   16b58:	add	sp, fp, #0
   16b5c:	pop	{fp}		; (ldr fp, [sp], #4)
   16b60:	bx	lr
   16b64:	push	{fp}		; (str fp, [sp, #-4]!)
   16b68:	add	fp, sp, #0
   16b6c:	sub	sp, sp, #12
   16b70:	str	r0, [fp, #-8]
   16b74:	str	r1, [fp, #-12]
   16b78:	ldr	r3, [fp, #-8]
   16b7c:	ldr	r2, [fp, #-12]
   16b80:	str	r2, [r3, #8]
   16b84:	nop			; (mov r0, r0)
   16b88:	add	sp, fp, #0
   16b8c:	pop	{fp}		; (ldr fp, [sp], #4)
   16b90:	bx	lr
   16b94:	push	{r4, fp, lr}
   16b98:	add	fp, sp, #8
   16b9c:	sub	sp, sp, #28
   16ba0:	str	r0, [fp, #-24]	; 0xffffffe8
   16ba4:	str	r1, [fp, #-28]	; 0xffffffe4
   16ba8:	str	r2, [fp, #-32]	; 0xffffffe0
   16bac:	ldr	r3, [fp, #-24]	; 0xffffffe8
   16bb0:	ldr	r3, [r3]
   16bb4:	ldr	r2, [fp, #-32]	; 0xffffffe0
   16bb8:	mov	r1, #1
   16bbc:	ldr	r0, [fp, #-28]	; 0xffffffe4
   16bc0:	bl	1125c <fread_unlocked@plt>
   16bc4:	str	r0, [fp, #-16]
   16bc8:	bl	111a8 <__errno_location@plt>
   16bcc:	mov	r3, r0
   16bd0:	ldr	r3, [r3]
   16bd4:	str	r3, [fp, #-20]	; 0xffffffec
   16bd8:	ldr	r2, [fp, #-28]	; 0xffffffe4
   16bdc:	ldr	r3, [fp, #-16]
   16be0:	add	r3, r2, r3
   16be4:	str	r3, [fp, #-28]	; 0xffffffe4
   16be8:	ldr	r2, [fp, #-32]	; 0xffffffe0
   16bec:	ldr	r3, [fp, #-16]
   16bf0:	sub	r3, r2, r3
   16bf4:	str	r3, [fp, #-32]	; 0xffffffe0
   16bf8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   16bfc:	cmp	r3, #0
   16c00:	beq	16c54 <ftello64@plt+0x59a4>
   16c04:	bl	111a8 <__errno_location@plt>
   16c08:	mov	r4, r0
   16c0c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   16c10:	ldr	r3, [r3]
   16c14:	mov	r0, r3
   16c18:	bl	110e8 <ferror_unlocked@plt>
   16c1c:	mov	r3, r0
   16c20:	cmp	r3, #0
   16c24:	beq	16c30 <ftello64@plt+0x5980>
   16c28:	ldr	r3, [fp, #-20]	; 0xffffffec
   16c2c:	b	16c34 <ftello64@plt+0x5984>
   16c30:	mov	r3, #0
   16c34:	str	r3, [r4]
   16c38:	ldr	r3, [fp, #-24]	; 0xffffffe8
   16c3c:	ldr	r3, [r3, #4]
   16c40:	ldr	r2, [fp, #-24]	; 0xffffffe8
   16c44:	ldr	r2, [r2, #8]
   16c48:	mov	r0, r2
   16c4c:	blx	r3
   16c50:	b	16bac <ftello64@plt+0x58fc>
   16c54:	nop			; (mov r0, r0)
   16c58:	nop			; (mov r0, r0)
   16c5c:	sub	sp, fp, #8
   16c60:	pop	{r4, fp, pc}
   16c64:	push	{fp, lr}
   16c68:	add	fp, sp, #4
   16c6c:	sub	sp, sp, #32
   16c70:	str	r0, [fp, #-24]	; 0xffffffe8
   16c74:	str	r1, [fp, #-28]	; 0xffffffe4
   16c78:	str	r2, [fp, #-32]	; 0xffffffe0
   16c7c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   16c80:	ldr	r3, [r3]
   16c84:	str	r3, [fp, #-8]
   16c88:	ldr	r3, [fp, #-28]	; 0xffffffe4
   16c8c:	str	r3, [fp, #-16]
   16c90:	ldr	r2, [fp, #-32]	; 0xffffffe0
   16c94:	ldr	r3, [fp, #-8]
   16c98:	cmp	r2, r3
   16c9c:	bhi	16cdc <ftello64@plt+0x5a2c>
   16ca0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   16ca4:	add	r2, r3, #1040	; 0x410
   16ca8:	ldr	r3, [fp, #-8]
   16cac:	rsb	r3, r3, #1024	; 0x400
   16cb0:	add	r3, r2, r3
   16cb4:	ldr	r2, [fp, #-32]	; 0xffffffe0
   16cb8:	mov	r1, r3
   16cbc:	ldr	r0, [fp, #-28]	; 0xffffffe4
   16cc0:	bl	11010 <memcpy@plt>
   16cc4:	ldr	r2, [fp, #-8]
   16cc8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   16ccc:	sub	r2, r2, r3
   16cd0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   16cd4:	str	r2, [r3]
   16cd8:	b	16dc0 <ftello64@plt+0x5b10>
   16cdc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   16ce0:	add	r2, r3, #1040	; 0x410
   16ce4:	ldr	r3, [fp, #-8]
   16ce8:	rsb	r3, r3, #1024	; 0x400
   16cec:	add	r3, r2, r3
   16cf0:	ldr	r2, [fp, #-8]
   16cf4:	mov	r1, r3
   16cf8:	ldr	r0, [fp, #-28]	; 0xffffffe4
   16cfc:	bl	11010 <memcpy@plt>
   16d00:	ldr	r2, [fp, #-16]
   16d04:	ldr	r3, [fp, #-8]
   16d08:	add	r3, r2, r3
   16d0c:	str	r3, [fp, #-28]	; 0xffffffe4
   16d10:	ldr	r2, [fp, #-32]	; 0xffffffe0
   16d14:	ldr	r3, [fp, #-8]
   16d18:	sub	r3, r2, r3
   16d1c:	str	r3, [fp, #-32]	; 0xffffffe0
   16d20:	ldr	r3, [fp, #-28]	; 0xffffffe4
   16d24:	and	r3, r3, #3
   16d28:	cmp	r3, #0
   16d2c:	bne	16d98 <ftello64@plt+0x5ae8>
   16d30:	ldr	r3, [fp, #-28]	; 0xffffffe4
   16d34:	str	r3, [fp, #-12]
   16d38:	b	16d84 <ftello64@plt+0x5ad4>
   16d3c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   16d40:	add	r3, r3, #4
   16d44:	ldr	r1, [fp, #-12]
   16d48:	mov	r0, r3
   16d4c:	bl	16edc <ftello64@plt+0x5c2c>
   16d50:	ldr	r3, [fp, #-12]
   16d54:	add	r3, r3, #1024	; 0x400
   16d58:	str	r3, [fp, #-12]
   16d5c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   16d60:	sub	r3, r3, #1024	; 0x400
   16d64:	str	r3, [fp, #-32]	; 0xffffffe0
   16d68:	ldr	r3, [fp, #-32]	; 0xffffffe0
   16d6c:	cmp	r3, #0
   16d70:	bne	16d84 <ftello64@plt+0x5ad4>
   16d74:	ldr	r3, [fp, #-24]	; 0xffffffe8
   16d78:	mov	r2, #0
   16d7c:	str	r2, [r3]
   16d80:	b	16dc0 <ftello64@plt+0x5b10>
   16d84:	ldr	r3, [fp, #-32]	; 0xffffffe0
   16d88:	cmp	r3, #1024	; 0x400
   16d8c:	bcs	16d3c <ftello64@plt+0x5a8c>
   16d90:	ldr	r3, [fp, #-12]
   16d94:	str	r3, [fp, #-28]	; 0xffffffe4
   16d98:	ldr	r3, [fp, #-24]	; 0xffffffe8
   16d9c:	add	r2, r3, #4
   16da0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   16da4:	add	r3, r3, #1040	; 0x410
   16da8:	mov	r1, r3
   16dac:	mov	r0, r2
   16db0:	bl	16edc <ftello64@plt+0x5c2c>
   16db4:	mov	r3, #1024	; 0x400
   16db8:	str	r3, [fp, #-8]
   16dbc:	b	16c88 <ftello64@plt+0x59d8>
   16dc0:	sub	sp, fp, #4
   16dc4:	pop	{fp, pc}
   16dc8:	push	{fp, lr}
   16dcc:	add	fp, sp, #4
   16dd0:	sub	sp, sp, #16
   16dd4:	str	r0, [fp, #-8]
   16dd8:	str	r1, [fp, #-12]
   16ddc:	str	r2, [fp, #-16]
   16de0:	ldr	r3, [fp, #-8]
   16de4:	ldr	r3, [r3]
   16de8:	cmp	r3, #0
   16dec:	beq	16e04 <ftello64@plt+0x5b54>
   16df0:	ldr	r2, [fp, #-16]
   16df4:	ldr	r1, [fp, #-12]
   16df8:	ldr	r0, [fp, #-8]
   16dfc:	bl	16b94 <ftello64@plt+0x58e4>
   16e00:	b	16e1c <ftello64@plt+0x5b6c>
   16e04:	ldr	r3, [fp, #-8]
   16e08:	add	r3, r3, #12
   16e0c:	ldr	r2, [fp, #-16]
   16e10:	ldr	r1, [fp, #-12]
   16e14:	mov	r0, r3
   16e18:	bl	16c64 <ftello64@plt+0x59b4>
   16e1c:	nop			; (mov r0, r0)
   16e20:	sub	sp, fp, #4
   16e24:	pop	{fp, pc}
   16e28:	push	{fp, lr}
   16e2c:	add	fp, sp, #4
   16e30:	sub	sp, sp, #8
   16e34:	str	r0, [fp, #-8]
   16e38:	ldr	r0, [fp, #-8]
   16e3c:	bl	1698c <ftello64@plt+0x56dc>
   16e40:	mov	r3, r0
   16e44:	mov	r0, r3
   16e48:	sub	sp, fp, #4
   16e4c:	pop	{fp, pc}
   16e50:	push	{fp}		; (str fp, [sp, #-4]!)
   16e54:	add	fp, sp, #0
   16e58:	sub	sp, sp, #20
   16e5c:	str	r0, [fp, #-16]
   16e60:	mvn	r3, #0
   16e64:	str	r3, [fp, #-8]
   16e68:	ldr	r2, [fp, #-16]
   16e6c:	ldr	r3, [fp, #-8]
   16e70:	and	r3, r3, r2
   16e74:	mov	r0, r3
   16e78:	add	sp, fp, #0
   16e7c:	pop	{fp}		; (ldr fp, [sp], #4)
   16e80:	bx	lr
   16e84:	push	{fp}		; (str fp, [sp, #-4]!)
   16e88:	add	fp, sp, #0
   16e8c:	sub	sp, sp, #28
   16e90:	str	r0, [fp, #-24]	; 0xffffffe8
   16e94:	str	r1, [fp, #-28]	; 0xffffffe4
   16e98:	ldr	r3, [fp, #-24]	; 0xffffffe8
   16e9c:	str	r3, [fp, #-8]
   16ea0:	ldr	r3, [fp, #-8]
   16ea4:	str	r3, [fp, #-12]
   16ea8:	ldr	r3, [fp, #-28]	; 0xffffffe4
   16eac:	and	r3, r3, #1020	; 0x3fc
   16eb0:	ldr	r2, [fp, #-12]
   16eb4:	add	r3, r2, r3
   16eb8:	str	r3, [fp, #-16]
   16ebc:	ldr	r3, [fp, #-16]
   16ec0:	str	r3, [fp, #-20]	; 0xffffffec
   16ec4:	ldr	r3, [fp, #-20]	; 0xffffffec
   16ec8:	ldr	r3, [r3]
   16ecc:	mov	r0, r3
   16ed0:	add	sp, fp, #0
   16ed4:	pop	{fp}		; (ldr fp, [sp], #4)
   16ed8:	bx	lr
   16edc:	push	{r4, fp, lr}
   16ee0:	add	fp, sp, #8
   16ee4:	sub	sp, sp, #92	; 0x5c
   16ee8:	str	r0, [fp, #-96]	; 0xffffffa0
   16eec:	str	r1, [fp, #-100]	; 0xffffff9c
   16ef0:	ldr	r3, [fp, #-96]	; 0xffffffa0
   16ef4:	ldr	r3, [r3, #1024]	; 0x400
   16ef8:	str	r3, [fp, #-16]
   16efc:	ldr	r3, [fp, #-96]	; 0xffffffa0
   16f00:	ldr	r2, [r3, #1028]	; 0x404
   16f04:	ldr	r3, [fp, #-96]	; 0xffffffa0
   16f08:	ldr	r3, [r3, #1032]	; 0x408
   16f0c:	add	r1, r3, #1
   16f10:	ldr	r3, [fp, #-96]	; 0xffffffa0
   16f14:	str	r1, [r3, #1032]	; 0x408
   16f18:	ldr	r3, [fp, #-96]	; 0xffffffa0
   16f1c:	ldr	r3, [r3, #1032]	; 0x408
   16f20:	add	r3, r2, r3
   16f24:	str	r3, [fp, #-20]	; 0xffffffec
   16f28:	ldr	r3, [fp, #-96]	; 0xffffffa0
   16f2c:	str	r3, [fp, #-24]	; 0xffffffe8
   16f30:	ldr	r3, [fp, #-100]	; 0xffffff9c
   16f34:	str	r3, [fp, #-28]	; 0xffffffe4
   16f38:	ldr	r3, [fp, #-16]
   16f3c:	lsl	r2, r3, #13
   16f40:	ldr	r3, [fp, #-16]
   16f44:	eor	r2, r2, r3
   16f48:	ldr	r3, [fp, #-24]	; 0xffffffe8
   16f4c:	add	r3, r3, #512	; 0x200
   16f50:	ldr	r3, [r3]
   16f54:	add	r3, r2, r3
   16f58:	str	r3, [fp, #-16]
   16f5c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   16f60:	ldr	r3, [r3]
   16f64:	str	r3, [fp, #-32]	; 0xffffffe0
   16f68:	ldr	r3, [fp, #-96]	; 0xffffffa0
   16f6c:	ldr	r1, [fp, #-32]	; 0xffffffe0
   16f70:	mov	r0, r3
   16f74:	bl	16e84 <ftello64@plt+0x5bd4>
   16f78:	mov	r2, r0
   16f7c:	ldr	r3, [fp, #-16]
   16f80:	add	r2, r2, r3
   16f84:	ldr	r3, [fp, #-20]	; 0xffffffec
   16f88:	add	r3, r2, r3
   16f8c:	str	r3, [fp, #-36]	; 0xffffffdc
   16f90:	ldr	r3, [fp, #-24]	; 0xffffffe8
   16f94:	ldr	r2, [fp, #-36]	; 0xffffffdc
   16f98:	str	r2, [r3]
   16f9c:	ldr	r2, [fp, #-96]	; 0xffffffa0
   16fa0:	ldr	r3, [fp, #-36]	; 0xffffffdc
   16fa4:	lsr	r3, r3, #8
   16fa8:	mov	r1, r3
   16fac:	mov	r0, r2
   16fb0:	bl	16e84 <ftello64@plt+0x5bd4>
   16fb4:	mov	r2, r0
   16fb8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   16fbc:	add	r3, r2, r3
   16fc0:	mov	r0, r3
   16fc4:	bl	16e50 <ftello64@plt+0x5ba0>
   16fc8:	str	r0, [fp, #-20]	; 0xffffffec
   16fcc:	ldr	r3, [fp, #-28]	; 0xffffffe4
   16fd0:	ldr	r2, [fp, #-20]	; 0xffffffec
   16fd4:	str	r2, [r3]
   16fd8:	ldr	r0, [fp, #-16]
   16fdc:	bl	16e50 <ftello64@plt+0x5ba0>
   16fe0:	mov	r3, r0
   16fe4:	lsr	r2, r3, #6
   16fe8:	ldr	r3, [fp, #-16]
   16fec:	eor	r2, r2, r3
   16ff0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   16ff4:	add	r3, r3, #516	; 0x204
   16ff8:	ldr	r3, [r3]
   16ffc:	add	r3, r2, r3
   17000:	str	r3, [fp, #-16]
   17004:	ldr	r3, [fp, #-24]	; 0xffffffe8
   17008:	ldr	r3, [r3, #4]
   1700c:	str	r3, [fp, #-40]	; 0xffffffd8
   17010:	ldr	r3, [fp, #-24]	; 0xffffffe8
   17014:	add	r4, r3, #4
   17018:	ldr	r3, [fp, #-96]	; 0xffffffa0
   1701c:	ldr	r1, [fp, #-40]	; 0xffffffd8
   17020:	mov	r0, r3
   17024:	bl	16e84 <ftello64@plt+0x5bd4>
   17028:	mov	r2, r0
   1702c:	ldr	r3, [fp, #-16]
   17030:	add	r2, r2, r3
   17034:	ldr	r3, [fp, #-20]	; 0xffffffec
   17038:	add	r3, r2, r3
   1703c:	str	r3, [fp, #-44]	; 0xffffffd4
   17040:	ldr	r3, [fp, #-44]	; 0xffffffd4
   17044:	str	r3, [r4]
   17048:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1704c:	add	r4, r3, #4
   17050:	ldr	r2, [fp, #-96]	; 0xffffffa0
   17054:	ldr	r3, [fp, #-44]	; 0xffffffd4
   17058:	lsr	r3, r3, #8
   1705c:	mov	r1, r3
   17060:	mov	r0, r2
   17064:	bl	16e84 <ftello64@plt+0x5bd4>
   17068:	mov	r2, r0
   1706c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   17070:	add	r3, r2, r3
   17074:	mov	r0, r3
   17078:	bl	16e50 <ftello64@plt+0x5ba0>
   1707c:	str	r0, [fp, #-20]	; 0xffffffec
   17080:	ldr	r3, [fp, #-20]	; 0xffffffec
   17084:	str	r3, [r4]
   17088:	ldr	r3, [fp, #-16]
   1708c:	lsl	r2, r3, #2
   17090:	ldr	r3, [fp, #-16]
   17094:	eor	r2, r2, r3
   17098:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1709c:	add	r3, r3, #520	; 0x208
   170a0:	ldr	r3, [r3]
   170a4:	add	r3, r2, r3
   170a8:	str	r3, [fp, #-16]
   170ac:	ldr	r3, [fp, #-24]	; 0xffffffe8
   170b0:	ldr	r3, [r3, #8]
   170b4:	str	r3, [fp, #-48]	; 0xffffffd0
   170b8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   170bc:	add	r4, r3, #8
   170c0:	ldr	r3, [fp, #-96]	; 0xffffffa0
   170c4:	ldr	r1, [fp, #-48]	; 0xffffffd0
   170c8:	mov	r0, r3
   170cc:	bl	16e84 <ftello64@plt+0x5bd4>
   170d0:	mov	r2, r0
   170d4:	ldr	r3, [fp, #-16]
   170d8:	add	r2, r2, r3
   170dc:	ldr	r3, [fp, #-20]	; 0xffffffec
   170e0:	add	r3, r2, r3
   170e4:	str	r3, [fp, #-52]	; 0xffffffcc
   170e8:	ldr	r3, [fp, #-52]	; 0xffffffcc
   170ec:	str	r3, [r4]
   170f0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   170f4:	add	r4, r3, #8
   170f8:	ldr	r2, [fp, #-96]	; 0xffffffa0
   170fc:	ldr	r3, [fp, #-52]	; 0xffffffcc
   17100:	lsr	r3, r3, #8
   17104:	mov	r1, r3
   17108:	mov	r0, r2
   1710c:	bl	16e84 <ftello64@plt+0x5bd4>
   17110:	mov	r2, r0
   17114:	ldr	r3, [fp, #-48]	; 0xffffffd0
   17118:	add	r3, r2, r3
   1711c:	mov	r0, r3
   17120:	bl	16e50 <ftello64@plt+0x5ba0>
   17124:	str	r0, [fp, #-20]	; 0xffffffec
   17128:	ldr	r3, [fp, #-20]	; 0xffffffec
   1712c:	str	r3, [r4]
   17130:	ldr	r0, [fp, #-16]
   17134:	bl	16e50 <ftello64@plt+0x5ba0>
   17138:	mov	r3, r0
   1713c:	lsr	r2, r3, #16
   17140:	ldr	r3, [fp, #-16]
   17144:	eor	r2, r2, r3
   17148:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1714c:	add	r3, r3, #524	; 0x20c
   17150:	ldr	r3, [r3]
   17154:	add	r3, r2, r3
   17158:	str	r3, [fp, #-16]
   1715c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   17160:	ldr	r3, [r3, #12]
   17164:	str	r3, [fp, #-56]	; 0xffffffc8
   17168:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1716c:	add	r4, r3, #12
   17170:	ldr	r3, [fp, #-96]	; 0xffffffa0
   17174:	ldr	r1, [fp, #-56]	; 0xffffffc8
   17178:	mov	r0, r3
   1717c:	bl	16e84 <ftello64@plt+0x5bd4>
   17180:	mov	r2, r0
   17184:	ldr	r3, [fp, #-16]
   17188:	add	r2, r2, r3
   1718c:	ldr	r3, [fp, #-20]	; 0xffffffec
   17190:	add	r3, r2, r3
   17194:	str	r3, [fp, #-60]	; 0xffffffc4
   17198:	ldr	r3, [fp, #-60]	; 0xffffffc4
   1719c:	str	r3, [r4]
   171a0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   171a4:	add	r4, r3, #12
   171a8:	ldr	r2, [fp, #-96]	; 0xffffffa0
   171ac:	ldr	r3, [fp, #-60]	; 0xffffffc4
   171b0:	lsr	r3, r3, #8
   171b4:	mov	r1, r3
   171b8:	mov	r0, r2
   171bc:	bl	16e84 <ftello64@plt+0x5bd4>
   171c0:	mov	r2, r0
   171c4:	ldr	r3, [fp, #-56]	; 0xffffffc8
   171c8:	add	r3, r2, r3
   171cc:	mov	r0, r3
   171d0:	bl	16e50 <ftello64@plt+0x5ba0>
   171d4:	str	r0, [fp, #-20]	; 0xffffffec
   171d8:	ldr	r3, [fp, #-20]	; 0xffffffec
   171dc:	str	r3, [r4]
   171e0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   171e4:	add	r3, r3, #16
   171e8:	str	r3, [fp, #-28]	; 0xffffffe4
   171ec:	ldr	r3, [fp, #-24]	; 0xffffffe8
   171f0:	add	r3, r3, #16
   171f4:	str	r3, [fp, #-24]	; 0xffffffe8
   171f8:	ldr	r3, [fp, #-96]	; 0xffffffa0
   171fc:	add	r3, r3, #512	; 0x200
   17200:	ldr	r2, [fp, #-24]	; 0xffffffe8
   17204:	cmp	r2, r3
   17208:	bcc	16f38 <ftello64@plt+0x5c88>
   1720c:	ldr	r3, [fp, #-16]
   17210:	lsl	r2, r3, #13
   17214:	ldr	r3, [fp, #-16]
   17218:	eor	r2, r2, r3
   1721c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   17220:	sub	r3, r3, #512	; 0x200
   17224:	ldr	r3, [r3]
   17228:	add	r3, r2, r3
   1722c:	str	r3, [fp, #-16]
   17230:	ldr	r3, [fp, #-24]	; 0xffffffe8
   17234:	ldr	r3, [r3]
   17238:	str	r3, [fp, #-64]	; 0xffffffc0
   1723c:	ldr	r3, [fp, #-96]	; 0xffffffa0
   17240:	ldr	r1, [fp, #-64]	; 0xffffffc0
   17244:	mov	r0, r3
   17248:	bl	16e84 <ftello64@plt+0x5bd4>
   1724c:	mov	r2, r0
   17250:	ldr	r3, [fp, #-16]
   17254:	add	r2, r2, r3
   17258:	ldr	r3, [fp, #-20]	; 0xffffffec
   1725c:	add	r3, r2, r3
   17260:	str	r3, [fp, #-68]	; 0xffffffbc
   17264:	ldr	r3, [fp, #-24]	; 0xffffffe8
   17268:	ldr	r2, [fp, #-68]	; 0xffffffbc
   1726c:	str	r2, [r3]
   17270:	ldr	r2, [fp, #-96]	; 0xffffffa0
   17274:	ldr	r3, [fp, #-68]	; 0xffffffbc
   17278:	lsr	r3, r3, #8
   1727c:	mov	r1, r3
   17280:	mov	r0, r2
   17284:	bl	16e84 <ftello64@plt+0x5bd4>
   17288:	mov	r2, r0
   1728c:	ldr	r3, [fp, #-64]	; 0xffffffc0
   17290:	add	r3, r2, r3
   17294:	mov	r0, r3
   17298:	bl	16e50 <ftello64@plt+0x5ba0>
   1729c:	str	r0, [fp, #-20]	; 0xffffffec
   172a0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   172a4:	ldr	r2, [fp, #-20]	; 0xffffffec
   172a8:	str	r2, [r3]
   172ac:	ldr	r0, [fp, #-16]
   172b0:	bl	16e50 <ftello64@plt+0x5ba0>
   172b4:	mov	r3, r0
   172b8:	lsr	r2, r3, #6
   172bc:	ldr	r3, [fp, #-16]
   172c0:	eor	r2, r2, r3
   172c4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   172c8:	sub	r3, r3, #508	; 0x1fc
   172cc:	ldr	r3, [r3]
   172d0:	add	r3, r2, r3
   172d4:	str	r3, [fp, #-16]
   172d8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   172dc:	ldr	r3, [r3, #4]
   172e0:	str	r3, [fp, #-72]	; 0xffffffb8
   172e4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   172e8:	add	r4, r3, #4
   172ec:	ldr	r3, [fp, #-96]	; 0xffffffa0
   172f0:	ldr	r1, [fp, #-72]	; 0xffffffb8
   172f4:	mov	r0, r3
   172f8:	bl	16e84 <ftello64@plt+0x5bd4>
   172fc:	mov	r2, r0
   17300:	ldr	r3, [fp, #-16]
   17304:	add	r2, r2, r3
   17308:	ldr	r3, [fp, #-20]	; 0xffffffec
   1730c:	add	r3, r2, r3
   17310:	str	r3, [fp, #-76]	; 0xffffffb4
   17314:	ldr	r3, [fp, #-76]	; 0xffffffb4
   17318:	str	r3, [r4]
   1731c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   17320:	add	r4, r3, #4
   17324:	ldr	r2, [fp, #-96]	; 0xffffffa0
   17328:	ldr	r3, [fp, #-76]	; 0xffffffb4
   1732c:	lsr	r3, r3, #8
   17330:	mov	r1, r3
   17334:	mov	r0, r2
   17338:	bl	16e84 <ftello64@plt+0x5bd4>
   1733c:	mov	r2, r0
   17340:	ldr	r3, [fp, #-72]	; 0xffffffb8
   17344:	add	r3, r2, r3
   17348:	mov	r0, r3
   1734c:	bl	16e50 <ftello64@plt+0x5ba0>
   17350:	str	r0, [fp, #-20]	; 0xffffffec
   17354:	ldr	r3, [fp, #-20]	; 0xffffffec
   17358:	str	r3, [r4]
   1735c:	ldr	r3, [fp, #-16]
   17360:	lsl	r2, r3, #2
   17364:	ldr	r3, [fp, #-16]
   17368:	eor	r2, r2, r3
   1736c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   17370:	sub	r3, r3, #504	; 0x1f8
   17374:	ldr	r3, [r3]
   17378:	add	r3, r2, r3
   1737c:	str	r3, [fp, #-16]
   17380:	ldr	r3, [fp, #-24]	; 0xffffffe8
   17384:	ldr	r3, [r3, #8]
   17388:	str	r3, [fp, #-80]	; 0xffffffb0
   1738c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   17390:	add	r4, r3, #8
   17394:	ldr	r3, [fp, #-96]	; 0xffffffa0
   17398:	ldr	r1, [fp, #-80]	; 0xffffffb0
   1739c:	mov	r0, r3
   173a0:	bl	16e84 <ftello64@plt+0x5bd4>
   173a4:	mov	r2, r0
   173a8:	ldr	r3, [fp, #-16]
   173ac:	add	r2, r2, r3
   173b0:	ldr	r3, [fp, #-20]	; 0xffffffec
   173b4:	add	r3, r2, r3
   173b8:	str	r3, [fp, #-84]	; 0xffffffac
   173bc:	ldr	r3, [fp, #-84]	; 0xffffffac
   173c0:	str	r3, [r4]
   173c4:	ldr	r3, [fp, #-28]	; 0xffffffe4
   173c8:	add	r4, r3, #8
   173cc:	ldr	r2, [fp, #-96]	; 0xffffffa0
   173d0:	ldr	r3, [fp, #-84]	; 0xffffffac
   173d4:	lsr	r3, r3, #8
   173d8:	mov	r1, r3
   173dc:	mov	r0, r2
   173e0:	bl	16e84 <ftello64@plt+0x5bd4>
   173e4:	mov	r2, r0
   173e8:	ldr	r3, [fp, #-80]	; 0xffffffb0
   173ec:	add	r3, r2, r3
   173f0:	mov	r0, r3
   173f4:	bl	16e50 <ftello64@plt+0x5ba0>
   173f8:	str	r0, [fp, #-20]	; 0xffffffec
   173fc:	ldr	r3, [fp, #-20]	; 0xffffffec
   17400:	str	r3, [r4]
   17404:	ldr	r0, [fp, #-16]
   17408:	bl	16e50 <ftello64@plt+0x5ba0>
   1740c:	mov	r3, r0
   17410:	lsr	r2, r3, #16
   17414:	ldr	r3, [fp, #-16]
   17418:	eor	r2, r2, r3
   1741c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   17420:	sub	r3, r3, #500	; 0x1f4
   17424:	ldr	r3, [r3]
   17428:	add	r3, r2, r3
   1742c:	str	r3, [fp, #-16]
   17430:	ldr	r3, [fp, #-24]	; 0xffffffe8
   17434:	ldr	r3, [r3, #12]
   17438:	str	r3, [fp, #-88]	; 0xffffffa8
   1743c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   17440:	add	r4, r3, #12
   17444:	ldr	r3, [fp, #-96]	; 0xffffffa0
   17448:	ldr	r1, [fp, #-88]	; 0xffffffa8
   1744c:	mov	r0, r3
   17450:	bl	16e84 <ftello64@plt+0x5bd4>
   17454:	mov	r2, r0
   17458:	ldr	r3, [fp, #-16]
   1745c:	add	r2, r2, r3
   17460:	ldr	r3, [fp, #-20]	; 0xffffffec
   17464:	add	r3, r2, r3
   17468:	str	r3, [fp, #-92]	; 0xffffffa4
   1746c:	ldr	r3, [fp, #-92]	; 0xffffffa4
   17470:	str	r3, [r4]
   17474:	ldr	r3, [fp, #-28]	; 0xffffffe4
   17478:	add	r4, r3, #12
   1747c:	ldr	r2, [fp, #-96]	; 0xffffffa0
   17480:	ldr	r3, [fp, #-92]	; 0xffffffa4
   17484:	lsr	r3, r3, #8
   17488:	mov	r1, r3
   1748c:	mov	r0, r2
   17490:	bl	16e84 <ftello64@plt+0x5bd4>
   17494:	mov	r2, r0
   17498:	ldr	r3, [fp, #-88]	; 0xffffffa8
   1749c:	add	r3, r2, r3
   174a0:	mov	r0, r3
   174a4:	bl	16e50 <ftello64@plt+0x5ba0>
   174a8:	str	r0, [fp, #-20]	; 0xffffffec
   174ac:	ldr	r3, [fp, #-20]	; 0xffffffec
   174b0:	str	r3, [r4]
   174b4:	ldr	r3, [fp, #-28]	; 0xffffffe4
   174b8:	add	r3, r3, #16
   174bc:	str	r3, [fp, #-28]	; 0xffffffe4
   174c0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   174c4:	add	r3, r3, #16
   174c8:	str	r3, [fp, #-24]	; 0xffffffe8
   174cc:	ldr	r3, [fp, #-96]	; 0xffffffa0
   174d0:	add	r3, r3, #1024	; 0x400
   174d4:	ldr	r2, [fp, #-24]	; 0xffffffe8
   174d8:	cmp	r2, r3
   174dc:	bcc	1720c <ftello64@plt+0x5f5c>
   174e0:	ldr	r3, [fp, #-96]	; 0xffffffa0
   174e4:	ldr	r2, [fp, #-16]
   174e8:	str	r2, [r3, #1024]	; 0x400
   174ec:	ldr	r3, [fp, #-96]	; 0xffffffa0
   174f0:	ldr	r2, [fp, #-20]	; 0xffffffec
   174f4:	str	r2, [r3, #1028]	; 0x404
   174f8:	nop			; (mov r0, r0)
   174fc:	sub	sp, fp, #8
   17500:	pop	{r4, fp, pc}
   17504:	push	{fp, lr}
   17508:	add	fp, sp, #4
   1750c:	sub	sp, sp, #48	; 0x30
   17510:	str	r0, [fp, #-48]	; 0xffffffd0
   17514:	ldr	r3, [pc, #1832]	; 17c44 <ftello64@plt+0x6994>
   17518:	str	r3, [fp, #-8]
   1751c:	ldr	r3, [pc, #1828]	; 17c48 <ftello64@plt+0x6998>
   17520:	str	r3, [fp, #-12]
   17524:	ldr	r3, [pc, #1824]	; 17c4c <ftello64@plt+0x699c>
   17528:	str	r3, [fp, #-16]
   1752c:	ldr	r3, [pc, #1820]	; 17c50 <ftello64@plt+0x69a0>
   17530:	str	r3, [fp, #-20]	; 0xffffffec
   17534:	ldr	r3, [pc, #1816]	; 17c54 <ftello64@plt+0x69a4>
   17538:	str	r3, [fp, #-24]	; 0xffffffe8
   1753c:	ldr	r3, [pc, #1812]	; 17c58 <ftello64@plt+0x69a8>
   17540:	str	r3, [fp, #-28]	; 0xffffffe4
   17544:	ldr	r3, [pc, #1808]	; 17c5c <ftello64@plt+0x69ac>
   17548:	str	r3, [fp, #-32]	; 0xffffffe0
   1754c:	ldr	r3, [pc, #1804]	; 17c60 <ftello64@plt+0x69b0>
   17550:	str	r3, [fp, #-36]	; 0xffffffdc
   17554:	mov	r3, #0
   17558:	str	r3, [fp, #-40]	; 0xffffffd8
   1755c:	b	178a4 <ftello64@plt+0x65f4>
   17560:	ldr	r3, [fp, #-48]	; 0xffffffd0
   17564:	ldr	r2, [fp, #-40]	; 0xffffffd8
   17568:	ldr	r3, [r3, r2, lsl #2]
   1756c:	ldr	r2, [fp, #-8]
   17570:	add	r3, r2, r3
   17574:	str	r3, [fp, #-8]
   17578:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1757c:	add	r2, r3, #1
   17580:	ldr	r3, [fp, #-48]	; 0xffffffd0
   17584:	ldr	r3, [r3, r2, lsl #2]
   17588:	ldr	r2, [fp, #-12]
   1758c:	add	r3, r2, r3
   17590:	str	r3, [fp, #-12]
   17594:	ldr	r3, [fp, #-40]	; 0xffffffd8
   17598:	add	r2, r3, #2
   1759c:	ldr	r3, [fp, #-48]	; 0xffffffd0
   175a0:	ldr	r3, [r3, r2, lsl #2]
   175a4:	ldr	r2, [fp, #-16]
   175a8:	add	r3, r2, r3
   175ac:	str	r3, [fp, #-16]
   175b0:	ldr	r3, [fp, #-40]	; 0xffffffd8
   175b4:	add	r2, r3, #3
   175b8:	ldr	r3, [fp, #-48]	; 0xffffffd0
   175bc:	ldr	r3, [r3, r2, lsl #2]
   175c0:	ldr	r2, [fp, #-20]	; 0xffffffec
   175c4:	add	r3, r2, r3
   175c8:	str	r3, [fp, #-20]	; 0xffffffec
   175cc:	ldr	r3, [fp, #-40]	; 0xffffffd8
   175d0:	add	r2, r3, #4
   175d4:	ldr	r3, [fp, #-48]	; 0xffffffd0
   175d8:	ldr	r3, [r3, r2, lsl #2]
   175dc:	ldr	r2, [fp, #-24]	; 0xffffffe8
   175e0:	add	r3, r2, r3
   175e4:	str	r3, [fp, #-24]	; 0xffffffe8
   175e8:	ldr	r3, [fp, #-40]	; 0xffffffd8
   175ec:	add	r2, r3, #5
   175f0:	ldr	r3, [fp, #-48]	; 0xffffffd0
   175f4:	ldr	r3, [r3, r2, lsl #2]
   175f8:	ldr	r2, [fp, #-28]	; 0xffffffe4
   175fc:	add	r3, r2, r3
   17600:	str	r3, [fp, #-28]	; 0xffffffe4
   17604:	ldr	r3, [fp, #-40]	; 0xffffffd8
   17608:	add	r2, r3, #6
   1760c:	ldr	r3, [fp, #-48]	; 0xffffffd0
   17610:	ldr	r3, [r3, r2, lsl #2]
   17614:	ldr	r2, [fp, #-32]	; 0xffffffe0
   17618:	add	r3, r2, r3
   1761c:	str	r3, [fp, #-32]	; 0xffffffe0
   17620:	ldr	r3, [fp, #-40]	; 0xffffffd8
   17624:	add	r2, r3, #7
   17628:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1762c:	ldr	r3, [r3, r2, lsl #2]
   17630:	ldr	r2, [fp, #-36]	; 0xffffffdc
   17634:	add	r3, r2, r3
   17638:	str	r3, [fp, #-36]	; 0xffffffdc
   1763c:	ldr	r3, [fp, #-12]
   17640:	lsl	r3, r3, #11
   17644:	ldr	r2, [fp, #-8]
   17648:	eor	r3, r3, r2
   1764c:	str	r3, [fp, #-8]
   17650:	ldr	r2, [fp, #-20]	; 0xffffffec
   17654:	ldr	r3, [fp, #-8]
   17658:	add	r3, r2, r3
   1765c:	str	r3, [fp, #-20]	; 0xffffffec
   17660:	ldr	r2, [fp, #-12]
   17664:	ldr	r3, [fp, #-16]
   17668:	add	r3, r2, r3
   1766c:	str	r3, [fp, #-12]
   17670:	ldr	r0, [fp, #-16]
   17674:	bl	16e50 <ftello64@plt+0x5ba0>
   17678:	mov	r3, r0
   1767c:	lsr	r3, r3, #2
   17680:	ldr	r2, [fp, #-12]
   17684:	eor	r3, r3, r2
   17688:	str	r3, [fp, #-12]
   1768c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   17690:	ldr	r3, [fp, #-12]
   17694:	add	r3, r2, r3
   17698:	str	r3, [fp, #-24]	; 0xffffffe8
   1769c:	ldr	r2, [fp, #-16]
   176a0:	ldr	r3, [fp, #-20]	; 0xffffffec
   176a4:	add	r3, r2, r3
   176a8:	str	r3, [fp, #-16]
   176ac:	ldr	r3, [fp, #-20]	; 0xffffffec
   176b0:	lsl	r3, r3, #8
   176b4:	ldr	r2, [fp, #-16]
   176b8:	eor	r3, r3, r2
   176bc:	str	r3, [fp, #-16]
   176c0:	ldr	r2, [fp, #-28]	; 0xffffffe4
   176c4:	ldr	r3, [fp, #-16]
   176c8:	add	r3, r2, r3
   176cc:	str	r3, [fp, #-28]	; 0xffffffe4
   176d0:	ldr	r2, [fp, #-20]	; 0xffffffec
   176d4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   176d8:	add	r3, r2, r3
   176dc:	str	r3, [fp, #-20]	; 0xffffffec
   176e0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   176e4:	bl	16e50 <ftello64@plt+0x5ba0>
   176e8:	mov	r3, r0
   176ec:	lsr	r3, r3, #16
   176f0:	ldr	r2, [fp, #-20]	; 0xffffffec
   176f4:	eor	r3, r3, r2
   176f8:	str	r3, [fp, #-20]	; 0xffffffec
   176fc:	ldr	r2, [fp, #-32]	; 0xffffffe0
   17700:	ldr	r3, [fp, #-20]	; 0xffffffec
   17704:	add	r3, r2, r3
   17708:	str	r3, [fp, #-32]	; 0xffffffe0
   1770c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   17710:	ldr	r3, [fp, #-28]	; 0xffffffe4
   17714:	add	r3, r2, r3
   17718:	str	r3, [fp, #-24]	; 0xffffffe8
   1771c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   17720:	lsl	r3, r3, #10
   17724:	ldr	r2, [fp, #-24]	; 0xffffffe8
   17728:	eor	r3, r3, r2
   1772c:	str	r3, [fp, #-24]	; 0xffffffe8
   17730:	ldr	r2, [fp, #-36]	; 0xffffffdc
   17734:	ldr	r3, [fp, #-24]	; 0xffffffe8
   17738:	add	r3, r2, r3
   1773c:	str	r3, [fp, #-36]	; 0xffffffdc
   17740:	ldr	r2, [fp, #-28]	; 0xffffffe4
   17744:	ldr	r3, [fp, #-32]	; 0xffffffe0
   17748:	add	r3, r2, r3
   1774c:	str	r3, [fp, #-28]	; 0xffffffe4
   17750:	ldr	r0, [fp, #-32]	; 0xffffffe0
   17754:	bl	16e50 <ftello64@plt+0x5ba0>
   17758:	mov	r3, r0
   1775c:	lsr	r3, r3, #4
   17760:	ldr	r2, [fp, #-28]	; 0xffffffe4
   17764:	eor	r3, r3, r2
   17768:	str	r3, [fp, #-28]	; 0xffffffe4
   1776c:	ldr	r2, [fp, #-8]
   17770:	ldr	r3, [fp, #-28]	; 0xffffffe4
   17774:	add	r3, r2, r3
   17778:	str	r3, [fp, #-8]
   1777c:	ldr	r2, [fp, #-32]	; 0xffffffe0
   17780:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17784:	add	r3, r2, r3
   17788:	str	r3, [fp, #-32]	; 0xffffffe0
   1778c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17790:	lsl	r3, r3, #8
   17794:	ldr	r2, [fp, #-32]	; 0xffffffe0
   17798:	eor	r3, r3, r2
   1779c:	str	r3, [fp, #-32]	; 0xffffffe0
   177a0:	ldr	r2, [fp, #-12]
   177a4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   177a8:	add	r3, r2, r3
   177ac:	str	r3, [fp, #-12]
   177b0:	ldr	r2, [fp, #-36]	; 0xffffffdc
   177b4:	ldr	r3, [fp, #-8]
   177b8:	add	r3, r2, r3
   177bc:	str	r3, [fp, #-36]	; 0xffffffdc
   177c0:	ldr	r0, [fp, #-8]
   177c4:	bl	16e50 <ftello64@plt+0x5ba0>
   177c8:	mov	r3, r0
   177cc:	lsr	r3, r3, #9
   177d0:	ldr	r2, [fp, #-36]	; 0xffffffdc
   177d4:	eor	r3, r3, r2
   177d8:	str	r3, [fp, #-36]	; 0xffffffdc
   177dc:	ldr	r2, [fp, #-16]
   177e0:	ldr	r3, [fp, #-36]	; 0xffffffdc
   177e4:	add	r3, r2, r3
   177e8:	str	r3, [fp, #-16]
   177ec:	ldr	r2, [fp, #-8]
   177f0:	ldr	r3, [fp, #-12]
   177f4:	add	r3, r2, r3
   177f8:	str	r3, [fp, #-8]
   177fc:	ldr	r3, [fp, #-48]	; 0xffffffd0
   17800:	ldr	r2, [fp, #-40]	; 0xffffffd8
   17804:	ldr	r1, [fp, #-8]
   17808:	str	r1, [r3, r2, lsl #2]
   1780c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   17810:	add	r2, r3, #1
   17814:	ldr	r3, [fp, #-48]	; 0xffffffd0
   17818:	ldr	r1, [fp, #-12]
   1781c:	str	r1, [r3, r2, lsl #2]
   17820:	ldr	r3, [fp, #-40]	; 0xffffffd8
   17824:	add	r2, r3, #2
   17828:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1782c:	ldr	r1, [fp, #-16]
   17830:	str	r1, [r3, r2, lsl #2]
   17834:	ldr	r3, [fp, #-40]	; 0xffffffd8
   17838:	add	r2, r3, #3
   1783c:	ldr	r3, [fp, #-48]	; 0xffffffd0
   17840:	ldr	r1, [fp, #-20]	; 0xffffffec
   17844:	str	r1, [r3, r2, lsl #2]
   17848:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1784c:	add	r2, r3, #4
   17850:	ldr	r3, [fp, #-48]	; 0xffffffd0
   17854:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17858:	str	r1, [r3, r2, lsl #2]
   1785c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   17860:	add	r2, r3, #5
   17864:	ldr	r3, [fp, #-48]	; 0xffffffd0
   17868:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1786c:	str	r1, [r3, r2, lsl #2]
   17870:	ldr	r3, [fp, #-40]	; 0xffffffd8
   17874:	add	r2, r3, #6
   17878:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1787c:	ldr	r1, [fp, #-32]	; 0xffffffe0
   17880:	str	r1, [r3, r2, lsl #2]
   17884:	ldr	r3, [fp, #-40]	; 0xffffffd8
   17888:	add	r2, r3, #7
   1788c:	ldr	r3, [fp, #-48]	; 0xffffffd0
   17890:	ldr	r1, [fp, #-36]	; 0xffffffdc
   17894:	str	r1, [r3, r2, lsl #2]
   17898:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1789c:	add	r3, r3, #8
   178a0:	str	r3, [fp, #-40]	; 0xffffffd8
   178a4:	ldr	r3, [fp, #-40]	; 0xffffffd8
   178a8:	cmp	r3, #255	; 0xff
   178ac:	ble	17560 <ftello64@plt+0x62b0>
   178b0:	mov	r3, #0
   178b4:	str	r3, [fp, #-44]	; 0xffffffd4
   178b8:	b	17c00 <ftello64@plt+0x6950>
   178bc:	ldr	r3, [fp, #-48]	; 0xffffffd0
   178c0:	ldr	r2, [fp, #-44]	; 0xffffffd4
   178c4:	ldr	r3, [r3, r2, lsl #2]
   178c8:	ldr	r2, [fp, #-8]
   178cc:	add	r3, r2, r3
   178d0:	str	r3, [fp, #-8]
   178d4:	ldr	r3, [fp, #-44]	; 0xffffffd4
   178d8:	add	r2, r3, #1
   178dc:	ldr	r3, [fp, #-48]	; 0xffffffd0
   178e0:	ldr	r3, [r3, r2, lsl #2]
   178e4:	ldr	r2, [fp, #-12]
   178e8:	add	r3, r2, r3
   178ec:	str	r3, [fp, #-12]
   178f0:	ldr	r3, [fp, #-44]	; 0xffffffd4
   178f4:	add	r2, r3, #2
   178f8:	ldr	r3, [fp, #-48]	; 0xffffffd0
   178fc:	ldr	r3, [r3, r2, lsl #2]
   17900:	ldr	r2, [fp, #-16]
   17904:	add	r3, r2, r3
   17908:	str	r3, [fp, #-16]
   1790c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   17910:	add	r2, r3, #3
   17914:	ldr	r3, [fp, #-48]	; 0xffffffd0
   17918:	ldr	r3, [r3, r2, lsl #2]
   1791c:	ldr	r2, [fp, #-20]	; 0xffffffec
   17920:	add	r3, r2, r3
   17924:	str	r3, [fp, #-20]	; 0xffffffec
   17928:	ldr	r3, [fp, #-44]	; 0xffffffd4
   1792c:	add	r2, r3, #4
   17930:	ldr	r3, [fp, #-48]	; 0xffffffd0
   17934:	ldr	r3, [r3, r2, lsl #2]
   17938:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1793c:	add	r3, r2, r3
   17940:	str	r3, [fp, #-24]	; 0xffffffe8
   17944:	ldr	r3, [fp, #-44]	; 0xffffffd4
   17948:	add	r2, r3, #5
   1794c:	ldr	r3, [fp, #-48]	; 0xffffffd0
   17950:	ldr	r3, [r3, r2, lsl #2]
   17954:	ldr	r2, [fp, #-28]	; 0xffffffe4
   17958:	add	r3, r2, r3
   1795c:	str	r3, [fp, #-28]	; 0xffffffe4
   17960:	ldr	r3, [fp, #-44]	; 0xffffffd4
   17964:	add	r2, r3, #6
   17968:	ldr	r3, [fp, #-48]	; 0xffffffd0
   1796c:	ldr	r3, [r3, r2, lsl #2]
   17970:	ldr	r2, [fp, #-32]	; 0xffffffe0
   17974:	add	r3, r2, r3
   17978:	str	r3, [fp, #-32]	; 0xffffffe0
   1797c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   17980:	add	r2, r3, #7
   17984:	ldr	r3, [fp, #-48]	; 0xffffffd0
   17988:	ldr	r3, [r3, r2, lsl #2]
   1798c:	ldr	r2, [fp, #-36]	; 0xffffffdc
   17990:	add	r3, r2, r3
   17994:	str	r3, [fp, #-36]	; 0xffffffdc
   17998:	ldr	r3, [fp, #-12]
   1799c:	lsl	r3, r3, #11
   179a0:	ldr	r2, [fp, #-8]
   179a4:	eor	r3, r3, r2
   179a8:	str	r3, [fp, #-8]
   179ac:	ldr	r2, [fp, #-20]	; 0xffffffec
   179b0:	ldr	r3, [fp, #-8]
   179b4:	add	r3, r2, r3
   179b8:	str	r3, [fp, #-20]	; 0xffffffec
   179bc:	ldr	r2, [fp, #-12]
   179c0:	ldr	r3, [fp, #-16]
   179c4:	add	r3, r2, r3
   179c8:	str	r3, [fp, #-12]
   179cc:	ldr	r0, [fp, #-16]
   179d0:	bl	16e50 <ftello64@plt+0x5ba0>
   179d4:	mov	r3, r0
   179d8:	lsr	r3, r3, #2
   179dc:	ldr	r2, [fp, #-12]
   179e0:	eor	r3, r3, r2
   179e4:	str	r3, [fp, #-12]
   179e8:	ldr	r2, [fp, #-24]	; 0xffffffe8
   179ec:	ldr	r3, [fp, #-12]
   179f0:	add	r3, r2, r3
   179f4:	str	r3, [fp, #-24]	; 0xffffffe8
   179f8:	ldr	r2, [fp, #-16]
   179fc:	ldr	r3, [fp, #-20]	; 0xffffffec
   17a00:	add	r3, r2, r3
   17a04:	str	r3, [fp, #-16]
   17a08:	ldr	r3, [fp, #-20]	; 0xffffffec
   17a0c:	lsl	r3, r3, #8
   17a10:	ldr	r2, [fp, #-16]
   17a14:	eor	r3, r3, r2
   17a18:	str	r3, [fp, #-16]
   17a1c:	ldr	r2, [fp, #-28]	; 0xffffffe4
   17a20:	ldr	r3, [fp, #-16]
   17a24:	add	r3, r2, r3
   17a28:	str	r3, [fp, #-28]	; 0xffffffe4
   17a2c:	ldr	r2, [fp, #-20]	; 0xffffffec
   17a30:	ldr	r3, [fp, #-24]	; 0xffffffe8
   17a34:	add	r3, r2, r3
   17a38:	str	r3, [fp, #-20]	; 0xffffffec
   17a3c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17a40:	bl	16e50 <ftello64@plt+0x5ba0>
   17a44:	mov	r3, r0
   17a48:	lsr	r3, r3, #16
   17a4c:	ldr	r2, [fp, #-20]	; 0xffffffec
   17a50:	eor	r3, r3, r2
   17a54:	str	r3, [fp, #-20]	; 0xffffffec
   17a58:	ldr	r2, [fp, #-32]	; 0xffffffe0
   17a5c:	ldr	r3, [fp, #-20]	; 0xffffffec
   17a60:	add	r3, r2, r3
   17a64:	str	r3, [fp, #-32]	; 0xffffffe0
   17a68:	ldr	r2, [fp, #-24]	; 0xffffffe8
   17a6c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   17a70:	add	r3, r2, r3
   17a74:	str	r3, [fp, #-24]	; 0xffffffe8
   17a78:	ldr	r3, [fp, #-28]	; 0xffffffe4
   17a7c:	lsl	r3, r3, #10
   17a80:	ldr	r2, [fp, #-24]	; 0xffffffe8
   17a84:	eor	r3, r3, r2
   17a88:	str	r3, [fp, #-24]	; 0xffffffe8
   17a8c:	ldr	r2, [fp, #-36]	; 0xffffffdc
   17a90:	ldr	r3, [fp, #-24]	; 0xffffffe8
   17a94:	add	r3, r2, r3
   17a98:	str	r3, [fp, #-36]	; 0xffffffdc
   17a9c:	ldr	r2, [fp, #-28]	; 0xffffffe4
   17aa0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   17aa4:	add	r3, r2, r3
   17aa8:	str	r3, [fp, #-28]	; 0xffffffe4
   17aac:	ldr	r0, [fp, #-32]	; 0xffffffe0
   17ab0:	bl	16e50 <ftello64@plt+0x5ba0>
   17ab4:	mov	r3, r0
   17ab8:	lsr	r3, r3, #4
   17abc:	ldr	r2, [fp, #-28]	; 0xffffffe4
   17ac0:	eor	r3, r3, r2
   17ac4:	str	r3, [fp, #-28]	; 0xffffffe4
   17ac8:	ldr	r2, [fp, #-8]
   17acc:	ldr	r3, [fp, #-28]	; 0xffffffe4
   17ad0:	add	r3, r2, r3
   17ad4:	str	r3, [fp, #-8]
   17ad8:	ldr	r2, [fp, #-32]	; 0xffffffe0
   17adc:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17ae0:	add	r3, r2, r3
   17ae4:	str	r3, [fp, #-32]	; 0xffffffe0
   17ae8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17aec:	lsl	r3, r3, #8
   17af0:	ldr	r2, [fp, #-32]	; 0xffffffe0
   17af4:	eor	r3, r3, r2
   17af8:	str	r3, [fp, #-32]	; 0xffffffe0
   17afc:	ldr	r2, [fp, #-12]
   17b00:	ldr	r3, [fp, #-32]	; 0xffffffe0
   17b04:	add	r3, r2, r3
   17b08:	str	r3, [fp, #-12]
   17b0c:	ldr	r2, [fp, #-36]	; 0xffffffdc
   17b10:	ldr	r3, [fp, #-8]
   17b14:	add	r3, r2, r3
   17b18:	str	r3, [fp, #-36]	; 0xffffffdc
   17b1c:	ldr	r0, [fp, #-8]
   17b20:	bl	16e50 <ftello64@plt+0x5ba0>
   17b24:	mov	r3, r0
   17b28:	lsr	r3, r3, #9
   17b2c:	ldr	r2, [fp, #-36]	; 0xffffffdc
   17b30:	eor	r3, r3, r2
   17b34:	str	r3, [fp, #-36]	; 0xffffffdc
   17b38:	ldr	r2, [fp, #-16]
   17b3c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   17b40:	add	r3, r2, r3
   17b44:	str	r3, [fp, #-16]
   17b48:	ldr	r2, [fp, #-8]
   17b4c:	ldr	r3, [fp, #-12]
   17b50:	add	r3, r2, r3
   17b54:	str	r3, [fp, #-8]
   17b58:	ldr	r3, [fp, #-48]	; 0xffffffd0
   17b5c:	ldr	r2, [fp, #-44]	; 0xffffffd4
   17b60:	ldr	r1, [fp, #-8]
   17b64:	str	r1, [r3, r2, lsl #2]
   17b68:	ldr	r3, [fp, #-44]	; 0xffffffd4
   17b6c:	add	r2, r3, #1
   17b70:	ldr	r3, [fp, #-48]	; 0xffffffd0
   17b74:	ldr	r1, [fp, #-12]
   17b78:	str	r1, [r3, r2, lsl #2]
   17b7c:	ldr	r3, [fp, #-44]	; 0xffffffd4
   17b80:	add	r2, r3, #2
   17b84:	ldr	r3, [fp, #-48]	; 0xffffffd0
   17b88:	ldr	r1, [fp, #-16]
   17b8c:	str	r1, [r3, r2, lsl #2]
   17b90:	ldr	r3, [fp, #-44]	; 0xffffffd4
   17b94:	add	r2, r3, #3
   17b98:	ldr	r3, [fp, #-48]	; 0xffffffd0
   17b9c:	ldr	r1, [fp, #-20]	; 0xffffffec
   17ba0:	str	r1, [r3, r2, lsl #2]
   17ba4:	ldr	r3, [fp, #-44]	; 0xffffffd4
   17ba8:	add	r2, r3, #4
   17bac:	ldr	r3, [fp, #-48]	; 0xffffffd0
   17bb0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17bb4:	str	r1, [r3, r2, lsl #2]
   17bb8:	ldr	r3, [fp, #-44]	; 0xffffffd4
   17bbc:	add	r2, r3, #5
   17bc0:	ldr	r3, [fp, #-48]	; 0xffffffd0
   17bc4:	ldr	r1, [fp, #-28]	; 0xffffffe4
   17bc8:	str	r1, [r3, r2, lsl #2]
   17bcc:	ldr	r3, [fp, #-44]	; 0xffffffd4
   17bd0:	add	r2, r3, #6
   17bd4:	ldr	r3, [fp, #-48]	; 0xffffffd0
   17bd8:	ldr	r1, [fp, #-32]	; 0xffffffe0
   17bdc:	str	r1, [r3, r2, lsl #2]
   17be0:	ldr	r3, [fp, #-44]	; 0xffffffd4
   17be4:	add	r2, r3, #7
   17be8:	ldr	r3, [fp, #-48]	; 0xffffffd0
   17bec:	ldr	r1, [fp, #-36]	; 0xffffffdc
   17bf0:	str	r1, [r3, r2, lsl #2]
   17bf4:	ldr	r3, [fp, #-44]	; 0xffffffd4
   17bf8:	add	r3, r3, #8
   17bfc:	str	r3, [fp, #-44]	; 0xffffffd4
   17c00:	ldr	r3, [fp, #-44]	; 0xffffffd4
   17c04:	cmp	r3, #255	; 0xff
   17c08:	ble	178bc <ftello64@plt+0x660c>
   17c0c:	ldr	r3, [fp, #-48]	; 0xffffffd0
   17c10:	mov	r2, #0
   17c14:	str	r2, [r3, #1032]	; 0x408
   17c18:	ldr	r3, [fp, #-48]	; 0xffffffd0
   17c1c:	ldr	r2, [r3, #1032]	; 0x408
   17c20:	ldr	r3, [fp, #-48]	; 0xffffffd0
   17c24:	str	r2, [r3, #1028]	; 0x404
   17c28:	ldr	r3, [fp, #-48]	; 0xffffffd0
   17c2c:	ldr	r2, [r3, #1028]	; 0x404
   17c30:	ldr	r3, [fp, #-48]	; 0xffffffd0
   17c34:	str	r2, [r3, #1024]	; 0x400
   17c38:	nop			; (mov r0, r0)
   17c3c:	sub	sp, fp, #4
   17c40:	pop	{fp, pc}
   17c44:	cmnne	r7, #360	; 0x168
   17c48:	ldrbls	r0, [r9, #89]	; 0x59
   17c4c:	tstgt	r6, #1200	; 0x4b0
   17c50:	svceq	0x00421ad8
   17c54:	stmdble	sl!, {r3, r4, r5, r6, r9, fp, lr}
   17c58:	ldrge	r3, [sl, #-3145]	; 0xfffff3b7
   17c5c:	strbtgt	lr, [pc], #2587	; 17c64 <ftello64@plt+0x69b4>
   17c60:	rsbcc	r9, r0, r9, lsl r1
   17c64:	push	{fp, lr}
   17c68:	add	fp, sp, #4
   17c6c:	sub	sp, sp, #184	; 0xb8
   17c70:	str	r0, [fp, #-176]	; 0xffffff50
   17c74:	str	r1, [fp, #-180]	; 0xffffff4c
   17c78:	str	r2, [fp, #-184]	; 0xffffff48
   17c7c:	mov	r3, #0
   17c80:	str	r3, [fp, #-8]
   17c84:	mov	r3, #8192	; 0x2000
   17c88:	str	r3, [fp, #-12]
   17c8c:	ldr	r0, [fp, #-176]	; 0xffffff50
   17c90:	bl	111d8 <fileno@plt>
   17c94:	mov	r2, r0
   17c98:	sub	r3, fp, #172	; 0xac
   17c9c:	mov	r1, r3
   17ca0:	mov	r0, r2
   17ca4:	bl	1d698 <ftello64@plt+0xc3e8>
   17ca8:	mov	r3, r0
   17cac:	cmp	r3, #0
   17cb0:	blt	17d44 <ftello64@plt+0x6a94>
   17cb4:	ldr	r3, [fp, #-156]	; 0xffffff64
   17cb8:	and	r3, r3, #61440	; 0xf000
   17cbc:	cmp	r3, #32768	; 0x8000
   17cc0:	bne	17d44 <ftello64@plt+0x6a94>
   17cc4:	ldr	r0, [fp, #-176]	; 0xffffff50
   17cc8:	bl	112b0 <ftello64@plt>
   17ccc:	strd	r0, [fp, #-36]	; 0xffffffdc
   17cd0:	ldrd	r2, [fp, #-36]	; 0xffffffdc
   17cd4:	cmp	r2, #0
   17cd8:	sbcs	r3, r3, #0
   17cdc:	blt	17d44 <ftello64@plt+0x6a94>
   17ce0:	ldrd	r2, [fp, #-124]	; 0xffffff84
   17ce4:	ldrd	r0, [fp, #-36]	; 0xffffffdc
   17ce8:	cmp	r0, r2
   17cec:	sbcs	r3, r1, r3
   17cf0:	bge	17d44 <ftello64@plt+0x6a94>
   17cf4:	ldrd	r0, [fp, #-124]	; 0xffffff84
   17cf8:	ldrd	r2, [fp, #-36]	; 0xffffffdc
   17cfc:	subs	r2, r0, r2
   17d00:	sbc	r3, r1, r3
   17d04:	strd	r2, [fp, #-44]	; 0xffffffd4
   17d08:	ldrd	r2, [fp, #-44]	; 0xffffffd4
   17d0c:	mvn	r0, #-2147483647	; 0x80000001
   17d10:	mov	r1, #0
   17d14:	cmp	r0, r2
   17d18:	sbcs	r3, r1, r3
   17d1c:	bge	17d38 <ftello64@plt+0x6a88>
   17d20:	bl	111a8 <__errno_location@plt>
   17d24:	mov	r2, r0
   17d28:	mov	r3, #12
   17d2c:	str	r3, [r2]
   17d30:	mov	r3, #0
   17d34:	b	18010 <ftello64@plt+0x6d60>
   17d38:	ldr	r3, [fp, #-44]	; 0xffffffd4
   17d3c:	add	r3, r3, #1
   17d40:	str	r3, [fp, #-12]
   17d44:	ldr	r0, [fp, #-12]
   17d48:	bl	19f08 <ftello64@plt+0x8c58>
   17d4c:	mov	r3, r0
   17d50:	str	r3, [fp, #-8]
   17d54:	ldr	r3, [fp, #-8]
   17d58:	cmp	r3, #0
   17d5c:	bne	17d68 <ftello64@plt+0x6ab8>
   17d60:	mov	r3, #0
   17d64:	b	18010 <ftello64@plt+0x6d60>
   17d68:	mov	r3, #0
   17d6c:	str	r3, [fp, #-16]
   17d70:	ldr	r2, [fp, #-12]
   17d74:	ldr	r3, [fp, #-16]
   17d78:	sub	r3, r2, r3
   17d7c:	str	r3, [fp, #-48]	; 0xffffffd0
   17d80:	ldr	r2, [fp, #-8]
   17d84:	ldr	r3, [fp, #-16]
   17d88:	add	r0, r2, r3
   17d8c:	ldr	r3, [fp, #-176]	; 0xffffff50
   17d90:	ldr	r2, [fp, #-48]	; 0xffffffd0
   17d94:	mov	r1, #1
   17d98:	bl	110d0 <fread@plt>
   17d9c:	str	r0, [fp, #-52]	; 0xffffffcc
   17da0:	ldr	r2, [fp, #-16]
   17da4:	ldr	r3, [fp, #-52]	; 0xffffffcc
   17da8:	add	r3, r2, r3
   17dac:	str	r3, [fp, #-16]
   17db0:	ldr	r2, [fp, #-52]	; 0xffffffcc
   17db4:	ldr	r3, [fp, #-48]	; 0xffffffd0
   17db8:	cmp	r2, r3
   17dbc:	beq	17ed4 <ftello64@plt+0x6c24>
   17dc0:	bl	111a8 <__errno_location@plt>
   17dc4:	mov	r3, r0
   17dc8:	ldr	r3, [r3]
   17dcc:	str	r3, [fp, #-20]	; 0xffffffec
   17dd0:	ldr	r0, [fp, #-176]	; 0xffffff50
   17dd4:	bl	10ff8 <ferror@plt>
   17dd8:	mov	r3, r0
   17ddc:	cmp	r3, #0
   17de0:	bne	17fd4 <ftello64@plt+0x6d24>
   17de4:	ldr	r3, [fp, #-12]
   17de8:	sub	r2, r3, #1
   17dec:	ldr	r3, [fp, #-16]
   17df0:	cmp	r2, r3
   17df4:	bls	17eac <ftello64@plt+0x6bfc>
   17df8:	ldr	r3, [fp, #-180]	; 0xffffff4c
   17dfc:	and	r3, r3, #2
   17e00:	cmp	r3, #0
   17e04:	beq	17e80 <ftello64@plt+0x6bd0>
   17e08:	ldr	r3, [fp, #-16]
   17e0c:	add	r3, r3, #1
   17e10:	mov	r0, r3
   17e14:	bl	19f08 <ftello64@plt+0x8c58>
   17e18:	mov	r3, r0
   17e1c:	str	r3, [fp, #-60]	; 0xffffffc4
   17e20:	ldr	r3, [fp, #-60]	; 0xffffffc4
   17e24:	cmp	r3, #0
   17e28:	bne	17e50 <ftello64@plt+0x6ba0>
   17e2c:	ldr	r2, [fp, #-8]
   17e30:	ldr	r3, [fp, #-16]
   17e34:	add	r0, r2, r3
   17e38:	ldr	r2, [fp, #-12]
   17e3c:	ldr	r3, [fp, #-16]
   17e40:	sub	r3, r2, r3
   17e44:	mov	r1, r3
   17e48:	bl	11244 <explicit_bzero@plt>
   17e4c:	b	17eac <ftello64@plt+0x6bfc>
   17e50:	ldr	r2, [fp, #-16]
   17e54:	ldr	r1, [fp, #-8]
   17e58:	ldr	r0, [fp, #-60]	; 0xffffffc4
   17e5c:	bl	11010 <memcpy@plt>
   17e60:	ldr	r1, [fp, #-12]
   17e64:	ldr	r0, [fp, #-8]
   17e68:	bl	11244 <explicit_bzero@plt>
   17e6c:	ldr	r0, [fp, #-8]
   17e70:	bl	1a3c4 <ftello64@plt+0x9114>
   17e74:	ldr	r3, [fp, #-60]	; 0xffffffc4
   17e78:	str	r3, [fp, #-8]
   17e7c:	b	17eac <ftello64@plt+0x6bfc>
   17e80:	ldr	r3, [fp, #-16]
   17e84:	add	r3, r3, #1
   17e88:	mov	r1, r3
   17e8c:	ldr	r0, [fp, #-8]
   17e90:	bl	19fb0 <ftello64@plt+0x8d00>
   17e94:	str	r0, [fp, #-64]	; 0xffffffc0
   17e98:	ldr	r3, [fp, #-64]	; 0xffffffc0
   17e9c:	cmp	r3, #0
   17ea0:	beq	17eac <ftello64@plt+0x6bfc>
   17ea4:	ldr	r3, [fp, #-64]	; 0xffffffc0
   17ea8:	str	r3, [fp, #-8]
   17eac:	ldr	r2, [fp, #-8]
   17eb0:	ldr	r3, [fp, #-16]
   17eb4:	add	r3, r2, r3
   17eb8:	mov	r2, #0
   17ebc:	strb	r2, [r3]
   17ec0:	ldr	r3, [fp, #-184]	; 0xffffff48
   17ec4:	ldr	r2, [fp, #-16]
   17ec8:	str	r2, [r3]
   17ecc:	ldr	r3, [fp, #-8]
   17ed0:	b	18010 <ftello64@plt+0x6d60>
   17ed4:	ldr	r3, [fp, #-12]
   17ed8:	str	r3, [fp, #-56]	; 0xffffffc8
   17edc:	ldr	r3, [fp, #-12]
   17ee0:	cmn	r3, #-2147483647	; 0x80000001
   17ee4:	bne	17ef4 <ftello64@plt+0x6c44>
   17ee8:	mov	r3, #12
   17eec:	str	r3, [fp, #-20]	; 0xffffffec
   17ef0:	b	17fd8 <ftello64@plt+0x6d28>
   17ef4:	ldr	r3, [fp, #-12]
   17ef8:	lsr	r2, r3, #1
   17efc:	mvn	r3, #-2147483648	; 0x80000000
   17f00:	sub	r3, r3, r2
   17f04:	ldr	r2, [fp, #-12]
   17f08:	cmp	r3, r2
   17f0c:	bls	17f28 <ftello64@plt+0x6c78>
   17f10:	ldr	r3, [fp, #-12]
   17f14:	lsr	r3, r3, #1
   17f18:	ldr	r2, [fp, #-12]
   17f1c:	add	r3, r2, r3
   17f20:	str	r3, [fp, #-12]
   17f24:	b	17f30 <ftello64@plt+0x6c80>
   17f28:	mvn	r3, #-2147483648	; 0x80000000
   17f2c:	str	r3, [fp, #-12]
   17f30:	ldr	r3, [fp, #-180]	; 0xffffff4c
   17f34:	and	r3, r3, #2
   17f38:	cmp	r3, #0
   17f3c:	beq	17f98 <ftello64@plt+0x6ce8>
   17f40:	ldr	r0, [fp, #-12]
   17f44:	bl	19f08 <ftello64@plt+0x8c58>
   17f48:	mov	r3, r0
   17f4c:	str	r3, [fp, #-24]	; 0xffffffe8
   17f50:	ldr	r3, [fp, #-24]	; 0xffffffe8
   17f54:	cmp	r3, #0
   17f58:	bne	17f70 <ftello64@plt+0x6cc0>
   17f5c:	bl	111a8 <__errno_location@plt>
   17f60:	mov	r3, r0
   17f64:	ldr	r3, [r3]
   17f68:	str	r3, [fp, #-20]	; 0xffffffec
   17f6c:	b	17fd8 <ftello64@plt+0x6d28>
   17f70:	ldr	r2, [fp, #-56]	; 0xffffffc8
   17f74:	ldr	r1, [fp, #-8]
   17f78:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17f7c:	bl	11010 <memcpy@plt>
   17f80:	ldr	r1, [fp, #-56]	; 0xffffffc8
   17f84:	ldr	r0, [fp, #-8]
   17f88:	bl	11244 <explicit_bzero@plt>
   17f8c:	ldr	r0, [fp, #-8]
   17f90:	bl	1a3c4 <ftello64@plt+0x9114>
   17f94:	b	17fc8 <ftello64@plt+0x6d18>
   17f98:	ldr	r1, [fp, #-12]
   17f9c:	ldr	r0, [fp, #-8]
   17fa0:	bl	19fb0 <ftello64@plt+0x8d00>
   17fa4:	str	r0, [fp, #-24]	; 0xffffffe8
   17fa8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   17fac:	cmp	r3, #0
   17fb0:	bne	17fc8 <ftello64@plt+0x6d18>
   17fb4:	bl	111a8 <__errno_location@plt>
   17fb8:	mov	r3, r0
   17fbc:	ldr	r3, [r3]
   17fc0:	str	r3, [fp, #-20]	; 0xffffffec
   17fc4:	b	17fd8 <ftello64@plt+0x6d28>
   17fc8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   17fcc:	str	r3, [fp, #-8]
   17fd0:	b	17d70 <ftello64@plt+0x6ac0>
   17fd4:	nop			; (mov r0, r0)
   17fd8:	ldr	r3, [fp, #-180]	; 0xffffff4c
   17fdc:	and	r3, r3, #2
   17fe0:	cmp	r3, #0
   17fe4:	beq	17ff4 <ftello64@plt+0x6d44>
   17fe8:	ldr	r1, [fp, #-12]
   17fec:	ldr	r0, [fp, #-8]
   17ff0:	bl	11244 <explicit_bzero@plt>
   17ff4:	ldr	r0, [fp, #-8]
   17ff8:	bl	1a3c4 <ftello64@plt+0x9114>
   17ffc:	bl	111a8 <__errno_location@plt>
   18000:	mov	r2, r0
   18004:	ldr	r3, [fp, #-20]	; 0xffffffec
   18008:	str	r3, [r2]
   1800c:	mov	r3, #0
   18010:	mov	r0, r3
   18014:	sub	sp, fp, #4
   18018:	pop	{fp, pc}
   1801c:	push	{fp, lr}
   18020:	add	fp, sp, #4
   18024:	sub	sp, sp, #32
   18028:	str	r0, [fp, #-24]	; 0xffffffe8
   1802c:	str	r1, [fp, #-28]	; 0xffffffe4
   18030:	str	r2, [fp, #-32]	; 0xffffffe0
   18034:	ldr	r3, [fp, #-28]	; 0xffffffe4
   18038:	and	r3, r3, #1
   1803c:	cmp	r3, #0
   18040:	beq	1804c <ftello64@plt+0x6d9c>
   18044:	ldr	r3, [pc, #204]	; 18118 <ftello64@plt+0x6e68>
   18048:	b	18050 <ftello64@plt+0x6da0>
   1804c:	ldr	r3, [pc, #200]	; 1811c <ftello64@plt+0x6e6c>
   18050:	str	r3, [fp, #-8]
   18054:	ldr	r1, [fp, #-8]
   18058:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1805c:	bl	11238 <fopen64@plt>
   18060:	str	r0, [fp, #-12]
   18064:	ldr	r3, [fp, #-12]
   18068:	cmp	r3, #0
   1806c:	bne	18078 <ftello64@plt+0x6dc8>
   18070:	mov	r3, #0
   18074:	b	1810c <ftello64@plt+0x6e5c>
   18078:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1807c:	and	r3, r3, #2
   18080:	cmp	r3, #0
   18084:	beq	1809c <ftello64@plt+0x6dec>
   18088:	mov	r3, #0
   1808c:	mov	r2, #2
   18090:	mov	r1, #0
   18094:	ldr	r0, [fp, #-12]
   18098:	bl	111c0 <setvbuf@plt>
   1809c:	ldr	r2, [fp, #-32]	; 0xffffffe0
   180a0:	ldr	r1, [fp, #-28]	; 0xffffffe4
   180a4:	ldr	r0, [fp, #-12]
   180a8:	bl	17c64 <ftello64@plt+0x69b4>
   180ac:	mov	r3, r0
   180b0:	str	r3, [fp, #-16]
   180b4:	ldr	r0, [fp, #-12]
   180b8:	bl	12fc8 <ftello64@plt+0x1d18>
   180bc:	mov	r3, r0
   180c0:	cmp	r3, #0
   180c4:	beq	18108 <ftello64@plt+0x6e58>
   180c8:	ldr	r3, [fp, #-16]
   180cc:	cmp	r3, #0
   180d0:	beq	18100 <ftello64@plt+0x6e50>
   180d4:	ldr	r3, [fp, #-28]	; 0xffffffe4
   180d8:	and	r3, r3, #2
   180dc:	cmp	r3, #0
   180e0:	beq	180f8 <ftello64@plt+0x6e48>
   180e4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   180e8:	ldr	r3, [r3]
   180ec:	mov	r1, r3
   180f0:	ldr	r0, [fp, #-16]
   180f4:	bl	11244 <explicit_bzero@plt>
   180f8:	ldr	r0, [fp, #-16]
   180fc:	bl	1a3c4 <ftello64@plt+0x9114>
   18100:	mov	r3, #0
   18104:	b	1810c <ftello64@plt+0x6e5c>
   18108:	ldr	r3, [fp, #-16]
   1810c:	mov	r0, r3
   18110:	sub	sp, fp, #4
   18114:	pop	{fp, pc}
   18118:	andeq	sp, r1, ip, asr #31
   1811c:	ldrdeq	sp, [r1], -r0
   18120:	push	{r4, r5, r6, r7, fp, lr}
   18124:	add	fp, sp, #20
   18128:	sub	sp, sp, #48	; 0x30
   1812c:	str	r0, [fp, #-24]	; 0xffffffe8
   18130:	str	r1, [fp, #-28]	; 0xffffffe4
   18134:	str	r2, [fp, #-32]	; 0xffffffe0
   18138:	str	r3, [fp, #-36]	; 0xffffffdc
   1813c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   18140:	cmp	r3, #0
   18144:	beq	18168 <ftello64@plt+0x6eb8>
   18148:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1814c:	str	r3, [sp]
   18150:	ldr	r3, [fp, #-32]	; 0xffffffe0
   18154:	ldr	r2, [fp, #-28]	; 0xffffffe4
   18158:	ldr	r1, [pc, #1260]	; 1864c <ftello64@plt+0x739c>
   1815c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18160:	bl	1119c <fprintf@plt>
   18164:	b	1817c <ftello64@plt+0x6ecc>
   18168:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1816c:	ldr	r2, [fp, #-32]	; 0xffffffe0
   18170:	ldr	r1, [pc, #1240]	; 18650 <ftello64@plt+0x73a0>
   18174:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18178:	bl	1119c <fprintf@plt>
   1817c:	ldr	r0, [pc, #1232]	; 18654 <ftello64@plt+0x73a4>
   18180:	bl	11178 <gettext@plt>
   18184:	mov	r2, r0
   18188:	ldr	r3, [pc, #1224]	; 18658 <ftello64@plt+0x73a8>
   1818c:	ldr	r1, [pc, #1224]	; 1865c <ftello64@plt+0x73ac>
   18190:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18194:	bl	1119c <fprintf@plt>
   18198:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1819c:	mov	r0, #10
   181a0:	bl	1104c <fputc_unlocked@plt>
   181a4:	ldr	r0, [pc, #1204]	; 18660 <ftello64@plt+0x73b0>
   181a8:	bl	11178 <gettext@plt>
   181ac:	mov	r3, r0
   181b0:	ldr	r2, [pc, #1196]	; 18664 <ftello64@plt+0x73b4>
   181b4:	mov	r1, r3
   181b8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   181bc:	bl	1119c <fprintf@plt>
   181c0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   181c4:	mov	r0, #10
   181c8:	bl	1104c <fputc_unlocked@plt>
   181cc:	ldr	r3, [fp, #8]
   181d0:	cmp	r3, #9
   181d4:	ldrls	pc, [pc, r3, lsl #2]
   181d8:	b	18594 <ftello64@plt+0x72e4>
   181dc:	andeq	r8, r1, ip, lsr r6
   181e0:	andeq	r8, r1, r4, lsl #4
   181e4:	andeq	r8, r1, r8, lsr #4
   181e8:	andeq	r8, r1, r4, asr r2
   181ec:	muleq	r1, r4, r2
   181f0:	andeq	r8, r1, ip, ror #5
   181f4:	andeq	r8, r1, r4, asr r3
   181f8:	andeq	r8, r1, ip, asr #7
   181fc:	andeq	r8, r1, r4, asr r4
   18200:	andeq	r8, r1, ip, ror #9
   18204:	ldr	r0, [pc, #1116]	; 18668 <ftello64@plt+0x73b8>
   18208:	bl	11178 <gettext@plt>
   1820c:	mov	r1, r0
   18210:	ldr	r3, [fp, #4]
   18214:	ldr	r3, [r3]
   18218:	mov	r2, r3
   1821c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18220:	bl	1119c <fprintf@plt>
   18224:	b	18640 <ftello64@plt+0x7390>
   18228:	ldr	r0, [pc, #1084]	; 1866c <ftello64@plt+0x73bc>
   1822c:	bl	11178 <gettext@plt>
   18230:	mov	r1, r0
   18234:	ldr	r3, [fp, #4]
   18238:	ldr	r2, [r3]
   1823c:	ldr	r3, [fp, #4]
   18240:	add	r3, r3, #4
   18244:	ldr	r3, [r3]
   18248:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1824c:	bl	1119c <fprintf@plt>
   18250:	b	18640 <ftello64@plt+0x7390>
   18254:	ldr	r0, [pc, #1044]	; 18670 <ftello64@plt+0x73c0>
   18258:	bl	11178 <gettext@plt>
   1825c:	ldr	r3, [fp, #4]
   18260:	ldr	r2, [r3]
   18264:	ldr	r3, [fp, #4]
   18268:	add	r3, r3, #4
   1826c:	ldr	r1, [r3]
   18270:	ldr	r3, [fp, #4]
   18274:	add	r3, r3, #8
   18278:	ldr	r3, [r3]
   1827c:	str	r3, [sp]
   18280:	mov	r3, r1
   18284:	mov	r1, r0
   18288:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1828c:	bl	1119c <fprintf@plt>
   18290:	b	18640 <ftello64@plt+0x7390>
   18294:	ldr	r0, [pc, #984]	; 18674 <ftello64@plt+0x73c4>
   18298:	bl	11178 <gettext@plt>
   1829c:	mov	ip, r0
   182a0:	ldr	r3, [fp, #4]
   182a4:	ldr	r1, [r3]
   182a8:	ldr	r3, [fp, #4]
   182ac:	add	r3, r3, #4
   182b0:	ldr	r0, [r3]
   182b4:	ldr	r3, [fp, #4]
   182b8:	add	r3, r3, #8
   182bc:	ldr	r3, [r3]
   182c0:	ldr	r2, [fp, #4]
   182c4:	add	r2, r2, #12
   182c8:	ldr	r2, [r2]
   182cc:	str	r2, [sp, #4]
   182d0:	str	r3, [sp]
   182d4:	mov	r3, r0
   182d8:	mov	r2, r1
   182dc:	mov	r1, ip
   182e0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   182e4:	bl	1119c <fprintf@plt>
   182e8:	b	18640 <ftello64@plt+0x7390>
   182ec:	ldr	r0, [pc, #900]	; 18678 <ftello64@plt+0x73c8>
   182f0:	bl	11178 <gettext@plt>
   182f4:	mov	lr, r0
   182f8:	ldr	r3, [fp, #4]
   182fc:	ldr	r0, [r3]
   18300:	ldr	r3, [fp, #4]
   18304:	add	r3, r3, #4
   18308:	ldr	ip, [r3]
   1830c:	ldr	r3, [fp, #4]
   18310:	add	r3, r3, #8
   18314:	ldr	r3, [r3]
   18318:	ldr	r2, [fp, #4]
   1831c:	add	r2, r2, #12
   18320:	ldr	r2, [r2]
   18324:	ldr	r1, [fp, #4]
   18328:	add	r1, r1, #16
   1832c:	ldr	r1, [r1]
   18330:	str	r1, [sp, #8]
   18334:	str	r2, [sp, #4]
   18338:	str	r3, [sp]
   1833c:	mov	r3, ip
   18340:	mov	r2, r0
   18344:	mov	r1, lr
   18348:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1834c:	bl	1119c <fprintf@plt>
   18350:	b	18640 <ftello64@plt+0x7390>
   18354:	ldr	r0, [pc, #800]	; 1867c <ftello64@plt+0x73cc>
   18358:	bl	11178 <gettext@plt>
   1835c:	mov	r4, r0
   18360:	ldr	r3, [fp, #4]
   18364:	ldr	ip, [r3]
   18368:	ldr	r3, [fp, #4]
   1836c:	add	r3, r3, #4
   18370:	ldr	lr, [r3]
   18374:	ldr	r3, [fp, #4]
   18378:	add	r3, r3, #8
   1837c:	ldr	r3, [r3]
   18380:	ldr	r2, [fp, #4]
   18384:	add	r2, r2, #12
   18388:	ldr	r2, [r2]
   1838c:	ldr	r1, [fp, #4]
   18390:	add	r1, r1, #16
   18394:	ldr	r1, [r1]
   18398:	ldr	r0, [fp, #4]
   1839c:	add	r0, r0, #20
   183a0:	ldr	r0, [r0]
   183a4:	str	r0, [sp, #12]
   183a8:	str	r1, [sp, #8]
   183ac:	str	r2, [sp, #4]
   183b0:	str	r3, [sp]
   183b4:	mov	r3, lr
   183b8:	mov	r2, ip
   183bc:	mov	r1, r4
   183c0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   183c4:	bl	1119c <fprintf@plt>
   183c8:	b	18640 <ftello64@plt+0x7390>
   183cc:	ldr	r0, [pc, #684]	; 18680 <ftello64@plt+0x73d0>
   183d0:	bl	11178 <gettext@plt>
   183d4:	mov	r5, r0
   183d8:	ldr	r3, [fp, #4]
   183dc:	ldr	lr, [r3]
   183e0:	ldr	r3, [fp, #4]
   183e4:	add	r3, r3, #4
   183e8:	ldr	r4, [r3]
   183ec:	ldr	r3, [fp, #4]
   183f0:	add	r3, r3, #8
   183f4:	ldr	r3, [r3]
   183f8:	ldr	r2, [fp, #4]
   183fc:	add	r2, r2, #12
   18400:	ldr	r2, [r2]
   18404:	ldr	r1, [fp, #4]
   18408:	add	r1, r1, #16
   1840c:	ldr	r1, [r1]
   18410:	ldr	r0, [fp, #4]
   18414:	add	r0, r0, #20
   18418:	ldr	r0, [r0]
   1841c:	ldr	ip, [fp, #4]
   18420:	add	ip, ip, #24
   18424:	ldr	ip, [ip]
   18428:	str	ip, [sp, #16]
   1842c:	str	r0, [sp, #12]
   18430:	str	r1, [sp, #8]
   18434:	str	r2, [sp, #4]
   18438:	str	r3, [sp]
   1843c:	mov	r3, r4
   18440:	mov	r2, lr
   18444:	mov	r1, r5
   18448:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1844c:	bl	1119c <fprintf@plt>
   18450:	b	18640 <ftello64@plt+0x7390>
   18454:	ldr	r0, [pc, #552]	; 18684 <ftello64@plt+0x73d4>
   18458:	bl	11178 <gettext@plt>
   1845c:	mov	r6, r0
   18460:	ldr	r3, [fp, #4]
   18464:	ldr	r4, [r3]
   18468:	ldr	r3, [fp, #4]
   1846c:	add	r3, r3, #4
   18470:	ldr	r5, [r3]
   18474:	ldr	r3, [fp, #4]
   18478:	add	r3, r3, #8
   1847c:	ldr	r3, [r3]
   18480:	ldr	r2, [fp, #4]
   18484:	add	r2, r2, #12
   18488:	ldr	r2, [r2]
   1848c:	ldr	r1, [fp, #4]
   18490:	add	r1, r1, #16
   18494:	ldr	r1, [r1]
   18498:	ldr	r0, [fp, #4]
   1849c:	add	r0, r0, #20
   184a0:	ldr	r0, [r0]
   184a4:	ldr	ip, [fp, #4]
   184a8:	add	ip, ip, #24
   184ac:	ldr	ip, [ip]
   184b0:	ldr	lr, [fp, #4]
   184b4:	add	lr, lr, #28
   184b8:	ldr	lr, [lr]
   184bc:	str	lr, [sp, #20]
   184c0:	str	ip, [sp, #16]
   184c4:	str	r0, [sp, #12]
   184c8:	str	r1, [sp, #8]
   184cc:	str	r2, [sp, #4]
   184d0:	str	r3, [sp]
   184d4:	mov	r3, r5
   184d8:	mov	r2, r4
   184dc:	mov	r1, r6
   184e0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   184e4:	bl	1119c <fprintf@plt>
   184e8:	b	18640 <ftello64@plt+0x7390>
   184ec:	ldr	r0, [pc, #404]	; 18688 <ftello64@plt+0x73d8>
   184f0:	bl	11178 <gettext@plt>
   184f4:	mov	r7, r0
   184f8:	ldr	r3, [fp, #4]
   184fc:	ldr	r5, [r3]
   18500:	ldr	r3, [fp, #4]
   18504:	add	r3, r3, #4
   18508:	ldr	r6, [r3]
   1850c:	ldr	r3, [fp, #4]
   18510:	add	r3, r3, #8
   18514:	ldr	r3, [r3]
   18518:	ldr	r2, [fp, #4]
   1851c:	add	r2, r2, #12
   18520:	ldr	r2, [r2]
   18524:	ldr	r1, [fp, #4]
   18528:	add	r1, r1, #16
   1852c:	ldr	r1, [r1]
   18530:	ldr	r0, [fp, #4]
   18534:	add	r0, r0, #20
   18538:	ldr	r0, [r0]
   1853c:	ldr	ip, [fp, #4]
   18540:	add	ip, ip, #24
   18544:	ldr	ip, [ip]
   18548:	ldr	lr, [fp, #4]
   1854c:	add	lr, lr, #28
   18550:	ldr	lr, [lr]
   18554:	ldr	r4, [fp, #4]
   18558:	add	r4, r4, #32
   1855c:	ldr	r4, [r4]
   18560:	str	r4, [sp, #24]
   18564:	str	lr, [sp, #20]
   18568:	str	ip, [sp, #16]
   1856c:	str	r0, [sp, #12]
   18570:	str	r1, [sp, #8]
   18574:	str	r2, [sp, #4]
   18578:	str	r3, [sp]
   1857c:	mov	r3, r6
   18580:	mov	r2, r5
   18584:	mov	r1, r7
   18588:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1858c:	bl	1119c <fprintf@plt>
   18590:	b	18640 <ftello64@plt+0x7390>
   18594:	ldr	r0, [pc, #240]	; 1868c <ftello64@plt+0x73dc>
   18598:	bl	11178 <gettext@plt>
   1859c:	mov	r7, r0
   185a0:	ldr	r3, [fp, #4]
   185a4:	ldr	r5, [r3]
   185a8:	ldr	r3, [fp, #4]
   185ac:	add	r3, r3, #4
   185b0:	ldr	r6, [r3]
   185b4:	ldr	r3, [fp, #4]
   185b8:	add	r3, r3, #8
   185bc:	ldr	r3, [r3]
   185c0:	ldr	r2, [fp, #4]
   185c4:	add	r2, r2, #12
   185c8:	ldr	r2, [r2]
   185cc:	ldr	r1, [fp, #4]
   185d0:	add	r1, r1, #16
   185d4:	ldr	r1, [r1]
   185d8:	ldr	r0, [fp, #4]
   185dc:	add	r0, r0, #20
   185e0:	ldr	r0, [r0]
   185e4:	ldr	ip, [fp, #4]
   185e8:	add	ip, ip, #24
   185ec:	ldr	ip, [ip]
   185f0:	ldr	lr, [fp, #4]
   185f4:	add	lr, lr, #28
   185f8:	ldr	lr, [lr]
   185fc:	ldr	r4, [fp, #4]
   18600:	add	r4, r4, #32
   18604:	ldr	r4, [r4]
   18608:	str	r4, [sp, #24]
   1860c:	str	lr, [sp, #20]
   18610:	str	ip, [sp, #16]
   18614:	str	r0, [sp, #12]
   18618:	str	r1, [sp, #8]
   1861c:	str	r2, [sp, #4]
   18620:	str	r3, [sp]
   18624:	mov	r3, r6
   18628:	mov	r2, r5
   1862c:	mov	r1, r7
   18630:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18634:	bl	1119c <fprintf@plt>
   18638:	b	18640 <ftello64@plt+0x7390>
   1863c:	nop			; (mov r0, r0)
   18640:	nop			; (mov r0, r0)
   18644:	sub	sp, fp, #20
   18648:	pop	{r4, r5, r6, r7, fp, pc}
   1864c:	ldrdeq	sp, [r1], -r4
   18650:	andeq	sp, r1, r0, ror #31
   18654:	andeq	sp, r1, r8, ror #31
   18658:	andeq	r0, r0, r6, ror #15
   1865c:	strdeq	lr, [r1], -r8
   18660:	andeq	sp, r1, ip, ror #31
   18664:	muleq	r1, r8, r0
   18668:	strheq	lr, [r1], -ip
   1866c:	andeq	lr, r1, ip, asr #1
   18670:	andeq	lr, r1, r4, ror #1
   18674:	andeq	lr, r1, r0, lsl #2
   18678:	andeq	lr, r1, r0, lsr #2
   1867c:	andeq	lr, r1, r4, asr #2
   18680:	andeq	lr, r1, ip, ror #2
   18684:	muleq	r1, r8, r1
   18688:	andeq	lr, r1, r8, asr #3
   1868c:	strdeq	lr, [r1], -ip
   18690:	push	{fp, lr}
   18694:	add	fp, sp, #4
   18698:	sub	sp, sp, #32
   1869c:	str	r0, [fp, #-16]
   186a0:	str	r1, [fp, #-20]	; 0xffffffec
   186a4:	str	r2, [fp, #-24]	; 0xffffffe8
   186a8:	str	r3, [fp, #-28]	; 0xffffffe4
   186ac:	mov	r3, #0
   186b0:	str	r3, [fp, #-8]
   186b4:	b	186c4 <ftello64@plt+0x7414>
   186b8:	ldr	r3, [fp, #-8]
   186bc:	add	r3, r3, #1
   186c0:	str	r3, [fp, #-8]
   186c4:	ldr	r3, [fp, #-8]
   186c8:	lsl	r3, r3, #2
   186cc:	ldr	r2, [fp, #4]
   186d0:	add	r3, r2, r3
   186d4:	ldr	r3, [r3]
   186d8:	cmp	r3, #0
   186dc:	bne	186b8 <ftello64@plt+0x7408>
   186e0:	ldr	r3, [fp, #-8]
   186e4:	str	r3, [sp, #4]
   186e8:	ldr	r3, [fp, #4]
   186ec:	str	r3, [sp]
   186f0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   186f4:	ldr	r2, [fp, #-24]	; 0xffffffe8
   186f8:	ldr	r1, [fp, #-20]	; 0xffffffec
   186fc:	ldr	r0, [fp, #-16]
   18700:	bl	18120 <ftello64@plt+0x6e70>
   18704:	nop			; (mov r0, r0)
   18708:	sub	sp, fp, #4
   1870c:	pop	{fp, pc}
   18710:	push	{fp, lr}
   18714:	add	fp, sp, #4
   18718:	sub	sp, sp, #72	; 0x48
   1871c:	str	r0, [fp, #-56]	; 0xffffffc8
   18720:	str	r1, [fp, #-60]	; 0xffffffc4
   18724:	str	r2, [fp, #-64]	; 0xffffffc0
   18728:	str	r3, [fp, #-68]	; 0xffffffbc
   1872c:	mov	r3, #0
   18730:	str	r3, [fp, #-8]
   18734:	b	18744 <ftello64@plt+0x7494>
   18738:	ldr	r3, [fp, #-8]
   1873c:	add	r3, r3, #1
   18740:	str	r3, [fp, #-8]
   18744:	ldr	r3, [fp, #-8]
   18748:	cmp	r3, #9
   1874c:	bhi	18790 <ftello64@plt+0x74e0>
   18750:	ldr	r3, [fp, #4]
   18754:	add	r2, r3, #4
   18758:	str	r2, [fp, #4]
   1875c:	ldr	r2, [r3]
   18760:	ldr	r3, [fp, #-8]
   18764:	lsl	r3, r3, #2
   18768:	sub	r1, fp, #4
   1876c:	add	r3, r1, r3
   18770:	str	r2, [r3, #-44]	; 0xffffffd4
   18774:	ldr	r3, [fp, #-8]
   18778:	lsl	r3, r3, #2
   1877c:	sub	r2, fp, #4
   18780:	add	r3, r2, r3
   18784:	ldr	r3, [r3, #-44]	; 0xffffffd4
   18788:	cmp	r3, #0
   1878c:	bne	18738 <ftello64@plt+0x7488>
   18790:	ldr	r3, [fp, #-8]
   18794:	str	r3, [sp, #4]
   18798:	sub	r3, fp, #48	; 0x30
   1879c:	str	r3, [sp]
   187a0:	ldr	r3, [fp, #-68]	; 0xffffffbc
   187a4:	ldr	r2, [fp, #-64]	; 0xffffffc0
   187a8:	ldr	r1, [fp, #-60]	; 0xffffffc4
   187ac:	ldr	r0, [fp, #-56]	; 0xffffffc8
   187b0:	bl	18120 <ftello64@plt+0x6e70>
   187b4:	nop			; (mov r0, r0)
   187b8:	sub	sp, fp, #4
   187bc:	pop	{fp, pc}
   187c0:	push	{r3}		; (str r3, [sp, #-4]!)
   187c4:	push	{fp, lr}
   187c8:	add	fp, sp, #4
   187cc:	sub	sp, sp, #36	; 0x24
   187d0:	str	r0, [fp, #-20]	; 0xffffffec
   187d4:	str	r1, [fp, #-24]	; 0xffffffe8
   187d8:	str	r2, [fp, #-28]	; 0xffffffe4
   187dc:	add	r3, fp, #8
   187e0:	str	r3, [fp, #-12]
   187e4:	ldr	r3, [fp, #-12]
   187e8:	str	r3, [sp]
   187ec:	ldr	r3, [fp, #4]
   187f0:	ldr	r2, [fp, #-28]	; 0xffffffe4
   187f4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   187f8:	ldr	r0, [fp, #-20]	; 0xffffffec
   187fc:	bl	18710 <ftello64@plt+0x7460>
   18800:	nop			; (mov r0, r0)
   18804:	sub	sp, fp, #4
   18808:	pop	{fp, lr}
   1880c:	add	sp, sp, #4
   18810:	bx	lr
   18814:	push	{fp, lr}
   18818:	add	fp, sp, #4
   1881c:	ldr	r3, [pc, #96]	; 18884 <ftello64@plt+0x75d4>
   18820:	ldr	r3, [r3]
   18824:	mov	r1, r3
   18828:	mov	r0, #10
   1882c:	bl	1104c <fputc_unlocked@plt>
   18830:	ldr	r0, [pc, #80]	; 18888 <ftello64@plt+0x75d8>
   18834:	bl	11178 <gettext@plt>
   18838:	mov	r3, r0
   1883c:	ldr	r1, [pc, #72]	; 1888c <ftello64@plt+0x75dc>
   18840:	mov	r0, r3
   18844:	bl	10fd4 <printf@plt>
   18848:	ldr	r0, [pc, #64]	; 18890 <ftello64@plt+0x75e0>
   1884c:	bl	11178 <gettext@plt>
   18850:	mov	r3, r0
   18854:	ldr	r2, [pc, #56]	; 18894 <ftello64@plt+0x75e4>
   18858:	ldr	r1, [pc, #56]	; 18898 <ftello64@plt+0x75e8>
   1885c:	mov	r0, r3
   18860:	bl	10fd4 <printf@plt>
   18864:	ldr	r0, [pc, #48]	; 1889c <ftello64@plt+0x75ec>
   18868:	bl	11178 <gettext@plt>
   1886c:	mov	r3, r0
   18870:	ldr	r1, [pc, #40]	; 188a0 <ftello64@plt+0x75f0>
   18874:	mov	r0, r3
   18878:	bl	10fd4 <printf@plt>
   1887c:	nop			; (mov r0, r0)
   18880:	pop	{fp, pc}
   18884:	andeq	pc, r2, ip, lsl #3
   18888:	andeq	lr, r1, r8, lsr r2
   1888c:	andeq	lr, r1, ip, asr #4
   18890:	andeq	lr, r1, r4, ror #4
   18894:	andeq	lr, r1, r8, ror r2
   18898:	andeq	lr, r1, r0, lsr #5
   1889c:			; <UNDEFINED> instruction: 0x0001e2b0
   188a0:	ldrdeq	lr, [r1], -r8
   188a4:	push	{fp, lr}
   188a8:	add	fp, sp, #4
   188ac:	sub	sp, sp, #16
   188b0:	str	r0, [fp, #-8]
   188b4:	str	r1, [fp, #-12]
   188b8:	str	r2, [fp, #-16]
   188bc:	ldr	r2, [fp, #-16]
   188c0:	ldr	r1, [fp, #-12]
   188c4:	ldr	r0, [fp, #-8]
   188c8:	bl	18a34 <ftello64@plt+0x7784>
   188cc:	mov	r3, r0
   188d0:	mov	r0, r3
   188d4:	sub	sp, fp, #4
   188d8:	pop	{fp, pc}
   188dc:	push	{fp, lr}
   188e0:	add	fp, sp, #4
   188e4:	sub	sp, sp, #8
   188e8:	str	r0, [fp, #-8]
   188ec:	ldr	r3, [fp, #-8]
   188f0:	cmp	r3, #0
   188f4:	bne	188fc <ftello64@plt+0x764c>
   188f8:	bl	19428 <ftello64@plt+0x8178>
   188fc:	ldr	r3, [fp, #-8]
   18900:	mov	r0, r3
   18904:	sub	sp, fp, #4
   18908:	pop	{fp, pc}
   1890c:	push	{fp, lr}
   18910:	add	fp, sp, #4
   18914:	sub	sp, sp, #8
   18918:	str	r0, [fp, #-8]
   1891c:	ldr	r0, [fp, #-8]
   18920:	bl	19f08 <ftello64@plt+0x8c58>
   18924:	mov	r3, r0
   18928:	mov	r0, r3
   1892c:	bl	188dc <ftello64@plt+0x762c>
   18930:	mov	r3, r0
   18934:	mov	r0, r3
   18938:	sub	sp, fp, #4
   1893c:	pop	{fp, pc}
   18940:	push	{fp, lr}
   18944:	add	fp, sp, #4
   18948:	sub	sp, sp, #8
   1894c:	str	r0, [fp, #-8]
   18950:	ldr	r0, [fp, #-8]
   18954:	bl	1bfd4 <ftello64@plt+0xad24>
   18958:	mov	r3, r0
   1895c:	mov	r0, r3
   18960:	bl	188dc <ftello64@plt+0x762c>
   18964:	mov	r3, r0
   18968:	mov	r0, r3
   1896c:	sub	sp, fp, #4
   18970:	pop	{fp, pc}
   18974:	push	{fp, lr}
   18978:	add	fp, sp, #4
   1897c:	sub	sp, sp, #8
   18980:	str	r0, [fp, #-8]
   18984:	ldr	r0, [fp, #-8]
   18988:	bl	1890c <ftello64@plt+0x765c>
   1898c:	mov	r3, r0
   18990:	mov	r0, r3
   18994:	sub	sp, fp, #4
   18998:	pop	{fp, pc}
   1899c:	push	{fp, lr}
   189a0:	add	fp, sp, #4
   189a4:	sub	sp, sp, #16
   189a8:	str	r0, [fp, #-16]
   189ac:	str	r1, [fp, #-20]	; 0xffffffec
   189b0:	ldr	r1, [fp, #-20]	; 0xffffffec
   189b4:	ldr	r0, [fp, #-16]
   189b8:	bl	19fb0 <ftello64@plt+0x8d00>
   189bc:	str	r0, [fp, #-8]
   189c0:	ldr	r3, [fp, #-8]
   189c4:	cmp	r3, #0
   189c8:	bne	189e8 <ftello64@plt+0x7738>
   189cc:	ldr	r3, [fp, #-16]
   189d0:	cmp	r3, #0
   189d4:	beq	189e4 <ftello64@plt+0x7734>
   189d8:	ldr	r3, [fp, #-20]	; 0xffffffec
   189dc:	cmp	r3, #0
   189e0:	beq	189e8 <ftello64@plt+0x7738>
   189e4:	bl	19428 <ftello64@plt+0x8178>
   189e8:	ldr	r3, [fp, #-8]
   189ec:	mov	r0, r3
   189f0:	sub	sp, fp, #4
   189f4:	pop	{fp, pc}
   189f8:	push	{fp, lr}
   189fc:	add	fp, sp, #4
   18a00:	sub	sp, sp, #8
   18a04:	str	r0, [fp, #-8]
   18a08:	str	r1, [fp, #-12]
   18a0c:	ldr	r1, [fp, #-12]
   18a10:	ldr	r0, [fp, #-8]
   18a14:	bl	1c000 <ftello64@plt+0xad50>
   18a18:	mov	r3, r0
   18a1c:	mov	r0, r3
   18a20:	bl	188dc <ftello64@plt+0x762c>
   18a24:	mov	r3, r0
   18a28:	mov	r0, r3
   18a2c:	sub	sp, fp, #4
   18a30:	pop	{fp, pc}
   18a34:	push	{fp, lr}
   18a38:	add	fp, sp, #4
   18a3c:	sub	sp, sp, #24
   18a40:	str	r0, [fp, #-16]
   18a44:	str	r1, [fp, #-20]	; 0xffffffec
   18a48:	str	r2, [fp, #-24]	; 0xffffffe8
   18a4c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   18a50:	ldr	r1, [fp, #-20]	; 0xffffffec
   18a54:	ldr	r0, [fp, #-16]
   18a58:	bl	1c1f4 <ftello64@plt+0xaf44>
   18a5c:	str	r0, [fp, #-8]
   18a60:	ldr	r3, [fp, #-8]
   18a64:	cmp	r3, #0
   18a68:	bne	18a94 <ftello64@plt+0x77e4>
   18a6c:	ldr	r3, [fp, #-16]
   18a70:	cmp	r3, #0
   18a74:	beq	18a90 <ftello64@plt+0x77e0>
   18a78:	ldr	r3, [fp, #-20]	; 0xffffffec
   18a7c:	cmp	r3, #0
   18a80:	beq	18a94 <ftello64@plt+0x77e4>
   18a84:	ldr	r3, [fp, #-24]	; 0xffffffe8
   18a88:	cmp	r3, #0
   18a8c:	beq	18a94 <ftello64@plt+0x77e4>
   18a90:	bl	19428 <ftello64@plt+0x8178>
   18a94:	ldr	r3, [fp, #-8]
   18a98:	mov	r0, r3
   18a9c:	sub	sp, fp, #4
   18aa0:	pop	{fp, pc}
   18aa4:	push	{fp, lr}
   18aa8:	add	fp, sp, #4
   18aac:	sub	sp, sp, #16
   18ab0:	str	r0, [fp, #-8]
   18ab4:	str	r1, [fp, #-12]
   18ab8:	str	r2, [fp, #-16]
   18abc:	ldr	r2, [fp, #-16]
   18ac0:	ldr	r1, [fp, #-12]
   18ac4:	ldr	r0, [fp, #-8]
   18ac8:	bl	1c088 <ftello64@plt+0xadd8>
   18acc:	mov	r3, r0
   18ad0:	mov	r0, r3
   18ad4:	bl	188dc <ftello64@plt+0x762c>
   18ad8:	mov	r3, r0
   18adc:	mov	r0, r3
   18ae0:	sub	sp, fp, #4
   18ae4:	pop	{fp, pc}
   18ae8:	push	{fp, lr}
   18aec:	add	fp, sp, #4
   18af0:	sub	sp, sp, #8
   18af4:	str	r0, [fp, #-8]
   18af8:	str	r1, [fp, #-12]
   18afc:	ldr	r2, [fp, #-12]
   18b00:	ldr	r1, [fp, #-8]
   18b04:	mov	r0, #0
   18b08:	bl	18a34 <ftello64@plt+0x7784>
   18b0c:	mov	r3, r0
   18b10:	mov	r0, r3
   18b14:	sub	sp, fp, #4
   18b18:	pop	{fp, pc}
   18b1c:	push	{fp, lr}
   18b20:	add	fp, sp, #4
   18b24:	sub	sp, sp, #8
   18b28:	str	r0, [fp, #-8]
   18b2c:	str	r1, [fp, #-12]
   18b30:	ldr	r2, [fp, #-12]
   18b34:	ldr	r1, [fp, #-8]
   18b38:	mov	r0, #0
   18b3c:	bl	18aa4 <ftello64@plt+0x77f4>
   18b40:	mov	r3, r0
   18b44:	mov	r0, r3
   18b48:	sub	sp, fp, #4
   18b4c:	pop	{fp, pc}
   18b50:	push	{fp, lr}
   18b54:	add	fp, sp, #4
   18b58:	sub	sp, sp, #8
   18b5c:	str	r0, [fp, #-8]
   18b60:	str	r1, [fp, #-12]
   18b64:	mov	r2, #1
   18b68:	ldr	r1, [fp, #-12]
   18b6c:	ldr	r0, [fp, #-8]
   18b70:	bl	18b84 <ftello64@plt+0x78d4>
   18b74:	mov	r3, r0
   18b78:	mov	r0, r3
   18b7c:	sub	sp, fp, #4
   18b80:	pop	{fp, pc}
   18b84:	push	{fp, lr}
   18b88:	add	fp, sp, #4
   18b8c:	sub	sp, sp, #24
   18b90:	str	r0, [fp, #-16]
   18b94:	str	r1, [fp, #-20]	; 0xffffffec
   18b98:	str	r2, [fp, #-24]	; 0xffffffe8
   18b9c:	ldr	r3, [fp, #-20]	; 0xffffffec
   18ba0:	ldr	r3, [r3]
   18ba4:	str	r3, [fp, #-8]
   18ba8:	ldr	r3, [fp, #-16]
   18bac:	cmp	r3, #0
   18bb0:	bne	18bfc <ftello64@plt+0x794c>
   18bb4:	ldr	r3, [fp, #-8]
   18bb8:	cmp	r3, #0
   18bbc:	bne	18c60 <ftello64@plt+0x79b0>
   18bc0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   18bc4:	mov	r0, #64	; 0x40
   18bc8:	bl	1d05c <ftello64@plt+0xbdac>
   18bcc:	mov	r3, r0
   18bd0:	str	r3, [fp, #-8]
   18bd4:	ldr	r3, [fp, #-8]
   18bd8:	cmp	r3, #0
   18bdc:	moveq	r3, #1
   18be0:	movne	r3, #0
   18be4:	uxtb	r3, r3
   18be8:	mov	r2, r3
   18bec:	ldr	r3, [fp, #-8]
   18bf0:	add	r3, r2, r3
   18bf4:	str	r3, [fp, #-8]
   18bf8:	b	18c60 <ftello64@plt+0x79b0>
   18bfc:	ldr	r3, [fp, #-8]
   18c00:	lsr	r3, r3, #1
   18c04:	add	r3, r3, #1
   18c08:	mvn	r2, r3
   18c0c:	ldr	r3, [fp, #-8]
   18c10:	cmp	r2, r3
   18c14:	bcs	18c38 <ftello64@plt+0x7988>
   18c18:	ldr	r3, [fp, #-8]
   18c1c:	lsr	r2, r3, #1
   18c20:	ldr	r3, [fp, #-8]
   18c24:	add	r3, r2, r3
   18c28:	add	r3, r3, #1
   18c2c:	str	r3, [fp, #-8]
   18c30:	mov	r3, #1
   18c34:	b	18c54 <ftello64@plt+0x79a4>
   18c38:	ldr	r3, [fp, #-8]
   18c3c:	lsr	r2, r3, #1
   18c40:	ldr	r3, [fp, #-8]
   18c44:	add	r3, r2, r3
   18c48:	add	r3, r3, #1
   18c4c:	str	r3, [fp, #-8]
   18c50:	mov	r3, #0
   18c54:	cmp	r3, #0
   18c58:	beq	18c60 <ftello64@plt+0x79b0>
   18c5c:	bl	19428 <ftello64@plt+0x8178>
   18c60:	ldr	r3, [fp, #-8]
   18c64:	ldr	r2, [fp, #-24]	; 0xffffffe8
   18c68:	mov	r1, r3
   18c6c:	ldr	r0, [fp, #-16]
   18c70:	bl	18a34 <ftello64@plt+0x7784>
   18c74:	str	r0, [fp, #-16]
   18c78:	ldr	r2, [fp, #-8]
   18c7c:	ldr	r3, [fp, #-20]	; 0xffffffec
   18c80:	str	r2, [r3]
   18c84:	ldr	r3, [fp, #-16]
   18c88:	mov	r0, r3
   18c8c:	sub	sp, fp, #4
   18c90:	pop	{fp, pc}
   18c94:	push	{fp, lr}
   18c98:	add	fp, sp, #4
   18c9c:	sub	sp, sp, #32
   18ca0:	str	r0, [fp, #-24]	; 0xffffffe8
   18ca4:	str	r1, [fp, #-28]	; 0xffffffe4
   18ca8:	str	r2, [fp, #-32]	; 0xffffffe0
   18cac:	str	r3, [fp, #-36]	; 0xffffffdc
   18cb0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   18cb4:	ldr	r3, [r3]
   18cb8:	str	r3, [fp, #-8]
   18cbc:	ldr	r3, [fp, #-8]
   18cc0:	asr	r3, r3, #1
   18cc4:	cmp	r3, #0
   18cc8:	bge	18cf0 <ftello64@plt+0x7a40>
   18ccc:	ldr	r3, [fp, #-8]
   18cd0:	asr	r3, r3, #1
   18cd4:	rsb	r2, r3, #-2147483648	; 0x80000000
   18cd8:	ldr	r3, [fp, #-8]
   18cdc:	cmp	r2, r3
   18ce0:	movgt	r3, #1
   18ce4:	movle	r3, #0
   18ce8:	uxtb	r3, r3
   18cec:	b	18d44 <ftello64@plt+0x7a94>
   18cf0:	ldr	r3, [fp, #-8]
   18cf4:	cmp	r3, #0
   18cf8:	bge	18d20 <ftello64@plt+0x7a70>
   18cfc:	ldr	r3, [fp, #-8]
   18d00:	asr	r2, r3, #1
   18d04:	ldr	r3, [fp, #-8]
   18d08:	rsb	r3, r3, #-2147483648	; 0x80000000
   18d0c:	cmp	r2, r3
   18d10:	movlt	r3, #1
   18d14:	movge	r3, #0
   18d18:	uxtb	r3, r3
   18d1c:	b	18d44 <ftello64@plt+0x7a94>
   18d20:	ldr	r3, [fp, #-8]
   18d24:	asr	r2, r3, #1
   18d28:	mvn	r3, #-2147483648	; 0x80000000
   18d2c:	sub	r3, r3, r2
   18d30:	ldr	r2, [fp, #-8]
   18d34:	cmp	r3, r2
   18d38:	movlt	r3, #1
   18d3c:	movge	r3, #0
   18d40:	uxtb	r3, r3
   18d44:	cmp	r3, #0
   18d48:	beq	18d6c <ftello64@plt+0x7abc>
   18d4c:	ldr	r3, [fp, #-8]
   18d50:	asr	r3, r3, #1
   18d54:	mov	r2, r3
   18d58:	ldr	r3, [fp, #-8]
   18d5c:	add	r3, r2, r3
   18d60:	str	r3, [fp, #-16]
   18d64:	mov	r3, #1
   18d68:	b	18d88 <ftello64@plt+0x7ad8>
   18d6c:	ldr	r3, [fp, #-8]
   18d70:	asr	r3, r3, #1
   18d74:	mov	r2, r3
   18d78:	ldr	r3, [fp, #-8]
   18d7c:	add	r3, r2, r3
   18d80:	str	r3, [fp, #-16]
   18d84:	mov	r3, #0
   18d88:	cmp	r3, #0
   18d8c:	beq	18d98 <ftello64@plt+0x7ae8>
   18d90:	mvn	r3, #-2147483648	; 0x80000000
   18d94:	str	r3, [fp, #-16]
   18d98:	ldr	r3, [fp, #-36]	; 0xffffffdc
   18d9c:	cmp	r3, #0
   18da0:	blt	18dbc <ftello64@plt+0x7b0c>
   18da4:	ldr	r3, [fp, #-16]
   18da8:	ldr	r2, [fp, #-36]	; 0xffffffdc
   18dac:	cmp	r2, r3
   18db0:	bge	18dbc <ftello64@plt+0x7b0c>
   18db4:	ldr	r3, [fp, #-36]	; 0xffffffdc
   18db8:	str	r3, [fp, #-16]
   18dbc:	ldr	r3, [fp, #4]
   18dc0:	cmp	r3, #0
   18dc4:	bge	18e54 <ftello64@plt+0x7ba4>
   18dc8:	ldr	r3, [fp, #-16]
   18dcc:	cmp	r3, #0
   18dd0:	bge	18e00 <ftello64@plt+0x7b50>
   18dd4:	ldr	r1, [fp, #4]
   18dd8:	mvn	r0, #-2147483648	; 0x80000000
   18ddc:	bl	1d268 <ftello64@plt+0xbfb8>
   18de0:	mov	r3, r0
   18de4:	mov	r2, r3
   18de8:	ldr	r3, [fp, #-16]
   18dec:	cmp	r2, r3
   18df0:	movgt	r3, #1
   18df4:	movle	r3, #0
   18df8:	uxtb	r3, r3
   18dfc:	b	18ef4 <ftello64@plt+0x7c44>
   18e00:	ldr	r3, [fp, #4]
   18e04:	cmn	r3, #1
   18e08:	bne	18e28 <ftello64@plt+0x7b78>
   18e0c:	ldr	r3, [fp, #-16]
   18e10:	add	r3, r3, #-2147483648	; 0x80000000
   18e14:	cmp	r3, #0
   18e18:	movgt	r3, #1
   18e1c:	movle	r3, #0
   18e20:	uxtb	r3, r3
   18e24:	b	18ef4 <ftello64@plt+0x7c44>
   18e28:	ldr	r1, [fp, #4]
   18e2c:	mov	r0, #-2147483648	; 0x80000000
   18e30:	bl	1d268 <ftello64@plt+0xbfb8>
   18e34:	mov	r3, r0
   18e38:	mov	r2, r3
   18e3c:	ldr	r3, [fp, #-16]
   18e40:	cmp	r2, r3
   18e44:	movlt	r3, #1
   18e48:	movge	r3, #0
   18e4c:	uxtb	r3, r3
   18e50:	b	18ef4 <ftello64@plt+0x7c44>
   18e54:	ldr	r3, [fp, #4]
   18e58:	cmp	r3, #0
   18e5c:	beq	18ef0 <ftello64@plt+0x7c40>
   18e60:	ldr	r3, [fp, #-16]
   18e64:	cmp	r3, #0
   18e68:	bge	18ec4 <ftello64@plt+0x7c14>
   18e6c:	ldr	r3, [fp, #-16]
   18e70:	cmn	r3, #1
   18e74:	bne	18e94 <ftello64@plt+0x7be4>
   18e78:	ldr	r3, [fp, #4]
   18e7c:	add	r3, r3, #-2147483648	; 0x80000000
   18e80:	cmp	r3, #0
   18e84:	movgt	r3, #1
   18e88:	movle	r3, #0
   18e8c:	uxtb	r3, r3
   18e90:	b	18ef4 <ftello64@plt+0x7c44>
   18e94:	ldr	r3, [fp, #-16]
   18e98:	mov	r1, r3
   18e9c:	mov	r0, #-2147483648	; 0x80000000
   18ea0:	bl	1d268 <ftello64@plt+0xbfb8>
   18ea4:	mov	r3, r0
   18ea8:	mov	r2, r3
   18eac:	ldr	r3, [fp, #4]
   18eb0:	cmp	r2, r3
   18eb4:	movlt	r3, #1
   18eb8:	movge	r3, #0
   18ebc:	uxtb	r3, r3
   18ec0:	b	18ef4 <ftello64@plt+0x7c44>
   18ec4:	ldr	r1, [fp, #4]
   18ec8:	mvn	r0, #-2147483648	; 0x80000000
   18ecc:	bl	1d268 <ftello64@plt+0xbfb8>
   18ed0:	mov	r3, r0
   18ed4:	mov	r2, r3
   18ed8:	ldr	r3, [fp, #-16]
   18edc:	cmp	r2, r3
   18ee0:	movlt	r3, #1
   18ee4:	movge	r3, #0
   18ee8:	uxtb	r3, r3
   18eec:	b	18ef4 <ftello64@plt+0x7c44>
   18ef0:	mov	r3, #0
   18ef4:	cmp	r3, #0
   18ef8:	beq	18f18 <ftello64@plt+0x7c68>
   18efc:	ldr	r3, [fp, #-16]
   18f00:	mov	r2, r3
   18f04:	ldr	r3, [fp, #4]
   18f08:	mul	r3, r3, r2
   18f0c:	str	r3, [fp, #-20]	; 0xffffffec
   18f10:	mov	r3, #1
   18f14:	b	18f30 <ftello64@plt+0x7c80>
   18f18:	ldr	r3, [fp, #-16]
   18f1c:	mov	r2, r3
   18f20:	ldr	r3, [fp, #4]
   18f24:	mul	r3, r3, r2
   18f28:	str	r3, [fp, #-20]	; 0xffffffec
   18f2c:	mov	r3, #0
   18f30:	cmp	r3, #0
   18f34:	beq	18f40 <ftello64@plt+0x7c90>
   18f38:	mvn	r3, #-2147483648	; 0x80000000
   18f3c:	b	18f58 <ftello64@plt+0x7ca8>
   18f40:	ldr	r3, [fp, #-20]	; 0xffffffec
   18f44:	cmp	r3, #63	; 0x3f
   18f48:	bgt	18f54 <ftello64@plt+0x7ca4>
   18f4c:	mov	r3, #64	; 0x40
   18f50:	b	18f58 <ftello64@plt+0x7ca8>
   18f54:	mov	r3, #0
   18f58:	str	r3, [fp, #-12]
   18f5c:	ldr	r3, [fp, #-12]
   18f60:	cmp	r3, #0
   18f64:	beq	18fa0 <ftello64@plt+0x7cf0>
   18f68:	ldr	r1, [fp, #4]
   18f6c:	ldr	r0, [fp, #-12]
   18f70:	bl	1d268 <ftello64@plt+0xbfb8>
   18f74:	mov	r3, r0
   18f78:	str	r3, [fp, #-16]
   18f7c:	ldr	r3, [fp, #-12]
   18f80:	ldr	r1, [fp, #4]
   18f84:	mov	r0, r3
   18f88:	bl	1d488 <ftello64@plt+0xc1d8>
   18f8c:	mov	r3, r1
   18f90:	mov	r2, r3
   18f94:	ldr	r3, [fp, #-12]
   18f98:	sub	r3, r3, r2
   18f9c:	str	r3, [fp, #-20]	; 0xffffffec
   18fa0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   18fa4:	cmp	r3, #0
   18fa8:	bne	18fb8 <ftello64@plt+0x7d08>
   18fac:	ldr	r3, [fp, #-28]	; 0xffffffe4
   18fb0:	mov	r2, #0
   18fb4:	str	r2, [r3]
   18fb8:	ldr	r2, [fp, #-16]
   18fbc:	ldr	r3, [fp, #-8]
   18fc0:	sub	r2, r2, r3
   18fc4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   18fc8:	cmp	r2, r3
   18fcc:	bge	19204 <ftello64@plt+0x7f54>
   18fd0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   18fd4:	cmp	r3, #0
   18fd8:	bge	18ffc <ftello64@plt+0x7d4c>
   18fdc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   18fe0:	rsb	r2, r3, #-2147483648	; 0x80000000
   18fe4:	ldr	r3, [fp, #-8]
   18fe8:	cmp	r2, r3
   18fec:	movgt	r3, #1
   18ff0:	movle	r3, #0
   18ff4:	uxtb	r3, r3
   18ff8:	b	19048 <ftello64@plt+0x7d98>
   18ffc:	ldr	r3, [fp, #-8]
   19000:	cmp	r3, #0
   19004:	bge	19028 <ftello64@plt+0x7d78>
   19008:	ldr	r3, [fp, #-8]
   1900c:	rsb	r2, r3, #-2147483648	; 0x80000000
   19010:	ldr	r3, [fp, #-32]	; 0xffffffe0
   19014:	cmp	r2, r3
   19018:	movgt	r3, #1
   1901c:	movle	r3, #0
   19020:	uxtb	r3, r3
   19024:	b	19048 <ftello64@plt+0x7d98>
   19028:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1902c:	mvn	r3, #-2147483648	; 0x80000000
   19030:	sub	r3, r3, r2
   19034:	ldr	r2, [fp, #-8]
   19038:	cmp	r3, r2
   1903c:	movlt	r3, #1
   19040:	movge	r3, #0
   19044:	uxtb	r3, r3
   19048:	cmp	r3, #0
   1904c:	beq	19064 <ftello64@plt+0x7db4>
   19050:	ldr	r2, [fp, #-8]
   19054:	ldr	r3, [fp, #-32]	; 0xffffffe0
   19058:	add	r3, r2, r3
   1905c:	str	r3, [fp, #-16]
   19060:	b	19200 <ftello64@plt+0x7f50>
   19064:	ldr	r2, [fp, #-8]
   19068:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1906c:	add	r3, r2, r3
   19070:	str	r3, [fp, #-16]
   19074:	ldr	r3, [fp, #-36]	; 0xffffffdc
   19078:	cmp	r3, #0
   1907c:	blt	19090 <ftello64@plt+0x7de0>
   19080:	ldr	r3, [fp, #-16]
   19084:	ldr	r2, [fp, #-36]	; 0xffffffdc
   19088:	cmp	r2, r3
   1908c:	blt	19200 <ftello64@plt+0x7f50>
   19090:	ldr	r3, [fp, #4]
   19094:	cmp	r3, #0
   19098:	bge	19128 <ftello64@plt+0x7e78>
   1909c:	ldr	r3, [fp, #-16]
   190a0:	cmp	r3, #0
   190a4:	bge	190d4 <ftello64@plt+0x7e24>
   190a8:	ldr	r1, [fp, #4]
   190ac:	mvn	r0, #-2147483648	; 0x80000000
   190b0:	bl	1d268 <ftello64@plt+0xbfb8>
   190b4:	mov	r3, r0
   190b8:	mov	r2, r3
   190bc:	ldr	r3, [fp, #-16]
   190c0:	cmp	r2, r3
   190c4:	movgt	r3, #1
   190c8:	movle	r3, #0
   190cc:	uxtb	r3, r3
   190d0:	b	191c8 <ftello64@plt+0x7f18>
   190d4:	ldr	r3, [fp, #4]
   190d8:	cmn	r3, #1
   190dc:	bne	190fc <ftello64@plt+0x7e4c>
   190e0:	ldr	r3, [fp, #-16]
   190e4:	add	r3, r3, #-2147483648	; 0x80000000
   190e8:	cmp	r3, #0
   190ec:	movgt	r3, #1
   190f0:	movle	r3, #0
   190f4:	uxtb	r3, r3
   190f8:	b	191c8 <ftello64@plt+0x7f18>
   190fc:	ldr	r1, [fp, #4]
   19100:	mov	r0, #-2147483648	; 0x80000000
   19104:	bl	1d268 <ftello64@plt+0xbfb8>
   19108:	mov	r3, r0
   1910c:	mov	r2, r3
   19110:	ldr	r3, [fp, #-16]
   19114:	cmp	r2, r3
   19118:	movlt	r3, #1
   1911c:	movge	r3, #0
   19120:	uxtb	r3, r3
   19124:	b	191c8 <ftello64@plt+0x7f18>
   19128:	ldr	r3, [fp, #4]
   1912c:	cmp	r3, #0
   19130:	beq	191c4 <ftello64@plt+0x7f14>
   19134:	ldr	r3, [fp, #-16]
   19138:	cmp	r3, #0
   1913c:	bge	19198 <ftello64@plt+0x7ee8>
   19140:	ldr	r3, [fp, #-16]
   19144:	cmn	r3, #1
   19148:	bne	19168 <ftello64@plt+0x7eb8>
   1914c:	ldr	r3, [fp, #4]
   19150:	add	r3, r3, #-2147483648	; 0x80000000
   19154:	cmp	r3, #0
   19158:	movgt	r3, #1
   1915c:	movle	r3, #0
   19160:	uxtb	r3, r3
   19164:	b	191c8 <ftello64@plt+0x7f18>
   19168:	ldr	r3, [fp, #-16]
   1916c:	mov	r1, r3
   19170:	mov	r0, #-2147483648	; 0x80000000
   19174:	bl	1d268 <ftello64@plt+0xbfb8>
   19178:	mov	r3, r0
   1917c:	mov	r2, r3
   19180:	ldr	r3, [fp, #4]
   19184:	cmp	r2, r3
   19188:	movlt	r3, #1
   1918c:	movge	r3, #0
   19190:	uxtb	r3, r3
   19194:	b	191c8 <ftello64@plt+0x7f18>
   19198:	ldr	r1, [fp, #4]
   1919c:	mvn	r0, #-2147483648	; 0x80000000
   191a0:	bl	1d268 <ftello64@plt+0xbfb8>
   191a4:	mov	r3, r0
   191a8:	mov	r2, r3
   191ac:	ldr	r3, [fp, #-16]
   191b0:	cmp	r2, r3
   191b4:	movlt	r3, #1
   191b8:	movge	r3, #0
   191bc:	uxtb	r3, r3
   191c0:	b	191c8 <ftello64@plt+0x7f18>
   191c4:	mov	r3, #0
   191c8:	cmp	r3, #0
   191cc:	beq	191e8 <ftello64@plt+0x7f38>
   191d0:	ldr	r3, [fp, #-16]
   191d4:	mov	r2, r3
   191d8:	ldr	r3, [fp, #4]
   191dc:	mul	r3, r3, r2
   191e0:	str	r3, [fp, #-20]	; 0xffffffec
   191e4:	b	19200 <ftello64@plt+0x7f50>
   191e8:	ldr	r3, [fp, #-16]
   191ec:	mov	r2, r3
   191f0:	ldr	r3, [fp, #4]
   191f4:	mul	r3, r3, r2
   191f8:	str	r3, [fp, #-20]	; 0xffffffec
   191fc:	b	19204 <ftello64@plt+0x7f54>
   19200:	bl	19428 <ftello64@plt+0x8178>
   19204:	ldr	r3, [fp, #-20]	; 0xffffffec
   19208:	mov	r1, r3
   1920c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19210:	bl	1899c <ftello64@plt+0x76ec>
   19214:	str	r0, [fp, #-24]	; 0xffffffe8
   19218:	ldr	r2, [fp, #-16]
   1921c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   19220:	str	r2, [r3]
   19224:	ldr	r3, [fp, #-24]	; 0xffffffe8
   19228:	mov	r0, r3
   1922c:	sub	sp, fp, #4
   19230:	pop	{fp, pc}
   19234:	push	{fp, lr}
   19238:	add	fp, sp, #4
   1923c:	sub	sp, sp, #8
   19240:	str	r0, [fp, #-8]
   19244:	mov	r1, #1
   19248:	ldr	r0, [fp, #-8]
   1924c:	bl	1928c <ftello64@plt+0x7fdc>
   19250:	mov	r3, r0
   19254:	mov	r0, r3
   19258:	sub	sp, fp, #4
   1925c:	pop	{fp, pc}
   19260:	push	{fp, lr}
   19264:	add	fp, sp, #4
   19268:	sub	sp, sp, #8
   1926c:	str	r0, [fp, #-8]
   19270:	mov	r1, #1
   19274:	ldr	r0, [fp, #-8]
   19278:	bl	192c8 <ftello64@plt+0x8018>
   1927c:	mov	r3, r0
   19280:	mov	r0, r3
   19284:	sub	sp, fp, #4
   19288:	pop	{fp, pc}
   1928c:	push	{fp, lr}
   19290:	add	fp, sp, #4
   19294:	sub	sp, sp, #8
   19298:	str	r0, [fp, #-8]
   1929c:	str	r1, [fp, #-12]
   192a0:	ldr	r1, [fp, #-12]
   192a4:	ldr	r0, [fp, #-8]
   192a8:	bl	19e44 <ftello64@plt+0x8b94>
   192ac:	mov	r3, r0
   192b0:	mov	r0, r3
   192b4:	bl	188dc <ftello64@plt+0x762c>
   192b8:	mov	r3, r0
   192bc:	mov	r0, r3
   192c0:	sub	sp, fp, #4
   192c4:	pop	{fp, pc}
   192c8:	push	{fp, lr}
   192cc:	add	fp, sp, #4
   192d0:	sub	sp, sp, #8
   192d4:	str	r0, [fp, #-8]
   192d8:	str	r1, [fp, #-12]
   192dc:	ldr	r1, [fp, #-12]
   192e0:	ldr	r0, [fp, #-8]
   192e4:	bl	1c050 <ftello64@plt+0xada0>
   192e8:	mov	r3, r0
   192ec:	mov	r0, r3
   192f0:	bl	188dc <ftello64@plt+0x762c>
   192f4:	mov	r3, r0
   192f8:	mov	r0, r3
   192fc:	sub	sp, fp, #4
   19300:	pop	{fp, pc}
   19304:	push	{fp, lr}
   19308:	add	fp, sp, #4
   1930c:	sub	sp, sp, #8
   19310:	str	r0, [fp, #-8]
   19314:	str	r1, [fp, #-12]
   19318:	ldr	r0, [fp, #-12]
   1931c:	bl	1890c <ftello64@plt+0x765c>
   19320:	mov	r3, r0
   19324:	ldr	r2, [fp, #-12]
   19328:	ldr	r1, [fp, #-8]
   1932c:	mov	r0, r3
   19330:	bl	11010 <memcpy@plt>
   19334:	mov	r3, r0
   19338:	mov	r0, r3
   1933c:	sub	sp, fp, #4
   19340:	pop	{fp, pc}
   19344:	push	{fp, lr}
   19348:	add	fp, sp, #4
   1934c:	sub	sp, sp, #8
   19350:	str	r0, [fp, #-8]
   19354:	str	r1, [fp, #-12]
   19358:	ldr	r0, [fp, #-12]
   1935c:	bl	18940 <ftello64@plt+0x7690>
   19360:	mov	r3, r0
   19364:	mov	r0, r3
   19368:	ldr	r3, [fp, #-12]
   1936c:	mov	r2, r3
   19370:	ldr	r1, [fp, #-8]
   19374:	bl	11010 <memcpy@plt>
   19378:	mov	r3, r0
   1937c:	mov	r0, r3
   19380:	sub	sp, fp, #4
   19384:	pop	{fp, pc}
   19388:	push	{fp, lr}
   1938c:	add	fp, sp, #4
   19390:	sub	sp, sp, #16
   19394:	str	r0, [fp, #-16]
   19398:	str	r1, [fp, #-20]	; 0xffffffec
   1939c:	ldr	r3, [fp, #-20]	; 0xffffffec
   193a0:	add	r3, r3, #1
   193a4:	mov	r0, r3
   193a8:	bl	18940 <ftello64@plt+0x7690>
   193ac:	mov	r3, r0
   193b0:	str	r3, [fp, #-8]
   193b4:	ldr	r3, [fp, #-20]	; 0xffffffec
   193b8:	ldr	r2, [fp, #-8]
   193bc:	add	r3, r2, r3
   193c0:	mov	r2, #0
   193c4:	strb	r2, [r3]
   193c8:	ldr	r3, [fp, #-20]	; 0xffffffec
   193cc:	mov	r2, r3
   193d0:	ldr	r1, [fp, #-16]
   193d4:	ldr	r0, [fp, #-8]
   193d8:	bl	11010 <memcpy@plt>
   193dc:	mov	r3, r0
   193e0:	mov	r0, r3
   193e4:	sub	sp, fp, #4
   193e8:	pop	{fp, pc}
   193ec:	push	{fp, lr}
   193f0:	add	fp, sp, #4
   193f4:	sub	sp, sp, #8
   193f8:	str	r0, [fp, #-8]
   193fc:	ldr	r0, [fp, #-8]
   19400:	bl	11184 <strlen@plt>
   19404:	mov	r3, r0
   19408:	add	r3, r3, #1
   1940c:	mov	r1, r3
   19410:	ldr	r0, [fp, #-8]
   19414:	bl	19304 <ftello64@plt+0x8054>
   19418:	mov	r3, r0
   1941c:	mov	r0, r3
   19420:	sub	sp, fp, #4
   19424:	pop	{fp, pc}
   19428:	push	{r4, r5, fp, lr}
   1942c:	add	fp, sp, #12
   19430:	ldr	r3, [pc, #32]	; 19458 <ftello64@plt+0x81a8>
   19434:	ldr	r4, [r3]
   19438:	ldr	r0, [pc, #28]	; 1945c <ftello64@plt+0x81ac>
   1943c:	bl	11178 <gettext@plt>
   19440:	mov	r3, r0
   19444:	ldr	r2, [pc, #20]	; 19460 <ftello64@plt+0x81b0>
   19448:	mov	r1, #0
   1944c:	mov	r0, r4
   19450:	bl	11100 <error@plt>
   19454:	bl	11280 <abort@plt>
   19458:	andeq	pc, r2, ip, lsr #2
   1945c:	andeq	lr, r1, r8, lsr #6
   19460:	andeq	lr, r1, ip, lsr r3
   19464:	push	{r4, r5, fp, lr}
   19468:	add	fp, sp, #12
   1946c:	sub	sp, sp, #40	; 0x28
   19470:	str	r0, [fp, #-32]	; 0xffffffe0
   19474:	str	r1, [fp, #-36]	; 0xffffffdc
   19478:	strd	r2, [fp, #-44]	; 0xffffffd4
   1947c:	sub	r2, fp, #28
   19480:	ldr	r3, [fp, #12]
   19484:	str	r3, [sp]
   19488:	mov	r3, r2
   1948c:	ldr	r2, [fp, #-36]	; 0xffffffdc
   19490:	mov	r1, #0
   19494:	ldr	r0, [fp, #-32]	; 0xffffffe0
   19498:	bl	19804 <ftello64@plt+0x8554>
   1949c:	str	r0, [fp, #-16]
   194a0:	ldr	r3, [fp, #-16]
   194a4:	cmp	r3, #0
   194a8:	bne	1951c <ftello64@plt+0x826c>
   194ac:	ldrd	r0, [fp, #-28]	; 0xffffffe4
   194b0:	ldrd	r2, [fp, #-44]	; 0xffffffd4
   194b4:	cmp	r1, r3
   194b8:	cmpeq	r0, r2
   194bc:	bcc	194d4 <ftello64@plt+0x8224>
   194c0:	ldrd	r2, [fp, #-28]	; 0xffffffe4
   194c4:	ldrd	r0, [fp, #4]
   194c8:	cmp	r1, r3
   194cc:	cmpeq	r0, r2
   194d0:	bcs	19558 <ftello64@plt+0x82a8>
   194d4:	mov	r3, #1
   194d8:	str	r3, [fp, #-16]
   194dc:	ldrd	r2, [fp, #-28]	; 0xffffffe4
   194e0:	mvn	r0, #-1073741824	; 0xc0000000
   194e4:	mov	r1, #0
   194e8:	cmp	r3, r1
   194ec:	cmpeq	r2, r0
   194f0:	bls	19508 <ftello64@plt+0x8258>
   194f4:	bl	111a8 <__errno_location@plt>
   194f8:	mov	r2, r0
   194fc:	mov	r3, #75	; 0x4b
   19500:	str	r3, [r2]
   19504:	b	19558 <ftello64@plt+0x82a8>
   19508:	bl	111a8 <__errno_location@plt>
   1950c:	mov	r2, r0
   19510:	mov	r3, #34	; 0x22
   19514:	str	r3, [r2]
   19518:	b	19558 <ftello64@plt+0x82a8>
   1951c:	ldr	r3, [fp, #-16]
   19520:	cmp	r3, #1
   19524:	bne	1953c <ftello64@plt+0x828c>
   19528:	bl	111a8 <__errno_location@plt>
   1952c:	mov	r2, r0
   19530:	mov	r3, #75	; 0x4b
   19534:	str	r3, [r2]
   19538:	b	19558 <ftello64@plt+0x82a8>
   1953c:	ldr	r3, [fp, #-16]
   19540:	cmp	r3, #3
   19544:	bne	19558 <ftello64@plt+0x82a8>
   19548:	bl	111a8 <__errno_location@plt>
   1954c:	mov	r2, r0
   19550:	mov	r3, #0
   19554:	str	r3, [r2]
   19558:	ldr	r3, [fp, #-16]
   1955c:	cmp	r3, #0
   19560:	beq	195c8 <ftello64@plt+0x8318>
   19564:	ldr	r3, [fp, #20]
   19568:	cmp	r3, #0
   1956c:	beq	19578 <ftello64@plt+0x82c8>
   19570:	ldr	r4, [fp, #20]
   19574:	b	1957c <ftello64@plt+0x82cc>
   19578:	mov	r4, #1
   1957c:	bl	111a8 <__errno_location@plt>
   19580:	mov	r3, r0
   19584:	ldr	r3, [r3]
   19588:	cmp	r3, #22
   1958c:	beq	195a0 <ftello64@plt+0x82f0>
   19590:	bl	111a8 <__errno_location@plt>
   19594:	mov	r3, r0
   19598:	ldr	r5, [r3]
   1959c:	b	195a4 <ftello64@plt+0x82f4>
   195a0:	mov	r5, #0
   195a4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   195a8:	bl	15de8 <ftello64@plt+0x4b38>
   195ac:	mov	r3, r0
   195b0:	str	r3, [sp]
   195b4:	ldr	r3, [fp, #16]
   195b8:	ldr	r2, [pc, #28]	; 195dc <ftello64@plt+0x832c>
   195bc:	mov	r1, r5
   195c0:	mov	r0, r4
   195c4:	bl	11100 <error@plt>
   195c8:	ldrd	r2, [fp, #-28]	; 0xffffffe4
   195cc:	mov	r0, r2
   195d0:	mov	r1, r3
   195d4:	sub	sp, fp, #12
   195d8:	pop	{r4, r5, fp, pc}
   195dc:	andeq	lr, r1, r0, asr #6
   195e0:	push	{fp, lr}
   195e4:	add	fp, sp, #4
   195e8:	sub	sp, sp, #40	; 0x28
   195ec:	str	r0, [fp, #-8]
   195f0:	strd	r2, [fp, #-20]	; 0xffffffec
   195f4:	ldr	r3, [fp, #20]
   195f8:	str	r3, [sp, #16]
   195fc:	ldr	r3, [fp, #16]
   19600:	str	r3, [sp, #12]
   19604:	ldr	r3, [fp, #12]
   19608:	str	r3, [sp, #8]
   1960c:	ldrd	r2, [fp, #4]
   19610:	strd	r2, [sp]
   19614:	ldrd	r2, [fp, #-20]	; 0xffffffec
   19618:	mov	r1, #10
   1961c:	ldr	r0, [fp, #-8]
   19620:	bl	19464 <ftello64@plt+0x81b4>
   19624:	mov	r2, r0
   19628:	mov	r3, r1
   1962c:	mov	r0, r2
   19630:	mov	r1, r3
   19634:	sub	sp, fp, #4
   19638:	pop	{fp, pc}
   1963c:	push	{fp, lr}
   19640:	add	fp, sp, #4
   19644:	sub	sp, sp, #16
   19648:	str	r0, [fp, #-16]
   1964c:	str	r1, [fp, #-20]	; 0xffffffec
   19650:	ldr	r3, [fp, #-20]	; 0xffffffec
   19654:	cmp	r3, #0
   19658:	bge	19694 <ftello64@plt+0x83e4>
   1965c:	ldr	r1, [fp, #-20]	; 0xffffffec
   19660:	mov	r0, #0
   19664:	bl	1d268 <ftello64@plt+0xbfb8>
   19668:	mov	r3, r0
   1966c:	mov	r0, r3
   19670:	asr	r1, r0, #31
   19674:	ldr	r3, [fp, #-16]
   19678:	ldrd	r2, [r3]
   1967c:	cmp	r1, r3
   19680:	cmpeq	r0, r2
   19684:	movcc	r3, #1
   19688:	movcs	r3, #0
   1968c:	uxtb	r3, r3
   19690:	b	196f0 <ftello64@plt+0x8440>
   19694:	ldr	r3, [fp, #-20]	; 0xffffffec
   19698:	cmp	r3, #0
   1969c:	beq	196e4 <ftello64@plt+0x8434>
   196a0:	ldr	r3, [fp, #-20]	; 0xffffffec
   196a4:	mov	r2, r3
   196a8:	asr	r3, r2, #31
   196ac:	mvn	r0, #0
   196b0:	mvn	r1, #0
   196b4:	bl	1d4a8 <ftello64@plt+0xc1f8>
   196b8:	mov	r2, r0
   196bc:	mov	r3, r1
   196c0:	mov	r0, r2
   196c4:	mov	r1, r3
   196c8:	ldr	r3, [fp, #-16]
   196cc:	ldrd	r2, [r3]
   196d0:	cmp	r1, r3
   196d4:	cmpeq	r0, r2
   196d8:	bcs	196e4 <ftello64@plt+0x8434>
   196dc:	mov	r3, #1
   196e0:	b	196e8 <ftello64@plt+0x8438>
   196e4:	mov	r3, #0
   196e8:	and	r3, r3, #1
   196ec:	uxtb	r3, r3
   196f0:	cmp	r3, #0
   196f4:	beq	19730 <ftello64@plt+0x8480>
   196f8:	ldr	r3, [fp, #-16]
   196fc:	ldrd	r0, [r3]
   19700:	ldr	r3, [fp, #-20]	; 0xffffffec
   19704:	mov	r2, r3
   19708:	asr	r3, r2, #31
   1970c:	mul	lr, r2, r1
   19710:	mul	ip, r0, r3
   19714:	add	ip, lr, ip
   19718:	umull	r2, r3, r0, r2
   1971c:	add	r1, ip, r3
   19720:	mov	r3, r1
   19724:	strd	r2, [fp, #-12]
   19728:	mov	r3, #1
   1972c:	b	19764 <ftello64@plt+0x84b4>
   19730:	ldr	r3, [fp, #-16]
   19734:	ldrd	r0, [r3]
   19738:	ldr	r3, [fp, #-20]	; 0xffffffec
   1973c:	mov	r2, r3
   19740:	asr	r3, r2, #31
   19744:	mul	lr, r2, r1
   19748:	mul	ip, r0, r3
   1974c:	add	ip, lr, ip
   19750:	umull	r2, r3, r0, r2
   19754:	add	r1, ip, r3
   19758:	mov	r3, r1
   1975c:	strd	r2, [fp, #-12]
   19760:	mov	r3, #0
   19764:	cmp	r3, #0
   19768:	beq	19784 <ftello64@plt+0x84d4>
   1976c:	ldr	r1, [fp, #-16]
   19770:	mvn	r2, #0
   19774:	mvn	r3, #0
   19778:	strd	r2, [r1]
   1977c:	mov	r3, #1
   19780:	b	19794 <ftello64@plt+0x84e4>
   19784:	ldrd	r2, [fp, #-12]
   19788:	ldr	r1, [fp, #-16]
   1978c:	strd	r2, [r1]
   19790:	mov	r3, #0
   19794:	mov	r0, r3
   19798:	sub	sp, fp, #4
   1979c:	pop	{fp, pc}
   197a0:	push	{fp, lr}
   197a4:	add	fp, sp, #4
   197a8:	sub	sp, sp, #24
   197ac:	str	r0, [fp, #-16]
   197b0:	str	r1, [fp, #-20]	; 0xffffffec
   197b4:	str	r2, [fp, #-24]	; 0xffffffe8
   197b8:	mov	r3, #0
   197bc:	str	r3, [fp, #-8]
   197c0:	b	197e0 <ftello64@plt+0x8530>
   197c4:	ldr	r1, [fp, #-20]	; 0xffffffec
   197c8:	ldr	r0, [fp, #-16]
   197cc:	bl	1963c <ftello64@plt+0x838c>
   197d0:	mov	r2, r0
   197d4:	ldr	r3, [fp, #-8]
   197d8:	orr	r3, r3, r2
   197dc:	str	r3, [fp, #-8]
   197e0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   197e4:	sub	r2, r3, #1
   197e8:	str	r2, [fp, #-24]	; 0xffffffe8
   197ec:	cmp	r3, #0
   197f0:	bne	197c4 <ftello64@plt+0x8514>
   197f4:	ldr	r3, [fp, #-8]
   197f8:	mov	r0, r3
   197fc:	sub	sp, fp, #4
   19800:	pop	{fp, pc}
   19804:	push	{fp, lr}
   19808:	add	fp, sp, #4
   1980c:	sub	sp, sp, #56	; 0x38
   19810:	str	r0, [fp, #-48]	; 0xffffffd0
   19814:	str	r1, [fp, #-52]	; 0xffffffcc
   19818:	str	r2, [fp, #-56]	; 0xffffffc8
   1981c:	str	r3, [fp, #-60]	; 0xffffffc4
   19820:	mov	r3, #0
   19824:	str	r3, [fp, #-8]
   19828:	ldr	r3, [fp, #-56]	; 0xffffffc8
   1982c:	cmp	r3, #0
   19830:	blt	19840 <ftello64@plt+0x8590>
   19834:	ldr	r3, [fp, #-56]	; 0xffffffc8
   19838:	cmp	r3, #36	; 0x24
   1983c:	ble	19854 <ftello64@plt+0x85a4>
   19840:	ldr	r3, [pc, #1520]	; 19e38 <ftello64@plt+0x8b88>
   19844:	mov	r2, #85	; 0x55
   19848:	ldr	r1, [pc, #1516]	; 19e3c <ftello64@plt+0x8b8c>
   1984c:	ldr	r0, [pc, #1516]	; 19e40 <ftello64@plt+0x8b90>
   19850:	bl	112a4 <__assert_fail@plt>
   19854:	ldr	r3, [fp, #-52]	; 0xffffffcc
   19858:	cmp	r3, #0
   1985c:	bne	19868 <ftello64@plt+0x85b8>
   19860:	sub	r3, fp, #36	; 0x24
   19864:	b	1986c <ftello64@plt+0x85bc>
   19868:	ldr	r3, [fp, #-52]	; 0xffffffcc
   1986c:	str	r3, [fp, #-32]	; 0xffffffe0
   19870:	bl	111a8 <__errno_location@plt>
   19874:	mov	r2, r0
   19878:	mov	r3, #0
   1987c:	str	r3, [r2]
   19880:	ldr	r3, [fp, #-48]	; 0xffffffd0
   19884:	str	r3, [fp, #-12]
   19888:	ldr	r3, [fp, #-12]
   1988c:	ldrb	r3, [r3]
   19890:	strb	r3, [fp, #-13]
   19894:	b	198b0 <ftello64@plt+0x8600>
   19898:	ldr	r3, [fp, #-12]
   1989c:	add	r3, r3, #1
   198a0:	str	r3, [fp, #-12]
   198a4:	ldr	r3, [fp, #-12]
   198a8:	ldrb	r3, [r3]
   198ac:	strb	r3, [fp, #-13]
   198b0:	bl	11160 <__ctype_b_loc@plt>
   198b4:	mov	r3, r0
   198b8:	ldr	r2, [r3]
   198bc:	ldrb	r3, [fp, #-13]
   198c0:	lsl	r3, r3, #1
   198c4:	add	r3, r2, r3
   198c8:	ldrh	r3, [r3]
   198cc:	and	r3, r3, #8192	; 0x2000
   198d0:	cmp	r3, #0
   198d4:	bne	19898 <ftello64@plt+0x85e8>
   198d8:	ldrb	r3, [fp, #-13]
   198dc:	cmp	r3, #45	; 0x2d
   198e0:	bne	198ec <ftello64@plt+0x863c>
   198e4:	mov	r3, #4
   198e8:	b	19e2c <ftello64@plt+0x8b7c>
   198ec:	ldr	r2, [fp, #-56]	; 0xffffffc8
   198f0:	ldr	r1, [fp, #-32]	; 0xffffffe0
   198f4:	ldr	r0, [fp, #-48]	; 0xffffffd0
   198f8:	bl	111e4 <strtoumax@plt>
   198fc:	mov	r2, r0
   19900:	mov	r3, r1
   19904:	strd	r2, [fp, #-44]	; 0xffffffd4
   19908:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1990c:	ldr	r2, [r3]
   19910:	ldr	r3, [fp, #-48]	; 0xffffffd0
   19914:	cmp	r2, r3
   19918:	bne	19978 <ftello64@plt+0x86c8>
   1991c:	ldr	r3, [fp, #4]
   19920:	cmp	r3, #0
   19924:	beq	19970 <ftello64@plt+0x86c0>
   19928:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1992c:	ldr	r3, [r3]
   19930:	ldrb	r3, [r3]
   19934:	cmp	r3, #0
   19938:	beq	19970 <ftello64@plt+0x86c0>
   1993c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   19940:	ldr	r3, [r3]
   19944:	ldrb	r3, [r3]
   19948:	mov	r1, r3
   1994c:	ldr	r0, [fp, #4]
   19950:	bl	11190 <strchr@plt>
   19954:	mov	r3, r0
   19958:	cmp	r3, #0
   1995c:	beq	19970 <ftello64@plt+0x86c0>
   19960:	mov	r2, #1
   19964:	mov	r3, #0
   19968:	strd	r2, [fp, #-44]	; 0xffffffd4
   1996c:	b	199b0 <ftello64@plt+0x8700>
   19970:	mov	r3, #4
   19974:	b	19e2c <ftello64@plt+0x8b7c>
   19978:	bl	111a8 <__errno_location@plt>
   1997c:	mov	r3, r0
   19980:	ldr	r3, [r3]
   19984:	cmp	r3, #0
   19988:	beq	199b0 <ftello64@plt+0x8700>
   1998c:	bl	111a8 <__errno_location@plt>
   19990:	mov	r3, r0
   19994:	ldr	r3, [r3]
   19998:	cmp	r3, #34	; 0x22
   1999c:	beq	199a8 <ftello64@plt+0x86f8>
   199a0:	mov	r3, #4
   199a4:	b	19e2c <ftello64@plt+0x8b7c>
   199a8:	mov	r3, #1
   199ac:	str	r3, [fp, #-8]
   199b0:	ldr	r3, [fp, #4]
   199b4:	cmp	r3, #0
   199b8:	bne	199d0 <ftello64@plt+0x8720>
   199bc:	ldrd	r2, [fp, #-44]	; 0xffffffd4
   199c0:	ldr	r1, [fp, #-60]	; 0xffffffc4
   199c4:	strd	r2, [r1]
   199c8:	ldr	r3, [fp, #-8]
   199cc:	b	19e2c <ftello64@plt+0x8b7c>
   199d0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   199d4:	ldr	r3, [r3]
   199d8:	ldrb	r3, [r3]
   199dc:	cmp	r3, #0
   199e0:	beq	19e1c <ftello64@plt+0x8b6c>
   199e4:	mov	r3, #1024	; 0x400
   199e8:	str	r3, [fp, #-20]	; 0xffffffec
   199ec:	mov	r3, #1
   199f0:	str	r3, [fp, #-24]	; 0xffffffe8
   199f4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   199f8:	ldr	r3, [r3]
   199fc:	ldrb	r3, [r3]
   19a00:	mov	r1, r3
   19a04:	ldr	r0, [fp, #4]
   19a08:	bl	11190 <strchr@plt>
   19a0c:	mov	r3, r0
   19a10:	cmp	r3, #0
   19a14:	bne	19a30 <ftello64@plt+0x8780>
   19a18:	ldrd	r2, [fp, #-44]	; 0xffffffd4
   19a1c:	ldr	r1, [fp, #-60]	; 0xffffffc4
   19a20:	strd	r2, [r1]
   19a24:	ldr	r3, [fp, #-8]
   19a28:	orr	r3, r3, #2
   19a2c:	b	19e2c <ftello64@plt+0x8b7c>
   19a30:	ldr	r3, [fp, #-32]	; 0xffffffe0
   19a34:	ldr	r3, [r3]
   19a38:	ldrb	r3, [r3]
   19a3c:	sub	r3, r3, #69	; 0x45
   19a40:	cmp	r3, #47	; 0x2f
   19a44:	ldrls	pc, [pc, r3, lsl #2]
   19a48:	b	19b94 <ftello64@plt+0x88e4>
   19a4c:	andeq	r9, r1, ip, lsl #22
   19a50:	muleq	r1, r4, fp
   19a54:	andeq	r9, r1, ip, lsl #22
   19a58:	muleq	r1, r4, fp
   19a5c:	muleq	r1, r4, fp
   19a60:	muleq	r1, r4, fp
   19a64:	andeq	r9, r1, ip, lsl #22
   19a68:	muleq	r1, r4, fp
   19a6c:	andeq	r9, r1, ip, lsl #22
   19a70:	muleq	r1, r4, fp
   19a74:	muleq	r1, r4, fp
   19a78:	andeq	r9, r1, ip, lsl #22
   19a7c:	muleq	r1, r4, fp
   19a80:	muleq	r1, r4, fp
   19a84:	muleq	r1, r4, fp
   19a88:	andeq	r9, r1, ip, lsl #22
   19a8c:	muleq	r1, r4, fp
   19a90:	muleq	r1, r4, fp
   19a94:	muleq	r1, r4, fp
   19a98:	muleq	r1, r4, fp
   19a9c:	andeq	r9, r1, ip, lsl #22
   19aa0:	andeq	r9, r1, ip, lsl #22
   19aa4:	muleq	r1, r4, fp
   19aa8:	muleq	r1, r4, fp
   19aac:	muleq	r1, r4, fp
   19ab0:	muleq	r1, r4, fp
   19ab4:	muleq	r1, r4, fp
   19ab8:	muleq	r1, r4, fp
   19abc:	muleq	r1, r4, fp
   19ac0:	muleq	r1, r4, fp
   19ac4:	muleq	r1, r4, fp
   19ac8:	muleq	r1, r4, fp
   19acc:	muleq	r1, r4, fp
   19ad0:	muleq	r1, r4, fp
   19ad4:	andeq	r9, r1, ip, lsl #22
   19ad8:	muleq	r1, r4, fp
   19adc:	muleq	r1, r4, fp
   19ae0:	muleq	r1, r4, fp
   19ae4:	andeq	r9, r1, ip, lsl #22
   19ae8:	muleq	r1, r4, fp
   19aec:	andeq	r9, r1, ip, lsl #22
   19af0:	muleq	r1, r4, fp
   19af4:	muleq	r1, r4, fp
   19af8:	muleq	r1, r4, fp
   19afc:	muleq	r1, r4, fp
   19b00:	muleq	r1, r4, fp
   19b04:	muleq	r1, r4, fp
   19b08:	andeq	r9, r1, ip, lsl #22
   19b0c:	mov	r1, #48	; 0x30
   19b10:	ldr	r0, [fp, #4]
   19b14:	bl	11190 <strchr@plt>
   19b18:	mov	r3, r0
   19b1c:	cmp	r3, #0
   19b20:	beq	19b94 <ftello64@plt+0x88e4>
   19b24:	ldr	r3, [fp, #-32]	; 0xffffffe0
   19b28:	ldr	r3, [r3]
   19b2c:	add	r3, r3, #1
   19b30:	ldrb	r3, [r3]
   19b34:	cmp	r3, #68	; 0x44
   19b38:	beq	19b78 <ftello64@plt+0x88c8>
   19b3c:	cmp	r3, #105	; 0x69
   19b40:	beq	19b50 <ftello64@plt+0x88a0>
   19b44:	cmp	r3, #66	; 0x42
   19b48:	beq	19b78 <ftello64@plt+0x88c8>
   19b4c:	b	19b94 <ftello64@plt+0x88e4>
   19b50:	ldr	r3, [fp, #-32]	; 0xffffffe0
   19b54:	ldr	r3, [r3]
   19b58:	add	r3, r3, #2
   19b5c:	ldrb	r3, [r3]
   19b60:	cmp	r3, #66	; 0x42
   19b64:	bne	19b90 <ftello64@plt+0x88e0>
   19b68:	ldr	r3, [fp, #-24]	; 0xffffffe8
   19b6c:	add	r3, r3, #2
   19b70:	str	r3, [fp, #-24]	; 0xffffffe8
   19b74:	b	19b90 <ftello64@plt+0x88e0>
   19b78:	mov	r3, #1000	; 0x3e8
   19b7c:	str	r3, [fp, #-20]	; 0xffffffec
   19b80:	ldr	r3, [fp, #-24]	; 0xffffffe8
   19b84:	add	r3, r3, #1
   19b88:	str	r3, [fp, #-24]	; 0xffffffe8
   19b8c:	b	19b94 <ftello64@plt+0x88e4>
   19b90:	nop			; (mov r0, r0)
   19b94:	ldr	r3, [fp, #-32]	; 0xffffffe0
   19b98:	ldr	r3, [r3]
   19b9c:	ldrb	r3, [r3]
   19ba0:	sub	r3, r3, #66	; 0x42
   19ba4:	cmp	r3, #53	; 0x35
   19ba8:	ldrls	pc, [pc, r3, lsl #2]
   19bac:	b	19dbc <ftello64@plt+0x8b0c>
   19bb0:	andeq	r9, r1, r0, lsr #25
   19bb4:			; <UNDEFINED> instruction: 0x00019dbc
   19bb8:			; <UNDEFINED> instruction: 0x00019dbc
   19bbc:	andeq	r9, r1, r4, asr #25
   19bc0:			; <UNDEFINED> instruction: 0x00019dbc
   19bc4:	andeq	r9, r1, r0, ror #25
   19bc8:			; <UNDEFINED> instruction: 0x00019dbc
   19bcc:			; <UNDEFINED> instruction: 0x00019dbc
   19bd0:			; <UNDEFINED> instruction: 0x00019dbc
   19bd4:	strdeq	r9, [r1], -ip
   19bd8:			; <UNDEFINED> instruction: 0x00019dbc
   19bdc:	andeq	r9, r1, r8, lsl sp
   19be0:			; <UNDEFINED> instruction: 0x00019dbc
   19be4:			; <UNDEFINED> instruction: 0x00019dbc
   19be8:	andeq	r9, r1, r4, lsr sp
   19bec:			; <UNDEFINED> instruction: 0x00019dbc
   19bf0:			; <UNDEFINED> instruction: 0x00019dbc
   19bf4:			; <UNDEFINED> instruction: 0x00019dbc
   19bf8:	andeq	r9, r1, r0, asr sp
   19bfc:			; <UNDEFINED> instruction: 0x00019dbc
   19c00:			; <UNDEFINED> instruction: 0x00019dbc
   19c04:			; <UNDEFINED> instruction: 0x00019dbc
   19c08:			; <UNDEFINED> instruction: 0x00019dbc
   19c0c:	andeq	r9, r1, r4, lsl #27
   19c10:	andeq	r9, r1, r0, lsr #27
   19c14:			; <UNDEFINED> instruction: 0x00019dbc
   19c18:			; <UNDEFINED> instruction: 0x00019dbc
   19c1c:			; <UNDEFINED> instruction: 0x00019dbc
   19c20:			; <UNDEFINED> instruction: 0x00019dbc
   19c24:			; <UNDEFINED> instruction: 0x00019dbc
   19c28:			; <UNDEFINED> instruction: 0x00019dbc
   19c2c:			; <UNDEFINED> instruction: 0x00019dbc
   19c30:	andeq	r9, r1, r8, lsl #25
   19c34:			; <UNDEFINED> instruction: 0x00019cb8
   19c38:			; <UNDEFINED> instruction: 0x00019dbc
   19c3c:			; <UNDEFINED> instruction: 0x00019dbc
   19c40:			; <UNDEFINED> instruction: 0x00019dbc
   19c44:	andeq	r9, r1, r0, ror #25
   19c48:			; <UNDEFINED> instruction: 0x00019dbc
   19c4c:			; <UNDEFINED> instruction: 0x00019dbc
   19c50:			; <UNDEFINED> instruction: 0x00019dbc
   19c54:	strdeq	r9, [r1], -ip
   19c58:			; <UNDEFINED> instruction: 0x00019dbc
   19c5c:	andeq	r9, r1, r8, lsl sp
   19c60:			; <UNDEFINED> instruction: 0x00019dbc
   19c64:			; <UNDEFINED> instruction: 0x00019dbc
   19c68:			; <UNDEFINED> instruction: 0x00019dbc
   19c6c:			; <UNDEFINED> instruction: 0x00019dbc
   19c70:			; <UNDEFINED> instruction: 0x00019dbc
   19c74:			; <UNDEFINED> instruction: 0x00019dbc
   19c78:	andeq	r9, r1, r0, asr sp
   19c7c:			; <UNDEFINED> instruction: 0x00019dbc
   19c80:			; <UNDEFINED> instruction: 0x00019dbc
   19c84:	andeq	r9, r1, ip, ror #26
   19c88:	sub	r3, fp, #44	; 0x2c
   19c8c:	mov	r1, #512	; 0x200
   19c90:	mov	r0, r3
   19c94:	bl	1963c <ftello64@plt+0x838c>
   19c98:	str	r0, [fp, #-28]	; 0xffffffe4
   19c9c:	b	19dd4 <ftello64@plt+0x8b24>
   19ca0:	sub	r3, fp, #44	; 0x2c
   19ca4:	mov	r1, #1024	; 0x400
   19ca8:	mov	r0, r3
   19cac:	bl	1963c <ftello64@plt+0x838c>
   19cb0:	str	r0, [fp, #-28]	; 0xffffffe4
   19cb4:	b	19dd4 <ftello64@plt+0x8b24>
   19cb8:	mov	r3, #0
   19cbc:	str	r3, [fp, #-28]	; 0xffffffe4
   19cc0:	b	19dd4 <ftello64@plt+0x8b24>
   19cc4:	sub	r3, fp, #44	; 0x2c
   19cc8:	mov	r2, #6
   19ccc:	ldr	r1, [fp, #-20]	; 0xffffffec
   19cd0:	mov	r0, r3
   19cd4:	bl	197a0 <ftello64@plt+0x84f0>
   19cd8:	str	r0, [fp, #-28]	; 0xffffffe4
   19cdc:	b	19dd4 <ftello64@plt+0x8b24>
   19ce0:	sub	r3, fp, #44	; 0x2c
   19ce4:	mov	r2, #3
   19ce8:	ldr	r1, [fp, #-20]	; 0xffffffec
   19cec:	mov	r0, r3
   19cf0:	bl	197a0 <ftello64@plt+0x84f0>
   19cf4:	str	r0, [fp, #-28]	; 0xffffffe4
   19cf8:	b	19dd4 <ftello64@plt+0x8b24>
   19cfc:	sub	r3, fp, #44	; 0x2c
   19d00:	mov	r2, #1
   19d04:	ldr	r1, [fp, #-20]	; 0xffffffec
   19d08:	mov	r0, r3
   19d0c:	bl	197a0 <ftello64@plt+0x84f0>
   19d10:	str	r0, [fp, #-28]	; 0xffffffe4
   19d14:	b	19dd4 <ftello64@plt+0x8b24>
   19d18:	sub	r3, fp, #44	; 0x2c
   19d1c:	mov	r2, #2
   19d20:	ldr	r1, [fp, #-20]	; 0xffffffec
   19d24:	mov	r0, r3
   19d28:	bl	197a0 <ftello64@plt+0x84f0>
   19d2c:	str	r0, [fp, #-28]	; 0xffffffe4
   19d30:	b	19dd4 <ftello64@plt+0x8b24>
   19d34:	sub	r3, fp, #44	; 0x2c
   19d38:	mov	r2, #5
   19d3c:	ldr	r1, [fp, #-20]	; 0xffffffec
   19d40:	mov	r0, r3
   19d44:	bl	197a0 <ftello64@plt+0x84f0>
   19d48:	str	r0, [fp, #-28]	; 0xffffffe4
   19d4c:	b	19dd4 <ftello64@plt+0x8b24>
   19d50:	sub	r3, fp, #44	; 0x2c
   19d54:	mov	r2, #4
   19d58:	ldr	r1, [fp, #-20]	; 0xffffffec
   19d5c:	mov	r0, r3
   19d60:	bl	197a0 <ftello64@plt+0x84f0>
   19d64:	str	r0, [fp, #-28]	; 0xffffffe4
   19d68:	b	19dd4 <ftello64@plt+0x8b24>
   19d6c:	sub	r3, fp, #44	; 0x2c
   19d70:	mov	r1, #2
   19d74:	mov	r0, r3
   19d78:	bl	1963c <ftello64@plt+0x838c>
   19d7c:	str	r0, [fp, #-28]	; 0xffffffe4
   19d80:	b	19dd4 <ftello64@plt+0x8b24>
   19d84:	sub	r3, fp, #44	; 0x2c
   19d88:	mov	r2, #8
   19d8c:	ldr	r1, [fp, #-20]	; 0xffffffec
   19d90:	mov	r0, r3
   19d94:	bl	197a0 <ftello64@plt+0x84f0>
   19d98:	str	r0, [fp, #-28]	; 0xffffffe4
   19d9c:	b	19dd4 <ftello64@plt+0x8b24>
   19da0:	sub	r3, fp, #44	; 0x2c
   19da4:	mov	r2, #7
   19da8:	ldr	r1, [fp, #-20]	; 0xffffffec
   19dac:	mov	r0, r3
   19db0:	bl	197a0 <ftello64@plt+0x84f0>
   19db4:	str	r0, [fp, #-28]	; 0xffffffe4
   19db8:	b	19dd4 <ftello64@plt+0x8b24>
   19dbc:	ldrd	r2, [fp, #-44]	; 0xffffffd4
   19dc0:	ldr	r1, [fp, #-60]	; 0xffffffc4
   19dc4:	strd	r2, [r1]
   19dc8:	ldr	r3, [fp, #-8]
   19dcc:	orr	r3, r3, #2
   19dd0:	b	19e2c <ftello64@plt+0x8b7c>
   19dd4:	ldr	r2, [fp, #-8]
   19dd8:	ldr	r3, [fp, #-28]	; 0xffffffe4
   19ddc:	orr	r3, r2, r3
   19de0:	str	r3, [fp, #-8]
   19de4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   19de8:	ldr	r2, [r3]
   19dec:	ldr	r3, [fp, #-24]	; 0xffffffe8
   19df0:	add	r2, r2, r3
   19df4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   19df8:	str	r2, [r3]
   19dfc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   19e00:	ldr	r3, [r3]
   19e04:	ldrb	r3, [r3]
   19e08:	cmp	r3, #0
   19e0c:	beq	19e1c <ftello64@plt+0x8b6c>
   19e10:	ldr	r3, [fp, #-8]
   19e14:	orr	r3, r3, #2
   19e18:	str	r3, [fp, #-8]
   19e1c:	ldrd	r2, [fp, #-44]	; 0xffffffd4
   19e20:	ldr	r1, [fp, #-60]	; 0xffffffc4
   19e24:	strd	r2, [r1]
   19e28:	ldr	r3, [fp, #-8]
   19e2c:	mov	r0, r3
   19e30:	sub	sp, fp, #4
   19e34:	pop	{fp, pc}
   19e38:	andeq	lr, r1, r0, lsl #7
   19e3c:	andeq	lr, r1, r8, asr #6
   19e40:	andeq	lr, r1, r8, asr r3
   19e44:	push	{r4, r5, fp, lr}
   19e48:	add	fp, sp, #12
   19e4c:	sub	sp, sp, #16
   19e50:	str	r0, [fp, #-24]	; 0xffffffe8
   19e54:	str	r1, [fp, #-28]	; 0xffffffe4
   19e58:	ldr	r3, [fp, #-24]	; 0xffffffe8
   19e5c:	cmp	r3, #0
   19e60:	beq	19e70 <ftello64@plt+0x8bc0>
   19e64:	ldr	r3, [fp, #-28]	; 0xffffffe4
   19e68:	cmp	r3, #0
   19e6c:	bne	19e80 <ftello64@plt+0x8bd0>
   19e70:	mov	r3, #1
   19e74:	str	r3, [fp, #-28]	; 0xffffffe4
   19e78:	ldr	r3, [fp, #-28]	; 0xffffffe4
   19e7c:	str	r3, [fp, #-24]	; 0xffffffe8
   19e80:	mov	r1, #0
   19e84:	ldr	r2, [fp, #-24]	; 0xffffffe8
   19e88:	ldr	r3, [fp, #-28]	; 0xffffffe4
   19e8c:	umull	r2, r3, r2, r3
   19e90:	mov	r4, r3
   19e94:	mov	r5, #0
   19e98:	cmp	r4, #0
   19e9c:	beq	19ea4 <ftello64@plt+0x8bf4>
   19ea0:	mov	r1, #1
   19ea4:	cmp	r2, #0
   19ea8:	bge	19eb0 <ftello64@plt+0x8c00>
   19eac:	mov	r1, #1
   19eb0:	mov	r3, r2
   19eb4:	str	r3, [fp, #-20]	; 0xffffffec
   19eb8:	mov	r3, r1
   19ebc:	and	r3, r3, #1
   19ec0:	uxtb	r3, r3
   19ec4:	cmp	r3, #0
   19ec8:	beq	19ee4 <ftello64@plt+0x8c34>
   19ecc:	bl	111a8 <__errno_location@plt>
   19ed0:	mov	r2, r0
   19ed4:	mov	r3, #12
   19ed8:	str	r3, [r2]
   19edc:	mov	r3, #0
   19ee0:	b	19efc <ftello64@plt+0x8c4c>
   19ee4:	ldr	r1, [fp, #-28]	; 0xffffffe4
   19ee8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19eec:	bl	10f98 <calloc@plt>
   19ef0:	mov	r3, r0
   19ef4:	str	r3, [fp, #-16]
   19ef8:	ldr	r3, [fp, #-16]
   19efc:	mov	r0, r3
   19f00:	sub	sp, fp, #12
   19f04:	pop	{r4, r5, fp, pc}
   19f08:	push	{r4, r5, fp, lr}
   19f0c:	add	fp, sp, #12
   19f10:	sub	sp, sp, #16
   19f14:	str	r0, [fp, #-24]	; 0xffffffe8
   19f18:	ldr	r3, [fp, #-24]	; 0xffffffe8
   19f1c:	cmp	r3, #0
   19f20:	bne	19f2c <ftello64@plt+0x8c7c>
   19f24:	mov	r3, #1
   19f28:	str	r3, [fp, #-24]	; 0xffffffe8
   19f2c:	mov	r1, #0
   19f30:	ldr	r3, [fp, #-24]	; 0xffffffe8
   19f34:	mov	r2, r3
   19f38:	mov	r3, #0
   19f3c:	mov	r4, r3
   19f40:	mov	r5, #0
   19f44:	cmp	r4, #0
   19f48:	beq	19f50 <ftello64@plt+0x8ca0>
   19f4c:	mov	r1, #1
   19f50:	cmp	r2, #0
   19f54:	bge	19f5c <ftello64@plt+0x8cac>
   19f58:	mov	r1, #1
   19f5c:	mov	r3, r2
   19f60:	str	r3, [fp, #-20]	; 0xffffffec
   19f64:	mov	r3, r1
   19f68:	and	r3, r3, #1
   19f6c:	uxtb	r3, r3
   19f70:	cmp	r3, #0
   19f74:	beq	19f90 <ftello64@plt+0x8ce0>
   19f78:	bl	111a8 <__errno_location@plt>
   19f7c:	mov	r2, r0
   19f80:	mov	r3, #12
   19f84:	str	r3, [r2]
   19f88:	mov	r3, #0
   19f8c:	b	19fa4 <ftello64@plt+0x8cf4>
   19f90:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19f94:	bl	11118 <malloc@plt>
   19f98:	mov	r3, r0
   19f9c:	str	r3, [fp, #-16]
   19fa0:	ldr	r3, [fp, #-16]
   19fa4:	mov	r0, r3
   19fa8:	sub	sp, fp, #12
   19fac:	pop	{r4, r5, fp, pc}
   19fb0:	push	{r4, r5, fp, lr}
   19fb4:	add	fp, sp, #12
   19fb8:	sub	sp, sp, #16
   19fbc:	str	r0, [fp, #-24]	; 0xffffffe8
   19fc0:	str	r1, [fp, #-28]	; 0xffffffe4
   19fc4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   19fc8:	cmp	r3, #0
   19fcc:	bne	19fe0 <ftello64@plt+0x8d30>
   19fd0:	ldr	r0, [fp, #-28]	; 0xffffffe4
   19fd4:	bl	19f08 <ftello64@plt+0x8c58>
   19fd8:	mov	r3, r0
   19fdc:	b	1a074 <ftello64@plt+0x8dc4>
   19fe0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   19fe4:	cmp	r3, #0
   19fe8:	bne	19ffc <ftello64@plt+0x8d4c>
   19fec:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19ff0:	bl	1a3c4 <ftello64@plt+0x9114>
   19ff4:	mov	r3, #0
   19ff8:	b	1a074 <ftello64@plt+0x8dc4>
   19ffc:	mov	r1, #0
   1a000:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1a004:	mov	r2, r3
   1a008:	mov	r3, #0
   1a00c:	mov	r4, r3
   1a010:	mov	r5, #0
   1a014:	cmp	r4, #0
   1a018:	beq	1a020 <ftello64@plt+0x8d70>
   1a01c:	mov	r1, #1
   1a020:	cmp	r2, #0
   1a024:	bge	1a02c <ftello64@plt+0x8d7c>
   1a028:	mov	r1, #1
   1a02c:	mov	r3, r2
   1a030:	str	r3, [fp, #-20]	; 0xffffffec
   1a034:	mov	r3, r1
   1a038:	and	r3, r3, #1
   1a03c:	uxtb	r3, r3
   1a040:	cmp	r3, #0
   1a044:	beq	1a060 <ftello64@plt+0x8db0>
   1a048:	bl	111a8 <__errno_location@plt>
   1a04c:	mov	r2, r0
   1a050:	mov	r3, #12
   1a054:	str	r3, [r2]
   1a058:	mov	r3, #0
   1a05c:	b	1a074 <ftello64@plt+0x8dc4>
   1a060:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1a064:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a068:	bl	11070 <realloc@plt>
   1a06c:	str	r0, [fp, #-16]
   1a070:	ldr	r3, [fp, #-16]
   1a074:	mov	r0, r3
   1a078:	sub	sp, fp, #12
   1a07c:	pop	{r4, r5, fp, pc}
   1a080:	push	{r4, r5, fp, lr}
   1a084:	add	fp, sp, #12
   1a088:	sub	sp, sp, #16
   1a08c:	str	r0, [fp, #-24]	; 0xffffffe8
   1a090:	str	r1, [fp, #-28]	; 0xffffffe4
   1a094:	ldr	r5, [fp, #-24]	; 0xffffffe8
   1a098:	ldr	r4, [fp, #-28]	; 0xffffffe4
   1a09c:	cmp	r5, r4
   1a0a0:	bne	1a0ac <ftello64@plt+0x8dfc>
   1a0a4:	mov	r3, #0
   1a0a8:	b	1a10c <ftello64@plt+0x8e5c>
   1a0ac:	ldrb	r3, [r5]
   1a0b0:	mov	r0, r3
   1a0b4:	bl	1ca58 <ftello64@plt+0xb7a8>
   1a0b8:	mov	r3, r0
   1a0bc:	strb	r3, [fp, #-13]
   1a0c0:	ldrb	r3, [r4]
   1a0c4:	mov	r0, r3
   1a0c8:	bl	1ca58 <ftello64@plt+0xb7a8>
   1a0cc:	mov	r3, r0
   1a0d0:	strb	r3, [fp, #-14]
   1a0d4:	ldrb	r3, [fp, #-13]
   1a0d8:	cmp	r3, #0
   1a0dc:	beq	1a0fc <ftello64@plt+0x8e4c>
   1a0e0:	add	r5, r5, #1
   1a0e4:	add	r4, r4, #1
   1a0e8:	ldrb	r2, [fp, #-13]
   1a0ec:	ldrb	r3, [fp, #-14]
   1a0f0:	cmp	r2, r3
   1a0f4:	beq	1a0ac <ftello64@plt+0x8dfc>
   1a0f8:	b	1a100 <ftello64@plt+0x8e50>
   1a0fc:	nop			; (mov r0, r0)
   1a100:	ldrb	r2, [fp, #-13]
   1a104:	ldrb	r3, [fp, #-14]
   1a108:	sub	r3, r2, r3
   1a10c:	mov	r0, r3
   1a110:	sub	sp, fp, #12
   1a114:	pop	{r4, r5, fp, pc}
   1a118:	push	{fp, lr}
   1a11c:	add	fp, sp, #4
   1a120:	sub	sp, sp, #16
   1a124:	str	r0, [fp, #-16]
   1a128:	ldr	r0, [fp, #-16]
   1a12c:	bl	110dc <__fpending@plt>
   1a130:	mov	r3, r0
   1a134:	cmp	r3, #0
   1a138:	movne	r3, #1
   1a13c:	moveq	r3, #0
   1a140:	strb	r3, [fp, #-5]
   1a144:	ldr	r0, [fp, #-16]
   1a148:	bl	110e8 <ferror_unlocked@plt>
   1a14c:	mov	r3, r0
   1a150:	cmp	r3, #0
   1a154:	movne	r3, #1
   1a158:	moveq	r3, #0
   1a15c:	strb	r3, [fp, #-6]
   1a160:	ldr	r0, [fp, #-16]
   1a164:	bl	12fc8 <ftello64@plt+0x1d18>
   1a168:	mov	r3, r0
   1a16c:	cmp	r3, #0
   1a170:	movne	r3, #1
   1a174:	moveq	r3, #0
   1a178:	strb	r3, [fp, #-7]
   1a17c:	ldrb	r3, [fp, #-6]
   1a180:	cmp	r3, #0
   1a184:	bne	1a1b4 <ftello64@plt+0x8f04>
   1a188:	ldrb	r3, [fp, #-7]
   1a18c:	cmp	r3, #0
   1a190:	beq	1a1e0 <ftello64@plt+0x8f30>
   1a194:	ldrb	r3, [fp, #-5]
   1a198:	cmp	r3, #0
   1a19c:	bne	1a1b4 <ftello64@plt+0x8f04>
   1a1a0:	bl	111a8 <__errno_location@plt>
   1a1a4:	mov	r3, r0
   1a1a8:	ldr	r3, [r3]
   1a1ac:	cmp	r3, #9
   1a1b0:	beq	1a1e0 <ftello64@plt+0x8f30>
   1a1b4:	ldrb	r3, [fp, #-7]
   1a1b8:	eor	r3, r3, #1
   1a1bc:	uxtb	r3, r3
   1a1c0:	cmp	r3, #0
   1a1c4:	beq	1a1d8 <ftello64@plt+0x8f28>
   1a1c8:	bl	111a8 <__errno_location@plt>
   1a1cc:	mov	r2, r0
   1a1d0:	mov	r3, #0
   1a1d4:	str	r3, [r2]
   1a1d8:	mvn	r3, #0
   1a1dc:	b	1a1e4 <ftello64@plt+0x8f34>
   1a1e0:	mov	r3, #0
   1a1e4:	mov	r0, r3
   1a1e8:	sub	sp, fp, #4
   1a1ec:	pop	{fp, pc}
   1a1f0:	push	{fp}		; (str fp, [sp, #-4]!)
   1a1f4:	add	fp, sp, #0
   1a1f8:	sub	sp, sp, #12
   1a1fc:	str	r0, [fp, #-8]
   1a200:	ldr	r3, [fp, #-8]
   1a204:	cmp	r3, #0
   1a208:	beq	1a218 <ftello64@plt+0x8f68>
   1a20c:	ldr	r3, [fp, #-8]
   1a210:	clz	r3, r3
   1a214:	b	1a21c <ftello64@plt+0x8f6c>
   1a218:	mov	r3, #32
   1a21c:	mov	r0, r3
   1a220:	add	sp, fp, #0
   1a224:	pop	{fp}		; (ldr fp, [sp], #4)
   1a228:	bx	lr
   1a22c:	push	{fp}		; (str fp, [sp, #-4]!)
   1a230:	add	fp, sp, #0
   1a234:	sub	sp, sp, #12
   1a238:	str	r0, [fp, #-8]
   1a23c:	ldr	r3, [fp, #-8]
   1a240:	cmp	r3, #0
   1a244:	beq	1a254 <ftello64@plt+0x8fa4>
   1a248:	ldr	r3, [fp, #-8]
   1a24c:	clz	r3, r3
   1a250:	b	1a258 <ftello64@plt+0x8fa8>
   1a254:	mov	r3, #32
   1a258:	mov	r0, r3
   1a25c:	add	sp, fp, #0
   1a260:	pop	{fp}		; (ldr fp, [sp], #4)
   1a264:	bx	lr
   1a268:	push	{fp}		; (str fp, [sp, #-4]!)
   1a26c:	add	fp, sp, #0
   1a270:	sub	sp, sp, #12
   1a274:	strd	r0, [fp, #-12]
   1a278:	ldrd	r2, [fp, #-12]
   1a27c:	orrs	r3, r2, r3
   1a280:	beq	1a2a4 <ftello64@plt+0x8ff4>
   1a284:	ldrd	r2, [fp, #-12]
   1a288:	cmp	r3, #0
   1a28c:	beq	1a298 <ftello64@plt+0x8fe8>
   1a290:	clz	r3, r3
   1a294:	b	1a2a8 <ftello64@plt+0x8ff8>
   1a298:	clz	r3, r2
   1a29c:	add	r3, r3, #32
   1a2a0:	b	1a2a8 <ftello64@plt+0x8ff8>
   1a2a4:	mov	r3, #64	; 0x40
   1a2a8:	mov	r0, r3
   1a2ac:	add	sp, fp, #0
   1a2b0:	pop	{fp}		; (ldr fp, [sp], #4)
   1a2b4:	bx	lr
   1a2b8:	push	{fp, lr}
   1a2bc:	add	fp, sp, #4
   1a2c0:	sub	sp, sp, #32
   1a2c4:	str	r0, [fp, #-32]	; 0xffffffe0
   1a2c8:	str	r1, [fp, #-36]	; 0xffffffdc
   1a2cc:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1a2d0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1a2d4:	bl	11238 <fopen64@plt>
   1a2d8:	str	r0, [fp, #-8]
   1a2dc:	ldr	r3, [fp, #-8]
   1a2e0:	cmp	r3, #0
   1a2e4:	beq	1a3b4 <ftello64@plt+0x9104>
   1a2e8:	ldr	r0, [fp, #-8]
   1a2ec:	bl	111d8 <fileno@plt>
   1a2f0:	str	r0, [fp, #-12]
   1a2f4:	ldr	r3, [fp, #-12]
   1a2f8:	cmp	r3, #0
   1a2fc:	blt	1a3b4 <ftello64@plt+0x9104>
   1a300:	ldr	r3, [fp, #-12]
   1a304:	cmp	r3, #2
   1a308:	bgt	1a3b4 <ftello64@plt+0x9104>
   1a30c:	ldr	r0, [fp, #-12]
   1a310:	bl	1c2a4 <ftello64@plt+0xaff4>
   1a314:	str	r0, [fp, #-16]
   1a318:	ldr	r3, [fp, #-16]
   1a31c:	cmp	r3, #0
   1a320:	bge	1a354 <ftello64@plt+0x90a4>
   1a324:	bl	111a8 <__errno_location@plt>
   1a328:	mov	r3, r0
   1a32c:	ldr	r3, [r3]
   1a330:	str	r3, [fp, #-20]	; 0xffffffec
   1a334:	ldr	r0, [fp, #-8]
   1a338:	bl	12fc8 <ftello64@plt+0x1d18>
   1a33c:	bl	111a8 <__errno_location@plt>
   1a340:	mov	r2, r0
   1a344:	ldr	r3, [fp, #-20]	; 0xffffffec
   1a348:	str	r3, [r2]
   1a34c:	mov	r3, #0
   1a350:	b	1a3b8 <ftello64@plt+0x9108>
   1a354:	ldr	r0, [fp, #-8]
   1a358:	bl	12fc8 <ftello64@plt+0x1d18>
   1a35c:	mov	r3, r0
   1a360:	cmp	r3, #0
   1a364:	bne	1a384 <ftello64@plt+0x90d4>
   1a368:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1a36c:	ldr	r0, [fp, #-16]
   1a370:	bl	10f8c <fdopen@plt>
   1a374:	str	r0, [fp, #-8]
   1a378:	ldr	r3, [fp, #-8]
   1a37c:	cmp	r3, #0
   1a380:	bne	1a3b4 <ftello64@plt+0x9104>
   1a384:	bl	111a8 <__errno_location@plt>
   1a388:	mov	r3, r0
   1a38c:	ldr	r3, [r3]
   1a390:	str	r3, [fp, #-24]	; 0xffffffe8
   1a394:	ldr	r0, [fp, #-16]
   1a398:	bl	11298 <close@plt>
   1a39c:	bl	111a8 <__errno_location@plt>
   1a3a0:	mov	r2, r0
   1a3a4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1a3a8:	str	r3, [r2]
   1a3ac:	mov	r3, #0
   1a3b0:	b	1a3b8 <ftello64@plt+0x9108>
   1a3b4:	ldr	r3, [fp, #-8]
   1a3b8:	mov	r0, r3
   1a3bc:	sub	sp, fp, #4
   1a3c0:	pop	{fp, pc}
   1a3c4:	push	{r4, fp, lr}
   1a3c8:	add	fp, sp, #8
   1a3cc:	sub	sp, sp, #20
   1a3d0:	str	r0, [fp, #-24]	; 0xffffffe8
   1a3d4:	bl	111a8 <__errno_location@plt>
   1a3d8:	mov	r3, r0
   1a3dc:	ldr	r3, [r3]
   1a3e0:	str	r3, [fp, #-20]	; 0xffffffec
   1a3e4:	bl	111a8 <__errno_location@plt>
   1a3e8:	mov	r3, r0
   1a3ec:	ldr	r3, [r3]
   1a3f0:	str	r3, [fp, #-16]
   1a3f4:	bl	111a8 <__errno_location@plt>
   1a3f8:	mov	r2, r0
   1a3fc:	mov	r3, #0
   1a400:	str	r3, [r2]
   1a404:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a408:	bl	10fec <free@plt>
   1a40c:	bl	111a8 <__errno_location@plt>
   1a410:	mov	r4, r0
   1a414:	bl	111a8 <__errno_location@plt>
   1a418:	mov	r3, r0
   1a41c:	ldr	r3, [r3]
   1a420:	cmp	r3, #0
   1a424:	moveq	r3, #1
   1a428:	movne	r3, #0
   1a42c:	uxtb	r3, r3
   1a430:	lsl	r3, r3, #2
   1a434:	sub	r2, fp, #12
   1a438:	add	r3, r2, r3
   1a43c:	ldr	r3, [r3, #-8]
   1a440:	str	r3, [r4]
   1a444:	nop			; (mov r0, r0)
   1a448:	sub	sp, fp, #8
   1a44c:	pop	{r4, fp, pc}
   1a450:	push	{fp}		; (str fp, [sp, #-4]!)
   1a454:	add	fp, sp, #0
   1a458:	sub	sp, sp, #12
   1a45c:	str	r0, [fp, #-8]
   1a460:	ldr	r3, [fp, #-8]
   1a464:	ldr	r3, [r3, #8]
   1a468:	mov	r0, r3
   1a46c:	add	sp, fp, #0
   1a470:	pop	{fp}		; (ldr fp, [sp], #4)
   1a474:	bx	lr
   1a478:	push	{fp}		; (str fp, [sp, #-4]!)
   1a47c:	add	fp, sp, #0
   1a480:	sub	sp, sp, #12
   1a484:	str	r0, [fp, #-8]
   1a488:	ldr	r3, [fp, #-8]
   1a48c:	ldr	r3, [r3, #12]
   1a490:	mov	r0, r3
   1a494:	add	sp, fp, #0
   1a498:	pop	{fp}		; (ldr fp, [sp], #4)
   1a49c:	bx	lr
   1a4a0:	push	{fp}		; (str fp, [sp, #-4]!)
   1a4a4:	add	fp, sp, #0
   1a4a8:	sub	sp, sp, #12
   1a4ac:	str	r0, [fp, #-8]
   1a4b0:	ldr	r3, [fp, #-8]
   1a4b4:	ldr	r3, [r3, #16]
   1a4b8:	mov	r0, r3
   1a4bc:	add	sp, fp, #0
   1a4c0:	pop	{fp}		; (ldr fp, [sp], #4)
   1a4c4:	bx	lr
   1a4c8:	push	{fp}		; (str fp, [sp, #-4]!)
   1a4cc:	add	fp, sp, #0
   1a4d0:	sub	sp, sp, #28
   1a4d4:	str	r0, [fp, #-24]	; 0xffffffe8
   1a4d8:	mov	r3, #0
   1a4dc:	str	r3, [fp, #-12]
   1a4e0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1a4e4:	ldr	r3, [r3]
   1a4e8:	str	r3, [fp, #-8]
   1a4ec:	b	1a55c <ftello64@plt+0x92ac>
   1a4f0:	ldr	r3, [fp, #-8]
   1a4f4:	ldr	r3, [r3]
   1a4f8:	cmp	r3, #0
   1a4fc:	beq	1a550 <ftello64@plt+0x92a0>
   1a500:	ldr	r3, [fp, #-8]
   1a504:	str	r3, [fp, #-16]
   1a508:	mov	r3, #1
   1a50c:	str	r3, [fp, #-20]	; 0xffffffec
   1a510:	b	1a520 <ftello64@plt+0x9270>
   1a514:	ldr	r3, [fp, #-20]	; 0xffffffec
   1a518:	add	r3, r3, #1
   1a51c:	str	r3, [fp, #-20]	; 0xffffffec
   1a520:	ldr	r3, [fp, #-16]
   1a524:	ldr	r3, [r3, #4]
   1a528:	str	r3, [fp, #-16]
   1a52c:	ldr	r3, [fp, #-16]
   1a530:	cmp	r3, #0
   1a534:	bne	1a514 <ftello64@plt+0x9264>
   1a538:	ldr	r2, [fp, #-20]	; 0xffffffec
   1a53c:	ldr	r3, [fp, #-12]
   1a540:	cmp	r2, r3
   1a544:	bls	1a550 <ftello64@plt+0x92a0>
   1a548:	ldr	r3, [fp, #-20]	; 0xffffffec
   1a54c:	str	r3, [fp, #-12]
   1a550:	ldr	r3, [fp, #-8]
   1a554:	add	r3, r3, #8
   1a558:	str	r3, [fp, #-8]
   1a55c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1a560:	ldr	r2, [r3, #4]
   1a564:	ldr	r3, [fp, #-8]
   1a568:	cmp	r2, r3
   1a56c:	bhi	1a4f0 <ftello64@plt+0x9240>
   1a570:	ldr	r3, [fp, #-12]
   1a574:	mov	r0, r3
   1a578:	add	sp, fp, #0
   1a57c:	pop	{fp}		; (ldr fp, [sp], #4)
   1a580:	bx	lr
   1a584:	push	{fp}		; (str fp, [sp, #-4]!)
   1a588:	add	fp, sp, #0
   1a58c:	sub	sp, sp, #28
   1a590:	str	r0, [fp, #-24]	; 0xffffffe8
   1a594:	mov	r3, #0
   1a598:	str	r3, [fp, #-12]
   1a59c:	mov	r3, #0
   1a5a0:	str	r3, [fp, #-16]
   1a5a4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1a5a8:	ldr	r3, [r3]
   1a5ac:	str	r3, [fp, #-8]
   1a5b0:	b	1a618 <ftello64@plt+0x9368>
   1a5b4:	ldr	r3, [fp, #-8]
   1a5b8:	ldr	r3, [r3]
   1a5bc:	cmp	r3, #0
   1a5c0:	beq	1a60c <ftello64@plt+0x935c>
   1a5c4:	ldr	r3, [fp, #-8]
   1a5c8:	str	r3, [fp, #-20]	; 0xffffffec
   1a5cc:	ldr	r3, [fp, #-12]
   1a5d0:	add	r3, r3, #1
   1a5d4:	str	r3, [fp, #-12]
   1a5d8:	ldr	r3, [fp, #-16]
   1a5dc:	add	r3, r3, #1
   1a5e0:	str	r3, [fp, #-16]
   1a5e4:	b	1a5f4 <ftello64@plt+0x9344>
   1a5e8:	ldr	r3, [fp, #-16]
   1a5ec:	add	r3, r3, #1
   1a5f0:	str	r3, [fp, #-16]
   1a5f4:	ldr	r3, [fp, #-20]	; 0xffffffec
   1a5f8:	ldr	r3, [r3, #4]
   1a5fc:	str	r3, [fp, #-20]	; 0xffffffec
   1a600:	ldr	r3, [fp, #-20]	; 0xffffffec
   1a604:	cmp	r3, #0
   1a608:	bne	1a5e8 <ftello64@plt+0x9338>
   1a60c:	ldr	r3, [fp, #-8]
   1a610:	add	r3, r3, #8
   1a614:	str	r3, [fp, #-8]
   1a618:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1a61c:	ldr	r2, [r3, #4]
   1a620:	ldr	r3, [fp, #-8]
   1a624:	cmp	r2, r3
   1a628:	bhi	1a5b4 <ftello64@plt+0x9304>
   1a62c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1a630:	ldr	r2, [r3, #12]
   1a634:	ldr	r3, [fp, #-12]
   1a638:	cmp	r2, r3
   1a63c:	bne	1a65c <ftello64@plt+0x93ac>
   1a640:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1a644:	ldr	r2, [r3, #16]
   1a648:	ldr	r3, [fp, #-16]
   1a64c:	cmp	r2, r3
   1a650:	bne	1a65c <ftello64@plt+0x93ac>
   1a654:	mov	r3, #1
   1a658:	b	1a660 <ftello64@plt+0x93b0>
   1a65c:	mov	r3, #0
   1a660:	mov	r0, r3
   1a664:	add	sp, fp, #0
   1a668:	pop	{fp}		; (ldr fp, [sp], #4)
   1a66c:	bx	lr
   1a670:	push	{fp, lr}
   1a674:	add	fp, sp, #4
   1a678:	sub	sp, sp, #32
   1a67c:	str	r0, [fp, #-24]	; 0xffffffe8
   1a680:	str	r1, [fp, #-28]	; 0xffffffe4
   1a684:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a688:	bl	1a4a0 <ftello64@plt+0x91f0>
   1a68c:	str	r0, [fp, #-8]
   1a690:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a694:	bl	1a450 <ftello64@plt+0x91a0>
   1a698:	str	r0, [fp, #-12]
   1a69c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a6a0:	bl	1a478 <ftello64@plt+0x91c8>
   1a6a4:	str	r0, [fp, #-16]
   1a6a8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a6ac:	bl	1a4c8 <ftello64@plt+0x9218>
   1a6b0:	str	r0, [fp, #-20]	; 0xffffffec
   1a6b4:	ldr	r2, [fp, #-8]
   1a6b8:	ldr	r1, [pc, #112]	; 1a730 <ftello64@plt+0x9480>
   1a6bc:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1a6c0:	bl	1119c <fprintf@plt>
   1a6c4:	ldr	r2, [fp, #-12]
   1a6c8:	ldr	r1, [pc, #100]	; 1a734 <ftello64@plt+0x9484>
   1a6cc:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1a6d0:	bl	1119c <fprintf@plt>
   1a6d4:	ldr	r3, [fp, #-16]
   1a6d8:	vmov	s15, r3
   1a6dc:	vcvt.f64.u32	d7, s15
   1a6e0:	vldr	d6, [pc, #64]	; 1a728 <ftello64@plt+0x9478>
   1a6e4:	vmul.f64	d5, d7, d6
   1a6e8:	ldr	r3, [fp, #-12]
   1a6ec:	vmov	s15, r3
   1a6f0:	vcvt.f64.u32	d6, s15
   1a6f4:	vdiv.f64	d7, d5, d6
   1a6f8:	vstr	d7, [sp]
   1a6fc:	ldr	r2, [fp, #-16]
   1a700:	ldr	r1, [pc, #48]	; 1a738 <ftello64@plt+0x9488>
   1a704:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1a708:	bl	1119c <fprintf@plt>
   1a70c:	ldr	r2, [fp, #-20]	; 0xffffffec
   1a710:	ldr	r1, [pc, #36]	; 1a73c <ftello64@plt+0x948c>
   1a714:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1a718:	bl	1119c <fprintf@plt>
   1a71c:	nop			; (mov r0, r0)
   1a720:	sub	sp, fp, #4
   1a724:	pop	{fp, pc}
   1a728:	andeq	r0, r0, r0
   1a72c:	subsmi	r0, r9, r0
   1a730:	andeq	lr, r1, r0, lsr #7
   1a734:			; <UNDEFINED> instruction: 0x0001e3b8
   1a738:	ldrdeq	lr, [r1], -r0
   1a73c:	strdeq	lr, [r1], -r4
   1a740:	push	{fp, lr}
   1a744:	add	fp, sp, #4
   1a748:	sub	sp, sp, #16
   1a74c:	str	r0, [fp, #-16]
   1a750:	str	r1, [fp, #-20]	; 0xffffffec
   1a754:	ldr	r3, [fp, #-16]
   1a758:	ldr	r3, [r3, #24]
   1a75c:	ldr	r2, [fp, #-16]
   1a760:	ldr	r2, [r2, #8]
   1a764:	mov	r1, r2
   1a768:	ldr	r0, [fp, #-20]	; 0xffffffec
   1a76c:	blx	r3
   1a770:	str	r0, [fp, #-8]
   1a774:	ldr	r3, [fp, #-16]
   1a778:	ldr	r2, [r3, #8]
   1a77c:	ldr	r3, [fp, #-8]
   1a780:	cmp	r2, r3
   1a784:	bhi	1a78c <ftello64@plt+0x94dc>
   1a788:	bl	11280 <abort@plt>
   1a78c:	ldr	r3, [fp, #-16]
   1a790:	ldr	r2, [r3]
   1a794:	ldr	r3, [fp, #-8]
   1a798:	lsl	r3, r3, #3
   1a79c:	add	r3, r2, r3
   1a7a0:	mov	r0, r3
   1a7a4:	sub	sp, fp, #4
   1a7a8:	pop	{fp, pc}
   1a7ac:	push	{fp, lr}
   1a7b0:	add	fp, sp, #4
   1a7b4:	sub	sp, sp, #16
   1a7b8:	str	r0, [fp, #-16]
   1a7bc:	str	r1, [fp, #-20]	; 0xffffffec
   1a7c0:	ldr	r1, [fp, #-20]	; 0xffffffec
   1a7c4:	ldr	r0, [fp, #-16]
   1a7c8:	bl	1a740 <ftello64@plt+0x9490>
   1a7cc:	str	r0, [fp, #-12]
   1a7d0:	ldr	r3, [fp, #-12]
   1a7d4:	ldr	r3, [r3]
   1a7d8:	cmp	r3, #0
   1a7dc:	bne	1a7e8 <ftello64@plt+0x9538>
   1a7e0:	mov	r3, #0
   1a7e4:	b	1a858 <ftello64@plt+0x95a8>
   1a7e8:	ldr	r3, [fp, #-12]
   1a7ec:	str	r3, [fp, #-8]
   1a7f0:	b	1a848 <ftello64@plt+0x9598>
   1a7f4:	ldr	r3, [fp, #-8]
   1a7f8:	ldr	r2, [r3]
   1a7fc:	ldr	r3, [fp, #-20]	; 0xffffffec
   1a800:	cmp	r2, r3
   1a804:	beq	1a830 <ftello64@plt+0x9580>
   1a808:	ldr	r3, [fp, #-16]
   1a80c:	ldr	r3, [r3, #28]
   1a810:	ldr	r2, [fp, #-8]
   1a814:	ldr	r2, [r2]
   1a818:	mov	r1, r2
   1a81c:	ldr	r0, [fp, #-20]	; 0xffffffec
   1a820:	blx	r3
   1a824:	mov	r3, r0
   1a828:	cmp	r3, #0
   1a82c:	beq	1a83c <ftello64@plt+0x958c>
   1a830:	ldr	r3, [fp, #-8]
   1a834:	ldr	r3, [r3]
   1a838:	b	1a858 <ftello64@plt+0x95a8>
   1a83c:	ldr	r3, [fp, #-8]
   1a840:	ldr	r3, [r3, #4]
   1a844:	str	r3, [fp, #-8]
   1a848:	ldr	r3, [fp, #-8]
   1a84c:	cmp	r3, #0
   1a850:	bne	1a7f4 <ftello64@plt+0x9544>
   1a854:	mov	r3, #0
   1a858:	mov	r0, r3
   1a85c:	sub	sp, fp, #4
   1a860:	pop	{fp, pc}
   1a864:	push	{fp, lr}
   1a868:	add	fp, sp, #4
   1a86c:	sub	sp, sp, #16
   1a870:	str	r0, [fp, #-16]
   1a874:	ldr	r3, [fp, #-16]
   1a878:	ldr	r3, [r3, #16]
   1a87c:	cmp	r3, #0
   1a880:	bne	1a88c <ftello64@plt+0x95dc>
   1a884:	mov	r3, #0
   1a888:	b	1a8dc <ftello64@plt+0x962c>
   1a88c:	ldr	r3, [fp, #-16]
   1a890:	ldr	r3, [r3]
   1a894:	str	r3, [fp, #-8]
   1a898:	ldr	r3, [fp, #-16]
   1a89c:	ldr	r2, [r3, #4]
   1a8a0:	ldr	r3, [fp, #-8]
   1a8a4:	cmp	r2, r3
   1a8a8:	bhi	1a8b0 <ftello64@plt+0x9600>
   1a8ac:	bl	11280 <abort@plt>
   1a8b0:	ldr	r3, [fp, #-8]
   1a8b4:	ldr	r3, [r3]
   1a8b8:	cmp	r3, #0
   1a8bc:	beq	1a8cc <ftello64@plt+0x961c>
   1a8c0:	ldr	r3, [fp, #-8]
   1a8c4:	ldr	r3, [r3]
   1a8c8:	b	1a8dc <ftello64@plt+0x962c>
   1a8cc:	ldr	r3, [fp, #-8]
   1a8d0:	add	r3, r3, #8
   1a8d4:	str	r3, [fp, #-8]
   1a8d8:	b	1a898 <ftello64@plt+0x95e8>
   1a8dc:	mov	r0, r3
   1a8e0:	sub	sp, fp, #4
   1a8e4:	pop	{fp, pc}
   1a8e8:	push	{fp, lr}
   1a8ec:	add	fp, sp, #4
   1a8f0:	sub	sp, sp, #16
   1a8f4:	str	r0, [fp, #-16]
   1a8f8:	str	r1, [fp, #-20]	; 0xffffffec
   1a8fc:	ldr	r1, [fp, #-20]	; 0xffffffec
   1a900:	ldr	r0, [fp, #-16]
   1a904:	bl	1a740 <ftello64@plt+0x9490>
   1a908:	str	r0, [fp, #-8]
   1a90c:	ldr	r3, [fp, #-8]
   1a910:	str	r3, [fp, #-12]
   1a914:	ldr	r3, [fp, #-12]
   1a918:	ldr	r2, [r3]
   1a91c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1a920:	cmp	r2, r3
   1a924:	bne	1a948 <ftello64@plt+0x9698>
   1a928:	ldr	r3, [fp, #-12]
   1a92c:	ldr	r3, [r3, #4]
   1a930:	cmp	r3, #0
   1a934:	beq	1a948 <ftello64@plt+0x9698>
   1a938:	ldr	r3, [fp, #-12]
   1a93c:	ldr	r3, [r3, #4]
   1a940:	ldr	r3, [r3]
   1a944:	b	1a9a4 <ftello64@plt+0x96f4>
   1a948:	ldr	r3, [fp, #-12]
   1a94c:	ldr	r3, [r3, #4]
   1a950:	str	r3, [fp, #-12]
   1a954:	ldr	r3, [fp, #-12]
   1a958:	cmp	r3, #0
   1a95c:	bne	1a914 <ftello64@plt+0x9664>
   1a960:	b	1a980 <ftello64@plt+0x96d0>
   1a964:	ldr	r3, [fp, #-8]
   1a968:	ldr	r3, [r3]
   1a96c:	cmp	r3, #0
   1a970:	beq	1a980 <ftello64@plt+0x96d0>
   1a974:	ldr	r3, [fp, #-8]
   1a978:	ldr	r3, [r3]
   1a97c:	b	1a9a4 <ftello64@plt+0x96f4>
   1a980:	ldr	r3, [fp, #-8]
   1a984:	add	r3, r3, #8
   1a988:	str	r3, [fp, #-8]
   1a98c:	ldr	r3, [fp, #-16]
   1a990:	ldr	r3, [r3, #4]
   1a994:	ldr	r2, [fp, #-8]
   1a998:	cmp	r2, r3
   1a99c:	bcc	1a964 <ftello64@plt+0x96b4>
   1a9a0:	mov	r3, #0
   1a9a4:	mov	r0, r3
   1a9a8:	sub	sp, fp, #4
   1a9ac:	pop	{fp, pc}
   1a9b0:	push	{fp}		; (str fp, [sp, #-4]!)
   1a9b4:	add	fp, sp, #0
   1a9b8:	sub	sp, sp, #36	; 0x24
   1a9bc:	str	r0, [fp, #-24]	; 0xffffffe8
   1a9c0:	str	r1, [fp, #-28]	; 0xffffffe4
   1a9c4:	str	r2, [fp, #-32]	; 0xffffffe0
   1a9c8:	mov	r3, #0
   1a9cc:	str	r3, [fp, #-8]
   1a9d0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1a9d4:	ldr	r3, [r3]
   1a9d8:	str	r3, [fp, #-12]
   1a9dc:	b	1aa5c <ftello64@plt+0x97ac>
   1a9e0:	ldr	r3, [fp, #-12]
   1a9e4:	ldr	r3, [r3]
   1a9e8:	cmp	r3, #0
   1a9ec:	beq	1aa50 <ftello64@plt+0x97a0>
   1a9f0:	ldr	r3, [fp, #-12]
   1a9f4:	str	r3, [fp, #-16]
   1a9f8:	b	1aa44 <ftello64@plt+0x9794>
   1a9fc:	ldr	r2, [fp, #-8]
   1aa00:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1aa04:	cmp	r2, r3
   1aa08:	bcc	1aa14 <ftello64@plt+0x9764>
   1aa0c:	ldr	r3, [fp, #-8]
   1aa10:	b	1aa74 <ftello64@plt+0x97c4>
   1aa14:	ldr	r3, [fp, #-8]
   1aa18:	add	r2, r3, #1
   1aa1c:	str	r2, [fp, #-8]
   1aa20:	lsl	r3, r3, #2
   1aa24:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1aa28:	add	r3, r2, r3
   1aa2c:	ldr	r2, [fp, #-16]
   1aa30:	ldr	r2, [r2]
   1aa34:	str	r2, [r3]
   1aa38:	ldr	r3, [fp, #-16]
   1aa3c:	ldr	r3, [r3, #4]
   1aa40:	str	r3, [fp, #-16]
   1aa44:	ldr	r3, [fp, #-16]
   1aa48:	cmp	r3, #0
   1aa4c:	bne	1a9fc <ftello64@plt+0x974c>
   1aa50:	ldr	r3, [fp, #-12]
   1aa54:	add	r3, r3, #8
   1aa58:	str	r3, [fp, #-12]
   1aa5c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1aa60:	ldr	r2, [r3, #4]
   1aa64:	ldr	r3, [fp, #-12]
   1aa68:	cmp	r2, r3
   1aa6c:	bhi	1a9e0 <ftello64@plt+0x9730>
   1aa70:	ldr	r3, [fp, #-8]
   1aa74:	mov	r0, r3
   1aa78:	add	sp, fp, #0
   1aa7c:	pop	{fp}		; (ldr fp, [sp], #4)
   1aa80:	bx	lr
   1aa84:	push	{fp, lr}
   1aa88:	add	fp, sp, #4
   1aa8c:	sub	sp, sp, #32
   1aa90:	str	r0, [fp, #-24]	; 0xffffffe8
   1aa94:	str	r1, [fp, #-28]	; 0xffffffe4
   1aa98:	str	r2, [fp, #-32]	; 0xffffffe0
   1aa9c:	mov	r3, #0
   1aaa0:	str	r3, [fp, #-8]
   1aaa4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1aaa8:	ldr	r3, [r3]
   1aaac:	str	r3, [fp, #-12]
   1aab0:	b	1ab34 <ftello64@plt+0x9884>
   1aab4:	ldr	r3, [fp, #-12]
   1aab8:	ldr	r3, [r3]
   1aabc:	cmp	r3, #0
   1aac0:	beq	1ab28 <ftello64@plt+0x9878>
   1aac4:	ldr	r3, [fp, #-12]
   1aac8:	str	r3, [fp, #-16]
   1aacc:	b	1ab1c <ftello64@plt+0x986c>
   1aad0:	ldr	r3, [fp, #-16]
   1aad4:	ldr	r2, [r3]
   1aad8:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1aadc:	ldr	r1, [fp, #-32]	; 0xffffffe0
   1aae0:	mov	r0, r2
   1aae4:	blx	r3
   1aae8:	mov	r3, r0
   1aaec:	eor	r3, r3, #1
   1aaf0:	uxtb	r3, r3
   1aaf4:	cmp	r3, #0
   1aaf8:	beq	1ab04 <ftello64@plt+0x9854>
   1aafc:	ldr	r3, [fp, #-8]
   1ab00:	b	1ab4c <ftello64@plt+0x989c>
   1ab04:	ldr	r3, [fp, #-8]
   1ab08:	add	r3, r3, #1
   1ab0c:	str	r3, [fp, #-8]
   1ab10:	ldr	r3, [fp, #-16]
   1ab14:	ldr	r3, [r3, #4]
   1ab18:	str	r3, [fp, #-16]
   1ab1c:	ldr	r3, [fp, #-16]
   1ab20:	cmp	r3, #0
   1ab24:	bne	1aad0 <ftello64@plt+0x9820>
   1ab28:	ldr	r3, [fp, #-12]
   1ab2c:	add	r3, r3, #8
   1ab30:	str	r3, [fp, #-12]
   1ab34:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1ab38:	ldr	r2, [r3, #4]
   1ab3c:	ldr	r3, [fp, #-12]
   1ab40:	cmp	r2, r3
   1ab44:	bhi	1aab4 <ftello64@plt+0x9804>
   1ab48:	ldr	r3, [fp, #-8]
   1ab4c:	mov	r0, r3
   1ab50:	sub	sp, fp, #4
   1ab54:	pop	{fp, pc}
   1ab58:	push	{fp, lr}
   1ab5c:	add	fp, sp, #4
   1ab60:	sub	sp, sp, #16
   1ab64:	str	r0, [fp, #-16]
   1ab68:	str	r1, [fp, #-20]	; 0xffffffec
   1ab6c:	mov	r3, #0
   1ab70:	str	r3, [fp, #-8]
   1ab74:	b	1abb0 <ftello64@plt+0x9900>
   1ab78:	ldr	r2, [fp, #-8]
   1ab7c:	mov	r3, r2
   1ab80:	lsl	r3, r3, #5
   1ab84:	sub	r2, r3, r2
   1ab88:	ldrb	r3, [fp, #-9]
   1ab8c:	add	r3, r2, r3
   1ab90:	ldr	r1, [fp, #-20]	; 0xffffffec
   1ab94:	mov	r0, r3
   1ab98:	bl	1d248 <ftello64@plt+0xbf98>
   1ab9c:	mov	r3, r1
   1aba0:	str	r3, [fp, #-8]
   1aba4:	ldr	r3, [fp, #-16]
   1aba8:	add	r3, r3, #1
   1abac:	str	r3, [fp, #-16]
   1abb0:	ldr	r3, [fp, #-16]
   1abb4:	ldrb	r3, [r3]
   1abb8:	strb	r3, [fp, #-9]
   1abbc:	ldrb	r3, [fp, #-9]
   1abc0:	cmp	r3, #0
   1abc4:	bne	1ab78 <ftello64@plt+0x98c8>
   1abc8:	ldr	r3, [fp, #-8]
   1abcc:	mov	r0, r3
   1abd0:	sub	sp, fp, #4
   1abd4:	pop	{fp, pc}
   1abd8:	push	{fp, lr}
   1abdc:	add	fp, sp, #4
   1abe0:	sub	sp, sp, #16
   1abe4:	str	r0, [fp, #-16]
   1abe8:	mov	r3, #3
   1abec:	str	r3, [fp, #-8]
   1abf0:	ldr	r3, [fp, #-8]
   1abf4:	ldr	r2, [fp, #-8]
   1abf8:	mul	r3, r2, r3
   1abfc:	str	r3, [fp, #-12]
   1ac00:	b	1ac30 <ftello64@plt+0x9980>
   1ac04:	ldr	r3, [fp, #-8]
   1ac08:	add	r3, r3, #1
   1ac0c:	str	r3, [fp, #-8]
   1ac10:	ldr	r3, [fp, #-8]
   1ac14:	lsl	r3, r3, #2
   1ac18:	ldr	r2, [fp, #-12]
   1ac1c:	add	r3, r2, r3
   1ac20:	str	r3, [fp, #-12]
   1ac24:	ldr	r3, [fp, #-8]
   1ac28:	add	r3, r3, #1
   1ac2c:	str	r3, [fp, #-8]
   1ac30:	ldr	r2, [fp, #-12]
   1ac34:	ldr	r3, [fp, #-16]
   1ac38:	cmp	r2, r3
   1ac3c:	bcs	1ac5c <ftello64@plt+0x99ac>
   1ac40:	ldr	r3, [fp, #-16]
   1ac44:	ldr	r1, [fp, #-8]
   1ac48:	mov	r0, r3
   1ac4c:	bl	1d248 <ftello64@plt+0xbf98>
   1ac50:	mov	r3, r1
   1ac54:	cmp	r3, #0
   1ac58:	bne	1ac04 <ftello64@plt+0x9954>
   1ac5c:	ldr	r3, [fp, #-16]
   1ac60:	ldr	r1, [fp, #-8]
   1ac64:	mov	r0, r3
   1ac68:	bl	1d248 <ftello64@plt+0xbf98>
   1ac6c:	mov	r3, r1
   1ac70:	cmp	r3, #0
   1ac74:	movne	r3, #1
   1ac78:	moveq	r3, #0
   1ac7c:	uxtb	r3, r3
   1ac80:	mov	r0, r3
   1ac84:	sub	sp, fp, #4
   1ac88:	pop	{fp, pc}
   1ac8c:	push	{fp, lr}
   1ac90:	add	fp, sp, #4
   1ac94:	sub	sp, sp, #8
   1ac98:	str	r0, [fp, #-8]
   1ac9c:	ldr	r3, [fp, #-8]
   1aca0:	cmp	r3, #9
   1aca4:	bhi	1acb0 <ftello64@plt+0x9a00>
   1aca8:	mov	r3, #10
   1acac:	str	r3, [fp, #-8]
   1acb0:	ldr	r3, [fp, #-8]
   1acb4:	orr	r3, r3, #1
   1acb8:	str	r3, [fp, #-8]
   1acbc:	b	1accc <ftello64@plt+0x9a1c>
   1acc0:	ldr	r3, [fp, #-8]
   1acc4:	add	r3, r3, #2
   1acc8:	str	r3, [fp, #-8]
   1accc:	ldr	r3, [fp, #-8]
   1acd0:	cmn	r3, #1
   1acd4:	beq	1acf4 <ftello64@plt+0x9a44>
   1acd8:	ldr	r0, [fp, #-8]
   1acdc:	bl	1abd8 <ftello64@plt+0x9928>
   1ace0:	mov	r3, r0
   1ace4:	eor	r3, r3, #1
   1ace8:	uxtb	r3, r3
   1acec:	cmp	r3, #0
   1acf0:	bne	1acc0 <ftello64@plt+0x9a10>
   1acf4:	ldr	r3, [fp, #-8]
   1acf8:	mov	r0, r3
   1acfc:	sub	sp, fp, #4
   1ad00:	pop	{fp, pc}
   1ad04:	push	{fp, lr}
   1ad08:	add	fp, sp, #4
   1ad0c:	sub	sp, sp, #8
   1ad10:	str	r0, [fp, #-8]
   1ad14:	ldr	r3, [fp, #-8]
   1ad18:	ldr	r2, [pc, #32]	; 1ad40 <ftello64@plt+0x9a90>
   1ad1c:	mov	ip, r3
   1ad20:	mov	lr, r2
   1ad24:	ldm	lr!, {r0, r1, r2, r3}
   1ad28:	stmia	ip!, {r0, r1, r2, r3}
   1ad2c:	ldr	r3, [lr]
   1ad30:	str	r3, [ip]
   1ad34:	nop			; (mov r0, r0)
   1ad38:	sub	sp, fp, #4
   1ad3c:	pop	{fp, pc}
   1ad40:	andeq	lr, r1, ip, lsl #7
   1ad44:	push	{fp, lr}
   1ad48:	add	fp, sp, #4
   1ad4c:	sub	sp, sp, #16
   1ad50:	str	r0, [fp, #-16]
   1ad54:	str	r1, [fp, #-20]	; 0xffffffec
   1ad58:	ldr	r3, [fp, #-16]
   1ad5c:	mov	r1, #3
   1ad60:	mov	r0, r3
   1ad64:	bl	1c464 <ftello64@plt+0xb1b4>
   1ad68:	str	r0, [fp, #-8]
   1ad6c:	ldr	r3, [fp, #-8]
   1ad70:	ldr	r1, [fp, #-20]	; 0xffffffec
   1ad74:	mov	r0, r3
   1ad78:	bl	1d248 <ftello64@plt+0xbf98>
   1ad7c:	mov	r3, r1
   1ad80:	mov	r0, r3
   1ad84:	sub	sp, fp, #4
   1ad88:	pop	{fp, pc}
   1ad8c:	push	{fp}		; (str fp, [sp, #-4]!)
   1ad90:	add	fp, sp, #0
   1ad94:	sub	sp, sp, #12
   1ad98:	str	r0, [fp, #-8]
   1ad9c:	str	r1, [fp, #-12]
   1ada0:	ldr	r2, [fp, #-8]
   1ada4:	ldr	r3, [fp, #-12]
   1ada8:	cmp	r2, r3
   1adac:	moveq	r3, #1
   1adb0:	movne	r3, #0
   1adb4:	uxtb	r3, r3
   1adb8:	mov	r0, r3
   1adbc:	add	sp, fp, #0
   1adc0:	pop	{fp}		; (ldr fp, [sp], #4)
   1adc4:	bx	lr
   1adc8:	push	{fp}		; (str fp, [sp, #-4]!)
   1adcc:	add	fp, sp, #0
   1add0:	sub	sp, sp, #20
   1add4:	str	r0, [fp, #-16]
   1add8:	ldr	r3, [fp, #-16]
   1addc:	ldr	r3, [r3, #20]
   1ade0:	str	r3, [fp, #-8]
   1ade4:	ldr	r3, [fp, #-8]
   1ade8:	ldr	r2, [pc, #268]	; 1aefc <ftello64@plt+0x9c4c>
   1adec:	cmp	r3, r2
   1adf0:	bne	1adfc <ftello64@plt+0x9b4c>
   1adf4:	mov	r3, #1
   1adf8:	b	1aee8 <ftello64@plt+0x9c38>
   1adfc:	ldr	r3, [pc, #252]	; 1af00 <ftello64@plt+0x9c50>
   1ae00:	str	r3, [fp, #-12]
   1ae04:	ldr	r3, [fp, #-8]
   1ae08:	vldr	s14, [r3, #8]
   1ae0c:	vldr	s15, [fp, #-12]
   1ae10:	vcmpe.f32	s14, s15
   1ae14:	vmrs	APSR_nzcv, fpscr
   1ae18:	ble	1aed8 <ftello64@plt+0x9c28>
   1ae1c:	ldr	r3, [fp, #-8]
   1ae20:	vldr	s14, [r3, #8]
   1ae24:	vldr	s13, [pc, #204]	; 1aef8 <ftello64@plt+0x9c48>
   1ae28:	vldr	s15, [fp, #-12]
   1ae2c:	vsub.f32	s15, s13, s15
   1ae30:	vcmpe.f32	s14, s15
   1ae34:	vmrs	APSR_nzcv, fpscr
   1ae38:	bpl	1aed8 <ftello64@plt+0x9c28>
   1ae3c:	vldr	s15, [fp, #-12]
   1ae40:	vldr	s14, [pc, #176]	; 1aef8 <ftello64@plt+0x9c48>
   1ae44:	vadd.f32	s14, s15, s14
   1ae48:	ldr	r3, [fp, #-8]
   1ae4c:	vldr	s15, [r3, #12]
   1ae50:	vcmpe.f32	s14, s15
   1ae54:	vmrs	APSR_nzcv, fpscr
   1ae58:	bpl	1aed8 <ftello64@plt+0x9c28>
   1ae5c:	ldr	r3, [fp, #-8]
   1ae60:	vldr	s15, [r3]
   1ae64:	vcmpe.f32	s15, #0.0
   1ae68:	vmrs	APSR_nzcv, fpscr
   1ae6c:	blt	1aed8 <ftello64@plt+0x9c28>
   1ae70:	ldr	r3, [fp, #-8]
   1ae74:	vldr	s14, [r3]
   1ae78:	vldr	s15, [fp, #-12]
   1ae7c:	vadd.f32	s14, s14, s15
   1ae80:	ldr	r3, [fp, #-8]
   1ae84:	vldr	s15, [r3, #4]
   1ae88:	vcmpe.f32	s14, s15
   1ae8c:	vmrs	APSR_nzcv, fpscr
   1ae90:	bpl	1aed8 <ftello64@plt+0x9c28>
   1ae94:	ldr	r3, [fp, #-8]
   1ae98:	vldr	s15, [r3, #4]
   1ae9c:	vldr	s14, [pc, #84]	; 1aef8 <ftello64@plt+0x9c48>
   1aea0:	vcmpe.f32	s15, s14
   1aea4:	vmrs	APSR_nzcv, fpscr
   1aea8:	bhi	1aed8 <ftello64@plt+0x9c28>
   1aeac:	ldr	r3, [fp, #-8]
   1aeb0:	vldr	s14, [r3]
   1aeb4:	vldr	s15, [fp, #-12]
   1aeb8:	vadd.f32	s14, s14, s15
   1aebc:	ldr	r3, [fp, #-8]
   1aec0:	vldr	s15, [r3, #8]
   1aec4:	vcmpe.f32	s14, s15
   1aec8:	vmrs	APSR_nzcv, fpscr
   1aecc:	bpl	1aed8 <ftello64@plt+0x9c28>
   1aed0:	mov	r3, #1
   1aed4:	b	1aee8 <ftello64@plt+0x9c38>
   1aed8:	ldr	r3, [fp, #-16]
   1aedc:	ldr	r2, [pc, #24]	; 1aefc <ftello64@plt+0x9c4c>
   1aee0:	str	r2, [r3, #20]
   1aee4:	mov	r3, #0
   1aee8:	mov	r0, r3
   1aeec:	add	sp, fp, #0
   1aef0:	pop	{fp}		; (ldr fp, [sp], #4)
   1aef4:	bx	lr
   1aef8:	svccc	0x00800000
   1aefc:	andeq	lr, r1, ip, lsl #7
   1af00:	stclcc	12, cr12, [ip, #820]	; 0x334
   1af04:	push	{r4, r5, r6, r7, fp, lr}
   1af08:	add	fp, sp, #20
   1af0c:	sub	sp, sp, #16
   1af10:	str	r0, [fp, #-32]	; 0xffffffe0
   1af14:	str	r1, [fp, #-36]	; 0xffffffdc
   1af18:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1af1c:	ldrb	r3, [r3, #16]
   1af20:	eor	r3, r3, #1
   1af24:	uxtb	r3, r3
   1af28:	cmp	r3, #0
   1af2c:	beq	1af78 <ftello64@plt+0x9cc8>
   1af30:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1af34:	vmov	s15, r3
   1af38:	vcvt.f32.u32	s13, s15
   1af3c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1af40:	vldr	s14, [r3, #8]
   1af44:	vdiv.f32	s15, s13, s14
   1af48:	vstr	s15, [fp, #-24]	; 0xffffffe8
   1af4c:	vldr	s15, [fp, #-24]	; 0xffffffe8
   1af50:	vldr	s14, [pc, #156]	; 1aff4 <ftello64@plt+0x9d44>
   1af54:	vcmpe.f32	s15, s14
   1af58:	vmrs	APSR_nzcv, fpscr
   1af5c:	blt	1af68 <ftello64@plt+0x9cb8>
   1af60:	mov	r3, #0
   1af64:	b	1afe8 <ftello64@plt+0x9d38>
   1af68:	vldr	s15, [fp, #-24]	; 0xffffffe8
   1af6c:	vcvt.u32.f32	s15, s15
   1af70:	vmov	r3, s15
   1af74:	str	r3, [fp, #-32]	; 0xffffffe0
   1af78:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1af7c:	bl	1ac8c <ftello64@plt+0x99dc>
   1af80:	str	r0, [fp, #-32]	; 0xffffffe0
   1af84:	mov	r1, #0
   1af88:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1af8c:	mov	r2, r3
   1af90:	mov	r3, #0
   1af94:	lsl	r5, r3, #2
   1af98:	orr	r5, r5, r2, lsr #30
   1af9c:	lsl	r4, r2, #2
   1afa0:	mov	r6, r5
   1afa4:	mov	r7, #0
   1afa8:	cmp	r6, #0
   1afac:	beq	1afb4 <ftello64@plt+0x9d04>
   1afb0:	mov	r1, #1
   1afb4:	cmp	r4, #0
   1afb8:	bge	1afc0 <ftello64@plt+0x9d10>
   1afbc:	mov	r1, #1
   1afc0:	mov	r3, r4
   1afc4:	str	r3, [fp, #-28]	; 0xffffffe4
   1afc8:	mov	r3, r1
   1afcc:	and	r3, r3, #1
   1afd0:	uxtb	r3, r3
   1afd4:	cmp	r3, #0
   1afd8:	beq	1afe4 <ftello64@plt+0x9d34>
   1afdc:	mov	r3, #0
   1afe0:	b	1afe8 <ftello64@plt+0x9d38>
   1afe4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1afe8:	mov	r0, r3
   1afec:	sub	sp, fp, #20
   1aff0:	pop	{r4, r5, r6, r7, fp, pc}
   1aff4:	svcmi	0x00800000
   1aff8:	push	{fp, lr}
   1affc:	add	fp, sp, #4
   1b000:	sub	sp, sp, #24
   1b004:	str	r0, [fp, #-16]
   1b008:	str	r1, [fp, #-20]	; 0xffffffec
   1b00c:	str	r2, [fp, #-24]	; 0xffffffe8
   1b010:	str	r3, [fp, #-28]	; 0xffffffe4
   1b014:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1b018:	cmp	r3, #0
   1b01c:	bne	1b028 <ftello64@plt+0x9d78>
   1b020:	ldr	r3, [pc, #364]	; 1b194 <ftello64@plt+0x9ee4>
   1b024:	str	r3, [fp, #-24]	; 0xffffffe8
   1b028:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1b02c:	cmp	r3, #0
   1b030:	bne	1b03c <ftello64@plt+0x9d8c>
   1b034:	ldr	r3, [pc, #348]	; 1b198 <ftello64@plt+0x9ee8>
   1b038:	str	r3, [fp, #-28]	; 0xffffffe4
   1b03c:	mov	r0, #40	; 0x28
   1b040:	bl	19f08 <ftello64@plt+0x8c58>
   1b044:	mov	r3, r0
   1b048:	str	r3, [fp, #-8]
   1b04c:	ldr	r3, [fp, #-8]
   1b050:	cmp	r3, #0
   1b054:	bne	1b060 <ftello64@plt+0x9db0>
   1b058:	mov	r3, #0
   1b05c:	b	1b188 <ftello64@plt+0x9ed8>
   1b060:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b064:	cmp	r3, #0
   1b068:	bne	1b074 <ftello64@plt+0x9dc4>
   1b06c:	ldr	r3, [pc, #296]	; 1b19c <ftello64@plt+0x9eec>
   1b070:	str	r3, [fp, #-20]	; 0xffffffec
   1b074:	ldr	r3, [fp, #-8]
   1b078:	ldr	r2, [fp, #-20]	; 0xffffffec
   1b07c:	str	r2, [r3, #20]
   1b080:	ldr	r0, [fp, #-8]
   1b084:	bl	1adc8 <ftello64@plt+0x9b18>
   1b088:	mov	r3, r0
   1b08c:	eor	r3, r3, #1
   1b090:	uxtb	r3, r3
   1b094:	cmp	r3, #0
   1b098:	bne	1b168 <ftello64@plt+0x9eb8>
   1b09c:	ldr	r1, [fp, #-20]	; 0xffffffec
   1b0a0:	ldr	r0, [fp, #-16]
   1b0a4:	bl	1af04 <ftello64@plt+0x9c54>
   1b0a8:	mov	r2, r0
   1b0ac:	ldr	r3, [fp, #-8]
   1b0b0:	str	r2, [r3, #8]
   1b0b4:	ldr	r3, [fp, #-8]
   1b0b8:	ldr	r3, [r3, #8]
   1b0bc:	cmp	r3, #0
   1b0c0:	beq	1b170 <ftello64@plt+0x9ec0>
   1b0c4:	ldr	r3, [fp, #-8]
   1b0c8:	ldr	r3, [r3, #8]
   1b0cc:	mov	r1, #8
   1b0d0:	mov	r0, r3
   1b0d4:	bl	19e44 <ftello64@plt+0x8b94>
   1b0d8:	mov	r3, r0
   1b0dc:	mov	r2, r3
   1b0e0:	ldr	r3, [fp, #-8]
   1b0e4:	str	r2, [r3]
   1b0e8:	ldr	r3, [fp, #-8]
   1b0ec:	ldr	r3, [r3]
   1b0f0:	cmp	r3, #0
   1b0f4:	beq	1b178 <ftello64@plt+0x9ec8>
   1b0f8:	ldr	r3, [fp, #-8]
   1b0fc:	ldr	r2, [r3]
   1b100:	ldr	r3, [fp, #-8]
   1b104:	ldr	r3, [r3, #8]
   1b108:	lsl	r3, r3, #3
   1b10c:	add	r2, r2, r3
   1b110:	ldr	r3, [fp, #-8]
   1b114:	str	r2, [r3, #4]
   1b118:	ldr	r3, [fp, #-8]
   1b11c:	mov	r2, #0
   1b120:	str	r2, [r3, #12]
   1b124:	ldr	r3, [fp, #-8]
   1b128:	mov	r2, #0
   1b12c:	str	r2, [r3, #16]
   1b130:	ldr	r3, [fp, #-8]
   1b134:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1b138:	str	r2, [r3, #24]
   1b13c:	ldr	r3, [fp, #-8]
   1b140:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1b144:	str	r2, [r3, #28]
   1b148:	ldr	r3, [fp, #-8]
   1b14c:	ldr	r2, [fp, #4]
   1b150:	str	r2, [r3, #32]
   1b154:	ldr	r3, [fp, #-8]
   1b158:	mov	r2, #0
   1b15c:	str	r2, [r3, #36]	; 0x24
   1b160:	ldr	r3, [fp, #-8]
   1b164:	b	1b188 <ftello64@plt+0x9ed8>
   1b168:	nop			; (mov r0, r0)
   1b16c:	b	1b17c <ftello64@plt+0x9ecc>
   1b170:	nop			; (mov r0, r0)
   1b174:	b	1b17c <ftello64@plt+0x9ecc>
   1b178:	nop			; (mov r0, r0)
   1b17c:	ldr	r0, [fp, #-8]
   1b180:	bl	1a3c4 <ftello64@plt+0x9114>
   1b184:	mov	r3, #0
   1b188:	mov	r0, r3
   1b18c:	sub	sp, fp, #4
   1b190:	pop	{fp, pc}
   1b194:	andeq	sl, r1, r4, asr #26
   1b198:	andeq	sl, r1, ip, lsl #27
   1b19c:	andeq	lr, r1, ip, lsl #7
   1b1a0:	push	{fp, lr}
   1b1a4:	add	fp, sp, #4
   1b1a8:	sub	sp, sp, #24
   1b1ac:	str	r0, [fp, #-24]	; 0xffffffe8
   1b1b0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1b1b4:	ldr	r3, [r3]
   1b1b8:	str	r3, [fp, #-8]
   1b1bc:	b	1b29c <ftello64@plt+0x9fec>
   1b1c0:	ldr	r3, [fp, #-8]
   1b1c4:	ldr	r3, [r3]
   1b1c8:	cmp	r3, #0
   1b1cc:	beq	1b290 <ftello64@plt+0x9fe0>
   1b1d0:	ldr	r3, [fp, #-8]
   1b1d4:	ldr	r3, [r3, #4]
   1b1d8:	str	r3, [fp, #-12]
   1b1dc:	b	1b244 <ftello64@plt+0x9f94>
   1b1e0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1b1e4:	ldr	r3, [r3, #32]
   1b1e8:	cmp	r3, #0
   1b1ec:	beq	1b208 <ftello64@plt+0x9f58>
   1b1f0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1b1f4:	ldr	r3, [r3, #32]
   1b1f8:	ldr	r2, [fp, #-12]
   1b1fc:	ldr	r2, [r2]
   1b200:	mov	r0, r2
   1b204:	blx	r3
   1b208:	ldr	r3, [fp, #-12]
   1b20c:	mov	r2, #0
   1b210:	str	r2, [r3]
   1b214:	ldr	r3, [fp, #-12]
   1b218:	ldr	r3, [r3, #4]
   1b21c:	str	r3, [fp, #-16]
   1b220:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1b224:	ldr	r2, [r3, #36]	; 0x24
   1b228:	ldr	r3, [fp, #-12]
   1b22c:	str	r2, [r3, #4]
   1b230:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1b234:	ldr	r2, [fp, #-12]
   1b238:	str	r2, [r3, #36]	; 0x24
   1b23c:	ldr	r3, [fp, #-16]
   1b240:	str	r3, [fp, #-12]
   1b244:	ldr	r3, [fp, #-12]
   1b248:	cmp	r3, #0
   1b24c:	bne	1b1e0 <ftello64@plt+0x9f30>
   1b250:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1b254:	ldr	r3, [r3, #32]
   1b258:	cmp	r3, #0
   1b25c:	beq	1b278 <ftello64@plt+0x9fc8>
   1b260:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1b264:	ldr	r3, [r3, #32]
   1b268:	ldr	r2, [fp, #-8]
   1b26c:	ldr	r2, [r2]
   1b270:	mov	r0, r2
   1b274:	blx	r3
   1b278:	ldr	r3, [fp, #-8]
   1b27c:	mov	r2, #0
   1b280:	str	r2, [r3]
   1b284:	ldr	r3, [fp, #-8]
   1b288:	mov	r2, #0
   1b28c:	str	r2, [r3, #4]
   1b290:	ldr	r3, [fp, #-8]
   1b294:	add	r3, r3, #8
   1b298:	str	r3, [fp, #-8]
   1b29c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1b2a0:	ldr	r2, [r3, #4]
   1b2a4:	ldr	r3, [fp, #-8]
   1b2a8:	cmp	r2, r3
   1b2ac:	bhi	1b1c0 <ftello64@plt+0x9f10>
   1b2b0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1b2b4:	mov	r2, #0
   1b2b8:	str	r2, [r3, #12]
   1b2bc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1b2c0:	mov	r2, #0
   1b2c4:	str	r2, [r3, #16]
   1b2c8:	nop			; (mov r0, r0)
   1b2cc:	sub	sp, fp, #4
   1b2d0:	pop	{fp, pc}
   1b2d4:	push	{fp, lr}
   1b2d8:	add	fp, sp, #4
   1b2dc:	sub	sp, sp, #24
   1b2e0:	str	r0, [fp, #-24]	; 0xffffffe8
   1b2e4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1b2e8:	ldr	r3, [r3, #32]
   1b2ec:	cmp	r3, #0
   1b2f0:	beq	1b380 <ftello64@plt+0xa0d0>
   1b2f4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1b2f8:	ldr	r3, [r3, #16]
   1b2fc:	cmp	r3, #0
   1b300:	beq	1b380 <ftello64@plt+0xa0d0>
   1b304:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1b308:	ldr	r3, [r3]
   1b30c:	str	r3, [fp, #-8]
   1b310:	b	1b36c <ftello64@plt+0xa0bc>
   1b314:	ldr	r3, [fp, #-8]
   1b318:	ldr	r3, [r3]
   1b31c:	cmp	r3, #0
   1b320:	beq	1b360 <ftello64@plt+0xa0b0>
   1b324:	ldr	r3, [fp, #-8]
   1b328:	str	r3, [fp, #-12]
   1b32c:	b	1b354 <ftello64@plt+0xa0a4>
   1b330:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1b334:	ldr	r3, [r3, #32]
   1b338:	ldr	r2, [fp, #-12]
   1b33c:	ldr	r2, [r2]
   1b340:	mov	r0, r2
   1b344:	blx	r3
   1b348:	ldr	r3, [fp, #-12]
   1b34c:	ldr	r3, [r3, #4]
   1b350:	str	r3, [fp, #-12]
   1b354:	ldr	r3, [fp, #-12]
   1b358:	cmp	r3, #0
   1b35c:	bne	1b330 <ftello64@plt+0xa080>
   1b360:	ldr	r3, [fp, #-8]
   1b364:	add	r3, r3, #8
   1b368:	str	r3, [fp, #-8]
   1b36c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1b370:	ldr	r2, [r3, #4]
   1b374:	ldr	r3, [fp, #-8]
   1b378:	cmp	r2, r3
   1b37c:	bhi	1b314 <ftello64@plt+0xa064>
   1b380:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1b384:	ldr	r3, [r3]
   1b388:	str	r3, [fp, #-8]
   1b38c:	b	1b3d4 <ftello64@plt+0xa124>
   1b390:	ldr	r3, [fp, #-8]
   1b394:	ldr	r3, [r3, #4]
   1b398:	str	r3, [fp, #-12]
   1b39c:	b	1b3bc <ftello64@plt+0xa10c>
   1b3a0:	ldr	r3, [fp, #-12]
   1b3a4:	ldr	r3, [r3, #4]
   1b3a8:	str	r3, [fp, #-16]
   1b3ac:	ldr	r0, [fp, #-12]
   1b3b0:	bl	1a3c4 <ftello64@plt+0x9114>
   1b3b4:	ldr	r3, [fp, #-16]
   1b3b8:	str	r3, [fp, #-12]
   1b3bc:	ldr	r3, [fp, #-12]
   1b3c0:	cmp	r3, #0
   1b3c4:	bne	1b3a0 <ftello64@plt+0xa0f0>
   1b3c8:	ldr	r3, [fp, #-8]
   1b3cc:	add	r3, r3, #8
   1b3d0:	str	r3, [fp, #-8]
   1b3d4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1b3d8:	ldr	r2, [r3, #4]
   1b3dc:	ldr	r3, [fp, #-8]
   1b3e0:	cmp	r2, r3
   1b3e4:	bhi	1b390 <ftello64@plt+0xa0e0>
   1b3e8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1b3ec:	ldr	r3, [r3, #36]	; 0x24
   1b3f0:	str	r3, [fp, #-12]
   1b3f4:	b	1b414 <ftello64@plt+0xa164>
   1b3f8:	ldr	r3, [fp, #-12]
   1b3fc:	ldr	r3, [r3, #4]
   1b400:	str	r3, [fp, #-16]
   1b404:	ldr	r0, [fp, #-12]
   1b408:	bl	1a3c4 <ftello64@plt+0x9114>
   1b40c:	ldr	r3, [fp, #-16]
   1b410:	str	r3, [fp, #-12]
   1b414:	ldr	r3, [fp, #-12]
   1b418:	cmp	r3, #0
   1b41c:	bne	1b3f8 <ftello64@plt+0xa148>
   1b420:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1b424:	ldr	r3, [r3]
   1b428:	mov	r0, r3
   1b42c:	bl	1a3c4 <ftello64@plt+0x9114>
   1b430:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1b434:	bl	1a3c4 <ftello64@plt+0x9114>
   1b438:	nop			; (mov r0, r0)
   1b43c:	sub	sp, fp, #4
   1b440:	pop	{fp, pc}
   1b444:	push	{fp, lr}
   1b448:	add	fp, sp, #4
   1b44c:	sub	sp, sp, #16
   1b450:	str	r0, [fp, #-16]
   1b454:	ldr	r3, [fp, #-16]
   1b458:	ldr	r3, [r3, #36]	; 0x24
   1b45c:	cmp	r3, #0
   1b460:	beq	1b484 <ftello64@plt+0xa1d4>
   1b464:	ldr	r3, [fp, #-16]
   1b468:	ldr	r3, [r3, #36]	; 0x24
   1b46c:	str	r3, [fp, #-8]
   1b470:	ldr	r3, [fp, #-8]
   1b474:	ldr	r2, [r3, #4]
   1b478:	ldr	r3, [fp, #-16]
   1b47c:	str	r2, [r3, #36]	; 0x24
   1b480:	b	1b494 <ftello64@plt+0xa1e4>
   1b484:	mov	r0, #8
   1b488:	bl	19f08 <ftello64@plt+0x8c58>
   1b48c:	mov	r3, r0
   1b490:	str	r3, [fp, #-8]
   1b494:	ldr	r3, [fp, #-8]
   1b498:	mov	r0, r3
   1b49c:	sub	sp, fp, #4
   1b4a0:	pop	{fp, pc}
   1b4a4:	push	{fp}		; (str fp, [sp, #-4]!)
   1b4a8:	add	fp, sp, #0
   1b4ac:	sub	sp, sp, #12
   1b4b0:	str	r0, [fp, #-8]
   1b4b4:	str	r1, [fp, #-12]
   1b4b8:	ldr	r3, [fp, #-12]
   1b4bc:	mov	r2, #0
   1b4c0:	str	r2, [r3]
   1b4c4:	ldr	r3, [fp, #-8]
   1b4c8:	ldr	r2, [r3, #36]	; 0x24
   1b4cc:	ldr	r3, [fp, #-12]
   1b4d0:	str	r2, [r3, #4]
   1b4d4:	ldr	r3, [fp, #-8]
   1b4d8:	ldr	r2, [fp, #-12]
   1b4dc:	str	r2, [r3, #36]	; 0x24
   1b4e0:	nop			; (mov r0, r0)
   1b4e4:	add	sp, fp, #0
   1b4e8:	pop	{fp}		; (ldr fp, [sp], #4)
   1b4ec:	bx	lr
   1b4f0:	push	{fp, lr}
   1b4f4:	add	fp, sp, #4
   1b4f8:	sub	sp, sp, #40	; 0x28
   1b4fc:	str	r0, [fp, #-32]	; 0xffffffe0
   1b500:	str	r1, [fp, #-36]	; 0xffffffdc
   1b504:	str	r2, [fp, #-40]	; 0xffffffd8
   1b508:	strb	r3, [fp, #-41]	; 0xffffffd7
   1b50c:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1b510:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1b514:	bl	1a740 <ftello64@plt+0x9490>
   1b518:	str	r0, [fp, #-12]
   1b51c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1b520:	ldr	r2, [fp, #-12]
   1b524:	str	r2, [r3]
   1b528:	ldr	r3, [fp, #-12]
   1b52c:	ldr	r3, [r3]
   1b530:	cmp	r3, #0
   1b534:	bne	1b540 <ftello64@plt+0xa290>
   1b538:	mov	r3, #0
   1b53c:	b	1b6a0 <ftello64@plt+0xa3f0>
   1b540:	ldr	r3, [fp, #-12]
   1b544:	ldr	r2, [r3]
   1b548:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1b54c:	cmp	r2, r3
   1b550:	beq	1b57c <ftello64@plt+0xa2cc>
   1b554:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1b558:	ldr	r3, [r3, #28]
   1b55c:	ldr	r2, [fp, #-12]
   1b560:	ldr	r2, [r2]
   1b564:	mov	r1, r2
   1b568:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1b56c:	blx	r3
   1b570:	mov	r3, r0
   1b574:	cmp	r3, #0
   1b578:	beq	1b5e4 <ftello64@plt+0xa334>
   1b57c:	ldr	r3, [fp, #-12]
   1b580:	ldr	r3, [r3]
   1b584:	str	r3, [fp, #-24]	; 0xffffffe8
   1b588:	ldrb	r3, [fp, #-41]	; 0xffffffd7
   1b58c:	cmp	r3, #0
   1b590:	beq	1b5dc <ftello64@plt+0xa32c>
   1b594:	ldr	r3, [fp, #-12]
   1b598:	ldr	r3, [r3, #4]
   1b59c:	cmp	r3, #0
   1b5a0:	beq	1b5d0 <ftello64@plt+0xa320>
   1b5a4:	ldr	r3, [fp, #-12]
   1b5a8:	ldr	r3, [r3, #4]
   1b5ac:	str	r3, [fp, #-28]	; 0xffffffe4
   1b5b0:	ldr	r3, [fp, #-12]
   1b5b4:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1b5b8:	ldm	r2, {r0, r1}
   1b5bc:	stm	r3, {r0, r1}
   1b5c0:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1b5c4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1b5c8:	bl	1b4a4 <ftello64@plt+0xa1f4>
   1b5cc:	b	1b5dc <ftello64@plt+0xa32c>
   1b5d0:	ldr	r3, [fp, #-12]
   1b5d4:	mov	r2, #0
   1b5d8:	str	r2, [r3]
   1b5dc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1b5e0:	b	1b6a0 <ftello64@plt+0xa3f0>
   1b5e4:	ldr	r3, [fp, #-12]
   1b5e8:	str	r3, [fp, #-8]
   1b5ec:	b	1b68c <ftello64@plt+0xa3dc>
   1b5f0:	ldr	r3, [fp, #-8]
   1b5f4:	ldr	r3, [r3, #4]
   1b5f8:	ldr	r2, [r3]
   1b5fc:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1b600:	cmp	r2, r3
   1b604:	beq	1b634 <ftello64@plt+0xa384>
   1b608:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1b60c:	ldr	r3, [r3, #28]
   1b610:	ldr	r2, [fp, #-8]
   1b614:	ldr	r2, [r2, #4]
   1b618:	ldr	r2, [r2]
   1b61c:	mov	r1, r2
   1b620:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1b624:	blx	r3
   1b628:	mov	r3, r0
   1b62c:	cmp	r3, #0
   1b630:	beq	1b680 <ftello64@plt+0xa3d0>
   1b634:	ldr	r3, [fp, #-8]
   1b638:	ldr	r3, [r3, #4]
   1b63c:	ldr	r3, [r3]
   1b640:	str	r3, [fp, #-16]
   1b644:	ldrb	r3, [fp, #-41]	; 0xffffffd7
   1b648:	cmp	r3, #0
   1b64c:	beq	1b678 <ftello64@plt+0xa3c8>
   1b650:	ldr	r3, [fp, #-8]
   1b654:	ldr	r3, [r3, #4]
   1b658:	str	r3, [fp, #-20]	; 0xffffffec
   1b65c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b660:	ldr	r2, [r3, #4]
   1b664:	ldr	r3, [fp, #-8]
   1b668:	str	r2, [r3, #4]
   1b66c:	ldr	r1, [fp, #-20]	; 0xffffffec
   1b670:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1b674:	bl	1b4a4 <ftello64@plt+0xa1f4>
   1b678:	ldr	r3, [fp, #-16]
   1b67c:	b	1b6a0 <ftello64@plt+0xa3f0>
   1b680:	ldr	r3, [fp, #-8]
   1b684:	ldr	r3, [r3, #4]
   1b688:	str	r3, [fp, #-8]
   1b68c:	ldr	r3, [fp, #-8]
   1b690:	ldr	r3, [r3, #4]
   1b694:	cmp	r3, #0
   1b698:	bne	1b5f0 <ftello64@plt+0xa340>
   1b69c:	mov	r3, #0
   1b6a0:	mov	r0, r3
   1b6a4:	sub	sp, fp, #4
   1b6a8:	pop	{fp, pc}
   1b6ac:	push	{fp, lr}
   1b6b0:	add	fp, sp, #4
   1b6b4:	sub	sp, sp, #40	; 0x28
   1b6b8:	str	r0, [fp, #-32]	; 0xffffffe0
   1b6bc:	str	r1, [fp, #-36]	; 0xffffffdc
   1b6c0:	mov	r3, r2
   1b6c4:	strb	r3, [fp, #-37]	; 0xffffffdb
   1b6c8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1b6cc:	ldr	r3, [r3]
   1b6d0:	str	r3, [fp, #-8]
   1b6d4:	b	1b874 <ftello64@plt+0xa5c4>
   1b6d8:	ldr	r3, [fp, #-8]
   1b6dc:	ldr	r3, [r3]
   1b6e0:	cmp	r3, #0
   1b6e4:	beq	1b868 <ftello64@plt+0xa5b8>
   1b6e8:	ldr	r3, [fp, #-8]
   1b6ec:	ldr	r3, [r3, #4]
   1b6f0:	str	r3, [fp, #-12]
   1b6f4:	b	1b784 <ftello64@plt+0xa4d4>
   1b6f8:	ldr	r3, [fp, #-12]
   1b6fc:	ldr	r3, [r3]
   1b700:	str	r3, [fp, #-16]
   1b704:	ldr	r1, [fp, #-16]
   1b708:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1b70c:	bl	1a740 <ftello64@plt+0x9490>
   1b710:	str	r0, [fp, #-20]	; 0xffffffec
   1b714:	ldr	r3, [fp, #-12]
   1b718:	ldr	r3, [r3, #4]
   1b71c:	str	r3, [fp, #-24]	; 0xffffffe8
   1b720:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b724:	ldr	r3, [r3]
   1b728:	cmp	r3, #0
   1b72c:	beq	1b750 <ftello64@plt+0xa4a0>
   1b730:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b734:	ldr	r2, [r3, #4]
   1b738:	ldr	r3, [fp, #-12]
   1b73c:	str	r2, [r3, #4]
   1b740:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b744:	ldr	r2, [fp, #-12]
   1b748:	str	r2, [r3, #4]
   1b74c:	b	1b77c <ftello64@plt+0xa4cc>
   1b750:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b754:	ldr	r2, [fp, #-16]
   1b758:	str	r2, [r3]
   1b75c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1b760:	ldr	r3, [r3, #12]
   1b764:	add	r2, r3, #1
   1b768:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1b76c:	str	r2, [r3, #12]
   1b770:	ldr	r1, [fp, #-12]
   1b774:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1b778:	bl	1b4a4 <ftello64@plt+0xa1f4>
   1b77c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1b780:	str	r3, [fp, #-12]
   1b784:	ldr	r3, [fp, #-12]
   1b788:	cmp	r3, #0
   1b78c:	bne	1b6f8 <ftello64@plt+0xa448>
   1b790:	ldr	r3, [fp, #-8]
   1b794:	ldr	r3, [r3]
   1b798:	str	r3, [fp, #-16]
   1b79c:	ldr	r3, [fp, #-8]
   1b7a0:	mov	r2, #0
   1b7a4:	str	r2, [r3, #4]
   1b7a8:	ldrb	r3, [fp, #-37]	; 0xffffffdb
   1b7ac:	cmp	r3, #0
   1b7b0:	bne	1b864 <ftello64@plt+0xa5b4>
   1b7b4:	ldr	r1, [fp, #-16]
   1b7b8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1b7bc:	bl	1a740 <ftello64@plt+0x9490>
   1b7c0:	str	r0, [fp, #-20]	; 0xffffffec
   1b7c4:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b7c8:	ldr	r3, [r3]
   1b7cc:	cmp	r3, #0
   1b7d0:	beq	1b820 <ftello64@plt+0xa570>
   1b7d4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1b7d8:	bl	1b444 <ftello64@plt+0xa194>
   1b7dc:	str	r0, [fp, #-28]	; 0xffffffe4
   1b7e0:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1b7e4:	cmp	r3, #0
   1b7e8:	bne	1b7f4 <ftello64@plt+0xa544>
   1b7ec:	mov	r3, #0
   1b7f0:	b	1b88c <ftello64@plt+0xa5dc>
   1b7f4:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1b7f8:	ldr	r2, [fp, #-16]
   1b7fc:	str	r2, [r3]
   1b800:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b804:	ldr	r2, [r3, #4]
   1b808:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1b80c:	str	r2, [r3, #4]
   1b810:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b814:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1b818:	str	r2, [r3, #4]
   1b81c:	b	1b840 <ftello64@plt+0xa590>
   1b820:	ldr	r3, [fp, #-20]	; 0xffffffec
   1b824:	ldr	r2, [fp, #-16]
   1b828:	str	r2, [r3]
   1b82c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1b830:	ldr	r3, [r3, #12]
   1b834:	add	r2, r3, #1
   1b838:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1b83c:	str	r2, [r3, #12]
   1b840:	ldr	r3, [fp, #-8]
   1b844:	mov	r2, #0
   1b848:	str	r2, [r3]
   1b84c:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1b850:	ldr	r3, [r3, #12]
   1b854:	sub	r2, r3, #1
   1b858:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1b85c:	str	r2, [r3, #12]
   1b860:	b	1b868 <ftello64@plt+0xa5b8>
   1b864:	nop			; (mov r0, r0)
   1b868:	ldr	r3, [fp, #-8]
   1b86c:	add	r3, r3, #8
   1b870:	str	r3, [fp, #-8]
   1b874:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1b878:	ldr	r2, [r3, #4]
   1b87c:	ldr	r3, [fp, #-8]
   1b880:	cmp	r2, r3
   1b884:	bhi	1b6d8 <ftello64@plt+0xa428>
   1b888:	mov	r3, #1
   1b88c:	mov	r0, r3
   1b890:	sub	sp, fp, #4
   1b894:	pop	{fp, pc}
   1b898:	push	{fp, lr}
   1b89c:	add	fp, sp, #4
   1b8a0:	sub	sp, sp, #56	; 0x38
   1b8a4:	str	r0, [fp, #-56]	; 0xffffffc8
   1b8a8:	str	r1, [fp, #-60]	; 0xffffffc4
   1b8ac:	ldr	r3, [fp, #-56]	; 0xffffffc8
   1b8b0:	ldr	r3, [r3, #20]
   1b8b4:	mov	r1, r3
   1b8b8:	ldr	r0, [fp, #-60]	; 0xffffffc4
   1b8bc:	bl	1af04 <ftello64@plt+0x9c54>
   1b8c0:	str	r0, [fp, #-8]
   1b8c4:	ldr	r3, [fp, #-8]
   1b8c8:	cmp	r3, #0
   1b8cc:	bne	1b8d8 <ftello64@plt+0xa628>
   1b8d0:	mov	r3, #0
   1b8d4:	b	1bab4 <ftello64@plt+0xa804>
   1b8d8:	ldr	r3, [fp, #-56]	; 0xffffffc8
   1b8dc:	ldr	r2, [r3, #8]
   1b8e0:	ldr	r3, [fp, #-8]
   1b8e4:	cmp	r2, r3
   1b8e8:	bne	1b8f4 <ftello64@plt+0xa644>
   1b8ec:	mov	r3, #1
   1b8f0:	b	1bab4 <ftello64@plt+0xa804>
   1b8f4:	sub	r3, fp, #52	; 0x34
   1b8f8:	str	r3, [fp, #-12]
   1b8fc:	mov	r1, #8
   1b900:	ldr	r0, [fp, #-8]
   1b904:	bl	19e44 <ftello64@plt+0x8b94>
   1b908:	mov	r3, r0
   1b90c:	mov	r2, r3
   1b910:	ldr	r3, [fp, #-12]
   1b914:	str	r2, [r3]
   1b918:	ldr	r3, [fp, #-12]
   1b91c:	ldr	r3, [r3]
   1b920:	cmp	r3, #0
   1b924:	bne	1b930 <ftello64@plt+0xa680>
   1b928:	mov	r3, #0
   1b92c:	b	1bab4 <ftello64@plt+0xa804>
   1b930:	ldr	r3, [fp, #-12]
   1b934:	ldr	r2, [fp, #-8]
   1b938:	str	r2, [r3, #8]
   1b93c:	ldr	r3, [fp, #-12]
   1b940:	ldr	r2, [r3]
   1b944:	ldr	r3, [fp, #-8]
   1b948:	lsl	r3, r3, #3
   1b94c:	add	r2, r2, r3
   1b950:	ldr	r3, [fp, #-12]
   1b954:	str	r2, [r3, #4]
   1b958:	ldr	r3, [fp, #-12]
   1b95c:	mov	r2, #0
   1b960:	str	r2, [r3, #12]
   1b964:	ldr	r3, [fp, #-12]
   1b968:	mov	r2, #0
   1b96c:	str	r2, [r3, #16]
   1b970:	ldr	r3, [fp, #-56]	; 0xffffffc8
   1b974:	ldr	r2, [r3, #20]
   1b978:	ldr	r3, [fp, #-12]
   1b97c:	str	r2, [r3, #20]
   1b980:	ldr	r3, [fp, #-56]	; 0xffffffc8
   1b984:	ldr	r2, [r3, #24]
   1b988:	ldr	r3, [fp, #-12]
   1b98c:	str	r2, [r3, #24]
   1b990:	ldr	r3, [fp, #-56]	; 0xffffffc8
   1b994:	ldr	r2, [r3, #28]
   1b998:	ldr	r3, [fp, #-12]
   1b99c:	str	r2, [r3, #28]
   1b9a0:	ldr	r3, [fp, #-56]	; 0xffffffc8
   1b9a4:	ldr	r2, [r3, #32]
   1b9a8:	ldr	r3, [fp, #-12]
   1b9ac:	str	r2, [r3, #32]
   1b9b0:	ldr	r3, [fp, #-56]	; 0xffffffc8
   1b9b4:	ldr	r2, [r3, #36]	; 0x24
   1b9b8:	ldr	r3, [fp, #-12]
   1b9bc:	str	r2, [r3, #36]	; 0x24
   1b9c0:	mov	r2, #0
   1b9c4:	ldr	r1, [fp, #-56]	; 0xffffffc8
   1b9c8:	ldr	r0, [fp, #-12]
   1b9cc:	bl	1b6ac <ftello64@plt+0xa3fc>
   1b9d0:	mov	r3, r0
   1b9d4:	cmp	r3, #0
   1b9d8:	beq	1ba44 <ftello64@plt+0xa794>
   1b9dc:	ldr	r3, [fp, #-56]	; 0xffffffc8
   1b9e0:	ldr	r3, [r3]
   1b9e4:	mov	r0, r3
   1b9e8:	bl	1a3c4 <ftello64@plt+0x9114>
   1b9ec:	ldr	r3, [fp, #-12]
   1b9f0:	ldr	r2, [r3]
   1b9f4:	ldr	r3, [fp, #-56]	; 0xffffffc8
   1b9f8:	str	r2, [r3]
   1b9fc:	ldr	r3, [fp, #-12]
   1ba00:	ldr	r2, [r3, #4]
   1ba04:	ldr	r3, [fp, #-56]	; 0xffffffc8
   1ba08:	str	r2, [r3, #4]
   1ba0c:	ldr	r3, [fp, #-12]
   1ba10:	ldr	r2, [r3, #8]
   1ba14:	ldr	r3, [fp, #-56]	; 0xffffffc8
   1ba18:	str	r2, [r3, #8]
   1ba1c:	ldr	r3, [fp, #-12]
   1ba20:	ldr	r2, [r3, #12]
   1ba24:	ldr	r3, [fp, #-56]	; 0xffffffc8
   1ba28:	str	r2, [r3, #12]
   1ba2c:	ldr	r3, [fp, #-12]
   1ba30:	ldr	r2, [r3, #36]	; 0x24
   1ba34:	ldr	r3, [fp, #-56]	; 0xffffffc8
   1ba38:	str	r2, [r3, #36]	; 0x24
   1ba3c:	mov	r3, #1
   1ba40:	b	1bab4 <ftello64@plt+0xa804>
   1ba44:	ldr	r3, [fp, #-12]
   1ba48:	ldr	r2, [r3, #36]	; 0x24
   1ba4c:	ldr	r3, [fp, #-56]	; 0xffffffc8
   1ba50:	str	r2, [r3, #36]	; 0x24
   1ba54:	mov	r2, #1
   1ba58:	ldr	r1, [fp, #-12]
   1ba5c:	ldr	r0, [fp, #-56]	; 0xffffffc8
   1ba60:	bl	1b6ac <ftello64@plt+0xa3fc>
   1ba64:	mov	r3, r0
   1ba68:	eor	r3, r3, #1
   1ba6c:	uxtb	r3, r3
   1ba70:	cmp	r3, #0
   1ba74:	bne	1ba9c <ftello64@plt+0xa7ec>
   1ba78:	mov	r2, #0
   1ba7c:	ldr	r1, [fp, #-12]
   1ba80:	ldr	r0, [fp, #-56]	; 0xffffffc8
   1ba84:	bl	1b6ac <ftello64@plt+0xa3fc>
   1ba88:	mov	r3, r0
   1ba8c:	eor	r3, r3, #1
   1ba90:	uxtb	r3, r3
   1ba94:	cmp	r3, #0
   1ba98:	beq	1baa0 <ftello64@plt+0xa7f0>
   1ba9c:	bl	11280 <abort@plt>
   1baa0:	ldr	r3, [fp, #-12]
   1baa4:	ldr	r3, [r3]
   1baa8:	mov	r0, r3
   1baac:	bl	1a3c4 <ftello64@plt+0x9114>
   1bab0:	mov	r3, #0
   1bab4:	mov	r0, r3
   1bab8:	sub	sp, fp, #4
   1babc:	pop	{fp, pc}
   1bac0:	push	{fp, lr}
   1bac4:	add	fp, sp, #4
   1bac8:	sub	sp, sp, #40	; 0x28
   1bacc:	str	r0, [fp, #-32]	; 0xffffffe0
   1bad0:	str	r1, [fp, #-36]	; 0xffffffdc
   1bad4:	str	r2, [fp, #-40]	; 0xffffffd8
   1bad8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1badc:	cmp	r3, #0
   1bae0:	bne	1bae8 <ftello64@plt+0xa838>
   1bae4:	bl	11280 <abort@plt>
   1bae8:	sub	r2, fp, #24
   1baec:	mov	r3, #0
   1baf0:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1baf4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1baf8:	bl	1b4f0 <ftello64@plt+0xa240>
   1bafc:	str	r0, [fp, #-8]
   1bb00:	ldr	r3, [fp, #-8]
   1bb04:	cmp	r3, #0
   1bb08:	beq	1bb2c <ftello64@plt+0xa87c>
   1bb0c:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1bb10:	cmp	r3, #0
   1bb14:	beq	1bb24 <ftello64@plt+0xa874>
   1bb18:	ldr	r3, [fp, #-40]	; 0xffffffd8
   1bb1c:	ldr	r2, [fp, #-8]
   1bb20:	str	r2, [r3]
   1bb24:	mov	r3, #0
   1bb28:	b	1bd30 <ftello64@plt+0xaa80>
   1bb2c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1bb30:	ldr	r3, [r3, #12]
   1bb34:	vmov	s15, r3
   1bb38:	vcvt.f32.u32	s14, s15
   1bb3c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1bb40:	ldr	r3, [r3, #20]
   1bb44:	vldr	s13, [r3, #8]
   1bb48:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1bb4c:	ldr	r3, [r3, #8]
   1bb50:	vmov	s15, r3
   1bb54:	vcvt.f32.u32	s15, s15
   1bb58:	vmul.f32	s15, s13, s15
   1bb5c:	vcmpe.f32	s14, s15
   1bb60:	vmrs	APSR_nzcv, fpscr
   1bb64:	ble	1bc84 <ftello64@plt+0xa9d4>
   1bb68:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1bb6c:	bl	1adc8 <ftello64@plt+0x9b18>
   1bb70:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1bb74:	ldr	r3, [r3, #12]
   1bb78:	vmov	s15, r3
   1bb7c:	vcvt.f32.u32	s14, s15
   1bb80:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1bb84:	ldr	r3, [r3, #20]
   1bb88:	vldr	s13, [r3, #8]
   1bb8c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1bb90:	ldr	r3, [r3, #8]
   1bb94:	vmov	s15, r3
   1bb98:	vcvt.f32.u32	s15, s15
   1bb9c:	vmul.f32	s15, s13, s15
   1bba0:	vcmpe.f32	s14, s15
   1bba4:	vmrs	APSR_nzcv, fpscr
   1bba8:	ble	1bc84 <ftello64@plt+0xa9d4>
   1bbac:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1bbb0:	ldr	r3, [r3, #20]
   1bbb4:	str	r3, [fp, #-12]
   1bbb8:	ldr	r3, [fp, #-12]
   1bbbc:	ldrb	r3, [r3, #16]
   1bbc0:	cmp	r3, #0
   1bbc4:	beq	1bbe8 <ftello64@plt+0xa938>
   1bbc8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1bbcc:	ldr	r3, [r3, #8]
   1bbd0:	vmov	s15, r3
   1bbd4:	vcvt.f32.u32	s14, s15
   1bbd8:	ldr	r3, [fp, #-12]
   1bbdc:	vldr	s15, [r3, #12]
   1bbe0:	vmul.f32	s15, s14, s15
   1bbe4:	b	1bc10 <ftello64@plt+0xa960>
   1bbe8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1bbec:	ldr	r3, [r3, #8]
   1bbf0:	vmov	s15, r3
   1bbf4:	vcvt.f32.u32	s14, s15
   1bbf8:	ldr	r3, [fp, #-12]
   1bbfc:	vldr	s15, [r3, #12]
   1bc00:	vmul.f32	s14, s14, s15
   1bc04:	ldr	r3, [fp, #-12]
   1bc08:	vldr	s15, [r3, #8]
   1bc0c:	vmul.f32	s15, s14, s15
   1bc10:	vstr	s15, [fp, #-16]
   1bc14:	vldr	s15, [fp, #-16]
   1bc18:	vldr	s14, [pc, #284]	; 1bd3c <ftello64@plt+0xaa8c>
   1bc1c:	vcmpe.f32	s15, s14
   1bc20:	vmrs	APSR_nzcv, fpscr
   1bc24:	blt	1bc30 <ftello64@plt+0xa980>
   1bc28:	mvn	r3, #0
   1bc2c:	b	1bd30 <ftello64@plt+0xaa80>
   1bc30:	vldr	s15, [fp, #-16]
   1bc34:	vcvt.u32.f32	s15, s15
   1bc38:	vmov	r1, s15
   1bc3c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1bc40:	bl	1b898 <ftello64@plt+0xa5e8>
   1bc44:	mov	r3, r0
   1bc48:	eor	r3, r3, #1
   1bc4c:	uxtb	r3, r3
   1bc50:	cmp	r3, #0
   1bc54:	beq	1bc60 <ftello64@plt+0xa9b0>
   1bc58:	mvn	r3, #0
   1bc5c:	b	1bd30 <ftello64@plt+0xaa80>
   1bc60:	sub	r2, fp, #24
   1bc64:	mov	r3, #0
   1bc68:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1bc6c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1bc70:	bl	1b4f0 <ftello64@plt+0xa240>
   1bc74:	mov	r3, r0
   1bc78:	cmp	r3, #0
   1bc7c:	beq	1bc84 <ftello64@plt+0xa9d4>
   1bc80:	bl	11280 <abort@plt>
   1bc84:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1bc88:	ldr	r3, [r3]
   1bc8c:	cmp	r3, #0
   1bc90:	beq	1bcf8 <ftello64@plt+0xaa48>
   1bc94:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1bc98:	bl	1b444 <ftello64@plt+0xa194>
   1bc9c:	str	r0, [fp, #-20]	; 0xffffffec
   1bca0:	ldr	r3, [fp, #-20]	; 0xffffffec
   1bca4:	cmp	r3, #0
   1bca8:	bne	1bcb4 <ftello64@plt+0xaa04>
   1bcac:	mvn	r3, #0
   1bcb0:	b	1bd30 <ftello64@plt+0xaa80>
   1bcb4:	ldr	r3, [fp, #-20]	; 0xffffffec
   1bcb8:	ldr	r2, [fp, #-36]	; 0xffffffdc
   1bcbc:	str	r2, [r3]
   1bcc0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1bcc4:	ldr	r2, [r3, #4]
   1bcc8:	ldr	r3, [fp, #-20]	; 0xffffffec
   1bccc:	str	r2, [r3, #4]
   1bcd0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1bcd4:	ldr	r2, [fp, #-20]	; 0xffffffec
   1bcd8:	str	r2, [r3, #4]
   1bcdc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1bce0:	ldr	r3, [r3, #16]
   1bce4:	add	r2, r3, #1
   1bce8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1bcec:	str	r2, [r3, #16]
   1bcf0:	mov	r3, #1
   1bcf4:	b	1bd30 <ftello64@plt+0xaa80>
   1bcf8:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1bcfc:	ldr	r2, [fp, #-36]	; 0xffffffdc
   1bd00:	str	r2, [r3]
   1bd04:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1bd08:	ldr	r3, [r3, #16]
   1bd0c:	add	r2, r3, #1
   1bd10:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1bd14:	str	r2, [r3, #16]
   1bd18:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1bd1c:	ldr	r3, [r3, #12]
   1bd20:	add	r2, r3, #1
   1bd24:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1bd28:	str	r2, [r3, #12]
   1bd2c:	mov	r3, #1
   1bd30:	mov	r0, r3
   1bd34:	sub	sp, fp, #4
   1bd38:	pop	{fp, pc}
   1bd3c:	svcmi	0x00800000
   1bd40:	push	{fp, lr}
   1bd44:	add	fp, sp, #4
   1bd48:	sub	sp, sp, #16
   1bd4c:	str	r0, [fp, #-16]
   1bd50:	str	r1, [fp, #-20]	; 0xffffffec
   1bd54:	sub	r3, fp, #12
   1bd58:	mov	r2, r3
   1bd5c:	ldr	r1, [fp, #-20]	; 0xffffffec
   1bd60:	ldr	r0, [fp, #-16]
   1bd64:	bl	1bac0 <ftello64@plt+0xa810>
   1bd68:	str	r0, [fp, #-8]
   1bd6c:	ldr	r3, [fp, #-8]
   1bd70:	cmn	r3, #1
   1bd74:	beq	1bd94 <ftello64@plt+0xaae4>
   1bd78:	ldr	r3, [fp, #-8]
   1bd7c:	cmp	r3, #0
   1bd80:	bne	1bd8c <ftello64@plt+0xaadc>
   1bd84:	ldr	r3, [fp, #-12]
   1bd88:	b	1bd98 <ftello64@plt+0xaae8>
   1bd8c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1bd90:	b	1bd98 <ftello64@plt+0xaae8>
   1bd94:	mov	r3, #0
   1bd98:	mov	r0, r3
   1bd9c:	sub	sp, fp, #4
   1bda0:	pop	{fp, pc}
   1bda4:	push	{fp, lr}
   1bda8:	add	fp, sp, #4
   1bdac:	sub	sp, sp, #32
   1bdb0:	str	r0, [fp, #-32]	; 0xffffffe0
   1bdb4:	str	r1, [fp, #-36]	; 0xffffffdc
   1bdb8:	sub	r2, fp, #28
   1bdbc:	mov	r3, #1
   1bdc0:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1bdc4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1bdc8:	bl	1b4f0 <ftello64@plt+0xa240>
   1bdcc:	str	r0, [fp, #-12]
   1bdd0:	ldr	r3, [fp, #-12]
   1bdd4:	cmp	r3, #0
   1bdd8:	bne	1bde4 <ftello64@plt+0xab34>
   1bddc:	mov	r3, #0
   1bde0:	b	1bf74 <ftello64@plt+0xacc4>
   1bde4:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1bde8:	ldr	r3, [r3, #16]
   1bdec:	sub	r2, r3, #1
   1bdf0:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1bdf4:	str	r2, [r3, #16]
   1bdf8:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1bdfc:	ldr	r3, [r3]
   1be00:	cmp	r3, #0
   1be04:	bne	1bf70 <ftello64@plt+0xacc0>
   1be08:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1be0c:	ldr	r3, [r3, #12]
   1be10:	sub	r2, r3, #1
   1be14:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1be18:	str	r2, [r3, #12]
   1be1c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1be20:	ldr	r3, [r3, #12]
   1be24:	vmov	s15, r3
   1be28:	vcvt.f32.u32	s14, s15
   1be2c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1be30:	ldr	r3, [r3, #20]
   1be34:	vldr	s13, [r3]
   1be38:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1be3c:	ldr	r3, [r3, #8]
   1be40:	vmov	s15, r3
   1be44:	vcvt.f32.u32	s15, s15
   1be48:	vmul.f32	s15, s13, s15
   1be4c:	vcmpe.f32	s14, s15
   1be50:	vmrs	APSR_nzcv, fpscr
   1be54:	bpl	1bf70 <ftello64@plt+0xacc0>
   1be58:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1be5c:	bl	1adc8 <ftello64@plt+0x9b18>
   1be60:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1be64:	ldr	r3, [r3, #12]
   1be68:	vmov	s15, r3
   1be6c:	vcvt.f32.u32	s14, s15
   1be70:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1be74:	ldr	r3, [r3, #20]
   1be78:	vldr	s13, [r3]
   1be7c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1be80:	ldr	r3, [r3, #8]
   1be84:	vmov	s15, r3
   1be88:	vcvt.f32.u32	s15, s15
   1be8c:	vmul.f32	s15, s13, s15
   1be90:	vcmpe.f32	s14, s15
   1be94:	vmrs	APSR_nzcv, fpscr
   1be98:	bpl	1bf70 <ftello64@plt+0xacc0>
   1be9c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1bea0:	ldr	r3, [r3, #20]
   1bea4:	str	r3, [fp, #-16]
   1bea8:	ldr	r3, [fp, #-16]
   1beac:	ldrb	r3, [r3, #16]
   1beb0:	cmp	r3, #0
   1beb4:	beq	1bedc <ftello64@plt+0xac2c>
   1beb8:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1bebc:	ldr	r3, [r3, #8]
   1bec0:	vmov	s15, r3
   1bec4:	vcvt.f32.u32	s14, s15
   1bec8:	ldr	r3, [fp, #-16]
   1becc:	vldr	s15, [r3, #4]
   1bed0:	vmul.f32	s15, s14, s15
   1bed4:	vcvt.u32.f32	s15, s15
   1bed8:	b	1bf08 <ftello64@plt+0xac58>
   1bedc:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1bee0:	ldr	r3, [r3, #8]
   1bee4:	vmov	s15, r3
   1bee8:	vcvt.f32.u32	s14, s15
   1beec:	ldr	r3, [fp, #-16]
   1bef0:	vldr	s15, [r3, #4]
   1bef4:	vmul.f32	s14, s14, s15
   1bef8:	ldr	r3, [fp, #-16]
   1befc:	vldr	s15, [r3, #8]
   1bf00:	vmul.f32	s15, s14, s15
   1bf04:	vcvt.u32.f32	s15, s15
   1bf08:	vstr	s15, [fp, #-20]	; 0xffffffec
   1bf0c:	ldr	r1, [fp, #-20]	; 0xffffffec
   1bf10:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1bf14:	bl	1b898 <ftello64@plt+0xa5e8>
   1bf18:	mov	r3, r0
   1bf1c:	eor	r3, r3, #1
   1bf20:	uxtb	r3, r3
   1bf24:	cmp	r3, #0
   1bf28:	beq	1bf70 <ftello64@plt+0xacc0>
   1bf2c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1bf30:	ldr	r3, [r3, #36]	; 0x24
   1bf34:	str	r3, [fp, #-8]
   1bf38:	b	1bf58 <ftello64@plt+0xaca8>
   1bf3c:	ldr	r3, [fp, #-8]
   1bf40:	ldr	r3, [r3, #4]
   1bf44:	str	r3, [fp, #-24]	; 0xffffffe8
   1bf48:	ldr	r0, [fp, #-8]
   1bf4c:	bl	1a3c4 <ftello64@plt+0x9114>
   1bf50:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1bf54:	str	r3, [fp, #-8]
   1bf58:	ldr	r3, [fp, #-8]
   1bf5c:	cmp	r3, #0
   1bf60:	bne	1bf3c <ftello64@plt+0xac8c>
   1bf64:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1bf68:	mov	r2, #0
   1bf6c:	str	r2, [r3, #36]	; 0x24
   1bf70:	ldr	r3, [fp, #-12]
   1bf74:	mov	r0, r3
   1bf78:	sub	sp, fp, #4
   1bf7c:	pop	{fp, pc}
   1bf80:	push	{fp, lr}
   1bf84:	add	fp, sp, #4
   1bf88:	sub	sp, sp, #8
   1bf8c:	str	r0, [fp, #-8]
   1bf90:	str	r1, [fp, #-12]
   1bf94:	ldr	r1, [fp, #-12]
   1bf98:	ldr	r0, [fp, #-8]
   1bf9c:	bl	1bda4 <ftello64@plt+0xaaf4>
   1bfa0:	mov	r3, r0
   1bfa4:	mov	r0, r3
   1bfa8:	sub	sp, fp, #4
   1bfac:	pop	{fp, pc}
   1bfb0:	push	{fp, lr}
   1bfb4:	add	fp, sp, #4
   1bfb8:	bl	111a8 <__errno_location@plt>
   1bfbc:	mov	r2, r0
   1bfc0:	mov	r3, #12
   1bfc4:	str	r3, [r2]
   1bfc8:	mov	r3, #0
   1bfcc:	mov	r0, r3
   1bfd0:	pop	{fp, pc}
   1bfd4:	push	{fp, lr}
   1bfd8:	add	fp, sp, #4
   1bfdc:	sub	sp, sp, #8
   1bfe0:	str	r0, [fp, #-8]
   1bfe4:	ldr	r3, [fp, #-8]
   1bfe8:	mov	r0, r3
   1bfec:	bl	19f08 <ftello64@plt+0x8c58>
   1bff0:	mov	r3, r0
   1bff4:	mov	r0, r3
   1bff8:	sub	sp, fp, #4
   1bffc:	pop	{fp, pc}
   1c000:	push	{fp, lr}
   1c004:	add	fp, sp, #4
   1c008:	sub	sp, sp, #8
   1c00c:	str	r0, [fp, #-8]
   1c010:	str	r1, [fp, #-12]
   1c014:	ldr	r3, [fp, #-12]
   1c018:	cmp	r3, #0
   1c01c:	moveq	r3, #1
   1c020:	movne	r3, #0
   1c024:	uxtb	r3, r3
   1c028:	mov	r2, r3
   1c02c:	ldr	r3, [fp, #-12]
   1c030:	orr	r3, r2, r3
   1c034:	mov	r1, r3
   1c038:	ldr	r0, [fp, #-8]
   1c03c:	bl	19fb0 <ftello64@plt+0x8d00>
   1c040:	mov	r3, r0
   1c044:	mov	r0, r3
   1c048:	sub	sp, fp, #4
   1c04c:	pop	{fp, pc}
   1c050:	push	{fp, lr}
   1c054:	add	fp, sp, #4
   1c058:	sub	sp, sp, #8
   1c05c:	str	r0, [fp, #-8]
   1c060:	str	r1, [fp, #-12]
   1c064:	ldr	r3, [fp, #-8]
   1c068:	ldr	r2, [fp, #-12]
   1c06c:	mov	r1, r2
   1c070:	mov	r0, r3
   1c074:	bl	19e44 <ftello64@plt+0x8b94>
   1c078:	mov	r3, r0
   1c07c:	mov	r0, r3
   1c080:	sub	sp, fp, #4
   1c084:	pop	{fp, pc}
   1c088:	push	{fp, lr}
   1c08c:	add	fp, sp, #4
   1c090:	sub	sp, sp, #16
   1c094:	str	r0, [fp, #-8]
   1c098:	str	r1, [fp, #-12]
   1c09c:	str	r2, [fp, #-16]
   1c0a0:	ldr	r3, [fp, #-12]
   1c0a4:	cmp	r3, #0
   1c0a8:	beq	1c0b8 <ftello64@plt+0xae08>
   1c0ac:	ldr	r3, [fp, #-16]
   1c0b0:	cmp	r3, #0
   1c0b4:	bne	1c0c8 <ftello64@plt+0xae18>
   1c0b8:	mov	r3, #1
   1c0bc:	str	r3, [fp, #-16]
   1c0c0:	ldr	r3, [fp, #-16]
   1c0c4:	str	r3, [fp, #-12]
   1c0c8:	ldr	r3, [fp, #-12]
   1c0cc:	ldr	r2, [fp, #-16]
   1c0d0:	mov	r1, r3
   1c0d4:	ldr	r0, [fp, #-8]
   1c0d8:	bl	1c1f4 <ftello64@plt+0xaf44>
   1c0dc:	mov	r3, r0
   1c0e0:	mov	r0, r3
   1c0e4:	sub	sp, fp, #4
   1c0e8:	pop	{fp, pc}
   1c0ec:	push	{fp, lr}
   1c0f0:	add	fp, sp, #4
   1c0f4:	sub	sp, sp, #8
   1c0f8:	mov	r0, #14
   1c0fc:	bl	1122c <nl_langinfo@plt>
   1c100:	str	r0, [fp, #-8]
   1c104:	ldr	r3, [fp, #-8]
   1c108:	cmp	r3, #0
   1c10c:	bne	1c118 <ftello64@plt+0xae68>
   1c110:	ldr	r3, [pc, #40]	; 1c140 <ftello64@plt+0xae90>
   1c114:	str	r3, [fp, #-8]
   1c118:	ldr	r3, [fp, #-8]
   1c11c:	ldrb	r3, [r3]
   1c120:	cmp	r3, #0
   1c124:	bne	1c130 <ftello64@plt+0xae80>
   1c128:	ldr	r3, [pc, #20]	; 1c144 <ftello64@plt+0xae94>
   1c12c:	str	r3, [fp, #-8]
   1c130:	ldr	r3, [fp, #-8]
   1c134:	mov	r0, r3
   1c138:	sub	sp, fp, #4
   1c13c:	pop	{fp, pc}
   1c140:	andeq	lr, r1, ip, lsl #8
   1c144:	andeq	lr, r1, r0, lsl r4
   1c148:	push	{fp, lr}
   1c14c:	add	fp, sp, #4
   1c150:	sub	sp, sp, #32
   1c154:	str	r0, [fp, #-24]	; 0xffffffe8
   1c158:	str	r1, [fp, #-28]	; 0xffffffe4
   1c15c:	str	r2, [fp, #-32]	; 0xffffffe0
   1c160:	str	r3, [fp, #-36]	; 0xffffffdc
   1c164:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1c168:	cmp	r3, #0
   1c16c:	bne	1c178 <ftello64@plt+0xaec8>
   1c170:	sub	r3, fp, #16
   1c174:	str	r3, [fp, #-24]	; 0xffffffe8
   1c178:	ldr	r3, [fp, #-36]	; 0xffffffdc
   1c17c:	ldr	r2, [fp, #-32]	; 0xffffffe0
   1c180:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1c184:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1c188:	bl	110f4 <mbrtowc@plt>
   1c18c:	str	r0, [fp, #-8]
   1c190:	ldr	r3, [fp, #-8]
   1c194:	cmn	r3, #3
   1c198:	bls	1c1e4 <ftello64@plt+0xaf34>
   1c19c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1c1a0:	cmp	r3, #0
   1c1a4:	beq	1c1e4 <ftello64@plt+0xaf34>
   1c1a8:	mov	r0, #0
   1c1ac:	bl	1ce58 <ftello64@plt+0xbba8>
   1c1b0:	mov	r3, r0
   1c1b4:	eor	r3, r3, #1
   1c1b8:	uxtb	r3, r3
   1c1bc:	cmp	r3, #0
   1c1c0:	beq	1c1e4 <ftello64@plt+0xaf34>
   1c1c4:	ldr	r3, [fp, #-28]	; 0xffffffe4
   1c1c8:	ldrb	r3, [r3]
   1c1cc:	strb	r3, [fp, #-9]
   1c1d0:	ldrb	r2, [fp, #-9]
   1c1d4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1c1d8:	str	r2, [r3]
   1c1dc:	mov	r3, #1
   1c1e0:	b	1c1e8 <ftello64@plt+0xaf38>
   1c1e4:	ldr	r3, [fp, #-8]
   1c1e8:	mov	r0, r3
   1c1ec:	sub	sp, fp, #4
   1c1f0:	pop	{fp, pc}
   1c1f4:	push	{fp, lr}
   1c1f8:	add	fp, sp, #4
   1c1fc:	sub	sp, sp, #24
   1c200:	str	r0, [fp, #-16]
   1c204:	str	r1, [fp, #-20]	; 0xffffffec
   1c208:	str	r2, [fp, #-24]	; 0xffffffe8
   1c20c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1c210:	cmp	r3, #0
   1c214:	beq	1c250 <ftello64@plt+0xafa0>
   1c218:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1c21c:	mvn	r0, #0
   1c220:	bl	1d05c <ftello64@plt+0xbdac>
   1c224:	mov	r3, r0
   1c228:	mov	r2, r3
   1c22c:	ldr	r3, [fp, #-20]	; 0xffffffec
   1c230:	cmp	r2, r3
   1c234:	bcs	1c250 <ftello64@plt+0xafa0>
   1c238:	ldr	r3, [fp, #-20]	; 0xffffffec
   1c23c:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1c240:	mul	r3, r2, r3
   1c244:	str	r3, [fp, #-8]
   1c248:	mov	r3, #1
   1c24c:	b	1c264 <ftello64@plt+0xafb4>
   1c250:	ldr	r3, [fp, #-20]	; 0xffffffec
   1c254:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1c258:	mul	r3, r2, r3
   1c25c:	str	r3, [fp, #-8]
   1c260:	mov	r3, #0
   1c264:	cmp	r3, #0
   1c268:	beq	1c284 <ftello64@plt+0xafd4>
   1c26c:	bl	111a8 <__errno_location@plt>
   1c270:	mov	r2, r0
   1c274:	mov	r3, #12
   1c278:	str	r3, [r2]
   1c27c:	mov	r3, #0
   1c280:	b	1c298 <ftello64@plt+0xafe8>
   1c284:	ldr	r3, [fp, #-8]
   1c288:	mov	r1, r3
   1c28c:	ldr	r0, [fp, #-16]
   1c290:	bl	19fb0 <ftello64@plt+0x8d00>
   1c294:	mov	r3, r0
   1c298:	mov	r0, r3
   1c29c:	sub	sp, fp, #4
   1c2a0:	pop	{fp, pc}
   1c2a4:	push	{fp, lr}
   1c2a8:	add	fp, sp, #4
   1c2ac:	sub	sp, sp, #8
   1c2b0:	str	r0, [fp, #-8]
   1c2b4:	mov	r2, #3
   1c2b8:	mov	r1, #0
   1c2bc:	ldr	r0, [fp, #-8]
   1c2c0:	bl	1cad8 <ftello64@plt+0xb828>
   1c2c4:	mov	r3, r0
   1c2c8:	mov	r0, r3
   1c2cc:	sub	sp, fp, #4
   1c2d0:	pop	{fp, pc}
   1c2d4:	push	{r4, r5, r6, r7, fp}
   1c2d8:	add	fp, sp, #16
   1c2dc:	sub	sp, sp, #20
   1c2e0:	strd	r0, [fp, #-28]	; 0xffffffe4
   1c2e4:	str	r2, [fp, #-32]	; 0xffffffe0
   1c2e8:	ldrd	r2, [fp, #-28]	; 0xffffffe4
   1c2ec:	ldr	r1, [fp, #-32]	; 0xffffffe0
   1c2f0:	sub	ip, r1, #32
   1c2f4:	rsb	r0, r1, #32
   1c2f8:	lsl	r7, r3, r1
   1c2fc:	orr	r7, r7, r2, lsl ip
   1c300:	orr	r7, r7, r2, lsr r0
   1c304:	lsl	r6, r2, r1
   1c308:	ldr	r1, [fp, #-32]	; 0xffffffe0
   1c30c:	rsb	r1, r1, #0
   1c310:	and	r1, r1, #63	; 0x3f
   1c314:	rsb	ip, r1, #32
   1c318:	sub	r0, r1, #32
   1c31c:	lsr	r4, r2, r1
   1c320:	orr	r4, r4, r3, lsl ip
   1c324:	orr	r4, r4, r3, lsr r0
   1c328:	lsr	r5, r3, r1
   1c32c:	orr	r4, r4, r6
   1c330:	orr	r5, r5, r7
   1c334:	mov	r2, r4
   1c338:	mov	r3, r5
   1c33c:	mov	r0, r2
   1c340:	mov	r1, r3
   1c344:	sub	sp, fp, #16
   1c348:	pop	{r4, r5, r6, r7, fp}
   1c34c:	bx	lr
   1c350:	push	{r4, r5, r6, r7, fp}
   1c354:	add	fp, sp, #16
   1c358:	sub	sp, sp, #20
   1c35c:	strd	r0, [fp, #-28]	; 0xffffffe4
   1c360:	str	r2, [fp, #-32]	; 0xffffffe0
   1c364:	ldrd	r2, [fp, #-28]	; 0xffffffe4
   1c368:	ldr	r1, [fp, #-32]	; 0xffffffe0
   1c36c:	rsb	ip, r1, #32
   1c370:	sub	r0, r1, #32
   1c374:	lsr	r6, r2, r1
   1c378:	orr	r6, r6, r3, lsl ip
   1c37c:	orr	r6, r6, r3, lsr r0
   1c380:	lsr	r7, r3, r1
   1c384:	ldr	r1, [fp, #-32]	; 0xffffffe0
   1c388:	rsb	r1, r1, #0
   1c38c:	and	r1, r1, #63	; 0x3f
   1c390:	sub	ip, r1, #32
   1c394:	rsb	r0, r1, #32
   1c398:	lsl	r5, r3, r1
   1c39c:	orr	r5, r5, r2, lsl ip
   1c3a0:	orr	r5, r5, r2, lsr r0
   1c3a4:	lsl	r4, r2, r1
   1c3a8:	orr	r4, r4, r6
   1c3ac:	orr	r5, r5, r7
   1c3b0:	mov	r2, r4
   1c3b4:	mov	r3, r5
   1c3b8:	mov	r0, r2
   1c3bc:	mov	r1, r3
   1c3c0:	sub	sp, fp, #16
   1c3c4:	pop	{r4, r5, r6, r7, fp}
   1c3c8:	bx	lr
   1c3cc:	push	{fp}		; (str fp, [sp, #-4]!)
   1c3d0:	add	fp, sp, #0
   1c3d4:	sub	sp, sp, #12
   1c3d8:	str	r0, [fp, #-8]
   1c3dc:	str	r1, [fp, #-12]
   1c3e0:	ldr	r2, [fp, #-8]
   1c3e4:	ldr	r3, [fp, #-12]
   1c3e8:	rsb	r3, r3, #32
   1c3ec:	ror	r3, r2, r3
   1c3f0:	mov	r0, r3
   1c3f4:	add	sp, fp, #0
   1c3f8:	pop	{fp}		; (ldr fp, [sp], #4)
   1c3fc:	bx	lr
   1c400:	push	{fp}		; (str fp, [sp, #-4]!)
   1c404:	add	fp, sp, #0
   1c408:	sub	sp, sp, #12
   1c40c:	str	r0, [fp, #-8]
   1c410:	str	r1, [fp, #-12]
   1c414:	ldr	r2, [fp, #-8]
   1c418:	ldr	r3, [fp, #-12]
   1c41c:	ror	r3, r2, r3
   1c420:	mov	r0, r3
   1c424:	add	sp, fp, #0
   1c428:	pop	{fp}		; (ldr fp, [sp], #4)
   1c42c:	bx	lr
   1c430:	push	{fp}		; (str fp, [sp, #-4]!)
   1c434:	add	fp, sp, #0
   1c438:	sub	sp, sp, #12
   1c43c:	str	r0, [fp, #-8]
   1c440:	str	r1, [fp, #-12]
   1c444:	ldr	r2, [fp, #-8]
   1c448:	ldr	r3, [fp, #-12]
   1c44c:	rsb	r3, r3, #32
   1c450:	ror	r3, r2, r3
   1c454:	mov	r0, r3
   1c458:	add	sp, fp, #0
   1c45c:	pop	{fp}		; (ldr fp, [sp], #4)
   1c460:	bx	lr
   1c464:	push	{fp}		; (str fp, [sp, #-4]!)
   1c468:	add	fp, sp, #0
   1c46c:	sub	sp, sp, #12
   1c470:	str	r0, [fp, #-8]
   1c474:	str	r1, [fp, #-12]
   1c478:	ldr	r2, [fp, #-8]
   1c47c:	ldr	r3, [fp, #-12]
   1c480:	ror	r3, r2, r3
   1c484:	mov	r0, r3
   1c488:	add	sp, fp, #0
   1c48c:	pop	{fp}		; (ldr fp, [sp], #4)
   1c490:	bx	lr
   1c494:	push	{fp}		; (str fp, [sp, #-4]!)
   1c498:	add	fp, sp, #0
   1c49c:	sub	sp, sp, #12
   1c4a0:	mov	r3, r0
   1c4a4:	str	r1, [fp, #-12]
   1c4a8:	strh	r3, [fp, #-6]
   1c4ac:	ldrh	r2, [fp, #-6]
   1c4b0:	ldr	r3, [fp, #-12]
   1c4b4:	lsl	r3, r2, r3
   1c4b8:	uxth	r2, r3
   1c4bc:	ldrh	r1, [fp, #-6]
   1c4c0:	ldr	r3, [fp, #-12]
   1c4c4:	rsb	r3, r3, #16
   1c4c8:	lsr	r3, r1, r3
   1c4cc:	uxth	r3, r3
   1c4d0:	orr	r3, r2, r3
   1c4d4:	uxth	r3, r3
   1c4d8:	mov	r0, r3
   1c4dc:	add	sp, fp, #0
   1c4e0:	pop	{fp}		; (ldr fp, [sp], #4)
   1c4e4:	bx	lr
   1c4e8:	push	{fp}		; (str fp, [sp, #-4]!)
   1c4ec:	add	fp, sp, #0
   1c4f0:	sub	sp, sp, #12
   1c4f4:	mov	r3, r0
   1c4f8:	str	r1, [fp, #-12]
   1c4fc:	strh	r3, [fp, #-6]
   1c500:	ldrh	r2, [fp, #-6]
   1c504:	ldr	r3, [fp, #-12]
   1c508:	lsr	r3, r2, r3
   1c50c:	uxth	r2, r3
   1c510:	ldrh	r1, [fp, #-6]
   1c514:	ldr	r3, [fp, #-12]
   1c518:	rsb	r3, r3, #16
   1c51c:	lsl	r3, r1, r3
   1c520:	uxth	r3, r3
   1c524:	orr	r3, r2, r3
   1c528:	uxth	r3, r3
   1c52c:	mov	r0, r3
   1c530:	add	sp, fp, #0
   1c534:	pop	{fp}		; (ldr fp, [sp], #4)
   1c538:	bx	lr
   1c53c:	push	{fp}		; (str fp, [sp, #-4]!)
   1c540:	add	fp, sp, #0
   1c544:	sub	sp, sp, #12
   1c548:	mov	r3, r0
   1c54c:	str	r1, [fp, #-12]
   1c550:	strb	r3, [fp, #-5]
   1c554:	ldrb	r2, [fp, #-5]
   1c558:	ldr	r3, [fp, #-12]
   1c55c:	lsl	r3, r2, r3
   1c560:	uxtb	r2, r3
   1c564:	ldrb	r1, [fp, #-5]
   1c568:	ldr	r3, [fp, #-12]
   1c56c:	rsb	r3, r3, #8
   1c570:	lsr	r3, r1, r3
   1c574:	uxtb	r3, r3
   1c578:	orr	r3, r2, r3
   1c57c:	uxtb	r3, r3
   1c580:	mov	r0, r3
   1c584:	add	sp, fp, #0
   1c588:	pop	{fp}		; (ldr fp, [sp], #4)
   1c58c:	bx	lr
   1c590:	push	{fp}		; (str fp, [sp, #-4]!)
   1c594:	add	fp, sp, #0
   1c598:	sub	sp, sp, #12
   1c59c:	mov	r3, r0
   1c5a0:	str	r1, [fp, #-12]
   1c5a4:	strb	r3, [fp, #-5]
   1c5a8:	ldrb	r2, [fp, #-5]
   1c5ac:	ldr	r3, [fp, #-12]
   1c5b0:	lsr	r3, r2, r3
   1c5b4:	uxtb	r2, r3
   1c5b8:	ldrb	r1, [fp, #-5]
   1c5bc:	ldr	r3, [fp, #-12]
   1c5c0:	rsb	r3, r3, #8
   1c5c4:	lsl	r3, r1, r3
   1c5c8:	uxtb	r3, r3
   1c5cc:	orr	r3, r2, r3
   1c5d0:	uxtb	r3, r3
   1c5d4:	mov	r0, r3
   1c5d8:	add	sp, fp, #0
   1c5dc:	pop	{fp}		; (ldr fp, [sp], #4)
   1c5e0:	bx	lr
   1c5e4:	push	{fp}		; (str fp, [sp, #-4]!)
   1c5e8:	add	fp, sp, #0
   1c5ec:	sub	sp, sp, #12
   1c5f0:	str	r0, [fp, #-8]
   1c5f4:	ldr	r3, [fp, #-8]
   1c5f8:	cmp	r3, #90	; 0x5a
   1c5fc:	bgt	1c618 <ftello64@plt+0xb368>
   1c600:	cmp	r3, #65	; 0x41
   1c604:	bge	1c624 <ftello64@plt+0xb374>
   1c608:	sub	r3, r3, #48	; 0x30
   1c60c:	cmp	r3, #9
   1c610:	bhi	1c62c <ftello64@plt+0xb37c>
   1c614:	b	1c624 <ftello64@plt+0xb374>
   1c618:	sub	r3, r3, #97	; 0x61
   1c61c:	cmp	r3, #25
   1c620:	bhi	1c62c <ftello64@plt+0xb37c>
   1c624:	mov	r3, #1
   1c628:	b	1c630 <ftello64@plt+0xb380>
   1c62c:	mov	r3, #0
   1c630:	mov	r0, r3
   1c634:	add	sp, fp, #0
   1c638:	pop	{fp}		; (ldr fp, [sp], #4)
   1c63c:	bx	lr
   1c640:	push	{fp}		; (str fp, [sp, #-4]!)
   1c644:	add	fp, sp, #0
   1c648:	sub	sp, sp, #12
   1c64c:	str	r0, [fp, #-8]
   1c650:	ldr	r3, [fp, #-8]
   1c654:	cmp	r3, #65	; 0x41
   1c658:	blt	1c678 <ftello64@plt+0xb3c8>
   1c65c:	cmp	r3, #90	; 0x5a
   1c660:	ble	1c670 <ftello64@plt+0xb3c0>
   1c664:	sub	r3, r3, #97	; 0x61
   1c668:	cmp	r3, #25
   1c66c:	bhi	1c678 <ftello64@plt+0xb3c8>
   1c670:	mov	r3, #1
   1c674:	b	1c67c <ftello64@plt+0xb3cc>
   1c678:	mov	r3, #0
   1c67c:	mov	r0, r3
   1c680:	add	sp, fp, #0
   1c684:	pop	{fp}		; (ldr fp, [sp], #4)
   1c688:	bx	lr
   1c68c:	push	{fp}		; (str fp, [sp, #-4]!)
   1c690:	add	fp, sp, #0
   1c694:	sub	sp, sp, #12
   1c698:	str	r0, [fp, #-8]
   1c69c:	ldr	r3, [fp, #-8]
   1c6a0:	add	r3, r3, #0
   1c6a4:	cmp	r3, #127	; 0x7f
   1c6a8:	bhi	1c6b4 <ftello64@plt+0xb404>
   1c6ac:	mov	r3, #1
   1c6b0:	b	1c6b8 <ftello64@plt+0xb408>
   1c6b4:	mov	r3, #0
   1c6b8:	mov	r0, r3
   1c6bc:	add	sp, fp, #0
   1c6c0:	pop	{fp}		; (ldr fp, [sp], #4)
   1c6c4:	bx	lr
   1c6c8:	push	{fp}		; (str fp, [sp, #-4]!)
   1c6cc:	add	fp, sp, #0
   1c6d0:	sub	sp, sp, #12
   1c6d4:	str	r0, [fp, #-8]
   1c6d8:	ldr	r3, [fp, #-8]
   1c6dc:	cmp	r3, #32
   1c6e0:	beq	1c6f0 <ftello64@plt+0xb440>
   1c6e4:	ldr	r3, [fp, #-8]
   1c6e8:	cmp	r3, #9
   1c6ec:	bne	1c6f8 <ftello64@plt+0xb448>
   1c6f0:	mov	r3, #1
   1c6f4:	b	1c6fc <ftello64@plt+0xb44c>
   1c6f8:	mov	r3, #0
   1c6fc:	and	r3, r3, #1
   1c700:	uxtb	r3, r3
   1c704:	mov	r0, r3
   1c708:	add	sp, fp, #0
   1c70c:	pop	{fp}		; (ldr fp, [sp], #4)
   1c710:	bx	lr
   1c714:	push	{fp}		; (str fp, [sp, #-4]!)
   1c718:	add	fp, sp, #0
   1c71c:	sub	sp, sp, #12
   1c720:	str	r0, [fp, #-8]
   1c724:	ldr	r3, [fp, #-8]
   1c728:	cmp	r3, #0
   1c72c:	blt	1c748 <ftello64@plt+0xb498>
   1c730:	cmp	r3, #31
   1c734:	ble	1c740 <ftello64@plt+0xb490>
   1c738:	cmp	r3, #127	; 0x7f
   1c73c:	bne	1c748 <ftello64@plt+0xb498>
   1c740:	mov	r3, #1
   1c744:	b	1c74c <ftello64@plt+0xb49c>
   1c748:	mov	r3, #0
   1c74c:	mov	r0, r3
   1c750:	add	sp, fp, #0
   1c754:	pop	{fp}		; (ldr fp, [sp], #4)
   1c758:	bx	lr
   1c75c:	push	{fp}		; (str fp, [sp, #-4]!)
   1c760:	add	fp, sp, #0
   1c764:	sub	sp, sp, #12
   1c768:	str	r0, [fp, #-8]
   1c76c:	ldr	r3, [fp, #-8]
   1c770:	sub	r3, r3, #48	; 0x30
   1c774:	cmp	r3, #9
   1c778:	bhi	1c784 <ftello64@plt+0xb4d4>
   1c77c:	mov	r3, #1
   1c780:	b	1c788 <ftello64@plt+0xb4d8>
   1c784:	mov	r3, #0
   1c788:	mov	r0, r3
   1c78c:	add	sp, fp, #0
   1c790:	pop	{fp}		; (ldr fp, [sp], #4)
   1c794:	bx	lr
   1c798:	push	{fp}		; (str fp, [sp, #-4]!)
   1c79c:	add	fp, sp, #0
   1c7a0:	sub	sp, sp, #12
   1c7a4:	str	r0, [fp, #-8]
   1c7a8:	ldr	r3, [fp, #-8]
   1c7ac:	sub	r3, r3, #33	; 0x21
   1c7b0:	cmp	r3, #93	; 0x5d
   1c7b4:	bhi	1c7c0 <ftello64@plt+0xb510>
   1c7b8:	mov	r3, #1
   1c7bc:	b	1c7c4 <ftello64@plt+0xb514>
   1c7c0:	mov	r3, #0
   1c7c4:	mov	r0, r3
   1c7c8:	add	sp, fp, #0
   1c7cc:	pop	{fp}		; (ldr fp, [sp], #4)
   1c7d0:	bx	lr
   1c7d4:	push	{fp}		; (str fp, [sp, #-4]!)
   1c7d8:	add	fp, sp, #0
   1c7dc:	sub	sp, sp, #12
   1c7e0:	str	r0, [fp, #-8]
   1c7e4:	ldr	r3, [fp, #-8]
   1c7e8:	sub	r3, r3, #97	; 0x61
   1c7ec:	cmp	r3, #25
   1c7f0:	bhi	1c7fc <ftello64@plt+0xb54c>
   1c7f4:	mov	r3, #1
   1c7f8:	b	1c800 <ftello64@plt+0xb550>
   1c7fc:	mov	r3, #0
   1c800:	mov	r0, r3
   1c804:	add	sp, fp, #0
   1c808:	pop	{fp}		; (ldr fp, [sp], #4)
   1c80c:	bx	lr
   1c810:	push	{fp}		; (str fp, [sp, #-4]!)
   1c814:	add	fp, sp, #0
   1c818:	sub	sp, sp, #12
   1c81c:	str	r0, [fp, #-8]
   1c820:	ldr	r3, [fp, #-8]
   1c824:	sub	r3, r3, #32
   1c828:	cmp	r3, #94	; 0x5e
   1c82c:	bhi	1c838 <ftello64@plt+0xb588>
   1c830:	mov	r3, #1
   1c834:	b	1c83c <ftello64@plt+0xb58c>
   1c838:	mov	r3, #0
   1c83c:	mov	r0, r3
   1c840:	add	sp, fp, #0
   1c844:	pop	{fp}		; (ldr fp, [sp], #4)
   1c848:	bx	lr
   1c84c:	push	{fp}		; (str fp, [sp, #-4]!)
   1c850:	add	fp, sp, #0
   1c854:	sub	sp, sp, #12
   1c858:	str	r0, [fp, #-8]
   1c85c:	ldr	r3, [fp, #-8]
   1c860:	cmp	r3, #64	; 0x40
   1c864:	bgt	1c880 <ftello64@plt+0xb5d0>
   1c868:	cmp	r3, #58	; 0x3a
   1c86c:	bge	1c89c <ftello64@plt+0xb5ec>
   1c870:	sub	r3, r3, #33	; 0x21
   1c874:	cmp	r3, #14
   1c878:	bhi	1c8a4 <ftello64@plt+0xb5f4>
   1c87c:	b	1c89c <ftello64@plt+0xb5ec>
   1c880:	cmp	r3, #91	; 0x5b
   1c884:	blt	1c8a4 <ftello64@plt+0xb5f4>
   1c888:	cmp	r3, #96	; 0x60
   1c88c:	ble	1c89c <ftello64@plt+0xb5ec>
   1c890:	sub	r3, r3, #123	; 0x7b
   1c894:	cmp	r3, #3
   1c898:	bhi	1c8a4 <ftello64@plt+0xb5f4>
   1c89c:	mov	r3, #1
   1c8a0:	b	1c8a8 <ftello64@plt+0xb5f8>
   1c8a4:	mov	r3, #0
   1c8a8:	mov	r0, r3
   1c8ac:	add	sp, fp, #0
   1c8b0:	pop	{fp}		; (ldr fp, [sp], #4)
   1c8b4:	bx	lr
   1c8b8:	push	{fp}		; (str fp, [sp, #-4]!)
   1c8bc:	add	fp, sp, #0
   1c8c0:	sub	sp, sp, #12
   1c8c4:	str	r0, [fp, #-8]
   1c8c8:	ldr	r3, [fp, #-8]
   1c8cc:	cmp	r3, #9
   1c8d0:	blt	1c8ec <ftello64@plt+0xb63c>
   1c8d4:	cmp	r3, #13
   1c8d8:	ble	1c8e4 <ftello64@plt+0xb634>
   1c8dc:	cmp	r3, #32
   1c8e0:	bne	1c8ec <ftello64@plt+0xb63c>
   1c8e4:	mov	r3, #1
   1c8e8:	b	1c8f0 <ftello64@plt+0xb640>
   1c8ec:	mov	r3, #0
   1c8f0:	mov	r0, r3
   1c8f4:	add	sp, fp, #0
   1c8f8:	pop	{fp}		; (ldr fp, [sp], #4)
   1c8fc:	bx	lr
   1c900:	push	{fp}		; (str fp, [sp, #-4]!)
   1c904:	add	fp, sp, #0
   1c908:	sub	sp, sp, #12
   1c90c:	str	r0, [fp, #-8]
   1c910:	ldr	r3, [fp, #-8]
   1c914:	sub	r3, r3, #65	; 0x41
   1c918:	cmp	r3, #25
   1c91c:	bhi	1c928 <ftello64@plt+0xb678>
   1c920:	mov	r3, #1
   1c924:	b	1c92c <ftello64@plt+0xb67c>
   1c928:	mov	r3, #0
   1c92c:	mov	r0, r3
   1c930:	add	sp, fp, #0
   1c934:	pop	{fp}		; (ldr fp, [sp], #4)
   1c938:	bx	lr
   1c93c:	push	{fp}		; (str fp, [sp, #-4]!)
   1c940:	add	fp, sp, #0
   1c944:	sub	sp, sp, #12
   1c948:	str	r0, [fp, #-8]
   1c94c:	ldr	r3, [fp, #-8]
   1c950:	sub	r3, r3, #48	; 0x30
   1c954:	cmp	r3, #54	; 0x36
   1c958:	addls	pc, pc, r3, lsl #2
   1c95c:	b	1ca44 <ftello64@plt+0xb794>
   1c960:	b	1ca3c <ftello64@plt+0xb78c>
   1c964:	b	1ca3c <ftello64@plt+0xb78c>
   1c968:	b	1ca3c <ftello64@plt+0xb78c>
   1c96c:	b	1ca3c <ftello64@plt+0xb78c>
   1c970:	b	1ca3c <ftello64@plt+0xb78c>
   1c974:	b	1ca3c <ftello64@plt+0xb78c>
   1c978:	b	1ca3c <ftello64@plt+0xb78c>
   1c97c:	b	1ca3c <ftello64@plt+0xb78c>
   1c980:	b	1ca3c <ftello64@plt+0xb78c>
   1c984:	b	1ca3c <ftello64@plt+0xb78c>
   1c988:	b	1ca44 <ftello64@plt+0xb794>
   1c98c:	b	1ca44 <ftello64@plt+0xb794>
   1c990:	b	1ca44 <ftello64@plt+0xb794>
   1c994:	b	1ca44 <ftello64@plt+0xb794>
   1c998:	b	1ca44 <ftello64@plt+0xb794>
   1c99c:	b	1ca44 <ftello64@plt+0xb794>
   1c9a0:	b	1ca44 <ftello64@plt+0xb794>
   1c9a4:	b	1ca3c <ftello64@plt+0xb78c>
   1c9a8:	b	1ca3c <ftello64@plt+0xb78c>
   1c9ac:	b	1ca3c <ftello64@plt+0xb78c>
   1c9b0:	b	1ca3c <ftello64@plt+0xb78c>
   1c9b4:	b	1ca3c <ftello64@plt+0xb78c>
   1c9b8:	b	1ca3c <ftello64@plt+0xb78c>
   1c9bc:	b	1ca44 <ftello64@plt+0xb794>
   1c9c0:	b	1ca44 <ftello64@plt+0xb794>
   1c9c4:	b	1ca44 <ftello64@plt+0xb794>
   1c9c8:	b	1ca44 <ftello64@plt+0xb794>
   1c9cc:	b	1ca44 <ftello64@plt+0xb794>
   1c9d0:	b	1ca44 <ftello64@plt+0xb794>
   1c9d4:	b	1ca44 <ftello64@plt+0xb794>
   1c9d8:	b	1ca44 <ftello64@plt+0xb794>
   1c9dc:	b	1ca44 <ftello64@plt+0xb794>
   1c9e0:	b	1ca44 <ftello64@plt+0xb794>
   1c9e4:	b	1ca44 <ftello64@plt+0xb794>
   1c9e8:	b	1ca44 <ftello64@plt+0xb794>
   1c9ec:	b	1ca44 <ftello64@plt+0xb794>
   1c9f0:	b	1ca44 <ftello64@plt+0xb794>
   1c9f4:	b	1ca44 <ftello64@plt+0xb794>
   1c9f8:	b	1ca44 <ftello64@plt+0xb794>
   1c9fc:	b	1ca44 <ftello64@plt+0xb794>
   1ca00:	b	1ca44 <ftello64@plt+0xb794>
   1ca04:	b	1ca44 <ftello64@plt+0xb794>
   1ca08:	b	1ca44 <ftello64@plt+0xb794>
   1ca0c:	b	1ca44 <ftello64@plt+0xb794>
   1ca10:	b	1ca44 <ftello64@plt+0xb794>
   1ca14:	b	1ca44 <ftello64@plt+0xb794>
   1ca18:	b	1ca44 <ftello64@plt+0xb794>
   1ca1c:	b	1ca44 <ftello64@plt+0xb794>
   1ca20:	b	1ca44 <ftello64@plt+0xb794>
   1ca24:	b	1ca3c <ftello64@plt+0xb78c>
   1ca28:	b	1ca3c <ftello64@plt+0xb78c>
   1ca2c:	b	1ca3c <ftello64@plt+0xb78c>
   1ca30:	b	1ca3c <ftello64@plt+0xb78c>
   1ca34:	b	1ca3c <ftello64@plt+0xb78c>
   1ca38:	b	1ca3c <ftello64@plt+0xb78c>
   1ca3c:	mov	r3, #1
   1ca40:	b	1ca48 <ftello64@plt+0xb798>
   1ca44:	mov	r3, #0
   1ca48:	mov	r0, r3
   1ca4c:	add	sp, fp, #0
   1ca50:	pop	{fp}		; (ldr fp, [sp], #4)
   1ca54:	bx	lr
   1ca58:	push	{fp}		; (str fp, [sp, #-4]!)
   1ca5c:	add	fp, sp, #0
   1ca60:	sub	sp, sp, #12
   1ca64:	str	r0, [fp, #-8]
   1ca68:	ldr	r3, [fp, #-8]
   1ca6c:	sub	r3, r3, #65	; 0x41
   1ca70:	cmp	r3, #25
   1ca74:	bhi	1ca84 <ftello64@plt+0xb7d4>
   1ca78:	ldr	r3, [fp, #-8]
   1ca7c:	add	r3, r3, #32
   1ca80:	b	1ca88 <ftello64@plt+0xb7d8>
   1ca84:	ldr	r3, [fp, #-8]
   1ca88:	mov	r0, r3
   1ca8c:	add	sp, fp, #0
   1ca90:	pop	{fp}		; (ldr fp, [sp], #4)
   1ca94:	bx	lr
   1ca98:	push	{fp}		; (str fp, [sp, #-4]!)
   1ca9c:	add	fp, sp, #0
   1caa0:	sub	sp, sp, #12
   1caa4:	str	r0, [fp, #-8]
   1caa8:	ldr	r3, [fp, #-8]
   1caac:	sub	r3, r3, #97	; 0x61
   1cab0:	cmp	r3, #25
   1cab4:	bhi	1cac4 <ftello64@plt+0xb814>
   1cab8:	ldr	r3, [fp, #-8]
   1cabc:	sub	r3, r3, #32
   1cac0:	b	1cac8 <ftello64@plt+0xb818>
   1cac4:	ldr	r3, [fp, #-8]
   1cac8:	mov	r0, r3
   1cacc:	add	sp, fp, #0
   1cad0:	pop	{fp}		; (ldr fp, [sp], #4)
   1cad4:	bx	lr
   1cad8:	push	{r1, r2, r3}
   1cadc:	push	{fp, lr}
   1cae0:	add	fp, sp, #4
   1cae4:	sub	sp, sp, #36	; 0x24
   1cae8:	str	r0, [fp, #-36]	; 0xffffffdc
   1caec:	mvn	r3, #0
   1caf0:	str	r3, [fp, #-12]
   1caf4:	add	r3, fp, #8
   1caf8:	str	r3, [fp, #-32]	; 0xffffffe0
   1cafc:	ldr	r3, [fp, #4]
   1cb00:	cmp	r3, #0
   1cb04:	beq	1cb18 <ftello64@plt+0xb868>
   1cb08:	ldr	r2, [pc, #432]	; 1ccc0 <ftello64@plt+0xba10>
   1cb0c:	cmp	r3, r2
   1cb10:	beq	1cb40 <ftello64@plt+0xb890>
   1cb14:	b	1cb68 <ftello64@plt+0xb8b8>
   1cb18:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1cb1c:	add	r2, r3, #4
   1cb20:	str	r2, [fp, #-32]	; 0xffffffe0
   1cb24:	ldr	r3, [r3]
   1cb28:	str	r3, [fp, #-16]
   1cb2c:	ldr	r1, [fp, #-16]
   1cb30:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1cb34:	bl	1ccd8 <ftello64@plt+0xba28>
   1cb38:	str	r0, [fp, #-12]
   1cb3c:	b	1cca8 <ftello64@plt+0xb9f8>
   1cb40:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1cb44:	add	r2, r3, #4
   1cb48:	str	r2, [fp, #-32]	; 0xffffffe0
   1cb4c:	ldr	r3, [r3]
   1cb50:	str	r3, [fp, #-20]	; 0xffffffec
   1cb54:	ldr	r1, [fp, #-20]	; 0xffffffec
   1cb58:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1cb5c:	bl	1cd10 <ftello64@plt+0xba60>
   1cb60:	str	r0, [fp, #-12]
   1cb64:	b	1cca8 <ftello64@plt+0xb9f8>
   1cb68:	ldr	r3, [fp, #4]
   1cb6c:	cmp	r3, #11
   1cb70:	beq	1cc38 <ftello64@plt+0xb988>
   1cb74:	cmp	r3, #11
   1cb78:	bgt	1cbd8 <ftello64@plt+0xb928>
   1cb7c:	cmp	r3, #3
   1cb80:	beq	1cc38 <ftello64@plt+0xb988>
   1cb84:	cmp	r3, #3
   1cb88:	bgt	1cba8 <ftello64@plt+0xb8f8>
   1cb8c:	cmp	r3, #1
   1cb90:	beq	1cc38 <ftello64@plt+0xb988>
   1cb94:	cmp	r3, #1
   1cb98:	bgt	1cc4c <ftello64@plt+0xb99c>
   1cb9c:	cmp	r3, #0
   1cba0:	beq	1cc4c <ftello64@plt+0xb99c>
   1cba4:	b	1cc78 <ftello64@plt+0xb9c8>
   1cba8:	cmp	r3, #8
   1cbac:	beq	1cc4c <ftello64@plt+0xb99c>
   1cbb0:	cmp	r3, #8
   1cbb4:	bgt	1cbc4 <ftello64@plt+0xb914>
   1cbb8:	cmp	r3, #4
   1cbbc:	beq	1cc4c <ftello64@plt+0xb99c>
   1cbc0:	b	1cc78 <ftello64@plt+0xb9c8>
   1cbc4:	cmp	r3, #9
   1cbc8:	beq	1cc38 <ftello64@plt+0xb988>
   1cbcc:	cmp	r3, #10
   1cbd0:	beq	1cc4c <ftello64@plt+0xb99c>
   1cbd4:	b	1cc78 <ftello64@plt+0xb9c8>
   1cbd8:	ldr	r2, [pc, #228]	; 1ccc4 <ftello64@plt+0xba14>
   1cbdc:	cmp	r3, r2
   1cbe0:	bgt	1cc14 <ftello64@plt+0xb964>
   1cbe4:	ldr	r2, [pc, #212]	; 1ccc0 <ftello64@plt+0xba10>
   1cbe8:	cmp	r3, r2
   1cbec:	bge	1cc4c <ftello64@plt+0xb99c>
   1cbf0:	ldr	r2, [pc, #208]	; 1ccc8 <ftello64@plt+0xba18>
   1cbf4:	cmp	r3, r2
   1cbf8:	beq	1cc38 <ftello64@plt+0xb988>
   1cbfc:	ldr	r2, [pc, #200]	; 1cccc <ftello64@plt+0xba1c>
   1cc00:	cmp	r3, r2
   1cc04:	beq	1cc4c <ftello64@plt+0xb99c>
   1cc08:	cmp	r3, #1024	; 0x400
   1cc0c:	beq	1cc4c <ftello64@plt+0xb99c>
   1cc10:	b	1cc78 <ftello64@plt+0xb9c8>
   1cc14:	ldr	r2, [pc, #180]	; 1ccd0 <ftello64@plt+0xba20>
   1cc18:	cmp	r3, r2
   1cc1c:	beq	1cc4c <ftello64@plt+0xb99c>
   1cc20:	ldr	r2, [pc, #168]	; 1ccd0 <ftello64@plt+0xba20>
   1cc24:	cmp	r3, r2
   1cc28:	blt	1cc38 <ftello64@plt+0xb988>
   1cc2c:	ldr	r2, [pc, #160]	; 1ccd4 <ftello64@plt+0xba24>
   1cc30:	cmp	r3, r2
   1cc34:	bne	1cc78 <ftello64@plt+0xb9c8>
   1cc38:	ldr	r1, [fp, #4]
   1cc3c:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1cc40:	bl	11208 <fcntl64@plt>
   1cc44:	str	r0, [fp, #-12]
   1cc48:	b	1cca4 <ftello64@plt+0xb9f4>
   1cc4c:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1cc50:	add	r2, r3, #4
   1cc54:	str	r2, [fp, #-32]	; 0xffffffe0
   1cc58:	ldr	r3, [r3]
   1cc5c:	str	r3, [fp, #-24]	; 0xffffffe8
   1cc60:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1cc64:	ldr	r1, [fp, #4]
   1cc68:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1cc6c:	bl	11208 <fcntl64@plt>
   1cc70:	str	r0, [fp, #-12]
   1cc74:	b	1cca4 <ftello64@plt+0xb9f4>
   1cc78:	ldr	r3, [fp, #-32]	; 0xffffffe0
   1cc7c:	add	r2, r3, #4
   1cc80:	str	r2, [fp, #-32]	; 0xffffffe0
   1cc84:	ldr	r3, [r3]
   1cc88:	str	r3, [fp, #-28]	; 0xffffffe4
   1cc8c:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1cc90:	ldr	r1, [fp, #4]
   1cc94:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1cc98:	bl	11208 <fcntl64@plt>
   1cc9c:	str	r0, [fp, #-12]
   1cca0:	nop			; (mov r0, r0)
   1cca4:	nop			; (mov r0, r0)
   1cca8:	ldr	r3, [fp, #-12]
   1ccac:	mov	r0, r3
   1ccb0:	sub	sp, fp, #4
   1ccb4:	pop	{fp, lr}
   1ccb8:	add	sp, sp, #12
   1ccbc:	bx	lr
   1ccc0:	andeq	r0, r0, r6, lsl #8
   1ccc4:	andeq	r0, r0, r7, lsl #8
   1ccc8:	andeq	r0, r0, r1, lsl #8
   1cccc:	andeq	r0, r0, r2, lsl #8
   1ccd0:	andeq	r0, r0, r9, lsl #8
   1ccd4:	andeq	r0, r0, sl, lsl #8
   1ccd8:	push	{fp, lr}
   1ccdc:	add	fp, sp, #4
   1cce0:	sub	sp, sp, #16
   1cce4:	str	r0, [fp, #-16]
   1cce8:	str	r1, [fp, #-20]	; 0xffffffec
   1ccec:	ldr	r2, [fp, #-20]	; 0xffffffec
   1ccf0:	mov	r1, #0
   1ccf4:	ldr	r0, [fp, #-16]
   1ccf8:	bl	11208 <fcntl64@plt>
   1ccfc:	str	r0, [fp, #-8]
   1cd00:	ldr	r3, [fp, #-8]
   1cd04:	mov	r0, r3
   1cd08:	sub	sp, fp, #4
   1cd0c:	pop	{fp, pc}
   1cd10:	push	{fp, lr}
   1cd14:	add	fp, sp, #4
   1cd18:	sub	sp, sp, #24
   1cd1c:	str	r0, [fp, #-24]	; 0xffffffe8
   1cd20:	str	r1, [fp, #-28]	; 0xffffffe4
   1cd24:	ldr	r3, [pc, #292]	; 1ce50 <ftello64@plt+0xbba0>
   1cd28:	ldr	r3, [r3]
   1cd2c:	cmp	r3, #0
   1cd30:	blt	1cda4 <ftello64@plt+0xbaf4>
   1cd34:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1cd38:	ldr	r1, [pc, #276]	; 1ce54 <ftello64@plt+0xbba4>
   1cd3c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1cd40:	bl	11208 <fcntl64@plt>
   1cd44:	str	r0, [fp, #-8]
   1cd48:	ldr	r3, [fp, #-8]
   1cd4c:	cmp	r3, #0
   1cd50:	bge	1cd68 <ftello64@plt+0xbab8>
   1cd54:	bl	111a8 <__errno_location@plt>
   1cd58:	mov	r3, r0
   1cd5c:	ldr	r3, [r3]
   1cd60:	cmp	r3, #22
   1cd64:	beq	1cd78 <ftello64@plt+0xbac8>
   1cd68:	ldr	r3, [pc, #224]	; 1ce50 <ftello64@plt+0xbba0>
   1cd6c:	mov	r2, #1
   1cd70:	str	r2, [r3]
   1cd74:	b	1cdb4 <ftello64@plt+0xbb04>
   1cd78:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1cd7c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1cd80:	bl	1ccd8 <ftello64@plt+0xba28>
   1cd84:	str	r0, [fp, #-8]
   1cd88:	ldr	r3, [fp, #-8]
   1cd8c:	cmp	r3, #0
   1cd90:	blt	1cdb4 <ftello64@plt+0xbb04>
   1cd94:	ldr	r3, [pc, #180]	; 1ce50 <ftello64@plt+0xbba0>
   1cd98:	mvn	r2, #0
   1cd9c:	str	r2, [r3]
   1cda0:	b	1cdb4 <ftello64@plt+0xbb04>
   1cda4:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1cda8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1cdac:	bl	1ccd8 <ftello64@plt+0xba28>
   1cdb0:	str	r0, [fp, #-8]
   1cdb4:	ldr	r3, [fp, #-8]
   1cdb8:	cmp	r3, #0
   1cdbc:	blt	1ce40 <ftello64@plt+0xbb90>
   1cdc0:	ldr	r3, [pc, #136]	; 1ce50 <ftello64@plt+0xbba0>
   1cdc4:	ldr	r3, [r3]
   1cdc8:	cmn	r3, #1
   1cdcc:	bne	1ce40 <ftello64@plt+0xbb90>
   1cdd0:	mov	r1, #1
   1cdd4:	ldr	r0, [fp, #-8]
   1cdd8:	bl	11208 <fcntl64@plt>
   1cddc:	str	r0, [fp, #-12]
   1cde0:	ldr	r3, [fp, #-12]
   1cde4:	cmp	r3, #0
   1cde8:	blt	1ce10 <ftello64@plt+0xbb60>
   1cdec:	ldr	r3, [fp, #-12]
   1cdf0:	orr	r3, r3, #1
   1cdf4:	mov	r2, r3
   1cdf8:	mov	r1, #2
   1cdfc:	ldr	r0, [fp, #-8]
   1ce00:	bl	11208 <fcntl64@plt>
   1ce04:	mov	r3, r0
   1ce08:	cmn	r3, #1
   1ce0c:	bne	1ce40 <ftello64@plt+0xbb90>
   1ce10:	bl	111a8 <__errno_location@plt>
   1ce14:	mov	r3, r0
   1ce18:	ldr	r3, [r3]
   1ce1c:	str	r3, [fp, #-16]
   1ce20:	ldr	r0, [fp, #-8]
   1ce24:	bl	11298 <close@plt>
   1ce28:	bl	111a8 <__errno_location@plt>
   1ce2c:	mov	r2, r0
   1ce30:	ldr	r3, [fp, #-16]
   1ce34:	str	r3, [r2]
   1ce38:	mvn	r3, #0
   1ce3c:	str	r3, [fp, #-8]
   1ce40:	ldr	r3, [fp, #-8]
   1ce44:	mov	r0, r3
   1ce48:	sub	sp, fp, #4
   1ce4c:	pop	{fp, pc}
   1ce50:	ldrdeq	pc, [r2], -r4
   1ce54:	andeq	r0, r0, r6, lsl #8
   1ce58:	push	{fp, lr}
   1ce5c:	add	fp, sp, #4
   1ce60:	sub	sp, sp, #272	; 0x110
   1ce64:	str	r0, [fp, #-272]	; 0xfffffef0
   1ce68:	sub	r3, fp, #264	; 0x108
   1ce6c:	ldr	r2, [pc, #116]	; 1cee8 <ftello64@plt+0xbc38>
   1ce70:	mov	r1, r3
   1ce74:	ldr	r0, [fp, #-272]	; 0xfffffef0
   1ce78:	bl	1cffc <ftello64@plt+0xbd4c>
   1ce7c:	mov	r3, r0
   1ce80:	cmp	r3, #0
   1ce84:	beq	1ce90 <ftello64@plt+0xbbe0>
   1ce88:	mov	r3, #0
   1ce8c:	b	1cedc <ftello64@plt+0xbc2c>
   1ce90:	sub	r3, fp, #264	; 0x108
   1ce94:	ldr	r1, [pc, #80]	; 1ceec <ftello64@plt+0xbc3c>
   1ce98:	mov	r0, r3
   1ce9c:	bl	10fbc <strcmp@plt>
   1cea0:	mov	r3, r0
   1cea4:	cmp	r3, #0
   1cea8:	beq	1ced0 <ftello64@plt+0xbc20>
   1ceac:	sub	r3, fp, #264	; 0x108
   1ceb0:	ldr	r1, [pc, #56]	; 1cef0 <ftello64@plt+0xbc40>
   1ceb4:	mov	r0, r3
   1ceb8:	bl	10fbc <strcmp@plt>
   1cebc:	mov	r3, r0
   1cec0:	cmp	r3, #0
   1cec4:	beq	1ced0 <ftello64@plt+0xbc20>
   1cec8:	mov	r3, #1
   1cecc:	b	1ced4 <ftello64@plt+0xbc24>
   1ced0:	mov	r3, #0
   1ced4:	and	r3, r3, #1
   1ced8:	uxtb	r3, r3
   1cedc:	mov	r0, r3
   1cee0:	sub	sp, fp, #4
   1cee4:	pop	{fp, pc}
   1cee8:	andeq	r0, r0, r1, lsl #2
   1ceec:	andeq	lr, r1, r8, lsl r4
   1cef0:	andeq	lr, r1, ip, lsl r4
   1cef4:	push	{fp, lr}
   1cef8:	add	fp, sp, #4
   1cefc:	sub	sp, sp, #16
   1cf00:	str	r0, [fp, #-16]
   1cf04:	mov	r1, #0
   1cf08:	ldr	r0, [fp, #-16]
   1cf0c:	bl	11214 <setlocale@plt>
   1cf10:	str	r0, [fp, #-8]
   1cf14:	ldr	r3, [fp, #-8]
   1cf18:	mov	r0, r3
   1cf1c:	sub	sp, fp, #4
   1cf20:	pop	{fp, pc}
   1cf24:	push	{fp, lr}
   1cf28:	add	fp, sp, #4
   1cf2c:	sub	sp, sp, #24
   1cf30:	str	r0, [fp, #-16]
   1cf34:	str	r1, [fp, #-20]	; 0xffffffec
   1cf38:	str	r2, [fp, #-24]	; 0xffffffe8
   1cf3c:	ldr	r0, [fp, #-16]
   1cf40:	bl	1cef4 <ftello64@plt+0xbc44>
   1cf44:	str	r0, [fp, #-8]
   1cf48:	ldr	r3, [fp, #-8]
   1cf4c:	cmp	r3, #0
   1cf50:	bne	1cf74 <ftello64@plt+0xbcc4>
   1cf54:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1cf58:	cmp	r3, #0
   1cf5c:	beq	1cf6c <ftello64@plt+0xbcbc>
   1cf60:	ldr	r3, [fp, #-20]	; 0xffffffec
   1cf64:	mov	r2, #0
   1cf68:	strb	r2, [r3]
   1cf6c:	mov	r3, #22
   1cf70:	b	1cff0 <ftello64@plt+0xbd40>
   1cf74:	ldr	r0, [fp, #-8]
   1cf78:	bl	11184 <strlen@plt>
   1cf7c:	str	r0, [fp, #-12]
   1cf80:	ldr	r2, [fp, #-12]
   1cf84:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1cf88:	cmp	r2, r3
   1cf8c:	bcs	1cfb0 <ftello64@plt+0xbd00>
   1cf90:	ldr	r3, [fp, #-12]
   1cf94:	add	r3, r3, #1
   1cf98:	mov	r2, r3
   1cf9c:	ldr	r1, [fp, #-8]
   1cfa0:	ldr	r0, [fp, #-20]	; 0xffffffec
   1cfa4:	bl	11010 <memcpy@plt>
   1cfa8:	mov	r3, #0
   1cfac:	b	1cff0 <ftello64@plt+0xbd40>
   1cfb0:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1cfb4:	cmp	r3, #0
   1cfb8:	beq	1cfec <ftello64@plt+0xbd3c>
   1cfbc:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1cfc0:	sub	r3, r3, #1
   1cfc4:	mov	r2, r3
   1cfc8:	ldr	r1, [fp, #-8]
   1cfcc:	ldr	r0, [fp, #-20]	; 0xffffffec
   1cfd0:	bl	11010 <memcpy@plt>
   1cfd4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   1cfd8:	sub	r3, r3, #1
   1cfdc:	ldr	r2, [fp, #-20]	; 0xffffffec
   1cfe0:	add	r3, r2, r3
   1cfe4:	mov	r2, #0
   1cfe8:	strb	r2, [r3]
   1cfec:	mov	r3, #34	; 0x22
   1cff0:	mov	r0, r3
   1cff4:	sub	sp, fp, #4
   1cff8:	pop	{fp, pc}
   1cffc:	push	{fp, lr}
   1d000:	add	fp, sp, #4
   1d004:	sub	sp, sp, #16
   1d008:	str	r0, [fp, #-8]
   1d00c:	str	r1, [fp, #-12]
   1d010:	str	r2, [fp, #-16]
   1d014:	ldr	r2, [fp, #-16]
   1d018:	ldr	r1, [fp, #-12]
   1d01c:	ldr	r0, [fp, #-8]
   1d020:	bl	1cf24 <ftello64@plt+0xbc74>
   1d024:	mov	r3, r0
   1d028:	mov	r0, r3
   1d02c:	sub	sp, fp, #4
   1d030:	pop	{fp, pc}
   1d034:	push	{fp, lr}
   1d038:	add	fp, sp, #4
   1d03c:	sub	sp, sp, #8
   1d040:	str	r0, [fp, #-8]
   1d044:	ldr	r0, [fp, #-8]
   1d048:	bl	1cef4 <ftello64@plt+0xbc44>
   1d04c:	mov	r3, r0
   1d050:	mov	r0, r3
   1d054:	sub	sp, fp, #4
   1d058:	pop	{fp, pc}
   1d05c:	subs	r2, r1, #1
   1d060:	bxeq	lr
   1d064:	bcc	1d23c <ftello64@plt+0xbf8c>
   1d068:	cmp	r0, r1
   1d06c:	bls	1d220 <ftello64@plt+0xbf70>
   1d070:	tst	r1, r2
   1d074:	beq	1d22c <ftello64@plt+0xbf7c>
   1d078:	clz	r3, r0
   1d07c:	clz	r2, r1
   1d080:	sub	r3, r2, r3
   1d084:	rsbs	r3, r3, #31
   1d088:	addne	r3, r3, r3, lsl #1
   1d08c:	mov	r2, #0
   1d090:	addne	pc, pc, r3, lsl #2
   1d094:	nop			; (mov r0, r0)
   1d098:	cmp	r0, r1, lsl #31
   1d09c:	adc	r2, r2, r2
   1d0a0:	subcs	r0, r0, r1, lsl #31
   1d0a4:	cmp	r0, r1, lsl #30
   1d0a8:	adc	r2, r2, r2
   1d0ac:	subcs	r0, r0, r1, lsl #30
   1d0b0:	cmp	r0, r1, lsl #29
   1d0b4:	adc	r2, r2, r2
   1d0b8:	subcs	r0, r0, r1, lsl #29
   1d0bc:	cmp	r0, r1, lsl #28
   1d0c0:	adc	r2, r2, r2
   1d0c4:	subcs	r0, r0, r1, lsl #28
   1d0c8:	cmp	r0, r1, lsl #27
   1d0cc:	adc	r2, r2, r2
   1d0d0:	subcs	r0, r0, r1, lsl #27
   1d0d4:	cmp	r0, r1, lsl #26
   1d0d8:	adc	r2, r2, r2
   1d0dc:	subcs	r0, r0, r1, lsl #26
   1d0e0:	cmp	r0, r1, lsl #25
   1d0e4:	adc	r2, r2, r2
   1d0e8:	subcs	r0, r0, r1, lsl #25
   1d0ec:	cmp	r0, r1, lsl #24
   1d0f0:	adc	r2, r2, r2
   1d0f4:	subcs	r0, r0, r1, lsl #24
   1d0f8:	cmp	r0, r1, lsl #23
   1d0fc:	adc	r2, r2, r2
   1d100:	subcs	r0, r0, r1, lsl #23
   1d104:	cmp	r0, r1, lsl #22
   1d108:	adc	r2, r2, r2
   1d10c:	subcs	r0, r0, r1, lsl #22
   1d110:	cmp	r0, r1, lsl #21
   1d114:	adc	r2, r2, r2
   1d118:	subcs	r0, r0, r1, lsl #21
   1d11c:	cmp	r0, r1, lsl #20
   1d120:	adc	r2, r2, r2
   1d124:	subcs	r0, r0, r1, lsl #20
   1d128:	cmp	r0, r1, lsl #19
   1d12c:	adc	r2, r2, r2
   1d130:	subcs	r0, r0, r1, lsl #19
   1d134:	cmp	r0, r1, lsl #18
   1d138:	adc	r2, r2, r2
   1d13c:	subcs	r0, r0, r1, lsl #18
   1d140:	cmp	r0, r1, lsl #17
   1d144:	adc	r2, r2, r2
   1d148:	subcs	r0, r0, r1, lsl #17
   1d14c:	cmp	r0, r1, lsl #16
   1d150:	adc	r2, r2, r2
   1d154:	subcs	r0, r0, r1, lsl #16
   1d158:	cmp	r0, r1, lsl #15
   1d15c:	adc	r2, r2, r2
   1d160:	subcs	r0, r0, r1, lsl #15
   1d164:	cmp	r0, r1, lsl #14
   1d168:	adc	r2, r2, r2
   1d16c:	subcs	r0, r0, r1, lsl #14
   1d170:	cmp	r0, r1, lsl #13
   1d174:	adc	r2, r2, r2
   1d178:	subcs	r0, r0, r1, lsl #13
   1d17c:	cmp	r0, r1, lsl #12
   1d180:	adc	r2, r2, r2
   1d184:	subcs	r0, r0, r1, lsl #12
   1d188:	cmp	r0, r1, lsl #11
   1d18c:	adc	r2, r2, r2
   1d190:	subcs	r0, r0, r1, lsl #11
   1d194:	cmp	r0, r1, lsl #10
   1d198:	adc	r2, r2, r2
   1d19c:	subcs	r0, r0, r1, lsl #10
   1d1a0:	cmp	r0, r1, lsl #9
   1d1a4:	adc	r2, r2, r2
   1d1a8:	subcs	r0, r0, r1, lsl #9
   1d1ac:	cmp	r0, r1, lsl #8
   1d1b0:	adc	r2, r2, r2
   1d1b4:	subcs	r0, r0, r1, lsl #8
   1d1b8:	cmp	r0, r1, lsl #7
   1d1bc:	adc	r2, r2, r2
   1d1c0:	subcs	r0, r0, r1, lsl #7
   1d1c4:	cmp	r0, r1, lsl #6
   1d1c8:	adc	r2, r2, r2
   1d1cc:	subcs	r0, r0, r1, lsl #6
   1d1d0:	cmp	r0, r1, lsl #5
   1d1d4:	adc	r2, r2, r2
   1d1d8:	subcs	r0, r0, r1, lsl #5
   1d1dc:	cmp	r0, r1, lsl #4
   1d1e0:	adc	r2, r2, r2
   1d1e4:	subcs	r0, r0, r1, lsl #4
   1d1e8:	cmp	r0, r1, lsl #3
   1d1ec:	adc	r2, r2, r2
   1d1f0:	subcs	r0, r0, r1, lsl #3
   1d1f4:	cmp	r0, r1, lsl #2
   1d1f8:	adc	r2, r2, r2
   1d1fc:	subcs	r0, r0, r1, lsl #2
   1d200:	cmp	r0, r1, lsl #1
   1d204:	adc	r2, r2, r2
   1d208:	subcs	r0, r0, r1, lsl #1
   1d20c:	cmp	r0, r1
   1d210:	adc	r2, r2, r2
   1d214:	subcs	r0, r0, r1
   1d218:	mov	r0, r2
   1d21c:	bx	lr
   1d220:	moveq	r0, #1
   1d224:	movne	r0, #0
   1d228:	bx	lr
   1d22c:	clz	r2, r1
   1d230:	rsb	r2, r2, #31
   1d234:	lsr	r0, r0, r2
   1d238:	bx	lr
   1d23c:	cmp	r0, #0
   1d240:	mvnne	r0, #0
   1d244:	b	1d4e4 <ftello64@plt+0xc234>
   1d248:	cmp	r1, #0
   1d24c:	beq	1d23c <ftello64@plt+0xbf8c>
   1d250:	push	{r0, r1, lr}
   1d254:	bl	1d05c <ftello64@plt+0xbdac>
   1d258:	pop	{r1, r2, lr}
   1d25c:	mul	r3, r2, r0
   1d260:	sub	r1, r1, r3
   1d264:	bx	lr
   1d268:	cmp	r1, #0
   1d26c:	beq	1d478 <ftello64@plt+0xc1c8>
   1d270:	eor	ip, r0, r1
   1d274:	rsbmi	r1, r1, #0
   1d278:	subs	r2, r1, #1
   1d27c:	beq	1d444 <ftello64@plt+0xc194>
   1d280:	movs	r3, r0
   1d284:	rsbmi	r3, r0, #0
   1d288:	cmp	r3, r1
   1d28c:	bls	1d450 <ftello64@plt+0xc1a0>
   1d290:	tst	r1, r2
   1d294:	beq	1d460 <ftello64@plt+0xc1b0>
   1d298:	clz	r2, r3
   1d29c:	clz	r0, r1
   1d2a0:	sub	r2, r0, r2
   1d2a4:	rsbs	r2, r2, #31
   1d2a8:	addne	r2, r2, r2, lsl #1
   1d2ac:	mov	r0, #0
   1d2b0:	addne	pc, pc, r2, lsl #2
   1d2b4:	nop			; (mov r0, r0)
   1d2b8:	cmp	r3, r1, lsl #31
   1d2bc:	adc	r0, r0, r0
   1d2c0:	subcs	r3, r3, r1, lsl #31
   1d2c4:	cmp	r3, r1, lsl #30
   1d2c8:	adc	r0, r0, r0
   1d2cc:	subcs	r3, r3, r1, lsl #30
   1d2d0:	cmp	r3, r1, lsl #29
   1d2d4:	adc	r0, r0, r0
   1d2d8:	subcs	r3, r3, r1, lsl #29
   1d2dc:	cmp	r3, r1, lsl #28
   1d2e0:	adc	r0, r0, r0
   1d2e4:	subcs	r3, r3, r1, lsl #28
   1d2e8:	cmp	r3, r1, lsl #27
   1d2ec:	adc	r0, r0, r0
   1d2f0:	subcs	r3, r3, r1, lsl #27
   1d2f4:	cmp	r3, r1, lsl #26
   1d2f8:	adc	r0, r0, r0
   1d2fc:	subcs	r3, r3, r1, lsl #26
   1d300:	cmp	r3, r1, lsl #25
   1d304:	adc	r0, r0, r0
   1d308:	subcs	r3, r3, r1, lsl #25
   1d30c:	cmp	r3, r1, lsl #24
   1d310:	adc	r0, r0, r0
   1d314:	subcs	r3, r3, r1, lsl #24
   1d318:	cmp	r3, r1, lsl #23
   1d31c:	adc	r0, r0, r0
   1d320:	subcs	r3, r3, r1, lsl #23
   1d324:	cmp	r3, r1, lsl #22
   1d328:	adc	r0, r0, r0
   1d32c:	subcs	r3, r3, r1, lsl #22
   1d330:	cmp	r3, r1, lsl #21
   1d334:	adc	r0, r0, r0
   1d338:	subcs	r3, r3, r1, lsl #21
   1d33c:	cmp	r3, r1, lsl #20
   1d340:	adc	r0, r0, r0
   1d344:	subcs	r3, r3, r1, lsl #20
   1d348:	cmp	r3, r1, lsl #19
   1d34c:	adc	r0, r0, r0
   1d350:	subcs	r3, r3, r1, lsl #19
   1d354:	cmp	r3, r1, lsl #18
   1d358:	adc	r0, r0, r0
   1d35c:	subcs	r3, r3, r1, lsl #18
   1d360:	cmp	r3, r1, lsl #17
   1d364:	adc	r0, r0, r0
   1d368:	subcs	r3, r3, r1, lsl #17
   1d36c:	cmp	r3, r1, lsl #16
   1d370:	adc	r0, r0, r0
   1d374:	subcs	r3, r3, r1, lsl #16
   1d378:	cmp	r3, r1, lsl #15
   1d37c:	adc	r0, r0, r0
   1d380:	subcs	r3, r3, r1, lsl #15
   1d384:	cmp	r3, r1, lsl #14
   1d388:	adc	r0, r0, r0
   1d38c:	subcs	r3, r3, r1, lsl #14
   1d390:	cmp	r3, r1, lsl #13
   1d394:	adc	r0, r0, r0
   1d398:	subcs	r3, r3, r1, lsl #13
   1d39c:	cmp	r3, r1, lsl #12
   1d3a0:	adc	r0, r0, r0
   1d3a4:	subcs	r3, r3, r1, lsl #12
   1d3a8:	cmp	r3, r1, lsl #11
   1d3ac:	adc	r0, r0, r0
   1d3b0:	subcs	r3, r3, r1, lsl #11
   1d3b4:	cmp	r3, r1, lsl #10
   1d3b8:	adc	r0, r0, r0
   1d3bc:	subcs	r3, r3, r1, lsl #10
   1d3c0:	cmp	r3, r1, lsl #9
   1d3c4:	adc	r0, r0, r0
   1d3c8:	subcs	r3, r3, r1, lsl #9
   1d3cc:	cmp	r3, r1, lsl #8
   1d3d0:	adc	r0, r0, r0
   1d3d4:	subcs	r3, r3, r1, lsl #8
   1d3d8:	cmp	r3, r1, lsl #7
   1d3dc:	adc	r0, r0, r0
   1d3e0:	subcs	r3, r3, r1, lsl #7
   1d3e4:	cmp	r3, r1, lsl #6
   1d3e8:	adc	r0, r0, r0
   1d3ec:	subcs	r3, r3, r1, lsl #6
   1d3f0:	cmp	r3, r1, lsl #5
   1d3f4:	adc	r0, r0, r0
   1d3f8:	subcs	r3, r3, r1, lsl #5
   1d3fc:	cmp	r3, r1, lsl #4
   1d400:	adc	r0, r0, r0
   1d404:	subcs	r3, r3, r1, lsl #4
   1d408:	cmp	r3, r1, lsl #3
   1d40c:	adc	r0, r0, r0
   1d410:	subcs	r3, r3, r1, lsl #3
   1d414:	cmp	r3, r1, lsl #2
   1d418:	adc	r0, r0, r0
   1d41c:	subcs	r3, r3, r1, lsl #2
   1d420:	cmp	r3, r1, lsl #1
   1d424:	adc	r0, r0, r0
   1d428:	subcs	r3, r3, r1, lsl #1
   1d42c:	cmp	r3, r1
   1d430:	adc	r0, r0, r0
   1d434:	subcs	r3, r3, r1
   1d438:	cmp	ip, #0
   1d43c:	rsbmi	r0, r0, #0
   1d440:	bx	lr
   1d444:	teq	ip, r0
   1d448:	rsbmi	r0, r0, #0
   1d44c:	bx	lr
   1d450:	movcc	r0, #0
   1d454:	asreq	r0, ip, #31
   1d458:	orreq	r0, r0, #1
   1d45c:	bx	lr
   1d460:	clz	r2, r1
   1d464:	rsb	r2, r2, #31
   1d468:	cmp	ip, #0
   1d46c:	lsr	r0, r3, r2
   1d470:	rsbmi	r0, r0, #0
   1d474:	bx	lr
   1d478:	cmp	r0, #0
   1d47c:	mvngt	r0, #-2147483648	; 0x80000000
   1d480:	movlt	r0, #-2147483648	; 0x80000000
   1d484:	b	1d4e4 <ftello64@plt+0xc234>
   1d488:	cmp	r1, #0
   1d48c:	beq	1d478 <ftello64@plt+0xc1c8>
   1d490:	push	{r0, r1, lr}
   1d494:	bl	1d270 <ftello64@plt+0xbfc0>
   1d498:	pop	{r1, r2, lr}
   1d49c:	mul	r3, r2, r0
   1d4a0:	sub	r1, r1, r3
   1d4a4:	bx	lr
   1d4a8:	cmp	r3, #0
   1d4ac:	cmpeq	r2, #0
   1d4b0:	bne	1d4c8 <ftello64@plt+0xc218>
   1d4b4:	cmp	r1, #0
   1d4b8:	cmpeq	r0, #0
   1d4bc:	mvnne	r1, #0
   1d4c0:	mvnne	r0, #0
   1d4c4:	b	1d4e4 <ftello64@plt+0xc234>
   1d4c8:	sub	sp, sp, #8
   1d4cc:	push	{sp, lr}
   1d4d0:	bl	1d4f4 <ftello64@plt+0xc244>
   1d4d4:	ldr	lr, [sp, #4]
   1d4d8:	add	sp, sp, #8
   1d4dc:	pop	{r2, r3}
   1d4e0:	bx	lr
   1d4e4:	push	{r1, lr}
   1d4e8:	mov	r0, #8
   1d4ec:	bl	10fb0 <raise@plt>
   1d4f0:	pop	{r1, pc}
   1d4f4:	cmp	r1, r3
   1d4f8:	push	{r4, r5, r6, r7, r8, r9, lr}
   1d4fc:	cmpeq	r0, r2
   1d500:	mov	r4, r0
   1d504:	mov	r5, r1
   1d508:	ldr	r9, [sp, #28]
   1d50c:	movcc	r0, #0
   1d510:	movcc	r1, #0
   1d514:	bcc	1d60c <ftello64@plt+0xc35c>
   1d518:	cmp	r3, #0
   1d51c:	clzeq	ip, r2
   1d520:	clzne	ip, r3
   1d524:	addeq	ip, ip, #32
   1d528:	cmp	r5, #0
   1d52c:	clzeq	r1, r4
   1d530:	addeq	r1, r1, #32
   1d534:	clzne	r1, r5
   1d538:	sub	ip, ip, r1
   1d53c:	sub	lr, ip, #32
   1d540:	lsl	r7, r3, ip
   1d544:	rsb	r8, ip, #32
   1d548:	orr	r7, r7, r2, lsl lr
   1d54c:	orr	r7, r7, r2, lsr r8
   1d550:	lsl	r6, r2, ip
   1d554:	cmp	r5, r7
   1d558:	cmpeq	r4, r6
   1d55c:	movcc	r0, #0
   1d560:	movcc	r1, #0
   1d564:	bcc	1d580 <ftello64@plt+0xc2d0>
   1d568:	mov	r3, #1
   1d56c:	subs	r4, r4, r6
   1d570:	lsl	r1, r3, lr
   1d574:	lsl	r0, r3, ip
   1d578:	orr	r1, r1, r3, lsr r8
   1d57c:	sbc	r5, r5, r7
   1d580:	cmp	ip, #0
   1d584:	beq	1d60c <ftello64@plt+0xc35c>
   1d588:	lsrs	r3, r7, #1
   1d58c:	rrx	r2, r6
   1d590:	mov	r6, ip
   1d594:	b	1d5b8 <ftello64@plt+0xc308>
   1d598:	subs	r4, r4, r2
   1d59c:	sbc	r5, r5, r3
   1d5a0:	adds	r4, r4, r4
   1d5a4:	adc	r5, r5, r5
   1d5a8:	adds	r4, r4, #1
   1d5ac:	adc	r5, r5, #0
   1d5b0:	subs	r6, r6, #1
   1d5b4:	beq	1d5d4 <ftello64@plt+0xc324>
   1d5b8:	cmp	r5, r3
   1d5bc:	cmpeq	r4, r2
   1d5c0:	bcs	1d598 <ftello64@plt+0xc2e8>
   1d5c4:	adds	r4, r4, r4
   1d5c8:	adc	r5, r5, r5
   1d5cc:	subs	r6, r6, #1
   1d5d0:	bne	1d5b8 <ftello64@plt+0xc308>
   1d5d4:	lsr	r6, r4, ip
   1d5d8:	lsr	r7, r5, ip
   1d5dc:	orr	r6, r6, r5, lsl r8
   1d5e0:	adds	r2, r0, r4
   1d5e4:	orr	r6, r6, r5, lsr lr
   1d5e8:	adc	r3, r1, r5
   1d5ec:	lsl	r1, r7, ip
   1d5f0:	orr	r1, r1, r6, lsl lr
   1d5f4:	lsl	r0, r6, ip
   1d5f8:	orr	r1, r1, r6, lsr r8
   1d5fc:	subs	r0, r2, r0
   1d600:	mov	r4, r6
   1d604:	mov	r5, r7
   1d608:	sbc	r1, r3, r1
   1d60c:	cmp	r9, #0
   1d610:	popeq	{r4, r5, r6, r7, r8, r9, pc}
   1d614:	strd	r4, [r9]
   1d618:	pop	{r4, r5, r6, r7, r8, r9, pc}
   1d61c:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1d620:	mov	r7, r0
   1d624:	ldr	r6, [pc, #72]	; 1d674 <ftello64@plt+0xc3c4>
   1d628:	ldr	r5, [pc, #72]	; 1d678 <ftello64@plt+0xc3c8>
   1d62c:	add	r6, pc, r6
   1d630:	add	r5, pc, r5
   1d634:	sub	r6, r6, r5
   1d638:	mov	r8, r1
   1d63c:	mov	r9, r2
   1d640:	bl	10f6c <fdopen@plt-0x20>
   1d644:	asrs	r6, r6, #2
   1d648:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1d64c:	mov	r4, #0
   1d650:	add	r4, r4, #1
   1d654:	ldr	r3, [r5], #4
   1d658:	mov	r2, r9
   1d65c:	mov	r1, r8
   1d660:	mov	r0, r7
   1d664:	blx	r3
   1d668:	cmp	r6, r4
   1d66c:	bne	1d650 <ftello64@plt+0xc3a0>
   1d670:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1d674:	ldrdeq	r1, [r1], -ip
   1d678:	ldrdeq	r1, [r1], -r4
   1d67c:	bx	lr
   1d680:	ldr	r3, [pc, #12]	; 1d694 <ftello64@plt+0xc3e4>
   1d684:	mov	r1, #0
   1d688:	add	r3, pc, r3
   1d68c:	ldr	r2, [r3]
   1d690:	b	111b4 <__cxa_atexit@plt>
   1d694:	muleq	r1, r4, sl
   1d698:	mov	r2, r1
   1d69c:	mov	r1, r0
   1d6a0:	mov	r0, #3
   1d6a4:	b	110a0 <__fxstat64@plt>

Disassembly of section .fini:

0001d6a8 <.fini>:
   1d6a8:	push	{r3, lr}
   1d6ac:	pop	{r3, pc}
