
object.riscv:	file format elf32-littleriscv

Disassembly of section .text:

80000000 <_start>:
80000000: 97 41 00 00  	auipc	gp, 4
80000004: 93 81 81 80  	addi	gp, gp, -2040
80000008: 93 0e 00 02  	li	t4, 32
8000000c: d7 fe 0e 0d  	vsetvli	t4, t4, e32, m1, ta, ma
80000010: b7 2e 00 00  	lui	t4, 2
80000014: f3 ae 0e 30  	csrrs	t4, mstatus, t4
80000018: 93 0e 00 00  	li	t4, 0
8000001c: 73 23 50 80  	csrr	t1, 2053
80000020: f3 23 60 80  	csrr	t2, 2054
80000024: 13 0e 00 40  	li	t3, 1024
80000028: 33 03 c3 03  	mul	t1, t1, t3
8000002c: 33 01 73 00  	add	sp, t1, t2
80000030: 13 02 00 00  	li	tp, 0
80000034: 73 2f 10 80  	csrr	t5, 2049
80000038: 13 0e 00 40  	li	t3, 1024
8000003c: 33 0f cf 03  	mul	t5, t5, t3
80000040: 33 84 e3 01  	add	s0, t2, t5

80000044 <.Lpcrel_hi1>:
80000044: 17 35 00 00  	auipc	a0, 3
80000048: 13 05 45 fc  	addi	a0, a0, -60

8000004c <.Lpcrel_hi2>:
8000004c: 17 36 00 00  	auipc	a2, 3
80000050: 13 06 c6 fb  	addi	a2, a2, -68
80000054: 63 08 c5 00  	beq	a0, a2, 0x80000064 <.Ltmp0>

80000058 <.Ltmp1>:
80000058: 23 20 05 00  	sw	zero, 0(a0)
8000005c: 13 05 45 00  	addi	a0, a0, 4
80000060: e3 6c c5 fe  	bltu	a0, a2, 0x80000058 <.Ltmp1>

80000064 <.Ltmp0>:
80000064: f3 22 30 80  	csrr	t0, 2051
80000068: 03 a3 02 00  	lw	t1, 0(t0)
8000006c: 03 a5 42 00  	lw	a0, 4(t0)
80000070: 83 a3 02 03  	lw	t2, 48(t0)
80000074: 03 ae 42 03  	lw	t3, 52(t0)

80000078 <.Lpcrel_hi3>:
80000078: 97 3e 00 00  	auipc	t4, 3
8000007c: 93 8e 8e f8  	addi	t4, t4, -120

80000080 <.Lpcrel_hi4>:
80000080: 17 3f 00 00  	auipc	t5, 3
80000084: 13 0f 4f f8  	addi	t5, t5, -124
80000088: 23 a0 7e 00  	sw	t2, 0(t4)
8000008c: 23 20 cf 01  	sw	t3, 0(t5)

80000090 <.Lpcrel_hi5>:
80000090: 97 0f 00 00  	auipc	t6, 0
80000094: 93 8f 8f 01  	addi	t6, t6, 24
80000098: 73 90 5f 30  	csrw	mtvec, t6
8000009c: e7 00 03 00  	jalr	t1
800000a0: 0b 40 00 00  	endprg	x0, x0, x0
800000a4: 6f 00 40 00  	j	0x800000a8 <spike_end>

800000a8 <spike_end>:
800000a8: 13 03 10 00  	li	t1, 1

800000ac <.Lpcrel_hi6>:
800000ac: 97 12 00 00  	auipc	t0, 1
800000b0: 93 82 42 f5  	addi	t0, t0, -172
800000b4: 23 a0 62 00  	sw	t1, 0(t0)

800000b8 <Attention>:
800000b8: 13 01 41 01  	addi	sp, sp, 20
800000bc: 23 26 11 fe  	sw	ra, -20(sp)
800000c0: 83 22 05 01  	lw	t0, 16(a0)
800000c4: 23 2a 51 fe  	sw	t0, -12(sp)
800000c8: 83 22 c5 00  	lw	t0, 12(a0)
800000cc: 23 28 51 fe  	sw	t0, -16(sp)
800000d0: 83 22 85 00  	lw	t0, 8(a0)
800000d4: 23 2e 51 fe  	sw	t0, -4(sp)
800000d8: 83 22 05 00  	lw	t0, 0(a0)
800000dc: 23 2c 51 fe  	sw	t0, -8(sp)
800000e0: 57 40 00 5e  	vmv.v.x	v0, zero
800000e4: ef 00 c0 17  	jal	0x80000260 <_Z13get_global_idj>
800000e8: 83 24 01 ff  	lw	s1, -16(sp)
800000ec: 83 23 41 ff  	lw	t2, -12(sp)
800000f0: d7 31 01 96  	vsll.vi	v3, v0, 2
800000f4: 83 22 81 ff  	lw	t0, -8(sp)
800000f8: d7 c0 32 02  	vadd.vx	v1, v3, t0
800000fc: fb a0 00 00  	vlw12.v	v1, 0(v1)
80000100: 57 c2 02 5e  	vmv.v.x	v4, t0
80000104: d7 12 10 4a  	vfcvt.xu.f.v	v5, v1
80000108: 83 22 c1 ff  	lw	t0, -4(sp)
8000010c: d7 c0 32 02  	vadd.vx	v1, v3, t0
80000110: fb a0 00 00  	vlw12.v	v1, 0(v1)
80000114: 57 c1 34 02  	vadd.vx	v2, v3, s1
80000118: 7b 23 01 00  	vlw12.v	v6, 0(v2)
8000011c: d7 10 10 4a  	vfcvt.xu.f.v	v1, v1
80000120: 57 13 60 4a  	vfcvt.xu.f.v	v6, v6
80000124: d7 c1 33 02  	vadd.vx	v3, v3, t2
80000128: fb a1 01 00  	vlw12.v	v3, 0(v3)
8000012c: 61 d3 12 04  	<unknown>
80000130: d7 b2 00 02  	vadd.vi	v5, v0, 1
80000134: 57 30 51 96  	vsll.vi	v0, v5, 2
80000138: 57 02 40 02  	vadd.vv	v4, v4, v0
8000013c: 7b 22 02 00  	vlw12.v	v4, 0(v4)
80000140: fb 23 01 08  	vlw12.v	v7, 128(v2)
80000144: e1 53 12 04  	<unknown>
80000148: 7b 60 71 08  	vsw12.v	v7, 128(v2)
8000014c: 0b c0 00 04  	barrier	x0, x0, 1
80000150: 57 32 68 a2  	vsrl.vi	v4, v6, 16
80000154: b7 02 01 00  	lui	t0, 16
80000158: 93 82 f2 ff  	addi	t0, t0, -1
8000015c: 57 c3 62 26  	vand.vx	v6, v6, t0
80000160: 57 12 41 4a  	vfcvt.f.xu.v	v4, v4
80000164: 7b 60 41 08  	vsw12.v	v4, 128(v2)
80000168: 57 12 61 4a  	vfcvt.f.xu.v	v4, v6
8000016c: 7b 60 41 00  	vsw12.v	v4, 0(v2)
80000170: 8b 63 40 0a  	vfexp	v7, v4
80000174: 7b 23 01 08  	vlw12.v	v6, 128(v2)
80000178: 0b 02 01 08  	vadd12.vi	v4, v2, 128
8000017c: 0b 63 60 0a  	vfexp	v6, v6
80000180: 7b 60 71 00  	vsw12.v	v7, 0(v2)
80000184: 7b 60 61 08  	vsw12.v	v6, 128(v2)
80000188: 13 03 10 00  	li	t1, 1
8000018c: 93 02 00 02  	li	t0, 32
80000190: 57 44 03 5e  	vmv.v.x	v8, t1
80000194: 6f 00 c0 01  	j	0x800001b0 <.LBB0_2>

80000198 <.LBB0_1>:
80000198: 5b 20 00 00  	join	zero, zero, 0
8000019c: d7 c4 02 5e  	vmv.v.x	v9, t0
800001a0: 0b c0 00 04  	barrier	x0, x0, 1

800001a4 <.Lpcrel_hi0>:
800001a4: 17 03 00 00  	auipc	t1, 0
800001a8: 5b 30 43 05  	setrpc	zero, t1, 84
800001ac: 5b f6 84 04  	vbgeu	v8, v9, 0x800001f8 <.LBB0_4>

800001b0 <.LBB0_2>:
800001b0: fb 24 01 00  	vlw12.v	v9, 0(v2)
800001b4: d7 14 94 2e  	<unknown>
800001b8: 7b 25 02 00  	vlw12.v	v10, 0(v4)
800001bc: d7 45 00 5e  	vmv.v.x	v11, zero
800001c0: 57 15 a4 2e  	<unknown>
800001c4: 57 b4 80 96  	vsll.vi	v8, v8, 1
800001c8: 0b 16 14 00  	vsub12.vi	v12, v8, 1
800001cc: 57 86 c2 26  	vand.vv	v12, v12, v5

800001d0 <.Lpcrel_hi1>:
800001d0: 17 03 00 00  	auipc	t1, 0
800001d4: 5b 30 83 fc  	setrpc	zero, t1, -56
800001d8: db 90 c5 fc  	vbne	v12, v11, 0x80000198 <.LBB0_1>
800001dc: fb 25 01 00  	vlw12.v	v11, 0(v2)
800001e0: d7 94 95 02  	vfadd.vv	v9, v9, v11
800001e4: 7b 60 91 00  	vsw12.v	v9, 0(v2)
800001e8: fb 24 02 00  	vlw12.v	v9, 0(v4)
800001ec: d7 94 a4 02  	vfadd.vv	v9, v10, v9
800001f0: 7b 60 92 00  	vsw12.v	v9, 0(v4)
800001f4: 6f f0 5f fa  	j	0x80000198 <.LBB0_1>

800001f8 <.LBB0_4>:
800001f8: 5b 20 00 00  	join	zero, zero, 0
800001fc: 83 a2 c4 07  	lw	t0, 124(s1)
80000200: 03 a3 c4 0f  	lw	t1, 252(s1)
80000204: d7 c2 02 5e  	vmv.v.x	v5, t0
80000208: d7 92 72 82  	vfdiv.vv	v5, v7, v5
8000020c: 7b 60 51 00  	vsw12.v	v5, 0(v2)
80000210: d7 42 03 5e  	vmv.v.x	v5, t1
80000214: d7 92 62 82  	vfdiv.vv	v5, v6, v5
80000218: 7b 60 52 00  	vsw12.v	v5, 0(v4)
8000021c: d7 92 50 4a  	vfcvt.x.f.v	v5, v5
80000220: 7b 23 01 00  	vlw12.v	v6, 0(v2)
80000224: d7 11 30 4a  	vfcvt.xu.f.v	v3, v3
80000228: 57 93 60 4a  	vfcvt.x.f.v	v6, v6
8000022c: d7 32 58 96  	vsll.vi	v5, v5, 16
80000230: d7 82 62 02  	vadd.vv	v5, v6, v5
80000234: d7 12 51 4a  	vfcvt.f.xu.v	v5, v5
80000238: 7b 60 51 00  	vsw12.v	v5, 0(v2)
8000023c: e1 d1 11 04  	<unknown>
80000240: 57 c0 03 02  	vadd.vx	v0, v0, t2
80000244: 7b 20 00 00  	vlw12.v	v0, 0(v0)
80000248: 7b 21 02 00  	vlw12.v	v2, 0(v4)
8000024c: 61 51 10 04  	<unknown>
80000250: 7b 60 22 00  	vsw12.v	v2, 0(v4)
80000254: 83 20 c1 fe  	lw	ra, -20(sp)
80000258: 13 01 c1 fe  	addi	sp, sp, -20
8000025c: 67 80 00 00  	ret

80000260 <_Z13get_global_idj>:
80000260: 13 01 41 00  	addi	sp, sp, 4
80000264: 23 2e 11 fe  	sw	ra, -4(sp)
80000268: 93 02 20 00  	li	t0, 2
8000026c: d7 c0 02 5e  	vmv.v.x	v1, t0

80000270 <.Lpcrel_hi0>:
80000270: 17 03 00 00  	auipc	t1, 0
80000274: 5b 30 c3 04  	setrpc	zero, t1, 76
80000278: 5b 88 00 02  	vbeq	v0, v1, 0x800002a8 <.LBB0_4>
8000027c: 93 02 10 00  	li	t0, 1
80000280: d7 c0 02 5e  	vmv.v.x	v1, t0

80000284 <.Lpcrel_hi1>:
80000284: 17 03 00 00  	auipc	t1, 0
80000288: 5b 30 83 03  	setrpc	zero, t1, 56
8000028c: 5b 82 00 02  	vbeq	v0, v1, 0x800002b0 <.LBB0_5>
80000290: d7 40 00 5e  	vmv.v.x	v1, zero

80000294 <.Lpcrel_hi2>:
80000294: 17 03 00 00  	auipc	t1, 0
80000298: 5b 30 83 02  	setrpc	zero, t1, 40
8000029c: 5b 9e 00 00  	vbne	v0, v1, 0x800002b8 <.LBB0_6>
800002a0: ef 00 80 10  	jal	0x800003a8 <__builtin_riscv_global_id_x>
800002a4: 6f 00 80 01  	j	0x800002bc <.LBB0_7>

800002a8 <.LBB0_4>:
800002a8: ef 00 40 16  	jal	0x8000040c <__builtin_riscv_global_id_z>
800002ac: 6f 00 00 01  	j	0x800002bc <.LBB0_7>

800002b0 <.LBB0_5>:
800002b0: ef 00 c0 12  	jal	0x800003dc <__builtin_riscv_global_id_y>
800002b4: 6f 00 80 00  	j	0x800002bc <.LBB0_7>

800002b8 <.LBB0_6>:
800002b8: 57 40 00 5e  	vmv.v.x	v0, zero

800002bc <.LBB0_7>:
800002bc: 5b 20 00 00  	join	zero, zero, 0
800002c0: 83 20 c1 ff  	lw	ra, -4(sp)
800002c4: 13 01 c1 ff  	addi	sp, sp, -4
800002c8: 67 80 00 00  	ret

800002cc <__builtin_riscv_workitem_id_x>:
800002cc: 13 01 41 00  	addi	sp, sp, 4
800002d0: 23 2e 11 fe  	sw	ra, -4(sp)
800002d4: 73 25 30 80  	csrr	a0, 2051
800002d8: 83 22 85 00  	lw	t0, 8(a0)
800002dc: 73 23 00 80  	csrr	t1, 2048
800002e0: 57 a1 08 52  	vid.v	v2
800002e4: 57 40 23 02  	vadd.vx	v0, v2, t1
800002e8: 03 2e 85 01  	lw	t3, 24(a0)
800002ec: 57 60 0e 8a  	vremu.vx	v0, v0, t3
800002f0: 83 20 c1 ff  	lw	ra, -4(sp)
800002f4: 13 01 c1 ff  	addi	sp, sp, -4
800002f8: 67 80 00 00  	ret

800002fc <__builtin_riscv_workitem_id_y>:
800002fc: 13 01 41 00  	addi	sp, sp, 4
80000300: 23 2e 11 fe  	sw	ra, -4(sp)
80000304: 73 25 30 80  	csrr	a0, 2051
80000308: 83 22 85 00  	lw	t0, 8(a0)
8000030c: 73 23 00 80  	csrr	t1, 2048
80000310: 57 a1 08 52  	vid.v	v2
80000314: 57 40 23 02  	vadd.vx	v0, v2, t1
80000318: 03 2e 85 01  	lw	t3, 24(a0)
8000031c: 83 2e c5 01  	lw	t4, 28(a0)
80000320: 33 8f ce 03  	mul	t5, t4, t3
80000324: 57 60 0f 8a  	vremu.vx	v0, v0, t5
80000328: 57 60 0e 82  	vdivu.vx	v0, v0, t3
8000032c: d7 c0 0e 5e  	vmv.v.x	v1, t4

80000330 <.hi2>:
80000330: 17 03 00 00  	auipc	t1, 0
80000334: 5b 30 43 01  	setrpc	zero, t1, 20
80000338: 5b c6 00 00  	vblt	v0, v1, 0x80000344 <.end2>
8000033c: 13 0f f0 ff  	li	t5, -1
80000340: 57 40 1f 02  	vadd.vx	v0, v1, t5

80000344 <.end2>:
80000344: 5b 20 00 00  	join	zero, zero, 0
80000348: 83 20 c1 ff  	lw	ra, -4(sp)
8000034c: 13 01 c1 ff  	addi	sp, sp, -4
80000350: 67 80 00 00  	ret

80000354 <__builtin_riscv_workitem_id_z>:
80000354: 13 01 41 00  	addi	sp, sp, 4
80000358: 23 2e 11 fe  	sw	ra, -4(sp)
8000035c: 73 25 30 80  	csrr	a0, 2051
80000360: 73 23 00 80  	csrr	t1, 2048
80000364: 57 a1 08 52  	vid.v	v2
80000368: 57 40 23 02  	vadd.vx	v0, v2, t1
8000036c: 03 2e 85 01  	lw	t3, 24(a0)
80000370: 83 2e c5 01  	lw	t4, 28(a0)
80000374: 03 2f 05 02  	lw	t5, 32(a0)
80000378: b3 8e ce 03  	mul	t4, t4, t3
8000037c: 57 e0 0e 82  	vdivu.vx	v0, v0, t4
80000380: d7 40 0f 5e  	vmv.v.x	v1, t5

80000384 <.hi3>:
80000384: 17 03 00 00  	auipc	t1, 0
80000388: 5b 30 43 01  	setrpc	zero, t1, 20
8000038c: 5b c6 00 00  	vblt	v0, v1, 0x80000398 <.end3>
80000390: 13 0f f0 ff  	li	t5, -1
80000394: 57 40 1f 02  	vadd.vx	v0, v1, t5

80000398 <.end3>:
80000398: 5b 20 00 00  	join	zero, zero, 0
8000039c: 83 20 c1 ff  	lw	ra, -4(sp)
800003a0: 13 01 c1 ff  	addi	sp, sp, -4
800003a4: 67 80 00 00  	ret

800003a8 <__builtin_riscv_global_id_x>:
800003a8: 13 01 41 00  	addi	sp, sp, 4
800003ac: 23 2e 11 fe  	sw	ra, -4(sp)
800003b0: ef f0 df f1  	jal	0x800002cc <__builtin_riscv_workitem_id_x>
800003b4: 73 25 30 80  	csrr	a0, 2051
800003b8: 73 23 80 80  	csrr	t1, 2056
800003bc: 03 2e 85 01  	lw	t3, 24(a0)
800003c0: 83 2e 45 02  	lw	t4, 36(a0)
800003c4: b3 0f c3 03  	mul	t6, t1, t3
800003c8: b3 8f df 01  	add	t6, t6, t4
800003cc: 57 c0 0f 02  	vadd.vx	v0, v0, t6
800003d0: 83 20 c1 ff  	lw	ra, -4(sp)
800003d4: 13 01 c1 ff  	addi	sp, sp, -4
800003d8: 67 80 00 00  	ret

800003dc <__builtin_riscv_global_id_y>:
800003dc: 13 01 41 00  	addi	sp, sp, 4
800003e0: 23 2e 11 fe  	sw	ra, -4(sp)
800003e4: ef f0 9f f1  	jal	0x800002fc <__builtin_riscv_workitem_id_y>
800003e8: 73 23 90 80  	csrr	t1, 2057
800003ec: 83 23 c5 01  	lw	t2, 28(a0)
800003f0: 83 2e 85 02  	lw	t4, 40(a0)
800003f4: 33 0e 73 02  	mul	t3, t1, t2
800003f8: 33 0e de 01  	add	t3, t3, t4
800003fc: 57 40 0e 02  	vadd.vx	v0, v0, t3
80000400: 83 20 c1 ff  	lw	ra, -4(sp)
80000404: 13 01 c1 ff  	addi	sp, sp, -4
80000408: 67 80 00 00  	ret

8000040c <__builtin_riscv_global_id_z>:
8000040c: 13 01 41 00  	addi	sp, sp, 4
80000410: 23 2e 11 fe  	sw	ra, -4(sp)
80000414: ef f0 1f f4  	jal	0x80000354 <__builtin_riscv_workitem_id_z>
80000418: 73 25 30 80  	csrr	a0, 2051
8000041c: 73 23 a0 80  	csrr	t1, 2058
80000420: 83 23 05 02  	lw	t2, 32(a0)
80000424: 03 2e c5 02  	lw	t3, 44(a0)
80000428: b3 83 63 02  	mul	t2, t2, t1
8000042c: b3 83 c3 01  	add	t2, t2, t3
80000430: 57 c0 03 02  	vadd.vx	v0, v0, t2
80000434: 83 20 c1 ff  	lw	ra, -4(sp)
80000438: 13 01 c1 ff  	addi	sp, sp, -4
8000043c: 67 80 00 00  	ret
