

================================================================
== Vitis HLS Report for 'process_arp_pkg_512_s'
================================================================
* Date:           Sat Mar 18 14:32:57 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        arp_server_subnet_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  2.336 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        3|        3|  9.600 ns|  9.600 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.46>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp_i = nbreadreq i1 @_ssdm_op_NbReadReq.ap_fifo.i1024P0A, i1024 %arpDataIn_internal, i32 1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135]   --->   Operation 5 'nbreadreq' 'tmp_i' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %tmp_i, void %process_arp_pkg<512>.exit, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:46]   --->   Operation 6 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.16ns)   --->   "%arpDataIn_internal_read = read i1024 @_ssdm_op_Read.ap_fifo.volatile.i1024P0A, i1024 %arpDataIn_internal" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 7 'read' 'arpDataIn_internal_read' <Predicate = (tmp_i)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.33> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 1024> <Depth = 2> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_last_V = bitselect i1 @_ssdm_op_BitSelect.i1.i1024.i32, i1024 %arpDataIn_internal_read, i32 576" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 8 'bitselect' 'tmp_last_V' <Predicate = (tmp_i)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.38ns)   --->   "%br_ln70 = br void %_ZN12packetHeaderILi512ELi336EE9parseWordER7ap_uintILi512EE.exit._crit_edge.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:70]   --->   Operation 9 'br' 'br_ln70' <Predicate = (tmp_i & tmp_last_V)> <Delay = 0.38>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln71 = br void %process_arp_pkg<512>.exit" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:71]   --->   Operation 10 'br' 'br_ln71' <Predicate = (tmp_i)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.99>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%header_ready_load = load i1 %header_ready" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:55]   --->   Operation 11 'load' 'header_ready_load' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%header_idx_load = load i16 %header_idx" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:58]   --->   Operation 12 'load' 'header_idx_load' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%p_Val2_s = load i336 %header_header_V"   --->   Operation 13 'load' 'p_Val2_s' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.38ns)   --->   "%br_ln55 = br i1 %header_ready_load, void, void %_ZN12packetHeaderILi512ELi336EE9parseWordER7ap_uintILi512EE.exit.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:55]   --->   Operation 14 'br' 'br_ln55' <Predicate = (tmp_i)> <Delay = 0.38>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i16.i9, i16 %header_idx_load, i9 0" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:58]   --->   Operation 15 'bitconcatenate' 'shl_ln' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%tmp_1 = trunc i1024 %arpDataIn_internal_read"   --->   Operation 16 'trunc' 'tmp_1' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.77ns)   --->   "%icmp_ln414 = icmp_ugt  i25 %shl_ln, i25 335"   --->   Operation 17 'icmp' 'icmp_ln414' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_2)   --->   "%trunc_ln414 = trunc i1024 %arpDataIn_internal_read"   --->   Operation 18 'trunc' 'trunc_ln414' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_2)   --->   "%st6 = bitconcatenate i336 @_ssdm_op_BitConcatenate.i336.i1.i335, i1 %trunc_ln414, i335 0"   --->   Operation 19 'bitconcatenate' 'st6' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_2)   --->   "%select_ln414 = select i1 %icmp_ln414, i336 %st6, i336 %tmp_1"   --->   Operation 20 'select' 'select_ln414' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_2)   --->   "%tmp = partselect i336 @llvm.part.select.i336, i336 %select_ln414, i32 335, i32 0"   --->   Operation 21 'partselect' 'tmp' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns) (grouped into LUT with out node and_ln414_2)   --->   "%select_ln414_1 = select i1 %icmp_ln414, i336 %tmp, i336 %tmp_1"   --->   Operation 22 'select' 'select_ln414_1' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%select_ln414_2 = select i1 %icmp_ln414, i336 69992023193056381579920071267763883691301421788582797965624659405118495974380029543152421664737722368, i336 139984046386112763159840142535527767382602843577165595931249318810236991948760059086304843329475444735"   --->   Operation 23 'select' 'select_ln414_2' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns) (grouped into LUT with out node and_ln414)   --->   "%select_ln414_3 = select i1 %icmp_ln414, i336 1, i336 139984046386112763159840142535527767382602843577165595931249318810236991948760059086304843329475444735"   --->   Operation 24 'select' 'select_ln414_3' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (0.45ns) (out node of the LUT)   --->   "%and_ln414 = and i336 %select_ln414_2, i336 %select_ln414_3"   --->   Operation 25 'and' 'and_ln414' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.45> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%xor_ln414 = xor i336 %and_ln414, i336 139984046386112763159840142535527767382602843577165595931249318810236991948760059086304843329475444735"   --->   Operation 26 'xor' 'xor_ln414' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node p_Result_s)   --->   "%and_ln414_1 = and i336 %p_Val2_s, i336 %xor_ln414"   --->   Operation 27 'and' 'and_ln414_1' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.45ns) (out node of the LUT)   --->   "%and_ln414_2 = and i336 %select_ln414_1, i336 %and_ln414"   --->   Operation 28 'and' 'and_ln414_2' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.45> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.30ns) (out node of the LUT)   --->   "%p_Result_s = or i336 %and_ln414_1, i336 %and_ln414_2"   --->   Operation 29 'or' 'p_Result_s' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.30> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%store_ln414 = store i336 %p_Result_s, i336 %header_header_V"   --->   Operation 30 'store' 'store_ln414' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.78ns)   --->   "%add_ln67 = add i16 %header_idx_load, i16 1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:67]   --->   Operation 31 'add' 'add_ln67' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.38ns)   --->   "%br_ln73 = br void %_ZN12packetHeaderILi512ELi336EE9parseWordER7ap_uintILi512EE.exit.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:73]   --->   Operation 32 'br' 'br_ln73' <Predicate = (tmp_i & !header_ready_load)> <Delay = 0.38>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%header_ready_flag_0_i = phi i1 0, void, i1 1, void"   --->   Operation 33 'phi' 'header_ready_flag_0_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%header_idx_new_0_i = phi i16 0, void, i16 %add_ln67, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:67]   --->   Operation 34 'phi' 'header_idx_new_0_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.38ns)   --->   "%br_ln51 = br i1 %tmp_last_V, void %_ZN12packetHeaderILi512ELi336EE9parseWordER7ap_uintILi512EE.exit._crit_edge.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:51]   --->   Operation 35 'br' 'br_ln51' <Predicate = (tmp_i)> <Delay = 0.38>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%header_ready_flag_1_i = phi i1 1, void %._crit_edge4.i, i1 %header_ready_flag_0_i, void %_ZN12packetHeaderILi512ELi336EE9parseWordER7ap_uintILi512EE.exit.i"   --->   Operation 36 'phi' 'header_ready_flag_1_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%header_ready_new_1_i = phi i1 0, void %._crit_edge4.i, i1 1, void %_ZN12packetHeaderILi512ELi336EE9parseWordER7ap_uintILi512EE.exit.i"   --->   Operation 37 'phi' 'header_ready_new_1_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%header_idx_new_1_i = phi i16 0, void %._crit_edge4.i, i16 %header_idx_new_0_i, void %_ZN12packetHeaderILi512ELi336EE9parseWordER7ap_uintILi512EE.exit.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:67]   --->   Operation 38 'phi' 'header_idx_new_1_i' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln0 = br i1 %header_ready_flag_1_i, void %_ZN12packetHeaderILi512ELi336EE9parseWordER7ap_uintILi512EE.exit._crit_edge.new.i, void %mergeST1.i"   --->   Operation 39 'br' 'br_ln0' <Predicate = (tmp_i)> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%store_ln67 = store i16 %header_idx_new_1_i, i16 %header_idx" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:67]   --->   Operation 40 'store' 'store_ln67' <Predicate = (tmp_i & header_ready_flag_1_i)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%store_ln65 = store i1 %header_ready_new_1_i, i1 %header_ready" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:65]   --->   Operation 41 'store' 'store_ln65' <Predicate = (tmp_i & header_ready_flag_1_i)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZN12packetHeaderILi512ELi336EE9parseWordER7ap_uintILi512EE.exit._crit_edge.new.i"   --->   Operation 42 'br' 'br_ln0' <Predicate = (tmp_i & header_ready_flag_1_i)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.33>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %myIpAddress, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (1.16ns)   --->   "%myIpAddress_read = read i32 @_ssdm_op_Read.ap_fifo.i32P0A, i32 %myIpAddress"   --->   Operation 44 'read' 'myIpAddress_read' <Predicate = true> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.46> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %myIpAddress_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @ScalarProp_str"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (1.16ns)   --->   "%write_ln32 = write void @_ssdm_op_Write.ap_fifo.i32P0A, i32 %myIpAddress_c, i32 %myIpAddress_read" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:32]   --->   Operation 46 'write' 'write_ln32' <Predicate = true> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %arpDataIn_internal, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %arpDataIn_internal, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %arpDataIn_internal, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %arpReplyMetaFifo, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %arpReplyMetaFifo, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %arpReplyMetaFifo, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i81 %arpTableInsertFifo, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i81 %arpTableInsertFifo, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i81 %arpTableInsertFifo, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i81 %arpTableInsertFifo, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %arpReplyMetaFifo, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1024 %arpDataIn_internal, void @empty_4, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%specpipeline_ln32 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:32]   --->   Operation 59 'specpipeline' 'specpipeline_ln32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%p_Val2_1 = phi i336 %p_Val2_s, void, i336 %p_Result_s, void"   --->   Operation 60 'phi' 'p_Val2_1' <Predicate = (tmp_i)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%p_Result_9_i = partselect i32 @_ssdm_op_PartSelect.i32.i336.i32.i32, i336 %p_Val2_1, i32 304, i32 335"   --->   Operation 61 'partselect' 'p_Result_9_i' <Predicate = (tmp_i & tmp_last_V)> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.85ns)   --->   "%icmp_ln1064 = icmp_eq  i32 %p_Result_9_i, i32 %myIpAddress_read"   --->   Operation 62 'icmp' 'icmp_ln1064' <Predicate = (tmp_i & tmp_last_V)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln53 = br i1 %icmp_ln1064, void %._crit_edge4.i, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:53]   --->   Operation 63 'br' 'br_ln53' <Predicate = (tmp_i & tmp_last_V)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%p_Result_i = partselect i16 @_ssdm_op_PartSelect.i16.i336.i32.i32, i336 %p_Val2_1, i32 160, i32 175"   --->   Operation 64 'partselect' 'p_Result_i' <Predicate = (tmp_i & tmp_last_V & icmp_ln1064)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.49ns)   --->   "%switch_ln55 = switch i16 %p_Result_i, void %._crit_edge5.i, i16 256, void, i16 512, void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:55]   --->   Operation 65 'switch' 'switch_ln55' <Predicate = (tmp_i & tmp_last_V & icmp_ln1064)> <Delay = 0.49>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%p_Result_2_i = partselect i32 @_ssdm_op_PartSelect.i32.i336.i32.i32, i336 %p_Val2_1, i32 224, i32 255"   --->   Operation 66 'partselect' 'p_Result_2_i' <Predicate = (tmp_i & tmp_last_V & icmp_ln1064 & p_Result_i == 512)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_3_i = partselect i48 @_ssdm_op_PartSelect.i48.i336.i32.i32, i336 %p_Val2_1, i32 176, i32 223" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 67 'partselect' 'tmp_3_i' <Predicate = (tmp_i & tmp_last_V & icmp_ln1064 & p_Result_i == 512)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%p_Result_1_i = partselect i48 @_ssdm_op_PartSelect.i48.i336.i32.i32, i336 %p_Val2_1, i32 48, i32 95"   --->   Operation 68 'partselect' 'p_Result_1_i' <Predicate = (tmp_i & tmp_last_V & icmp_ln1064 & p_Result_i == 256)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_2_i = partselect i80 @_ssdm_op_PartSelect.i80.i336.i32.i32, i336 %p_Val2_1, i32 176, i32 255" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 69 'partselect' 'tmp_2_i' <Predicate = (tmp_i & tmp_last_V & icmp_ln1064 & p_Result_i == 256)> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 70 'br' 'br_ln0' <Predicate = (tmp_i & tmp_last_V & icmp_ln1064 & p_Result_i != 256)> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln68 = br void %._crit_edge4.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:68]   --->   Operation 71 'br' 'br_ln68' <Predicate = (tmp_i & tmp_last_V & icmp_ln1064)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.16>
ST_4 : Operation 72 [1/1] (0.00ns)   --->   "%p_1 = bitconcatenate i81 @_ssdm_op_BitConcatenate.i81.i1.i48.i32, i1 1, i48 %tmp_3_i, i32 %p_Result_2_i" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 72 'bitconcatenate' 'p_1' <Predicate = (tmp_i & tmp_last_V & icmp_ln1064 & p_Result_i == 512)> <Delay = 0.00>
ST_4 : Operation 73 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i81P0A, i81 %arpTableInsertFifo, i81 %p_1" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 73 'write' 'write_ln173' <Predicate = (tmp_i & tmp_last_V & icmp_ln1064 & p_Result_i == 512)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 81> <Depth = 4> <FIFO>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%pag_replyCounter_V_load = load i16 %pag_replyCounter_V"   --->   Operation 74 'load' 'pag_replyCounter_V_load' <Predicate = (tmp_i & tmp_last_V & icmp_ln1064 & p_Result_i == 512)> <Delay = 0.00>
ST_4 : Operation 75 [1/1] (0.78ns)   --->   "%add_ln885_1 = add i16 %pag_replyCounter_V_load, i16 1"   --->   Operation 75 'add' 'add_ln885_1' <Predicate = (tmp_i & tmp_last_V & icmp_ln1064 & p_Result_i == 512)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 76 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %add_ln885_1, i16 %pag_replyCounter_V"   --->   Operation 76 'store' 'store_ln885' <Predicate = (tmp_i & tmp_last_V & icmp_ln1064 & p_Result_i == 512)> <Delay = 0.00>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%write_ln66 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %regReplyCount, i16 %add_ln885_1" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:66]   --->   Operation 77 'write' 'write_ln66' <Predicate = (tmp_i & tmp_last_V & icmp_ln1064 & p_Result_i == 512)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln67 = br void %._crit_edge5.i" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:67]   --->   Operation 78 'br' 'br_ln67' <Predicate = (tmp_i & tmp_last_V & icmp_ln1064 & p_Result_i == 512)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%p_s = bitconcatenate i128 @_ssdm_op_BitConcatenate.i128.i80.i48, i80 %tmp_2_i, i48 %p_Result_1_i" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 79 'bitconcatenate' 'p_s' <Predicate = (tmp_i & tmp_last_V & icmp_ln1064 & p_Result_i == 256)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (1.16ns)   --->   "%write_ln173 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %arpReplyMetaFifo, i128 %p_s" [/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173]   --->   Operation 80 'write' 'write_ln173' <Predicate = (tmp_i & tmp_last_V & icmp_ln1064 & p_Result_i == 256)> <Delay = 1.16> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.41> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 128> <Depth = 4> <FIFO>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%pag_requestCounter_V_load = load i16 %pag_requestCounter_V"   --->   Operation 81 'load' 'pag_requestCounter_V_load' <Predicate = (tmp_i & tmp_last_V & icmp_ln1064 & p_Result_i == 256)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.78ns)   --->   "%add_ln885 = add i16 %pag_requestCounter_V_load, i16 1"   --->   Operation 82 'add' 'add_ln885' <Predicate = (tmp_i & tmp_last_V & icmp_ln1064 & p_Result_i == 256)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%store_ln885 = store i16 %add_ln885, i16 %pag_requestCounter_V"   --->   Operation 83 'store' 'store_ln885' <Predicate = (tmp_i & tmp_last_V & icmp_ln1064 & p_Result_i == 256)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (0.00ns)   --->   "%write_ln60 = write void @_ssdm_op_Write.ap_auto.i16P0A, i16 %regRequestCount, i16 %add_ln885" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:60]   --->   Operation 84 'write' 'write_ln60' <Predicate = (tmp_i & tmp_last_V & icmp_ln1064 & p_Result_i == 256)> <Delay = 0.00>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln61 = br void" [/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:61]   --->   Operation 85 'br' 'br_ln61' <Predicate = (tmp_i & tmp_last_V & icmp_ln1064 & p_Result_i == 256)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 86 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.2ns, clock uncertainty: 0.864ns.

 <State 1>: 1.47ns
The critical path consists of the following:
	fifo read operation ('arpDataIn_internal_read', /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) on port 'arpDataIn_internal' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144) [33]  (1.17 ns)
	blocking operation 0.3 ns on control path)

 <State 2>: 1.99ns
The critical path consists of the following:
	'load' operation ('header_idx_load', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/../packet.hpp:58) on static variable 'header_idx' [36]  (0 ns)
	'icmp' operation ('icmp_ln414') [42]  (0.779 ns)
	'select' operation ('select_ln414_2') [48]  (0 ns)
	'and' operation ('and_ln414') [50]  (0.457 ns)
	'and' operation ('and_ln414_2') [53]  (0.457 ns)
	'or' operation ('__Result__') [54]  (0.3 ns)

 <State 3>: 2.34ns
The critical path consists of the following:
	fifo read operation ('myIpAddress_read') on port 'myIpAddress' [14]  (1.17 ns)
	fifo write operation ('write_ln32', /home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:32) on port 'myIpAddress_c' (/home/yangz0e/Desktop/Vitis_with_100Gbps_TCP-IP_top_k/fpga-network-stack/hls/arp_server_subnet/arp_server_subnet.cpp:32) [16]  (1.17 ns)

 <State 4>: 1.17ns
The critical path consists of the following:
	fifo write operation ('write_ln173', /tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) on port 'arpReplyMetaFifo' (/tools/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173) [84]  (1.17 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
