// Generated by CIRCT firtool-1.75.0

// Include register initializers in init blocks unless synthesis is set
`ifndef RANDOMIZE
  `ifdef RANDOMIZE_REG_INIT
    `define RANDOMIZE
  `endif // RANDOMIZE_REG_INIT
`endif // not def RANDOMIZE
`ifndef SYNTHESIS
  `ifndef ENABLE_INITIAL_REG_
    `define ENABLE_INITIAL_REG_
  `endif // not def ENABLE_INITIAL_REG_
`endif // not def SYNTHESIS

// Standard header to adapt well known macros for register randomization.

// RANDOM may be set to an expression that produces a 32-bit random unsigned value.
`ifndef RANDOM
  `define RANDOM $random
`endif // not def RANDOM

// Users can define INIT_RANDOM as general code that gets injected into the
// initializer block for modules with registers.
`ifndef INIT_RANDOM
  `define INIT_RANDOM
`endif // not def INIT_RANDOM

// If using random initialization, you can also define RANDOMIZE_DELAY to
// customize the delay used, otherwise 0.002 is used.
`ifndef RANDOMIZE_DELAY
  `define RANDOMIZE_DELAY 0.002
`endif // not def RANDOMIZE_DELAY

// Define INIT_RANDOM_PROLOG_ for use in our modules below.
`ifndef INIT_RANDOM_PROLOG_
  `ifdef RANDOMIZE
    `ifdef VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM
    `else  // VERILATOR
      `define INIT_RANDOM_PROLOG_ `INIT_RANDOM #`RANDOMIZE_DELAY begin end
    `endif // VERILATOR
  `else  // RANDOMIZE
    `define INIT_RANDOM_PROLOG_
  `endif // RANDOMIZE
`endif // not def INIT_RANDOM_PROLOG_
module Queue1_TLBundleAWithInfo_2(	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  input         clock,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  input         reset,	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
  input         io_enq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [2:0]  io_enq_bits_tl_a_opcode,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [2:0]  io_enq_bits_tl_a_param,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [3:0]  io_enq_bits_tl_a_size,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_bits_tl_a_source,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [31:0] io_enq_bits_tl_a_address,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_bits_tl_a_mask,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [7:0]  io_enq_bits_tl_a_data,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_bits_tl_a_corrupt,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [38:0] io_enq_bits_vaddr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_bits_status_debug,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_bits_status_cease,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_bits_status_wfi,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [31:0] io_enq_bits_status_isa,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [1:0]  io_enq_bits_status_dprv,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_bits_status_dv,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [1:0]  io_enq_bits_status_prv,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_bits_status_v,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_bits_status_sd,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [22:0] io_enq_bits_status_zero2,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_bits_status_mpv,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_bits_status_gva,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_bits_status_mbe,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_bits_status_sbe,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [1:0]  io_enq_bits_status_sxl,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [1:0]  io_enq_bits_status_uxl,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_bits_status_sd_rv32,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [7:0]  io_enq_bits_status_zero1,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_bits_status_tsr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_bits_status_tw,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_bits_status_tvm,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_bits_status_mxr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_bits_status_sum,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_bits_status_mprv,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [1:0]  io_enq_bits_status_xs,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [1:0]  io_enq_bits_status_fs,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [1:0]  io_enq_bits_status_mpp,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input  [1:0]  io_enq_bits_status_vs,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_bits_status_spp,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_bits_status_mpie,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_bits_status_ube,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_bits_status_spie,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_bits_status_upie,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_bits_status_mie,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_bits_status_hie,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_bits_status_sie,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_bits_status_uie,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_enq_bits_passthrough,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  input         io_deq_ready,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_valid,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [2:0]  io_deq_bits_tl_a_opcode,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [2:0]  io_deq_bits_tl_a_param,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [3:0]  io_deq_bits_tl_a_size,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_bits_tl_a_source,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [31:0] io_deq_bits_tl_a_address,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_bits_tl_a_mask,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [7:0]  io_deq_bits_tl_a_data,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_bits_tl_a_corrupt,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [38:0] io_deq_bits_vaddr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_bits_status_debug,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_bits_status_cease,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_bits_status_wfi,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [31:0] io_deq_bits_status_isa,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [1:0]  io_deq_bits_status_dprv,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_bits_status_dv,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [1:0]  io_deq_bits_status_prv,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_bits_status_v,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_bits_status_sd,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [22:0] io_deq_bits_status_zero2,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_bits_status_mpv,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_bits_status_gva,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_bits_status_mbe,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_bits_status_sbe,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [1:0]  io_deq_bits_status_sxl,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [1:0]  io_deq_bits_status_uxl,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_bits_status_sd_rv32,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [7:0]  io_deq_bits_status_zero1,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_bits_status_tsr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_bits_status_tw,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_bits_status_tvm,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_bits_status_mxr,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_bits_status_sum,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_bits_status_mprv,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [1:0]  io_deq_bits_status_xs,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [1:0]  io_deq_bits_status_fs,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [1:0]  io_deq_bits_status_mpp,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output [1:0]  io_deq_bits_status_vs,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_bits_status_spp,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_bits_status_mpie,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_bits_status_ube,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_bits_status_spie,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_bits_status_upie,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_bits_status_mie,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_bits_status_hie,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_bits_status_sie,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_bits_status_uie,	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
  output        io_deq_bits_passthrough	// @[src/main/scala/chisel3/util/Decoupled.scala:255:14]
);

  reg  [197:0] ram;	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
  reg          full;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27]
  wire         do_enq = ~full & io_enq_valid;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :286:19]
  always @(posedge clock) begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    if (do_enq)	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35]
      ram <= {io_enq_bits_passthrough, io_enq_bits_status_uie, io_enq_bits_status_sie, io_enq_bits_status_hie, io_enq_bits_status_mie, io_enq_bits_status_upie, io_enq_bits_status_spie, io_enq_bits_status_ube, io_enq_bits_status_mpie, io_enq_bits_status_spp, io_enq_bits_status_vs, io_enq_bits_status_mpp, io_enq_bits_status_fs, io_enq_bits_status_xs, io_enq_bits_status_mprv, io_enq_bits_status_sum, io_enq_bits_status_mxr, io_enq_bits_status_tvm, io_enq_bits_status_tw, io_enq_bits_status_tsr, io_enq_bits_status_zero1, io_enq_bits_status_sd_rv32, io_enq_bits_status_uxl, io_enq_bits_status_sxl, io_enq_bits_status_sbe, io_enq_bits_status_mbe, io_enq_bits_status_gva, io_enq_bits_status_mpv, io_enq_bits_status_zero2, io_enq_bits_status_sd, io_enq_bits_status_v, io_enq_bits_status_prv, io_enq_bits_status_dv, io_enq_bits_status_dprv, io_enq_bits_status_isa, io_enq_bits_status_wfi, io_enq_bits_status_cease, io_enq_bits_status_debug, io_enq_bits_vaddr, io_enq_bits_tl_a_corrupt, io_enq_bits_tl_a_data, io_enq_bits_tl_a_mask, io_enq_bits_tl_a_address, io_enq_bits_tl_a_source, io_enq_bits_tl_a_size, io_enq_bits_tl_a_param, io_enq_bits_tl_a_opcode};	// @[src/main/scala/chisel3/util/Decoupled.scala:256:91]
    if (reset)	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      full <= 1'h0;	// @[src/main/scala/chisel3/util/Decoupled.scala:259:27]
    else if (~(do_enq == (io_deq_ready & full)))	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27, :276:{15,27}, :277:16]
      full <= do_enq;	// @[src/main/scala/chisel3/util/Decoupled.scala:51:35, :259:27]
  end // always @(posedge)
  `ifdef ENABLE_INITIAL_REG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `ifdef FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_BEFORE_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_BEFORE_INITIAL
    logic [31:0] _RANDOM[0:6];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    initial begin	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `ifdef INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        `INIT_RANDOM_PROLOG_	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `endif // INIT_RANDOM_PROLOG_
      `ifdef RANDOMIZE_REG_INIT	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        for (logic [2:0] i = 3'h0; i < 3'h7; i += 3'h1) begin
          _RANDOM[i] = `RANDOM;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        end	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
        ram = {_RANDOM[3'h0][31:1], _RANDOM[3'h1], _RANDOM[3'h2], _RANDOM[3'h3], _RANDOM[3'h4], _RANDOM[3'h5], _RANDOM[3'h6][6:0]};	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
        full = _RANDOM[3'h0][0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91, :259:27]
      `endif // RANDOMIZE_REG_INIT
    end // initial
    `ifdef FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
      `FIRRTL_AFTER_INITIAL	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7]
    `endif // FIRRTL_AFTER_INITIAL
  `endif // ENABLE_INITIAL_REG_
  assign io_deq_valid = full;	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :259:27]
  assign io_deq_bits_tl_a_opcode = ram[2:0];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_tl_a_param = ram[5:3];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_tl_a_size = ram[9:6];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_tl_a_source = ram[10];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_tl_a_address = ram[42:11];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_tl_a_mask = ram[43];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_tl_a_data = ram[51:44];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_tl_a_corrupt = ram[52];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_vaddr = ram[91:53];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_status_debug = ram[92];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_status_cease = ram[93];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_status_wfi = ram[94];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_status_isa = ram[126:95];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_status_dprv = ram[128:127];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_status_dv = ram[129];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_status_prv = ram[131:130];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_status_v = ram[132];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_status_sd = ram[133];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_status_zero2 = ram[156:134];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_status_mpv = ram[157];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_status_gva = ram[158];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_status_mbe = ram[159];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_status_sbe = ram[160];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_status_sxl = ram[162:161];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_status_uxl = ram[164:163];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_status_sd_rv32 = ram[165];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_status_zero1 = ram[173:166];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_status_tsr = ram[174];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_status_tw = ram[175];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_status_tvm = ram[176];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_status_mxr = ram[177];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_status_sum = ram[178];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_status_mprv = ram[179];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_status_xs = ram[181:180];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_status_fs = ram[183:182];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_status_mpp = ram[185:184];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_status_vs = ram[187:186];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_status_spp = ram[188];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_status_mpie = ram[189];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_status_ube = ram[190];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_status_spie = ram[191];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_status_upie = ram[192];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_status_mie = ram[193];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_status_hie = ram[194];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_status_sie = ram[195];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_status_uie = ram[196];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
  assign io_deq_bits_passthrough = ram[197];	// @[src/main/scala/chisel3/util/Decoupled.scala:243:7, :256:91]
endmodule

