; Generated by Ripple C99 Compiler (rcc)

_init_globals:
    RET
main:
; === Function Prologue ===
; Save RA at SP
    STORE RA, SB, SP
    ADDI SP, SP, 1
; Save old FP
    STORE FP, SB, SP
    ADDI SP, SP, 1
; Save callee-saved registers S0-S3
    STORE S0, SB, SP
    ADDI SP, SP, 1
    STORE S1, SB, SP
    ADDI SP, SP, 1
    STORE S2, SB, SP
    ADDI SP, SP, 1
    STORE S3, SB, SP
    ADDI SP, SP, 1
; Set FP = SP
    ADD FP, SP, R0
; Allocate 15 slots for locals
    ADDI SP, SP, 15
; Reserve 20 spill slots above locals
    ADDI SP, SP, 20
    ADD S3, FP, R0
    ADD S2, FP, R0
    ADDI S2, S2, 2
    ADD S1, FP, R0
    ADDI S1, S1, 5
    ADD S0, S3, R0
; GEP: Setting bank info for t3 to Stack
    LI T7, 10
    STORE T7, SB, S0
; Recompute alloca t0 at FP+0
    ADD T6, FP, R0
    ADDI T5, T6, 1
; GEP: Setting bank info for t4 to Stack
    LI T4, 20
    STORE T4, SB, T5
    ADD T3, S2, R0
; GEP: Setting bank info for t5 to Stack
    LI T2, 5
    STORE T2, SB, T3
; Recompute alloca t1 at FP+2
    ADD T1, FP, R0
    ADDI T1, T1, 2
    ADDI T0, T1, 2
; GEP: Setting bank info for t6 to Stack
; Recompute alloca t0 at FP+0
    ADD S3, FP, R0
    ADD T7, SB, R0
    STORE S3, SB, T0
    ADDI T6, T0, 1
    STORE T7, SB, T6
; Recompute alloca t1 at FP+2
    ADD T4, FP, R0
    ADDI T4, T4, 2
    ADD S2, SB, R0
    STORE T4, SB, S1
    ADDI T2, S1, 1
    STORE S2, SB, T2
    ADDI T1, T4, 2
; GEP: Setting bank info for t7 to Stack
; Load instruction: t8 = load FatPtr(FatPointer { addr: Temp(7), bank: Stack })
; Canonicalizing fat pointer: FatPtr(FatPointer { addr: Temp(7), bank: Stack })
; LOAD: Pointer load_src_ptr_f0_op7_t8 has bank info: Stack
; LOAD: Using bank register Sb for load
    LOAD T6, SB, T1
    ADDI T7, T1, 1
    LOAD T2, SB, T7
    ADDI S2, T6, 1
; GEP: Setting bank info for t9 to Dynamic("load_f0_op9_t8_bank_val")
; Load instruction: t10 = load FatPtr(FatPointer { addr: Temp(9), bank: Mixed })
; Canonicalizing fat pointer: FatPtr(FatPointer { addr: Temp(9), bank: Mixed })
; LOAD: Pointer t9 has bank info: Dynamic("load_f0_op9_t8_bank_val")
; LOAD: Using bank register T2 for load
    LOAD T4, T2, S2
    LI T7, 20
    XOR T6, T4, T7
; Spill t3 to slot 0
    ADD SC, FP, R0
    ADDI SC, SC, 15
    STORE S0, SB, SC
    LI S0, 1
    SLTU T4, T6, S0
    BEQ T4, R0, L_main_2
; Branch to L_main_2 if condition is false
    BEQ R0, R0, L_main_1
; Unconditional branch to L_main_1 (condition was true)
; Invalidated 2 alloca bindings
L_main_1:
    LI T6, 89
; Spill live registers before call
; Spill t4 to slot 1
    ADD SC, FP, R0
    ADDI SC, SC, 16
    STORE T5, SB, SC
; Spill t5 to slot 2
    ADD SC, FP, R0
    ADDI SC, SC, 17
    STORE T3, SB, SC
; Spill t6 to slot 3
    ADD SC, FP, R0
    ADDI SC, SC, 18
    STORE T0, SB, SC
; Spill t7 to slot 4
    ADD SC, FP, R0
    ADDI SC, SC, 19
    STORE T1, SB, SC
; Spill t9 to slot 5
    ADD SC, FP, R0
    ADDI SC, SC, 20
    STORE S2, SB, SC
; Spill load_f0_op9_t8_bank_val to slot 6
    ADD SC, FP, R0
    ADDI SC, SC, 21
    STORE T2, SB, SC
; Spill const_f0_op12_89 to slot 7
    ADD SC, FP, R0
    ADDI SC, SC, 22
    STORE T6, SB, SC
; Setting up 1 register arguments
; Arg 0 (scalar) to A0
    ADD A0, T6, R0
; Call function putchar
    CALL putchar
    BEQ R0, R0, L_main_3
; Unconditional branch to L_main_3
L_main_2:
    LI S0, 78
; Spill live registers before call
; Spill const_f0_op13_78 to slot 8
    ADD SC, FP, R0
    ADDI SC, SC, 23
    STORE S0, SB, SC
; Setting up 1 register arguments
; Arg 0 (scalar) to A0
    ADD A0, S0, R0
; Call function putchar
    CALL putchar
    BEQ R0, R0, L_main_3
; Unconditional branch to L_main_3
L_main_3:
; Load instruction: t12 = load FatPtr(FatPointer { addr: Temp(2), bank: Stack })
; Canonicalizing fat pointer: FatPtr(FatPointer { addr: Temp(2), bank: Stack })
; LOAD: Pointer load_src_ptr_f0_op14_t12 has bank info: Stack
; LOAD: Using bank register Sb for load
; Recompute alloca t2 at FP+5
    ADD T7, FP, R0
    ADDI T7, T7, 5
    LOAD T4, SB, T7
    ADDI S1, T7, 1
    LOAD S3, SB, S1
    ADDI T5, T4, 2
; GEP: Setting bank info for t13 to Dynamic("load_f0_op16_t12_bank_val")
; Load instruction: t14 = load FatPtr(FatPointer { addr: Temp(13), bank: Mixed })
; Canonicalizing fat pointer: FatPtr(FatPointer { addr: Temp(13), bank: Mixed })
; LOAD: Pointer t13 has bank info: Dynamic("load_f0_op16_t12_bank_val")
; LOAD: Using bank register S3 for load
    LOAD T3, S3, T5
    ADDI T0, T5, 1
    LOAD T1, S3, T0
    ADDI S2, T3, 1
; GEP: Setting bank info for t15 to Dynamic("load_f0_op18_t14_bank_val")
; Load instruction: t16 = load FatPtr(FatPointer { addr: Temp(15), bank: Mixed })
; Canonicalizing fat pointer: FatPtr(FatPointer { addr: Temp(15), bank: Mixed })
; LOAD: Pointer t15 has bank info: Dynamic("load_f0_op18_t14_bank_val")
; LOAD: Using bank register T1 for load
    LOAD T2, T1, S2
    LI T6, 20
    XOR S0, T2, T6
    LI S1, 1
    SLTU T2, S0, S1
    BEQ T2, R0, L_main_5
; Branch to L_main_5 if condition is false
    BEQ R0, R0, L_main_4
; Unconditional branch to L_main_4 (condition was true)
; Invalidated 1 alloca bindings
L_main_4:
    LI T4, 89
; Spill live registers before call
; Spill t13 to slot 9
    ADD SC, FP, R0
    ADDI SC, SC, 24
    STORE T5, SB, SC
; Spill load_f0_op16_t12_bank_val to slot 10
    ADD SC, FP, R0
    ADDI SC, SC, 25
    STORE S3, SB, SC
; Spill t15 to slot 11
    ADD SC, FP, R0
    ADDI SC, SC, 26
    STORE S2, SB, SC
; Spill load_f0_op18_t14_bank_val to slot 12
    ADD SC, FP, R0
    ADDI SC, SC, 27
    STORE T1, SB, SC
; Spill const_f0_op21_89 to slot 13
    ADD SC, FP, R0
    ADDI SC, SC, 28
    STORE T4, SB, SC
; Setting up 1 register arguments
; Arg 0 (scalar) to A0
    ADD A0, T4, R0
; Call function putchar
    CALL putchar
    BEQ R0, R0, L_main_6
; Unconditional branch to L_main_6
L_main_5:
    LI T0, 78
; Spill live registers before call
; Spill const_f0_op22_78 to slot 14
    ADD SC, FP, R0
    ADDI SC, SC, 29
    STORE T0, SB, SC
; Setting up 1 register arguments
; Arg 0 (scalar) to A0
    ADD A0, T0, R0
; Call function putchar
    CALL putchar
    BEQ R0, R0, L_main_6
; Unconditional branch to L_main_6
L_main_6:
    LI T3, 10
; Spill live registers before call
; Spill const_f0_op23_10 to slot 15
    ADD SC, FP, R0
    ADDI SC, SC, 30
    STORE T3, SB, SC
; Setting up 1 register arguments
; Arg 0 (scalar) to A0
    ADD A0, T3, R0
; Call function putchar
    CALL putchar
    LI RV0, 0
; Jump to epilogue
    BEQ R0, R0, L_main_99999
L_main_99999:
; Return scalar value
; === Function Epilogue ===
; Restore SP = FP
    ADD SP, FP, R0
; Restore callee-saved registers S3-S0
    ADDI SC, FP, -1
    LOAD S3, SB, SC
    ADDI SC, FP, -2
    LOAD S2, SB, SC
    ADDI SC, FP, -3
    LOAD S1, SB, SC
    ADDI SC, FP, -4
    LOAD S0, SB, SC
; Restore old FP
    ADDI SP, SP, -5
    LOAD FP, SB, SP
; Restore RA
    ADDI SP, SP, -1
    LOAD RA, SB, SP
; Return to caller
    ADD PCB, RAB, R0
    JALR R0, R0, RA
