<stg><name>matmul<10ul, 1ul, 4ul></name>


<trans_list>

<trans id="95" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="4" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:4 %agg_result_0_addr = getelementptr i25 %agg_result_0, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="agg_result_0_addr"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="4" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:5 %agg_result_1_addr = getelementptr i25 %agg_result_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="agg_result_1_addr"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="4" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:6 %agg_result_2_addr = getelementptr i25 %agg_result_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="agg_result_2_addr"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="4" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:7 %agg_result_3_addr = getelementptr i25 %agg_result_3, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="agg_result_3_addr"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="4" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:8 %agg_result_0_addr_8 = getelementptr i25 %agg_result_0, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="agg_result_0_addr_8"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="4" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:9 %agg_result_1_addr_8 = getelementptr i25 %agg_result_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="agg_result_1_addr_8"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="4" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:10 %agg_result_2_addr_8 = getelementptr i25 %agg_result_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="agg_result_2_addr_8"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="4" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:11 %agg_result_3_addr_8 = getelementptr i25 %agg_result_3, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="agg_result_3_addr_8"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="25" op_1_bw="4">
<![CDATA[
entry:44 %store_ln0 = store i25 0, i4 %agg_result_0_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="25" op_1_bw="4">
<![CDATA[
entry:45 %store_ln0 = store i25 0, i4 %agg_result_1_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="25" op_1_bw="4">
<![CDATA[
entry:46 %store_ln0 = store i25 0, i4 %agg_result_2_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="25" op_1_bw="4">
<![CDATA[
entry:47 %store_ln0 = store i25 0, i4 %agg_result_3_addr

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="25" op_1_bw="4">
<![CDATA[
entry:48 %store_ln0 = store i25 0, i4 %agg_result_0_addr_8

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="25" op_1_bw="4">
<![CDATA[
entry:49 %store_ln0 = store i25 0, i4 %agg_result_1_addr_8

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="25" op_1_bw="4">
<![CDATA[
entry:50 %store_ln0 = store i25 0, i4 %agg_result_2_addr_8

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="25" op_1_bw="4">
<![CDATA[
entry:51 %store_ln0 = store i25 0, i4 %agg_result_3_addr_8

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="4" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:12 %agg_result_0_addr_9 = getelementptr i25 %agg_result_0, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="agg_result_0_addr_9"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="4" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:13 %agg_result_1_addr_9 = getelementptr i25 %agg_result_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="agg_result_1_addr_9"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="4" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:14 %agg_result_2_addr_9 = getelementptr i25 %agg_result_2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="agg_result_2_addr_9"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:15 %agg_result_3_addr_9 = getelementptr i25 %agg_result_3, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="agg_result_3_addr_9"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:16 %agg_result_0_addr_10 = getelementptr i25 %agg_result_0, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="agg_result_0_addr_10"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:17 %agg_result_1_addr_10 = getelementptr i25 %agg_result_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="agg_result_1_addr_10"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="4" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:18 %agg_result_2_addr_10 = getelementptr i25 %agg_result_2, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="agg_result_2_addr_10"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="4" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:19 %agg_result_3_addr_10 = getelementptr i25 %agg_result_3, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="agg_result_3_addr_10"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="25" op_1_bw="4">
<![CDATA[
entry:52 %store_ln0 = store i25 0, i4 %agg_result_0_addr_9

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="25" op_1_bw="4">
<![CDATA[
entry:53 %store_ln0 = store i25 0, i4 %agg_result_1_addr_9

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="25" op_1_bw="4">
<![CDATA[
entry:54 %store_ln0 = store i25 0, i4 %agg_result_2_addr_9

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="25" op_1_bw="4">
<![CDATA[
entry:55 %store_ln0 = store i25 0, i4 %agg_result_3_addr_9

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="25" op_1_bw="4">
<![CDATA[
entry:56 %store_ln0 = store i25 0, i4 %agg_result_0_addr_10

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="25" op_1_bw="4">
<![CDATA[
entry:57 %store_ln0 = store i25 0, i4 %agg_result_1_addr_10

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="25" op_1_bw="4">
<![CDATA[
entry:58 %store_ln0 = store i25 0, i4 %agg_result_2_addr_10

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="25" op_1_bw="4">
<![CDATA[
entry:59 %store_ln0 = store i25 0, i4 %agg_result_3_addr_10

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="4" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:20 %agg_result_0_addr_11 = getelementptr i25 %agg_result_0, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="agg_result_0_addr_11"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="4" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:21 %agg_result_1_addr_11 = getelementptr i25 %agg_result_1, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="agg_result_1_addr_11"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:22 %agg_result_2_addr_11 = getelementptr i25 %agg_result_2, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="agg_result_2_addr_11"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="4" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:23 %agg_result_3_addr_11 = getelementptr i25 %agg_result_3, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="agg_result_3_addr_11"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:24 %agg_result_0_addr_12 = getelementptr i25 %agg_result_0, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="agg_result_0_addr_12"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="4" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:25 %agg_result_1_addr_12 = getelementptr i25 %agg_result_1, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="agg_result_1_addr_12"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="4" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:26 %agg_result_2_addr_12 = getelementptr i25 %agg_result_2, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="agg_result_2_addr_12"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:27 %agg_result_3_addr_12 = getelementptr i25 %agg_result_3, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="agg_result_3_addr_12"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="25" op_1_bw="4">
<![CDATA[
entry:60 %store_ln0 = store i25 0, i4 %agg_result_0_addr_11

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="25" op_1_bw="4">
<![CDATA[
entry:61 %store_ln0 = store i25 0, i4 %agg_result_1_addr_11

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="25" op_1_bw="4">
<![CDATA[
entry:62 %store_ln0 = store i25 0, i4 %agg_result_2_addr_11

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="25" op_1_bw="4">
<![CDATA[
entry:63 %store_ln0 = store i25 0, i4 %agg_result_3_addr_11

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="25" op_1_bw="4">
<![CDATA[
entry:64 %store_ln0 = store i25 0, i4 %agg_result_0_addr_12

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="25" op_1_bw="4">
<![CDATA[
entry:65 %store_ln0 = store i25 0, i4 %agg_result_1_addr_12

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="25" op_1_bw="4">
<![CDATA[
entry:66 %store_ln0 = store i25 0, i4 %agg_result_2_addr_12

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="25" op_1_bw="4">
<![CDATA[
entry:67 %store_ln0 = store i25 0, i4 %agg_result_3_addr_12

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="56" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:28 %agg_result_0_addr_13 = getelementptr i25 %agg_result_0, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="agg_result_0_addr_13"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:29 %agg_result_1_addr_13 = getelementptr i25 %agg_result_1, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="agg_result_1_addr_13"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:30 %agg_result_2_addr_13 = getelementptr i25 %agg_result_2, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="agg_result_2_addr_13"/></StgValue>
</operation>

<operation id="59" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:31 %agg_result_3_addr_13 = getelementptr i25 %agg_result_3, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="agg_result_3_addr_13"/></StgValue>
</operation>

<operation id="60" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:32 %agg_result_0_addr_14 = getelementptr i25 %agg_result_0, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="agg_result_0_addr_14"/></StgValue>
</operation>

<operation id="61" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:33 %agg_result_1_addr_14 = getelementptr i25 %agg_result_1, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="agg_result_1_addr_14"/></StgValue>
</operation>

<operation id="62" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:34 %agg_result_2_addr_14 = getelementptr i25 %agg_result_2, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="agg_result_2_addr_14"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:35 %agg_result_3_addr_14 = getelementptr i25 %agg_result_3, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="agg_result_3_addr_14"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="25" op_1_bw="4">
<![CDATA[
entry:68 %store_ln0 = store i25 0, i4 %agg_result_0_addr_13

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="25" op_1_bw="4">
<![CDATA[
entry:69 %store_ln0 = store i25 0, i4 %agg_result_1_addr_13

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="25" op_1_bw="4">
<![CDATA[
entry:70 %store_ln0 = store i25 0, i4 %agg_result_2_addr_13

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="25" op_1_bw="4">
<![CDATA[
entry:71 %store_ln0 = store i25 0, i4 %agg_result_3_addr_13

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="25" op_1_bw="4">
<![CDATA[
entry:72 %store_ln0 = store i25 0, i4 %agg_result_0_addr_14

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="25" op_1_bw="4">
<![CDATA[
entry:73 %store_ln0 = store i25 0, i4 %agg_result_1_addr_14

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="25" op_1_bw="4">
<![CDATA[
entry:74 %store_ln0 = store i25 0, i4 %agg_result_2_addr_14

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="25" op_1_bw="4">
<![CDATA[
entry:75 %store_ln0 = store i25 0, i4 %agg_result_3_addr_14

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="72" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:36 %agg_result_0_addr_15 = getelementptr i25 %agg_result_0, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="agg_result_0_addr_15"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:37 %agg_result_1_addr_15 = getelementptr i25 %agg_result_1, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="agg_result_1_addr_15"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="4" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:38 %agg_result_2_addr_15 = getelementptr i25 %agg_result_2, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="agg_result_2_addr_15"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="4" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:39 %agg_result_3_addr_15 = getelementptr i25 %agg_result_3, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="agg_result_3_addr_15"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="4" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:40 %agg_result_0_addr_16 = getelementptr i25 %agg_result_0, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="agg_result_0_addr_16"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="4" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:41 %agg_result_1_addr_16 = getelementptr i25 %agg_result_1, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="agg_result_1_addr_16"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="4" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:42 %agg_result_2_addr_16 = getelementptr i25 %agg_result_2, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="agg_result_2_addr_16"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="4" op_0_bw="25" op_1_bw="64" op_2_bw="64">
<![CDATA[
entry:43 %agg_result_3_addr_16 = getelementptr i25 %agg_result_3, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="agg_result_3_addr_16"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="25" op_1_bw="4">
<![CDATA[
entry:76 %store_ln0 = store i25 0, i4 %agg_result_0_addr_15

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="25" op_1_bw="4">
<![CDATA[
entry:77 %store_ln0 = store i25 0, i4 %agg_result_1_addr_15

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="25" op_1_bw="4">
<![CDATA[
entry:78 %store_ln0 = store i25 0, i4 %agg_result_2_addr_15

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="25" op_1_bw="4">
<![CDATA[
entry:79 %store_ln0 = store i25 0, i4 %agg_result_3_addr_15

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="25" op_1_bw="4">
<![CDATA[
entry:80 %store_ln0 = store i25 0, i4 %agg_result_0_addr_16

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="25" op_1_bw="4">
<![CDATA[
entry:81 %store_ln0 = store i25 0, i4 %agg_result_1_addr_16

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="25" op_1_bw="4">
<![CDATA[
entry:82 %store_ln0 = store i25 0, i4 %agg_result_2_addr_16

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="25" op_1_bw="4">
<![CDATA[
entry:83 %store_ln0 = store i25 0, i4 %agg_result_3_addr_16

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="88" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry:0 %p_read_137 = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p_read3

]]></Node>
<StgValue><ssdm name="p_read_137"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry:1 %p_read_138 = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p_read2

]]></Node>
<StgValue><ssdm name="p_read_138"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry:2 %p_read_139 = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p_read1

]]></Node>
<StgValue><ssdm name="p_read_139"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="25" op_0_bw="25" op_1_bw="25">
<![CDATA[
entry:3 %p_read267 = read i25 @_ssdm_op_Read.ap_auto.i25, i25 %p_read

]]></Node>
<StgValue><ssdm name="p_read267"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="25" op_3_bw="25" op_4_bw="25" op_5_bw="25" op_6_bw="25" op_7_bw="25" op_8_bw="25" op_9_bw="25" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0">
<![CDATA[
entry:84 %call_ln60 = call void @matmul<10ul, 1ul, 4ul>_Pipeline_VITIS_LOOP_71_1, i25 %agg_result_3, i25 %agg_result_2, i25 %agg_result_1, i25 %agg_result_0, i25 %A_0, i25 %p_read267, i25 %p_read_139, i25 %p_read_138, i25 %p_read_137

]]></Node>
<StgValue><ssdm name="call_ln60"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="93" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0" op_1_bw="25" op_2_bw="25" op_3_bw="25" op_4_bw="25" op_5_bw="25" op_6_bw="25" op_7_bw="25" op_8_bw="25" op_9_bw="25" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="0" op_18_bw="0" op_19_bw="0" op_20_bw="0" op_21_bw="0" op_22_bw="0" op_23_bw="0" op_24_bw="0" op_25_bw="0" op_26_bw="0" op_27_bw="0" op_28_bw="0" op_29_bw="0" op_30_bw="0" op_31_bw="0" op_32_bw="0" op_33_bw="0" op_34_bw="0" op_35_bw="0" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0" op_41_bw="0" op_42_bw="0" op_43_bw="0" op_44_bw="0" op_45_bw="0" op_46_bw="0" op_47_bw="0" op_48_bw="0" op_49_bw="0">
<![CDATA[
entry:84 %call_ln60 = call void @matmul<10ul, 1ul, 4ul>_Pipeline_VITIS_LOOP_71_1, i25 %agg_result_3, i25 %agg_result_2, i25 %agg_result_1, i25 %agg_result_0, i25 %A_0, i25 %p_read267, i25 %p_read_139, i25 %p_read_138, i25 %p_read_137

]]></Node>
<StgValue><ssdm name="call_ln60"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="0">
<![CDATA[
entry:85 %ret_ln86 = ret

]]></Node>
<StgValue><ssdm name="ret_ln86"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
