open_project kernel_3mm_1652686889_1638
set_top kernel_3mm
add_files ../ML_in.cpp
open_solution "solution1"
set_part { xc7k70tfbv676-1 }
create_clock -period 10 -name default
source ML_directive_1652686889_1638

csynth_design

exit