<table class="sphinxhide" width="100%">
 <tr width="100%">
    <td align="center"><img src="https://github.com/Xilinx/Image-Collateral/blob/main/xilinx-logo.png?raw=true" width="30%"/><h1>2023.2 AMD Vivado™ Design Flow Specific Tutorials</h1>
    <a href="https://www.xilinx.com/products/design-tools/vivado.html">See Vivado Development Environment on xilinx.com</a>
    </td>
 </tr>
</table>

# IP integrator Tutorials

<table style="width:100%">
 <tr>
 <td width="35%" align="center"><b>Tutorial</b>
 <td width="65%" align="center"><b>Description</b>
 </tr>
 <tr>
 <td align="center"><a href="./Lab_1/">Basic MicroBlaze Design</a></td>
 <td>This tutorial demonstrates a basic MicroBlaze design using IP integrator in UltraScale+. This will showcase some basic IP integrator features like adding IPs from the IP Catalog, running connection automation, and many more.</td>
 </tr>
 <tr>
 <td align="center"><a href="./Lab_2/">Designing with IP integrator using Block Design Containers</a></td>
 <td>This tutorial demonstrates the use of Block Design Containers through both the Top Down and Bottom Up flow. These flows have been shown through a tcl-based design and an IP integrator-based design.</td>
 </tr>
 <tr>
 <td align="center"><a href="./Lab_3/">Module Referencing in IP integrator</a></td>
 <td>This tutorial demonstrates the RTL module reference feature, the RTL inference feature, and lastly the new X_MODULE_SPEC feature, which combines the existing X_INTERFACE_INFO and X_INTERFACE_PARAMETER HDL attributes.</td>
 </tr>
 <tr>
 <td align="center"><a href="./Lab_4/">Basic Versal Design</a></td>
 <td>This tutorial demonstrates how to create a basic Versal design by configuring the CIPS IP,  the hardened DDR Memory Controller (DDRMC) through the NoC IP, and takes you through some other IP integrator features as well.</td>
 </tr>
 <tr>
 <td align="center"><a href="./Lab_5/">Designing with IP Integrator Design with RTL top</a></td>
 <td>This tutorial walks you through the steps of building an IPI design with RTL as top. You will generate the post implementation xsa and run it on the PetaLinux, and learn how the BD addressing of an RTL top design gets mapped to device tree generated in the petaliux through Xilinx shell archive (xsa).</td>
 </tr>
 </table>


<hr class="sphinxhide"></hr>

<p class="sphinxhide" align="center"><sub>Copyright © 2020–2024 Advanced Micro Devices, Inc.</sub></p>

<p class="sphinxhide" align="center"><sup><a href="https://www.amd.com/en/corporate/copyright">Terms and Conditions</a></sup></p>
