Release 14.7 Map P.20131013 (nt64)
Xilinx Map Application Log File for Design 'tb'

Design Information
------------------
Command Line   : map -intstyle ise -p xc5vlx110t-ff1136-1 -w -logic_opt off -ol
high -t 1 -register_duplication off -global_opt off -mt off -cm area -ir off -pr
off -lc off -power off -o tb_map.ncd tb.ngd tb.pcf 
Target Device  : xc5vlx110t
Target Package : ff1136
Target Speed   : -1
Mapper Version : virtex5 -- $Revision: 1.55 $
Mapped Date    : Sun Dec 15 21:15:12 2019

Mapping design into LUTs...
WARNING:MapLib:701 - Signal clk connected to top level port clk has been
   removed.
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 16 secs 
Total CPU  time at the beginning of Placer: 15 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:5) REAL time: 18 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:5) REAL time: 18 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:5) REAL time: 18 secs 

Phase 4.37  Local Placement Optimization
Phase 4.37  Local Placement Optimization (Checksum:5) REAL time: 18 secs 

Phase 5.33  Local Placement Optimization
Phase 5.33  Local Placement Optimization (Checksum:5) REAL time: 18 secs 

Phase 6.32  Local Placement Optimization
Phase 6.32  Local Placement Optimization (Checksum:5) REAL time: 18 secs 

Phase 7.2  Initial Clock and IO Placement

Phase 7.2  Initial Clock and IO Placement (Checksum:5) REAL time: 19 secs 

Phase 8.36  Local Placement Optimization
Phase 8.36  Local Placement Optimization (Checksum:5) REAL time: 19 secs 

Phase 9.30  Global Clock Region Assignment
Phase 9.30  Global Clock Region Assignment (Checksum:5) REAL time: 19 secs 

Phase 10.3  Local Placement Optimization

Phase 10.3  Local Placement Optimization (Checksum:5) REAL time: 19 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:5) REAL time: 19 secs 

Phase 12.8  Global Placement
Phase 12.8  Global Placement (Checksum:5) REAL time: 19 secs 

Phase 13.29  Local Placement Optimization
Phase 13.29  Local Placement Optimization (Checksum:5) REAL time: 19 secs 

Phase 14.5  Local Placement Optimization
Phase 14.5  Local Placement Optimization (Checksum:5) REAL time: 19 secs 

Phase 15.18  Placement Optimization
Phase 15.18  Placement Optimization (Checksum:5) REAL time: 19 secs 

Phase 16.5  Local Placement Optimization
Phase 16.5  Local Placement Optimization (Checksum:5) REAL time: 19 secs 

Phase 17.34  Placement Validation
Phase 17.34  Placement Validation (Checksum:5) REAL time: 19 secs 

Total REAL time to Placer completion: 19 secs 
Total CPU  time to Placer completion: 18 secs 
Running post-placement packing...
Writing output files...

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:    1
Slice Logic Utilization:

Slice Logic Distribution:

IO Utilization:
  Number of bonded IOBs:                         1 out of     640    1%

Specific Feature Utilization:

Peak Memory Usage:  4764 MB
Total REAL time to MAP completion:  20 secs 
Total CPU time to MAP completion:   19 secs 

Mapping completed.
See MAP report file "tb_map.mrp" for details.
