# //  ModelSim SE-64 10.1c Jul 28 2012 
# //
# //  Copyright 1991-2012 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  THIS WORK CONTAINS TRADE SECRET AND PROPRIETARY INFORMATION
# //  WHICH IS THE PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS
# //  LICENSORS AND IS SUBJECT TO LICENSE TERMS.
# //
pwd
# E:/SYNCDISK/EDU_LAB/NumeralSys_LAB/lab_prj/Verilog/modelsim
do build.do
# Reading D:\modeltech64_10.1c\win64/../modelsim.ini
# "work" maps to directory ./work. (Default mapping)
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module testbench
# -- Compiling module gen_clk_rst
# 
# Top level modules:
# 	testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module s_add
# ** Error: ../hdlsrc/dut.v(4): Identifier must be declared with a port mode: OUT.
# ** Error: ../hdlsrc/dut.v(21): near "IN1": syntax error, unexpected IDENTIFIER, expecting import or ';' or '#' or '('
# ** Error: D:/modeltech64_10.1c/win64/vlog failed.
# Error in macro ./build.do line 4
# D:/modeltech64_10.1c/win64/vlog failed.
#     while executing
# "vlog +incdir+../hdlsrc/ ../hdlsrc/dut.v"
do build.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Reading D:\modeltech64_10.1c\win64/../modelsim.ini
# "work" maps to directory ./work. (Default mapping)
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module testbench
# -- Compiling module gen_clk_rst
# 
# Top level modules:
# 	testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module s_add
# ** Error: ../hdlsrc/dut.v(23): near "IN1": syntax error, unexpected IDENTIFIER, expecting import or ';' or '#' or '('
# ** Error: D:/modeltech64_10.1c/win64/vlog failed.
# Error in macro ./build.do line 4
# D:/modeltech64_10.1c/win64/vlog failed.
#     while executing
# "vlog +incdir+../hdlsrc/ ../hdlsrc/dut.v"
do build.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Reading D:\modeltech64_10.1c\win64/../modelsim.ini
# "work" maps to directory ./work. (Default mapping)
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module testbench
# -- Compiling module gen_clk_rst
# 
# Top level modules:
# 	testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module s_add
# -- Compiling module s_mult
# 
# Top level modules:
# 	s_add
# 	s_mult
do sim_run.do
# vsim -lib work -c -novopt testbench 
# Refreshing E:/SYNCDISK/EDU_LAB/NumeralSys_LAB/lab_prj/Verilog/modelsim/work.testbench
# Loading work.testbench
# Refreshing E:/SYNCDISK/EDU_LAB/NumeralSys_LAB/lab_prj/Verilog/modelsim/work.gen_clk_rst
# Loading work.gen_clk_rst
run -all
# Break in Module testbench at ../hdlsrc/testbench.v line 19
add wave -position insertpoint sim:/testbench/U_gen_clk_rst/*
add wave  \
sim:/testbench/U_gen_clk_rst/CLK_PERIOD_HALF \
sim:/testbench/U_gen_clk_rst/O_CLK \
sim:/testbench/U_gen_clk_rst/O_RST
add wave -position insertpoint  \
sim:/testbench/U_gen_clk_rst/O_CLK
restart
run -all
# Break in Module testbench at ../hdlsrc/testbench.v line 19
do build.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Reading D:\modeltech64_10.1c\win64/../modelsim.ini
# "work" maps to directory ./work. (Default mapping)
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module testbench
# ** Error: ../hdlsrc/testbench.v(53): (vlog-2110) Illegal reference to net "R_s_add_IN1".
# 
# ** Error: ../hdlsrc/testbench.v(54): (vlog-2110) Illegal reference to net "R_s_add_IN2".
# 
# ** Error: ../hdlsrc/testbench.v(59): (vlog-2110) Illegal reference to net "R_s_add_IN1".
# 
# ** Error: ../hdlsrc/testbench.v(60): (vlog-2110) Illegal reference to net "R_s_add_IN2".
# 
# -- Compiling module gen_clk_rst
# ** Error: D:/modeltech64_10.1c/win64/vlog failed.
# Error in macro ./build.do line 3
# D:/modeltech64_10.1c/win64/vlog failed.
#     while executing
# "vlog +incdir+../hdlsrc/ ../hdlsrc/testbench.v"
do build.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Reading D:\modeltech64_10.1c\win64/../modelsim.ini
# "work" maps to directory ./work. (Default mapping)
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module testbench
# ** Error: ../hdlsrc/testbench.v(59): (vlog-2730) Undefined variable: 'R_s_add_IN1'.
# 
# ** Error: ../hdlsrc/testbench.v(60): (vlog-2730) Undefined variable: 'R_s_add_IN2'.
# 
# -- Compiling module gen_clk_rst
# ** Error: D:/modeltech64_10.1c/win64/vlog failed.
# Error in macro ./build.do line 3
# D:/modeltech64_10.1c/win64/vlog failed.
#     while executing
# "vlog +incdir+../hdlsrc/ ../hdlsrc/testbench.v"
do build.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Reading D:\modeltech64_10.1c\win64/../modelsim.ini
# "work" maps to directory ./work. (Default mapping)
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module testbench
# -- Compiling module gen_clk_rst
# 
# Top level modules:
# 	testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module s_add
# -- Compiling module s_mult
# 
# Top level modules:
# 	s_add
# 	s_mult
restart
# Refreshing E:/SYNCDISK/EDU_LAB/NumeralSys_LAB/lab_prj/Verilog/modelsim/work.testbench
# Loading work.testbench
# Refreshing E:/SYNCDISK/EDU_LAB/NumeralSys_LAB/lab_prj/Verilog/modelsim/work.gen_clk_rst
# Loading work.gen_clk_rst
# Refreshing E:/SYNCDISK/EDU_LAB/NumeralSys_LAB/lab_prj/Verilog/modelsim/work.s_add
# Loading work.s_add
# Refreshing E:/SYNCDISK/EDU_LAB/NumeralSys_LAB/lab_prj/Verilog/modelsim/work.s_mult
# Loading work.s_mult
# ** Error: (vsim-10000) ../hdlsrc/testbench.v(36): Unresolved defparam reference to 's_add' in s_add.INWL.
# 
#         Region: /testbench
do build.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Reading D:\modeltech64_10.1c\win64/../modelsim.ini
# "work" maps to directory ./work. (Default mapping)
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module testbench
# -- Compiling module gen_clk_rst
# 
# Top level modules:
# 	testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module s_add
# -- Compiling module s_mult
# 
# Top level modules:
# 	s_add
# 	s_mult
do sim_run.do
# vsim -lib work -c -novopt testbench 
# Refreshing E:/SYNCDISK/EDU_LAB/NumeralSys_LAB/lab_prj/Verilog/modelsim/work.testbench
# Loading work.testbench
# Refreshing E:/SYNCDISK/EDU_LAB/NumeralSys_LAB/lab_prj/Verilog/modelsim/work.gen_clk_rst
# Loading work.gen_clk_rst
# Refreshing E:/SYNCDISK/EDU_LAB/NumeralSys_LAB/lab_prj/Verilog/modelsim/work.s_add
# Loading work.s_add
# Refreshing E:/SYNCDISK/EDU_LAB/NumeralSys_LAB/lab_prj/Verilog/modelsim/work.s_mult
# Loading work.s_mult
add wave  \
sim:/testbench/R_U_add_IN1 \
sim:/testbench/R_U_add_IN2 \
sim:/testbench/W_U_add_OUT \
sim:/testbench/R_U_mul_IN1 \
sim:/testbench/R_U_mul_IN2 \
sim:/testbench/W_U_mul_OUT
restart
run -all
# Break in Module testbench at ../hdlsrc/testbench.v line 19
do sim_run.do
# vsim -lib work -c -novopt testbench 
# Loading work.testbench
# Loading work.gen_clk_rst
# Loading work.s_add
# Loading work.s_mult
do build.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Reading D:\modeltech64_10.1c\win64/../modelsim.ini
# "work" maps to directory ./work. (Default mapping)
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module testbench
# -- Compiling module gen_clk_rst
# 
# Top level modules:
# 	testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module s_add
# -- Compiling module s_mult
# 
# Top level modules:
# 	s_add
# 	s_mult
restart
# Refreshing E:/SYNCDISK/EDU_LAB/NumeralSys_LAB/lab_prj/Verilog/modelsim/work.testbench
# Loading work.testbench
# Refreshing E:/SYNCDISK/EDU_LAB/NumeralSys_LAB/lab_prj/Verilog/modelsim/work.gen_clk_rst
# Loading work.gen_clk_rst
# Refreshing E:/SYNCDISK/EDU_LAB/NumeralSys_LAB/lab_prj/Verilog/modelsim/work.s_add
# Loading work.s_add
# Refreshing E:/SYNCDISK/EDU_LAB/NumeralSys_LAB/lab_prj/Verilog/modelsim/work.s_mult
# Loading work.s_mult
add wave  \
sim:/testbench/r_U_add_IN1 \
sim:/testbench/r_U_mul_IN1 \
sim:/testbench/r_U_add_IN2 \
sim:/testbench/r_U_mul_IN2 \
sim:/testbench/r_U_add_OUT \
sim:/testbench/r_U_mul_OUT
restart
run -all
# Break in Module testbench at ../hdlsrc/testbench.v line 19
restart
add wave  \
sim:/testbench/R_U_add_IN1 \
sim:/testbench/R_U_add_IN2 \
sim:/testbench/W_U_add_OUT \
sim:/testbench/R_U_mul_IN1 \
sim:/testbench/R_U_mul_IN2 \
sim:/testbench/W_U_mul_OUT
run -all
# Break in Module testbench at ../hdlsrc/testbench.v line 19
do build.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Reading D:\modeltech64_10.1c\win64/../modelsim.ini
# "work" maps to directory ./work. (Default mapping)
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module testbench
# -- Compiling module gen_clk_rst
# 
# Top level modules:
# 	testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module s_add
# -- Compiling module s_mult
# 
# Top level modules:
# 	s_add
# 	s_mult
restart
# Refreshing E:/SYNCDISK/EDU_LAB/NumeralSys_LAB/lab_prj/Verilog/modelsim/work.testbench
# Loading work.testbench
# Refreshing E:/SYNCDISK/EDU_LAB/NumeralSys_LAB/lab_prj/Verilog/modelsim/work.gen_clk_rst
# Loading work.gen_clk_rst
# Refreshing E:/SYNCDISK/EDU_LAB/NumeralSys_LAB/lab_prj/Verilog/modelsim/work.s_add
# Loading work.s_add
# Refreshing E:/SYNCDISK/EDU_LAB/NumeralSys_LAB/lab_prj/Verilog/modelsim/work.s_mult
# Loading work.s_mult
run -all
# Break in Module testbench at ../hdlsrc/testbench.v line 19
do build.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Reading D:\modeltech64_10.1c\win64/../modelsim.ini
# "work" maps to directory ./work. (Default mapping)
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module testbench
# -- Compiling module gen_clk_rst
# 
# Top level modules:
# 	testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module s_add
# -- Compiling module s_mult
# 
# Top level modules:
# 	s_add
# 	s_mult
restart
# Refreshing E:/SYNCDISK/EDU_LAB/NumeralSys_LAB/lab_prj/Verilog/modelsim/work.testbench
# Loading work.testbench
# Refreshing E:/SYNCDISK/EDU_LAB/NumeralSys_LAB/lab_prj/Verilog/modelsim/work.gen_clk_rst
# Loading work.gen_clk_rst
# Refreshing E:/SYNCDISK/EDU_LAB/NumeralSys_LAB/lab_prj/Verilog/modelsim/work.s_add
# Loading work.s_add
# Refreshing E:/SYNCDISK/EDU_LAB/NumeralSys_LAB/lab_prj/Verilog/modelsim/work.s_mult
# Loading work.s_mult
run -all
# Break in Module testbench at ../hdlsrc/testbench.v line 19
do build.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Reading D:\modeltech64_10.1c\win64/../modelsim.ini
# "work" maps to directory ./work. (Default mapping)
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module testbench
# -- Compiling module gen_clk_rst
# 
# Top level modules:
# 	testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module s_add
# -- Compiling module s_mult
# 
# Top level modules:
# 	s_add
# 	s_mult
restart
# Refreshing E:/SYNCDISK/EDU_LAB/NumeralSys_LAB/lab_prj/Verilog/modelsim/work.testbench
# Loading work.testbench
# Refreshing E:/SYNCDISK/EDU_LAB/NumeralSys_LAB/lab_prj/Verilog/modelsim/work.gen_clk_rst
# Loading work.gen_clk_rst
# Refreshing E:/SYNCDISK/EDU_LAB/NumeralSys_LAB/lab_prj/Verilog/modelsim/work.s_add
# Loading work.s_add
# Refreshing E:/SYNCDISK/EDU_LAB/NumeralSys_LAB/lab_prj/Verilog/modelsim/work.s_mult
# Loading work.s_mult
restart
do build.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Reading D:\modeltech64_10.1c\win64/../modelsim.ini
# "work" maps to directory ./work. (Default mapping)
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module testbench
# -- Compiling module gen_clk_rst
# 
# Top level modules:
# 	testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module s_add
# -- Compiling module s_mult
# 
# Top level modules:
# 	s_add
# 	s_mult
restart
# Refreshing E:/SYNCDISK/EDU_LAB/NumeralSys_LAB/lab_prj/Verilog/modelsim/work.testbench
# Loading work.testbench
# Refreshing E:/SYNCDISK/EDU_LAB/NumeralSys_LAB/lab_prj/Verilog/modelsim/work.gen_clk_rst
# Loading work.gen_clk_rst
# Refreshing E:/SYNCDISK/EDU_LAB/NumeralSys_LAB/lab_prj/Verilog/modelsim/work.s_add
# Loading work.s_add
# Refreshing E:/SYNCDISK/EDU_LAB/NumeralSys_LAB/lab_prj/Verilog/modelsim/work.s_mult
# Loading work.s_mult
add wave  \
sim:/testbench/R_U_add_IN1 \
sim:/testbench/R_U_add_IN2 \
sim:/testbench/W_U_add_OUT \
sim:/testbench/R_U_mul_IN1 \
sim:/testbench/R_U_mul_IN2 \
sim:/testbench/W_U_mul_OUT \
sim:/testbench/real_U_add_IN1 \
sim:/testbench/real_U_mul_IN1 \
sim:/testbench/real_U_add_IN2 \
sim:/testbench/real_U_mul_IN2 \
sim:/testbench/real_U_add_OUT \
sim:/testbench/real_U_mul_OUT
run -all
# Break in Module testbench at ../hdlsrc/testbench.v line 19
do build.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Reading D:\modeltech64_10.1c\win64/../modelsim.ini
# "work" maps to directory ./work. (Default mapping)
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module testbench
# -- Compiling module gen_clk_rst
# 
# Top level modules:
# 	testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module s_add
# -- Compiling module s_mult
# 
# Top level modules:
# 	s_add
# 	s_mult
restart
# Refreshing E:/SYNCDISK/EDU_LAB/NumeralSys_LAB/lab_prj/Verilog/modelsim/work.testbench
# Loading work.testbench
# Refreshing E:/SYNCDISK/EDU_LAB/NumeralSys_LAB/lab_prj/Verilog/modelsim/work.gen_clk_rst
# Loading work.gen_clk_rst
# Refreshing E:/SYNCDISK/EDU_LAB/NumeralSys_LAB/lab_prj/Verilog/modelsim/work.s_add
# Loading work.s_add
# Refreshing E:/SYNCDISK/EDU_LAB/NumeralSys_LAB/lab_prj/Verilog/modelsim/work.s_mult
# Loading work.s_mult
run -all
# Break in Module testbench at ../hdlsrc/testbench.v line 19
do build.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Reading D:\modeltech64_10.1c\win64/../modelsim.ini
# "work" maps to directory ./work. (Default mapping)
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module testbench
# -- Compiling module gen_clk_rst
# 
# Top level modules:
# 	testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module s_add
# -- Compiling module s_mult
# 
# Top level modules:
# 	s_add
# 	s_mult
restart
# Refreshing E:/SYNCDISK/EDU_LAB/NumeralSys_LAB/lab_prj/Verilog/modelsim/work.testbench
# Loading work.testbench
# Refreshing E:/SYNCDISK/EDU_LAB/NumeralSys_LAB/lab_prj/Verilog/modelsim/work.gen_clk_rst
# Loading work.gen_clk_rst
# Refreshing E:/SYNCDISK/EDU_LAB/NumeralSys_LAB/lab_prj/Verilog/modelsim/work.s_add
# Loading work.s_add
# Refreshing E:/SYNCDISK/EDU_LAB/NumeralSys_LAB/lab_prj/Verilog/modelsim/work.s_mult
# Loading work.s_mult
run -all
# Break in Module testbench at ../hdlsrc/testbench.v line 19
do build.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Reading D:\modeltech64_10.1c\win64/../modelsim.ini
# "work" maps to directory ./work. (Default mapping)
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module testbench
# -- Compiling module gen_clk_rst
# 
# Top level modules:
# 	testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module s_add
# -- Compiling module s_mult
# 
# Top level modules:
# 	s_add
# 	s_mult
restart
# Refreshing E:/SYNCDISK/EDU_LAB/NumeralSys_LAB/lab_prj/Verilog/modelsim/work.testbench
# Loading work.testbench
# Refreshing E:/SYNCDISK/EDU_LAB/NumeralSys_LAB/lab_prj/Verilog/modelsim/work.gen_clk_rst
# Loading work.gen_clk_rst
# Refreshing E:/SYNCDISK/EDU_LAB/NumeralSys_LAB/lab_prj/Verilog/modelsim/work.s_add
# Loading work.s_add
# Refreshing E:/SYNCDISK/EDU_LAB/NumeralSys_LAB/lab_prj/Verilog/modelsim/work.s_mult
# Loading work.s_mult
add wave  \
sim:/testbench/W_clk \
sim:/testbench/W_rst \
sim:/testbench/R_U_add_IN1 \
sim:/testbench/R_U_add_IN2 \
sim:/testbench/W_U_add_OUT \
sim:/testbench/R_U_mul_IN1 \
sim:/testbench/R_U_mul_IN2 \
sim:/testbench/W_U_mul_OUT \
sim:/testbench/real_U_add_IN1_q \
sim:/testbench/real_U_mul_IN1_q \
sim:/testbench/real_U_add_IN2_q \
sim:/testbench/real_U_mul_IN2_q \
sim:/testbench/real_U_add_OUT_q \
sim:/testbench/real_U_mul_OUT_q \
sim:/testbench/real_U_add_OUT_f \
sim:/testbench/real_U_mul_OUT_f
run -all
# Break in Module testbench at ../hdlsrc/testbench.v line 19
do build.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Reading D:\modeltech64_10.1c\win64/../modelsim.ini
# "work" maps to directory ./work. (Default mapping)
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module testbench
# -- Compiling module gen_clk_rst
# 
# Top level modules:
# 	testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module s_add
# -- Compiling module s_mult
# 
# Top level modules:
# 	s_add
# 	s_mult
restart
# Refreshing E:/SYNCDISK/EDU_LAB/NumeralSys_LAB/lab_prj/Verilog/modelsim/work.testbench
# Loading work.testbench
# Refreshing E:/SYNCDISK/EDU_LAB/NumeralSys_LAB/lab_prj/Verilog/modelsim/work.gen_clk_rst
# Loading work.gen_clk_rst
# Refreshing E:/SYNCDISK/EDU_LAB/NumeralSys_LAB/lab_prj/Verilog/modelsim/work.s_add
# Loading work.s_add
# Refreshing E:/SYNCDISK/EDU_LAB/NumeralSys_LAB/lab_prj/Verilog/modelsim/work.s_mult
# Loading work.s_mult
run -all
# Break in Module testbench at ../hdlsrc/testbench.v line 19
do build.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Reading D:\modeltech64_10.1c\win64/../modelsim.ini
# "work" maps to directory ./work. (Default mapping)
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module testbench
# -- Compiling module gen_clk_rst
# 
# Top level modules:
# 	testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module s_add
# -- Compiling module s_mult
# 
# Top level modules:
# 	s_add
# 	s_mult
restart
# Refreshing E:/SYNCDISK/EDU_LAB/NumeralSys_LAB/lab_prj/Verilog/modelsim/work.testbench
# Loading work.testbench
# Refreshing E:/SYNCDISK/EDU_LAB/NumeralSys_LAB/lab_prj/Verilog/modelsim/work.gen_clk_rst
# Loading work.gen_clk_rst
# Refreshing E:/SYNCDISK/EDU_LAB/NumeralSys_LAB/lab_prj/Verilog/modelsim/work.s_add
# Loading work.s_add
# Refreshing E:/SYNCDISK/EDU_LAB/NumeralSys_LAB/lab_prj/Verilog/modelsim/work.s_mult
# Loading work.s_mult
run -all
# Break in Module testbench at ../hdlsrc/testbench.v line 19
do build.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Reading D:\modeltech64_10.1c\win64/../modelsim.ini
# "work" maps to directory ./work. (Default mapping)
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module testbench
# -- Compiling module gen_clk_rst
# 
# Top level modules:
# 	testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module s_add
# -- Compiling module s_mult
# 
# Top level modules:
# 	s_add
# 	s_mult
restart
# Refreshing E:/SYNCDISK/EDU_LAB/NumeralSys_LAB/lab_prj/Verilog/modelsim/work.testbench
# Loading work.testbench
# Refreshing E:/SYNCDISK/EDU_LAB/NumeralSys_LAB/lab_prj/Verilog/modelsim/work.gen_clk_rst
# Loading work.gen_clk_rst
# Refreshing E:/SYNCDISK/EDU_LAB/NumeralSys_LAB/lab_prj/Verilog/modelsim/work.s_add
# Loading work.s_add
# Refreshing E:/SYNCDISK/EDU_LAB/NumeralSys_LAB/lab_prj/Verilog/modelsim/work.s_mult
# Loading work.s_mult
run -all
# Break in Module testbench at ../hdlsrc/testbench.v line 19
do build.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Reading D:\modeltech64_10.1c\win64/../modelsim.ini
# "work" maps to directory ./work. (Default mapping)
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module testbench
# -- Compiling module gen_clk_rst
# 
# Top level modules:
# 	testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module s_add
# -- Compiling module s_mult
# 
# Top level modules:
# 	s_add
# 	s_mult
restart
# Refreshing E:/SYNCDISK/EDU_LAB/NumeralSys_LAB/lab_prj/Verilog/modelsim/work.testbench
# Loading work.testbench
# Refreshing E:/SYNCDISK/EDU_LAB/NumeralSys_LAB/lab_prj/Verilog/modelsim/work.gen_clk_rst
# Loading work.gen_clk_rst
# Refreshing E:/SYNCDISK/EDU_LAB/NumeralSys_LAB/lab_prj/Verilog/modelsim/work.s_add
# Loading work.s_add
# Refreshing E:/SYNCDISK/EDU_LAB/NumeralSys_LAB/lab_prj/Verilog/modelsim/work.s_mult
# Loading work.s_mult
run -all
# Break in Module testbench at ../hdlsrc/testbench.v line 19
do build.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Reading D:\modeltech64_10.1c\win64/../modelsim.ini
# "work" maps to directory ./work. (Default mapping)
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module testbench
# -- Compiling module gen_clk_rst
# 
# Top level modules:
# 	testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module s_add
# -- Compiling module s_mult
# 
# Top level modules:
# 	s_add
# 	s_mult
restart
# Refreshing E:/SYNCDISK/EDU_LAB/NumeralSys_LAB/lab_prj/Verilog/modelsim/work.testbench
# Loading work.testbench
# Refreshing E:/SYNCDISK/EDU_LAB/NumeralSys_LAB/lab_prj/Verilog/modelsim/work.gen_clk_rst
# Loading work.gen_clk_rst
# Refreshing E:/SYNCDISK/EDU_LAB/NumeralSys_LAB/lab_prj/Verilog/modelsim/work.s_add
# Loading work.s_add
# Refreshing E:/SYNCDISK/EDU_LAB/NumeralSys_LAB/lab_prj/Verilog/modelsim/work.s_mult
# Loading work.s_mult
run -all
# Break in Module testbench at ../hdlsrc/testbench.v line 19
do build.do
# ** Warning: (vlib-34) Library already exists at "work".
# 
# Reading D:\modeltech64_10.1c\win64/../modelsim.ini
# "work" maps to directory ./work. (Default mapping)
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module testbench
# -- Compiling module gen_clk_rst
# 
# Top level modules:
# 	testbench
# Model Technology ModelSim SE-64 vlog 10.1c Compiler 2012.07 Jul 27 2012
# -- Compiling module s_add
# -- Compiling module s_mult
# 
# Top level modules:
# 	s_add
# 	s_mult
restart
# Refreshing E:/SYNCDISK/EDU_LAB/NumeralSys_LAB/lab_prj/Verilog/modelsim/work.testbench
# Loading work.testbench
# Refreshing E:/SYNCDISK/EDU_LAB/NumeralSys_LAB/lab_prj/Verilog/modelsim/work.gen_clk_rst
# Loading work.gen_clk_rst
# Refreshing E:/SYNCDISK/EDU_LAB/NumeralSys_LAB/lab_prj/Verilog/modelsim/work.s_add
# Loading work.s_add
# Refreshing E:/SYNCDISK/EDU_LAB/NumeralSys_LAB/lab_prj/Verilog/modelsim/work.s_mult
# Loading work.s_mult
run -all
# Break in Module testbench at ../hdlsrc/testbench.v line 19
