Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Fri Nov 13 16:44:21 2020
| Host         : NoorWindows running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file lab5_top_control_sets_placed.rpt
| Design       : lab5_top
| Device       : xc7z020
-------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    29 |
|    Minimum number of control sets                        |    29 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   110 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    29 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     2 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     6 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    11 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             114 |           46 |
| No           | No                    | Yes                    |              44 |           18 |
| No           | Yes                   | No                     |              71 |           29 |
| Yes          | No                    | No                     |              81 |           38 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             108 |           35 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------+---------------------------------------------------------------------+--------------------------------------------------+------------------+----------------+--------------+
|              Clock Signal              |                            Enable Signal                            |                 Set/Reset Signal                 | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------------------------+---------------------------------------------------------------------+--------------------------------------------------+------------------+----------------+--------------+
|  adau1761_codec/codec_clock_gen/CLK_48 | adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_scl_i_1_n_0     |                                                  |                1 |              1 |         1.00 |
|  adau1761_codec/codec_clock_gen/CLK_48 | adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_sda_t_i_1_n_0   |                                                  |                1 |              1 |         1.00 |
|  U2/inst/clk_out1                      | music_player/song_reader/note_counter/E[0]                          | btn_IBUF[2]                                      |                1 |              2 |         2.00 |
|  U2/inst/clk_out2                      |                                                                     | U3/inst/rst_in                                   |                1 |              2 |         2.00 |
|  adau1761_codec/codec_clock_gen/CLK_48 | adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_bits_left0      |                                                  |                2 |              4 |         2.00 |
|  adau1761_codec/codec_clock_gen/CLK_48 | adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/state[3]_i_1_n_0    |                                                  |                3 |              4 |         1.33 |
|  U2/inst/clk_out1                      | music_player/song_reader/fsm/q_reg[0]_1[0]                          | btn_IBUF[2]                                      |                2 |              6 |         3.00 |
|  adau1761_codec/codec_clock_gen/CLK_48 | adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/bitcount[7]_i_1_n_0 |                                                  |                3 |              8 |         2.67 |
|  U2/inst/clk_out1                      |                                                                     | music_player/song_reader/note_counter/SR[0]      |                3 |              8 |         2.67 |
|  U2/inst/clk_out1                      | wd_top/wc/state_flip_flop/E[0]                                      | wd_top/wc/state_flip_flop/SR[0]                  |                4 |              8 |         2.00 |
|  U2/inst/clk_out1                      | wd_top/wd/read_address_changed                                      | btn_IBUF[2]                                      |                3 |              8 |         2.67 |
|  adau1761_codec/codec_clock_gen/CLK_48 | adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/i2c_data[8]_i_1_n_0 |                                                  |                5 |              9 |         1.80 |
|  U2/inst/clk_out1                      | vga_control/vde                                                     | btn_IBUF[2]                                      |                3 |              9 |         3.00 |
|  adau1761_codec/codec_clock_gen/CLK_48 |                                                                     |                                                  |                9 |             10 |         1.11 |
|  U2/inst/clk_out1                      | adau1761_codec/i2c_interface/Inst_i2s_data_interface/E[0]           | music_player/beat_generator/counter/q[9]_i_1_n_0 |                2 |             10 |         5.00 |
|  U2/inst/clk_out2                      |                                                                     | vga_control/hcounter[10]_i_1_n_0                 |                7 |             11 |         1.57 |
|  U2/inst/clk_out2                      | vga_control/eqOp                                                    | vga_control/vcounter[10]_i_1_n_0                 |                4 |             11 |         2.75 |
|  U2/inst/clk_out1                      |                                                                     | btn_IBUF[2]                                      |                9 |             12 |         1.33 |
|  adau1761_codec/codec_clock_gen/CLK_48 | adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/delay[15]_i_1_n_0   |                                                  |                7 |             16 |         2.29 |
|  U2/inst/clk_out1                      |                                                                     |                                                  |                7 |             16 |         2.29 |
|  U2/inst/clk_out1                      | adau1761_codec/i2c_interface/Inst_i2s_data_interface/E[0]           | btn_IBUF[2]                                      |                5 |             16 |         3.20 |
|  U2/inst/clk_out1                      | music_player/note_player/sine_read/ready_2/E[0]                     | btn_IBUF[2]                                      |                5 |             16 |         3.20 |
|  adau1761_codec/codec_clock_gen/CLK_48 | adau1761_codec/i2c_interface/Inst_i2s_data_interface/i2s_lr_last    |                                                  |               10 |             18 |         1.80 |
|  adau1761_codec/codec_clock_gen/CLK_48 | adau1761_codec/i2c_interface/Inst_i2c/Inst_i3c2/pcnext[9]_i_1_n_0   |                                                  |                6 |             20 |         3.33 |
|  U2/inst/clk_out1                      |                                                                     | play_button_press_unit/debounce/state/q_reg[1]_0 |                5 |             20 |         4.00 |
|  U2/inst/clk_out1                      |                                                                     | next_button_press_unit/debounce/state/q_reg[1]_0 |                5 |             20 |         4.00 |
|  U2/inst/clk_out1                      | music_player/mcu/playing_reg/generate_next0                         | btn_IBUF[2]                                      |                6 |             22 |         3.67 |
|  U2/inst/clk_out2                      |                                                                     | U3/inst/rst_q2                                   |               17 |             42 |         2.47 |
|  U2/inst/clk_out2                      |                                                                     |                                                  |               33 |            116 |         3.52 |
+----------------------------------------+---------------------------------------------------------------------+--------------------------------------------------+------------------+----------------+--------------+


