// Seed: 3901781915
module module_0 (
    input tri1 id_0,
    input supply1 id_1,
    output wand id_2,
    input uwire id_3,
    output supply1 id_4
);
  assign id_2 = id_1 < 1;
  wire id_6;
  wire id_7;
  wire id_8;
endmodule
module module_0 (
    inout supply1 id_0,
    input tri1 id_1,
    input wor id_2,
    input wor id_3,
    input supply0 id_4,
    input tri id_5,
    input tri0 id_6,
    output tri0 id_7,
    input uwire id_8,
    output wor id_9,
    input wor id_10,
    output tri1 id_11,
    input tri1 id_12,
    output supply1 id_13,
    output wire id_14,
    output wire id_15,
    output tri1 id_16,
    input wire id_17,
    output tri0 id_18,
    input wire id_19
    , id_50,
    output supply1 id_20,
    input supply1 id_21,
    output supply0 id_22,
    output supply0 id_23,
    output wor id_24,
    output wor id_25,
    input wire id_26,
    input supply0 id_27,
    input tri0 module_1,
    input wire id_29,
    output tri id_30,
    input wire id_31,
    output tri id_32
    , id_51,
    input tri0 id_33,
    input tri id_34,
    input wor id_35,
    input tri1 id_36,
    output tri0 id_37,
    output tri id_38,
    input wand id_39,
    input uwire id_40,
    input tri0 id_41,
    input supply1 id_42,
    input wor id_43,
    output wor id_44,
    output tri0 id_45,
    output tri1 id_46,
    input tri id_47,
    input wor id_48
);
  tri1 id_52 = !id_17 == 1'h0;
  xor primCall (
      id_13,
      id_51,
      id_39,
      id_47,
      id_0,
      id_42,
      id_52,
      id_34,
      id_50,
      id_5,
      id_41,
      id_43,
      id_40,
      id_10,
      id_33,
      id_6,
      id_26,
      id_31,
      id_8,
      id_1,
      id_29,
      id_27,
      id_48,
      id_17,
      id_2,
      id_3,
      id_21,
      id_12,
      id_35,
      id_36,
      id_19,
      id_4
  );
  module_0 modCall_1 (
      id_41,
      id_3,
      id_9,
      id_1,
      id_13
  );
  assign modCall_1.id_2 = 0;
endmodule
