#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Wed Aug 21 09:24:13 2024
# Process ID: 274185
# Current directory: /home/lubin/deep-embedded-entomology/boards/zyboz7_tcu/hardware
# Command line: vivado
# Log file: /home/lubin/deep-embedded-entomology/boards/zyboz7_tcu/hardware/vivado.log
# Journal file: /home/lubin/deep-embedded-entomology/boards/zyboz7_tcu/hardware/vivado.jou
# Running On: imne1, OS: Linux, CPU Frequency: 4588.342 MHz, CPU Physical cores: 8, Host memory: 16559 MB
#-----------------------------------------------------------
start_gui
open_project /home/lubin/DeepEmbeddedEntomology/hardware/tcu_zyboz7/tcu_zyboz7.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at /tools/Xilinx/Vivado/2022.2/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [filemgmt 56-3] IPUserFilesDir: Could not find the directory '/home/lubin/DeepEmbeddedEntomology/hardware/tcu_zyboz7/tcu_zyboz7.ip_user_files'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2022.2/data/ip'.
open_project: Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 7065.051 ; gain = 297.742 ; free physical = 1086 ; free virtual = 4644
update_compile_order -fileset sources_1
open_bd_design {/home/lubin/DeepEmbeddedEntomology/hardware/tcu_zyboz7/tcu_zyboz7.srcs/sources_1/bd/tcu_zyboz7/tcu_zyboz7.bd}
Reading block design file </home/lubin/DeepEmbeddedEntomology/hardware/tcu_zyboz7/tcu_zyboz7.srcs/sources_1/bd/tcu_zyboz7/tcu_zyboz7.bd>...
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_0
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_1
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_2
Adding component instance block -- xilinx.com:ip:smartconnect:1.0 - smartconnect_3
Adding component instance block -- xilinx.com:ip:axi_dma:7.1 - axi_dma_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:module_ref:top_zyboz7:1.0 - top_zyboz7_0
Successfully read diagram <tcu_zyboz7> from block design file </home/lubin/DeepEmbeddedEntomology/hardware/tcu_zyboz7/tcu_zyboz7.srcs/sources_1/bd/tcu_zyboz7/tcu_zyboz7.bd>
open_bd_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 7261.312 ; gain = 0.000 ; free physical = 1029 ; free virtual = 4579
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout -routing
regenerate_bd_layout
regenerate_bd_layout
set_property location {4.5 1433 190} [get_bd_cells top_zyboz7_0]
set_property location {4 1430 200} [get_bd_cells top_zyboz7_0]
regenerate_bd_layout -routing
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
WARNING: [IP_Flow 19-474] Invalid Parameter 'Component_Name'
open_run impl_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.39 ; elapsed = 00:00:00.39 . Memory (MB): peak = 8899.410 ; gain = 0.000 ; free physical = 170 ; free virtual = 2840
INFO: [Netlist 29-17] Analyzing 2378 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF Files: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 9620.387 ; gain = 22.938 ; free physical = 229 ; free virtual = 2169
Restored from archive | CPU: 2.910000 secs | Memory: 40.329597 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 9620.387 ; gain = 22.938 ; free physical = 229 ; free virtual = 2169
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 9620.387 ; gain = 0.000 ; free physical = 236 ; free virtual = 2169
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 505 instances were transformed.
  RAM16X1D => RAM32X1D (RAMD32(x2)): 25 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 460 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 18 instances
  SRLC32E => SRL16E: 2 instances

open_run: Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 9916.867 ; gain = 1293.090 ; free physical = 330 ; free virtual = 2084
open_report: Time (s): cpu = 00:00:10 ; elapsed = 00:00:05 . Memory (MB): peak = 9916.867 ; gain = 0.000 ; free physical = 171 ; free virtual = 1970
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
open_bd_design {/home/lubin/DeepEmbeddedEntomology/hardware/tcu_zyboz7/tcu_zyboz7.srcs/sources_1/bd/tcu_zyboz7/tcu_zyboz7.bd}
exit
INFO: [Common 17-206] Exiting Vivado at Wed Aug 21 09:34:48 2024...
