Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Thu Jul 18 05:45:14 2024
| Host         : asanka-Nitro-AN515-52 running 64-bit Ubuntu 24.04 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file motor_controller_timing_summary_routed.rpt -pb motor_controller_timing_summary_routed.pb -rpx motor_controller_timing_summary_routed.rpx -warn_on_violation
| Design       : motor_controller
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  70          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (70)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (129)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (70)
-------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: din (HIGH)

 There are 48 register/latch pins with no clock driven by root clock pin: int_clk (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: module2/module1/rx_clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: module2/module2/enable_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (129)
--------------------------------------------------
 There are 129 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  133          inf        0.000                      0                  133           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           133 Endpoints
Min Delay           133 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 module2/module2/bit_ID_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            green_LED
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.635ns  (logic 4.277ns (56.023%)  route 3.358ns (43.977%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDRE                         0.000     0.000 r  module2/module2/bit_ID_reg[2]/C
    SLICE_X41Y44         FDRE (Prop_fdre_C_Q)         0.627     0.627 f  module2/module2/bit_ID_reg[2]/Q
                         net (fo=13, routed)          0.893     1.520    module2/module6/Q[2]
    SLICE_X42Y44         LUT4 (Prop_lut4_I0_O)        0.124     1.644 r  module2/module6/green_LED/O
                         net (fo=1, routed)           2.464     4.109    green_LED_OBUF
    G17                  OBUF (Prop_obuf_I_O)         3.526     7.635 r  green_LED_OBUF_inst/O
                         net (fo=0)                   0.000     7.635    green_LED
    G17                                                               r  green_LED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 module2/module2/bit_ID_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            red_LED
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.615ns  (logic 4.418ns (58.015%)  route 3.197ns (41.985%))
  Logic Levels:           3  (FDRE=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDRE                         0.000     0.000 r  module2/module2/bit_ID_reg[3]/C
    SLICE_X41Y44         FDRE (Prop_fdre_C_Q)         0.590     0.590 r  module2/module2/bit_ID_reg[3]/Q
                         net (fo=12, routed)          1.074     1.664    module2/module2/Q[3]
    SLICE_X43Y44         LUT5 (Prop_lut5_I1_O)        0.296     1.960 r  module2/module2/red_LED_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.123     4.083    red_LED_OBUF
    N15                  OBUF (Prop_obuf_I_O)         3.532     7.615 r  red_LED_OBUF_inst/O
                         net (fo=0)                   0.000     7.615    red_LED
    N15                                                               r  red_LED (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 module2/module3/data_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            drive_dir
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.068ns  (logic 4.258ns (70.179%)  route 1.809ns (29.821%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y42         FDRE                         0.000     0.000 r  module2/module3/data_reg[7]/C
    SLICE_X42Y42         FDRE (Prop_fdre_C_Q)         0.695     0.695 r  module2/module3/data_reg[7]/Q
                         net (fo=1, routed)           1.809     2.504    drive_dir_OBUF
    T14                  OBUF (Prop_obuf_I_O)         3.563     6.068 r  drive_dir_OBUF_inst/O
                         net (fo=0)                   0.000     6.068    drive_dir
    T14                                                               r  drive_dir (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 module1/drive_clk_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            drive_step
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.699ns  (logic 4.022ns (70.582%)  route 1.676ns (29.418%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE                         0.000     0.000 r  module1/drive_clk_reg/C
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  module1/drive_clk_reg/Q
                         net (fo=2, routed)           1.676     2.132    drive_step_OBUF
    T15                  OBUF (Prop_obuf_I_O)         3.566     5.699 r  drive_step_OBUF_inst/O
                         net (fo=0)                   0.000     5.699    drive_step
    T15                                                               r  drive_step (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 din
                            (input port)
  Destination:            module2/module3/data_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.678ns  (logic 1.662ns (29.273%)  route 4.016ns (70.727%))
  Logic Levels:           2  (BUFG=1 IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  din (IN)
                         net (fo=0)                   0.000     0.000    din
    U14                  IBUF (Prop_ibuf_I_O)         1.561     1.561 r  din_IBUF_inst/O
                         net (fo=8, routed)           2.076     3.637    din_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     3.738 r  din_IBUF_BUFG_inst/O
                         net (fo=2, routed)           1.940     5.678    module2/module3/D[0]
    SLICE_X42Y42         FDRE                                         r  module2/module3/data_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 module2/module1/counter_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            module2/module1/counter_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.411ns  (logic 0.994ns (22.534%)  route 3.417ns (77.466%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE                         0.000     0.000 r  module2/module1/counter_reg[25]/C
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  module2/module1/counter_reg[25]/Q
                         net (fo=2, routed)           1.115     1.534    module2/module1/counter_reg_n_0_[25]
    SLICE_X36Y43         LUT5 (Prop_lut5_I2_O)        0.297     1.831 r  module2/module1/counter[25]_i_9/O
                         net (fo=1, routed)           1.020     2.851    module2/module1/counter[25]_i_9_n_0
    SLICE_X36Y44         LUT6 (Prop_lut6_I5_O)        0.124     2.975 r  module2/module1/counter[25]_i_3/O
                         net (fo=27, routed)          1.282     4.257    module2/module1/counter[25]_i_3_n_0
    SLICE_X36Y42         LUT3 (Prop_lut3_I1_O)        0.154     4.411 r  module2/module1/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     4.411    module2/module1/counter[8]
    SLICE_X36Y42         FDSE                                         r  module2/module1/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 module2/module1/counter_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            module2/module1/counter_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.381ns  (logic 0.964ns (22.003%)  route 3.417ns (77.997%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE                         0.000     0.000 r  module2/module1/counter_reg[25]/C
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  module2/module1/counter_reg[25]/Q
                         net (fo=2, routed)           1.115     1.534    module2/module1/counter_reg_n_0_[25]
    SLICE_X36Y43         LUT5 (Prop_lut5_I2_O)        0.297     1.831 r  module2/module1/counter[25]_i_9/O
                         net (fo=1, routed)           1.020     2.851    module2/module1/counter[25]_i_9_n_0
    SLICE_X36Y44         LUT6 (Prop_lut6_I5_O)        0.124     2.975 r  module2/module1/counter[25]_i_3/O
                         net (fo=27, routed)          1.282     4.257    module2/module1/counter[25]_i_3_n_0
    SLICE_X36Y42         LUT3 (Prop_lut3_I1_O)        0.124     4.381 r  module2/module1/counter[6]_i_1/O
                         net (fo=1, routed)           0.000     4.381    module2/module1/counter[6]
    SLICE_X36Y42         FDSE                                         r  module2/module1/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 module2/module1/counter_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            module2/module1/counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.243ns  (logic 0.990ns (23.330%)  route 3.253ns (76.670%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE                         0.000     0.000 r  module2/module1/counter_reg[25]/C
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  module2/module1/counter_reg[25]/Q
                         net (fo=2, routed)           1.115     1.534    module2/module1/counter_reg_n_0_[25]
    SLICE_X36Y43         LUT5 (Prop_lut5_I2_O)        0.297     1.831 r  module2/module1/counter[25]_i_9/O
                         net (fo=1, routed)           1.020     2.851    module2/module1/counter[25]_i_9_n_0
    SLICE_X36Y44         LUT6 (Prop_lut6_I5_O)        0.124     2.975 r  module2/module1/counter[25]_i_3/O
                         net (fo=27, routed)          1.118     4.093    module2/module1/counter[25]_i_3_n_0
    SLICE_X36Y42         LUT3 (Prop_lut3_I1_O)        0.150     4.243 r  module2/module1/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     4.243    module2/module1/counter[3]
    SLICE_X36Y42         FDRE                                         r  module2/module1/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 module2/module1/counter_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            module2/module1/counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.217ns  (logic 0.964ns (22.858%)  route 3.253ns (77.142%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE                         0.000     0.000 r  module2/module1/counter_reg[25]/C
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  module2/module1/counter_reg[25]/Q
                         net (fo=2, routed)           1.115     1.534    module2/module1/counter_reg_n_0_[25]
    SLICE_X36Y43         LUT5 (Prop_lut5_I2_O)        0.297     1.831 r  module2/module1/counter[25]_i_9/O
                         net (fo=1, routed)           1.020     2.851    module2/module1/counter[25]_i_9_n_0
    SLICE_X36Y44         LUT6 (Prop_lut6_I5_O)        0.124     2.975 r  module2/module1/counter[25]_i_3/O
                         net (fo=27, routed)          1.118     4.093    module2/module1/counter[25]_i_3_n_0
    SLICE_X36Y42         LUT3 (Prop_lut3_I1_O)        0.124     4.217 r  module2/module1/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     4.217    module2/module1/counter[1]
    SLICE_X36Y42         FDRE                                         r  module2/module1/counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 module2/module1/counter_reg[25]/C
                            (rising edge-triggered cell FDRE)
  Destination:            module2/module1/rx_clk_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.164ns  (logic 0.990ns (23.773%)  route 3.174ns (76.227%))
  Logic Levels:           4  (FDRE=1 LUT3=1 LUT5=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y46         FDRE                         0.000     0.000 r  module2/module1/counter_reg[25]/C
    SLICE_X36Y46         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  module2/module1/counter_reg[25]/Q
                         net (fo=2, routed)           1.115     1.534    module2/module1/counter_reg_n_0_[25]
    SLICE_X36Y43         LUT5 (Prop_lut5_I2_O)        0.297     1.831 r  module2/module1/counter[25]_i_9/O
                         net (fo=1, routed)           1.020     2.851    module2/module1/counter[25]_i_9_n_0
    SLICE_X36Y44         LUT6 (Prop_lut6_I5_O)        0.124     2.975 r  module2/module1/counter[25]_i_3/O
                         net (fo=27, routed)          1.039     4.014    module2/module1/counter[25]_i_3_n_0
    SLICE_X38Y43         LUT3 (Prop_lut3_I1_O)        0.150     4.164 r  module2/module1/rx_clk_i_1/O
                         net (fo=1, routed)           0.000     4.164    module2/module1/rx_clk_i_1_n_0
    SLICE_X38Y43         FDRE                                         r  module2/module1/rx_clk_reg/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 module2/module4/trigger_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            module2/state_reg/PRE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.146ns (46.882%)  route 0.165ns (53.118%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDCE                         0.000     0.000 r  module2/module4/trigger_reg/C
    SLICE_X37Y44         FDCE (Prop_fdce_C_Q)         0.146     0.146 f  module2/module4/trigger_reg/Q
                         net (fo=1, routed)           0.165     0.311    module2/trigger
    SLICE_X38Y44         FDPE                                         f  module2/state_reg/PRE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 module2/module3/cache_data_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            module2/module3/data_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.199ns (61.165%)  route 0.126ns (38.835%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE                         0.000     0.000 r  module2/module3/cache_data_reg[6]/C
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.199     0.199 r  module2/module3/cache_data_reg[6]/Q
                         net (fo=2, routed)           0.126     0.325    module2/module3/cache_data[6]
    SLICE_X39Y42         FDRE                                         r  module2/module3/data_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 module2/module3/cache_data_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            module2/module3/data_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.220ns (64.496%)  route 0.121ns (35.504%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDRE                         0.000     0.000 r  module2/module3/cache_data_reg[4]/C
    SLICE_X42Y44         FDRE (Prop_fdre_C_Q)         0.220     0.220 r  module2/module3/cache_data_reg[4]/Q
                         net (fo=2, routed)           0.121     0.341    module2/module3/cache_data[4]
    SLICE_X42Y43         FDRE                                         r  module2/module3/data_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 module2/module3/cache_data_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            module2/module3/data_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.341ns  (logic 0.220ns (64.496%)  route 0.121ns (35.504%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y44         FDRE                         0.000     0.000 r  module2/module3/cache_data_reg[7]/C
    SLICE_X42Y44         FDRE (Prop_fdre_C_Q)         0.220     0.220 r  module2/module3/cache_data_reg[7]/Q
                         net (fo=2, routed)           0.121     0.341    module2/module3/cache_data[7]
    SLICE_X42Y43         FDRE                                         r  module2/module3/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 module1/drive_clk_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            module1/drive_clk_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y39         FDRE                         0.000     0.000 r  module1/drive_clk_reg/C
    SLICE_X43Y39         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  module1/drive_clk_reg/Q
                         net (fo=2, routed)           0.168     0.309    module1/drive_step_OBUF
    SLICE_X43Y39         LUT2 (Prop_lut2_I1_O)        0.045     0.354 r  module1/drive_clk_i_1/O
                         net (fo=1, routed)           0.000     0.354    module1/drive_clk_i_1_n_0
    SLICE_X43Y39         FDRE                                         r  module1/drive_clk_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 module2/module3/cache_data_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            module2/module3/data_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.376ns  (logic 0.199ns (52.928%)  route 0.177ns (47.072%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE                         0.000     0.000 r  module2/module3/cache_data_reg[3]/C
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.199     0.199 r  module2/module3/cache_data_reg[3]/Q
                         net (fo=2, routed)           0.177     0.376    module2/module3/cache_data[3]
    SLICE_X39Y42         FDRE                                         r  module2/module3/data_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 module2/module3/cache_data_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            module2/module3/data_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.199ns (52.065%)  route 0.183ns (47.935%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE                         0.000     0.000 r  module2/module3/cache_data_reg[2]/C
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.199     0.199 r  module2/module3/cache_data_reg[2]/Q
                         net (fo=2, routed)           0.183     0.382    module2/module3/cache_data[2]
    SLICE_X39Y42         FDRE                                         r  module2/module3/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 module2/module3/cache_data_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            module2/module3/data_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.383ns  (logic 0.199ns (52.025%)  route 0.184ns (47.975%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y44         FDRE                         0.000     0.000 r  module2/module3/cache_data_reg[5]/C
    SLICE_X39Y44         FDRE (Prop_fdre_C_Q)         0.199     0.199 r  module2/module3/cache_data_reg[5]/Q
                         net (fo=2, routed)           0.184     0.383    module2/module3/cache_data[5]
    SLICE_X39Y43         FDRE                                         r  module2/module3/data_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 module1/counter_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            module1/counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y41         FDRE                         0.000     0.000 r  module1/counter_reg[7]/C
    SLICE_X40Y41         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  module1/counter_reg[7]/Q
                         net (fo=2, routed)           0.133     0.274    module1/counter[7]
    SLICE_X40Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.385 r  module1/counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.385    module1/counter0[7]
    SLICE_X40Y41         FDRE                                         r  module1/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 module1/counter_reg[11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            module1/counter_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           2  (CARRY4=1 FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y42         FDRE                         0.000     0.000 r  module1/counter_reg[11]/C
    SLICE_X40Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  module1/counter_reg[11]/Q
                         net (fo=2, routed)           0.134     0.275    module1/counter[11]
    SLICE_X40Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.386 r  module1/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.386    module1/counter0[11]
    SLICE_X40Y42         FDRE                                         r  module1/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------





