/***************************************************************************
 *     Copyright (c) 1999-2012, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: bchp_aud_fmm_iop_in_spdif_0.h $
 * $brcm_Revision: Hydra_Software_Devel/1 $
 * $brcm_Date: 6/14/12 10:20a $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on         Wed Jun 13 16:39:03 2012
 *                 MD5 Checksum         d41d8cd98f00b204e9800998ecf8427e
 *
 * Compiled with:  RDB Utility          combo_header.pl
 *                 RDB Parser           3.0
 *                 unknown              unknown
 *                 Perl Interpreter     5.008008
 *                 Operating System     linux
 *
 * Revision History:
 *
 * $brcm_Log: /magnum/basemodules/chp/7429/rdb/b0/bchp_aud_fmm_iop_in_spdif_0.h $
 * 
 * Hydra_Software_Devel/1   6/14/12 10:20a pntruong
 * SW7429-185: Initial version.
 *
 ***************************************************************************/

#ifndef BCHP_AUD_FMM_IOP_IN_SPDIF_0_H__
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_H__

/***************************************************************************
 *AUD_FMM_IOP_IN_SPDIF_0
 ***************************************************************************/
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CAP_STREAM_CFG_0 0x008b1800 /* Capture Stream configuration */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_REVISION     0x008b1820 /* SPDIF receiver revision ID */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG       0x008b1824 /* SPDIF receiver configuration */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ADJUST       0x008b1828 /* Processing adjustments */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_STATUS       0x008b182c /* Input status */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_PLL_RANGE_CTRL 0x008b1830 /* PLL_RANGE control */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_RAW_RATE     0x008b1834 /* Raw sample rate */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_PPM_CTRL     0x008b1838 /* Rate change control */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_RATE_PPM     0x008b183c /* Clock rate relative to system clock */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CHAN_STAT_CTRL 0x008b1840 /* Channel status control */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CHAN_STAT_MASK0 0x008b1844 /* Channel status mask 0 to 31 */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CHAN_STAT_MASK1 0x008b1848 /* Channel status mask 32 to 63 */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CHAN_STAT_MASK2 0x008b184c /* Channel status mask 64 to 91 */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CHAN_STAT_L0 0x008b1850 /* Left channel status 0 to 31 */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CHAN_STAT_R0 0x008b1854 /* Right channel status 0 to 31 */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CHAN_STAT_L1 0x008b1858 /* Left channel status 32 to 63 */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CHAN_STAT_R1 0x008b185c /* Right channel status 32 to 63 */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CHAN_STAT_L2 0x008b1860 /* Left channel status 64 to 91 */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CHAN_STAT_R2 0x008b1864 /* Right channel status 64 to 91 */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_MAX_PLL_ERROR 0x008b1868 /* Maximum lock threshold value */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_RATE_MISMATCH 0x008b186c /* Input rate mismatch count */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_PBIT_MISMATCH 0x008b1870 /* Parity mismatch count */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_VBIT_MISMATCH 0x008b1874 /* Validity bit mismatch count */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CBIT_MISMATCH 0x008b1878 /* Channel status mismatch count */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_OUT_RATE_CTRL 0x008b187c /* FIFO threshold control */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CLKS_PER_SAMP 0x008b1880 /* FIFO threshold control */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_INTR_THRESHOLD 0x008b1884 /* Interrupts threshold count */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_LOCK_THRESHOLD_16K 0x008b1888 /* Lock threshold count */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_LOCK_THRESHOLD_22P05K 0x008b188c /* Lock threshold count */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_LOCK_THRESHOLD_24K 0x008b1890 /* Lock threshold count */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_LOCK_THRESHOLD_32K 0x008b1894 /* Lock threshold count */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_LOCK_THRESHOLD_44P1K 0x008b1898 /* Lock threshold count */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_LOCK_THRESHOLD_48K 0x008b189c /* Lock threshold count */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_LOCK_THRESHOLD_64K 0x008b18a0 /* Lock threshold count */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_LOCK_THRESHOLD_88P2K 0x008b18a4 /* Lock threshold count */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_LOCK_THRESHOLD_96K 0x008b18a8 /* Lock threshold count */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_LOCK_THRESHOLD_128K 0x008b18ac /* Lock threshold count */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_LOCK_THRESHOLD_176P4K 0x008b18b0 /* Lock threshold count */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_LOCK_THRESHOLD_192K 0x008b18b4 /* Lock threshold count */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_MCLK_CFG_0   0x008b18d0 /* SPDIF Input MCLK configuration */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS   0x008b18e0 /* Error Status Register */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SET 0x008b18e4 /* Error Set Register */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_CLEAR 0x008b18e8 /* Error Clear Register */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK     0x008b18ec /* Mask Status Register */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SET 0x008b18f0 /* Mask Set Register */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_CLEAR 0x008b18f4 /* Mask Clear Register */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CAPTURE_FCI_ID_TABLE 0x008b18f8 /* SPDIF_IN Capture FCI_ID table */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_DIAG         0x008b18fc /* Diagnostics */

/***************************************************************************
 *CAP_STREAM_CFG_0 - Capture Stream configuration
 ***************************************************************************/
/* AUD_FMM_IOP_IN_SPDIF_0 :: CAP_STREAM_CFG_0 :: CAP_ENA [31:31] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CAP_STREAM_CFG_0_CAP_ENA_MASK  0x80000000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CAP_STREAM_CFG_0_CAP_ENA_SHIFT 31
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CAP_STREAM_CFG_0_CAP_ENA_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_SPDIF_0 :: CAP_STREAM_CFG_0 :: reserved0 [30:08] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CAP_STREAM_CFG_0_reserved0_MASK 0x7fffff00
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CAP_STREAM_CFG_0_reserved0_SHIFT 8

/* AUD_FMM_IOP_IN_SPDIF_0 :: CAP_STREAM_CFG_0 :: CAP_GROUP_ID [07:04] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CAP_STREAM_CFG_0_CAP_GROUP_ID_MASK 0x000000f0
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CAP_STREAM_CFG_0_CAP_GROUP_ID_SHIFT 4
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CAP_STREAM_CFG_0_CAP_GROUP_ID_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_SPDIF_0 :: CAP_STREAM_CFG_0 :: reserved1 [03:01] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CAP_STREAM_CFG_0_reserved1_MASK 0x0000000e
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CAP_STREAM_CFG_0_reserved1_SHIFT 1

/* AUD_FMM_IOP_IN_SPDIF_0 :: CAP_STREAM_CFG_0 :: IGNORE_FIRST_OVERFLOW [00:00] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CAP_STREAM_CFG_0_IGNORE_FIRST_OVERFLOW_MASK 0x00000001
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CAP_STREAM_CFG_0_IGNORE_FIRST_OVERFLOW_SHIFT 0
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CAP_STREAM_CFG_0_IGNORE_FIRST_OVERFLOW_DEFAULT 0x00000001
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CAP_STREAM_CFG_0_IGNORE_FIRST_OVERFLOW_Ignore 1
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CAP_STREAM_CFG_0_IGNORE_FIRST_OVERFLOW_Dont_ignore 0

/***************************************************************************
 *REVISION - SPDIF receiver revision ID
 ***************************************************************************/
/* AUD_FMM_IOP_IN_SPDIF_0 :: REVISION :: reserved0 [31:16] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_REVISION_reserved0_MASK        0xffff0000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_REVISION_reserved0_SHIFT       16

/* AUD_FMM_IOP_IN_SPDIF_0 :: REVISION :: MAJOR [15:08] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_REVISION_MAJOR_MASK            0x0000ff00
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_REVISION_MAJOR_SHIFT           8
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_REVISION_MAJOR_DEFAULT         0x00000005

/* AUD_FMM_IOP_IN_SPDIF_0 :: REVISION :: MINOR [07:00] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_REVISION_MINOR_MASK            0x000000ff
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_REVISION_MINOR_SHIFT           0
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_REVISION_MINOR_DEFAULT         0x00000000

/***************************************************************************
 *CONFIG - SPDIF receiver configuration
 ***************************************************************************/
/* AUD_FMM_IOP_IN_SPDIF_0 :: CONFIG :: reserved0 [31:30] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_reserved0_MASK          0xc0000000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_reserved0_SHIFT         30

/* AUD_FMM_IOP_IN_SPDIF_0 :: CONFIG :: ALLOW_PES_HDR_STUFFING [29:29] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_ALLOW_PES_HDR_STUFFING_MASK 0x20000000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_ALLOW_PES_HDR_STUFFING_SHIFT 29
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_ALLOW_PES_HDR_STUFFING_DEFAULT 0x00000001
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_ALLOW_PES_HDR_STUFFING_Allow_128byte_align_hdr_stuffing 1
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_ALLOW_PES_HDR_STUFFING_No_hdr_stuffing 0

/* AUD_FMM_IOP_IN_SPDIF_0 :: CONFIG :: ALLOW_NZ_STUFFING [28:28] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_ALLOW_NZ_STUFFING_MASK  0x10000000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_ALLOW_NZ_STUFFING_SHIFT 28
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_ALLOW_NZ_STUFFING_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_ALLOW_NZ_STUFFING_Nonzero_OK 1
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_ALLOW_NZ_STUFFING_Zero_only 0

/* AUD_FMM_IOP_IN_SPDIF_0 :: CONFIG :: COMP_FE_DISA [27:27] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_COMP_FE_DISA_MASK       0x08000000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_COMP_FE_DISA_SHIFT      27
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_COMP_FE_DISA_DEFAULT    0x00000000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_COMP_FE_DISA_FE_Disable 1
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_COMP_FE_DISA_FE_Enable  0

/* AUD_FMM_IOP_IN_SPDIF_0 :: CONFIG :: TIMEBASE_SEL [26:24] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_TIMEBASE_SEL_MASK       0x07000000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_TIMEBASE_SEL_SHIFT      24
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_TIMEBASE_SEL_DEFAULT    0x00000000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_TIMEBASE_SEL_Timebase0  0
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_TIMEBASE_SEL_Timebase1  1
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_TIMEBASE_SEL_Timebase2  2
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_TIMEBASE_SEL_Timebase3  3
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_TIMEBASE_SEL_Timebase4  4
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_TIMEBASE_SEL_Timebase5  5
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_TIMEBASE_SEL_Timebase6  6
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_TIMEBASE_SEL_Timebase7  7

/* AUD_FMM_IOP_IN_SPDIF_0 :: CONFIG :: OUTFIFO_GOOD_ENA [23:23] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_OUTFIFO_GOOD_ENA_MASK   0x00800000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_OUTFIFO_GOOD_ENA_SHIFT  23
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_OUTFIFO_GOOD_ENA_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_OUTFIFO_GOOD_ENA_Enable 1
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_OUTFIFO_GOOD_ENA_Disable 0

/* AUD_FMM_IOP_IN_SPDIF_0 :: CONFIG :: OUTFIFO_ENA [22:22] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_OUTFIFO_ENA_MASK        0x00400000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_OUTFIFO_ENA_SHIFT       22
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_OUTFIFO_ENA_DEFAULT     0x00000000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_OUTFIFO_ENA_Enable      1
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_OUTFIFO_ENA_Disable     0

/* AUD_FMM_IOP_IN_SPDIF_0 :: CONFIG :: BAD_IND_ENA [21:21] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_BAD_IND_ENA_MASK        0x00200000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_BAD_IND_ENA_SHIFT       21
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_BAD_IND_ENA_DEFAULT     0x00000000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_BAD_IND_ENA_Enable      1
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_BAD_IND_ENA_Disable     0

/* AUD_FMM_IOP_IN_SPDIF_0 :: CONFIG :: MANUAL_RESTART [20:20] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_MANUAL_RESTART_MASK     0x00100000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_MANUAL_RESTART_SHIFT    20
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_MANUAL_RESTART_DEFAULT  0x00000000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_MANUAL_RESTART_Manual   1
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_MANUAL_RESTART_Auto     0

/* AUD_FMM_IOP_IN_SPDIF_0 :: CONFIG :: reserved1 [19:16] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_reserved1_MASK          0x000f0000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_reserved1_SHIFT         16

/* AUD_FMM_IOP_IN_SPDIF_0 :: CONFIG :: SAMPLE_RATE [15:12] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_SAMPLE_RATE_MASK        0x0000f000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_SAMPLE_RATE_SHIFT       12
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_SAMPLE_RATE_DEFAULT     0x00000004
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_SAMPLE_RATE_SR_16000Hz  0
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_SAMPLE_RATE_SR_22050Hz  1
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_SAMPLE_RATE_SR_24000Hz  2
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_SAMPLE_RATE_SR_32000Hz  3
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_SAMPLE_RATE_SR_44100Hz  4
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_SAMPLE_RATE_SR_48000Hz  5
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_SAMPLE_RATE_SR_64000Hz  6
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_SAMPLE_RATE_SR_88200Hz  7
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_SAMPLE_RATE_SR_96000Hz  8
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_SAMPLE_RATE_SR_128000Hz 9
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_SAMPLE_RATE_SR_176400Hz 10
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_SAMPLE_RATE_SR_192000Hz 11

/* AUD_FMM_IOP_IN_SPDIF_0 :: CONFIG :: FORCE_RATE [11:11] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_FORCE_RATE_MASK         0x00000800
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_FORCE_RATE_SHIFT        11
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_FORCE_RATE_DEFAULT      0x00000000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_FORCE_RATE_Force        1
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_FORCE_RATE_Autodetect   0

/* AUD_FMM_IOP_IN_SPDIF_0 :: CONFIG :: IGNORE_SIG_PRES [10:10] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_IGNORE_SIG_PRES_MASK    0x00000400
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_IGNORE_SIG_PRES_SHIFT   10
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_IGNORE_SIG_PRES_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_IGNORE_SIG_PRES_Ignore  1
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_IGNORE_SIG_PRES_Dont_ignore 0

/* AUD_FMM_IOP_IN_SPDIF_0 :: CONFIG :: IGNORE_BI_ERR [09:09] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_IGNORE_BI_ERR_MASK      0x00000200
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_IGNORE_BI_ERR_SHIFT     9
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_IGNORE_BI_ERR_DEFAULT   0x00000001
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_IGNORE_BI_ERR_Ignore    1
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_IGNORE_BI_ERR_Dont_ignore 0

/* AUD_FMM_IOP_IN_SPDIF_0 :: CONFIG :: VALID_POLARITY [08:08] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_VALID_POLARITY_MASK     0x00000100
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_VALID_POLARITY_SHIFT    8
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_VALID_POLARITY_DEFAULT  0x00000000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_VALID_POLARITY_High_means_valid 1
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_VALID_POLARITY_Low_means_valid 0

/* AUD_FMM_IOP_IN_SPDIF_0 :: CONFIG :: INSERT_MODE [07:06] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_INSERT_MODE_MASK        0x000000c0
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_INSERT_MODE_SHIFT       6
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_INSERT_MODE_DEFAULT     0x00000000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_INSERT_MODE_Reserved    3
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_INSERT_MODE_Insert_repeat 2
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_INSERT_MODE_Insert_zero 1
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_INSERT_MODE_No_insert   0

/* AUD_FMM_IOP_IN_SPDIF_0 :: CONFIG :: IGNORE_VALID_PCM [05:05] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_IGNORE_VALID_PCM_MASK   0x00000020
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_IGNORE_VALID_PCM_SHIFT  5
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_IGNORE_VALID_PCM_DEFAULT 0x00000001
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_IGNORE_VALID_PCM_Ignore 1
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_IGNORE_VALID_PCM_Dont_ignore 0

/* AUD_FMM_IOP_IN_SPDIF_0 :: CONFIG :: IGNORE_PERR_PCM [04:04] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_IGNORE_PERR_PCM_MASK    0x00000010
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_IGNORE_PERR_PCM_SHIFT   4
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_IGNORE_PERR_PCM_DEFAULT 0x00000001
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_IGNORE_PERR_PCM_Ignore  1
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_IGNORE_PERR_PCM_Dont_ignore 0

/* AUD_FMM_IOP_IN_SPDIF_0 :: CONFIG :: IGNORE_PERR_COMP [03:03] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_IGNORE_PERR_COMP_MASK   0x00000008
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_IGNORE_PERR_COMP_SHIFT  3
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_IGNORE_PERR_COMP_DEFAULT 0x00000001
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_IGNORE_PERR_COMP_Ignore 1
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_IGNORE_PERR_COMP_Dont_ignore 0

/* AUD_FMM_IOP_IN_SPDIF_0 :: CONFIG :: reserved2 [02:02] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_reserved2_MASK          0x00000004
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_reserved2_SHIFT         2

/* AUD_FMM_IOP_IN_SPDIF_0 :: CONFIG :: OUT_FORMAT_ENA [01:00] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_OUT_FORMAT_ENA_MASK     0x00000003
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_OUT_FORMAT_ENA_SHIFT    0
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_OUT_FORMAT_ENA_DEFAULT  0x00000000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_OUT_FORMAT_ENA_ALL      3
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_OUT_FORMAT_ENA_COMP     2
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_OUT_FORMAT_ENA_PES      1
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CONFIG_OUT_FORMAT_ENA_PCM      0

/***************************************************************************
 *ADJUST - Processing adjustments
 ***************************************************************************/
/* AUD_FMM_IOP_IN_SPDIF_0 :: ADJUST :: TESTMODE [31:24] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ADJUST_TESTMODE_MASK           0xff000000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ADJUST_TESTMODE_SHIFT          24
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ADJUST_TESTMODE_DEFAULT        0x0000001e
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ADJUST_TESTMODE_Normal         30

/* AUD_FMM_IOP_IN_SPDIF_0 :: ADJUST :: DIAG_SEL [23:20] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ADJUST_DIAG_SEL_MASK           0x00f00000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ADJUST_DIAG_SEL_SHIFT          20
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ADJUST_DIAG_SEL_DEFAULT        0x00000000

/* AUD_FMM_IOP_IN_SPDIF_0 :: ADJUST :: RESET_HIST [19:19] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ADJUST_RESET_HIST_MASK         0x00080000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ADJUST_RESET_HIST_SHIFT        19
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ADJUST_RESET_HIST_DEFAULT      0x00000000

/* AUD_FMM_IOP_IN_SPDIF_0 :: ADJUST :: reserved0 [18:11] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ADJUST_reserved0_MASK          0x0007f800
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ADJUST_reserved0_SHIFT         11

/* AUD_FMM_IOP_IN_SPDIF_0 :: ADJUST :: CLEAR_MAX_PLL_ERROR [10:10] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ADJUST_CLEAR_MAX_PLL_ERROR_MASK 0x00000400
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ADJUST_CLEAR_MAX_PLL_ERROR_SHIFT 10
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ADJUST_CLEAR_MAX_PLL_ERROR_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_SPDIF_0 :: ADJUST :: PIPELINE_DLY [09:08] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ADJUST_PIPELINE_DLY_MASK       0x00000300
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ADJUST_PIPELINE_DLY_SHIFT      8
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ADJUST_PIPELINE_DLY_DEFAULT    0x00000001

/* AUD_FMM_IOP_IN_SPDIF_0 :: ADJUST :: LPF_GAIN_ADJ [07:04] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ADJUST_LPF_GAIN_ADJ_MASK       0x000000f0
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ADJUST_LPF_GAIN_ADJ_SHIFT      4
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ADJUST_LPF_GAIN_ADJ_DEFAULT    0x00000003

/* AUD_FMM_IOP_IN_SPDIF_0 :: ADJUST :: reserved1 [03:03] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ADJUST_reserved1_MASK          0x00000008
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ADJUST_reserved1_SHIFT         3

/* AUD_FMM_IOP_IN_SPDIF_0 :: ADJUST :: ACC_GAIN_ADJ [02:00] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ADJUST_ACC_GAIN_ADJ_MASK       0x00000007
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ADJUST_ACC_GAIN_ADJ_SHIFT      0
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ADJUST_ACC_GAIN_ADJ_DEFAULT    0x00000000

/***************************************************************************
 *STATUS - Input status
 ***************************************************************************/
/* AUD_FMM_IOP_IN_SPDIF_0 :: STATUS :: BURST_PREAM_C [31:16] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_STATUS_BURST_PREAM_C_MASK      0xffff0000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_STATUS_BURST_PREAM_C_SHIFT     16
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_STATUS_BURST_PREAM_C_DEFAULT   0x00000000

/* AUD_FMM_IOP_IN_SPDIF_0 :: STATUS :: BPC_VALID [15:15] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_STATUS_BPC_VALID_MASK          0x00008000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_STATUS_BPC_VALID_SHIFT         15
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_STATUS_BPC_VALID_DEFAULT       0x00000000

/* AUD_FMM_IOP_IN_SPDIF_0 :: STATUS :: reserved0 [14:10] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_STATUS_reserved0_MASK          0x00007c00
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_STATUS_reserved0_SHIFT         10

/* AUD_FMM_IOP_IN_SPDIF_0 :: STATUS :: CHAN_STAT_VALID [09:09] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_STATUS_CHAN_STAT_VALID_MASK    0x00000200
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_STATUS_CHAN_STAT_VALID_SHIFT   9
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_STATUS_CHAN_STAT_VALID_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_SPDIF_0 :: STATUS :: GOOD_BIPHASE [08:08] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_STATUS_GOOD_BIPHASE_MASK       0x00000100
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_STATUS_GOOD_BIPHASE_SHIFT      8
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_STATUS_GOOD_BIPHASE_DEFAULT    0x00000000

/* AUD_FMM_IOP_IN_SPDIF_0 :: STATUS :: STREAM_TYPE [07:07] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_STATUS_STREAM_TYPE_MASK        0x00000080
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_STATUS_STREAM_TYPE_SHIFT       7
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_STATUS_STREAM_TYPE_DEFAULT     0x00000000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_STATUS_STREAM_TYPE_Compressed  1
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_STATUS_STREAM_TYPE_Linear      0

/* AUD_FMM_IOP_IN_SPDIF_0 :: STATUS :: VALIDITY_R [06:06] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_STATUS_VALIDITY_R_MASK         0x00000040
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_STATUS_VALIDITY_R_SHIFT        6
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_STATUS_VALIDITY_R_DEFAULT      0x00000000

/* AUD_FMM_IOP_IN_SPDIF_0 :: STATUS :: VALIDITY_L [05:05] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_STATUS_VALIDITY_L_MASK         0x00000020
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_STATUS_VALIDITY_L_SHIFT        5
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_STATUS_VALIDITY_L_DEFAULT      0x00000000

/* AUD_FMM_IOP_IN_SPDIF_0 :: STATUS :: SIGNAL_PRESENT [04:04] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_STATUS_SIGNAL_PRESENT_MASK     0x00000010
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_STATUS_SIGNAL_PRESENT_SHIFT    4
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_STATUS_SIGNAL_PRESENT_DEFAULT  0x00000000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_STATUS_SIGNAL_PRESENT_Locked   1
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_STATUS_SIGNAL_PRESENT_Unlocked 0

/* AUD_FMM_IOP_IN_SPDIF_0 :: STATUS :: SAMPLE_RATE [03:00] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_STATUS_SAMPLE_RATE_MASK        0x0000000f
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_STATUS_SAMPLE_RATE_SHIFT       0
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_STATUS_SAMPLE_RATE_DEFAULT     0x00000004
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_STATUS_SAMPLE_RATE_SR_16000Hz  0
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_STATUS_SAMPLE_RATE_SR_22050Hz  1
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_STATUS_SAMPLE_RATE_SR_24000Hz  2
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_STATUS_SAMPLE_RATE_SR_32000Hz  3
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_STATUS_SAMPLE_RATE_SR_44100Hz  4
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_STATUS_SAMPLE_RATE_SR_48000Hz  5
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_STATUS_SAMPLE_RATE_SR_64000Hz  6
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_STATUS_SAMPLE_RATE_SR_88200Hz  7
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_STATUS_SAMPLE_RATE_SR_96000Hz  8
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_STATUS_SAMPLE_RATE_SR_128000Hz 9
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_STATUS_SAMPLE_RATE_SR_176400Hz 10
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_STATUS_SAMPLE_RATE_SR_192000Hz 11

/***************************************************************************
 *PLL_RANGE_CTRL - PLL_RANGE control
 ***************************************************************************/
/* AUD_FMM_IOP_IN_SPDIF_0 :: PLL_RANGE_CTRL :: reserved0 [31:22] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_PLL_RANGE_CTRL_reserved0_MASK  0xffc00000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_PLL_RANGE_CTRL_reserved0_SHIFT 22

/* AUD_FMM_IOP_IN_SPDIF_0 :: PLL_RANGE_CTRL :: THRESHOLD [21:16] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_PLL_RANGE_CTRL_THRESHOLD_MASK  0x003f0000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_PLL_RANGE_CTRL_THRESHOLD_SHIFT 16
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_PLL_RANGE_CTRL_THRESHOLD_DEFAULT 0x00000010

/* AUD_FMM_IOP_IN_SPDIF_0 :: PLL_RANGE_CTRL :: reserved1 [15:14] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_PLL_RANGE_CTRL_reserved1_MASK  0x0000c000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_PLL_RANGE_CTRL_reserved1_SHIFT 14

/* AUD_FMM_IOP_IN_SPDIF_0 :: PLL_RANGE_CTRL :: EXP_CLKS_PER_SAMP [13:00] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_PLL_RANGE_CTRL_EXP_CLKS_PER_SAMP_MASK 0x00003fff
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_PLL_RANGE_CTRL_EXP_CLKS_PER_SAMP_SHIFT 0
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_PLL_RANGE_CTRL_EXP_CLKS_PER_SAMP_DEFAULT 0x00001322

/***************************************************************************
 *RAW_RATE - Raw sample rate
 ***************************************************************************/
/* AUD_FMM_IOP_IN_SPDIF_0 :: RAW_RATE :: reserved0 [31:14] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_RAW_RATE_reserved0_MASK        0xffffc000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_RAW_RATE_reserved0_SHIFT       14

/* AUD_FMM_IOP_IN_SPDIF_0 :: RAW_RATE :: CLKS_PER_SAMPLE [13:00] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_RAW_RATE_CLKS_PER_SAMPLE_MASK  0x00003fff
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_RAW_RATE_CLKS_PER_SAMPLE_SHIFT 0
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_RAW_RATE_CLKS_PER_SAMPLE_DEFAULT 0x00000000

/***************************************************************************
 *PPM_CTRL - Rate change control
 ***************************************************************************/
/* AUD_FMM_IOP_IN_SPDIF_0 :: PPM_CTRL :: THRESHOLD [31:22] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_PPM_CTRL_THRESHOLD_MASK        0xffc00000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_PPM_CTRL_THRESHOLD_SHIFT       22
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_PPM_CTRL_THRESHOLD_DEFAULT     0x00000010

/* AUD_FMM_IOP_IN_SPDIF_0 :: PPM_CTRL :: EXP_CLKS_PER_256 [21:00] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_PPM_CTRL_EXP_CLKS_PER_256_MASK 0x003fffff
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_PPM_CTRL_EXP_CLKS_PER_256_SHIFT 0
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_PPM_CTRL_EXP_CLKS_PER_256_DEFAULT 0x00001322

/***************************************************************************
 *RATE_PPM - Clock rate relative to system clock
 ***************************************************************************/
/* AUD_FMM_IOP_IN_SPDIF_0 :: RATE_PPM :: reserved0 [31:22] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_RATE_PPM_reserved0_MASK        0xffc00000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_RATE_PPM_reserved0_SHIFT       22

/* AUD_FMM_IOP_IN_SPDIF_0 :: RATE_PPM :: CLKS_PER_256 [21:00] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_RATE_PPM_CLKS_PER_256_MASK     0x003fffff
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_RATE_PPM_CLKS_PER_256_SHIFT    0
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_RATE_PPM_CLKS_PER_256_DEFAULT  0x00000000

/***************************************************************************
 *CHAN_STAT_CTRL - Channel status control
 ***************************************************************************/
/* AUD_FMM_IOP_IN_SPDIF_0 :: CHAN_STAT_CTRL :: reserved0 [31:03] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CHAN_STAT_CTRL_reserved0_MASK  0xfffffff8
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CHAN_STAT_CTRL_reserved0_SHIFT 3

/* AUD_FMM_IOP_IN_SPDIF_0 :: CHAN_STAT_CTRL :: SOURCE_SEL [02:01] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CHAN_STAT_CTRL_SOURCE_SEL_MASK 0x00000006
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CHAN_STAT_CTRL_SOURCE_SEL_SHIFT 1
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CHAN_STAT_CTRL_SOURCE_SEL_DEFAULT 0x00000000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CHAN_STAT_CTRL_SOURCE_SEL_Pair_3 3
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CHAN_STAT_CTRL_SOURCE_SEL_Pair_2 2
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CHAN_STAT_CTRL_SOURCE_SEL_Pair_1 1
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CHAN_STAT_CTRL_SOURCE_SEL_Pair_0 0

/* AUD_FMM_IOP_IN_SPDIF_0 :: CHAN_STAT_CTRL :: HOLD [00:00] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CHAN_STAT_CTRL_HOLD_MASK       0x00000001
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CHAN_STAT_CTRL_HOLD_SHIFT      0
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CHAN_STAT_CTRL_HOLD_DEFAULT    0x00000000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CHAN_STAT_CTRL_HOLD_No_update  1
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CHAN_STAT_CTRL_HOLD_Update     0

/***************************************************************************
 *CHAN_STAT_MASK0 - Channel status mask 0 to 31
 ***************************************************************************/
/* AUD_FMM_IOP_IN_SPDIF_0 :: CHAN_STAT_MASK0 :: BITS_0_TO_31 [31:00] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CHAN_STAT_MASK0_BITS_0_TO_31_MASK 0xffffffff
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CHAN_STAT_MASK0_BITS_0_TO_31_SHIFT 0
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CHAN_STAT_MASK0_BITS_0_TO_31_DEFAULT 0x00000000

/***************************************************************************
 *CHAN_STAT_MASK1 - Channel status mask 32 to 63
 ***************************************************************************/
/* AUD_FMM_IOP_IN_SPDIF_0 :: CHAN_STAT_MASK1 :: BITS_32_TO_63 [31:00] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CHAN_STAT_MASK1_BITS_32_TO_63_MASK 0xffffffff
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CHAN_STAT_MASK1_BITS_32_TO_63_SHIFT 0
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CHAN_STAT_MASK1_BITS_32_TO_63_DEFAULT 0x00000000

/***************************************************************************
 *CHAN_STAT_MASK2 - Channel status mask 64 to 91
 ***************************************************************************/
/* AUD_FMM_IOP_IN_SPDIF_0 :: CHAN_STAT_MASK2 :: reserved0 [31:28] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CHAN_STAT_MASK2_reserved0_MASK 0xf0000000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CHAN_STAT_MASK2_reserved0_SHIFT 28

/* AUD_FMM_IOP_IN_SPDIF_0 :: CHAN_STAT_MASK2 :: BITS_64_TO_91 [27:00] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CHAN_STAT_MASK2_BITS_64_TO_91_MASK 0x0fffffff
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CHAN_STAT_MASK2_BITS_64_TO_91_SHIFT 0
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CHAN_STAT_MASK2_BITS_64_TO_91_DEFAULT 0x00000000

/***************************************************************************
 *CHAN_STAT_L0 - Left channel status 0 to 31
 ***************************************************************************/
/* AUD_FMM_IOP_IN_SPDIF_0 :: CHAN_STAT_L0 :: BITS_0_TO_31 [31:00] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CHAN_STAT_L0_BITS_0_TO_31_MASK 0xffffffff
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CHAN_STAT_L0_BITS_0_TO_31_SHIFT 0
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CHAN_STAT_L0_BITS_0_TO_31_DEFAULT 0x00000000

/***************************************************************************
 *CHAN_STAT_R0 - Right channel status 0 to 31
 ***************************************************************************/
/* AUD_FMM_IOP_IN_SPDIF_0 :: CHAN_STAT_R0 :: BITS_0_TO_31 [31:00] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CHAN_STAT_R0_BITS_0_TO_31_MASK 0xffffffff
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CHAN_STAT_R0_BITS_0_TO_31_SHIFT 0
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CHAN_STAT_R0_BITS_0_TO_31_DEFAULT 0x00000000

/***************************************************************************
 *CHAN_STAT_L1 - Left channel status 32 to 63
 ***************************************************************************/
/* AUD_FMM_IOP_IN_SPDIF_0 :: CHAN_STAT_L1 :: BITS_32_TO_63 [31:00] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CHAN_STAT_L1_BITS_32_TO_63_MASK 0xffffffff
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CHAN_STAT_L1_BITS_32_TO_63_SHIFT 0
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CHAN_STAT_L1_BITS_32_TO_63_DEFAULT 0x00000000

/***************************************************************************
 *CHAN_STAT_R1 - Right channel status 32 to 63
 ***************************************************************************/
/* AUD_FMM_IOP_IN_SPDIF_0 :: CHAN_STAT_R1 :: BITS_32_TO_63 [31:00] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CHAN_STAT_R1_BITS_32_TO_63_MASK 0xffffffff
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CHAN_STAT_R1_BITS_32_TO_63_SHIFT 0
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CHAN_STAT_R1_BITS_32_TO_63_DEFAULT 0x00000000

/***************************************************************************
 *CHAN_STAT_L2 - Left channel status 64 to 91
 ***************************************************************************/
/* AUD_FMM_IOP_IN_SPDIF_0 :: CHAN_STAT_L2 :: reserved0 [31:28] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CHAN_STAT_L2_reserved0_MASK    0xf0000000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CHAN_STAT_L2_reserved0_SHIFT   28

/* AUD_FMM_IOP_IN_SPDIF_0 :: CHAN_STAT_L2 :: BITS_64_TO_91 [27:00] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CHAN_STAT_L2_BITS_64_TO_91_MASK 0x0fffffff
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CHAN_STAT_L2_BITS_64_TO_91_SHIFT 0
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CHAN_STAT_L2_BITS_64_TO_91_DEFAULT 0x00000000

/***************************************************************************
 *CHAN_STAT_R2 - Right channel status 64 to 91
 ***************************************************************************/
/* AUD_FMM_IOP_IN_SPDIF_0 :: CHAN_STAT_R2 :: reserved0 [31:28] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CHAN_STAT_R2_reserved0_MASK    0xf0000000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CHAN_STAT_R2_reserved0_SHIFT   28

/* AUD_FMM_IOP_IN_SPDIF_0 :: CHAN_STAT_R2 :: BITS_64_TO_91 [27:00] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CHAN_STAT_R2_BITS_64_TO_91_MASK 0x0fffffff
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CHAN_STAT_R2_BITS_64_TO_91_SHIFT 0
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CHAN_STAT_R2_BITS_64_TO_91_DEFAULT 0x00000000

/***************************************************************************
 *MAX_PLL_ERROR - Maximum lock threshold value
 ***************************************************************************/
/* AUD_FMM_IOP_IN_SPDIF_0 :: MAX_PLL_ERROR :: reserved0 [31:13] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_MAX_PLL_ERROR_reserved0_MASK   0xffffe000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_MAX_PLL_ERROR_reserved0_SHIFT  13

/* AUD_FMM_IOP_IN_SPDIF_0 :: MAX_PLL_ERROR :: VALUE [12:00] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_MAX_PLL_ERROR_VALUE_MASK       0x00001fff
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_MAX_PLL_ERROR_VALUE_SHIFT      0
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_MAX_PLL_ERROR_VALUE_DEFAULT    0x00000000

/***************************************************************************
 *RATE_MISMATCH - Input rate mismatch count
 ***************************************************************************/
/* AUD_FMM_IOP_IN_SPDIF_0 :: RATE_MISMATCH :: reserved0 [31:08] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_RATE_MISMATCH_reserved0_MASK   0xffffff00
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_RATE_MISMATCH_reserved0_SHIFT  8

/* AUD_FMM_IOP_IN_SPDIF_0 :: RATE_MISMATCH :: COUNT [07:00] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_RATE_MISMATCH_COUNT_MASK       0x000000ff
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_RATE_MISMATCH_COUNT_SHIFT      0
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_RATE_MISMATCH_COUNT_DEFAULT    0x00000000

/***************************************************************************
 *PBIT_MISMATCH - Parity mismatch count
 ***************************************************************************/
/* AUD_FMM_IOP_IN_SPDIF_0 :: PBIT_MISMATCH :: reserved0 [31:20] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_PBIT_MISMATCH_reserved0_MASK   0xfff00000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_PBIT_MISMATCH_reserved0_SHIFT  20

/* AUD_FMM_IOP_IN_SPDIF_0 :: PBIT_MISMATCH :: COUNT [19:00] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_PBIT_MISMATCH_COUNT_MASK       0x000fffff
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_PBIT_MISMATCH_COUNT_SHIFT      0
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_PBIT_MISMATCH_COUNT_DEFAULT    0x00000000

/***************************************************************************
 *VBIT_MISMATCH - Validity bit mismatch count
 ***************************************************************************/
/* AUD_FMM_IOP_IN_SPDIF_0 :: VBIT_MISMATCH :: reserved0 [31:08] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_VBIT_MISMATCH_reserved0_MASK   0xffffff00
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_VBIT_MISMATCH_reserved0_SHIFT  8

/* AUD_FMM_IOP_IN_SPDIF_0 :: VBIT_MISMATCH :: COUNT [07:00] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_VBIT_MISMATCH_COUNT_MASK       0x000000ff
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_VBIT_MISMATCH_COUNT_SHIFT      0
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_VBIT_MISMATCH_COUNT_DEFAULT    0x00000000

/***************************************************************************
 *CBIT_MISMATCH - Channel status mismatch count
 ***************************************************************************/
/* AUD_FMM_IOP_IN_SPDIF_0 :: CBIT_MISMATCH :: reserved0 [31:08] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CBIT_MISMATCH_reserved0_MASK   0xffffff00
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CBIT_MISMATCH_reserved0_SHIFT  8

/* AUD_FMM_IOP_IN_SPDIF_0 :: CBIT_MISMATCH :: COUNT [07:00] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CBIT_MISMATCH_COUNT_MASK       0x000000ff
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CBIT_MISMATCH_COUNT_SHIFT      0
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CBIT_MISMATCH_COUNT_DEFAULT    0x00000000

/***************************************************************************
 *OUT_RATE_CTRL - FIFO threshold control
 ***************************************************************************/
/* AUD_FMM_IOP_IN_SPDIF_0 :: OUT_RATE_CTRL :: reserved0 [31:18] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_OUT_RATE_CTRL_reserved0_MASK   0xfffc0000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_OUT_RATE_CTRL_reserved0_SHIFT  18

/* AUD_FMM_IOP_IN_SPDIF_0 :: OUT_RATE_CTRL :: FIFO_MAX [17:12] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_OUT_RATE_CTRL_FIFO_MAX_MASK    0x0003f000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_OUT_RATE_CTRL_FIFO_MAX_SHIFT   12
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_OUT_RATE_CTRL_FIFO_MAX_DEFAULT 0x00000010

/* AUD_FMM_IOP_IN_SPDIF_0 :: OUT_RATE_CTRL :: reserved1 [11:10] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_OUT_RATE_CTRL_reserved1_MASK   0x00000c00
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_OUT_RATE_CTRL_reserved1_SHIFT  10

/* AUD_FMM_IOP_IN_SPDIF_0 :: OUT_RATE_CTRL :: FIFO_MIN [09:04] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_OUT_RATE_CTRL_FIFO_MIN_MASK    0x000003f0
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_OUT_RATE_CTRL_FIFO_MIN_SHIFT   4
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_OUT_RATE_CTRL_FIFO_MIN_DEFAULT 0x0000000f

/* AUD_FMM_IOP_IN_SPDIF_0 :: OUT_RATE_CTRL :: FIFO_AUTOINIT [03:03] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_OUT_RATE_CTRL_FIFO_AUTOINIT_MASK 0x00000008
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_OUT_RATE_CTRL_FIFO_AUTOINIT_SHIFT 3
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_OUT_RATE_CTRL_FIFO_AUTOINIT_DEFAULT 0x00000001
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_OUT_RATE_CTRL_FIFO_AUTOINIT_Enable 1
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_OUT_RATE_CTRL_FIFO_AUTOINIT_Disable 0

/* AUD_FMM_IOP_IN_SPDIF_0 :: OUT_RATE_CTRL :: UFLOW_INS_TYPE [02:02] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_OUT_RATE_CTRL_UFLOW_INS_TYPE_MASK 0x00000004
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_OUT_RATE_CTRL_UFLOW_INS_TYPE_SHIFT 2
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_OUT_RATE_CTRL_UFLOW_INS_TYPE_DEFAULT 0x00000001
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_OUT_RATE_CTRL_UFLOW_INS_TYPE_Repeat 1
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_OUT_RATE_CTRL_UFLOW_INS_TYPE_Zero 0

/* AUD_FMM_IOP_IN_SPDIF_0 :: OUT_RATE_CTRL :: MODE [01:00] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_OUT_RATE_CTRL_MODE_MASK        0x00000003
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_OUT_RATE_CTRL_MODE_SHIFT       0
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_OUT_RATE_CTRL_MODE_DEFAULT     0x00000000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_OUT_RATE_CTRL_MODE_Keep_empty  0
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_OUT_RATE_CTRL_MODE_Keep_part_full 1
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_OUT_RATE_CTRL_MODE_Locked      2
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_OUT_RATE_CTRL_MODE_Always_ack  3

/***************************************************************************
 *CLKS_PER_SAMP - FIFO threshold control
 ***************************************************************************/
/* AUD_FMM_IOP_IN_SPDIF_0 :: CLKS_PER_SAMP :: FAST [31:16] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CLKS_PER_SAMP_FAST_MASK        0xffff0000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CLKS_PER_SAMP_FAST_SHIFT       16
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CLKS_PER_SAMP_FAST_DEFAULT     0x000012c2

/* AUD_FMM_IOP_IN_SPDIF_0 :: CLKS_PER_SAMP :: SLOW [15:00] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CLKS_PER_SAMP_SLOW_MASK        0x0000ffff
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CLKS_PER_SAMP_SLOW_SHIFT       0
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CLKS_PER_SAMP_SLOW_DEFAULT     0x00001386

/***************************************************************************
 *INTR_THRESHOLD - Interrupts threshold count
 ***************************************************************************/
/* AUD_FMM_IOP_IN_SPDIF_0 :: INTR_THRESHOLD :: reserved0 [31:16] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_INTR_THRESHOLD_reserved0_MASK  0xffff0000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_INTR_THRESHOLD_reserved0_SHIFT 16

/* AUD_FMM_IOP_IN_SPDIF_0 :: INTR_THRESHOLD :: GOOD_FMT_COUNT [15:00] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_INTR_THRESHOLD_GOOD_FMT_COUNT_MASK 0x0000ffff
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_INTR_THRESHOLD_GOOD_FMT_COUNT_SHIFT 0
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_INTR_THRESHOLD_GOOD_FMT_COUNT_DEFAULT 0x00000008

/***************************************************************************
 *LOCK_THRESHOLD_16K - Lock threshold count
 ***************************************************************************/
/* AUD_FMM_IOP_IN_SPDIF_0 :: LOCK_THRESHOLD_16K :: reserved0 [31:13] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_LOCK_THRESHOLD_16K_reserved0_MASK 0xffffe000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_LOCK_THRESHOLD_16K_reserved0_SHIFT 13

/* AUD_FMM_IOP_IN_SPDIF_0 :: LOCK_THRESHOLD_16K :: SAMPLE_RATE [12:00] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_LOCK_THRESHOLD_16K_SAMPLE_RATE_MASK 0x00001fff
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_LOCK_THRESHOLD_16K_SAMPLE_RATE_SHIFT 0
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_LOCK_THRESHOLD_16K_SAMPLE_RATE_DEFAULT 0x00001c34

/***************************************************************************
 *LOCK_THRESHOLD_22P05K - Lock threshold count
 ***************************************************************************/
/* AUD_FMM_IOP_IN_SPDIF_0 :: LOCK_THRESHOLD_22P05K :: reserved0 [31:13] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_LOCK_THRESHOLD_22P05K_reserved0_MASK 0xffffe000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_LOCK_THRESHOLD_22P05K_reserved0_SHIFT 13

/* AUD_FMM_IOP_IN_SPDIF_0 :: LOCK_THRESHOLD_22P05K :: SAMPLE_RATE [12:00] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_LOCK_THRESHOLD_22P05K_SAMPLE_RATE_MASK 0x00001fff
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_LOCK_THRESHOLD_22P05K_SAMPLE_RATE_SHIFT 0
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_LOCK_THRESHOLD_22P05K_SAMPLE_RATE_DEFAULT 0x0000140e

/***************************************************************************
 *LOCK_THRESHOLD_24K - Lock threshold count
 ***************************************************************************/
/* AUD_FMM_IOP_IN_SPDIF_0 :: LOCK_THRESHOLD_24K :: reserved0 [31:13] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_LOCK_THRESHOLD_24K_reserved0_MASK 0xffffe000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_LOCK_THRESHOLD_24K_reserved0_SHIFT 13

/* AUD_FMM_IOP_IN_SPDIF_0 :: LOCK_THRESHOLD_24K :: SAMPLE_RATE [12:00] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_LOCK_THRESHOLD_24K_SAMPLE_RATE_MASK 0x00001fff
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_LOCK_THRESHOLD_24K_SAMPLE_RATE_SHIFT 0
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_LOCK_THRESHOLD_24K_SAMPLE_RATE_DEFAULT 0x00001329

/***************************************************************************
 *LOCK_THRESHOLD_32K - Lock threshold count
 ***************************************************************************/
/* AUD_FMM_IOP_IN_SPDIF_0 :: LOCK_THRESHOLD_32K :: reserved0 [31:13] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_LOCK_THRESHOLD_32K_reserved0_MASK 0xffffe000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_LOCK_THRESHOLD_32K_reserved0_SHIFT 13

/* AUD_FMM_IOP_IN_SPDIF_0 :: LOCK_THRESHOLD_32K :: SAMPLE_RATE [12:00] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_LOCK_THRESHOLD_32K_SAMPLE_RATE_MASK 0x00001fff
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_LOCK_THRESHOLD_32K_SAMPLE_RATE_SHIFT 0
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_LOCK_THRESHOLD_32K_SAMPLE_RATE_DEFAULT 0x00000ce1

/***************************************************************************
 *LOCK_THRESHOLD_44P1K - Lock threshold count
 ***************************************************************************/
/* AUD_FMM_IOP_IN_SPDIF_0 :: LOCK_THRESHOLD_44P1K :: reserved0 [31:13] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_LOCK_THRESHOLD_44P1K_reserved0_MASK 0xffffe000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_LOCK_THRESHOLD_44P1K_reserved0_SHIFT 13

/* AUD_FMM_IOP_IN_SPDIF_0 :: LOCK_THRESHOLD_44P1K :: SAMPLE_RATE [12:00] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_LOCK_THRESHOLD_44P1K_SAMPLE_RATE_MASK 0x00001fff
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_LOCK_THRESHOLD_44P1K_SAMPLE_RATE_SHIFT 0
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_LOCK_THRESHOLD_44P1K_SAMPLE_RATE_DEFAULT 0x00000a32

/***************************************************************************
 *LOCK_THRESHOLD_48K - Lock threshold count
 ***************************************************************************/
/* AUD_FMM_IOP_IN_SPDIF_0 :: LOCK_THRESHOLD_48K :: reserved0 [31:13] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_LOCK_THRESHOLD_48K_reserved0_MASK 0xffffe000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_LOCK_THRESHOLD_48K_reserved0_SHIFT 13

/* AUD_FMM_IOP_IN_SPDIF_0 :: LOCK_THRESHOLD_48K :: SAMPLE_RATE [12:00] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_LOCK_THRESHOLD_48K_SAMPLE_RATE_MASK 0x00001fff
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_LOCK_THRESHOLD_48K_SAMPLE_RATE_SHIFT 0
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_LOCK_THRESHOLD_48K_SAMPLE_RATE_DEFAULT 0x00000949

/***************************************************************************
 *LOCK_THRESHOLD_64K - Lock threshold count
 ***************************************************************************/
/* AUD_FMM_IOP_IN_SPDIF_0 :: LOCK_THRESHOLD_64K :: reserved0 [31:13] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_LOCK_THRESHOLD_64K_reserved0_MASK 0xffffe000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_LOCK_THRESHOLD_64K_reserved0_SHIFT 13

/* AUD_FMM_IOP_IN_SPDIF_0 :: LOCK_THRESHOLD_64K :: SAMPLE_RATE [12:00] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_LOCK_THRESHOLD_64K_SAMPLE_RATE_MASK 0x00001fff
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_LOCK_THRESHOLD_64K_SAMPLE_RATE_SHIFT 0
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_LOCK_THRESHOLD_64K_SAMPLE_RATE_DEFAULT 0x000006ea

/***************************************************************************
 *LOCK_THRESHOLD_88P2K - Lock threshold count
 ***************************************************************************/
/* AUD_FMM_IOP_IN_SPDIF_0 :: LOCK_THRESHOLD_88P2K :: reserved0 [31:13] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_LOCK_THRESHOLD_88P2K_reserved0_MASK 0xffffe000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_LOCK_THRESHOLD_88P2K_reserved0_SHIFT 13

/* AUD_FMM_IOP_IN_SPDIF_0 :: LOCK_THRESHOLD_88P2K :: SAMPLE_RATE [12:00] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_LOCK_THRESHOLD_88P2K_SAMPLE_RATE_MASK 0x00001fff
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_LOCK_THRESHOLD_88P2K_SAMPLE_RATE_SHIFT 0
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_LOCK_THRESHOLD_88P2K_SAMPLE_RATE_DEFAULT 0x0000050e

/***************************************************************************
 *LOCK_THRESHOLD_96K - Lock threshold count
 ***************************************************************************/
/* AUD_FMM_IOP_IN_SPDIF_0 :: LOCK_THRESHOLD_96K :: reserved0 [31:13] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_LOCK_THRESHOLD_96K_reserved0_MASK 0xffffe000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_LOCK_THRESHOLD_96K_reserved0_SHIFT 13

/* AUD_FMM_IOP_IN_SPDIF_0 :: LOCK_THRESHOLD_96K :: SAMPLE_RATE [12:00] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_LOCK_THRESHOLD_96K_SAMPLE_RATE_MASK 0x00001fff
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_LOCK_THRESHOLD_96K_SAMPLE_RATE_SHIFT 0
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_LOCK_THRESHOLD_96K_SAMPLE_RATE_DEFAULT 0x000004ce

/***************************************************************************
 *LOCK_THRESHOLD_128K - Lock threshold count
 ***************************************************************************/
/* AUD_FMM_IOP_IN_SPDIF_0 :: LOCK_THRESHOLD_128K :: reserved0 [31:13] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_LOCK_THRESHOLD_128K_reserved0_MASK 0xffffe000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_LOCK_THRESHOLD_128K_reserved0_SHIFT 13

/* AUD_FMM_IOP_IN_SPDIF_0 :: LOCK_THRESHOLD_128K :: SAMPLE_RATE [12:00] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_LOCK_THRESHOLD_128K_SAMPLE_RATE_MASK 0x00001fff
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_LOCK_THRESHOLD_128K_SAMPLE_RATE_SHIFT 0
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_LOCK_THRESHOLD_128K_SAMPLE_RATE_DEFAULT 0x000003f1

/***************************************************************************
 *LOCK_THRESHOLD_176P4K - Lock threshold count
 ***************************************************************************/
/* AUD_FMM_IOP_IN_SPDIF_0 :: LOCK_THRESHOLD_176P4K :: reserved0 [31:13] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_LOCK_THRESHOLD_176P4K_reserved0_MASK 0xffffe000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_LOCK_THRESHOLD_176P4K_reserved0_SHIFT 13

/* AUD_FMM_IOP_IN_SPDIF_0 :: LOCK_THRESHOLD_176P4K :: SAMPLE_RATE [12:00] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_LOCK_THRESHOLD_176P4K_SAMPLE_RATE_MASK 0x00001fff
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_LOCK_THRESHOLD_176P4K_SAMPLE_RATE_SHIFT 0
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_LOCK_THRESHOLD_176P4K_SAMPLE_RATE_DEFAULT 0x000002f8

/***************************************************************************
 *LOCK_THRESHOLD_192K - Lock threshold count
 ***************************************************************************/
/* AUD_FMM_IOP_IN_SPDIF_0 :: LOCK_THRESHOLD_192K :: reserved0 [31:13] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_LOCK_THRESHOLD_192K_reserved0_MASK 0xffffe000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_LOCK_THRESHOLD_192K_reserved0_SHIFT 13

/* AUD_FMM_IOP_IN_SPDIF_0 :: LOCK_THRESHOLD_192K :: SAMPLE_RATE [12:00] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_LOCK_THRESHOLD_192K_SAMPLE_RATE_MASK 0x00001fff
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_LOCK_THRESHOLD_192K_SAMPLE_RATE_SHIFT 0
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_LOCK_THRESHOLD_192K_SAMPLE_RATE_DEFAULT 0x000002bb

/***************************************************************************
 *MCLK_CFG_0 - SPDIF Input MCLK configuration
 ***************************************************************************/
/* AUD_FMM_IOP_IN_SPDIF_0 :: MCLK_CFG_0 :: reserved0 [31:20] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_MCLK_CFG_0_reserved0_MASK      0xfff00000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_MCLK_CFG_0_reserved0_SHIFT     20

/* AUD_FMM_IOP_IN_SPDIF_0 :: MCLK_CFG_0 :: MCLK_RATE [19:16] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_MCLK_CFG_0_MCLK_RATE_MASK      0x000f0000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_MCLK_CFG_0_MCLK_RATE_SHIFT     16
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_MCLK_CFG_0_MCLK_RATE_DEFAULT   0x00000002
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_MCLK_CFG_0_MCLK_RATE_MCLK_512fs_SCLK_64fs 4
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_MCLK_CFG_0_MCLK_RATE_MCLK_384fs_SCLK_64fs 3
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_MCLK_CFG_0_MCLK_RATE_MCLK_256fs_SCLK_64fs 2
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_MCLK_CFG_0_MCLK_RATE_MCLK_128fs_SCLK_64fs 1

/* AUD_FMM_IOP_IN_SPDIF_0 :: MCLK_CFG_0 :: reserved1 [15:04] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_MCLK_CFG_0_reserved1_MASK      0x0000fff0
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_MCLK_CFG_0_reserved1_SHIFT     4

/* AUD_FMM_IOP_IN_SPDIF_0 :: MCLK_CFG_0 :: PLLCLKSEL [03:00] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_MCLK_CFG_0_PLLCLKSEL_MASK      0x0000000f
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_MCLK_CFG_0_PLLCLKSEL_SHIFT     0
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_MCLK_CFG_0_PLLCLKSEL_DEFAULT   0x00000001
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_MCLK_CFG_0_PLLCLKSEL_PLL0_ch1  0
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_MCLK_CFG_0_PLLCLKSEL_PLL0_ch2  1
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_MCLK_CFG_0_PLLCLKSEL_PLL0_ch3  2
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_MCLK_CFG_0_PLLCLKSEL_PLL1_ch1  3
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_MCLK_CFG_0_PLLCLKSEL_PLL1_ch2  4
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_MCLK_CFG_0_PLLCLKSEL_PLL1_ch3  5
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_MCLK_CFG_0_PLLCLKSEL_Mclk_gen0 6

/***************************************************************************
 *ESR_STATUS - Error Status Register
 ***************************************************************************/
/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_STATUS :: reserved0 [31:18] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_reserved0_MASK      0xfffc0000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_reserved0_SHIFT     18

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_STATUS :: SPDIFRX_FCI_IF_OFLOW_INTR [17:17] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SPDIFRX_FCI_IF_OFLOW_INTR_MASK 0x00020000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SPDIFRX_FCI_IF_OFLOW_INTR_SHIFT 17
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SPDIFRX_FCI_IF_OFLOW_INTR_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_STATUS :: SPDIFRX_FIFO_UFLOW_INTR [16:16] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SPDIFRX_FIFO_UFLOW_INTR_MASK 0x00010000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SPDIFRX_FIFO_UFLOW_INTR_SHIFT 16
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SPDIFRX_FIFO_UFLOW_INTR_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_STATUS :: SPDIFRX_FIFO_OFLOW_INTR [15:15] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SPDIFRX_FIFO_OFLOW_INTR_MASK 0x00008000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SPDIFRX_FIFO_OFLOW_INTR_SHIFT 15
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SPDIFRX_FIFO_OFLOW_INTR_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_STATUS :: SPDIFRX_SIG_PRESENT_INTR [14:14] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SPDIFRX_SIG_PRESENT_INTR_MASK 0x00004000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SPDIFRX_SIG_PRESENT_INTR_SHIFT 14
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SPDIFRX_SIG_PRESENT_INTR_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_STATUS :: SPDIFRX_SIG_MISSING_INTR [13:13] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SPDIFRX_SIG_MISSING_INTR_MASK 0x00002000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SPDIFRX_SIG_MISSING_INTR_SHIFT 13
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SPDIFRX_SIG_MISSING_INTR_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_STATUS :: SPDIFRX_PARITY_ERR_INTR [12:12] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SPDIFRX_PARITY_ERR_INTR_MASK 0x00001000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SPDIFRX_PARITY_ERR_INTR_SHIFT 12
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SPDIFRX_PARITY_ERR_INTR_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_STATUS :: SPDIFRX_BAD_BLOCK_INTR [11:11] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SPDIFRX_BAD_BLOCK_INTR_MASK 0x00000800
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SPDIFRX_BAD_BLOCK_INTR_SHIFT 11
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SPDIFRX_BAD_BLOCK_INTR_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_STATUS :: SPDIFRX_CHAN_STAT_INTR [10:10] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SPDIFRX_CHAN_STAT_INTR_MASK 0x00000400
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SPDIFRX_CHAN_STAT_INTR_SHIFT 10
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SPDIFRX_CHAN_STAT_INTR_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_STATUS :: SPDIFRX_V_CHANGE_INTR [09:09] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SPDIFRX_V_CHANGE_INTR_MASK 0x00000200
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SPDIFRX_V_CHANGE_INTR_SHIFT 9
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SPDIFRX_V_CHANGE_INTR_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_STATUS :: SPDIFRX_PC_CHANGE_INTR [08:08] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SPDIFRX_PC_CHANGE_INTR_MASK 0x00000100
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SPDIFRX_PC_CHANGE_INTR_SHIFT 8
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SPDIFRX_PC_CHANGE_INTR_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_STATUS :: SPDIFRX_COMP_CHANGE_INTR [07:07] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SPDIFRX_COMP_CHANGE_INTR_MASK 0x00000080
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SPDIFRX_COMP_CHANGE_INTR_SHIFT 7
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SPDIFRX_COMP_CHANGE_INTR_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_STATUS :: SPDIFRX_PPM_INTR [06:06] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SPDIFRX_PPM_INTR_MASK 0x00000040
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SPDIFRX_PPM_INTR_SHIFT 6
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SPDIFRX_PPM_INTR_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_STATUS :: SPDIFRX_PLL_OUT_OF_RANGE_INTR [05:05] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SPDIFRX_PLL_OUT_OF_RANGE_INTR_MASK 0x00000020
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SPDIFRX_PLL_OUT_OF_RANGE_INTR_SHIFT 5
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SPDIFRX_PLL_OUT_OF_RANGE_INTR_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_STATUS :: UNUSED [04:04] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_UNUSED_MASK         0x00000010
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_UNUSED_SHIFT        4
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_UNUSED_DEFAULT      0x00000000

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_STATUS :: SPDIFRX_GOOD_FMT_INTR [03:03] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SPDIFRX_GOOD_FMT_INTR_MASK 0x00000008
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SPDIFRX_GOOD_FMT_INTR_SHIFT 3
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SPDIFRX_GOOD_FMT_INTR_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_STATUS :: SPDIFRX_FMT_ERR_INTR [02:02] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SPDIFRX_FMT_ERR_INTR_MASK 0x00000004
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SPDIFRX_FMT_ERR_INTR_SHIFT 2
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SPDIFRX_FMT_ERR_INTR_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_STATUS :: SPDIFRX_RATE_CHANGE_INTR [01:01] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SPDIFRX_RATE_CHANGE_INTR_MASK 0x00000002
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SPDIFRX_RATE_CHANGE_INTR_SHIFT 1
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SPDIFRX_RATE_CHANGE_INTR_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_STATUS :: SPDIFRX_RATE_MISMATCH_INTR [00:00] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SPDIFRX_RATE_MISMATCH_INTR_MASK 0x00000001
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SPDIFRX_RATE_MISMATCH_INTR_SHIFT 0
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SPDIFRX_RATE_MISMATCH_INTR_DEFAULT 0x00000000

/***************************************************************************
 *ESR_STATUS_SET - Error Set Register
 ***************************************************************************/
/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_STATUS_SET :: reserved0 [31:18] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SET_reserved0_MASK  0xfffc0000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SET_reserved0_SHIFT 18

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_STATUS_SET :: SPDIFRX_FCI_IF_OFLOW_INTR [17:17] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SET_SPDIFRX_FCI_IF_OFLOW_INTR_MASK 0x00020000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SET_SPDIFRX_FCI_IF_OFLOW_INTR_SHIFT 17
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SET_SPDIFRX_FCI_IF_OFLOW_INTR_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_STATUS_SET :: SPDIFRX_FIFO_UFLOW_INTR [16:16] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SET_SPDIFRX_FIFO_UFLOW_INTR_MASK 0x00010000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SET_SPDIFRX_FIFO_UFLOW_INTR_SHIFT 16
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SET_SPDIFRX_FIFO_UFLOW_INTR_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_STATUS_SET :: SPDIFRX_FIFO_OFLOW_INTR [15:15] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SET_SPDIFRX_FIFO_OFLOW_INTR_MASK 0x00008000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SET_SPDIFRX_FIFO_OFLOW_INTR_SHIFT 15
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SET_SPDIFRX_FIFO_OFLOW_INTR_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_STATUS_SET :: SPDIFRX_SIG_PRESENT_INTR [14:14] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SET_SPDIFRX_SIG_PRESENT_INTR_MASK 0x00004000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SET_SPDIFRX_SIG_PRESENT_INTR_SHIFT 14
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SET_SPDIFRX_SIG_PRESENT_INTR_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_STATUS_SET :: SPDIFRX_SIG_MISSING_INTR [13:13] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SET_SPDIFRX_SIG_MISSING_INTR_MASK 0x00002000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SET_SPDIFRX_SIG_MISSING_INTR_SHIFT 13
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SET_SPDIFRX_SIG_MISSING_INTR_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_STATUS_SET :: SPDIFRX_PARITY_ERR_INTR [12:12] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SET_SPDIFRX_PARITY_ERR_INTR_MASK 0x00001000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SET_SPDIFRX_PARITY_ERR_INTR_SHIFT 12
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SET_SPDIFRX_PARITY_ERR_INTR_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_STATUS_SET :: SPDIFRX_BAD_BLOCK_INTR [11:11] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SET_SPDIFRX_BAD_BLOCK_INTR_MASK 0x00000800
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SET_SPDIFRX_BAD_BLOCK_INTR_SHIFT 11
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SET_SPDIFRX_BAD_BLOCK_INTR_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_STATUS_SET :: SPDIFRX_CHAN_STAT_INTR [10:10] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SET_SPDIFRX_CHAN_STAT_INTR_MASK 0x00000400
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SET_SPDIFRX_CHAN_STAT_INTR_SHIFT 10
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SET_SPDIFRX_CHAN_STAT_INTR_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_STATUS_SET :: SPDIFRX_V_CHANGE_INTR [09:09] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SET_SPDIFRX_V_CHANGE_INTR_MASK 0x00000200
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SET_SPDIFRX_V_CHANGE_INTR_SHIFT 9
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SET_SPDIFRX_V_CHANGE_INTR_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_STATUS_SET :: SPDIFRX_PC_CHANGE_INTR [08:08] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SET_SPDIFRX_PC_CHANGE_INTR_MASK 0x00000100
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SET_SPDIFRX_PC_CHANGE_INTR_SHIFT 8
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SET_SPDIFRX_PC_CHANGE_INTR_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_STATUS_SET :: SPDIFRX_COMP_CHANGE_INTR [07:07] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SET_SPDIFRX_COMP_CHANGE_INTR_MASK 0x00000080
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SET_SPDIFRX_COMP_CHANGE_INTR_SHIFT 7
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SET_SPDIFRX_COMP_CHANGE_INTR_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_STATUS_SET :: SPDIFRX_PPM_INTR [06:06] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SET_SPDIFRX_PPM_INTR_MASK 0x00000040
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SET_SPDIFRX_PPM_INTR_SHIFT 6
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SET_SPDIFRX_PPM_INTR_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_STATUS_SET :: SPDIFRX_PLL_OUT_OF_RANGE_INTR [05:05] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SET_SPDIFRX_PLL_OUT_OF_RANGE_INTR_MASK 0x00000020
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SET_SPDIFRX_PLL_OUT_OF_RANGE_INTR_SHIFT 5
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SET_SPDIFRX_PLL_OUT_OF_RANGE_INTR_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_STATUS_SET :: UNUSED [04:04] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SET_UNUSED_MASK     0x00000010
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SET_UNUSED_SHIFT    4
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SET_UNUSED_DEFAULT  0x00000000

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_STATUS_SET :: SPDIFRX_GOOD_FMT_INTR [03:03] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SET_SPDIFRX_GOOD_FMT_INTR_MASK 0x00000008
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SET_SPDIFRX_GOOD_FMT_INTR_SHIFT 3
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SET_SPDIFRX_GOOD_FMT_INTR_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_STATUS_SET :: SPDIFRX_FMT_ERR_INTR [02:02] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SET_SPDIFRX_FMT_ERR_INTR_MASK 0x00000004
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SET_SPDIFRX_FMT_ERR_INTR_SHIFT 2
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SET_SPDIFRX_FMT_ERR_INTR_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_STATUS_SET :: SPDIFRX_RATE_CHANGE_INTR [01:01] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SET_SPDIFRX_RATE_CHANGE_INTR_MASK 0x00000002
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SET_SPDIFRX_RATE_CHANGE_INTR_SHIFT 1
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SET_SPDIFRX_RATE_CHANGE_INTR_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_STATUS_SET :: SPDIFRX_RATE_MISMATCH_INTR [00:00] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SET_SPDIFRX_RATE_MISMATCH_INTR_MASK 0x00000001
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SET_SPDIFRX_RATE_MISMATCH_INTR_SHIFT 0
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_SET_SPDIFRX_RATE_MISMATCH_INTR_DEFAULT 0x00000000

/***************************************************************************
 *ESR_STATUS_CLEAR - Error Clear Register
 ***************************************************************************/
/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_STATUS_CLEAR :: reserved0 [31:18] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_CLEAR_reserved0_MASK 0xfffc0000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_CLEAR_reserved0_SHIFT 18

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_STATUS_CLEAR :: SPDIFRX_FCI_IF_OFLOW_INTR [17:17] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_CLEAR_SPDIFRX_FCI_IF_OFLOW_INTR_MASK 0x00020000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_CLEAR_SPDIFRX_FCI_IF_OFLOW_INTR_SHIFT 17
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_CLEAR_SPDIFRX_FCI_IF_OFLOW_INTR_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_STATUS_CLEAR :: SPDIFRX_FIFO_UFLOW_INTR [16:16] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_CLEAR_SPDIFRX_FIFO_UFLOW_INTR_MASK 0x00010000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_CLEAR_SPDIFRX_FIFO_UFLOW_INTR_SHIFT 16
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_CLEAR_SPDIFRX_FIFO_UFLOW_INTR_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_STATUS_CLEAR :: SPDIFRX_FIFO_OFLOW_INTR [15:15] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_CLEAR_SPDIFRX_FIFO_OFLOW_INTR_MASK 0x00008000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_CLEAR_SPDIFRX_FIFO_OFLOW_INTR_SHIFT 15
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_CLEAR_SPDIFRX_FIFO_OFLOW_INTR_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_STATUS_CLEAR :: SPDIFRX_SIG_PRESENT_INTR [14:14] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_CLEAR_SPDIFRX_SIG_PRESENT_INTR_MASK 0x00004000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_CLEAR_SPDIFRX_SIG_PRESENT_INTR_SHIFT 14
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_CLEAR_SPDIFRX_SIG_PRESENT_INTR_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_STATUS_CLEAR :: SPDIFRX_SIG_MISSING_INTR [13:13] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_CLEAR_SPDIFRX_SIG_MISSING_INTR_MASK 0x00002000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_CLEAR_SPDIFRX_SIG_MISSING_INTR_SHIFT 13
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_CLEAR_SPDIFRX_SIG_MISSING_INTR_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_STATUS_CLEAR :: SPDIFRX_PARITY_ERR_INTR [12:12] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_CLEAR_SPDIFRX_PARITY_ERR_INTR_MASK 0x00001000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_CLEAR_SPDIFRX_PARITY_ERR_INTR_SHIFT 12
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_CLEAR_SPDIFRX_PARITY_ERR_INTR_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_STATUS_CLEAR :: SPDIFRX_BAD_BLOCK_INTR [11:11] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_CLEAR_SPDIFRX_BAD_BLOCK_INTR_MASK 0x00000800
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_CLEAR_SPDIFRX_BAD_BLOCK_INTR_SHIFT 11
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_CLEAR_SPDIFRX_BAD_BLOCK_INTR_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_STATUS_CLEAR :: SPDIFRX_CHAN_STAT_INTR [10:10] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_CLEAR_SPDIFRX_CHAN_STAT_INTR_MASK 0x00000400
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_CLEAR_SPDIFRX_CHAN_STAT_INTR_SHIFT 10
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_CLEAR_SPDIFRX_CHAN_STAT_INTR_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_STATUS_CLEAR :: SPDIFRX_V_CHANGE_INTR [09:09] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_CLEAR_SPDIFRX_V_CHANGE_INTR_MASK 0x00000200
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_CLEAR_SPDIFRX_V_CHANGE_INTR_SHIFT 9
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_CLEAR_SPDIFRX_V_CHANGE_INTR_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_STATUS_CLEAR :: SPDIFRX_PC_CHANGE_INTR [08:08] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_CLEAR_SPDIFRX_PC_CHANGE_INTR_MASK 0x00000100
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_CLEAR_SPDIFRX_PC_CHANGE_INTR_SHIFT 8
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_CLEAR_SPDIFRX_PC_CHANGE_INTR_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_STATUS_CLEAR :: SPDIFRX_COMP_CHANGE_INTR [07:07] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_CLEAR_SPDIFRX_COMP_CHANGE_INTR_MASK 0x00000080
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_CLEAR_SPDIFRX_COMP_CHANGE_INTR_SHIFT 7
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_CLEAR_SPDIFRX_COMP_CHANGE_INTR_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_STATUS_CLEAR :: SPDIFRX_PPM_INTR [06:06] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_CLEAR_SPDIFRX_PPM_INTR_MASK 0x00000040
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_CLEAR_SPDIFRX_PPM_INTR_SHIFT 6
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_CLEAR_SPDIFRX_PPM_INTR_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_STATUS_CLEAR :: SPDIFRX_PLL_OUT_OF_RANGE_INTR [05:05] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_CLEAR_SPDIFRX_PLL_OUT_OF_RANGE_INTR_MASK 0x00000020
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_CLEAR_SPDIFRX_PLL_OUT_OF_RANGE_INTR_SHIFT 5
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_CLEAR_SPDIFRX_PLL_OUT_OF_RANGE_INTR_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_STATUS_CLEAR :: UNUSED [04:04] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_CLEAR_UNUSED_MASK   0x00000010
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_CLEAR_UNUSED_SHIFT  4
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_CLEAR_UNUSED_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_STATUS_CLEAR :: SPDIFRX_GOOD_FMT_INTR [03:03] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_CLEAR_SPDIFRX_GOOD_FMT_INTR_MASK 0x00000008
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_CLEAR_SPDIFRX_GOOD_FMT_INTR_SHIFT 3
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_CLEAR_SPDIFRX_GOOD_FMT_INTR_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_STATUS_CLEAR :: SPDIFRX_FMT_ERR_INTR [02:02] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_CLEAR_SPDIFRX_FMT_ERR_INTR_MASK 0x00000004
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_CLEAR_SPDIFRX_FMT_ERR_INTR_SHIFT 2
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_CLEAR_SPDIFRX_FMT_ERR_INTR_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_STATUS_CLEAR :: SPDIFRX_RATE_CHANGE_INTR [01:01] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_CLEAR_SPDIFRX_RATE_CHANGE_INTR_MASK 0x00000002
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_CLEAR_SPDIFRX_RATE_CHANGE_INTR_SHIFT 1
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_CLEAR_SPDIFRX_RATE_CHANGE_INTR_DEFAULT 0x00000000

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_STATUS_CLEAR :: SPDIFRX_RATE_MISMATCH_INTR [00:00] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_CLEAR_SPDIFRX_RATE_MISMATCH_INTR_MASK 0x00000001
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_CLEAR_SPDIFRX_RATE_MISMATCH_INTR_SHIFT 0
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_STATUS_CLEAR_SPDIFRX_RATE_MISMATCH_INTR_DEFAULT 0x00000000

/***************************************************************************
 *ESR_MASK - Mask Status Register
 ***************************************************************************/
/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_MASK :: reserved0 [31:18] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_reserved0_MASK        0xfffc0000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_reserved0_SHIFT       18

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_MASK :: SPDIFRX_FCI_IF_OFLOW_MASK [17:17] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SPDIFRX_FCI_IF_OFLOW_MASK_MASK 0x00020000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SPDIFRX_FCI_IF_OFLOW_MASK_SHIFT 17
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SPDIFRX_FCI_IF_OFLOW_MASK_DEFAULT 0x00000001

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_MASK :: SPDIFRX_FIFO_UFLOW_MASK [16:16] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SPDIFRX_FIFO_UFLOW_MASK_MASK 0x00010000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SPDIFRX_FIFO_UFLOW_MASK_SHIFT 16
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SPDIFRX_FIFO_UFLOW_MASK_DEFAULT 0x00000001

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_MASK :: SPDIFRX_FIFO_OFLOW_MASK [15:15] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SPDIFRX_FIFO_OFLOW_MASK_MASK 0x00008000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SPDIFRX_FIFO_OFLOW_MASK_SHIFT 15
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SPDIFRX_FIFO_OFLOW_MASK_DEFAULT 0x00000001

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_MASK :: SPDIFRX_SIG_PRESENT_MASK [14:14] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SPDIFRX_SIG_PRESENT_MASK_MASK 0x00004000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SPDIFRX_SIG_PRESENT_MASK_SHIFT 14
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SPDIFRX_SIG_PRESENT_MASK_DEFAULT 0x00000001

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_MASK :: SPDIFRX_SIG_MISSING_MASK [13:13] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SPDIFRX_SIG_MISSING_MASK_MASK 0x00002000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SPDIFRX_SIG_MISSING_MASK_SHIFT 13
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SPDIFRX_SIG_MISSING_MASK_DEFAULT 0x00000001

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_MASK :: SPDIFRX_PARITY_ERR_MASK [12:12] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SPDIFRX_PARITY_ERR_MASK_MASK 0x00001000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SPDIFRX_PARITY_ERR_MASK_SHIFT 12
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SPDIFRX_PARITY_ERR_MASK_DEFAULT 0x00000001

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_MASK :: SPDIFRX_BAD_BLOCK_MASK [11:11] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SPDIFRX_BAD_BLOCK_MASK_MASK 0x00000800
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SPDIFRX_BAD_BLOCK_MASK_SHIFT 11
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SPDIFRX_BAD_BLOCK_MASK_DEFAULT 0x00000001

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_MASK :: SPDIFRX_CHAN_STAT_MASK [10:10] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SPDIFRX_CHAN_STAT_MASK_MASK 0x00000400
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SPDIFRX_CHAN_STAT_MASK_SHIFT 10
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SPDIFRX_CHAN_STAT_MASK_DEFAULT 0x00000001

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_MASK :: SPDIFRX_V_CHANGE_MASK [09:09] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SPDIFRX_V_CHANGE_MASK_MASK 0x00000200
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SPDIFRX_V_CHANGE_MASK_SHIFT 9
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SPDIFRX_V_CHANGE_MASK_DEFAULT 0x00000001

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_MASK :: SPDIFRX_PC_CHANGE_MASK [08:08] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SPDIFRX_PC_CHANGE_MASK_MASK 0x00000100
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SPDIFRX_PC_CHANGE_MASK_SHIFT 8
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SPDIFRX_PC_CHANGE_MASK_DEFAULT 0x00000001

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_MASK :: SPDIFRX_COMP_CHANGE_MASK [07:07] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SPDIFRX_COMP_CHANGE_MASK_MASK 0x00000080
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SPDIFRX_COMP_CHANGE_MASK_SHIFT 7
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SPDIFRX_COMP_CHANGE_MASK_DEFAULT 0x00000001

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_MASK :: SPDIFRX_PPM_MASK [06:06] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SPDIFRX_PPM_MASK_MASK 0x00000040
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SPDIFRX_PPM_MASK_SHIFT 6
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SPDIFRX_PPM_MASK_DEFAULT 0x00000001

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_MASK :: SPDIFRX_PLL_OUT_OF_RANGE_MASK [05:05] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SPDIFRX_PLL_OUT_OF_RANGE_MASK_MASK 0x00000020
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SPDIFRX_PLL_OUT_OF_RANGE_MASK_SHIFT 5
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SPDIFRX_PLL_OUT_OF_RANGE_MASK_DEFAULT 0x00000001

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_MASK :: UNUSED [04:04] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_UNUSED_MASK           0x00000010
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_UNUSED_SHIFT          4
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_UNUSED_DEFAULT        0x00000001

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_MASK :: SPDIFRX_GOOD_FMT_MASK [03:03] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SPDIFRX_GOOD_FMT_MASK_MASK 0x00000008
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SPDIFRX_GOOD_FMT_MASK_SHIFT 3
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SPDIFRX_GOOD_FMT_MASK_DEFAULT 0x00000001

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_MASK :: SPDIFRX_FMT_ERR_MASK [02:02] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SPDIFRX_FMT_ERR_MASK_MASK 0x00000004
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SPDIFRX_FMT_ERR_MASK_SHIFT 2
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SPDIFRX_FMT_ERR_MASK_DEFAULT 0x00000001

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_MASK :: SPDIFRX_RATE_CHANGE_MASK [01:01] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SPDIFRX_RATE_CHANGE_MASK_MASK 0x00000002
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SPDIFRX_RATE_CHANGE_MASK_SHIFT 1
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SPDIFRX_RATE_CHANGE_MASK_DEFAULT 0x00000001

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_MASK :: SPDIFRX_RATE_MISMATCH_MASK [00:00] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SPDIFRX_RATE_MISMATCH_MASK_MASK 0x00000001
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SPDIFRX_RATE_MISMATCH_MASK_SHIFT 0
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SPDIFRX_RATE_MISMATCH_MASK_DEFAULT 0x00000001

/***************************************************************************
 *ESR_MASK_SET - Mask Set Register
 ***************************************************************************/
/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_MASK_SET :: reserved0 [31:18] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SET_reserved0_MASK    0xfffc0000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SET_reserved0_SHIFT   18

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_MASK_SET :: SPDIFRX_FCI_IF_OFLOW_MASK [17:17] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SET_SPDIFRX_FCI_IF_OFLOW_MASK_MASK 0x00020000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SET_SPDIFRX_FCI_IF_OFLOW_MASK_SHIFT 17
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SET_SPDIFRX_FCI_IF_OFLOW_MASK_DEFAULT 0x00000001

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_MASK_SET :: SPDIFRX_FIFO_UFLOW_MASK [16:16] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SET_SPDIFRX_FIFO_UFLOW_MASK_MASK 0x00010000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SET_SPDIFRX_FIFO_UFLOW_MASK_SHIFT 16
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SET_SPDIFRX_FIFO_UFLOW_MASK_DEFAULT 0x00000001

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_MASK_SET :: SPDIFRX_FIFO_OFLOW_MASK [15:15] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SET_SPDIFRX_FIFO_OFLOW_MASK_MASK 0x00008000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SET_SPDIFRX_FIFO_OFLOW_MASK_SHIFT 15
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SET_SPDIFRX_FIFO_OFLOW_MASK_DEFAULT 0x00000001

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_MASK_SET :: SPDIFRX_SIG_PRESENT_MASK [14:14] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SET_SPDIFRX_SIG_PRESENT_MASK_MASK 0x00004000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SET_SPDIFRX_SIG_PRESENT_MASK_SHIFT 14
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SET_SPDIFRX_SIG_PRESENT_MASK_DEFAULT 0x00000001

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_MASK_SET :: SPDIFRX_SIG_MISSING_MASK [13:13] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SET_SPDIFRX_SIG_MISSING_MASK_MASK 0x00002000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SET_SPDIFRX_SIG_MISSING_MASK_SHIFT 13
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SET_SPDIFRX_SIG_MISSING_MASK_DEFAULT 0x00000001

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_MASK_SET :: SPDIFRX_PARITY_ERR_MASK [12:12] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SET_SPDIFRX_PARITY_ERR_MASK_MASK 0x00001000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SET_SPDIFRX_PARITY_ERR_MASK_SHIFT 12
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SET_SPDIFRX_PARITY_ERR_MASK_DEFAULT 0x00000001

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_MASK_SET :: SPDIFRX_BAD_BLOCK_MASK [11:11] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SET_SPDIFRX_BAD_BLOCK_MASK_MASK 0x00000800
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SET_SPDIFRX_BAD_BLOCK_MASK_SHIFT 11
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SET_SPDIFRX_BAD_BLOCK_MASK_DEFAULT 0x00000001

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_MASK_SET :: SPDIFRX_CHAN_STAT_MASK [10:10] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SET_SPDIFRX_CHAN_STAT_MASK_MASK 0x00000400
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SET_SPDIFRX_CHAN_STAT_MASK_SHIFT 10
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SET_SPDIFRX_CHAN_STAT_MASK_DEFAULT 0x00000001

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_MASK_SET :: SPDIFRX_V_CHANGE_MASK [09:09] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SET_SPDIFRX_V_CHANGE_MASK_MASK 0x00000200
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SET_SPDIFRX_V_CHANGE_MASK_SHIFT 9
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SET_SPDIFRX_V_CHANGE_MASK_DEFAULT 0x00000001

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_MASK_SET :: SPDIFRX_PC_CHANGE_MASK [08:08] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SET_SPDIFRX_PC_CHANGE_MASK_MASK 0x00000100
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SET_SPDIFRX_PC_CHANGE_MASK_SHIFT 8
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SET_SPDIFRX_PC_CHANGE_MASK_DEFAULT 0x00000001

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_MASK_SET :: SPDIFRX_COMP_CHANGE_MASK [07:07] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SET_SPDIFRX_COMP_CHANGE_MASK_MASK 0x00000080
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SET_SPDIFRX_COMP_CHANGE_MASK_SHIFT 7
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SET_SPDIFRX_COMP_CHANGE_MASK_DEFAULT 0x00000001

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_MASK_SET :: SPDIFRX_PPM_MASK [06:06] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SET_SPDIFRX_PPM_MASK_MASK 0x00000040
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SET_SPDIFRX_PPM_MASK_SHIFT 6
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SET_SPDIFRX_PPM_MASK_DEFAULT 0x00000001

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_MASK_SET :: SPDIFRX_PLL_OUT_OF_RANGE_MASK [05:05] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SET_SPDIFRX_PLL_OUT_OF_RANGE_MASK_MASK 0x00000020
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SET_SPDIFRX_PLL_OUT_OF_RANGE_MASK_SHIFT 5
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SET_SPDIFRX_PLL_OUT_OF_RANGE_MASK_DEFAULT 0x00000001

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_MASK_SET :: UNUSED [04:04] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SET_UNUSED_MASK       0x00000010
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SET_UNUSED_SHIFT      4
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SET_UNUSED_DEFAULT    0x00000001

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_MASK_SET :: SPDIFRX_GOOD_FMT_MASK [03:03] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SET_SPDIFRX_GOOD_FMT_MASK_MASK 0x00000008
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SET_SPDIFRX_GOOD_FMT_MASK_SHIFT 3
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SET_SPDIFRX_GOOD_FMT_MASK_DEFAULT 0x00000001

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_MASK_SET :: SPDIFRX_FMT_ERR_MASK [02:02] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SET_SPDIFRX_FMT_ERR_MASK_MASK 0x00000004
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SET_SPDIFRX_FMT_ERR_MASK_SHIFT 2
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SET_SPDIFRX_FMT_ERR_MASK_DEFAULT 0x00000001

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_MASK_SET :: SPDIFRX_RATE_CHANGE_MASK [01:01] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SET_SPDIFRX_RATE_CHANGE_MASK_MASK 0x00000002
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SET_SPDIFRX_RATE_CHANGE_MASK_SHIFT 1
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SET_SPDIFRX_RATE_CHANGE_MASK_DEFAULT 0x00000001

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_MASK_SET :: SPDIFRX_RATE_MISMATCH_MASK [00:00] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SET_SPDIFRX_RATE_MISMATCH_MASK_MASK 0x00000001
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SET_SPDIFRX_RATE_MISMATCH_MASK_SHIFT 0
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_SET_SPDIFRX_RATE_MISMATCH_MASK_DEFAULT 0x00000001

/***************************************************************************
 *ESR_MASK_CLEAR - Mask Clear Register
 ***************************************************************************/
/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_MASK_CLEAR :: reserved0 [31:18] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_CLEAR_reserved0_MASK  0xfffc0000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_CLEAR_reserved0_SHIFT 18

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_MASK_CLEAR :: SPDIFRX_FCI_IF_OFLOW_MASK [17:17] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_CLEAR_SPDIFRX_FCI_IF_OFLOW_MASK_MASK 0x00020000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_CLEAR_SPDIFRX_FCI_IF_OFLOW_MASK_SHIFT 17
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_CLEAR_SPDIFRX_FCI_IF_OFLOW_MASK_DEFAULT 0x00000001

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_MASK_CLEAR :: SPDIFRX_FIFO_UFLOW_MASK [16:16] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_CLEAR_SPDIFRX_FIFO_UFLOW_MASK_MASK 0x00010000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_CLEAR_SPDIFRX_FIFO_UFLOW_MASK_SHIFT 16
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_CLEAR_SPDIFRX_FIFO_UFLOW_MASK_DEFAULT 0x00000001

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_MASK_CLEAR :: SPDIFRX_FIFO_OFLOW_MASK [15:15] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_CLEAR_SPDIFRX_FIFO_OFLOW_MASK_MASK 0x00008000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_CLEAR_SPDIFRX_FIFO_OFLOW_MASK_SHIFT 15
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_CLEAR_SPDIFRX_FIFO_OFLOW_MASK_DEFAULT 0x00000001

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_MASK_CLEAR :: SPDIFRX_SIG_PRESENT_MASK [14:14] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_CLEAR_SPDIFRX_SIG_PRESENT_MASK_MASK 0x00004000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_CLEAR_SPDIFRX_SIG_PRESENT_MASK_SHIFT 14
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_CLEAR_SPDIFRX_SIG_PRESENT_MASK_DEFAULT 0x00000001

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_MASK_CLEAR :: SPDIFRX_SIG_MISSING_MASK [13:13] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_CLEAR_SPDIFRX_SIG_MISSING_MASK_MASK 0x00002000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_CLEAR_SPDIFRX_SIG_MISSING_MASK_SHIFT 13
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_CLEAR_SPDIFRX_SIG_MISSING_MASK_DEFAULT 0x00000001

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_MASK_CLEAR :: SPDIFRX_PARITY_ERR_MASK [12:12] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_CLEAR_SPDIFRX_PARITY_ERR_MASK_MASK 0x00001000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_CLEAR_SPDIFRX_PARITY_ERR_MASK_SHIFT 12
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_CLEAR_SPDIFRX_PARITY_ERR_MASK_DEFAULT 0x00000001

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_MASK_CLEAR :: SPDIFRX_BAD_BLOCK_MASK [11:11] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_CLEAR_SPDIFRX_BAD_BLOCK_MASK_MASK 0x00000800
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_CLEAR_SPDIFRX_BAD_BLOCK_MASK_SHIFT 11
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_CLEAR_SPDIFRX_BAD_BLOCK_MASK_DEFAULT 0x00000001

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_MASK_CLEAR :: SPDIFRX_CHAN_STAT_MASK [10:10] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_CLEAR_SPDIFRX_CHAN_STAT_MASK_MASK 0x00000400
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_CLEAR_SPDIFRX_CHAN_STAT_MASK_SHIFT 10
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_CLEAR_SPDIFRX_CHAN_STAT_MASK_DEFAULT 0x00000001

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_MASK_CLEAR :: SPDIFRX_V_CHANGE_MASK [09:09] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_CLEAR_SPDIFRX_V_CHANGE_MASK_MASK 0x00000200
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_CLEAR_SPDIFRX_V_CHANGE_MASK_SHIFT 9
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_CLEAR_SPDIFRX_V_CHANGE_MASK_DEFAULT 0x00000001

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_MASK_CLEAR :: SPDIFRX_PC_CHANGE_MASK [08:08] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_CLEAR_SPDIFRX_PC_CHANGE_MASK_MASK 0x00000100
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_CLEAR_SPDIFRX_PC_CHANGE_MASK_SHIFT 8
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_CLEAR_SPDIFRX_PC_CHANGE_MASK_DEFAULT 0x00000001

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_MASK_CLEAR :: SPDIFRX_COMP_CHANGE_MASK [07:07] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_CLEAR_SPDIFRX_COMP_CHANGE_MASK_MASK 0x00000080
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_CLEAR_SPDIFRX_COMP_CHANGE_MASK_SHIFT 7
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_CLEAR_SPDIFRX_COMP_CHANGE_MASK_DEFAULT 0x00000001

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_MASK_CLEAR :: SPDIFRX_PPM_MASK [06:06] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_CLEAR_SPDIFRX_PPM_MASK_MASK 0x00000040
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_CLEAR_SPDIFRX_PPM_MASK_SHIFT 6
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_CLEAR_SPDIFRX_PPM_MASK_DEFAULT 0x00000001

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_MASK_CLEAR :: SPDIFRX_PLL_OUT_OF_RANGE_MASK [05:05] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_CLEAR_SPDIFRX_PLL_OUT_OF_RANGE_MASK_MASK 0x00000020
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_CLEAR_SPDIFRX_PLL_OUT_OF_RANGE_MASK_SHIFT 5
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_CLEAR_SPDIFRX_PLL_OUT_OF_RANGE_MASK_DEFAULT 0x00000001

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_MASK_CLEAR :: UNUSED [04:04] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_CLEAR_UNUSED_MASK     0x00000010
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_CLEAR_UNUSED_SHIFT    4
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_CLEAR_UNUSED_DEFAULT  0x00000001

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_MASK_CLEAR :: SPDIFRX_GOOD_FMT_MASK [03:03] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_CLEAR_SPDIFRX_GOOD_FMT_MASK_MASK 0x00000008
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_CLEAR_SPDIFRX_GOOD_FMT_MASK_SHIFT 3
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_CLEAR_SPDIFRX_GOOD_FMT_MASK_DEFAULT 0x00000001

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_MASK_CLEAR :: SPDIFRX_FMT_ERR_MASK [02:02] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_CLEAR_SPDIFRX_FMT_ERR_MASK_MASK 0x00000004
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_CLEAR_SPDIFRX_FMT_ERR_MASK_SHIFT 2
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_CLEAR_SPDIFRX_FMT_ERR_MASK_DEFAULT 0x00000001

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_MASK_CLEAR :: SPDIFRX_RATE_CHANGE_MASK [01:01] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_CLEAR_SPDIFRX_RATE_CHANGE_MASK_MASK 0x00000002
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_CLEAR_SPDIFRX_RATE_CHANGE_MASK_SHIFT 1
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_CLEAR_SPDIFRX_RATE_CHANGE_MASK_DEFAULT 0x00000001

/* AUD_FMM_IOP_IN_SPDIF_0 :: ESR_MASK_CLEAR :: SPDIFRX_RATE_MISMATCH_MASK [00:00] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_CLEAR_SPDIFRX_RATE_MISMATCH_MASK_MASK 0x00000001
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_CLEAR_SPDIFRX_RATE_MISMATCH_MASK_SHIFT 0
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_ESR_MASK_CLEAR_SPDIFRX_RATE_MISMATCH_MASK_DEFAULT 0x00000001

/***************************************************************************
 *CAPTURE_FCI_ID_TABLE - SPDIF_IN Capture FCI_ID table
 ***************************************************************************/
/* AUD_FMM_IOP_IN_SPDIF_0 :: CAPTURE_FCI_ID_TABLE :: reserved0 [31:20] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CAPTURE_FCI_ID_TABLE_reserved0_MASK 0xfff00000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CAPTURE_FCI_ID_TABLE_reserved0_SHIFT 20

/* AUD_FMM_IOP_IN_SPDIF_0 :: CAPTURE_FCI_ID_TABLE :: NUM_CAP_CHANNELS [19:16] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CAPTURE_FCI_ID_TABLE_NUM_CAP_CHANNELS_MASK 0x000f0000
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CAPTURE_FCI_ID_TABLE_NUM_CAP_CHANNELS_SHIFT 16
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CAPTURE_FCI_ID_TABLE_NUM_CAP_CHANNELS_DEFAULT 0x00000001

/* AUD_FMM_IOP_IN_SPDIF_0 :: CAPTURE_FCI_ID_TABLE :: reserved1 [15:10] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CAPTURE_FCI_ID_TABLE_reserved1_MASK 0x0000fc00
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CAPTURE_FCI_ID_TABLE_reserved1_SHIFT 10

/* AUD_FMM_IOP_IN_SPDIF_0 :: CAPTURE_FCI_ID_TABLE :: START_FCI_ID [09:00] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CAPTURE_FCI_ID_TABLE_START_FCI_ID_MASK 0x000003ff
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CAPTURE_FCI_ID_TABLE_START_FCI_ID_SHIFT 0
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_CAPTURE_FCI_ID_TABLE_START_FCI_ID_DEFAULT 0x00000184

/***************************************************************************
 *DIAG - Diagnostics
 ***************************************************************************/
/* AUD_FMM_IOP_IN_SPDIF_0 :: DIAG :: DATA [31:00] */
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_DIAG_DATA_MASK                 0xffffffff
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_DIAG_DATA_SHIFT                0
#define BCHP_AUD_FMM_IOP_IN_SPDIF_0_DIAG_DATA_DEFAULT              0x00000000

#endif /* #ifndef BCHP_AUD_FMM_IOP_IN_SPDIF_0_H__ */

/* End of File */
