$date
	Sun Feb 26 21:58:16 2017
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module test_D_ff $end
$var wire 1 ! Q $end
$var reg 1 " D $end
$var reg 1 # clk $end
$scope module UUT $end
$var wire 1 $ D $end
$var wire 1 % clk $end
$var reg 1 & Q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x&
0%
0$
0#
0"
x!
$end
#10000
0&
0!
1#
1%
#20000
0#
0%
#30000
1#
1%
#40000
0#
0%
1"
1$
#50000
1&
1!
1#
1%
#60000
0#
0%
#70000
1#
1%
#80000
0#
0%
0"
0$
#90000
0&
0!
1#
1%
#100000
0#
0%
#110000
1#
1%
#120000
0#
0%
#130000
1#
1%
#140000
0#
0%
#150000
1#
1%
#160000
0#
0%
#170000
1#
1%
#180000
0#
0%
#190000
1#
1%
#200000
0#
0%
#210000
1#
1%
#220000
0#
0%
#230000
1#
1%
#240000
0#
0%
#250000
1#
1%
#260000
0#
0%
#270000
1#
1%
#280000
0#
0%
#290000
1#
1%
#300000
0#
0%
#310000
1#
1%
#320000
0#
0%
#330000
1#
1%
#340000
0#
0%
#350000
1#
1%
#360000
0#
0%
#370000
1#
1%
#380000
0#
0%
