# RISC-V__SOC

This repository documents my journey and contributions to the **VSD RISC-V Tapeout Program**.

## ğŸ“Œ Overview
- Implementation of a RISC-V based System-on-Chip (SoC)
- RTL design, synthesis, and verification
- Targeting tapeout through the VSD program

## ğŸ“‚ Repository Structure
- `rtl/` â†’ Verilog/SystemVerilog source code  
- `docs/` â†’ Documentation, reports, and notes  
- `sim/` â†’ Testbenches and simulation files  
- `scripts/` â†’ Build and automation scripts  

## ğŸš€ Goals
- Understand the complete flow from RTL to GDSII  
- Learn open-source EDA tools (OpenLane, Sky130 PDK, etc.)  
- Successfully tapeout a working RISC-V SoC  

## ğŸ› ï¸ Tools Used
- OpenLane  
- Yosys  
- Magic  
- SkyWater 130nm PDK  

â­ Star this repository if you find it useful!
