// Seed: 2954328730
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
endmodule
module module_1;
  specify
    (id_1 => id_2) = (1  : 1 == 1  : 1'd0, 1'd0);
    if (id_2) (posedge id_3 => (id_4 +: 1'h0)) = (id_4, 1'b0);
    specparam id_5 = id_1;
  endspecify module_0(
      id_4, id_4, id_5, id_4, id_4
  );
endmodule
