Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Tue Jan  8 13:03:02 2019
| Host         : LAPTOP-TQUFNLMN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file aes7_wrapper_timing_summary_routed.rpt -pb aes7_wrapper_timing_summary_routed.pb -rpx aes7_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : aes7_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 26 register/latch pins with no clock driven by root clock pin: A (HIGH)

 There are 26 register/latch pins with no clock driven by root clock pin: B (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: aes7_i/clk_dev_0/U0/state_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 165 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.422        0.000                      0                 1541        0.036        0.000                      0                 1541        9.020        0.000                       0                   755  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)           Period(ns)      Frequency(MHz)
-----        ------------           ----------      --------------
clk_fpga_0   {0.000 10.000}         20.000          50.000          
clk_fpga_1   {0.000 1984.495}       3968.990        0.252           
sys_clk_pin  {0.000 5000.000}       10000.000       0.100           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0         12.748        0.000                      0                 1526        0.036        0.000                      0                 1526        9.020        0.000                       0                   740  
sys_clk_pin      9994.846        0.000                      0                   15        0.319        0.000                      0                   15     4999.500        0.000                       0                    15  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0    sys_clk_pin         3.422        0.000                      0                    3        1.174        0.000                      0                    3  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack       12.748ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.748ns  (required time - arrival time)
  Source:                 aes7_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.965ns  (logic 2.468ns (35.435%)  route 4.497ns (64.565%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 22.696 - 20.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.207     1.207    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y0                                                     r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=740, routed)         1.679     2.987    aes7_i/axi_gpio_0/U0/s_axi_aclk
                  SLICE_X10Y40         FDRE                                         r  aes7_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.478     3.465 r  aes7_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/Q
                                       net (fo=1, routed)           0.983     4.448    aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_D1
    Routing       SLICE_X6Y40                                                       r  aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/I0
    Routing       SLICE_X6Y40          LUT6 (Prop_lut6_I0_O)        0.295     4.743 r  aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                                       net (fo=12, routed)          1.207     5.950    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    Routing       SLICE_X11Y43                                                      r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2__0/I4
    Routing       SLICE_X11Y43         LUT5 (Prop_lut5_I4_O)        0.152     6.102 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2__0/O
                                       net (fo=21, routed)          1.132     7.234    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    Routing       SLICE_X9Y39                                                       r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/I3
    Routing       SLICE_X9Y39          LUT4 (Prop_lut4_I3_O)        0.326     7.560 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                                       net (fo=1, routed)           0.000     7.560    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    Routing       SLICE_X9Y39                                                       r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/S[1]
    Routing       SLICE_X9Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.550     8.110 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                                       net (fo=1, routed)           0.000     8.110    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    Routing       SLICE_X9Y40                                                       r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CI
    Routing       SLICE_X9Y40          CARRY4 (Prop_carry4_CI_O[1])
                                                                    0.334     8.444 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[1]
                                       net (fo=1, routed)           1.174     9.619    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]
    Routing       SLICE_X9Y38                                                       r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/I0
    Routing       SLICE_X9Y38          LUT3 (Prop_lut3_I0_O)        0.333     9.952 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[5]_i_1/O
                                       net (fo=1, routed)           0.000     9.952    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[5]
    Routing       SLICE_X9Y38          FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                   20.000    20.000 r  
                  PS7_X0Y0             PS7                          0.000    20.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.101    21.101    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y0                                                     r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=740, routed)         1.504    22.697    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
                  SLICE_X9Y38          FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                                       clock pessimism              0.230    22.927    
                                       clock uncertainty           -0.302    22.625    
                  SLICE_X9Y38          FDRE (Setup_fdre_C_D)        0.075    22.700    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  ---------------------------------------------------------------------------------
                                       required time                         22.700    
                                       arrival time                          -9.952    
  ---------------------------------------------------------------------------------
                                       slack                                 12.748    

Slack (MET) :             12.989ns  (required time - arrival time)
  Source:                 aes7_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.724ns  (logic 2.448ns (36.406%)  route 4.276ns (63.594%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 22.696 - 20.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.207     1.207    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y0                                                     r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=740, routed)         1.679     2.987    aes7_i/axi_gpio_0/U0/s_axi_aclk
                  SLICE_X10Y40         FDRE                                         r  aes7_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.478     3.465 r  aes7_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/Q
                                       net (fo=1, routed)           0.983     4.448    aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_D1
    Routing       SLICE_X6Y40                                                       r  aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/I0
    Routing       SLICE_X6Y40          LUT6 (Prop_lut6_I0_O)        0.295     4.743 r  aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                                       net (fo=12, routed)          1.207     5.950    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    Routing       SLICE_X11Y43                                                      r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2__0/I4
    Routing       SLICE_X11Y43         LUT5 (Prop_lut5_I4_O)        0.152     6.102 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2__0/O
                                       net (fo=21, routed)          1.132     7.234    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    Routing       SLICE_X9Y39                                                       r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/I3
    Routing       SLICE_X9Y39          LUT4 (Prop_lut4_I3_O)        0.326     7.560 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                                       net (fo=1, routed)           0.000     7.560    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    Routing       SLICE_X9Y39                                                       r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/S[1]
    Routing       SLICE_X9Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.550     8.110 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                                       net (fo=1, routed)           0.000     8.110    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    Routing       SLICE_X9Y40                                                       r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CI
    Routing       SLICE_X9Y40          CARRY4 (Prop_carry4_CI_O[3])
                                                                    0.313     8.423 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[3]
                                       net (fo=1, routed)           0.954     9.377    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]
    Routing       SLICE_X7Y40                                                       r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/I0
    Routing       SLICE_X7Y40          LUT3 (Prop_lut3_I0_O)        0.334     9.711 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_1/O
                                       net (fo=1, routed)           0.000     9.711    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[7]
    Routing       SLICE_X7Y40          FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                   20.000    20.000 r  
                  PS7_X0Y0             PS7                          0.000    20.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.101    21.101    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y0                                                     r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=740, routed)         1.504    22.697    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
                  SLICE_X7Y40          FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                                       clock pessimism              0.230    22.927    
                                       clock uncertainty           -0.302    22.625    
                  SLICE_X7Y40          FDRE (Setup_fdre_C_D)        0.075    22.700    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  ---------------------------------------------------------------------------------
                                       required time                         22.700    
                                       arrival time                          -9.711    
  ---------------------------------------------------------------------------------
                                       slack                                 12.989    

Slack (MET) :             13.012ns  (required time - arrival time)
  Source:                 aes7_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.703ns  (logic 2.580ns (38.488%)  route 4.123ns (61.512%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.207     1.207    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y0                                                     r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=740, routed)         1.679     2.987    aes7_i/axi_gpio_0/U0/s_axi_aclk
                  SLICE_X10Y40         FDRE                                         r  aes7_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.478     3.465 r  aes7_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/Q
                                       net (fo=1, routed)           0.983     4.448    aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_D1
    Routing       SLICE_X6Y40                                                       r  aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/I0
    Routing       SLICE_X6Y40          LUT6 (Prop_lut6_I0_O)        0.295     4.743 r  aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                                       net (fo=12, routed)          1.207     5.950    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    Routing       SLICE_X11Y43                                                      r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2__0/I4
    Routing       SLICE_X11Y43         LUT5 (Prop_lut5_I4_O)        0.152     6.102 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2__0/O
                                       net (fo=21, routed)          1.132     7.234    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    Routing       SLICE_X9Y39                                                       r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/I3
    Routing       SLICE_X9Y39          LUT4 (Prop_lut4_I3_O)        0.326     7.560 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                                       net (fo=1, routed)           0.000     7.560    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    Routing       SLICE_X9Y39                                                       r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/S[1]
    Routing       SLICE_X9Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.550     8.110 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                                       net (fo=1, routed)           0.000     8.110    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    Routing       SLICE_X9Y40                                                       r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CI
    Routing       SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     8.224 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                                       net (fo=1, routed)           0.000     8.224    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    Routing       SLICE_X9Y41                                                       r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/CI
    Routing       SLICE_X9Y41          CARRY4 (Prop_carry4_CI_O[1])
                                                                    0.334     8.558 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[1]
                                       net (fo=1, routed)           0.801     9.359    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]
    Routing       SLICE_X9Y42                                                       r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/I0
    Routing       SLICE_X9Y42          LUT3 (Prop_lut3_I0_O)        0.331     9.690 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1/O
                                       net (fo=1, routed)           0.000     9.690    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[9]
    Routing       SLICE_X9Y42          FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                   20.000    20.000 r  
                  PS7_X0Y0             PS7                          0.000    20.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.101    21.101    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y0                                                     r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=740, routed)         1.506    22.698    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
                  SLICE_X9Y42          FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                                       clock pessimism              0.230    22.929    
                                       clock uncertainty           -0.302    22.627    
                  SLICE_X9Y42          FDRE (Setup_fdre_C_D)        0.075    22.702    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  ---------------------------------------------------------------------------------
                                       required time                         22.702    
                                       arrival time                          -9.690    
  ---------------------------------------------------------------------------------
                                       slack                                 13.012    

Slack (MET) :             13.121ns  (required time - arrival time)
  Source:                 aes7_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.546ns  (logic 2.534ns (38.710%)  route 4.012ns (61.290%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 22.696 - 20.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.207     1.207    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y0                                                     r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=740, routed)         1.679     2.987    aes7_i/axi_gpio_0/U0/s_axi_aclk
                  SLICE_X10Y40         FDRE                                         r  aes7_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.478     3.465 r  aes7_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/Q
                                       net (fo=1, routed)           0.983     4.448    aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_D1
    Routing       SLICE_X6Y40                                                       r  aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/I0
    Routing       SLICE_X6Y40          LUT6 (Prop_lut6_I0_O)        0.295     4.743 r  aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                                       net (fo=12, routed)          1.207     5.950    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    Routing       SLICE_X11Y43                                                      r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2__0/I4
    Routing       SLICE_X11Y43         LUT5 (Prop_lut5_I4_O)        0.152     6.102 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2__0/O
                                       net (fo=21, routed)          1.132     7.234    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    Routing       SLICE_X9Y39                                                       r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/I3
    Routing       SLICE_X9Y39          LUT4 (Prop_lut4_I3_O)        0.326     7.560 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                                       net (fo=1, routed)           0.000     7.560    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    Routing       SLICE_X9Y39                                                       r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/S[1]
    Routing       SLICE_X9Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.550     8.110 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                                       net (fo=1, routed)           0.000     8.110    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    Routing       SLICE_X9Y40                                                       r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CI
    Routing       SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     8.224 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                                       net (fo=1, routed)           0.000     8.224    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    Routing       SLICE_X9Y41                                                       r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/CI
    Routing       SLICE_X9Y41          CARRY4 (Prop_carry4_CI_O[3])
                                                                    0.313     8.537 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[3]
                                       net (fo=1, routed)           0.690     9.227    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]
    Routing       SLICE_X9Y38                                                       r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/I0
    Routing       SLICE_X9Y38          LUT3 (Prop_lut3_I0_O)        0.306     9.533 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_2/O
                                       net (fo=1, routed)           0.000     9.533    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[11]
    Routing       SLICE_X9Y38          FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                   20.000    20.000 r  
                  PS7_X0Y0             PS7                          0.000    20.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.101    21.101    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y0                                                     r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=740, routed)         1.504    22.697    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
                  SLICE_X9Y38          FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                                       clock pessimism              0.230    22.927    
                                       clock uncertainty           -0.302    22.625    
                  SLICE_X9Y38          FDRE (Setup_fdre_C_D)        0.029    22.654    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  ---------------------------------------------------------------------------------
                                       required time                         22.654    
                                       arrival time                          -9.533    
  ---------------------------------------------------------------------------------
                                       slack                                 13.121    

Slack (MET) :             13.136ns  (required time - arrival time)
  Source:                 aes7_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.579ns  (logic 2.161ns (32.847%)  route 4.418ns (67.153%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.207     1.207    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y0                                                     r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=740, routed)         1.679     2.987    aes7_i/axi_gpio_0/U0/s_axi_aclk
                  SLICE_X10Y40         FDRE                                         r  aes7_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.478     3.465 r  aes7_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/Q
                                       net (fo=1, routed)           0.983     4.448    aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_D1
    Routing       SLICE_X6Y40                                                       r  aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/I0
    Routing       SLICE_X6Y40          LUT6 (Prop_lut6_I0_O)        0.295     4.743 r  aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                                       net (fo=12, routed)          1.207     5.950    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    Routing       SLICE_X11Y43                                                      r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2__0/I4
    Routing       SLICE_X11Y43         LUT5 (Prop_lut5_I4_O)        0.152     6.102 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2__0/O
                                       net (fo=21, routed)          1.132     7.234    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    Routing       SLICE_X9Y39                                                       r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/I3
    Routing       SLICE_X9Y39          LUT4 (Prop_lut4_I3_O)        0.326     7.560 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                                       net (fo=1, routed)           0.000     7.560    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    Routing       SLICE_X9Y39                                                       r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/S[1]
    Routing       SLICE_X9Y39          CARRY4 (Prop_carry4_S[1]_O[2])
                                                                    0.580     8.140 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[2]
                                       net (fo=1, routed)           1.096     9.236    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]
    Routing       SLICE_X9Y42                                                       r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]_i_1/I0
    Routing       SLICE_X9Y42          LUT3 (Prop_lut3_I0_O)        0.330     9.566 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[2]_i_1/O
                                       net (fo=1, routed)           0.000     9.566    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[2]
    Routing       SLICE_X9Y42          FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                   20.000    20.000 r  
                  PS7_X0Y0             PS7                          0.000    20.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.101    21.101    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y0                                                     r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=740, routed)         1.506    22.698    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
                  SLICE_X9Y42          FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]/C
                                       clock pessimism              0.230    22.929    
                                       clock uncertainty           -0.302    22.627    
                  SLICE_X9Y42          FDRE (Setup_fdre_C_D)        0.075    22.702    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                         22.702    
                                       arrival time                          -9.566    
  ---------------------------------------------------------------------------------
                                       slack                                 13.136    

Slack (MET) :             13.258ns  (required time - arrival time)
  Source:                 aes7_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.455ns  (logic 2.431ns (37.659%)  route 4.024ns (62.340%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 22.696 - 20.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.207     1.207    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y0                                                     r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=740, routed)         1.679     2.987    aes7_i/axi_gpio_0/U0/s_axi_aclk
                  SLICE_X10Y40         FDRE                                         r  aes7_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.478     3.465 r  aes7_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/Q
                                       net (fo=1, routed)           0.983     4.448    aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_D1
    Routing       SLICE_X6Y40                                                       r  aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/I0
    Routing       SLICE_X6Y40          LUT6 (Prop_lut6_I0_O)        0.295     4.743 r  aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                                       net (fo=12, routed)          1.207     5.950    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    Routing       SLICE_X11Y43                                                      r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2__0/I4
    Routing       SLICE_X11Y43         LUT5 (Prop_lut5_I4_O)        0.152     6.102 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2__0/O
                                       net (fo=21, routed)          1.132     7.234    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    Routing       SLICE_X9Y39                                                       r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/I3
    Routing       SLICE_X9Y39          LUT4 (Prop_lut4_I3_O)        0.326     7.560 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                                       net (fo=1, routed)           0.000     7.560    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    Routing       SLICE_X9Y39                                                       r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/S[1]
    Routing       SLICE_X9Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.550     8.110 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                                       net (fo=1, routed)           0.000     8.110    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    Routing       SLICE_X9Y40                                                       r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CI
    Routing       SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     8.224 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                                       net (fo=1, routed)           0.000     8.224    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    Routing       SLICE_X9Y41                                                       r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/CI
    Routing       SLICE_X9Y41          CARRY4 (Prop_carry4_CI_O[0])
                                                                    0.222     8.446 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[0]
                                       net (fo=1, routed)           0.702     9.148    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]
    Routing       SLICE_X9Y38                                                       r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1/I0
    Routing       SLICE_X9Y38          LUT3 (Prop_lut3_I0_O)        0.294     9.442 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[8]_i_1/O
                                       net (fo=1, routed)           0.000     9.442    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[8]
    Routing       SLICE_X9Y38          FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                   20.000    20.000 r  
                  PS7_X0Y0             PS7                          0.000    20.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.101    21.101    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y0                                                     r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=740, routed)         1.504    22.697    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
                  SLICE_X9Y38          FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                                       clock pessimism              0.230    22.927    
                                       clock uncertainty           -0.302    22.625    
                  SLICE_X9Y38          FDRE (Setup_fdre_C_D)        0.075    22.700    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  ---------------------------------------------------------------------------------
                                       required time                         22.700    
                                       arrival time                          -9.442    
  ---------------------------------------------------------------------------------
                                       slack                                 13.258    

Slack (MET) :             13.356ns  (required time - arrival time)
  Source:                 aes7_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.310ns  (logic 2.342ns (37.113%)  route 3.968ns (62.887%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 22.696 - 20.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.207     1.207    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y0                                                     r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=740, routed)         1.679     2.987    aes7_i/axi_gpio_0/U0/s_axi_aclk
                  SLICE_X10Y40         FDRE                                         r  aes7_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.478     3.465 r  aes7_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/Q
                                       net (fo=1, routed)           0.983     4.448    aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_D1
    Routing       SLICE_X6Y40                                                       r  aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/I0
    Routing       SLICE_X6Y40          LUT6 (Prop_lut6_I0_O)        0.295     4.743 r  aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                                       net (fo=12, routed)          1.207     5.950    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    Routing       SLICE_X11Y43                                                      r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2__0/I4
    Routing       SLICE_X11Y43         LUT5 (Prop_lut5_I4_O)        0.152     6.102 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2__0/O
                                       net (fo=21, routed)          1.132     7.234    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    Routing       SLICE_X9Y39                                                       r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/I3
    Routing       SLICE_X9Y39          LUT4 (Prop_lut4_I3_O)        0.326     7.560 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                                       net (fo=1, routed)           0.000     7.560    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    Routing       SLICE_X9Y39                                                       r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/S[1]
    Routing       SLICE_X9Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.550     8.110 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                                       net (fo=1, routed)           0.000     8.110    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    Routing       SLICE_X9Y40                                                       r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CI
    Routing       SLICE_X9Y40          CARRY4 (Prop_carry4_CI_O[2])
                                                                    0.239     8.349 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[2]
                                       net (fo=1, routed)           0.646     8.995    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]
    Routing       SLICE_X7Y40                                                       r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1/I0
    Routing       SLICE_X7Y40          LUT3 (Prop_lut3_I0_O)        0.302     9.297 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1/O
                                       net (fo=1, routed)           0.000     9.297    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[6]
    Routing       SLICE_X7Y40          FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                   20.000    20.000 r  
                  PS7_X0Y0             PS7                          0.000    20.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.101    21.101    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y0                                                     r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=740, routed)         1.504    22.697    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
                  SLICE_X7Y40          FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]/C
                                       clock pessimism              0.230    22.927    
                                       clock uncertainty           -0.302    22.625    
                  SLICE_X7Y40          FDRE (Setup_fdre_C_D)        0.029    22.654    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[6]
  ---------------------------------------------------------------------------------
                                       required time                         22.654    
                                       arrival time                          -9.297    
  ---------------------------------------------------------------------------------
                                       slack                                 13.356    

Slack (MET) :             13.431ns  (required time - arrival time)
  Source:                 aes7_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.281ns  (logic 2.006ns (31.935%)  route 4.275ns (68.065%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 22.696 - 20.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.207     1.207    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y0                                                     r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=740, routed)         1.679     2.987    aes7_i/axi_gpio_0/U0/s_axi_aclk
                  SLICE_X10Y40         FDRE                                         r  aes7_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.478     3.465 r  aes7_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/Q
                                       net (fo=1, routed)           0.983     4.448    aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_D1
    Routing       SLICE_X6Y40                                                       r  aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/I0
    Routing       SLICE_X6Y40          LUT6 (Prop_lut6_I0_O)        0.295     4.743 r  aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                                       net (fo=12, routed)          1.207     5.950    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    Routing       SLICE_X11Y43                                                      r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2__0/I4
    Routing       SLICE_X11Y43         LUT5 (Prop_lut5_I4_O)        0.152     6.102 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2__0/O
                                       net (fo=21, routed)          1.134     7.236    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    Routing       SLICE_X9Y39                                                       r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/I3
    Routing       SLICE_X9Y39          LUT4 (Prop_lut4_I3_O)        0.326     7.562 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_10/O
                                       net (fo=1, routed)           0.000     7.562    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][0]
    Routing       SLICE_X9Y39                                                       r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/S[0]
    Routing       SLICE_X9Y39          CARRY4 (Prop_carry4_S[0]_O[1])
                                                                    0.424     7.986 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/O[1]
                                       net (fo=1, routed)           0.951     8.937    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]
    Routing       SLICE_X9Y38                                                       r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]_i_1/I0
    Routing       SLICE_X9Y38          LUT3 (Prop_lut3_I0_O)        0.331     9.268 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[1]_i_1/O
                                       net (fo=1, routed)           0.000     9.268    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[1]
    Routing       SLICE_X9Y38          FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                   20.000    20.000 r  
                  PS7_X0Y0             PS7                          0.000    20.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.101    21.101    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y0                                                     r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=740, routed)         1.504    22.697    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
                  SLICE_X9Y38          FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]/C
                                       clock pessimism              0.230    22.927    
                                       clock uncertainty           -0.302    22.625    
                  SLICE_X9Y38          FDRE (Setup_fdre_C_D)        0.075    22.700    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                         22.700    
                                       arrival time                          -9.268    
  ---------------------------------------------------------------------------------
                                       slack                                 13.431    

Slack (MET) :             13.467ns  (required time - arrival time)
  Source:                 aes7_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.202ns  (logic 2.322ns (37.439%)  route 3.880ns (62.561%))
  Logic Levels:           6  (CARRY4=2 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.696ns = ( 22.696 - 20.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.207     1.207    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y0                                                     r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=740, routed)         1.679     2.987    aes7_i/axi_gpio_0/U0/s_axi_aclk
                  SLICE_X10Y40         FDRE                                         r  aes7_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.478     3.465 r  aes7_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/Q
                                       net (fo=1, routed)           0.983     4.448    aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_D1
    Routing       SLICE_X6Y40                                                       r  aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/I0
    Routing       SLICE_X6Y40          LUT6 (Prop_lut6_I0_O)        0.295     4.743 r  aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                                       net (fo=12, routed)          1.207     5.950    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    Routing       SLICE_X11Y43                                                      r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2__0/I4
    Routing       SLICE_X11Y43         LUT5 (Prop_lut5_I4_O)        0.152     6.102 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2__0/O
                                       net (fo=21, routed)          1.132     7.234    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    Routing       SLICE_X9Y39                                                       r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/I3
    Routing       SLICE_X9Y39          LUT4 (Prop_lut4_I3_O)        0.326     7.560 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                                       net (fo=1, routed)           0.000     7.560    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    Routing       SLICE_X9Y39                                                       r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/S[1]
    Routing       SLICE_X9Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.550     8.110 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                                       net (fo=1, routed)           0.000     8.110    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    Routing       SLICE_X9Y40                                                       r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CI
    Routing       SLICE_X9Y40          CARRY4 (Prop_carry4_CI_O[0])
                                                                    0.222     8.332 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/O[0]
                                       net (fo=1, routed)           0.558     8.890    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]
    Routing       SLICE_X9Y38                                                       r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_1/I0
    Routing       SLICE_X9Y38          LUT3 (Prop_lut3_I0_O)        0.299     9.189 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[4]_i_1/O
                                       net (fo=1, routed)           0.000     9.189    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[4]
    Routing       SLICE_X9Y38          FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                   20.000    20.000 r  
                  PS7_X0Y0             PS7                          0.000    20.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.101    21.101    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y0                                                     r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=740, routed)         1.504    22.697    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
                  SLICE_X9Y38          FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]/C
                                       clock pessimism              0.230    22.927    
                                       clock uncertainty           -0.302    22.625    
                  SLICE_X9Y38          FDRE (Setup_fdre_C_D)        0.031    22.656    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]
  ---------------------------------------------------------------------------------
                                       required time                         22.656    
                                       arrival time                          -9.189    
  ---------------------------------------------------------------------------------
                                       slack                                 13.467    

Slack (MET) :             13.482ns  (required time - arrival time)
  Source:                 aes7_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_fpga_0 rise@20.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.189ns  (logic 2.456ns (39.684%)  route 3.733ns (60.316%))
  Logic Levels:           7  (CARRY4=3 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.698ns = ( 22.698 - 20.000 ) 
    Source Clock Delay      (SCD):    2.987ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.207     1.207    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y0                                                     r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=740, routed)         1.679     2.987    aes7_i/axi_gpio_0/U0/s_axi_aclk
                  SLICE_X10Y40         FDRE                                         r  aes7_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X10Y40         FDRE (Prop_fdre_C_Q)         0.478     3.465 r  aes7_i/axi_gpio_0/U0/ip2bus_wrack_i_D1_reg/Q
                                       net (fo=1, routed)           0.983     4.448    aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/ip2bus_wrack_i_D1
    Routing       SLICE_X6Y40                                                       r  aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/I0
    Routing       SLICE_X6Y40          LUT6 (Prop_lut6_I0_O)        0.295     4.743 r  aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wready_INST_0/O
                                       net (fo=12, routed)          1.207     5.950    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    Routing       SLICE_X11Y43                                                      r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2__0/I4
    Routing       SLICE_X11Y43         LUT5 (Prop_lut5_I4_O)        0.152     6.102 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/next_pending_r_i_2__0/O
                                       net (fo=21, routed)          1.132     7.234    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/next
    Routing       SLICE_X9Y39                                                       r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/I3
    Routing       SLICE_X9Y39          LUT4 (Prop_lut4_I3_O)        0.326     7.560 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_9/O
                                       net (fo=1, routed)           0.000     7.560    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3][1]
    Routing       SLICE_X9Y39                                                       r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/S[1]
    Routing       SLICE_X9Y39          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.550     8.110 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2/CO[3]
                                       net (fo=1, routed)           0.000     8.110    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[3]_i_2_n_0
    Routing       SLICE_X9Y40                                                       r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CI
    Routing       SLICE_X9Y40          CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     8.224 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2/CO[3]
                                       net (fo=1, routed)           0.000     8.224    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[7]_i_2_n_0
    Routing       SLICE_X9Y41                                                       r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/CI
    Routing       SLICE_X9Y41          CARRY4 (Prop_carry4_CI_O[2])
                                                                    0.239     8.463 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/axaddr_incr_reg[11]_i_3/O[2]
                                       net (fo=1, routed)           0.411     8.874    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]
    Routing       SLICE_X9Y42                                                       r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]_i_1/I0
    Routing       SLICE_X9Y42          LUT3 (Prop_lut3_I0_O)        0.302     9.176 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[10]_i_1/O
                                       net (fo=1, routed)           0.000     9.176    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/p_1_in[10]
    Routing       SLICE_X9Y42          FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                   20.000    20.000 r  
                  PS7_X0Y0             PS7                          0.000    20.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.101    21.101    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y0                                                     r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    21.192 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=740, routed)         1.506    22.698    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
                  SLICE_X9Y42          FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                                       clock pessimism              0.230    22.929    
                                       clock uncertainty           -0.302    22.627    
                  SLICE_X9Y42          FDRE (Setup_fdre_C_D)        0.031    22.658    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  ---------------------------------------------------------------------------------
                                       required time                         22.658    
                                       arrival time                          -9.176    
  ---------------------------------------------------------------------------------
                                       slack                                 13.482    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.164ns (45.311%)  route 0.198ns (54.689%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.315     0.315    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y0                                                     r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=740, routed)         0.584     0.925    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
                  SLICE_X0Y49          FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.164     1.089 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[52]/Q
                                       net (fo=1, routed)           0.198     1.286    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/Q[22]
    Routing       SLICE_X0Y50          FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.341     0.341    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y0                                                     r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=740, routed)         0.851     1.221    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
                  SLICE_X0Y50          FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]/C
                                       clock pessimism             -0.029     1.192    
                  SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.059     1.251    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                         -1.251    
                                       arrival time                           1.286    
  ---------------------------------------------------------------------------------
                                       slack                                  0.036    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 aes7_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.141ns (35.677%)  route 0.254ns (64.323%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.315     0.315    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y0                                                     r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=740, routed)         0.584     0.925    aes7_i/axi_gpio_0/U0/s_axi_aclk
                  SLICE_X5Y50          FDRE                                         r  aes7_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X5Y50          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  aes7_i/axi_gpio_0/U0/ip2bus_data_i_D1_reg[3]/Q
                                       net (fo=1, routed)           0.254     1.320    aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/Q[28]
    Routing       SLICE_X5Y46          FDRE                                         r  aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.341     0.341    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y0                                                     r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=740, routed)         0.853     1.223    aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
                  SLICE_X5Y46          FDRE                                         r  aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]/C
                                       clock pessimism             -0.029     1.194    
                  SLICE_X5Y46          FDRE (Hold_fdre_C_D)         0.076     1.270    aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[28]
  ---------------------------------------------------------------------------------
                                       required time                         -1.270    
                                       arrival time                           1.320    
  ---------------------------------------------------------------------------------
                                       slack                                  0.050    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[60]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (34.949%)  route 0.262ns (65.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.221ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.315     0.315    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y0                                                     r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=740, routed)         0.582     0.923    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aclk
                  SLICE_X1Y42          FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[60]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_payload_i_reg[60]/Q
                                       net (fo=1, routed)           0.262     1.326    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[11]_1[30]
    Routing       SLICE_X1Y50          FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.341     0.341    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y0                                                     r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=740, routed)         0.851     1.221    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/aclk
                  SLICE_X1Y50          FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]/C
                                       clock pessimism             -0.029     1.192    
                  SLICE_X1Y50          FDRE (Hold_fdre_C_D)         0.070     1.262    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/s_arid_r_reg[10]
  ---------------------------------------------------------------------------------
                                       required time                         -1.262    
                                       arrival time                           1.326    
  ---------------------------------------------------------------------------------
                                       slack                                  0.064    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes7_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.128ns (39.907%)  route 0.193ns (60.093%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.315     0.315    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y0                                                     r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=740, routed)         0.584     0.925    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
                  SLICE_X2Y50          FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/Q
                                       net (fo=1, routed)           0.193     1.245    aes7_i/processing_system7_0/inst/M_AXI_GP0_BID[11]
    Routing       PS7_X0Y0             PS7                                          r  aes7_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.341     0.341    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y0                                                     r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=740, routed)         0.893     1.263    aes7_i/processing_system7_0/inst/M_AXI_GP0_ACLK
                  PS7_X0Y0             PS7                                          r  aes7_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                                       clock pessimism             -0.029     1.234    
                  PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                                   -0.054     1.180    aes7_i/processing_system7_0/inst/PS7_i
  ---------------------------------------------------------------------------------
                                       required time                         -1.180    
                                       arrival time                           1.245    
  ---------------------------------------------------------------------------------
                                       slack                                  0.066    

Slack (MET) :             0.090ns  (arrival time - required time)
  Source:                 aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.183ns (39.398%)  route 0.281ns (60.602%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.315     0.315    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y0                                                     r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=740, routed)         0.586     0.927    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
                  SLICE_X3Y48          FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/Q
                                       net (fo=32, routed)          0.281     1.349    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0
    Routing       SLICE_X2Y50                                                       r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[13]_i_2/I1
    Routing       SLICE_X2Y50          LUT3 (Prop_lut3_I1_O)        0.042     1.391 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[13]_i_2/O
                                       net (fo=1, routed)           0.000     1.391    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[13]_i_2_n_0
    Routing       SLICE_X2Y50          FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.341     0.341    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y0                                                     r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=740, routed)         0.853     1.223    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
                  SLICE_X2Y50          FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]/C
                                       clock pessimism             -0.029     1.194    
                  SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.107     1.301    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[13]
  ---------------------------------------------------------------------------------
                                       required time                         -1.301    
                                       arrival time                           1.391    
  ---------------------------------------------------------------------------------
                                       slack                                  0.090    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.491ns  (logic 0.164ns (33.411%)  route 0.327ns (66.589%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.315     0.315    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y0                                                     r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=740, routed)         0.565     0.906    aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
                  SLICE_X6Y50          FDRE                                         r  aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.164     1.070 r  aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[14]/Q
                                       net (fo=1, routed)           0.327     1.396    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[14]
    Routing       SLICE_X4Y43          SRLC32E                                      r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.341     0.341    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y0                                                     r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=740, routed)         0.853     1.223    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
                  SLICE_X4Y43          SRLC32E                                      r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
                                       clock pessimism             -0.029     1.194    
                  SLICE_X4Y43          SRLC32E (Hold_srlc32e_CLK_D)
                                                                    0.109     1.303    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32
  ---------------------------------------------------------------------------------
                                       required time                         -1.303    
                                       arrival time                           1.396    
  ---------------------------------------------------------------------------------
                                       slack                                  0.094    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.164ns (32.283%)  route 0.344ns (67.717%))
  Logic Levels:           0  
  Clock Path Skew:        0.288ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.315     0.315    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y0                                                     r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=740, routed)         0.565     0.906    aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
                  SLICE_X6Y50          FDRE                                         r  aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X6Y50          FDRE (Prop_fdre_C_Q)         0.164     1.070 r  aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[30]/Q
                                       net (fo=1, routed)           0.344     1.414    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[30]
    Routing       SLICE_X4Y46          SRLC32E                                      r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.341     0.341    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y0                                                     r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=740, routed)         0.853     1.223    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
                  SLICE_X4Y46          SRLC32E                                      r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32/CLK
                                       clock pessimism             -0.029     1.194    
                  SLICE_X4Y46          SRLC32E (Hold_srlc32e_CLK_D)
                                                                    0.115     1.309    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32
  ---------------------------------------------------------------------------------
                                       required time                         -1.309    
                                       arrival time                           1.414    
  ---------------------------------------------------------------------------------
                                       slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.736%)  route 0.119ns (48.264%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.284ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.315     0.315    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y0                                                     r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=740, routed)         0.584     0.925    aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_aclk
                  SLICE_X5Y40          FDRE                                         r  aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X5Y40          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rdata_i_reg[7]/Q
                                       net (fo=1, routed)           0.119     1.172    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[7]
    Routing       SLICE_X4Y40          SRLC32E                                      r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.341     0.341    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y0                                                     r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=740, routed)         0.852     1.222    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
                  SLICE_X4Y40          SRLC32E                                      r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32/CLK
                                       clock pessimism             -0.284     0.938    
                  SLICE_X4Y40          SRLC32E (Hold_srlc32e_CLK_D)
                                                                    0.129     1.067    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32
  ---------------------------------------------------------------------------------
                                       required time                         -1.067    
                                       arrival time                           1.172    
  ---------------------------------------------------------------------------------
                                       slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.204ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.284ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.315     0.315    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y0                                                     r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=740, routed)         0.566     0.907    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
                  SLICE_X7Y44          FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[11]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X7Y44          FDRE (Prop_fdre_C_Q)         0.141     1.048 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg[11]/Q
                                       net (fo=1, routed)           0.054     1.102    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer_reg_n_0_[11]
    Routing       SLICE_X6Y44                                                       r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[11]_i_1/I2
    Routing       SLICE_X6Y44          LUT3 (Prop_lut3_I2_O)        0.045     1.147 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i[11]_i_1/O
                                       net (fo=1, routed)           0.000     1.147    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/skid_buffer[11]
    Routing       SLICE_X6Y44          FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[11]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.341     0.341    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y0                                                     r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=740, routed)         0.834     1.204    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aclk
                  SLICE_X6Y44          FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[11]/C
                                       clock pessimism             -0.284     0.920    
                  SLICE_X6Y44          FDRE (Hold_fdre_C_D)         0.121     1.041    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/m_payload_i_reg[11]
  ---------------------------------------------------------------------------------
                                       required time                         -1.041    
                                       arrival time                           1.147    
  ---------------------------------------------------------------------------------
                                       slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.467ns  (logic 0.186ns (39.787%)  route 0.281ns (60.213%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.927ns
    Clock Pessimism Removal (CPR):    0.029ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.315     0.315    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y0                                                     r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=740, routed)         0.586     0.927    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
                  SLICE_X3Y48          FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X3Y48          FDRE (Prop_fdre_C_Q)         0.141     1.068 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg/Q
                                       net (fo=32, routed)          0.281     1.349    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0
    Routing       SLICE_X2Y50                                                       r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[11]_i_1__1/I1
    Routing       SLICE_X2Y50          LUT3 (Prop_lut3_I1_O)        0.045     1.394 r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[11]_i_1__1/O
                                       net (fo=1, routed)           0.000     1.394    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[11]_i_1__1_n_0
    Routing       SLICE_X2Y50          FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.341     0.341    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y0                                                     r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=740, routed)         0.853     1.223    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
                  SLICE_X2Y50          FDRE                                         r  aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]/C
                                       clock pessimism             -0.029     1.194    
                  SLICE_X2Y50          FDRE (Hold_fdre_C_D)         0.091     1.285    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[11]
  ---------------------------------------------------------------------------------
                                       required time                         -1.285    
                                       arrival time                           1.394    
  ---------------------------------------------------------------------------------
                                       slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C      n/a            1.000         20.000      19.000     SLICE_X6Y42    aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X6Y40    aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X6Y42    aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X6Y42    aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X3Y39    aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X3Y39    aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X6Y38    aes7_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X13Y40   aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[4]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X13Y40   aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/wrap_cmd_0/axaddr_wrap_reg[5]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X12Y45   aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y49    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y49    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y49    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y49    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y49    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y49    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X12Y45   aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X12Y45   aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X12Y45   aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X12Y45   aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X12Y45   aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y49    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y49    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y49    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y49    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y49    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y49    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y50    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         10.000      9.020      SLICE_X4Y50    aes7_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack     9994.846ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.319ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack     4999.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             9994.846ns  (required time - arrival time)
  Source:                 aes7_i/pwm_0/U0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            aes7_i/pwm_0/U0/l_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (sys_clk_pin rise@10000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.693ns  (logic 1.783ns (37.991%)  route 2.910ns (62.009%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.656ns = ( 10003.656 - 10000.000 ) 
    Source Clock Delay      (SCD):    4.516ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  pwmfreq (IN)
                                       net (fo=0)                   0.000     0.000    pwmfreq
                  K17                                                               r  pwmfreq_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pwmfreq_IBUF_inst/O
                                       net (fo=15, routed)          3.024     4.516    aes7_i/pwm_0/U0/clk
                  SLICE_X36Y1          FDRE                                         r  aes7_i/pwm_0/U0/count_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X36Y1          FDRE (Prop_fdre_C_Q)         0.456     4.972 f  aes7_i/pwm_0/U0/count_reg[0]/Q
                                       net (fo=3, routed)           1.784     6.755    aes7_i/pwm_0/U0/count_reg[0]
    Routing       SLICE_X34Y3                                                       f  aes7_i/pwm_0/U0/en0_carry_i_4/I1
    Placement     SLICE_X34Y3          LUT6 (Prop_lut6_I1_O)        0.124     6.879 r  aes7_i/pwm_0/U0/en0_carry_i_4/O
                                       net (fo=1, routed)           0.473     7.352    aes7_i/pwm_0/U0/en0_carry_i_4_n_0
    Placement     SLICE_X35Y5                                                       r  aes7_i/pwm_0/U0/en0_carry/DI[0]
    Routing       SLICE_X35Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                                    0.526     7.878 r  aes7_i/pwm_0/U0/en0_carry/CO[3]
                                       net (fo=1, routed)           0.000     7.878    aes7_i/pwm_0/U0/en0_carry_n_0
    Routing       SLICE_X35Y6                                                       r  aes7_i/pwm_0/U0/en0_carry__0/CI
    Routing       SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     7.992 r  aes7_i/pwm_0/U0/en0_carry__0/CO[3]
                                       net (fo=1, routed)           0.000     7.992    aes7_i/pwm_0/U0/en0_carry__0_n_0
    Routing       SLICE_X35Y7                                                       r  aes7_i/pwm_0/U0/en0_carry__1/CI
    Placement     SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                                    0.250     8.242 r  aes7_i/pwm_0/U0/en0_carry__1/CO[2]
                                       net (fo=3, routed)           0.654     8.896    aes7_i/pwm_0/U0/en0
    Placement     SLICE_X36Y9                                                       r  aes7_i/pwm_0/U0/l_i_1/I2
    Routing       SLICE_X36Y9          LUT3 (Prop_lut3_I2_O)        0.313     9.209 r  aes7_i/pwm_0/U0/l_i_1/O
                                       net (fo=1, routed)           0.000     9.209    aes7_i/pwm_0/U0/l_i_1_n_0
    Routing       SLICE_X36Y9          FDRE                                         r  aes7_i/pwm_0/U0/l_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sys_clk_pin rise edge)
                                                                10000.000 10000.000 r  
                  K17                                               0.000 10000.000 r  pwmfreq (IN)
                                       net (fo=0)                   0.000 10000.000    pwmfreq
                  K17                                                               r  pwmfreq_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  pwmfreq_IBUF_inst/O
                                       net (fo=15, routed)          2.235 10003.656    aes7_i/pwm_0/U0/clk
                  SLICE_X36Y9          FDRE                                         r  aes7_i/pwm_0/U0/l_reg/C
                                       clock pessimism              0.405 10004.061    
                                       clock uncertainty           -0.035 10004.025    
                  SLICE_X36Y9          FDRE (Setup_fdre_C_D)        0.029 10004.055    aes7_i/pwm_0/U0/l_reg
  ---------------------------------------------------------------------------------
                                       required time                      10004.055    
                                       arrival time                          -9.209    
  ---------------------------------------------------------------------------------
                                       slack                               9994.846    

Slack (MET) :             9994.896ns  (required time - arrival time)
  Source:                 aes7_i/pwm_0/U0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            aes7_i/pwm_0/U0/r_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (sys_clk_pin rise@10000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.687ns  (logic 1.777ns (37.911%)  route 2.910ns (62.089%))
  Logic Levels:           5  (CARRY4=3 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.455ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.656ns = ( 10003.656 - 10000.000 ) 
    Source Clock Delay      (SCD):    4.516ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  pwmfreq (IN)
                                       net (fo=0)                   0.000     0.000    pwmfreq
                  K17                                                               r  pwmfreq_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pwmfreq_IBUF_inst/O
                                       net (fo=15, routed)          3.024     4.516    aes7_i/pwm_0/U0/clk
                  SLICE_X36Y1          FDRE                                         r  aes7_i/pwm_0/U0/count_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X36Y1          FDRE (Prop_fdre_C_Q)         0.456     4.972 f  aes7_i/pwm_0/U0/count_reg[0]/Q
                                       net (fo=3, routed)           1.784     6.755    aes7_i/pwm_0/U0/count_reg[0]
    Routing       SLICE_X34Y3                                                       f  aes7_i/pwm_0/U0/en0_carry_i_4/I1
    Placement     SLICE_X34Y3          LUT6 (Prop_lut6_I1_O)        0.124     6.879 r  aes7_i/pwm_0/U0/en0_carry_i_4/O
                                       net (fo=1, routed)           0.473     7.352    aes7_i/pwm_0/U0/en0_carry_i_4_n_0
    Placement     SLICE_X35Y5                                                       r  aes7_i/pwm_0/U0/en0_carry/DI[0]
    Routing       SLICE_X35Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                                    0.526     7.878 r  aes7_i/pwm_0/U0/en0_carry/CO[3]
                                       net (fo=1, routed)           0.000     7.878    aes7_i/pwm_0/U0/en0_carry_n_0
    Routing       SLICE_X35Y6                                                       r  aes7_i/pwm_0/U0/en0_carry__0/CI
    Routing       SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     7.992 r  aes7_i/pwm_0/U0/en0_carry__0/CO[3]
                                       net (fo=1, routed)           0.000     7.992    aes7_i/pwm_0/U0/en0_carry__0_n_0
    Routing       SLICE_X35Y7                                                       r  aes7_i/pwm_0/U0/en0_carry__1/CI
    Placement     SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                                    0.250     8.242 r  aes7_i/pwm_0/U0/en0_carry__1/CO[2]
                                       net (fo=3, routed)           0.654     8.896    aes7_i/pwm_0/U0/en0
    Placement     SLICE_X36Y9                                                       r  aes7_i/pwm_0/U0/r_i_1/I2
    Routing       SLICE_X36Y9          LUT3 (Prop_lut3_I2_O)        0.307     9.203 r  aes7_i/pwm_0/U0/r_i_1/O
                                       net (fo=1, routed)           0.000     9.203    aes7_i/pwm_0/U0/r_i_1_n_0
    Routing       SLICE_X36Y9          FDRE                                         r  aes7_i/pwm_0/U0/r_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sys_clk_pin rise edge)
                                                                10000.000 10000.000 r  
                  K17                                               0.000 10000.000 r  pwmfreq (IN)
                                       net (fo=0)                   0.000 10000.000    pwmfreq
                  K17                                                               r  pwmfreq_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  pwmfreq_IBUF_inst/O
                                       net (fo=15, routed)          2.235 10003.656    aes7_i/pwm_0/U0/clk
                  SLICE_X36Y9          FDRE                                         r  aes7_i/pwm_0/U0/r_reg/C
                                       clock pessimism              0.405 10004.061    
                                       clock uncertainty           -0.035 10004.025    
                  SLICE_X36Y9          FDRE (Setup_fdre_C_D)        0.075 10004.101    aes7_i/pwm_0/U0/r_reg
  ---------------------------------------------------------------------------------
                                       required time                      10004.100    
                                       arrival time                          -9.203    
  ---------------------------------------------------------------------------------
                                       slack                               9994.896    

Slack (MET) :             9996.016ns  (required time - arrival time)
  Source:                 aes7_i/pwm_0/U0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            aes7_i/pwm_0/U0/en_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (sys_clk_pin rise@10000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.727ns  (logic 1.470ns (39.445%)  route 2.257ns (60.555%))
  Logic Levels:           4  (CARRY4=3 LUT6=1)
  Clock Path Skew:        -0.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.872ns = ( 10003.872 - 10000.000 ) 
    Source Clock Delay      (SCD):    4.516ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  pwmfreq (IN)
                                       net (fo=0)                   0.000     0.000    pwmfreq
                  K17                                                               r  pwmfreq_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pwmfreq_IBUF_inst/O
                                       net (fo=15, routed)          3.024     4.516    aes7_i/pwm_0/U0/clk
                  SLICE_X36Y1          FDRE                                         r  aes7_i/pwm_0/U0/count_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X36Y1          FDRE (Prop_fdre_C_Q)         0.456     4.972 f  aes7_i/pwm_0/U0/count_reg[0]/Q
                                       net (fo=3, routed)           1.784     6.755    aes7_i/pwm_0/U0/count_reg[0]
    Routing       SLICE_X34Y3                                                       f  aes7_i/pwm_0/U0/en0_carry_i_4/I1
    Placement     SLICE_X34Y3          LUT6 (Prop_lut6_I1_O)        0.124     6.879 r  aes7_i/pwm_0/U0/en0_carry_i_4/O
                                       net (fo=1, routed)           0.473     7.352    aes7_i/pwm_0/U0/en0_carry_i_4_n_0
    Placement     SLICE_X35Y5                                                       r  aes7_i/pwm_0/U0/en0_carry/DI[0]
    Routing       SLICE_X35Y5          CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                                    0.526     7.878 r  aes7_i/pwm_0/U0/en0_carry/CO[3]
                                       net (fo=1, routed)           0.000     7.878    aes7_i/pwm_0/U0/en0_carry_n_0
    Routing       SLICE_X35Y6                                                       r  aes7_i/pwm_0/U0/en0_carry__0/CI
    Routing       SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     7.992 r  aes7_i/pwm_0/U0/en0_carry__0/CO[3]
                                       net (fo=1, routed)           0.000     7.992    aes7_i/pwm_0/U0/en0_carry__0_n_0
    Routing       SLICE_X35Y7                                                       r  aes7_i/pwm_0/U0/en0_carry__1/CI
    Placement     SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                                    0.250     8.242 r  aes7_i/pwm_0/U0/en0_carry__1/CO[2]
                                       net (fo=3, routed)           0.000     8.242    aes7_i/pwm_0/U0/en0
    Placement     SLICE_X35Y7          FDRE                                         r  aes7_i/pwm_0/U0/en_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sys_clk_pin rise edge)
                                                                10000.000 10000.000 r  
                  K17                                               0.000 10000.000 r  pwmfreq (IN)
                                       net (fo=0)                   0.000 10000.000    pwmfreq
                  K17                                                               r  pwmfreq_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  pwmfreq_IBUF_inst/O
                                       net (fo=15, routed)          2.451 10003.872    aes7_i/pwm_0/U0/clk
                  SLICE_X35Y7          FDRE                                         r  aes7_i/pwm_0/U0/en_reg/C
                                       clock pessimism              0.405 10004.276    
                                       clock uncertainty           -0.035 10004.241    
                  SLICE_X35Y7          FDRE (Setup_fdre_C_D)        0.017 10004.258    aes7_i/pwm_0/U0/en_reg
  ---------------------------------------------------------------------------------
                                       required time                      10004.258    
                                       arrival time                          -8.242    
  ---------------------------------------------------------------------------------
                                       slack                               9996.016    

Slack (MET) :             9996.979ns  (required time - arrival time)
  Source:                 aes7_i/pwm_0/U0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            aes7_i/pwm_0/U0/count_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (sys_clk_pin rise@10000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.763ns  (logic 1.560ns (56.468%)  route 1.203ns (43.532%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.828ns = ( 10003.827 - 10000.000 ) 
    Source Clock Delay      (SCD):    4.516ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  pwmfreq (IN)
                                       net (fo=0)                   0.000     0.000    pwmfreq
                  K17                                                               r  pwmfreq_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pwmfreq_IBUF_inst/O
                                       net (fo=15, routed)          3.024     4.516    aes7_i/pwm_0/U0/clk
                  SLICE_X36Y1          FDRE                                         r  aes7_i/pwm_0/U0/count_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X36Y1          FDRE (Prop_fdre_C_Q)         0.456     4.972 f  aes7_i/pwm_0/U0/count_reg[0]/Q
                                       net (fo=3, routed)           1.203     6.174    aes7_i/pwm_0/U0/count_reg[0]
    Routing       SLICE_X36Y1                                                       f  aes7_i/pwm_0/U0/count[0]_i_2/I0
    Routing       SLICE_X36Y1          LUT1 (Prop_lut1_I0_O)        0.124     6.298 r  aes7_i/pwm_0/U0/count[0]_i_2/O
                                       net (fo=1, routed)           0.000     6.298    aes7_i/pwm_0/U0/count[0]_i_2_n_0
    Routing       SLICE_X36Y1                                                       r  aes7_i/pwm_0/U0/count_reg[0]_i_1/S[0]
    Routing       SLICE_X36Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.532     6.830 r  aes7_i/pwm_0/U0/count_reg[0]_i_1/CO[3]
                                       net (fo=1, routed)           0.000     6.830    aes7_i/pwm_0/U0/count_reg[0]_i_1_n_0
    Routing       SLICE_X36Y2                                                       r  aes7_i/pwm_0/U0/count_reg[4]_i_1/CI
    Routing       SLICE_X36Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     6.944 r  aes7_i/pwm_0/U0/count_reg[4]_i_1/CO[3]
                                       net (fo=1, routed)           0.000     6.944    aes7_i/pwm_0/U0/count_reg[4]_i_1_n_0
    Routing       SLICE_X36Y3                                                       r  aes7_i/pwm_0/U0/count_reg[8]_i_1/CI
    Routing       SLICE_X36Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                                    0.334     7.278 r  aes7_i/pwm_0/U0/count_reg[8]_i_1/O[1]
                                       net (fo=1, routed)           0.000     7.278    aes7_i/pwm_0/U0/count_reg[8]_i_1_n_6
    Routing       SLICE_X36Y3          FDRE                                         r  aes7_i/pwm_0/U0/count_reg[9]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sys_clk_pin rise edge)
                                                                10000.000 10000.000 r  
                  K17                                               0.000 10000.000 r  pwmfreq (IN)
                                       net (fo=0)                   0.000 10000.000    pwmfreq
                  K17                                                               r  pwmfreq_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  pwmfreq_IBUF_inst/O
                                       net (fo=15, routed)          2.406 10003.827    aes7_i/pwm_0/U0/clk
                  SLICE_X36Y3          FDRE                                         r  aes7_i/pwm_0/U0/count_reg[9]/C
                                       clock pessimism              0.405 10004.231    
                                       clock uncertainty           -0.035 10004.196    
                  SLICE_X36Y3          FDRE (Setup_fdre_C_D)        0.062 10004.258    aes7_i/pwm_0/U0/count_reg[9]
  ---------------------------------------------------------------------------------
                                       required time                      10004.258    
                                       arrival time                          -7.278    
  ---------------------------------------------------------------------------------
                                       slack                               9996.979    

Slack (MET) :             9997.000ns  (required time - arrival time)
  Source:                 aes7_i/pwm_0/U0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            aes7_i/pwm_0/U0/count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (sys_clk_pin rise@10000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.742ns  (logic 1.539ns (56.135%)  route 1.203ns (43.865%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.828ns = ( 10003.827 - 10000.000 ) 
    Source Clock Delay      (SCD):    4.516ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  pwmfreq (IN)
                                       net (fo=0)                   0.000     0.000    pwmfreq
                  K17                                                               r  pwmfreq_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pwmfreq_IBUF_inst/O
                                       net (fo=15, routed)          3.024     4.516    aes7_i/pwm_0/U0/clk
                  SLICE_X36Y1          FDRE                                         r  aes7_i/pwm_0/U0/count_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X36Y1          FDRE (Prop_fdre_C_Q)         0.456     4.972 f  aes7_i/pwm_0/U0/count_reg[0]/Q
                                       net (fo=3, routed)           1.203     6.174    aes7_i/pwm_0/U0/count_reg[0]
    Routing       SLICE_X36Y1                                                       f  aes7_i/pwm_0/U0/count[0]_i_2/I0
    Routing       SLICE_X36Y1          LUT1 (Prop_lut1_I0_O)        0.124     6.298 r  aes7_i/pwm_0/U0/count[0]_i_2/O
                                       net (fo=1, routed)           0.000     6.298    aes7_i/pwm_0/U0/count[0]_i_2_n_0
    Routing       SLICE_X36Y1                                                       r  aes7_i/pwm_0/U0/count_reg[0]_i_1/S[0]
    Routing       SLICE_X36Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.532     6.830 r  aes7_i/pwm_0/U0/count_reg[0]_i_1/CO[3]
                                       net (fo=1, routed)           0.000     6.830    aes7_i/pwm_0/U0/count_reg[0]_i_1_n_0
    Routing       SLICE_X36Y2                                                       r  aes7_i/pwm_0/U0/count_reg[4]_i_1/CI
    Routing       SLICE_X36Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     6.944 r  aes7_i/pwm_0/U0/count_reg[4]_i_1/CO[3]
                                       net (fo=1, routed)           0.000     6.944    aes7_i/pwm_0/U0/count_reg[4]_i_1_n_0
    Routing       SLICE_X36Y3                                                       r  aes7_i/pwm_0/U0/count_reg[8]_i_1/CI
    Routing       SLICE_X36Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                                    0.313     7.257 r  aes7_i/pwm_0/U0/count_reg[8]_i_1/O[3]
                                       net (fo=1, routed)           0.000     7.257    aes7_i/pwm_0/U0/count_reg[8]_i_1_n_4
    Routing       SLICE_X36Y3          FDRE                                         r  aes7_i/pwm_0/U0/count_reg[11]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sys_clk_pin rise edge)
                                                                10000.000 10000.000 r  
                  K17                                               0.000 10000.000 r  pwmfreq (IN)
                                       net (fo=0)                   0.000 10000.000    pwmfreq
                  K17                                                               r  pwmfreq_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  pwmfreq_IBUF_inst/O
                                       net (fo=15, routed)          2.406 10003.827    aes7_i/pwm_0/U0/clk
                  SLICE_X36Y3          FDRE                                         r  aes7_i/pwm_0/U0/count_reg[11]/C
                                       clock pessimism              0.405 10004.231    
                                       clock uncertainty           -0.035 10004.196    
                  SLICE_X36Y3          FDRE (Setup_fdre_C_D)        0.062 10004.258    aes7_i/pwm_0/U0/count_reg[11]
  ---------------------------------------------------------------------------------
                                       required time                      10004.258    
                                       arrival time                          -7.257    
  ---------------------------------------------------------------------------------
                                       slack                               9997.000    

Slack (MET) :             9997.075ns  (required time - arrival time)
  Source:                 aes7_i/pwm_0/U0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            aes7_i/pwm_0/U0/count_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (sys_clk_pin rise@10000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.668ns  (logic 1.465ns (54.918%)  route 1.203ns (45.082%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.828ns = ( 10003.827 - 10000.000 ) 
    Source Clock Delay      (SCD):    4.516ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  pwmfreq (IN)
                                       net (fo=0)                   0.000     0.000    pwmfreq
                  K17                                                               r  pwmfreq_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pwmfreq_IBUF_inst/O
                                       net (fo=15, routed)          3.024     4.516    aes7_i/pwm_0/U0/clk
                  SLICE_X36Y1          FDRE                                         r  aes7_i/pwm_0/U0/count_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X36Y1          FDRE (Prop_fdre_C_Q)         0.456     4.972 f  aes7_i/pwm_0/U0/count_reg[0]/Q
                                       net (fo=3, routed)           1.203     6.174    aes7_i/pwm_0/U0/count_reg[0]
    Routing       SLICE_X36Y1                                                       f  aes7_i/pwm_0/U0/count[0]_i_2/I0
    Routing       SLICE_X36Y1          LUT1 (Prop_lut1_I0_O)        0.124     6.298 r  aes7_i/pwm_0/U0/count[0]_i_2/O
                                       net (fo=1, routed)           0.000     6.298    aes7_i/pwm_0/U0/count[0]_i_2_n_0
    Routing       SLICE_X36Y1                                                       r  aes7_i/pwm_0/U0/count_reg[0]_i_1/S[0]
    Routing       SLICE_X36Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.532     6.830 r  aes7_i/pwm_0/U0/count_reg[0]_i_1/CO[3]
                                       net (fo=1, routed)           0.000     6.830    aes7_i/pwm_0/U0/count_reg[0]_i_1_n_0
    Routing       SLICE_X36Y2                                                       r  aes7_i/pwm_0/U0/count_reg[4]_i_1/CI
    Routing       SLICE_X36Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     6.944 r  aes7_i/pwm_0/U0/count_reg[4]_i_1/CO[3]
                                       net (fo=1, routed)           0.000     6.944    aes7_i/pwm_0/U0/count_reg[4]_i_1_n_0
    Routing       SLICE_X36Y3                                                       r  aes7_i/pwm_0/U0/count_reg[8]_i_1/CI
    Routing       SLICE_X36Y3          CARRY4 (Prop_carry4_CI_O[2])
                                                                    0.239     7.183 r  aes7_i/pwm_0/U0/count_reg[8]_i_1/O[2]
                                       net (fo=1, routed)           0.000     7.183    aes7_i/pwm_0/U0/count_reg[8]_i_1_n_5
    Routing       SLICE_X36Y3          FDRE                                         r  aes7_i/pwm_0/U0/count_reg[10]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sys_clk_pin rise edge)
                                                                10000.000 10000.000 r  
                  K17                                               0.000 10000.000 r  pwmfreq (IN)
                                       net (fo=0)                   0.000 10000.000    pwmfreq
                  K17                                                               r  pwmfreq_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  pwmfreq_IBUF_inst/O
                                       net (fo=15, routed)          2.406 10003.827    aes7_i/pwm_0/U0/clk
                  SLICE_X36Y3          FDRE                                         r  aes7_i/pwm_0/U0/count_reg[10]/C
                                       clock pessimism              0.405 10004.231    
                                       clock uncertainty           -0.035 10004.196    
                  SLICE_X36Y3          FDRE (Setup_fdre_C_D)        0.062 10004.258    aes7_i/pwm_0/U0/count_reg[10]
  ---------------------------------------------------------------------------------
                                       required time                      10004.258    
                                       arrival time                          -7.183    
  ---------------------------------------------------------------------------------
                                       slack                               9997.075    

Slack (MET) :             9997.090ns  (required time - arrival time)
  Source:                 aes7_i/pwm_0/U0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            aes7_i/pwm_0/U0/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (sys_clk_pin rise@10000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.652ns  (logic 1.449ns (54.646%)  route 1.203ns (45.354%))
  Logic Levels:           4  (CARRY4=3 LUT1=1)
  Clock Path Skew:        -0.284ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.828ns = ( 10003.827 - 10000.000 ) 
    Source Clock Delay      (SCD):    4.516ns
    Clock Pessimism Removal (CPR):    0.405ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  pwmfreq (IN)
                                       net (fo=0)                   0.000     0.000    pwmfreq
                  K17                                                               r  pwmfreq_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pwmfreq_IBUF_inst/O
                                       net (fo=15, routed)          3.024     4.516    aes7_i/pwm_0/U0/clk
                  SLICE_X36Y1          FDRE                                         r  aes7_i/pwm_0/U0/count_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X36Y1          FDRE (Prop_fdre_C_Q)         0.456     4.972 f  aes7_i/pwm_0/U0/count_reg[0]/Q
                                       net (fo=3, routed)           1.203     6.174    aes7_i/pwm_0/U0/count_reg[0]
    Routing       SLICE_X36Y1                                                       f  aes7_i/pwm_0/U0/count[0]_i_2/I0
    Routing       SLICE_X36Y1          LUT1 (Prop_lut1_I0_O)        0.124     6.298 r  aes7_i/pwm_0/U0/count[0]_i_2/O
                                       net (fo=1, routed)           0.000     6.298    aes7_i/pwm_0/U0/count[0]_i_2_n_0
    Routing       SLICE_X36Y1                                                       r  aes7_i/pwm_0/U0/count_reg[0]_i_1/S[0]
    Routing       SLICE_X36Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.532     6.830 r  aes7_i/pwm_0/U0/count_reg[0]_i_1/CO[3]
                                       net (fo=1, routed)           0.000     6.830    aes7_i/pwm_0/U0/count_reg[0]_i_1_n_0
    Routing       SLICE_X36Y2                                                       r  aes7_i/pwm_0/U0/count_reg[4]_i_1/CI
    Routing       SLICE_X36Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114     6.944 r  aes7_i/pwm_0/U0/count_reg[4]_i_1/CO[3]
                                       net (fo=1, routed)           0.000     6.944    aes7_i/pwm_0/U0/count_reg[4]_i_1_n_0
    Routing       SLICE_X36Y3                                                       r  aes7_i/pwm_0/U0/count_reg[8]_i_1/CI
    Routing       SLICE_X36Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                                    0.223     7.167 r  aes7_i/pwm_0/U0/count_reg[8]_i_1/O[0]
                                       net (fo=1, routed)           0.000     7.167    aes7_i/pwm_0/U0/count_reg[8]_i_1_n_7
    Routing       SLICE_X36Y3          FDRE                                         r  aes7_i/pwm_0/U0/count_reg[8]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sys_clk_pin rise edge)
                                                                10000.000 10000.000 r  
                  K17                                               0.000 10000.000 r  pwmfreq (IN)
                                       net (fo=0)                   0.000 10000.000    pwmfreq
                  K17                                                               r  pwmfreq_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  pwmfreq_IBUF_inst/O
                                       net (fo=15, routed)          2.406 10003.827    aes7_i/pwm_0/U0/clk
                  SLICE_X36Y3          FDRE                                         r  aes7_i/pwm_0/U0/count_reg[8]/C
                                       clock pessimism              0.405 10004.231    
                                       clock uncertainty           -0.035 10004.196    
                  SLICE_X36Y3          FDRE (Setup_fdre_C_D)        0.062 10004.258    aes7_i/pwm_0/U0/count_reg[8]
  ---------------------------------------------------------------------------------
                                       required time                      10004.258    
                                       arrival time                          -7.167    
  ---------------------------------------------------------------------------------
                                       slack                               9997.090    

Slack (MET) :             9997.148ns  (required time - arrival time)
  Source:                 aes7_i/pwm_0/U0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            aes7_i/pwm_0/U0/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (sys_clk_pin rise@10000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.649ns  (logic 1.446ns (54.595%)  route 1.203ns (45.405%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.858ns = ( 10003.857 - 10000.000 ) 
    Source Clock Delay      (SCD):    4.516ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  pwmfreq (IN)
                                       net (fo=0)                   0.000     0.000    pwmfreq
                  K17                                                               r  pwmfreq_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pwmfreq_IBUF_inst/O
                                       net (fo=15, routed)          3.024     4.516    aes7_i/pwm_0/U0/clk
                  SLICE_X36Y1          FDRE                                         r  aes7_i/pwm_0/U0/count_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X36Y1          FDRE (Prop_fdre_C_Q)         0.456     4.972 f  aes7_i/pwm_0/U0/count_reg[0]/Q
                                       net (fo=3, routed)           1.203     6.174    aes7_i/pwm_0/U0/count_reg[0]
    Routing       SLICE_X36Y1                                                       f  aes7_i/pwm_0/U0/count[0]_i_2/I0
    Routing       SLICE_X36Y1          LUT1 (Prop_lut1_I0_O)        0.124     6.298 r  aes7_i/pwm_0/U0/count[0]_i_2/O
                                       net (fo=1, routed)           0.000     6.298    aes7_i/pwm_0/U0/count[0]_i_2_n_0
    Routing       SLICE_X36Y1                                                       r  aes7_i/pwm_0/U0/count_reg[0]_i_1/S[0]
    Routing       SLICE_X36Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.532     6.830 r  aes7_i/pwm_0/U0/count_reg[0]_i_1/CO[3]
                                       net (fo=1, routed)           0.000     6.830    aes7_i/pwm_0/U0/count_reg[0]_i_1_n_0
    Routing       SLICE_X36Y2                                                       r  aes7_i/pwm_0/U0/count_reg[4]_i_1/CI
    Routing       SLICE_X36Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                                    0.334     7.164 r  aes7_i/pwm_0/U0/count_reg[4]_i_1/O[1]
                                       net (fo=1, routed)           0.000     7.164    aes7_i/pwm_0/U0/count_reg[4]_i_1_n_6
    Routing       SLICE_X36Y2          FDRE                                         r  aes7_i/pwm_0/U0/count_reg[5]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sys_clk_pin rise edge)
                                                                10000.000 10000.000 r  
                  K17                                               0.000 10000.000 r  pwmfreq (IN)
                                       net (fo=0)                   0.000 10000.000    pwmfreq
                  K17                                                               r  pwmfreq_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  pwmfreq_IBUF_inst/O
                                       net (fo=15, routed)          2.437 10003.857    aes7_i/pwm_0/U0/clk
                  SLICE_X36Y2          FDRE                                         r  aes7_i/pwm_0/U0/count_reg[5]/C
                                       clock pessimism              0.429 10004.286    
                                       clock uncertainty           -0.035 10004.251    
                  SLICE_X36Y2          FDRE (Setup_fdre_C_D)        0.062 10004.313    aes7_i/pwm_0/U0/count_reg[5]
  ---------------------------------------------------------------------------------
                                       required time                      10004.313    
                                       arrival time                          -7.164    
  ---------------------------------------------------------------------------------
                                       slack                               9997.148    

Slack (MET) :             9997.169ns  (required time - arrival time)
  Source:                 aes7_i/pwm_0/U0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            aes7_i/pwm_0/U0/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (sys_clk_pin rise@10000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.628ns  (logic 1.425ns (54.232%)  route 1.203ns (45.768%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.858ns = ( 10003.857 - 10000.000 ) 
    Source Clock Delay      (SCD):    4.516ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  pwmfreq (IN)
                                       net (fo=0)                   0.000     0.000    pwmfreq
                  K17                                                               r  pwmfreq_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pwmfreq_IBUF_inst/O
                                       net (fo=15, routed)          3.024     4.516    aes7_i/pwm_0/U0/clk
                  SLICE_X36Y1          FDRE                                         r  aes7_i/pwm_0/U0/count_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X36Y1          FDRE (Prop_fdre_C_Q)         0.456     4.972 f  aes7_i/pwm_0/U0/count_reg[0]/Q
                                       net (fo=3, routed)           1.203     6.174    aes7_i/pwm_0/U0/count_reg[0]
    Routing       SLICE_X36Y1                                                       f  aes7_i/pwm_0/U0/count[0]_i_2/I0
    Routing       SLICE_X36Y1          LUT1 (Prop_lut1_I0_O)        0.124     6.298 r  aes7_i/pwm_0/U0/count[0]_i_2/O
                                       net (fo=1, routed)           0.000     6.298    aes7_i/pwm_0/U0/count[0]_i_2_n_0
    Routing       SLICE_X36Y1                                                       r  aes7_i/pwm_0/U0/count_reg[0]_i_1/S[0]
    Routing       SLICE_X36Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.532     6.830 r  aes7_i/pwm_0/U0/count_reg[0]_i_1/CO[3]
                                       net (fo=1, routed)           0.000     6.830    aes7_i/pwm_0/U0/count_reg[0]_i_1_n_0
    Routing       SLICE_X36Y2                                                       r  aes7_i/pwm_0/U0/count_reg[4]_i_1/CI
    Routing       SLICE_X36Y2          CARRY4 (Prop_carry4_CI_O[3])
                                                                    0.313     7.143 r  aes7_i/pwm_0/U0/count_reg[4]_i_1/O[3]
                                       net (fo=1, routed)           0.000     7.143    aes7_i/pwm_0/U0/count_reg[4]_i_1_n_4
    Routing       SLICE_X36Y2          FDRE                                         r  aes7_i/pwm_0/U0/count_reg[7]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sys_clk_pin rise edge)
                                                                10000.000 10000.000 r  
                  K17                                               0.000 10000.000 r  pwmfreq (IN)
                                       net (fo=0)                   0.000 10000.000    pwmfreq
                  K17                                                               r  pwmfreq_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  pwmfreq_IBUF_inst/O
                                       net (fo=15, routed)          2.437 10003.857    aes7_i/pwm_0/U0/clk
                  SLICE_X36Y2          FDRE                                         r  aes7_i/pwm_0/U0/count_reg[7]/C
                                       clock pessimism              0.429 10004.286    
                                       clock uncertainty           -0.035 10004.251    
                  SLICE_X36Y2          FDRE (Setup_fdre_C_D)        0.062 10004.313    aes7_i/pwm_0/U0/count_reg[7]
  ---------------------------------------------------------------------------------
                                       required time                      10004.313    
                                       arrival time                          -7.143    
  ---------------------------------------------------------------------------------
                                       slack                               9997.169    

Slack (MET) :             9997.243ns  (required time - arrival time)
  Source:                 aes7_i/pwm_0/U0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            aes7_i/pwm_0/U0/count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10000.000ns  (sys_clk_pin rise@10000.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.554ns  (logic 1.351ns (52.905%)  route 1.203ns (47.094%))
  Logic Levels:           3  (CARRY4=2 LUT1=1)
  Clock Path Skew:        -0.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.858ns = ( 10003.857 - 10000.000 ) 
    Source Clock Delay      (SCD):    4.516ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  pwmfreq (IN)
                                       net (fo=0)                   0.000     0.000    pwmfreq
                  K17                                                               r  pwmfreq_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  pwmfreq_IBUF_inst/O
                                       net (fo=15, routed)          3.024     4.516    aes7_i/pwm_0/U0/clk
                  SLICE_X36Y1          FDRE                                         r  aes7_i/pwm_0/U0/count_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X36Y1          FDRE (Prop_fdre_C_Q)         0.456     4.972 f  aes7_i/pwm_0/U0/count_reg[0]/Q
                                       net (fo=3, routed)           1.203     6.174    aes7_i/pwm_0/U0/count_reg[0]
    Routing       SLICE_X36Y1                                                       f  aes7_i/pwm_0/U0/count[0]_i_2/I0
    Routing       SLICE_X36Y1          LUT1 (Prop_lut1_I0_O)        0.124     6.298 r  aes7_i/pwm_0/U0/count[0]_i_2/O
                                       net (fo=1, routed)           0.000     6.298    aes7_i/pwm_0/U0/count[0]_i_2_n_0
    Routing       SLICE_X36Y1                                                       r  aes7_i/pwm_0/U0/count_reg[0]_i_1/S[0]
    Routing       SLICE_X36Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.532     6.830 r  aes7_i/pwm_0/U0/count_reg[0]_i_1/CO[3]
                                       net (fo=1, routed)           0.000     6.830    aes7_i/pwm_0/U0/count_reg[0]_i_1_n_0
    Routing       SLICE_X36Y2                                                       r  aes7_i/pwm_0/U0/count_reg[4]_i_1/CI
    Routing       SLICE_X36Y2          CARRY4 (Prop_carry4_CI_O[2])
                                                                    0.239     7.069 r  aes7_i/pwm_0/U0/count_reg[4]_i_1/O[2]
                                       net (fo=1, routed)           0.000     7.069    aes7_i/pwm_0/U0/count_reg[4]_i_1_n_5
    Routing       SLICE_X36Y2          FDRE                                         r  aes7_i/pwm_0/U0/count_reg[6]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sys_clk_pin rise edge)
                                                                10000.000 10000.000 r  
                  K17                                               0.000 10000.000 r  pwmfreq (IN)
                                       net (fo=0)                   0.000 10000.000    pwmfreq
                  K17                                                               r  pwmfreq_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  pwmfreq_IBUF_inst/O
                                       net (fo=15, routed)          2.437 10003.857    aes7_i/pwm_0/U0/clk
                  SLICE_X36Y2          FDRE                                         r  aes7_i/pwm_0/U0/count_reg[6]/C
                                       clock pessimism              0.429 10004.286    
                                       clock uncertainty           -0.035 10004.251    
                  SLICE_X36Y2          FDRE (Setup_fdre_C_D)        0.062 10004.313    aes7_i/pwm_0/U0/count_reg[6]
  ---------------------------------------------------------------------------------
                                       required time                      10004.313    
                                       arrival time                          -7.069    
  ---------------------------------------------------------------------------------
                                       slack                               9997.243    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 aes7_i/pwm_0/U0/l_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            aes7_i/pwm_0/U0/l_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.186ns (45.414%)  route 0.224ns (54.586%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.710ns
    Source Clock Delay      (SCD):    1.333ns
    Clock Pessimism Removal (CPR):    0.377ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  pwmfreq (IN)
                                       net (fo=0)                   0.000     0.000    pwmfreq
                  K17                                                               r  pwmfreq_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pwmfreq_IBUF_inst/O
                                       net (fo=15, routed)          1.074     1.333    aes7_i/pwm_0/U0/clk
                  SLICE_X36Y9          FDRE                                         r  aes7_i/pwm_0/U0/l_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.141     1.474 r  aes7_i/pwm_0/U0/l_reg/Q
                                       net (fo=2, routed)           0.224     1.698    aes7_i/pwm_0/U0/l
    Routing       SLICE_X36Y9                                                       r  aes7_i/pwm_0/U0/l_i_1/I0
    Routing       SLICE_X36Y9          LUT3 (Prop_lut3_I0_O)        0.045     1.743 r  aes7_i/pwm_0/U0/l_i_1/O
                                       net (fo=1, routed)           0.000     1.743    aes7_i/pwm_0/U0/l_i_1_n_0
    Routing       SLICE_X36Y9          FDRE                                         r  aes7_i/pwm_0/U0/l_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  pwmfreq (IN)
                                       net (fo=0)                   0.000     0.000    pwmfreq
                  K17                                                               r  pwmfreq_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pwmfreq_IBUF_inst/O
                                       net (fo=15, routed)          1.263     1.710    aes7_i/pwm_0/U0/clk
                  SLICE_X36Y9          FDRE                                         r  aes7_i/pwm_0/U0/l_reg/C
                                       clock pessimism             -0.377     1.333    
                  SLICE_X36Y9          FDRE (Hold_fdre_C_D)         0.091     1.424    aes7_i/pwm_0/U0/l_reg
  ---------------------------------------------------------------------------------
                                       required time                         -1.424    
                                       arrival time                           1.743    
  ---------------------------------------------------------------------------------
                                       slack                                  0.319    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 aes7_i/pwm_0/U0/r_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            aes7_i/pwm_0/U0/r_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.226ns (42.863%)  route 0.301ns (57.137%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.710ns
    Source Clock Delay      (SCD):    1.333ns
    Clock Pessimism Removal (CPR):    0.377ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  pwmfreq (IN)
                                       net (fo=0)                   0.000     0.000    pwmfreq
                  K17                                                               r  pwmfreq_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pwmfreq_IBUF_inst/O
                                       net (fo=15, routed)          1.074     1.333    aes7_i/pwm_0/U0/clk
                  SLICE_X36Y9          FDRE                                         r  aes7_i/pwm_0/U0/r_reg/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X36Y9          FDRE (Prop_fdre_C_Q)         0.128     1.461 r  aes7_i/pwm_0/U0/r_reg/Q
                                       net (fo=2, routed)           0.301     1.763    aes7_i/pwm_0/U0/r
    Routing       SLICE_X36Y9                                                       r  aes7_i/pwm_0/U0/r_i_1/I0
    Routing       SLICE_X36Y9          LUT3 (Prop_lut3_I0_O)        0.098     1.861 r  aes7_i/pwm_0/U0/r_i_1/O
                                       net (fo=1, routed)           0.000     1.861    aes7_i/pwm_0/U0/r_i_1_n_0
    Routing       SLICE_X36Y9          FDRE                                         r  aes7_i/pwm_0/U0/r_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  pwmfreq (IN)
                                       net (fo=0)                   0.000     0.000    pwmfreq
                  K17                                                               r  pwmfreq_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pwmfreq_IBUF_inst/O
                                       net (fo=15, routed)          1.263     1.710    aes7_i/pwm_0/U0/clk
                  SLICE_X36Y9          FDRE                                         r  aes7_i/pwm_0/U0/r_reg/C
                                       clock pessimism             -0.377     1.333    
                  SLICE_X36Y9          FDRE (Hold_fdre_C_D)         0.107     1.440    aes7_i/pwm_0/U0/r_reg
  ---------------------------------------------------------------------------------
                                       required time                         -1.440    
                                       arrival time                           1.861    
  ---------------------------------------------------------------------------------
                                       slack                                  0.420    

Slack (MET) :             0.540ns  (arrival time - required time)
  Source:                 aes7_i/pwm_0/U0/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            aes7_i/pwm_0/U0/count_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.252ns (39.058%)  route 0.393ns (60.942%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.893ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.399ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  pwmfreq (IN)
                                       net (fo=0)                   0.000     0.000    pwmfreq
                  K17                                                               r  pwmfreq_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pwmfreq_IBUF_inst/O
                                       net (fo=15, routed)          1.235     1.494    aes7_i/pwm_0/U0/clk
                  SLICE_X36Y1          FDRE                                         r  aes7_i/pwm_0/U0/count_reg[2]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X36Y1          FDRE (Prop_fdre_C_Q)         0.141     1.635 r  aes7_i/pwm_0/U0/count_reg[2]/Q
                                       net (fo=3, routed)           0.393     2.029    aes7_i/pwm_0/U0/count_reg[2]
    Routing       SLICE_X36Y1                                                       r  aes7_i/pwm_0/U0/count_reg[0]_i_1/S[2]
    Routing       SLICE_X36Y1          CARRY4 (Prop_carry4_S[2]_O[2])
                                                                    0.111     2.140 r  aes7_i/pwm_0/U0/count_reg[0]_i_1/O[2]
                                       net (fo=1, routed)           0.000     2.140    aes7_i/pwm_0/U0/count_reg[0]_i_1_n_5
    Routing       SLICE_X36Y1          FDRE                                         r  aes7_i/pwm_0/U0/count_reg[2]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  pwmfreq (IN)
                                       net (fo=0)                   0.000     0.000    pwmfreq
                  K17                                                               r  pwmfreq_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pwmfreq_IBUF_inst/O
                                       net (fo=15, routed)          1.446     1.893    aes7_i/pwm_0/U0/clk
                  SLICE_X36Y1          FDRE                                         r  aes7_i/pwm_0/U0/count_reg[2]/C
                                       clock pessimism             -0.399     1.494    
                  SLICE_X36Y1          FDRE (Hold_fdre_C_D)         0.105     1.599    aes7_i/pwm_0/U0/count_reg[2]
  ---------------------------------------------------------------------------------
                                       required time                         -1.599    
                                       arrival time                           2.140    
  ---------------------------------------------------------------------------------
                                       slack                                  0.540    

Slack (MET) :             0.545ns  (arrival time - required time)
  Source:                 aes7_i/pwm_0/U0/count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            aes7_i/pwm_0/U0/count_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.650ns  (logic 0.251ns (38.633%)  route 0.399ns (61.367%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.893ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.399ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  pwmfreq (IN)
                                       net (fo=0)                   0.000     0.000    pwmfreq
                  K17                                                               r  pwmfreq_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pwmfreq_IBUF_inst/O
                                       net (fo=15, routed)          1.235     1.494    aes7_i/pwm_0/U0/clk
                  SLICE_X36Y1          FDRE                                         r  aes7_i/pwm_0/U0/count_reg[1]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X36Y1          FDRE (Prop_fdre_C_Q)         0.141     1.635 r  aes7_i/pwm_0/U0/count_reg[1]/Q
                                       net (fo=3, routed)           0.399     2.034    aes7_i/pwm_0/U0/count_reg[1]
    Routing       SLICE_X36Y1                                                       r  aes7_i/pwm_0/U0/count_reg[0]_i_1/S[1]
    Routing       SLICE_X36Y1          CARRY4 (Prop_carry4_S[1]_O[1])
                                                                    0.110     2.144 r  aes7_i/pwm_0/U0/count_reg[0]_i_1/O[1]
                                       net (fo=1, routed)           0.000     2.144    aes7_i/pwm_0/U0/count_reg[0]_i_1_n_6
    Routing       SLICE_X36Y1          FDRE                                         r  aes7_i/pwm_0/U0/count_reg[1]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  pwmfreq (IN)
                                       net (fo=0)                   0.000     0.000    pwmfreq
                  K17                                                               r  pwmfreq_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pwmfreq_IBUF_inst/O
                                       net (fo=15, routed)          1.446     1.893    aes7_i/pwm_0/U0/clk
                  SLICE_X36Y1          FDRE                                         r  aes7_i/pwm_0/U0/count_reg[1]/C
                                       clock pessimism             -0.399     1.494    
                  SLICE_X36Y1          FDRE (Hold_fdre_C_D)         0.105     1.599    aes7_i/pwm_0/U0/count_reg[1]
  ---------------------------------------------------------------------------------
                                       required time                         -1.599    
                                       arrival time                           2.144    
  ---------------------------------------------------------------------------------
                                       slack                                  0.545    

Slack (MET) :             0.547ns  (arrival time - required time)
  Source:                 aes7_i/pwm_0/U0/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            aes7_i/pwm_0/U0/count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.652ns  (logic 0.249ns (38.203%)  route 0.403ns (61.797%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.893ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.399ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  pwmfreq (IN)
                                       net (fo=0)                   0.000     0.000    pwmfreq
                  K17                                                               r  pwmfreq_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pwmfreq_IBUF_inst/O
                                       net (fo=15, routed)          1.235     1.494    aes7_i/pwm_0/U0/clk
                  SLICE_X36Y1          FDRE                                         r  aes7_i/pwm_0/U0/count_reg[3]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X36Y1          FDRE (Prop_fdre_C_Q)         0.141     1.635 r  aes7_i/pwm_0/U0/count_reg[3]/Q
                                       net (fo=3, routed)           0.403     2.038    aes7_i/pwm_0/U0/count_reg[3]
    Routing       SLICE_X36Y1                                                       r  aes7_i/pwm_0/U0/count_reg[0]_i_1/S[3]
    Routing       SLICE_X36Y1          CARRY4 (Prop_carry4_S[3]_O[3])
                                                                    0.108     2.146 r  aes7_i/pwm_0/U0/count_reg[0]_i_1/O[3]
                                       net (fo=1, routed)           0.000     2.146    aes7_i/pwm_0/U0/count_reg[0]_i_1_n_4
    Routing       SLICE_X36Y1          FDRE                                         r  aes7_i/pwm_0/U0/count_reg[3]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  pwmfreq (IN)
                                       net (fo=0)                   0.000     0.000    pwmfreq
                  K17                                                               r  pwmfreq_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pwmfreq_IBUF_inst/O
                                       net (fo=15, routed)          1.446     1.893    aes7_i/pwm_0/U0/clk
                  SLICE_X36Y1          FDRE                                         r  aes7_i/pwm_0/U0/count_reg[3]/C
                                       clock pessimism             -0.399     1.494    
                  SLICE_X36Y1          FDRE (Hold_fdre_C_D)         0.105     1.599    aes7_i/pwm_0/U0/count_reg[3]
  ---------------------------------------------------------------------------------
                                       required time                         -1.599    
                                       arrival time                           2.146    
  ---------------------------------------------------------------------------------
                                       slack                                  0.547    

Slack (MET) :             0.570ns  (arrival time - required time)
  Source:                 aes7_i/pwm_0/U0/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            aes7_i/pwm_0/U0/count_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.675ns  (logic 0.256ns (37.911%)  route 0.419ns (62.089%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.832ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.392ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  pwmfreq (IN)
                                       net (fo=0)                   0.000     0.000    pwmfreq
                  K17                                                               r  pwmfreq_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pwmfreq_IBUF_inst/O
                                       net (fo=15, routed)          1.181     1.440    aes7_i/pwm_0/U0/clk
                  SLICE_X36Y2          FDRE                                         r  aes7_i/pwm_0/U0/count_reg[4]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X36Y2          FDRE (Prop_fdre_C_Q)         0.141     1.581 r  aes7_i/pwm_0/U0/count_reg[4]/Q
                                       net (fo=3, routed)           0.419     2.000    aes7_i/pwm_0/U0/count_reg[4]
    Routing       SLICE_X36Y2                                                       r  aes7_i/pwm_0/U0/count_reg[4]_i_1/S[0]
    Routing       SLICE_X36Y2          CARRY4 (Prop_carry4_S[0]_O[0])
                                                                    0.115     2.115 r  aes7_i/pwm_0/U0/count_reg[4]_i_1/O[0]
                                       net (fo=1, routed)           0.000     2.115    aes7_i/pwm_0/U0/count_reg[4]_i_1_n_7
    Routing       SLICE_X36Y2          FDRE                                         r  aes7_i/pwm_0/U0/count_reg[4]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  pwmfreq (IN)
                                       net (fo=0)                   0.000     0.000    pwmfreq
                  K17                                                               r  pwmfreq_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pwmfreq_IBUF_inst/O
                                       net (fo=15, routed)          1.385     1.832    aes7_i/pwm_0/U0/clk
                  SLICE_X36Y2          FDRE                                         r  aes7_i/pwm_0/U0/count_reg[4]/C
                                       clock pessimism             -0.392     1.440    
                  SLICE_X36Y2          FDRE (Hold_fdre_C_D)         0.105     1.545    aes7_i/pwm_0/U0/count_reg[4]
  ---------------------------------------------------------------------------------
                                       required time                         -1.545    
                                       arrival time                           2.115    
  ---------------------------------------------------------------------------------
                                       slack                                  0.570    

Slack (MET) :             0.589ns  (arrival time - required time)
  Source:                 aes7_i/pwm_0/U0/count_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            aes7_i/pwm_0/U0/count_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.256ns (36.879%)  route 0.438ns (63.121%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.812ns
    Source Clock Delay      (SCD):    1.419ns
    Clock Pessimism Removal (CPR):    0.393ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  pwmfreq (IN)
                                       net (fo=0)                   0.000     0.000    pwmfreq
                  K17                                                               r  pwmfreq_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pwmfreq_IBUF_inst/O
                                       net (fo=15, routed)          1.159     1.419    aes7_i/pwm_0/U0/clk
                  SLICE_X36Y3          FDRE                                         r  aes7_i/pwm_0/U0/count_reg[8]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X36Y3          FDRE (Prop_fdre_C_Q)         0.141     1.560 r  aes7_i/pwm_0/U0/count_reg[8]/Q
                                       net (fo=3, routed)           0.438     1.998    aes7_i/pwm_0/U0/count_reg[8]
    Routing       SLICE_X36Y3                                                       r  aes7_i/pwm_0/U0/count_reg[8]_i_1/S[0]
    Routing       SLICE_X36Y3          CARRY4 (Prop_carry4_S[0]_O[0])
                                                                    0.115     2.113 r  aes7_i/pwm_0/U0/count_reg[8]_i_1/O[0]
                                       net (fo=1, routed)           0.000     2.113    aes7_i/pwm_0/U0/count_reg[8]_i_1_n_7
    Routing       SLICE_X36Y3          FDRE                                         r  aes7_i/pwm_0/U0/count_reg[8]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  pwmfreq (IN)
                                       net (fo=0)                   0.000     0.000    pwmfreq
                  K17                                                               r  pwmfreq_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pwmfreq_IBUF_inst/O
                                       net (fo=15, routed)          1.364     1.812    aes7_i/pwm_0/U0/clk
                  SLICE_X36Y3          FDRE                                         r  aes7_i/pwm_0/U0/count_reg[8]/C
                                       clock pessimism             -0.393     1.419    
                  SLICE_X36Y3          FDRE (Hold_fdre_C_D)         0.105     1.524    aes7_i/pwm_0/U0/count_reg[8]
  ---------------------------------------------------------------------------------
                                       required time                         -1.524    
                                       arrival time                           2.113    
  ---------------------------------------------------------------------------------
                                       slack                                  0.589    

Slack (MET) :             0.604ns  (arrival time - required time)
  Source:                 aes7_i/pwm_0/U0/count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            aes7_i/pwm_0/U0/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.256ns (36.127%)  route 0.453ns (63.873%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.893ns
    Source Clock Delay      (SCD):    1.494ns
    Clock Pessimism Removal (CPR):    0.399ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  pwmfreq (IN)
                                       net (fo=0)                   0.000     0.000    pwmfreq
                  K17                                                               r  pwmfreq_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pwmfreq_IBUF_inst/O
                                       net (fo=15, routed)          1.235     1.494    aes7_i/pwm_0/U0/clk
                  SLICE_X36Y1          FDRE                                         r  aes7_i/pwm_0/U0/count_reg[0]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X36Y1          FDRE (Prop_fdre_C_Q)         0.141     1.635 f  aes7_i/pwm_0/U0/count_reg[0]/Q
                                       net (fo=3, routed)           0.453     2.088    aes7_i/pwm_0/U0/count_reg[0]
    Routing       SLICE_X36Y1                                                       f  aes7_i/pwm_0/U0/count[0]_i_2/I0
    Routing       SLICE_X36Y1          LUT1 (Prop_lut1_I0_O)        0.045     2.133 r  aes7_i/pwm_0/U0/count[0]_i_2/O
                                       net (fo=1, routed)           0.000     2.133    aes7_i/pwm_0/U0/count[0]_i_2_n_0
    Routing       SLICE_X36Y1                                                       r  aes7_i/pwm_0/U0/count_reg[0]_i_1/S[0]
    Routing       SLICE_X36Y1          CARRY4 (Prop_carry4_S[0]_O[0])
                                                                    0.070     2.203 r  aes7_i/pwm_0/U0/count_reg[0]_i_1/O[0]
                                       net (fo=1, routed)           0.000     2.203    aes7_i/pwm_0/U0/count_reg[0]_i_1_n_7
    Routing       SLICE_X36Y1          FDRE                                         r  aes7_i/pwm_0/U0/count_reg[0]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  pwmfreq (IN)
                                       net (fo=0)                   0.000     0.000    pwmfreq
                  K17                                                               r  pwmfreq_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pwmfreq_IBUF_inst/O
                                       net (fo=15, routed)          1.446     1.893    aes7_i/pwm_0/U0/clk
                  SLICE_X36Y1          FDRE                                         r  aes7_i/pwm_0/U0/count_reg[0]/C
                                       clock pessimism             -0.399     1.494    
                  SLICE_X36Y1          FDRE (Hold_fdre_C_D)         0.105     1.599    aes7_i/pwm_0/U0/count_reg[0]
  ---------------------------------------------------------------------------------
                                       required time                         -1.599    
                                       arrival time                           2.203    
  ---------------------------------------------------------------------------------
                                       slack                                  0.604    

Slack (MET) :             0.606ns  (arrival time - required time)
  Source:                 aes7_i/pwm_0/U0/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            aes7_i/pwm_0/U0/count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.711ns  (logic 0.292ns (41.054%)  route 0.419ns (58.946%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.832ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.392ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  pwmfreq (IN)
                                       net (fo=0)                   0.000     0.000    pwmfreq
                  K17                                                               r  pwmfreq_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pwmfreq_IBUF_inst/O
                                       net (fo=15, routed)          1.181     1.440    aes7_i/pwm_0/U0/clk
                  SLICE_X36Y2          FDRE                                         r  aes7_i/pwm_0/U0/count_reg[4]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X36Y2          FDRE (Prop_fdre_C_Q)         0.141     1.581 r  aes7_i/pwm_0/U0/count_reg[4]/Q
                                       net (fo=3, routed)           0.419     2.000    aes7_i/pwm_0/U0/count_reg[4]
    Routing       SLICE_X36Y2                                                       r  aes7_i/pwm_0/U0/count_reg[4]_i_1/S[0]
    Routing       SLICE_X36Y2          CARRY4 (Prop_carry4_S[0]_O[1])
                                                                    0.151     2.151 r  aes7_i/pwm_0/U0/count_reg[4]_i_1/O[1]
                                       net (fo=1, routed)           0.000     2.151    aes7_i/pwm_0/U0/count_reg[4]_i_1_n_6
    Routing       SLICE_X36Y2          FDRE                                         r  aes7_i/pwm_0/U0/count_reg[5]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  pwmfreq (IN)
                                       net (fo=0)                   0.000     0.000    pwmfreq
                  K17                                                               r  pwmfreq_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pwmfreq_IBUF_inst/O
                                       net (fo=15, routed)          1.385     1.832    aes7_i/pwm_0/U0/clk
                  SLICE_X36Y2          FDRE                                         r  aes7_i/pwm_0/U0/count_reg[5]/C
                                       clock pessimism             -0.392     1.440    
                  SLICE_X36Y2          FDRE (Hold_fdre_C_D)         0.105     1.545    aes7_i/pwm_0/U0/count_reg[5]
  ---------------------------------------------------------------------------------
                                       required time                         -1.545    
                                       arrival time                           2.151    
  ---------------------------------------------------------------------------------
                                       slack                                  0.606    

Slack (MET) :             0.615ns  (arrival time - required time)
  Source:                 aes7_i/pwm_0/U0/count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Destination:            aes7_i/pwm_0/U0/count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.720ns  (logic 0.249ns (34.567%)  route 0.471ns (65.433%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.832ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.392ns

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  pwmfreq (IN)
                                       net (fo=0)                   0.000     0.000    pwmfreq
                  K17                                                               r  pwmfreq_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  pwmfreq_IBUF_inst/O
                                       net (fo=15, routed)          1.181     1.440    aes7_i/pwm_0/U0/clk
                  SLICE_X36Y2          FDRE                                         r  aes7_i/pwm_0/U0/count_reg[7]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X36Y2          FDRE (Prop_fdre_C_Q)         0.141     1.581 r  aes7_i/pwm_0/U0/count_reg[7]/Q
                                       net (fo=3, routed)           0.471     2.052    aes7_i/pwm_0/U0/count_reg[7]
    Routing       SLICE_X36Y2                                                       r  aes7_i/pwm_0/U0/count_reg[4]_i_1/S[3]
    Routing       SLICE_X36Y2          CARRY4 (Prop_carry4_S[3]_O[3])
                                                                    0.108     2.160 r  aes7_i/pwm_0/U0/count_reg[4]_i_1/O[3]
                                       net (fo=1, routed)           0.000     2.160    aes7_i/pwm_0/U0/count_reg[4]_i_1_n_4
    Routing       SLICE_X36Y2          FDRE                                         r  aes7_i/pwm_0/U0/count_reg[7]/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  pwmfreq (IN)
                                       net (fo=0)                   0.000     0.000    pwmfreq
                  K17                                                               r  pwmfreq_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pwmfreq_IBUF_inst/O
                                       net (fo=15, routed)          1.385     1.832    aes7_i/pwm_0/U0/clk
                  SLICE_X36Y2          FDRE                                         r  aes7_i/pwm_0/U0/count_reg[7]/C
                                       clock pessimism             -0.392     1.440    
                  SLICE_X36Y2          FDRE (Hold_fdre_C_D)         0.105     1.545    aes7_i/pwm_0/U0/count_reg[7]
  ---------------------------------------------------------------------------------
                                       required time                         -1.545    
                                       arrival time                           2.160    
  ---------------------------------------------------------------------------------
                                       slack                                  0.615    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5000.000 }
Period(ns):         10000.000
Sources:            { pwmfreq }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location     Pin
Min Period        n/a     FDRE/C   n/a            1.000         10000.000   9999.000   SLICE_X36Y1  aes7_i/pwm_0/U0/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10000.000   9999.000   SLICE_X36Y3  aes7_i/pwm_0/U0/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10000.000   9999.000   SLICE_X36Y3  aes7_i/pwm_0/U0/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10000.000   9999.000   SLICE_X36Y1  aes7_i/pwm_0/U0/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10000.000   9999.000   SLICE_X36Y1  aes7_i/pwm_0/U0/count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10000.000   9999.000   SLICE_X36Y1  aes7_i/pwm_0/U0/count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10000.000   9999.000   SLICE_X36Y2  aes7_i/pwm_0/U0/count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10000.000   9999.000   SLICE_X36Y2  aes7_i/pwm_0/U0/count_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10000.000   9999.000   SLICE_X36Y2  aes7_i/pwm_0/U0/count_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10000.000   9999.000   SLICE_X36Y2  aes7_i/pwm_0/U0/count_reg[7]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5000.000    4999.500   SLICE_X36Y1  aes7_i/pwm_0/U0/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5000.000    4999.500   SLICE_X36Y1  aes7_i/pwm_0/U0/count_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5000.000    4999.500   SLICE_X36Y1  aes7_i/pwm_0/U0/count_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5000.000    4999.500   SLICE_X36Y1  aes7_i/pwm_0/U0/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5000.000    4999.500   SLICE_X36Y2  aes7_i/pwm_0/U0/count_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5000.000    4999.500   SLICE_X36Y2  aes7_i/pwm_0/U0/count_reg[5]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5000.000    4999.500   SLICE_X36Y2  aes7_i/pwm_0/U0/count_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5000.000    4999.500   SLICE_X36Y2  aes7_i/pwm_0/U0/count_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5000.000    4999.500   SLICE_X35Y7  aes7_i/pwm_0/U0/en_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5000.000    4999.500   SLICE_X36Y1  aes7_i/pwm_0/U0/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5000.000    4999.500   SLICE_X36Y9  aes7_i/pwm_0/U0/l_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5000.000    4999.500   SLICE_X36Y9  aes7_i/pwm_0/U0/r_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5000.000    4999.500   SLICE_X36Y1  aes7_i/pwm_0/U0/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5000.000    4999.500   SLICE_X36Y1  aes7_i/pwm_0/U0/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5000.000    4999.500   SLICE_X36Y3  aes7_i/pwm_0/U0/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5000.000    4999.500   SLICE_X36Y3  aes7_i/pwm_0/U0/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5000.000    4999.500   SLICE_X36Y3  aes7_i/pwm_0/U0/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5000.000    4999.500   SLICE_X36Y3  aes7_i/pwm_0/U0/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5000.000    4999.500   SLICE_X36Y1  aes7_i/pwm_0/U0/count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5000.000    4999.500   SLICE_X36Y1  aes7_i/pwm_0/U0/count_reg[1]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.422ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.174ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.422ns  (required time - arrival time)
  Source:                 aes7_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes7_i/pwm_0/U0/l_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@10000.000ns - clk_fpga_0 rise@9980.000ns)
  Data Path Delay:        16.926ns  (logic 9.455ns (55.861%)  route 7.471ns (44.139%))
  Logic Levels:           18  (CARRY4=11 DSP48E1=1 LUT2=2 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.621ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.656ns = ( 10003.656 - 10000.000 ) 
    Source Clock Delay      (SCD):    3.035ns = ( 9983.035 - 9980.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                 9980.000  9980.000 r  
                  PS7_X0Y0             PS7                          0.000  9980.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.207  9981.207    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y0                                                     r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  9981.308 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=740, routed)         1.727  9983.034    aes7_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
                  SLICE_X4Y42          FDRE                                         r  aes7_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.478  9983.512 r  aes7_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                                       net (fo=5, routed)           2.173  9985.685    aes7_i/PID_CONTROLLER_0/U0/SP[0]
    New           SLICE_X29Y6                                                       r  aes7_i/PID_CONTROLLER_0/U0/error_carry_i_4/I0
    New           SLICE_X29Y6          LUT2 (Prop_lut2_I0_O)        0.301  9985.985 r  aes7_i/PID_CONTROLLER_0/U0/error_carry_i_4/O
                                       net (fo=1, routed)           0.000  9985.985    aes7_i/PID_CONTROLLER_0/U0/error_carry_i_4_n_0
    New           SLICE_X29Y6                                                       r  aes7_i/PID_CONTROLLER_0/U0/error_carry/S[0]
    New           SLICE_X29Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.532  9986.518 r  aes7_i/PID_CONTROLLER_0/U0/error_carry/CO[3]
                                       net (fo=1, routed)           0.000  9986.518    aes7_i/PID_CONTROLLER_0/U0/error_carry_n_0
    New           SLICE_X29Y7                                                       r  aes7_i/PID_CONTROLLER_0/U0/error_carry__0/CI
    New           SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114  9986.632 r  aes7_i/PID_CONTROLLER_0/U0/error_carry__0/CO[3]
                                       net (fo=1, routed)           0.000  9986.632    aes7_i/PID_CONTROLLER_0/U0/error_carry__0_n_0
    New           SLICE_X29Y8                                                       r  aes7_i/PID_CONTROLLER_0/U0/error_carry__1/CI
    New           SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114  9986.746 r  aes7_i/PID_CONTROLLER_0/U0/error_carry__1/CO[3]
                                       net (fo=1, routed)           0.000  9986.746    aes7_i/PID_CONTROLLER_0/U0/error_carry__1_n_0
    New           SLICE_X29Y9                                                       r  aes7_i/PID_CONTROLLER_0/U0/error_carry__2/CI
    New           SLICE_X29Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                                    0.235  9986.981 r  aes7_i/PID_CONTROLLER_0/U0/error_carry__2/O[0]
                                       net (fo=19, routed)          0.753  9987.734    aes7_i/PID_CONTROLLER_0/U0/A[12]
    Moved         DSP48_X1Y3                                                        r  aes7_i/PID_CONTROLLER_0/U0/term_p/A[23]
    Moved         DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_A[23]_P[10])
                                                                    4.016  9991.750 r  aes7_i/PID_CONTROLLER_0/U0/term_p/P[10]
                                       net (fo=3, routed)           1.460  9993.210    aes7_i/PID_CONTROLLER_0/U0/term_p[10]
    Placement     SLICE_X32Y2                                                       r  aes7_i/PID_CONTROLLER_0/U0/PID_OUT[8]_INST_0_i_5/I0
    Routing       SLICE_X32Y2          LUT4 (Prop_lut4_I0_O)        0.124  9993.334 r  aes7_i/PID_CONTROLLER_0/U0/PID_OUT[8]_INST_0_i_5/O
                                       net (fo=1, routed)           0.000  9993.334    aes7_i/PID_CONTROLLER_0/U0/PID_OUT[8]_INST_0_i_5_n_0
    Routing       SLICE_X32Y2                                                       r  aes7_i/PID_CONTROLLER_0/U0/PID_OUT[8]_INST_0/S[3]
    Routing       SLICE_X32Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                                    0.376  9993.710 r  aes7_i/PID_CONTROLLER_0/U0/PID_OUT[8]_INST_0/CO[3]
                                       net (fo=1, routed)           0.000  9993.710    aes7_i/PID_CONTROLLER_0/U0/PID_OUT[8]_INST_0_n_0
    Routing       SLICE_X32Y3                                                       r  aes7_i/PID_CONTROLLER_0/U0/PID_OUT[12]_INST_0/CI
    Placement     SLICE_X32Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                                    0.315  9994.025 f  aes7_i/PID_CONTROLLER_0/U0/PID_OUT[12]_INST_0/O[3]
                                       net (fo=7, routed)           0.815  9994.841    aes7_i/pwm_0/U0/cv[15]
    Placement     SLICE_X33Y5                                                       f  aes7_i/pwm_0/U0/en0_carry_i_38/I1
    Routing       SLICE_X33Y5          LUT2 (Prop_lut2_I1_O)        0.307  9995.147 r  aes7_i/pwm_0/U0/en0_carry_i_38/O
                                       net (fo=1, routed)           0.000  9995.147    aes7_i/pwm_0/U0/en0_carry_i_38_n_0
    Routing       SLICE_X33Y5                                                       r  aes7_i/pwm_0/U0/en0_carry_i_18/S[3]
    Routing       SLICE_X33Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                                    0.401  9995.549 r  aes7_i/pwm_0/U0/en0_carry_i_18/CO[3]
                                       net (fo=1, routed)           0.000  9995.549    aes7_i/pwm_0/U0/en0_carry_i_18_n_0
    Routing       SLICE_X33Y6                                                       r  aes7_i/pwm_0/U0/en0_carry_i_9/CI
    Placement     SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                                    0.228  9995.776 r  aes7_i/pwm_0/U0/en0_carry_i_9/CO[2]
                                       net (fo=31, routed)          1.027  9996.804    aes7_i/pwm_0/U0/en3
    Placement     SLICE_X34Y3                                                       r  aes7_i/pwm_0/U0/en0_carry_i_17/I1
    Placement     SLICE_X34Y3          LUT4 (Prop_lut4_I1_O)        0.339  9997.143 r  aes7_i/pwm_0/U0/en0_carry_i_17/O
                                       net (fo=1, routed)           0.589  9997.731    aes7_i/pwm_0/U0/en0_carry_i_17_n_0
    Placement     SLICE_X35Y5                                                       r  aes7_i/pwm_0/U0/en0_carry_i_7/I4
    Routing       SLICE_X35Y5          LUT5 (Prop_lut5_I4_O)        0.348  9998.079 r  aes7_i/pwm_0/U0/en0_carry_i_7/O
                                       net (fo=1, routed)           0.000  9998.079    aes7_i/pwm_0/U0/en0_carry_i_7_n_0
    Routing       SLICE_X35Y5                                                       r  aes7_i/pwm_0/U0/en0_carry/S[1]
    Routing       SLICE_X35Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.550  9998.629 r  aes7_i/pwm_0/U0/en0_carry/CO[3]
                                       net (fo=1, routed)           0.000  9998.629    aes7_i/pwm_0/U0/en0_carry_n_0
    Routing       SLICE_X35Y6                                                       r  aes7_i/pwm_0/U0/en0_carry__0/CI
    Routing       SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114  9998.743 r  aes7_i/pwm_0/U0/en0_carry__0/CO[3]
                                       net (fo=1, routed)           0.000  9998.743    aes7_i/pwm_0/U0/en0_carry__0_n_0
    Routing       SLICE_X35Y7                                                       r  aes7_i/pwm_0/U0/en0_carry__1/CI
    Placement     SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                                    0.250  9998.993 r  aes7_i/pwm_0/U0/en0_carry__1/CO[2]
                                       net (fo=3, routed)           0.654  9999.646    aes7_i/pwm_0/U0/en0
    Placement     SLICE_X36Y9                                                       r  aes7_i/pwm_0/U0/l_i_1/I2
    Routing       SLICE_X36Y9          LUT3 (Prop_lut3_I2_O)        0.313  9999.960 r  aes7_i/pwm_0/U0/l_i_1/O
                                       net (fo=1, routed)           0.000  9999.960    aes7_i/pwm_0/U0/l_i_1_n_0
    Routing       SLICE_X36Y9          FDRE                                         r  aes7_i/pwm_0/U0/l_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sys_clk_pin rise edge)
                                                                10000.000 10000.000 r  
                  K17                                               0.000 10000.000 r  pwmfreq (IN)
                                       net (fo=0)                   0.000 10000.000    pwmfreq
                  K17                                                               r  pwmfreq_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  pwmfreq_IBUF_inst/O
                                       net (fo=15, routed)          2.235 10003.656    aes7_i/pwm_0/U0/clk
                  SLICE_X36Y9          FDRE                                         r  aes7_i/pwm_0/U0/l_reg/C
                                       clock pessimism              0.000 10003.656    
                                       clock uncertainty           -0.302 10003.354    
                  SLICE_X36Y9          FDRE (Setup_fdre_C_D)        0.029 10003.384    aes7_i/pwm_0/U0/l_reg
  ---------------------------------------------------------------------------------
                                       required time                      10003.383    
                                       arrival time                       -9999.961    
  ---------------------------------------------------------------------------------
                                       slack                                  3.422    

Slack (MET) :             3.474ns  (required time - arrival time)
  Source:                 aes7_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes7_i/pwm_0/U0/r_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@10000.000ns - clk_fpga_0 rise@9980.000ns)
  Data Path Delay:        16.920ns  (logic 9.449ns (55.845%)  route 7.471ns (44.155%))
  Logic Levels:           18  (CARRY4=11 DSP48E1=1 LUT2=2 LUT3=1 LUT4=2 LUT5=1)
  Clock Path Skew:        0.621ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.656ns = ( 10003.656 - 10000.000 ) 
    Source Clock Delay      (SCD):    3.035ns = ( 9983.035 - 9980.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                 9980.000  9980.000 r  
                  PS7_X0Y0             PS7                          0.000  9980.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.207  9981.207    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y0                                                     r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  9981.308 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=740, routed)         1.727  9983.034    aes7_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
                  SLICE_X4Y42          FDRE                                         r  aes7_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.478  9983.512 r  aes7_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                                       net (fo=5, routed)           2.173  9985.685    aes7_i/PID_CONTROLLER_0/U0/SP[0]
    New           SLICE_X29Y6                                                       r  aes7_i/PID_CONTROLLER_0/U0/error_carry_i_4/I0
    New           SLICE_X29Y6          LUT2 (Prop_lut2_I0_O)        0.301  9985.985 r  aes7_i/PID_CONTROLLER_0/U0/error_carry_i_4/O
                                       net (fo=1, routed)           0.000  9985.985    aes7_i/PID_CONTROLLER_0/U0/error_carry_i_4_n_0
    New           SLICE_X29Y6                                                       r  aes7_i/PID_CONTROLLER_0/U0/error_carry/S[0]
    New           SLICE_X29Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.532  9986.518 r  aes7_i/PID_CONTROLLER_0/U0/error_carry/CO[3]
                                       net (fo=1, routed)           0.000  9986.518    aes7_i/PID_CONTROLLER_0/U0/error_carry_n_0
    New           SLICE_X29Y7                                                       r  aes7_i/PID_CONTROLLER_0/U0/error_carry__0/CI
    New           SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114  9986.632 r  aes7_i/PID_CONTROLLER_0/U0/error_carry__0/CO[3]
                                       net (fo=1, routed)           0.000  9986.632    aes7_i/PID_CONTROLLER_0/U0/error_carry__0_n_0
    New           SLICE_X29Y8                                                       r  aes7_i/PID_CONTROLLER_0/U0/error_carry__1/CI
    New           SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114  9986.746 r  aes7_i/PID_CONTROLLER_0/U0/error_carry__1/CO[3]
                                       net (fo=1, routed)           0.000  9986.746    aes7_i/PID_CONTROLLER_0/U0/error_carry__1_n_0
    New           SLICE_X29Y9                                                       r  aes7_i/PID_CONTROLLER_0/U0/error_carry__2/CI
    New           SLICE_X29Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                                    0.235  9986.981 r  aes7_i/PID_CONTROLLER_0/U0/error_carry__2/O[0]
                                       net (fo=19, routed)          0.753  9987.734    aes7_i/PID_CONTROLLER_0/U0/A[12]
    Moved         DSP48_X1Y3                                                        r  aes7_i/PID_CONTROLLER_0/U0/term_p/A[23]
    Moved         DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_A[23]_P[10])
                                                                    4.016  9991.750 r  aes7_i/PID_CONTROLLER_0/U0/term_p/P[10]
                                       net (fo=3, routed)           1.460  9993.210    aes7_i/PID_CONTROLLER_0/U0/term_p[10]
    Placement     SLICE_X32Y2                                                       r  aes7_i/PID_CONTROLLER_0/U0/PID_OUT[8]_INST_0_i_5/I0
    Routing       SLICE_X32Y2          LUT4 (Prop_lut4_I0_O)        0.124  9993.334 r  aes7_i/PID_CONTROLLER_0/U0/PID_OUT[8]_INST_0_i_5/O
                                       net (fo=1, routed)           0.000  9993.334    aes7_i/PID_CONTROLLER_0/U0/PID_OUT[8]_INST_0_i_5_n_0
    Routing       SLICE_X32Y2                                                       r  aes7_i/PID_CONTROLLER_0/U0/PID_OUT[8]_INST_0/S[3]
    Routing       SLICE_X32Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                                    0.376  9993.710 r  aes7_i/PID_CONTROLLER_0/U0/PID_OUT[8]_INST_0/CO[3]
                                       net (fo=1, routed)           0.000  9993.710    aes7_i/PID_CONTROLLER_0/U0/PID_OUT[8]_INST_0_n_0
    Routing       SLICE_X32Y3                                                       r  aes7_i/PID_CONTROLLER_0/U0/PID_OUT[12]_INST_0/CI
    Placement     SLICE_X32Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                                    0.315  9994.025 f  aes7_i/PID_CONTROLLER_0/U0/PID_OUT[12]_INST_0/O[3]
                                       net (fo=7, routed)           0.815  9994.841    aes7_i/pwm_0/U0/cv[15]
    Placement     SLICE_X33Y5                                                       f  aes7_i/pwm_0/U0/en0_carry_i_38/I1
    Routing       SLICE_X33Y5          LUT2 (Prop_lut2_I1_O)        0.307  9995.147 r  aes7_i/pwm_0/U0/en0_carry_i_38/O
                                       net (fo=1, routed)           0.000  9995.147    aes7_i/pwm_0/U0/en0_carry_i_38_n_0
    Routing       SLICE_X33Y5                                                       r  aes7_i/pwm_0/U0/en0_carry_i_18/S[3]
    Routing       SLICE_X33Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                                    0.401  9995.549 r  aes7_i/pwm_0/U0/en0_carry_i_18/CO[3]
                                       net (fo=1, routed)           0.000  9995.549    aes7_i/pwm_0/U0/en0_carry_i_18_n_0
    Routing       SLICE_X33Y6                                                       r  aes7_i/pwm_0/U0/en0_carry_i_9/CI
    Placement     SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                                    0.228  9995.776 r  aes7_i/pwm_0/U0/en0_carry_i_9/CO[2]
                                       net (fo=31, routed)          1.027  9996.804    aes7_i/pwm_0/U0/en3
    Placement     SLICE_X34Y3                                                       r  aes7_i/pwm_0/U0/en0_carry_i_17/I1
    Placement     SLICE_X34Y3          LUT4 (Prop_lut4_I1_O)        0.339  9997.143 r  aes7_i/pwm_0/U0/en0_carry_i_17/O
                                       net (fo=1, routed)           0.589  9997.731    aes7_i/pwm_0/U0/en0_carry_i_17_n_0
    Placement     SLICE_X35Y5                                                       r  aes7_i/pwm_0/U0/en0_carry_i_7/I4
    Routing       SLICE_X35Y5          LUT5 (Prop_lut5_I4_O)        0.348  9998.079 r  aes7_i/pwm_0/U0/en0_carry_i_7/O
                                       net (fo=1, routed)           0.000  9998.079    aes7_i/pwm_0/U0/en0_carry_i_7_n_0
    Routing       SLICE_X35Y5                                                       r  aes7_i/pwm_0/U0/en0_carry/S[1]
    Routing       SLICE_X35Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.550  9998.629 r  aes7_i/pwm_0/U0/en0_carry/CO[3]
                                       net (fo=1, routed)           0.000  9998.629    aes7_i/pwm_0/U0/en0_carry_n_0
    Routing       SLICE_X35Y6                                                       r  aes7_i/pwm_0/U0/en0_carry__0/CI
    Routing       SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114  9998.743 r  aes7_i/pwm_0/U0/en0_carry__0/CO[3]
                                       net (fo=1, routed)           0.000  9998.743    aes7_i/pwm_0/U0/en0_carry__0_n_0
    Routing       SLICE_X35Y7                                                       r  aes7_i/pwm_0/U0/en0_carry__1/CI
    Placement     SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                                    0.250  9998.993 r  aes7_i/pwm_0/U0/en0_carry__1/CO[2]
                                       net (fo=3, routed)           0.654  9999.646    aes7_i/pwm_0/U0/en0
    Placement     SLICE_X36Y9                                                       r  aes7_i/pwm_0/U0/r_i_1/I2
    Routing       SLICE_X36Y9          LUT3 (Prop_lut3_I2_O)        0.307  9999.953 r  aes7_i/pwm_0/U0/r_i_1/O
                                       net (fo=1, routed)           0.000  9999.953    aes7_i/pwm_0/U0/r_i_1_n_0
    Routing       SLICE_X36Y9          FDRE                                         r  aes7_i/pwm_0/U0/r_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sys_clk_pin rise edge)
                                                                10000.000 10000.000 r  
                  K17                                               0.000 10000.000 r  pwmfreq (IN)
                                       net (fo=0)                   0.000 10000.000    pwmfreq
                  K17                                                               r  pwmfreq_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  pwmfreq_IBUF_inst/O
                                       net (fo=15, routed)          2.235 10003.656    aes7_i/pwm_0/U0/clk
                  SLICE_X36Y9          FDRE                                         r  aes7_i/pwm_0/U0/r_reg/C
                                       clock pessimism              0.000 10003.656    
                                       clock uncertainty           -0.302 10003.354    
                  SLICE_X36Y9          FDRE (Setup_fdre_C_D)        0.075 10003.430    aes7_i/pwm_0/U0/r_reg
  ---------------------------------------------------------------------------------
                                       required time                      10003.429    
                                       arrival time                       -9999.955    
  ---------------------------------------------------------------------------------
                                       slack                                  3.474    

Slack (MET) :             4.592ns  (required time - arrival time)
  Source:                 aes7_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes7_i/pwm_0/U0/en_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (sys_clk_pin rise@10000.000ns - clk_fpga_0 rise@9980.000ns)
  Data Path Delay:        15.959ns  (logic 9.142ns (57.283%)  route 6.817ns (42.717%))
  Logic Levels:           17  (CARRY4=11 DSP48E1=1 LUT2=2 LUT4=2 LUT5=1)
  Clock Path Skew:        0.837ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.872ns = ( 10003.872 - 10000.000 ) 
    Source Clock Delay      (SCD):    3.035ns = ( 9983.035 - 9980.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                 9980.000  9980.000 r  
                  PS7_X0Y0             PS7                          0.000  9980.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           1.207  9981.207    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y0                                                     r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101  9981.308 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=740, routed)         1.727  9983.034    aes7_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
                  SLICE_X4Y42          FDRE                                         r  aes7_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/C
  ---------------------------------------------------------------------------------    -------------------
    Placement     SLICE_X4Y42          FDRE (Prop_fdre_C_Q)         0.478  9983.512 r  aes7_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[31]/Q
                                       net (fo=5, routed)           2.173  9985.685    aes7_i/PID_CONTROLLER_0/U0/SP[0]
    New           SLICE_X29Y6                                                       r  aes7_i/PID_CONTROLLER_0/U0/error_carry_i_4/I0
    New           SLICE_X29Y6          LUT2 (Prop_lut2_I0_O)        0.301  9985.985 r  aes7_i/PID_CONTROLLER_0/U0/error_carry_i_4/O
                                       net (fo=1, routed)           0.000  9985.985    aes7_i/PID_CONTROLLER_0/U0/error_carry_i_4_n_0
    New           SLICE_X29Y6                                                       r  aes7_i/PID_CONTROLLER_0/U0/error_carry/S[0]
    New           SLICE_X29Y6          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                                    0.532  9986.518 r  aes7_i/PID_CONTROLLER_0/U0/error_carry/CO[3]
                                       net (fo=1, routed)           0.000  9986.518    aes7_i/PID_CONTROLLER_0/U0/error_carry_n_0
    New           SLICE_X29Y7                                                       r  aes7_i/PID_CONTROLLER_0/U0/error_carry__0/CI
    New           SLICE_X29Y7          CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114  9986.632 r  aes7_i/PID_CONTROLLER_0/U0/error_carry__0/CO[3]
                                       net (fo=1, routed)           0.000  9986.632    aes7_i/PID_CONTROLLER_0/U0/error_carry__0_n_0
    New           SLICE_X29Y8                                                       r  aes7_i/PID_CONTROLLER_0/U0/error_carry__1/CI
    New           SLICE_X29Y8          CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114  9986.746 r  aes7_i/PID_CONTROLLER_0/U0/error_carry__1/CO[3]
                                       net (fo=1, routed)           0.000  9986.746    aes7_i/PID_CONTROLLER_0/U0/error_carry__1_n_0
    New           SLICE_X29Y9                                                       r  aes7_i/PID_CONTROLLER_0/U0/error_carry__2/CI
    New           SLICE_X29Y9          CARRY4 (Prop_carry4_CI_O[0])
                                                                    0.235  9986.981 r  aes7_i/PID_CONTROLLER_0/U0/error_carry__2/O[0]
                                       net (fo=19, routed)          0.753  9987.734    aes7_i/PID_CONTROLLER_0/U0/A[12]
    Moved         DSP48_X1Y3                                                        r  aes7_i/PID_CONTROLLER_0/U0/term_p/A[23]
    Moved         DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_A[23]_P[10])
                                                                    4.016  9991.750 r  aes7_i/PID_CONTROLLER_0/U0/term_p/P[10]
                                       net (fo=3, routed)           1.460  9993.210    aes7_i/PID_CONTROLLER_0/U0/term_p[10]
    Placement     SLICE_X32Y2                                                       r  aes7_i/PID_CONTROLLER_0/U0/PID_OUT[8]_INST_0_i_5/I0
    Routing       SLICE_X32Y2          LUT4 (Prop_lut4_I0_O)        0.124  9993.334 r  aes7_i/PID_CONTROLLER_0/U0/PID_OUT[8]_INST_0_i_5/O
                                       net (fo=1, routed)           0.000  9993.334    aes7_i/PID_CONTROLLER_0/U0/PID_OUT[8]_INST_0_i_5_n_0
    Routing       SLICE_X32Y2                                                       r  aes7_i/PID_CONTROLLER_0/U0/PID_OUT[8]_INST_0/S[3]
    Routing       SLICE_X32Y2          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                                    0.376  9993.710 r  aes7_i/PID_CONTROLLER_0/U0/PID_OUT[8]_INST_0/CO[3]
                                       net (fo=1, routed)           0.000  9993.710    aes7_i/PID_CONTROLLER_0/U0/PID_OUT[8]_INST_0_n_0
    Routing       SLICE_X32Y3                                                       r  aes7_i/PID_CONTROLLER_0/U0/PID_OUT[12]_INST_0/CI
    Placement     SLICE_X32Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                                    0.315  9994.025 f  aes7_i/PID_CONTROLLER_0/U0/PID_OUT[12]_INST_0/O[3]
                                       net (fo=7, routed)           0.815  9994.841    aes7_i/pwm_0/U0/cv[15]
    Placement     SLICE_X33Y5                                                       f  aes7_i/pwm_0/U0/en0_carry_i_38/I1
    Routing       SLICE_X33Y5          LUT2 (Prop_lut2_I1_O)        0.307  9995.147 r  aes7_i/pwm_0/U0/en0_carry_i_38/O
                                       net (fo=1, routed)           0.000  9995.147    aes7_i/pwm_0/U0/en0_carry_i_38_n_0
    Routing       SLICE_X33Y5                                                       r  aes7_i/pwm_0/U0/en0_carry_i_18/S[3]
    Routing       SLICE_X33Y5          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                                    0.401  9995.549 r  aes7_i/pwm_0/U0/en0_carry_i_18/CO[3]
                                       net (fo=1, routed)           0.000  9995.549    aes7_i/pwm_0/U0/en0_carry_i_18_n_0
    Routing       SLICE_X33Y6                                                       r  aes7_i/pwm_0/U0/en0_carry_i_9/CI
    Placement     SLICE_X33Y6          CARRY4 (Prop_carry4_CI_CO[2])
                                                                    0.228  9995.776 r  aes7_i/pwm_0/U0/en0_carry_i_9/CO[2]
                                       net (fo=31, routed)          1.027  9996.804    aes7_i/pwm_0/U0/en3
    Placement     SLICE_X34Y3                                                       r  aes7_i/pwm_0/U0/en0_carry_i_17/I1
    Placement     SLICE_X34Y3          LUT4 (Prop_lut4_I1_O)        0.339  9997.143 r  aes7_i/pwm_0/U0/en0_carry_i_17/O
                                       net (fo=1, routed)           0.589  9997.731    aes7_i/pwm_0/U0/en0_carry_i_17_n_0
    Placement     SLICE_X35Y5                                                       r  aes7_i/pwm_0/U0/en0_carry_i_7/I4
    Routing       SLICE_X35Y5          LUT5 (Prop_lut5_I4_O)        0.348  9998.079 r  aes7_i/pwm_0/U0/en0_carry_i_7/O
                                       net (fo=1, routed)           0.000  9998.079    aes7_i/pwm_0/U0/en0_carry_i_7_n_0
    Routing       SLICE_X35Y5                                                       r  aes7_i/pwm_0/U0/en0_carry/S[1]
    Routing       SLICE_X35Y5          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                                    0.550  9998.629 r  aes7_i/pwm_0/U0/en0_carry/CO[3]
                                       net (fo=1, routed)           0.000  9998.629    aes7_i/pwm_0/U0/en0_carry_n_0
    Routing       SLICE_X35Y6                                                       r  aes7_i/pwm_0/U0/en0_carry__0/CI
    Routing       SLICE_X35Y6          CARRY4 (Prop_carry4_CI_CO[3])
                                                                    0.114  9998.743 r  aes7_i/pwm_0/U0/en0_carry__0/CO[3]
                                       net (fo=1, routed)           0.000  9998.743    aes7_i/pwm_0/U0/en0_carry__0_n_0
    Routing       SLICE_X35Y7                                                       r  aes7_i/pwm_0/U0/en0_carry__1/CI
    Placement     SLICE_X35Y7          CARRY4 (Prop_carry4_CI_CO[2])
                                                                    0.250  9998.993 r  aes7_i/pwm_0/U0/en0_carry__1/CO[2]
                                       net (fo=3, routed)           0.000  9998.993    aes7_i/pwm_0/U0/en0
    Placement     SLICE_X35Y7          FDRE                                         r  aes7_i/pwm_0/U0/en_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sys_clk_pin rise edge)
                                                                10000.000 10000.000 r  
                  K17                                               0.000 10000.000 r  pwmfreq (IN)
                                       net (fo=0)                   0.000 10000.000    pwmfreq
                  K17                                                               r  pwmfreq_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         1.421 10001.421 r  pwmfreq_IBUF_inst/O
                                       net (fo=15, routed)          2.451 10003.872    aes7_i/pwm_0/U0/clk
                  SLICE_X35Y7          FDRE                                         r  aes7_i/pwm_0/U0/en_reg/C
                                       clock pessimism              0.000 10003.872    
                                       clock uncertainty           -0.302 10003.570    
                  SLICE_X35Y7          FDRE (Setup_fdre_C_D)        0.017 10003.587    aes7_i/pwm_0/U0/en_reg
  ---------------------------------------------------------------------------------
                                       required time                      10003.587    
                                       arrival time                       -9998.995    
  ---------------------------------------------------------------------------------
                                       slack                                  4.592    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.174ns  (arrival time - required time)
  Source:                 aes7_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes7_i/pwm_0/U0/en_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.508ns  (logic 1.013ns (40.389%)  route 1.495ns (59.611%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        0.941ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.847ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.315     0.315    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y0                                                     r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=740, routed)         0.566     0.907    aes7_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
                  SLICE_X7Y45          FDRE                                         r  aes7_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X7Y45          FDRE (Prop_fdre_C_Q)         0.141     1.048 r  aes7_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/Q
                                       net (fo=2, routed)           0.959     2.007    aes7_i/PID_CONTROLLER_0/U0/KP_IN[6]
    Moved         DSP48_X1Y3                                                        r  aes7_i/PID_CONTROLLER_0/U0/term_p/B[6]
    Moved         DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_B[6]_P[20])
                                                                    0.571     2.578 r  aes7_i/PID_CONTROLLER_0/U0/term_p/P[20]
                                       net (fo=1, routed)           0.166     2.744    aes7_i/PID_CONTROLLER_0/U0/term_p[20]
    Placement     SLICE_X32Y5                                                       r  aes7_i/PID_CONTROLLER_0/U0/PID_OUT[20]_INST_0_i_1/I3
    Routing       SLICE_X32Y5          LUT4 (Prop_lut4_I3_O)        0.045     2.789 r  aes7_i/PID_CONTROLLER_0/U0/PID_OUT[20]_INST_0_i_1/O
                                       net (fo=1, routed)           0.000     2.789    aes7_i/PID_CONTROLLER_0/U0/PID_OUT[20]_INST_0_i_1_n_0
    Routing       SLICE_X32Y5                                                       r  aes7_i/PID_CONTROLLER_0/U0/PID_OUT[20]_INST_0/S[0]
    Placement     SLICE_X32Y5          CARRY4 (Prop_carry4_S[0]_O[0])
                                                                    0.070     2.859 f  aes7_i/PID_CONTROLLER_0/U0/PID_OUT[20]_INST_0/O[0]
                                       net (fo=4, routed)           0.369     3.229    aes7_i/pwm_0/U0/cv[20]
    Placement     SLICE_X35Y7                                                       f  aes7_i/pwm_0/U0/en0_carry__1_i_3/I0
    Routing       SLICE_X35Y7          LUT3 (Prop_lut3_I0_O)        0.105     3.334 r  aes7_i/pwm_0/U0/en0_carry__1_i_3/O
                                       net (fo=1, routed)           0.000     3.334    aes7_i/pwm_0/U0/en0_carry__1_i_3_n_0
    Routing       SLICE_X35Y7                                                       r  aes7_i/pwm_0/U0/en0_carry__1/S[2]
    Placement     SLICE_X35Y7          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                                    0.081     3.415 r  aes7_i/pwm_0/U0/en0_carry__1/CO[2]
                                       net (fo=3, routed)           0.000     3.415    aes7_i/pwm_0/U0/en0
    Placement     SLICE_X35Y7          FDRE                                         r  aes7_i/pwm_0/U0/en_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  pwmfreq (IN)
                                       net (fo=0)                   0.000     0.000    pwmfreq
                  K17                                                               r  pwmfreq_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pwmfreq_IBUF_inst/O
                                       net (fo=15, routed)          1.400     1.847    aes7_i/pwm_0/U0/clk
                  SLICE_X35Y7          FDRE                                         r  aes7_i/pwm_0/U0/en_reg/C
                                       clock pessimism              0.000     1.847    
                                       clock uncertainty            0.302     2.149    
                  SLICE_X35Y7          FDRE (Hold_fdre_C_D)         0.091     2.240    aes7_i/pwm_0/U0/en_reg
  ---------------------------------------------------------------------------------
                                       required time                         -2.240    
                                       arrival time                           3.415    
  ---------------------------------------------------------------------------------
                                       slack                                  1.174    

Slack (MET) :             1.668ns  (arrival time - required time)
  Source:                 aes7_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes7_i/pwm_0/U0/r_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.881ns  (logic 1.120ns (38.870%)  route 1.761ns (61.130%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        0.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.710ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.315     0.315    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y0                                                     r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=740, routed)         0.566     0.907    aes7_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
                  SLICE_X7Y45          FDRE                                         r  aes7_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X7Y45          FDRE (Prop_fdre_C_Q)         0.141     1.048 r  aes7_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/Q
                                       net (fo=2, routed)           0.959     2.007    aes7_i/PID_CONTROLLER_0/U0/KP_IN[6]
    Moved         DSP48_X1Y3                                                        r  aes7_i/PID_CONTROLLER_0/U0/term_p/B[6]
    Moved         DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_B[6]_P[20])
                                                                    0.571     2.578 r  aes7_i/PID_CONTROLLER_0/U0/term_p/P[20]
                                       net (fo=1, routed)           0.166     2.744    aes7_i/PID_CONTROLLER_0/U0/term_p[20]
    Placement     SLICE_X32Y5                                                       r  aes7_i/PID_CONTROLLER_0/U0/PID_OUT[20]_INST_0_i_1/I3
    Routing       SLICE_X32Y5          LUT4 (Prop_lut4_I3_O)        0.045     2.789 r  aes7_i/PID_CONTROLLER_0/U0/PID_OUT[20]_INST_0_i_1/O
                                       net (fo=1, routed)           0.000     2.789    aes7_i/PID_CONTROLLER_0/U0/PID_OUT[20]_INST_0_i_1_n_0
    Routing       SLICE_X32Y5                                                       r  aes7_i/PID_CONTROLLER_0/U0/PID_OUT[20]_INST_0/S[0]
    Placement     SLICE_X32Y5          CARRY4 (Prop_carry4_S[0]_O[0])
                                                                    0.070     2.859 f  aes7_i/PID_CONTROLLER_0/U0/PID_OUT[20]_INST_0/O[0]
                                       net (fo=4, routed)           0.229     3.088    aes7_i/pwm_0/U0/cv[20]
    Placement     SLICE_X35Y4                                                       f  aes7_i/pwm_0/U0/dir_i_6/I0
    Routing       SLICE_X35Y4          LUT1 (Prop_lut1_I0_O)        0.105     3.193 r  aes7_i/pwm_0/U0/dir_i_6/O
                                       net (fo=1, routed)           0.000     3.193    aes7_i/pwm_0/U0/p_0_in[20]
    Routing       SLICE_X35Y4                                                       r  aes7_i/pwm_0/U0/dir_reg_i_2/S[2]
    Placement     SLICE_X35Y4          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                                    0.081     3.274 r  aes7_i/pwm_0/U0/dir_reg_i_2/CO[2]
                                       net (fo=2, routed)           0.407     3.681    aes7_i/pwm_0/U0/r0
    Placement     SLICE_X36Y9                                                       r  aes7_i/pwm_0/U0/r_i_1/I1
    Routing       SLICE_X36Y9          LUT3 (Prop_lut3_I1_O)        0.107     3.788 r  aes7_i/pwm_0/U0/r_i_1/O
                                       net (fo=1, routed)           0.000     3.788    aes7_i/pwm_0/U0/r_i_1_n_0
    Routing       SLICE_X36Y9          FDRE                                         r  aes7_i/pwm_0/U0/r_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  pwmfreq (IN)
                                       net (fo=0)                   0.000     0.000    pwmfreq
                  K17                                                               r  pwmfreq_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pwmfreq_IBUF_inst/O
                                       net (fo=15, routed)          1.263     1.710    aes7_i/pwm_0/U0/clk
                  SLICE_X36Y9          FDRE                                         r  aes7_i/pwm_0/U0/r_reg/C
                                       clock pessimism              0.000     1.710    
                                       clock uncertainty            0.302     2.013    
                  SLICE_X36Y9          FDRE (Hold_fdre_C_D)         0.107     2.120    aes7_i/pwm_0/U0/r_reg
  ---------------------------------------------------------------------------------
                                       required time                         -2.120    
                                       arrival time                           3.788    
  ---------------------------------------------------------------------------------
                                       slack                                  1.668    

Slack (MET) :             1.687ns  (arrival time - required time)
  Source:                 aes7_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            aes7_i/pwm_0/U0/l_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5000.000ns period=10000.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.884ns  (logic 1.123ns (38.933%)  route 1.761ns (61.067%))
  Logic Levels:           6  (CARRY4=2 DSP48E1=1 LUT1=1 LUT3=1 LUT4=1)
  Clock Path Skew:        0.804ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.710ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.302ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.600ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Pin Reuse     Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  ---------------------------------------------------------------------------------    -------------------
                                       (clock clk_fpga_0 rise edge)
                                                                    0.000     0.000 r  
                  PS7_X0Y0             PS7                          0.000     0.000 r  aes7_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                                       net (fo=1, routed)           0.315     0.315    aes7_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
                  BUFGCTRL_X0Y0                                                     r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
                  BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  aes7_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                                       net (fo=740, routed)         0.566     0.907    aes7_i/axi_gpio_0/U0/gpio_core_1/s_axi_aclk
                  SLICE_X7Y45          FDRE                                         r  aes7_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/C
  ---------------------------------------------------------------------------------    -------------------
    Routing       SLICE_X7Y45          FDRE (Prop_fdre_C_Q)         0.141     1.048 r  aes7_i/axi_gpio_0/U0/gpio_core_1/Not_Dual.gpio_Data_Out_reg[12]/Q
                                       net (fo=2, routed)           0.959     2.007    aes7_i/PID_CONTROLLER_0/U0/KP_IN[6]
    Moved         DSP48_X1Y3                                                        r  aes7_i/PID_CONTROLLER_0/U0/term_p/B[6]
    Moved         DSP48_X1Y3           DSP48E1 (Prop_dsp48e1_B[6]_P[20])
                                                                    0.571     2.578 r  aes7_i/PID_CONTROLLER_0/U0/term_p/P[20]
                                       net (fo=1, routed)           0.166     2.744    aes7_i/PID_CONTROLLER_0/U0/term_p[20]
    Placement     SLICE_X32Y5                                                       r  aes7_i/PID_CONTROLLER_0/U0/PID_OUT[20]_INST_0_i_1/I3
    Routing       SLICE_X32Y5          LUT4 (Prop_lut4_I3_O)        0.045     2.789 r  aes7_i/PID_CONTROLLER_0/U0/PID_OUT[20]_INST_0_i_1/O
                                       net (fo=1, routed)           0.000     2.789    aes7_i/PID_CONTROLLER_0/U0/PID_OUT[20]_INST_0_i_1_n_0
    Routing       SLICE_X32Y5                                                       r  aes7_i/PID_CONTROLLER_0/U0/PID_OUT[20]_INST_0/S[0]
    Placement     SLICE_X32Y5          CARRY4 (Prop_carry4_S[0]_O[0])
                                                                    0.070     2.859 f  aes7_i/PID_CONTROLLER_0/U0/PID_OUT[20]_INST_0/O[0]
                                       net (fo=4, routed)           0.229     3.088    aes7_i/pwm_0/U0/cv[20]
    Placement     SLICE_X35Y4                                                       f  aes7_i/pwm_0/U0/dir_i_6/I0
    Routing       SLICE_X35Y4          LUT1 (Prop_lut1_I0_O)        0.105     3.193 r  aes7_i/pwm_0/U0/dir_i_6/O
                                       net (fo=1, routed)           0.000     3.193    aes7_i/pwm_0/U0/p_0_in[20]
    Routing       SLICE_X35Y4                                                       r  aes7_i/pwm_0/U0/dir_reg_i_2/S[2]
    Placement     SLICE_X35Y4          CARRY4 (Prop_carry4_S[2]_CO[2])
                                                                    0.081     3.274 f  aes7_i/pwm_0/U0/dir_reg_i_2/CO[2]
                                       net (fo=2, routed)           0.407     3.681    aes7_i/pwm_0/U0/r0
    Placement     SLICE_X36Y9                                                       f  aes7_i/pwm_0/U0/l_i_1/I1
    Routing       SLICE_X36Y9          LUT3 (Prop_lut3_I1_O)        0.110     3.791 r  aes7_i/pwm_0/U0/l_i_1/O
                                       net (fo=1, routed)           0.000     3.791    aes7_i/pwm_0/U0/l_i_1_n_0
    Routing       SLICE_X36Y9          FDRE                                         r  aes7_i/pwm_0/U0/l_reg/D
  ---------------------------------------------------------------------------------    -------------------

                                       (clock sys_clk_pin rise edge)
                                                                    0.000     0.000 r  
                  K17                                               0.000     0.000 r  pwmfreq (IN)
                                       net (fo=0)                   0.000     0.000    pwmfreq
                  K17                                                               r  pwmfreq_IBUF_inst/I
                  K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  pwmfreq_IBUF_inst/O
                                       net (fo=15, routed)          1.263     1.710    aes7_i/pwm_0/U0/clk
                  SLICE_X36Y9          FDRE                                         r  aes7_i/pwm_0/U0/l_reg/C
                                       clock pessimism              0.000     1.710    
                                       clock uncertainty            0.302     2.013    
                  SLICE_X36Y9          FDRE (Hold_fdre_C_D)         0.091     2.104    aes7_i/pwm_0/U0/l_reg
  ---------------------------------------------------------------------------------
                                       required time                         -2.104    
                                       arrival time                           3.791    
  ---------------------------------------------------------------------------------
                                       slack                                  1.687    





