TimeQuest Timing Analyzer report for Relogio
Fri May  5 18:04:00 2017
Quartus II 32-bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow Model Fmax Summary
  6. Slow Model Setup Summary
  7. Slow Model Hold Summary
  8. Slow Model Recovery Summary
  9. Slow Model Removal Summary
 10. Slow Model Minimum Pulse Width Summary
 11. Slow Model Setup: 'CLOCK_50'
 12. Slow Model Setup: 'Divisor50Clk:divisor_clk|clk_temp'
 13. Slow Model Hold: 'CLOCK_50'
 14. Slow Model Hold: 'Divisor50Clk:divisor_clk|clk_temp'
 15. Slow Model Minimum Pulse Width: 'CLOCK_50'
 16. Slow Model Minimum Pulse Width: 'Divisor50Clk:divisor_clk|clk_temp'
 17. Setup Times
 18. Hold Times
 19. Clock to Output Times
 20. Minimum Clock to Output Times
 21. Fast Model Setup Summary
 22. Fast Model Hold Summary
 23. Fast Model Recovery Summary
 24. Fast Model Removal Summary
 25. Fast Model Minimum Pulse Width Summary
 26. Fast Model Setup: 'CLOCK_50'
 27. Fast Model Setup: 'Divisor50Clk:divisor_clk|clk_temp'
 28. Fast Model Hold: 'CLOCK_50'
 29. Fast Model Hold: 'Divisor50Clk:divisor_clk|clk_temp'
 30. Fast Model Minimum Pulse Width: 'CLOCK_50'
 31. Fast Model Minimum Pulse Width: 'Divisor50Clk:divisor_clk|clk_temp'
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Multicorner Timing Analysis Summary
 37. Setup Times
 38. Hold Times
 39. Clock to Output Times
 40. Minimum Clock to Output Times
 41. Setup Transfers
 42. Hold Transfers
 43. Report TCCS
 44. Report RSKM
 45. Unconstrained Paths
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; Relogio                                                           ;
; Device Family      ; Cyclone II                                                        ;
; Device Name        ; EP2C20F484C7                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Unavailable                                                       ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                               ;
+-----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------+
; Clock Name                        ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                               ;
+-----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------+
; CLOCK_50                          ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { CLOCK_50 }                          ;
; Divisor50Clk:divisor_clk|clk_temp ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Divisor50Clk:divisor_clk|clk_temp } ;
+-----------------------------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Slow Model Fmax Summary                                                                                                  ;
+------------+-----------------+-----------------------------------+-------------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                        ; Note                                                  ;
+------------+-----------------+-----------------------------------+-------------------------------------------------------+
; 228.36 MHz ; 228.36 MHz      ; CLOCK_50                          ;                                                       ;
; 472.14 MHz ; 450.05 MHz      ; Divisor50Clk:divisor_clk|clk_temp ; limit due to high minimum pulse width violation (tch) ;
+------------+-----------------+-----------------------------------+-------------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------+
; Slow Model Setup Summary                                   ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; CLOCK_50                          ; -3.379 ; -57.886       ;
; Divisor50Clk:divisor_clk|clk_temp ; -1.118 ; -32.330       ;
+-----------------------------------+--------+---------------+


+------------------------------------------------------------+
; Slow Model Hold Summary                                    ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; CLOCK_50                          ; -2.692 ; -2.692        ;
; Divisor50Clk:divisor_clk|clk_temp ; 0.445  ; 0.000         ;
+-----------------------------------+--------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------------------+
; Slow Model Minimum Pulse Width Summary                     ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; CLOCK_50                          ; -1.631 ; -33.403       ;
; Divisor50Clk:divisor_clk|clk_temp ; -0.611 ; -67.210       ;
+-----------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'CLOCK_50'                                                                                                                           ;
+--------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.379 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 4.416      ;
; -3.346 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 4.383      ;
; -3.332 ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 4.371      ;
; -3.330 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 4.366      ;
; -3.297 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 4.333      ;
; -3.283 ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.321      ;
; -3.266 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 4.303      ;
; -3.217 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 4.253      ;
; -3.157 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 4.194      ;
; -3.108 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 4.144      ;
; -3.081 ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 4.118      ;
; -3.081 ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 4.118      ;
; -3.064 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 4.100      ;
; -3.059 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 4.096      ;
; -3.033 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 4.069      ;
; -3.031 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 4.067      ;
; -3.026 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 4.063      ;
; -3.025 ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.063      ;
; -3.024 ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.062      ;
; -3.017 ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.055      ;
; -3.012 ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 4.049      ;
; -3.012 ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 4.051      ;
; -3.000 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 4.036      ;
; -2.991 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 4.028      ;
; -2.987 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 4.024      ;
; -2.986 ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 4.024      ;
; -2.963 ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.999      ;
; -2.954 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 3.991      ;
; -2.951 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.987      ;
; -2.949 ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 3.986      ;
; -2.940 ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 3.979      ;
; -2.935 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.973      ;
; -2.934 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.972      ;
; -2.932 ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 3.969      ;
; -2.932 ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 3.969      ;
; -2.928 ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 3.965      ;
; -2.920 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.956      ;
; -2.901 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.939      ;
; -2.900 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.938      ;
; -2.893 ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.931      ;
; -2.892 ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.930      ;
; -2.881 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.917      ;
; -2.876 ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.914      ;
; -2.875 ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.913      ;
; -2.874 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 3.911      ;
; -2.872 ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 3.909      ;
; -2.872 ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 3.909      ;
; -2.859 ; Divisor50Clk:divisor_clk|Count[9]  ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 3.896      ;
; -2.859 ; Divisor50Clk:divisor_clk|Count[9]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 3.896      ;
; -2.848 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.884      ;
; -2.847 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 3.884      ;
; -2.842 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.878      ;
; -2.839 ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.875      ;
; -2.834 ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.872      ;
; -2.822 ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|clk_temp  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.858      ;
; -2.819 ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.855      ;
; -2.819 ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.855      ;
; -2.817 ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.853      ;
; -2.816 ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.854      ;
; -2.815 ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.853      ;
; -2.814 ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.850      ;
; -2.811 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.847      ;
; -2.803 ; Divisor50Clk:divisor_clk|Count[9]  ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.841      ;
; -2.802 ; Divisor50Clk:divisor_clk|Count[9]  ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.840      ;
; -2.796 ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 3.833      ;
; -2.791 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.829      ;
; -2.790 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.828      ;
; -2.779 ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 3.816      ;
; -2.768 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.804      ;
; -2.765 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 3.802      ;
; -2.732 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|clk_temp  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.768      ;
; -2.729 ; Divisor50Clk:divisor_clk|Count[11] ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 3.766      ;
; -2.729 ; Divisor50Clk:divisor_clk|Count[11] ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 3.766      ;
; -2.724 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.760      ;
; -2.719 ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 3.756      ;
; -2.716 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.752      ;
; -2.706 ; Divisor50Clk:divisor_clk|Count[9]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 3.743      ;
; -2.700 ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.736      ;
; -2.698 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|clk_temp  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.734      ;
; -2.698 ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.734      ;
; -2.697 ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.733      ;
; -2.696 ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[6]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.732      ;
; -2.690 ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|clk_temp  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.726      ;
; -2.690 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.726      ;
; -2.687 ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.723      ;
; -2.685 ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.721      ;
; -2.683 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.719      ;
; -2.682 ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.718      ;
; -2.679 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 3.716      ;
; -2.679 ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.715      ;
; -2.673 ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|clk_temp  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.709      ;
; -2.673 ; Divisor50Clk:divisor_clk|Count[11] ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.711      ;
; -2.672 ; Divisor50Clk:divisor_clk|Count[11] ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.710      ;
; -2.670 ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.706      ;
; -2.670 ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.706      ;
; -2.669 ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 3.707      ;
; -2.668 ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.704      ;
; -2.665 ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.701      ;
; -2.659 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 3.695      ;
; -2.646 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.001     ; 3.683      ;
+--------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'Divisor50Clk:divisor_clk|clk_temp'                                                                                                                                       ;
+--------+---------------------------------+---------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack  ; From Node                       ; To Node                         ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------+---------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; -1.118 ; ContadorMod10:unidade_hora|Q[1] ; ContadorMod10:unidade_hora|Q[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 2.156      ;
; -1.086 ; ContadorMod10:unidade_hora|Q[0] ; ContadorMod10:unidade_hora|Q[2] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 2.124      ;
; -1.073 ; ContadorMod10:unidade_hora|Q[0] ; ContadorMod10:unidade_hora|Q[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 2.111      ;
; -1.057 ; ContadorMod10:unidade_hora|Q[0] ; ContadorMod10:unidade_hora|Q[1] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 2.095      ;
; -1.047 ; ContadorMod10:dezena_hora|Q[0]  ; cont_enable[5]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.001     ; 2.084      ;
; -1.018 ; ContadorMod10:unidade_hora|Q[1] ; ContadorMod10:unidade_hora|Q[1] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 2.056      ;
; -0.978 ; ContadorMod10:dezena_hora|Q[3]  ; cont_enable[5]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.001     ; 2.015      ;
; -0.965 ; ContadorMod10:dezena_hora|Q[0]  ; ContadorMod10:dezena_hora|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 2.003      ;
; -0.965 ; ContadorMod10:dezena_hora|Q[0]  ; ContadorMod10:dezena_hora|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 2.003      ;
; -0.928 ; ContadorMod10:unidade_min|Q[3]  ; ContadorMod10:unidade_min|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.966      ;
; -0.926 ; ContadorMod10:unidade_min|Q[3]  ; ContadorMod10:unidade_min|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.964      ;
; -0.924 ; ContadorMod10:unidade_min|Q[3]  ; ContadorMod10:unidade_min|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.962      ;
; -0.918 ; ContadorMod10:dezena_min|Q[0]   ; ContadorMod10:dezena_min|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.956      ;
; -0.917 ; ContadorMod10:dezena_min|Q[0]   ; ContadorMod10:dezena_min|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.955      ;
; -0.916 ; ContadorMod10:unidade_seg|Q[3]  ; ContadorMod10:unidade_seg|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.954      ;
; -0.914 ; ContadorMod10:dezena_min|Q[0]   ; ContadorMod10:dezena_min|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.952      ;
; -0.913 ; ContadorMod10:dezena_seg|Q[3]   ; ContadorMod10:dezena_seg|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.951      ;
; -0.909 ; ContadorMod10:unidade_seg|Q[2]  ; ContadorMod10:unidade_seg|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.947      ;
; -0.908 ; ContadorMod10:dezena_hora|Q[1]  ; ContadorMod10:dezena_hora|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.946      ;
; -0.898 ; ContadorMod10:dezena_hora|Q[0]  ; ContadorMod10:dezena_hora|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.936      ;
; -0.895 ; ContadorMod10:dezena_hora|Q[2]  ; cont_enable[5]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.001     ; 1.932      ;
; -0.892 ; ContadorMod10:dezena_min|Q[1]   ; ContadorMod10:dezena_min|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.930      ;
; -0.891 ; ContadorMod10:unidade_hora|Q[1] ; ContadorMod10:unidade_hora|Q[2] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.929      ;
; -0.886 ; ContadorMod10:unidade_seg|Q[2]  ; ContadorMod10:unidade_seg|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.924      ;
; -0.885 ; ContadorMod10:dezena_hora|Q[1]  ; ContadorMod10:dezena_hora|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.923      ;
; -0.875 ; ContadorMod10:unidade_hora|Q[3] ; ContadorMod10:unidade_hora|Q[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.913      ;
; -0.874 ; ContadorMod10:unidade_hora|Q[0] ; cont_enable[5]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.912      ;
; -0.866 ; ContadorMod10:dezena_seg|Q[2]   ; ContadorMod10:dezena_seg|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.904      ;
; -0.865 ; ContadorMod10:dezena_seg|Q[2]   ; ContadorMod10:dezena_seg|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.903      ;
; -0.863 ; ContadorMod10:unidade_hora|Q[3] ; ContadorMod10:unidade_hora|Q[1] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.901      ;
; -0.850 ; ContadorMod10:dezena_min|Q[1]   ; ContadorMod10:dezena_min|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.888      ;
; -0.847 ; ContadorMod10:dezena_min|Q[1]   ; ContadorMod10:dezena_min|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.885      ;
; -0.832 ; ContadorMod10:unidade_min|Q[2]  ; ContadorMod10:unidade_min|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.870      ;
; -0.830 ; ContadorMod10:unidade_min|Q[2]  ; ContadorMod10:unidade_min|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.868      ;
; -0.828 ; ContadorMod10:unidade_min|Q[2]  ; ContadorMod10:unidade_min|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.866      ;
; -0.818 ; ContadorMod10:dezena_hora|Q[1]  ; ContadorMod10:dezena_hora|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.856      ;
; -0.800 ; load_enable[3]                  ; ContadorMod10:dezena_min|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.006     ; 1.832      ;
; -0.799 ; ContadorMod10:dezena_min|Q[0]   ; cont_enable[4]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.007      ; 1.844      ;
; -0.799 ; ContadorMod10:unidade_hora|Q[0] ; display2_out[0]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.007     ; 1.830      ;
; -0.786 ; load_enable[3]                  ; ContadorMod10:dezena_min|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.006     ; 1.818      ;
; -0.776 ; ContadorMod10:dezena_seg|Q[3]   ; ContadorMod10:dezena_seg|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.814      ;
; -0.773 ; ContadorMod10:dezena_seg|Q[3]   ; ContadorMod10:dezena_seg|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.811      ;
; -0.772 ; ContadorMod10:dezena_hora|Q[1]  ; cont_enable[5]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.001     ; 1.809      ;
; -0.764 ; ContadorMod10:dezena_hora|Q[2]  ; ContadorMod10:dezena_hora|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.802      ;
; -0.764 ; ContadorMod10:dezena_hora|Q[2]  ; ContadorMod10:dezena_hora|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.802      ;
; -0.743 ; ContadorMod10:unidade_hora|Q[2] ; ContadorMod10:unidade_hora|Q[2] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.781      ;
; -0.729 ; ContadorMod10:unidade_hora|Q[2] ; ContadorMod10:unidade_hora|Q[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.767      ;
; -0.728 ; ContadorMod10:dezena_seg|Q[2]   ; ContadorMod10:dezena_seg|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.766      ;
; -0.720 ; ContadorMod10:unidade_min|Q[1]  ; ContadorMod10:unidade_min|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.758      ;
; -0.718 ; load_enable[4]                  ; ContadorMod10:unidade_hora|Q[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.008     ; 1.748      ;
; -0.717 ; ContadorMod10:unidade_hora|Q[2] ; ContadorMod10:unidade_hora|Q[1] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.755      ;
; -0.716 ; load_enable[4]                  ; ContadorMod10:unidade_hora|Q[2] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.008     ; 1.746      ;
; -0.715 ; load_enable[4]                  ; ContadorMod10:unidade_hora|Q[0] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.008     ; 1.745      ;
; -0.707 ; ContadorMod10:unidade_seg|Q[1]  ; ContadorMod10:unidade_seg|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.745      ;
; -0.702 ; ContadorMod10:unidade_min|Q[0]  ; ContadorMod10:unidade_min|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.740      ;
; -0.701 ; ContadorMod10:unidade_min|Q[3]  ; display0_out[3]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.007     ; 1.732      ;
; -0.701 ; ContadorMod10:unidade_min|Q[3]  ; display2_out[3]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.007     ; 1.732      ;
; -0.700 ; ContadorMod10:unidade_min|Q[0]  ; ContadorMod10:unidade_min|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.738      ;
; -0.698 ; ContadorMod10:unidade_min|Q[1]  ; cont_enable[3]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.006     ; 1.730      ;
; -0.698 ; ContadorMod10:unidade_min|Q[0]  ; ContadorMod10:unidade_min|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.736      ;
; -0.697 ; ContadorMod10:dezena_hora|Q[2]  ; ContadorMod10:dezena_hora|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.735      ;
; -0.697 ; ContadorMod10:unidade_hora|Q[3] ; ContadorMod10:unidade_hora|Q[2] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.735      ;
; -0.693 ; ContadorMod10:unidade_min|Q[0]  ; cont_enable[3]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.006     ; 1.725      ;
; -0.691 ; ContadorMod10:dezena_min|Q[3]   ; ContadorMod10:dezena_min|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.729      ;
; -0.690 ; ContadorMod10:dezena_min|Q[3]   ; ContadorMod10:dezena_min|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.728      ;
; -0.689 ; load_enable[4]                  ; ContadorMod10:unidade_hora|Q[1] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.008     ; 1.719      ;
; -0.687 ; ContadorMod10:unidade_min|Q[1]  ; display2_out[1]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.007     ; 1.718      ;
; -0.687 ; ContadorMod10:dezena_min|Q[3]   ; ContadorMod10:dezena_min|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.725      ;
; -0.680 ; ContadorMod10:dezena_seg|Q[1]   ; ContadorMod10:dezena_seg|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.718      ;
; -0.680 ; ContadorMod10:dezena_seg|Q[1]   ; ContadorMod10:dezena_seg|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.718      ;
; -0.679 ; ContadorMod10:unidade_seg|Q[1]  ; ContadorMod10:unidade_seg|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.717      ;
; -0.676 ; ContadorMod10:dezena_min|Q[1]   ; cont_enable[4]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.007      ; 1.721      ;
; -0.659 ; ContadorMod10:unidade_hora|Q[1] ; display2_out[1]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.008     ; 1.689      ;
; -0.654 ; ContadorMod10:unidade_hora|Q[2] ; cont_enable[5]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.692      ;
; -0.651 ; ContadorMod10:unidade_seg|Q[2]  ; ContadorMod10:unidade_seg|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.689      ;
; -0.627 ; ContadorMod10:unidade_hora|Q[3] ; display2_out[3]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.008     ; 1.657      ;
; -0.598 ; ContadorMod10:unidade_hora|Q[2] ; display2_out[2]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.007     ; 1.629      ;
; -0.596 ; ContadorMod10:dezena_hora|Q[3]  ; ContadorMod10:dezena_hora|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.634      ;
; -0.596 ; ContadorMod10:dezena_hora|Q[3]  ; ContadorMod10:dezena_hora|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.634      ;
; -0.591 ; ContadorMod10:dezena_min|Q[2]   ; cont_enable[4]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.007      ; 1.636      ;
; -0.585 ; ContadorMod10:unidade_hora|Q[1] ; cont_enable[5]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.623      ;
; -0.570 ; ContadorMod10:unidade_seg|Q[3]  ; display0_out[3]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.006     ; 1.602      ;
; -0.569 ; ContadorMod10:unidade_min|Q[3]  ; cont_enable[3]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.006     ; 1.601      ;
; -0.568 ; ContadorMod10:unidade_seg|Q[2]  ; display0_out[2]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.005     ; 1.601      ;
; -0.563 ; ContadorMod10:dezena_min|Q[2]   ; ContadorMod10:dezena_min|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.601      ;
; -0.563 ; ContadorMod10:unidade_seg|Q[0]  ; ContadorMod10:unidade_seg|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.601      ;
; -0.562 ; cont_enable[5]                  ; ContadorMod10:dezena_hora|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.001      ; 1.601      ;
; -0.562 ; cont_enable[5]                  ; ContadorMod10:dezena_hora|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.001      ; 1.601      ;
; -0.562 ; cont_enable[5]                  ; ContadorMod10:dezena_hora|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.001      ; 1.601      ;
; -0.562 ; cont_enable[5]                  ; ContadorMod10:dezena_hora|Q[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.001      ; 1.601      ;
; -0.562 ; ContadorMod10:dezena_min|Q[2]   ; ContadorMod10:dezena_min|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.600      ;
; -0.559 ; ContadorMod10:dezena_min|Q[2]   ; ContadorMod10:dezena_min|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.597      ;
; -0.550 ; ContadorMod10:unidade_min|Q[1]  ; ContadorMod10:unidade_min|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.588      ;
; -0.548 ; cont_enable[2]                  ; ContadorMod10:unidade_min|Q[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.586      ;
; -0.548 ; cont_enable[2]                  ; ContadorMod10:unidade_min|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.586      ;
; -0.548 ; cont_enable[2]                  ; ContadorMod10:unidade_min|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.586      ;
; -0.548 ; cont_enable[2]                  ; ContadorMod10:unidade_min|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.586      ;
; -0.546 ; ContadorMod10:unidade_min|Q[1]  ; ContadorMod10:unidade_min|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.584      ;
; -0.543 ; ContadorMod10:unidade_min|Q[1]  ; display0_out[1]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.581      ;
; -0.543 ; ContadorMod10:unidade_seg|Q[1]  ; ContadorMod10:unidade_seg|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 1.581      ;
+--------+---------------------------------+---------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'CLOCK_50'                                                                                                                                                 ;
+--------+------------------------------------+------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; -2.692 ; Divisor50Clk:divisor_clk|clk_temp  ; Divisor50Clk:divisor_clk|clk_temp  ; Divisor50Clk:divisor_clk|clk_temp ; CLOCK_50    ; 0.000        ; 2.860      ; 0.731      ;
; -2.192 ; Divisor50Clk:divisor_clk|clk_temp  ; Divisor50Clk:divisor_clk|clk_temp  ; Divisor50Clk:divisor_clk|clk_temp ; CLOCK_50    ; -0.500       ; 2.860      ; 0.731      ;
; 0.972  ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[5]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.258      ;
; 0.972  ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[7]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.258      ;
; 0.972  ; Divisor50Clk:divisor_clk|Count[23] ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.258      ;
; 0.980  ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[3]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.266      ;
; 0.980  ; Divisor50Clk:divisor_clk|Count[9]  ; Divisor50Clk:divisor_clk|Count[9]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.266      ;
; 0.980  ; Divisor50Clk:divisor_clk|Count[10] ; Divisor50Clk:divisor_clk|Count[10] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.266      ;
; 1.011  ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[8]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.297      ;
; 1.012  ; Divisor50Clk:divisor_clk|Count[15] ; Divisor50Clk:divisor_clk|Count[15] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.298      ;
; 1.012  ; Divisor50Clk:divisor_clk|Count[17] ; Divisor50Clk:divisor_clk|Count[17] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.298      ;
; 1.015  ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[1]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.301      ;
; 1.015  ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[2]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.301      ;
; 1.015  ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[4]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.301      ;
; 1.251  ; Divisor50Clk:divisor_clk|Count[24] ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.537      ;
; 1.401  ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[1]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.687      ;
; 1.404  ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[8]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.690      ;
; 1.412  ; Divisor50Clk:divisor_clk|Count[9]  ; Divisor50Clk:divisor_clk|Count[10] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.698      ;
; 1.444  ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[9]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.730      ;
; 1.446  ; Divisor50Clk:divisor_clk|Count[21] ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.732      ;
; 1.448  ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[5]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.734      ;
; 1.448  ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[3]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.734      ;
; 1.448  ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[2]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.734      ;
; 1.481  ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[2]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.767      ;
; 1.484  ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[7]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.770      ;
; 1.484  ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[9]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.770      ;
; 1.490  ; Divisor50Clk:divisor_clk|Count[21] ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.776      ;
; 1.513  ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[4]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.799      ;
; 1.524  ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[10] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.810      ;
; 1.525  ; Divisor50Clk:divisor_clk|Count[15] ; Divisor50Clk:divisor_clk|Count[17] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.811      ;
; 1.528  ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[3]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.814      ;
; 1.561  ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[3]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.847      ;
; 1.564  ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[8]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.850      ;
; 1.564  ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[10] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.850      ;
; 1.570  ; Divisor50Clk:divisor_clk|Count[20] ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.856      ;
; 1.593  ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[5]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.879      ;
; 1.598  ; Divisor50Clk:divisor_clk|Count[20] ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.884      ;
; 1.601  ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.887      ;
; 1.608  ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[7]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.894      ;
; 1.622  ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[4]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.908      ;
; 1.624  ; Divisor50Clk:divisor_clk|Count[14] ; Divisor50Clk:divisor_clk|Count[15] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.001      ; 1.911      ;
; 1.633  ; Divisor50Clk:divisor_clk|Count[22] ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.001      ; 1.920      ;
; 1.644  ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[9]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.930      ;
; 1.666  ; Divisor50Clk:divisor_clk|Count[16] ; Divisor50Clk:divisor_clk|Count[17] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.001      ; 1.953      ;
; 1.688  ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[8]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.974      ;
; 1.702  ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[5]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.988      ;
; 1.702  ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[4]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 1.988      ;
; 1.724  ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[10] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.010      ;
; 1.735  ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[4]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.021      ;
; 1.753  ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[7]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.039      ;
; 1.753  ; Divisor50Clk:divisor_clk|Count[13] ; Divisor50Clk:divisor_clk|Count[15] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.001      ; 2.040      ;
; 1.756  ; Divisor50Clk:divisor_clk|Count[11] ; Divisor50Clk:divisor_clk|Count[15] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.001     ; 2.041      ;
; 1.768  ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[9]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.054      ;
; 1.782  ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[5]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.068      ;
; 1.784  ; Divisor50Clk:divisor_clk|Count[14] ; Divisor50Clk:divisor_clk|Count[17] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.001      ; 2.071      ;
; 1.796  ; Divisor50Clk:divisor_clk|Count[12] ; Divisor50Clk:divisor_clk|Count[15] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.001      ; 2.083      ;
; 1.813  ; Divisor50Clk:divisor_clk|Count[11] ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.099      ;
; 1.814  ; Divisor50Clk:divisor_clk|Count[10] ; Divisor50Clk:divisor_clk|Count[15] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.001     ; 2.099      ;
; 1.815  ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[5]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.101      ;
; 1.833  ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[8]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.119      ;
; 1.848  ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[10] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.134      ;
; 1.862  ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[7]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.148      ;
; 1.878  ; Divisor50Clk:divisor_clk|Count[20] ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.164      ;
; 1.894  ; Divisor50Clk:divisor_clk|Count[9]  ; Divisor50Clk:divisor_clk|Count[15] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.001     ; 2.179      ;
; 1.901  ; Divisor50Clk:divisor_clk|Count[14] ; Divisor50Clk:divisor_clk|Count[14] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.187      ;
; 1.913  ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[9]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.199      ;
; 1.913  ; Divisor50Clk:divisor_clk|Count[13] ; Divisor50Clk:divisor_clk|Count[17] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.001      ; 2.200      ;
; 1.916  ; Divisor50Clk:divisor_clk|Count[11] ; Divisor50Clk:divisor_clk|Count[17] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.001     ; 2.201      ;
; 1.928  ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[7]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.002      ; 2.216      ;
; 1.932  ; Divisor50Clk:divisor_clk|Count[22] ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.218      ;
; 1.939  ; Divisor50Clk:divisor_clk|Count[17] ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.225      ;
; 1.942  ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[8]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.228      ;
; 1.942  ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[7]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.228      ;
; 1.951  ; Divisor50Clk:divisor_clk|Count[19] ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.001      ; 2.238      ;
; 1.956  ; Divisor50Clk:divisor_clk|Count[12] ; Divisor50Clk:divisor_clk|Count[17] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.001      ; 2.243      ;
; 1.974  ; Divisor50Clk:divisor_clk|Count[19] ; Divisor50Clk:divisor_clk|Count[19] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.260      ;
; 1.974  ; Divisor50Clk:divisor_clk|Count[10] ; Divisor50Clk:divisor_clk|Count[17] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.001     ; 2.259      ;
; 1.975  ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[7]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.261      ;
; 1.993  ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[10] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.279      ;
; 2.006  ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[15] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.001     ; 2.291      ;
; 2.008  ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[8]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.002      ; 2.296      ;
; 2.022  ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[9]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.308      ;
; 2.022  ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[8]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.308      ;
; 2.024  ; Divisor50Clk:divisor_clk|Count[23] ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.310      ;
; 2.028  ; Divisor50Clk:divisor_clk|Count[18] ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.001      ; 2.315      ;
; 2.029  ; Divisor50Clk:divisor_clk|Count[18] ; Divisor50Clk:divisor_clk|Count[18] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.315      ;
; 2.046  ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[15] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.001     ; 2.331      ;
; 2.054  ; Divisor50Clk:divisor_clk|Count[9]  ; Divisor50Clk:divisor_clk|Count[17] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.001     ; 2.339      ;
; 2.055  ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[8]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.341      ;
; 2.064  ; Divisor50Clk:divisor_clk|Count[12] ; Divisor50Clk:divisor_clk|Count[12] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.350      ;
; 2.075  ; Divisor50Clk:divisor_clk|Count[19] ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.361      ;
; 2.077  ; Divisor50Clk:divisor_clk|Count[19] ; Divisor50Clk:divisor_clk|Count[6]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.363      ;
; 2.079  ; Divisor50Clk:divisor_clk|Count[19] ; Divisor50Clk:divisor_clk|Count[13] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.365      ;
; 2.081  ; Divisor50Clk:divisor_clk|Count[19] ; Divisor50Clk:divisor_clk|Count[14] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.367      ;
; 2.088  ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[9]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.002      ; 2.376      ;
; 2.089  ; Divisor50Clk:divisor_clk|Count[16] ; Divisor50Clk:divisor_clk|Count[16] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.375      ;
; 2.099  ; Divisor50Clk:divisor_clk|Count[15] ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.385      ;
; 2.102  ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[10] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.388      ;
; 2.102  ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[9]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 2.388      ;
; 2.127  ; Divisor50Clk:divisor_clk|Count[24] ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.001     ; 2.412      ;
+--------+------------------------------------+------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'Divisor50Clk:divisor_clk|clk_temp'                                                                                                                                       ;
+-------+---------------------------------+---------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.445 ; load_enable[0]                  ; load_enable[0]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; ContadorMod10:unidade_seg|Q[0]  ; ContadorMod10:unidade_seg|Q[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; ContadorMod10:unidade_seg|Q[1]  ; ContadorMod10:unidade_seg|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; ContadorMod10:dezena_seg|Q[0]   ; ContadorMod10:dezena_seg|Q[0]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; ContadorMod10:dezena_seg|Q[1]   ; ContadorMod10:dezena_seg|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; ContadorMod10:unidade_min|Q[0]  ; ContadorMod10:unidade_min|Q[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; ContadorMod10:dezena_min|Q[0]   ; ContadorMod10:dezena_min|Q[0]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; ContadorMod10:unidade_hora|Q[0] ; ContadorMod10:unidade_hora|Q[0] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.731      ;
; 0.445 ; ContadorMod10:dezena_hora|Q[0]  ; ContadorMod10:dezena_hora|Q[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.731      ;
; 0.615 ; load_enable_temp[4]             ; load_enable[4]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.901      ;
; 0.651 ; ContadorMod10:dezena_seg|Q[0]   ; cont_enable[2]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.937      ;
; 0.663 ; load_enable[5]                  ; ContadorMod10:dezena_hora|Q[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.949      ;
; 0.804 ; ContadorMod10:dezena_seg|Q[3]   ; cont_enable[2]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.090      ;
; 0.805 ; ContadorMod10:dezena_hora|Q[1]  ; display3_out[1]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 1.090      ;
; 0.853 ; load_enable_temp[3]             ; load_enable[3]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.009     ; 1.130      ;
; 0.861 ; ContadorMod10:unidade_seg|Q[0]  ; display0_out[0]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.001      ; 1.148      ;
; 0.867 ; ContadorMod10:unidade_seg|Q[1]  ; cont_enable[1]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.001      ; 1.154      ;
; 0.868 ; ContadorMod10:unidade_seg|Q[1]  ; display0_out[1]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.001      ; 1.155      ;
; 0.884 ; load_enable[0]                  ; ContadorMod10:dezena_seg|Q[0]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.001      ; 1.171      ;
; 0.950 ; ContadorMod10:dezena_seg|Q[1]   ; cont_enable[2]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.236      ;
; 0.952 ; ContadorMod10:dezena_seg|Q[2]   ; cont_enable[2]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.238      ;
; 0.961 ; load_enable[0]                  ; ContadorMod10:unidade_seg|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.247      ;
; 0.961 ; load_enable[0]                  ; ContadorMod10:unidade_seg|Q[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.247      ;
; 0.961 ; load_enable[0]                  ; ContadorMod10:unidade_seg|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.247      ;
; 0.967 ; load_enable[0]                  ; ContadorMod10:unidade_seg|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.253      ;
; 1.002 ; ContadorMod10:dezena_seg|Q[0]   ; display1_out[0]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.288      ;
; 1.007 ; ContadorMod10:unidade_min|Q[0]  ; display0_out[0]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.293      ;
; 1.008 ; ContadorMod10:unidade_seg|Q[0]  ; ContadorMod10:unidade_seg|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.294      ;
; 1.008 ; ContadorMod10:unidade_seg|Q[0]  ; ContadorMod10:unidade_seg|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.294      ;
; 1.011 ; load_enable[5]                  ; ContadorMod10:dezena_hora|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.297      ;
; 1.011 ; load_enable[5]                  ; ContadorMod10:dezena_hora|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.297      ;
; 1.011 ; ContadorMod10:dezena_min|Q[2]   ; display3_out[2]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.297      ;
; 1.011 ; ContadorMod10:unidade_seg|Q[0]  ; ContadorMod10:unidade_seg|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.297      ;
; 1.013 ; load_enable[5]                  ; ContadorMod10:dezena_hora|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.299      ;
; 1.017 ; load_enable[2]                  ; ContadorMod10:unidade_min|Q[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.303      ;
; 1.018 ; ContadorMod10:dezena_min|Q[2]   ; display1_out[2]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.304      ;
; 1.031 ; ContadorMod10:dezena_min|Q[0]   ; display3_out[0]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.317      ;
; 1.040 ; load_enable[2]                  ; ContadorMod10:unidade_min|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.326      ;
; 1.044 ; load_enable[2]                  ; ContadorMod10:unidade_min|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.330      ;
; 1.046 ; ContadorMod10:dezena_min|Q[1]   ; display1_out[1]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.332      ;
; 1.048 ; load_enable[2]                  ; ContadorMod10:unidade_min|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.334      ;
; 1.077 ; cont_enable[4]                  ; ContadorMod10:unidade_hora|Q[0] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.363      ;
; 1.077 ; cont_enable[4]                  ; ContadorMod10:unidade_hora|Q[2] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.363      ;
; 1.077 ; cont_enable[4]                  ; ContadorMod10:unidade_hora|Q[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.363      ;
; 1.077 ; cont_enable[4]                  ; ContadorMod10:unidade_hora|Q[1] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.363      ;
; 1.081 ; cont_enable[3]                  ; ContadorMod10:dezena_min|Q[0]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.367      ;
; 1.081 ; cont_enable[3]                  ; ContadorMod10:dezena_min|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.367      ;
; 1.081 ; cont_enable[3]                  ; ContadorMod10:dezena_min|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.367      ;
; 1.081 ; cont_enable[3]                  ; ContadorMod10:dezena_min|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.367      ;
; 1.085 ; cont_enable[0]                  ; ContadorMod10:unidade_seg|Q[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.371      ;
; 1.085 ; cont_enable[0]                  ; ContadorMod10:unidade_seg|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.371      ;
; 1.085 ; cont_enable[0]                  ; ContadorMod10:unidade_seg|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.371      ;
; 1.085 ; cont_enable[0]                  ; ContadorMod10:unidade_seg|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.371      ;
; 1.089 ; cont_enable[1]                  ; ContadorMod10:dezena_seg|Q[0]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.375      ;
; 1.089 ; cont_enable[1]                  ; ContadorMod10:dezena_seg|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.375      ;
; 1.089 ; cont_enable[1]                  ; ContadorMod10:dezena_seg|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.375      ;
; 1.089 ; cont_enable[1]                  ; ContadorMod10:dezena_seg|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.375      ;
; 1.112 ; load_enable_temp[5]             ; load_enable[5]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.007     ; 1.391      ;
; 1.113 ; ContadorMod10:unidade_seg|Q[3]  ; ContadorMod10:unidade_seg|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.399      ;
; 1.114 ; ContadorMod10:unidade_seg|Q[3]  ; ContadorMod10:unidade_seg|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.400      ;
; 1.114 ; ContadorMod10:unidade_seg|Q[3]  ; ContadorMod10:unidade_seg|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.400      ;
; 1.116 ; ContadorMod10:unidade_min|Q[2]  ; ContadorMod10:unidade_min|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.402      ;
; 1.121 ; ContadorMod10:unidade_min|Q[1]  ; ContadorMod10:unidade_min|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.407      ;
; 1.128 ; ContadorMod10:unidade_min|Q[1]  ; ContadorMod10:unidade_min|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.414      ;
; 1.132 ; load_enable[0]                  ; ContadorMod10:dezena_seg|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.001      ; 1.419      ;
; 1.134 ; ContadorMod10:dezena_seg|Q[0]   ; ContadorMod10:dezena_seg|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.420      ;
; 1.136 ; ContadorMod10:dezena_seg|Q[0]   ; ContadorMod10:dezena_seg|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.422      ;
; 1.137 ; ContadorMod10:dezena_seg|Q[0]   ; ContadorMod10:dezena_seg|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.423      ;
; 1.137 ; load_enable[0]                  ; ContadorMod10:dezena_seg|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.001      ; 1.424      ;
; 1.139 ; ContadorMod10:dezena_min|Q[2]   ; ContadorMod10:dezena_min|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.425      ;
; 1.139 ; load_enable[0]                  ; ContadorMod10:dezena_seg|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.001      ; 1.426      ;
; 1.142 ; ContadorMod10:dezena_min|Q[2]   ; ContadorMod10:dezena_min|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.428      ;
; 1.144 ; ContadorMod10:unidade_seg|Q[0]  ; cont_enable[1]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.001      ; 1.431      ;
; 1.162 ; ContadorMod10:dezena_seg|Q[3]   ; display1_out[3]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.007     ; 1.441      ;
; 1.164 ; load_enable[3]                  ; ContadorMod10:dezena_min|Q[0]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.006     ; 1.444      ;
; 1.165 ; load_enable[3]                  ; ContadorMod10:dezena_min|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.006     ; 1.445      ;
; 1.170 ; ContadorMod10:dezena_min|Q[0]   ; display1_out[0]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.006      ; 1.462      ;
; 1.176 ; ContadorMod10:dezena_seg|Q[1]   ; display1_out[1]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.006     ; 1.456      ;
; 1.182 ; load_enable_temp[2]             ; load_enable[2]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.009     ; 1.459      ;
; 1.184 ; ContadorMod10:unidade_min|Q[2]  ; display0_out[2]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.006     ; 1.464      ;
; 1.184 ; ContadorMod10:unidade_min|Q[2]  ; cont_enable[3]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.006     ; 1.464      ;
; 1.185 ; ContadorMod10:dezena_seg|Q[2]   ; display1_out[2]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.006     ; 1.465      ;
; 1.187 ; ContadorMod10:dezena_hora|Q[2]  ; display3_out[2]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.008     ; 1.465      ;
; 1.188 ; ContadorMod10:unidade_min|Q[2]  ; display2_out[2]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.006     ; 1.468      ;
; 1.192 ; ContadorMod10:dezena_hora|Q[3]  ; display3_out[3]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.009     ; 1.469      ;
; 1.207 ; ContadorMod10:dezena_min|Q[3]   ; cont_enable[4]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.007      ; 1.500      ;
; 1.231 ; ContadorMod10:dezena_hora|Q[0]  ; display3_out[0]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.008     ; 1.509      ;
; 1.241 ; ContadorMod10:unidade_seg|Q[3]  ; cont_enable[1]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.001      ; 1.528      ;
; 1.248 ; ContadorMod10:dezena_seg|Q[1]   ; ContadorMod10:dezena_seg|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.534      ;
; 1.250 ; ContadorMod10:dezena_seg|Q[1]   ; ContadorMod10:dezena_seg|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.536      ;
; 1.266 ; ContadorMod10:unidade_min|Q[0]  ; ContadorMod10:unidade_min|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.552      ;
; 1.267 ; ContadorMod10:unidade_seg|Q[2]  ; cont_enable[1]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.001      ; 1.554      ;
; 1.271 ; ContadorMod10:dezena_hora|Q[3]  ; ContadorMod10:dezena_hora|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.557      ;
; 1.271 ; ContadorMod10:dezena_min|Q[3]   ; ContadorMod10:dezena_min|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.557      ;
; 1.274 ; ContadorMod10:unidade_min|Q[0]  ; ContadorMod10:unidade_min|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.560      ;
; 1.275 ; ContadorMod10:unidade_hora|Q[3] ; cont_enable[5]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.561      ;
; 1.276 ; ContadorMod10:dezena_min|Q[1]   ; ContadorMod10:dezena_min|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.562      ;
; 1.279 ; ContadorMod10:unidade_min|Q[0]  ; ContadorMod10:unidade_min|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.565      ;
; 1.281 ; ContadorMod10:dezena_min|Q[1]   ; display3_out[1]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.007      ; 1.574      ;
; 1.281 ; ContadorMod10:dezena_hora|Q[3]  ; ContadorMod10:dezena_hora|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 1.567      ;
+-------+---------------------------------+---------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'CLOCK_50'                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+
; -1.631 ; 1.000        ; 2.631          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                           ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[0]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[0]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[10] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[10] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[11] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[11] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[12] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[12] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[13] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[13] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[14] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[14] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[15] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[15] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[16] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[16] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[17] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[17] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[18] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[18] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[19] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[19] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[1]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[1]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[20] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[20] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[21] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[21] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[22] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[22] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[23] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[23] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[24] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[24] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[2]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[2]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[3]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[3]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[4]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[4]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[5]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[5]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[6]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[6]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[7]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[7]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[8]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[8]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[9]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[9]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[0]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[0]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[10]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[10]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[11]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[11]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[12]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[12]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[13]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[13]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[14]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[14]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[15]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[15]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[16]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[16]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[17]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[17]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[18]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[18]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[19]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[19]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[1]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[1]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[20]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[20]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[21]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[21]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[22]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[22]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[23]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[23]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[24]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[24]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[2]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[2]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[3]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[3]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[4]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[4]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[5]|clk           ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'Divisor50Clk:divisor_clk|clk_temp'                                                                          ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+---------------------------------+
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_hora|Q[0]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_hora|Q[0]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_hora|Q[1]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_hora|Q[1]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_hora|Q[2]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_hora|Q[2]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_hora|Q[3]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_hora|Q[3]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_min|Q[0]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_min|Q[0]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_min|Q[1]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_min|Q[1]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_min|Q[2]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_min|Q[2]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_min|Q[3]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_min|Q[3]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_seg|Q[0]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_seg|Q[0]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_seg|Q[1]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_seg|Q[1]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_seg|Q[2]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_seg|Q[2]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_seg|Q[3]   ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_seg|Q[3]   ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_hora|Q[0] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_hora|Q[0] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_hora|Q[1] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_hora|Q[1] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_hora|Q[2] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_hora|Q[2] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_hora|Q[3] ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_hora|Q[3] ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_min|Q[0]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_min|Q[0]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_min|Q[1]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_min|Q[1]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_min|Q[2]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_min|Q[2]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_min|Q[3]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_min|Q[3]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_seg|Q[0]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_seg|Q[0]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_seg|Q[1]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_seg|Q[1]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_seg|Q[2]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_seg|Q[2]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_seg|Q[3]  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_seg|Q[3]  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[0]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[0]                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[1]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[1]                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[2]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[2]                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[3]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[3]                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[4]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[4]                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[5]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[5]                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[0]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[0]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[1]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[1]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[2]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[2]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[3]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[3]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display1_out[0]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display1_out[0]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display1_out[1]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display1_out[1]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display1_out[2]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display1_out[2]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display1_out[3]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display1_out[3]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display2_out[0]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display2_out[0]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display2_out[1]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display2_out[1]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display2_out[2]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display2_out[2]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display2_out[3]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display2_out[3]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display3_out[0]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display3_out[0]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display3_out[1]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display3_out[1]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display3_out[2]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display3_out[2]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display3_out[3]                 ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display3_out[3]                 ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; load_enable[0]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; load_enable[0]                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; load_enable[2]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; load_enable[2]                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; load_enable[3]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; load_enable[3]                  ;
; -0.611 ; 0.500        ; 1.111          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; load_enable[4]                  ;
; -0.611 ; 0.500        ; 1.111          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; load_enable[4]                  ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+---------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; KEY[*]    ; Divisor50Clk:divisor_clk|clk_temp ; 6.723 ; 6.723 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  KEY[0]   ; Divisor50Clk:divisor_clk|clk_temp ; 6.723 ; 6.723 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; SW[*]     ; Divisor50Clk:divisor_clk|clk_temp ; 2.055 ; 2.055 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[0]    ; Divisor50Clk:divisor_clk|clk_temp ; 1.508 ; 1.508 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[1]    ; Divisor50Clk:divisor_clk|clk_temp ; 1.605 ; 1.605 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[2]    ; Divisor50Clk:divisor_clk|clk_temp ; 1.511 ; 1.511 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[3]    ; Divisor50Clk:divisor_clk|clk_temp ; 1.274 ; 1.274 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[5]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.893 ; 0.893 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[6]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.667 ; 0.667 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[8]    ; Divisor50Clk:divisor_clk|clk_temp ; 1.147 ; 1.147 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[9]    ; Divisor50Clk:divisor_clk|clk_temp ; 2.055 ; 2.055 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; KEY[*]    ; Divisor50Clk:divisor_clk|clk_temp ; -4.989 ; -4.989 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  KEY[0]   ; Divisor50Clk:divisor_clk|clk_temp ; -4.989 ; -4.989 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; SW[*]     ; Divisor50Clk:divisor_clk|clk_temp ; -0.298 ; -0.298 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[0]    ; Divisor50Clk:divisor_clk|clk_temp ; -0.946 ; -0.946 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[1]    ; Divisor50Clk:divisor_clk|clk_temp ; -1.064 ; -1.064 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[2]    ; Divisor50Clk:divisor_clk|clk_temp ; -0.948 ; -0.948 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[3]    ; Divisor50Clk:divisor_clk|clk_temp ; -0.758 ; -0.758 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[5]    ; Divisor50Clk:divisor_clk|clk_temp ; -0.641 ; -0.641 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[6]    ; Divisor50Clk:divisor_clk|clk_temp ; -0.416 ; -0.416 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[8]    ; Divisor50Clk:divisor_clk|clk_temp ; -0.322 ; -0.322 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[9]    ; Divisor50Clk:divisor_clk|clk_temp ; -0.298 ; -0.298 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                          ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; HEX0[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 9.079 ; 9.079 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.933 ; 8.933 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 9.079 ; 9.079 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.717 ; 8.717 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 9.009 ; 9.009 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.685 ; 8.685 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.725 ; 8.725 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.735 ; 8.735 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; HEX1[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 8.793 ; 8.793 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.439 ; 8.439 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.742 ; 8.742 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.739 ; 8.739 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.745 ; 8.745 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.759 ; 8.759 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.761 ; 8.761 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.793 ; 8.793 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; HEX2[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 9.064 ; 9.064 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.861 ; 8.861 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.701 ; 8.701 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.738 ; 8.738 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.700 ; 8.700 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.901 ; 8.901 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 9.041 ; 9.041 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 9.064 ; 9.064 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; HEX3[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 9.612 ; 9.612 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 9.091 ; 9.091 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 9.612 ; 9.612 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 9.286 ; 9.286 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 9.044 ; 9.044 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.724 ; 8.724 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 9.072 ; 9.072 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 9.455 ; 9.455 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; HEX0[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 8.150 ; 8.150 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.485 ; 8.485 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.536 ; 8.536 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.187 ; 8.187 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.512 ; 8.512 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.191 ; 8.191 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.185 ; 8.185 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.150 ; 8.150 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; HEX1[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 7.991 ; 7.991 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 7.991 ; 7.991 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.301 ; 8.301 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.299 ; 8.299 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.309 ; 8.309 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.324 ; 8.324 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.348 ; 8.348 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.353 ; 8.353 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; HEX2[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 8.407 ; 8.407 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.630 ; 8.630 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.407 ; 8.407 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.448 ; 8.448 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.449 ; 8.449 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.655 ; 8.655 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.752 ; 8.752 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.777 ; 8.777 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; HEX3[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 8.154 ; 8.154 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.525 ; 8.525 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 9.038 ; 9.038 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.719 ; 8.719 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.469 ; 8.469 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.154 ; 8.154 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.524 ; 8.524 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.876 ; 8.876 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+


+------------------------------------------------------------+
; Fast Model Setup Summary                                   ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; CLOCK_50                          ; -0.834 ; -9.159        ;
; Divisor50Clk:divisor_clk|clk_temp ; 0.180  ; 0.000         ;
+-----------------------------------+--------+---------------+


+------------------------------------------------------------+
; Fast Model Hold Summary                                    ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; CLOCK_50                          ; -1.719 ; -1.719        ;
; Divisor50Clk:divisor_clk|clk_temp ; 0.215  ; 0.000         ;
+-----------------------------------+--------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+------------------------------------------------------------+
; Fast Model Minimum Pulse Width Summary                     ;
+-----------------------------------+--------+---------------+
; Clock                             ; Slack  ; End Point TNS ;
+-----------------------------------+--------+---------------+
; CLOCK_50                          ; -1.380 ; -27.380       ;
; Divisor50Clk:divisor_clk|clk_temp ; -0.500 ; -55.000       ;
+-----------------------------------+--------+---------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'CLOCK_50'                                                                                                                           ;
+--------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.834 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.864      ;
; -0.816 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.846      ;
; -0.787 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.816      ;
; -0.781 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.811      ;
; -0.769 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.798      ;
; -0.752 ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 1.785      ;
; -0.734 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.763      ;
; -0.732 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.762      ;
; -0.705 ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.737      ;
; -0.694 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.724      ;
; -0.685 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.714      ;
; -0.677 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.706      ;
; -0.676 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.706      ;
; -0.659 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.688      ;
; -0.652 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.682      ;
; -0.649 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.678      ;
; -0.648 ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.678      ;
; -0.641 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.671      ;
; -0.634 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.664      ;
; -0.631 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.660      ;
; -0.624 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.653      ;
; -0.612 ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 1.645      ;
; -0.601 ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.630      ;
; -0.599 ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.629      ;
; -0.599 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.629      ;
; -0.596 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.625      ;
; -0.595 ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.627      ;
; -0.592 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.622      ;
; -0.584 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.613      ;
; -0.575 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.604      ;
; -0.570 ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 1.603      ;
; -0.567 ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.599      ;
; -0.566 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.595      ;
; -0.559 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.589      ;
; -0.552 ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.581      ;
; -0.550 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.580      ;
; -0.547 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.576      ;
; -0.546 ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.576      ;
; -0.541 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.571      ;
; -0.531 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.560      ;
; -0.529 ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.559      ;
; -0.514 ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.546      ;
; -0.514 ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.546      ;
; -0.514 ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.544      ;
; -0.509 ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.539      ;
; -0.509 ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.539      ;
; -0.506 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.536      ;
; -0.502 ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.534      ;
; -0.501 ; Divisor50Clk:divisor_clk|Count[9]  ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.531      ;
; -0.501 ; Divisor50Clk:divisor_clk|Count[9]  ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.531      ;
; -0.498 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.530      ;
; -0.498 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.530      ;
; -0.493 ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.523      ;
; -0.491 ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.520      ;
; -0.482 ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.511      ;
; -0.482 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.511      ;
; -0.482 ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.514      ;
; -0.482 ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.514      ;
; -0.477 ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.001      ; 1.510      ;
; -0.477 ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.509      ;
; -0.477 ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.509      ;
; -0.477 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.509      ;
; -0.477 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.509      ;
; -0.475 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.504      ;
; -0.469 ; Divisor50Clk:divisor_clk|Count[9]  ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.501      ;
; -0.469 ; Divisor50Clk:divisor_clk|Count[9]  ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.501      ;
; -0.466 ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.496      ;
; -0.466 ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.496      ;
; -0.463 ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.492      ;
; -0.462 ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.491      ;
; -0.461 ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.493      ;
; -0.461 ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.493      ;
; -0.457 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.487      ;
; -0.457 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.486      ;
; -0.453 ; Divisor50Clk:divisor_clk|Count[11] ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.483      ;
; -0.453 ; Divisor50Clk:divisor_clk|Count[11] ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.483      ;
; -0.447 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.476      ;
; -0.442 ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[19] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.471      ;
; -0.441 ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|clk_temp  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.470      ;
; -0.439 ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[18] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.468      ;
; -0.439 ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.468      ;
; -0.436 ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.465      ;
; -0.432 ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.461      ;
; -0.431 ; Divisor50Clk:divisor_clk|Count[10] ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.461      ;
; -0.429 ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.459      ;
; -0.429 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.458      ;
; -0.425 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|clk_temp  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.454      ;
; -0.422 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[13] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.451      ;
; -0.421 ; Divisor50Clk:divisor_clk|Count[11] ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.453      ;
; -0.421 ; Divisor50Clk:divisor_clk|Count[11] ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.453      ;
; -0.421 ; Divisor50Clk:divisor_clk|Count[9]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.451      ;
; -0.419 ; Divisor50Clk:divisor_clk|Count[9]  ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.448      ;
; -0.418 ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[14] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.447      ;
; -0.417 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.449      ;
; -0.417 ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; 0.000      ; 1.449      ;
; -0.416 ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[12] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.445      ;
; -0.413 ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.002     ; 1.443      ;
; -0.409 ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|clk_temp  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.438      ;
; -0.407 ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[16] ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.436      ;
; -0.404 ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|clk_temp  ; CLOCK_50     ; CLOCK_50    ; 1.000        ; -0.003     ; 1.433      ;
+--------+------------------------------------+------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'Divisor50Clk:divisor_clk|clk_temp'                                                                                                                                      ;
+-------+---------------------------------+---------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.180 ; ContadorMod10:unidade_hora|Q[1] ; ContadorMod10:unidade_hora|Q[1] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.852      ;
; 0.192 ; ContadorMod10:dezena_hora|Q[0]  ; cont_enable[5]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.002     ; 0.838      ;
; 0.196 ; ContadorMod10:unidade_hora|Q[0] ; ContadorMod10:unidade_hora|Q[1] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.836      ;
; 0.200 ; ContadorMod10:unidade_hora|Q[1] ; ContadorMod10:unidade_hora|Q[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.832      ;
; 0.204 ; ContadorMod10:unidade_hora|Q[0] ; ContadorMod10:unidade_hora|Q[2] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.828      ;
; 0.214 ; ContadorMod10:unidade_hora|Q[0] ; ContadorMod10:unidade_hora|Q[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.818      ;
; 0.215 ; ContadorMod10:dezena_hora|Q[3]  ; cont_enable[5]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.002     ; 0.815      ;
; 0.236 ; ContadorMod10:dezena_hora|Q[0]  ; ContadorMod10:dezena_hora|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.796      ;
; 0.237 ; ContadorMod10:dezena_hora|Q[0]  ; ContadorMod10:dezena_hora|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.795      ;
; 0.240 ; ContadorMod10:dezena_hora|Q[1]  ; ContadorMod10:dezena_hora|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.792      ;
; 0.241 ; ContadorMod10:dezena_hora|Q[1]  ; ContadorMod10:dezena_hora|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.791      ;
; 0.242 ; ContadorMod10:unidade_seg|Q[2]  ; ContadorMod10:unidade_seg|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.790      ;
; 0.242 ; ContadorMod10:unidade_hora|Q[3] ; ContadorMod10:unidade_hora|Q[1] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.790      ;
; 0.250 ; ContadorMod10:unidade_seg|Q[3]  ; ContadorMod10:unidade_seg|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.782      ;
; 0.251 ; ContadorMod10:dezena_seg|Q[3]   ; ContadorMod10:dezena_seg|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.781      ;
; 0.253 ; ContadorMod10:dezena_min|Q[1]   ; ContadorMod10:dezena_min|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.779      ;
; 0.253 ; ContadorMod10:unidade_hora|Q[0] ; cont_enable[5]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.779      ;
; 0.253 ; ContadorMod10:unidade_hora|Q[1] ; ContadorMod10:unidade_hora|Q[2] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.779      ;
; 0.254 ; ContadorMod10:dezena_min|Q[1]   ; ContadorMod10:dezena_min|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.778      ;
; 0.256 ; ContadorMod10:dezena_min|Q[0]   ; ContadorMod10:dezena_min|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.776      ;
; 0.257 ; ContadorMod10:dezena_min|Q[1]   ; ContadorMod10:dezena_min|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.775      ;
; 0.257 ; ContadorMod10:dezena_min|Q[0]   ; ContadorMod10:dezena_min|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.775      ;
; 0.259 ; ContadorMod10:unidade_seg|Q[2]  ; ContadorMod10:unidade_seg|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.773      ;
; 0.260 ; ContadorMod10:unidade_min|Q[3]  ; ContadorMod10:unidade_min|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.772      ;
; 0.260 ; ContadorMod10:dezena_hora|Q[0]  ; ContadorMod10:dezena_hora|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.772      ;
; 0.260 ; ContadorMod10:dezena_min|Q[0]   ; ContadorMod10:dezena_min|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.772      ;
; 0.264 ; ContadorMod10:unidade_min|Q[3]  ; ContadorMod10:unidade_min|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.768      ;
; 0.264 ; ContadorMod10:dezena_hora|Q[1]  ; ContadorMod10:dezena_hora|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.768      ;
; 0.265 ; ContadorMod10:dezena_seg|Q[2]   ; ContadorMod10:dezena_seg|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.767      ;
; 0.266 ; ContadorMod10:unidade_min|Q[3]  ; ContadorMod10:unidade_min|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.766      ;
; 0.267 ; ContadorMod10:dezena_seg|Q[2]   ; ContadorMod10:dezena_seg|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.765      ;
; 0.271 ; ContadorMod10:unidade_min|Q[2]  ; ContadorMod10:unidade_min|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.761      ;
; 0.275 ; ContadorMod10:unidade_min|Q[2]  ; ContadorMod10:unidade_min|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.757      ;
; 0.277 ; ContadorMod10:unidade_min|Q[2]  ; ContadorMod10:unidade_min|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.755      ;
; 0.278 ; load_enable[3]                  ; ContadorMod10:dezena_min|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.006     ; 0.748      ;
; 0.279 ; ContadorMod10:dezena_hora|Q[2]  ; cont_enable[5]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.002     ; 0.751      ;
; 0.282 ; ContadorMod10:unidade_hora|Q[0] ; display2_out[0]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.004     ; 0.746      ;
; 0.283 ; ContadorMod10:unidade_hora|Q[3] ; ContadorMod10:unidade_hora|Q[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.749      ;
; 0.284 ; ContadorMod10:unidade_min|Q[0]  ; cont_enable[3]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.006     ; 0.742      ;
; 0.287 ; cont_enable[5]                  ; ContadorMod10:dezena_hora|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.002      ; 0.747      ;
; 0.287 ; cont_enable[5]                  ; ContadorMod10:dezena_hora|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.002      ; 0.747      ;
; 0.287 ; cont_enable[5]                  ; ContadorMod10:dezena_hora|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.002      ; 0.747      ;
; 0.287 ; cont_enable[5]                  ; ContadorMod10:dezena_hora|Q[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.002      ; 0.747      ;
; 0.294 ; cont_enable[2]                  ; ContadorMod10:unidade_min|Q[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.001      ; 0.739      ;
; 0.294 ; cont_enable[2]                  ; ContadorMod10:unidade_min|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.001      ; 0.739      ;
; 0.294 ; cont_enable[2]                  ; ContadorMod10:unidade_min|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.001      ; 0.739      ;
; 0.294 ; cont_enable[2]                  ; ContadorMod10:unidade_min|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.001      ; 0.739      ;
; 0.296 ; load_enable[3]                  ; ContadorMod10:dezena_min|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.006     ; 0.730      ;
; 0.300 ; ContadorMod10:dezena_min|Q[0]   ; cont_enable[4]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.004      ; 0.736      ;
; 0.303 ; ContadorMod10:unidade_min|Q[1]  ; cont_enable[3]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.006     ; 0.723      ;
; 0.308 ; ContadorMod10:unidade_min|Q[0]  ; ContadorMod10:unidade_min|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.724      ;
; 0.310 ; load_enable[4]                  ; ContadorMod10:unidade_hora|Q[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.008     ; 0.714      ;
; 0.310 ; load_enable[4]                  ; ContadorMod10:unidade_hora|Q[2] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.008     ; 0.714      ;
; 0.311 ; load_enable[4]                  ; ContadorMod10:unidade_hora|Q[0] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.008     ; 0.713      ;
; 0.312 ; ContadorMod10:unidade_min|Q[0]  ; ContadorMod10:unidade_min|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.720      ;
; 0.314 ; ContadorMod10:dezena_hora|Q[1]  ; cont_enable[5]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.002     ; 0.716      ;
; 0.314 ; ContadorMod10:unidade_seg|Q[1]  ; ContadorMod10:unidade_seg|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.718      ;
; 0.314 ; ContadorMod10:unidade_min|Q[0]  ; ContadorMod10:unidade_min|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.718      ;
; 0.315 ; ContadorMod10:unidade_hora|Q[3] ; ContadorMod10:unidade_hora|Q[2] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.717      ;
; 0.318 ; ContadorMod10:dezena_seg|Q[3]   ; ContadorMod10:dezena_seg|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.714      ;
; 0.318 ; ContadorMod10:dezena_min|Q[3]   ; ContadorMod10:dezena_min|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.714      ;
; 0.319 ; ContadorMod10:unidade_hora|Q[2] ; ContadorMod10:unidade_hora|Q[1] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.713      ;
; 0.319 ; ContadorMod10:dezena_min|Q[3]   ; ContadorMod10:dezena_min|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.713      ;
; 0.320 ; ContadorMod10:dezena_hora|Q[2]  ; ContadorMod10:dezena_hora|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.712      ;
; 0.320 ; ContadorMod10:dezena_seg|Q[3]   ; ContadorMod10:dezena_seg|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.712      ;
; 0.321 ; ContadorMod10:dezena_hora|Q[2]  ; ContadorMod10:dezena_hora|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.711      ;
; 0.322 ; ContadorMod10:unidade_min|Q[3]  ; display0_out[3]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.008     ; 0.702      ;
; 0.322 ; ContadorMod10:unidade_min|Q[3]  ; display2_out[3]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.008     ; 0.702      ;
; 0.322 ; ContadorMod10:unidade_hora|Q[2] ; ContadorMod10:unidade_hora|Q[2] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.710      ;
; 0.322 ; ContadorMod10:dezena_min|Q[3]   ; ContadorMod10:dezena_min|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.710      ;
; 0.324 ; ContadorMod10:dezena_min|Q[1]   ; cont_enable[4]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.004      ; 0.712      ;
; 0.325 ; ContadorMod10:dezena_seg|Q[1]   ; ContadorMod10:dezena_seg|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.707      ;
; 0.327 ; ContadorMod10:unidade_seg|Q[2]  ; ContadorMod10:unidade_seg|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.705      ;
; 0.327 ; load_enable[4]                  ; ContadorMod10:unidade_hora|Q[1] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.008     ; 0.697      ;
; 0.327 ; ContadorMod10:dezena_seg|Q[1]   ; ContadorMod10:dezena_seg|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.705      ;
; 0.329 ; ContadorMod10:unidade_seg|Q[1]  ; ContadorMod10:unidade_seg|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.703      ;
; 0.330 ; ContadorMod10:unidade_min|Q[1]  ; display2_out[1]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.008     ; 0.694      ;
; 0.332 ; ContadorMod10:unidade_hora|Q[2] ; cont_enable[5]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.700      ;
; 0.333 ; ContadorMod10:unidade_hora|Q[2] ; ContadorMod10:unidade_hora|Q[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.699      ;
; 0.335 ; ContadorMod10:dezena_seg|Q[2]   ; ContadorMod10:dezena_seg|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.697      ;
; 0.335 ; ContadorMod10:unidade_hora|Q[1] ; display2_out[1]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.006     ; 0.691      ;
; 0.341 ; ContadorMod10:unidade_min|Q[1]  ; ContadorMod10:unidade_min|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.691      ;
; 0.344 ; ContadorMod10:dezena_hora|Q[2]  ; ContadorMod10:dezena_hora|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.688      ;
; 0.347 ; ContadorMod10:unidade_min|Q[3]  ; cont_enable[3]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.006     ; 0.679      ;
; 0.350 ; ContadorMod10:unidade_seg|Q[3]  ; display0_out[3]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.006     ; 0.676      ;
; 0.352 ; ContadorMod10:dezena_min|Q[2]   ; cont_enable[4]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.004      ; 0.684      ;
; 0.355 ; ContadorMod10:unidade_hora|Q[3] ; display2_out[3]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; -0.006     ; 0.671      ;
; 0.361 ; ContadorMod10:unidade_seg|Q[0]  ; ContadorMod10:unidade_seg|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.671      ;
; 0.364 ; cont_enable[1]                  ; ContadorMod10:dezena_seg|Q[0]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.668      ;
; 0.364 ; cont_enable[1]                  ; ContadorMod10:dezena_seg|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.668      ;
; 0.364 ; cont_enable[1]                  ; ContadorMod10:dezena_seg|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.668      ;
; 0.364 ; cont_enable[1]                  ; ContadorMod10:dezena_seg|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.668      ;
; 0.367 ; cont_enable[0]                  ; ContadorMod10:unidade_seg|Q[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.665      ;
; 0.367 ; cont_enable[0]                  ; ContadorMod10:unidade_seg|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.665      ;
; 0.367 ; cont_enable[0]                  ; ContadorMod10:unidade_seg|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.665      ;
; 0.367 ; cont_enable[0]                  ; ContadorMod10:unidade_seg|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.665      ;
; 0.369 ; cont_enable[3]                  ; ContadorMod10:dezena_min|Q[0]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.663      ;
; 0.369 ; cont_enable[3]                  ; ContadorMod10:dezena_min|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.663      ;
; 0.369 ; cont_enable[3]                  ; ContadorMod10:dezena_min|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.663      ;
; 0.369 ; cont_enable[3]                  ; ContadorMod10:dezena_min|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 1.000        ; 0.000      ; 0.663      ;
+-------+---------------------------------+---------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'CLOCK_50'                                                                                                                                                 ;
+--------+------------------------------------+------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                          ; To Node                            ; Launch Clock                      ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+------------------------------------+------------------------------------+-----------------------------------+-------------+--------------+------------+------------+
; -1.719 ; Divisor50Clk:divisor_clk|clk_temp  ; Divisor50Clk:divisor_clk|clk_temp  ; Divisor50Clk:divisor_clk|clk_temp ; CLOCK_50    ; 0.000        ; 1.793      ; 0.367      ;
; -1.219 ; Divisor50Clk:divisor_clk|clk_temp  ; Divisor50Clk:divisor_clk|clk_temp  ; Divisor50Clk:divisor_clk|clk_temp ; CLOCK_50    ; -0.500       ; 1.793      ; 0.367      ;
; 0.358  ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[5]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[7]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.358  ; Divisor50Clk:divisor_clk|Count[23] ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.510      ;
; 0.365  ; Divisor50Clk:divisor_clk|Count[9]  ; Divisor50Clk:divisor_clk|Count[9]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.365  ; Divisor50Clk:divisor_clk|Count[10] ; Divisor50Clk:divisor_clk|Count[10] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.517      ;
; 0.366  ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[3]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.518      ;
; 0.369  ; Divisor50Clk:divisor_clk|Count[15] ; Divisor50Clk:divisor_clk|Count[15] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.369  ; Divisor50Clk:divisor_clk|Count[17] ; Divisor50Clk:divisor_clk|Count[17] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.521      ;
; 0.370  ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[4]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.522      ;
; 0.371  ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[8]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.523      ;
; 0.374  ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[1]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.526      ;
; 0.374  ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[2]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.526      ;
; 0.484  ; Divisor50Clk:divisor_clk|Count[24] ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.636      ;
; 0.496  ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[8]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.648      ;
; 0.497  ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[1]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.649      ;
; 0.503  ; Divisor50Clk:divisor_clk|Count[9]  ; Divisor50Clk:divisor_clk|Count[10] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.655      ;
; 0.510  ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[5]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.662      ;
; 0.511  ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[9]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.663      ;
; 0.514  ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[3]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.666      ;
; 0.514  ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[2]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.666      ;
; 0.525  ; Divisor50Clk:divisor_clk|Count[21] ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.677      ;
; 0.531  ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[7]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.683      ;
; 0.531  ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[9]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.683      ;
; 0.532  ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[2]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.684      ;
; 0.535  ; Divisor50Clk:divisor_clk|Count[21] ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.687      ;
; 0.544  ; Divisor50Clk:divisor_clk|Count[15] ; Divisor50Clk:divisor_clk|Count[17] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.696      ;
; 0.546  ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[10] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.698      ;
; 0.549  ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[3]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.701      ;
; 0.559  ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[4]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.711      ;
; 0.566  ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[8]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.718      ;
; 0.566  ; Divisor50Clk:divisor_clk|Count[7]  ; Divisor50Clk:divisor_clk|Count[10] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.718      ;
; 0.567  ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[3]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.719      ;
; 0.570  ; Divisor50Clk:divisor_clk|Count[20] ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.722      ;
; 0.573  ; Divisor50Clk:divisor_clk|Count[14] ; Divisor50Clk:divisor_clk|Count[15] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.001      ; 0.726      ;
; 0.577  ; Divisor50Clk:divisor_clk|Count[22] ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.001      ; 0.730      ;
; 0.580  ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[7]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.732      ;
; 0.587  ; Divisor50Clk:divisor_clk|Count[16] ; Divisor50Clk:divisor_clk|Count[17] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.001      ; 0.740      ;
; 0.594  ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[5]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.746      ;
; 0.601  ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[9]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.753      ;
; 0.602  ; Divisor50Clk:divisor_clk|Count[20] ; Divisor50Clk:divisor_clk|Count[20] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.754      ;
; 0.608  ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[0]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.760      ;
; 0.608  ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[4]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.760      ;
; 0.615  ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[8]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.767      ;
; 0.626  ; Divisor50Clk:divisor_clk|Count[13] ; Divisor50Clk:divisor_clk|Count[15] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.001      ; 0.779      ;
; 0.636  ; Divisor50Clk:divisor_clk|Count[5]  ; Divisor50Clk:divisor_clk|Count[10] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.788      ;
; 0.643  ; Divisor50Clk:divisor_clk|Count[14] ; Divisor50Clk:divisor_clk|Count[17] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.001      ; 0.796      ;
; 0.643  ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[5]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.795      ;
; 0.643  ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[4]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.795      ;
; 0.650  ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[9]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.802      ;
; 0.650  ; Divisor50Clk:divisor_clk|Count[12] ; Divisor50Clk:divisor_clk|Count[15] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.001      ; 0.803      ;
; 0.661  ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[4]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.813      ;
; 0.661  ; Divisor50Clk:divisor_clk|Count[11] ; Divisor50Clk:divisor_clk|Count[15] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.002     ; 0.811      ;
; 0.663  ; Divisor50Clk:divisor_clk|Count[20] ; Divisor50Clk:divisor_clk|Count[21] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.815      ;
; 0.664  ; Divisor50Clk:divisor_clk|Count[11] ; Divisor50Clk:divisor_clk|Count[11] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.816      ;
; 0.664  ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[7]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.816      ;
; 0.678  ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[5]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.830      ;
; 0.684  ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[7]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.003      ; 0.839      ;
; 0.685  ; Divisor50Clk:divisor_clk|Count[4]  ; Divisor50Clk:divisor_clk|Count[10] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.837      ;
; 0.686  ; Divisor50Clk:divisor_clk|Count[14] ; Divisor50Clk:divisor_clk|Count[14] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.838      ;
; 0.696  ; Divisor50Clk:divisor_clk|Count[13] ; Divisor50Clk:divisor_clk|Count[17] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.001      ; 0.849      ;
; 0.696  ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[5]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.848      ;
; 0.697  ; Divisor50Clk:divisor_clk|Count[10] ; Divisor50Clk:divisor_clk|Count[15] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.002     ; 0.847      ;
; 0.699  ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[8]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.851      ;
; 0.702  ; Divisor50Clk:divisor_clk|Count[22] ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.854      ;
; 0.713  ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[7]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.865      ;
; 0.719  ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[8]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.003      ; 0.874      ;
; 0.720  ; Divisor50Clk:divisor_clk|Count[12] ; Divisor50Clk:divisor_clk|Count[17] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.001      ; 0.873      ;
; 0.731  ; Divisor50Clk:divisor_clk|Count[11] ; Divisor50Clk:divisor_clk|Count[17] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.002     ; 0.881      ;
; 0.732  ; Divisor50Clk:divisor_clk|Count[9]  ; Divisor50Clk:divisor_clk|Count[15] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.002     ; 0.882      ;
; 0.734  ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[9]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.886      ;
; 0.735  ; Divisor50Clk:divisor_clk|Count[19] ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.001      ; 0.888      ;
; 0.736  ; Divisor50Clk:divisor_clk|Count[23] ; Divisor50Clk:divisor_clk|Count[24] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.888      ;
; 0.743  ; Divisor50Clk:divisor_clk|Count[17] ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.895      ;
; 0.748  ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[8]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.900      ;
; 0.748  ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[7]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.900      ;
; 0.753  ; Divisor50Clk:divisor_clk|Count[19] ; Divisor50Clk:divisor_clk|Count[19] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.905      ;
; 0.754  ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[9]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.003      ; 0.909      ;
; 0.763  ; Divisor50Clk:divisor_clk|Count[18] ; Divisor50Clk:divisor_clk|Count[18] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.915      ;
; 0.763  ; Divisor50Clk:divisor_clk|Count[21] ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.001     ; 0.914      ;
; 0.766  ; Divisor50Clk:divisor_clk|Count[19] ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.918      ;
; 0.766  ; Divisor50Clk:divisor_clk|Count[0]  ; Divisor50Clk:divisor_clk|Count[7]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.918      ;
; 0.767  ; Divisor50Clk:divisor_clk|Count[10] ; Divisor50Clk:divisor_clk|Count[17] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.002     ; 0.917      ;
; 0.768  ; Divisor50Clk:divisor_clk|Count[19] ; Divisor50Clk:divisor_clk|Count[6]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.920      ;
; 0.769  ; Divisor50Clk:divisor_clk|Count[3]  ; Divisor50Clk:divisor_clk|Count[10] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.921      ;
; 0.770  ; Divisor50Clk:divisor_clk|Count[19] ; Divisor50Clk:divisor_clk|Count[13] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.922      ;
; 0.771  ; Divisor50Clk:divisor_clk|Count[19] ; Divisor50Clk:divisor_clk|Count[14] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.923      ;
; 0.774  ; Divisor50Clk:divisor_clk|Count[12] ; Divisor50Clk:divisor_clk|Count[12] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.926      ;
; 0.775  ; Divisor50Clk:divisor_clk|Count[8]  ; Divisor50Clk:divisor_clk|Count[15] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.002     ; 0.925      ;
; 0.776  ; Divisor50Clk:divisor_clk|Count[16] ; Divisor50Clk:divisor_clk|Count[16] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.928      ;
; 0.776  ; Divisor50Clk:divisor_clk|Count[13] ; Divisor50Clk:divisor_clk|Count[13] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.928      ;
; 0.778  ; Divisor50Clk:divisor_clk|Count[18] ; Divisor50Clk:divisor_clk|Count[23] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.001      ; 0.931      ;
; 0.783  ; Divisor50Clk:divisor_clk|Count[2]  ; Divisor50Clk:divisor_clk|Count[9]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.935      ;
; 0.783  ; Divisor50Clk:divisor_clk|Count[1]  ; Divisor50Clk:divisor_clk|Count[8]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.000      ; 0.935      ;
; 0.786  ; Divisor50Clk:divisor_clk|Count[24] ; Divisor50Clk:divisor_clk|Count[22] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.001     ; 0.937      ;
; 0.788  ; Divisor50Clk:divisor_clk|Count[24] ; Divisor50Clk:divisor_clk|Count[6]  ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.001     ; 0.939      ;
; 0.789  ; Divisor50Clk:divisor_clk|Count[6]  ; Divisor50Clk:divisor_clk|Count[10] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; 0.003      ; 0.944      ;
; 0.790  ; Divisor50Clk:divisor_clk|Count[24] ; Divisor50Clk:divisor_clk|Count[13] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.001     ; 0.941      ;
; 0.791  ; Divisor50Clk:divisor_clk|Count[24] ; Divisor50Clk:divisor_clk|Count[14] ; CLOCK_50                          ; CLOCK_50    ; 0.000        ; -0.001     ; 0.942      ;
+--------+------------------------------------+------------------------------------+-----------------------------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'Divisor50Clk:divisor_clk|clk_temp'                                                                                                                                       ;
+-------+---------------------------------+---------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; Slack ; From Node                       ; To Node                         ; Launch Clock                      ; Latch Clock                       ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------+---------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+
; 0.215 ; load_enable[0]                  ; load_enable[0]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ContadorMod10:unidade_seg|Q[0]  ; ContadorMod10:unidade_seg|Q[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ContadorMod10:unidade_seg|Q[1]  ; ContadorMod10:unidade_seg|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ContadorMod10:dezena_seg|Q[0]   ; ContadorMod10:dezena_seg|Q[0]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ContadorMod10:dezena_seg|Q[1]   ; ContadorMod10:dezena_seg|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ContadorMod10:unidade_min|Q[0]  ; ContadorMod10:unidade_min|Q[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ContadorMod10:dezena_min|Q[0]   ; ContadorMod10:dezena_min|Q[0]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ContadorMod10:unidade_hora|Q[0] ; ContadorMod10:unidade_hora|Q[0] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.367      ;
; 0.215 ; ContadorMod10:dezena_hora|Q[0]  ; ContadorMod10:dezena_hora|Q[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.367      ;
; 0.239 ; load_enable_temp[4]             ; load_enable[4]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.391      ;
; 0.255 ; ContadorMod10:dezena_seg|Q[0]   ; cont_enable[2]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.407      ;
; 0.264 ; load_enable[5]                  ; ContadorMod10:dezena_hora|Q[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.416      ;
; 0.306 ; ContadorMod10:dezena_seg|Q[3]   ; cont_enable[2]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.458      ;
; 0.317 ; ContadorMod10:dezena_hora|Q[1]  ; display3_out[1]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.002     ; 0.467      ;
; 0.325 ; ContadorMod10:unidade_seg|Q[0]  ; display0_out[0]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.001      ; 0.478      ;
; 0.325 ; load_enable_temp[3]             ; load_enable[3]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.006     ; 0.471      ;
; 0.328 ; ContadorMod10:unidade_seg|Q[1]  ; cont_enable[1]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.001      ; 0.481      ;
; 0.328 ; ContadorMod10:unidade_seg|Q[1]  ; display0_out[1]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.001      ; 0.481      ;
; 0.337 ; load_enable[0]                  ; ContadorMod10:dezena_seg|Q[0]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.001      ; 0.490      ;
; 0.376 ; ContadorMod10:dezena_seg|Q[0]   ; display1_out[0]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.528      ;
; 0.377 ; ContadorMod10:dezena_seg|Q[2]   ; cont_enable[2]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.529      ;
; 0.377 ; ContadorMod10:unidade_min|Q[0]  ; display0_out[0]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 0.528      ;
; 0.378 ; ContadorMod10:dezena_min|Q[2]   ; display3_out[2]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.530      ;
; 0.379 ; ContadorMod10:unidade_seg|Q[0]  ; ContadorMod10:unidade_seg|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.531      ;
; 0.380 ; ContadorMod10:unidade_seg|Q[0]  ; ContadorMod10:unidade_seg|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.532      ;
; 0.383 ; ContadorMod10:unidade_seg|Q[0]  ; ContadorMod10:unidade_seg|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.535      ;
; 0.383 ; load_enable[5]                  ; ContadorMod10:dezena_hora|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.535      ;
; 0.385 ; ContadorMod10:dezena_min|Q[2]   ; display1_out[2]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.537      ;
; 0.386 ; load_enable[5]                  ; ContadorMod10:dezena_hora|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.538      ;
; 0.386 ; load_enable[5]                  ; ContadorMod10:dezena_hora|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.538      ;
; 0.387 ; load_enable[2]                  ; ContadorMod10:unidade_min|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.539      ;
; 0.388 ; load_enable[2]                  ; ContadorMod10:unidade_min|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.540      ;
; 0.389 ; ContadorMod10:dezena_seg|Q[1]   ; cont_enable[2]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.541      ;
; 0.389 ; load_enable[0]                  ; ContadorMod10:unidade_seg|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.541      ;
; 0.390 ; ContadorMod10:dezena_min|Q[1]   ; display1_out[1]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.542      ;
; 0.390 ; ContadorMod10:dezena_min|Q[0]   ; display3_out[0]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.542      ;
; 0.391 ; load_enable[0]                  ; ContadorMod10:unidade_seg|Q[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.543      ;
; 0.391 ; load_enable[0]                  ; ContadorMod10:unidade_seg|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.543      ;
; 0.392 ; load_enable[2]                  ; ContadorMod10:unidade_min|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.544      ;
; 0.392 ; load_enable[2]                  ; ContadorMod10:unidade_min|Q[0]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.544      ;
; 0.394 ; load_enable[0]                  ; ContadorMod10:unidade_seg|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.546      ;
; 0.416 ; ContadorMod10:unidade_seg|Q[3]  ; ContadorMod10:unidade_seg|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.568      ;
; 0.416 ; ContadorMod10:unidade_seg|Q[3]  ; ContadorMod10:unidade_seg|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.568      ;
; 0.416 ; ContadorMod10:unidade_min|Q[2]  ; ContadorMod10:unidade_min|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.568      ;
; 0.417 ; ContadorMod10:unidade_seg|Q[3]  ; ContadorMod10:unidade_seg|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.569      ;
; 0.421 ; ContadorMod10:unidade_min|Q[1]  ; ContadorMod10:unidade_min|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.573      ;
; 0.423 ; ContadorMod10:unidade_min|Q[1]  ; ContadorMod10:unidade_min|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.575      ;
; 0.430 ; ContadorMod10:dezena_min|Q[2]   ; ContadorMod10:dezena_min|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.582      ;
; 0.432 ; ContadorMod10:dezena_min|Q[2]   ; ContadorMod10:dezena_min|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.584      ;
; 0.442 ; load_enable_temp[5]             ; load_enable[5]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.006     ; 0.588      ;
; 0.446 ; ContadorMod10:dezena_min|Q[0]   ; display1_out[0]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.005      ; 0.603      ;
; 0.447 ; load_enable_temp[2]             ; load_enable[2]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.006     ; 0.593      ;
; 0.448 ; ContadorMod10:dezena_seg|Q[3]   ; display1_out[3]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.007     ; 0.593      ;
; 0.448 ; ContadorMod10:unidade_seg|Q[0]  ; cont_enable[1]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.001      ; 0.601      ;
; 0.448 ; ContadorMod10:dezena_hora|Q[2]  ; display3_out[2]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.006     ; 0.594      ;
; 0.449 ; ContadorMod10:dezena_seg|Q[0]   ; ContadorMod10:dezena_seg|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.601      ;
; 0.451 ; ContadorMod10:dezena_seg|Q[0]   ; ContadorMod10:dezena_seg|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.603      ;
; 0.451 ; ContadorMod10:dezena_seg|Q[0]   ; ContadorMod10:dezena_seg|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.603      ;
; 0.452 ; ContadorMod10:dezena_hora|Q[3]  ; display3_out[3]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.008     ; 0.596      ;
; 0.452 ; ContadorMod10:dezena_seg|Q[1]   ; display1_out[1]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.005     ; 0.599      ;
; 0.454 ; load_enable[0]                  ; ContadorMod10:dezena_seg|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.001      ; 0.607      ;
; 0.456 ; load_enable[0]                  ; ContadorMod10:dezena_seg|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.001      ; 0.609      ;
; 0.457 ; load_enable[0]                  ; ContadorMod10:dezena_seg|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.001      ; 0.610      ;
; 0.458 ; ContadorMod10:unidade_min|Q[2]  ; display0_out[2]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.006     ; 0.604      ;
; 0.458 ; ContadorMod10:dezena_min|Q[3]   ; cont_enable[4]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.004      ; 0.614      ;
; 0.459 ; ContadorMod10:unidade_min|Q[2]  ; cont_enable[3]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.006     ; 0.605      ;
; 0.459 ; ContadorMod10:unidade_seg|Q[3]  ; cont_enable[1]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.001      ; 0.612      ;
; 0.459 ; ContadorMod10:dezena_seg|Q[2]   ; display1_out[2]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.005     ; 0.606      ;
; 0.461 ; ContadorMod10:unidade_min|Q[2]  ; display2_out[2]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.006     ; 0.607      ;
; 0.467 ; ContadorMod10:unidade_min|Q[0]  ; ContadorMod10:unidade_min|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.619      ;
; 0.468 ; ContadorMod10:unidade_seg|Q[2]  ; cont_enable[1]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.001      ; 0.621      ;
; 0.469 ; ContadorMod10:dezena_hora|Q[3]  ; ContadorMod10:dezena_hora|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.621      ;
; 0.470 ; ContadorMod10:dezena_hora|Q[0]  ; display3_out[0]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.006     ; 0.616      ;
; 0.470 ; ContadorMod10:dezena_min|Q[3]   ; ContadorMod10:dezena_min|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.622      ;
; 0.472 ; ContadorMod10:unidade_min|Q[0]  ; ContadorMod10:unidade_min|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.624      ;
; 0.473 ; load_enable[3]                  ; ContadorMod10:dezena_min|Q[0]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.006     ; 0.619      ;
; 0.473 ; ContadorMod10:dezena_hora|Q[3]  ; ContadorMod10:dezena_hora|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.625      ;
; 0.473 ; ContadorMod10:dezena_min|Q[1]   ; ContadorMod10:dezena_min|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.625      ;
; 0.474 ; load_enable[3]                  ; ContadorMod10:dezena_min|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.006     ; 0.620      ;
; 0.476 ; ContadorMod10:dezena_min|Q[1]   ; display3_out[1]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.004      ; 0.632      ;
; 0.477 ; ContadorMod10:unidade_min|Q[0]  ; ContadorMod10:unidade_min|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.629      ;
; 0.481 ; ContadorMod10:dezena_min|Q[3]   ; display1_out[3]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.002     ; 0.631      ;
; 0.482 ; ContadorMod10:unidade_hora|Q[0] ; ContadorMod10:unidade_hora|Q[1] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.634      ;
; 0.482 ; ContadorMod10:unidade_min|Q[1]  ; display0_out[1]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.001     ; 0.633      ;
; 0.482 ; ContadorMod10:unidade_seg|Q[1]  ; ContadorMod10:unidade_seg|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.634      ;
; 0.483 ; ContadorMod10:unidade_seg|Q[1]  ; ContadorMod10:unidade_seg|Q[3]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.635      ;
; 0.484 ; ContadorMod10:dezena_seg|Q[1]   ; ContadorMod10:dezena_seg|Q[2]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.636      ;
; 0.484 ; ContadorMod10:dezena_min|Q[3]   ; display3_out[3]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.002     ; 0.634      ;
; 0.486 ; ContadorMod10:unidade_min|Q[1]  ; ContadorMod10:unidade_min|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.638      ;
; 0.486 ; ContadorMod10:dezena_seg|Q[1]   ; ContadorMod10:dezena_seg|Q[3]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.638      ;
; 0.487 ; ContadorMod10:dezena_hora|Q[1]  ; ContadorMod10:dezena_hora|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.639      ;
; 0.488 ; ContadorMod10:unidade_hora|Q[2] ; ContadorMod10:unidade_hora|Q[2] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.640      ;
; 0.488 ; ContadorMod10:unidade_hora|Q[2] ; ContadorMod10:unidade_hora|Q[3] ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.640      ;
; 0.492 ; ContadorMod10:dezena_hora|Q[2]  ; ContadorMod10:dezena_hora|Q[2]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.644      ;
; 0.495 ; ContadorMod10:unidade_hora|Q[1] ; cont_enable[5]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.647      ;
; 0.497 ; ContadorMod10:dezena_hora|Q[3]  ; ContadorMod10:dezena_hora|Q[1]  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.649      ;
; 0.498 ; ContadorMod10:dezena_min|Q[2]   ; ContadorMod10:dezena_min|Q[1]   ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.650      ;
; 0.499 ; ContadorMod10:unidade_seg|Q[2]  ; display0_out[2]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.004     ; 0.647      ;
; 0.503 ; ContadorMod10:unidade_hora|Q[3] ; cont_enable[5]                  ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; 0.000      ; 0.655      ;
; 0.505 ; ContadorMod10:unidade_hora|Q[2] ; display2_out[2]                 ; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 0.000        ; -0.004     ; 0.653      ;
+-------+---------------------------------+---------------------------------+-----------------------------------+-----------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'CLOCK_50'                                                                             ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock    ; Clock Edge ; Target                             ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+
; -1.380 ; 1.000        ; 2.380          ; Port Rate        ; CLOCK_50 ; Rise       ; CLOCK_50                           ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[10] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[10] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[11] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[11] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[12] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[12] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[13] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[13] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[14] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[14] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[15] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[15] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[16] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[16] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[17] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[17] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[18] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[18] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[19] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[19] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[20] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[20] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[21] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[21] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[22] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[22] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[23] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[23] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[24] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[24] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[4]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[4]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[5]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[5]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[6]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[6]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[7]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[7]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[8]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[8]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[9]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|Count[9]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp  ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50|combout                   ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|inclk[0]          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; CLOCK_50~clkctrl|outclk            ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[0]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[0]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[10]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[10]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[11]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[11]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[12]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[12]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[13]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[13]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[14]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[14]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[15]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[15]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[16]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[16]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[17]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[17]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[18]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[18]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[19]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[19]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[1]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[1]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[20]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[20]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[21]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[21]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[22]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[22]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[23]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[23]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[24]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[24]|clk          ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[2]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[2]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[3]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[3]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[4]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; Low Pulse Width  ; CLOCK_50 ; Rise       ; divisor_clk|Count[4]|clk           ;
; 0.500  ; 0.500        ; 0.000          ; High Pulse Width ; CLOCK_50 ; Rise       ; divisor_clk|Count[5]|clk           ;
+--------+--------------+----------------+------------------+----------+------------+------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'Divisor50Clk:divisor_clk|clk_temp'                                                                          ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+---------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock                             ; Clock Edge ; Target                          ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+---------------------------------+
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_hora|Q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_hora|Q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_hora|Q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_hora|Q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_hora|Q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_hora|Q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_hora|Q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_hora|Q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_min|Q[0]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_min|Q[0]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_min|Q[1]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_min|Q[1]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_min|Q[2]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_min|Q[2]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_min|Q[3]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_min|Q[3]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_seg|Q[0]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_seg|Q[0]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_seg|Q[1]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_seg|Q[1]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_seg|Q[2]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_seg|Q[2]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_seg|Q[3]   ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:dezena_seg|Q[3]   ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_hora|Q[0] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_hora|Q[0] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_hora|Q[1] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_hora|Q[1] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_hora|Q[2] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_hora|Q[2] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_hora|Q[3] ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_hora|Q[3] ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_min|Q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_min|Q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_min|Q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_min|Q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_min|Q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_min|Q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_min|Q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_min|Q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_seg|Q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_seg|Q[0]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_seg|Q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_seg|Q[1]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_seg|Q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_seg|Q[2]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_seg|Q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; ContadorMod10:unidade_seg|Q[3]  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[0]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[0]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[1]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[1]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[2]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[2]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[3]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[3]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[4]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[4]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[5]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; cont_enable[5]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display0_out[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display1_out[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display1_out[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display1_out[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display1_out[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display1_out[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display1_out[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display1_out[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display1_out[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display2_out[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display2_out[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display2_out[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display2_out[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display2_out[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display2_out[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display2_out[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display2_out[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display3_out[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display3_out[0]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display3_out[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display3_out[1]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display3_out[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display3_out[2]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display3_out[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; display3_out[3]                 ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; load_enable[0]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; load_enable[0]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; load_enable[2]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; load_enable[2]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; load_enable[3]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; load_enable[3]                  ;
; -0.500 ; 0.500        ; 1.000          ; High Pulse Width ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; load_enable[4]                  ;
; -0.500 ; 0.500        ; 1.000          ; Low Pulse Width  ; Divisor50Clk:divisor_clk|clk_temp ; Rise       ; load_enable[4]                  ;
+--------+--------------+----------------+------------------+-----------------------------------+------------+---------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                      ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; KEY[*]    ; Divisor50Clk:divisor_clk|clk_temp ; 3.166  ; 3.166  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  KEY[0]   ; Divisor50Clk:divisor_clk|clk_temp ; 3.166  ; 3.166  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; SW[*]     ; Divisor50Clk:divisor_clk|clk_temp ; 0.482  ; 0.482  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[0]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.206  ; 0.206  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[1]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.261  ; 0.261  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[2]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.210  ; 0.210  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[3]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.134  ; 0.134  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[5]    ; Divisor50Clk:divisor_clk|clk_temp ; -0.013 ; -0.013 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[6]    ; Divisor50Clk:divisor_clk|clk_temp ; -0.131 ; -0.131 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[8]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.064  ; 0.064  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[9]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.482  ; 0.482  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; KEY[*]    ; Divisor50Clk:divisor_clk|clk_temp ; -2.399 ; -2.399 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  KEY[0]   ; Divisor50Clk:divisor_clk|clk_temp ; -2.399 ; -2.399 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; SW[*]     ; Divisor50Clk:divisor_clk|clk_temp ; 0.288  ; 0.288  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[0]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.016  ; 0.016  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[1]    ; Divisor50Clk:divisor_clk|clk_temp ; -0.026 ; -0.026 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[2]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.042  ; 0.042  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[3]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.089  ; 0.089  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[5]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.161  ; 0.161  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[6]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.253  ; 0.253  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[8]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.288  ; 0.288  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[9]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.280  ; 0.280  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                          ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; HEX0[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 4.416 ; 4.416 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.372 ; 4.372 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.416 ; 4.416 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.269 ; 4.269 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.394 ; 4.394 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.278 ; 4.278 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.283 ; 4.283 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.285 ; 4.285 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; HEX1[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 4.347 ; 4.347 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.207 ; 4.207 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.296 ; 4.296 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.294 ; 4.294 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.302 ; 4.302 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.313 ; 4.313 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.347 ; 4.347 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.343 ; 4.343 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; HEX2[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 4.406 ; 4.406 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.332 ; 4.332 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.260 ; 4.260 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.297 ; 4.297 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.293 ; 4.293 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.346 ; 4.346 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.391 ; 4.391 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.406 ; 4.406 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; HEX3[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 4.671 ; 4.671 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.404 ; 4.404 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.671 ; 4.671 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.551 ; 4.551 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.376 ; 4.376 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.251 ; 4.251 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.418 ; 4.418 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.558 ; 4.558 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; HEX0[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 4.079 ; 4.079 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.176 ; 4.176 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.215 ; 4.215 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.083 ; 4.083 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.199 ; 4.199 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.086 ; 4.086 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.079 ; 4.079 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.085 ; 4.085 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; HEX1[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 4.054 ; 4.054 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.054 ; 4.054 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.150 ; 4.150 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.148 ; 4.148 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.158 ; 4.158 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.171 ; 4.171 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.195 ; 4.195 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.201 ; 4.201 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; HEX2[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 4.191 ; 4.191 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.266 ; 4.266 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.191 ; 4.191 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.231 ; 4.231 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.232 ; 4.232 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.289 ; 4.289 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.324 ; 4.324 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.348 ; 4.348 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; HEX3[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 4.056 ; 4.056 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.214 ; 4.214 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.476 ; 4.476 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.360 ; 4.360 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.176 ; 4.176 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.056 ; 4.056 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.214 ; 4.214 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.357 ; 4.357 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+


+--------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                              ;
+------------------------------------+---------+--------+----------+---------+---------------------+
; Clock                              ; Setup   ; Hold   ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------+---------+--------+----------+---------+---------------------+
; Worst-case Slack                   ; -3.379  ; -2.692 ; N/A      ; N/A     ; -1.631              ;
;  CLOCK_50                          ; -3.379  ; -2.692 ; N/A      ; N/A     ; -1.631              ;
;  Divisor50Clk:divisor_clk|clk_temp ; -1.118  ; 0.215  ; N/A      ; N/A     ; -0.611              ;
; Design-wide TNS                    ; -90.216 ; -2.692 ; 0.0      ; 0.0     ; -100.613            ;
;  CLOCK_50                          ; -57.886 ; -2.692 ; N/A      ; N/A     ; -33.403             ;
;  Divisor50Clk:divisor_clk|clk_temp ; -32.330 ; 0.000  ; N/A      ; N/A     ; -67.210             ;
+------------------------------------+---------+--------+----------+---------+---------------------+


+----------------------------------------------------------------------------------------------------------------+
; Setup Times                                                                                                    ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; KEY[*]    ; Divisor50Clk:divisor_clk|clk_temp ; 6.723 ; 6.723 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  KEY[0]   ; Divisor50Clk:divisor_clk|clk_temp ; 6.723 ; 6.723 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; SW[*]     ; Divisor50Clk:divisor_clk|clk_temp ; 2.055 ; 2.055 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[0]    ; Divisor50Clk:divisor_clk|clk_temp ; 1.508 ; 1.508 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[1]    ; Divisor50Clk:divisor_clk|clk_temp ; 1.605 ; 1.605 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[2]    ; Divisor50Clk:divisor_clk|clk_temp ; 1.511 ; 1.511 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[3]    ; Divisor50Clk:divisor_clk|clk_temp ; 1.274 ; 1.274 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[5]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.893 ; 0.893 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[6]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.667 ; 0.667 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[8]    ; Divisor50Clk:divisor_clk|clk_temp ; 1.147 ; 1.147 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[9]    ; Divisor50Clk:divisor_clk|clk_temp ; 2.055 ; 2.055 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Hold Times                                                                                                       ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise   ; Fall   ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+
; KEY[*]    ; Divisor50Clk:divisor_clk|clk_temp ; -2.399 ; -2.399 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  KEY[0]   ; Divisor50Clk:divisor_clk|clk_temp ; -2.399 ; -2.399 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; SW[*]     ; Divisor50Clk:divisor_clk|clk_temp ; 0.288  ; 0.288  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[0]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.016  ; 0.016  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[1]    ; Divisor50Clk:divisor_clk|clk_temp ; -0.026 ; -0.026 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[2]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.042  ; 0.042  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[3]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.089  ; 0.089  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[5]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.161  ; 0.161  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[6]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.253  ; 0.253  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[8]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.288  ; 0.288  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  SW[9]    ; Divisor50Clk:divisor_clk|clk_temp ; 0.280  ; 0.280  ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
+-----------+-----------------------------------+--------+--------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Clock to Output Times                                                                                          ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; HEX0[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 9.079 ; 9.079 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.933 ; 8.933 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 9.079 ; 9.079 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.717 ; 8.717 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 9.009 ; 9.009 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.685 ; 8.685 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.725 ; 8.725 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.735 ; 8.735 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; HEX1[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 8.793 ; 8.793 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.439 ; 8.439 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.742 ; 8.742 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.739 ; 8.739 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.745 ; 8.745 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.759 ; 8.759 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.761 ; 8.761 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.793 ; 8.793 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; HEX2[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 9.064 ; 9.064 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.861 ; 8.861 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.701 ; 8.701 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.738 ; 8.738 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.700 ; 8.700 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.901 ; 8.901 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 9.041 ; 9.041 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 9.064 ; 9.064 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; HEX3[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 9.612 ; 9.612 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 9.091 ; 9.091 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 9.612 ; 9.612 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 9.286 ; 9.286 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 9.044 ; 9.044 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 8.724 ; 8.724 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 9.072 ; 9.072 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 9.455 ; 9.455 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                                                  ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; Data Port ; Clock Port                        ; Rise  ; Fall  ; Clock Edge ; Clock Reference                   ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+
; HEX0[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 4.079 ; 4.079 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.176 ; 4.176 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.215 ; 4.215 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.083 ; 4.083 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.199 ; 4.199 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.086 ; 4.086 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.079 ; 4.079 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX0[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.085 ; 4.085 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; HEX1[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 4.054 ; 4.054 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.054 ; 4.054 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.150 ; 4.150 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.148 ; 4.148 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.158 ; 4.158 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.171 ; 4.171 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.195 ; 4.195 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX1[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.201 ; 4.201 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; HEX2[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 4.191 ; 4.191 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.266 ; 4.266 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.191 ; 4.191 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.231 ; 4.231 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.232 ; 4.232 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.289 ; 4.289 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.324 ; 4.324 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX2[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.348 ; 4.348 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
; HEX3[*]   ; Divisor50Clk:divisor_clk|clk_temp ; 4.056 ; 4.056 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[0]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.214 ; 4.214 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[1]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.476 ; 4.476 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[2]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.360 ; 4.360 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[3]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.176 ; 4.176 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[4]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.056 ; 4.056 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[5]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.214 ; 4.214 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
;  HEX3[6]  ; Divisor50Clk:divisor_clk|clk_temp ; 4.357 ; 4.357 ; Rise       ; Divisor50Clk:divisor_clk|clk_temp ;
+-----------+-----------------------------------+-------+-------+------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                   ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; CLOCK_50                          ; CLOCK_50                          ; 675      ; 0        ; 0        ; 0        ;
; Divisor50Clk:divisor_clk|clk_temp ; CLOCK_50                          ; 1        ; 1        ; 0        ; 0        ;
; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 240      ; 0        ; 0        ; 0        ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                    ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; From Clock                        ; To Clock                          ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
; CLOCK_50                          ; CLOCK_50                          ; 675      ; 0        ; 0        ; 0        ;
; Divisor50Clk:divisor_clk|clk_temp ; CLOCK_50                          ; 1        ; 1        ; 0        ; 0        ;
; Divisor50Clk:divisor_clk|clk_temp ; Divisor50Clk:divisor_clk|clk_temp ; 240      ; 0        ; 0        ; 0        ;
+-----------------------------------+-----------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 9     ; 9    ;
; Unconstrained Input Port Paths  ; 76    ; 76   ;
; Unconstrained Output Ports      ; 28    ; 28   ;
; Unconstrained Output Port Paths ; 112   ; 112  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Fri May  5 18:03:59 2017
Info: Command: quartus_sta ex2c -c Relogio
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Relogio.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name Divisor50Clk:divisor_clk|clk_temp Divisor50Clk:divisor_clk|clk_temp
    Info (332105): create_clock -period 1.000 -name CLOCK_50 CLOCK_50
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -3.379
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.379       -57.886 CLOCK_50 
    Info (332119):    -1.118       -32.330 Divisor50Clk:divisor_clk|clk_temp 
Info (332146): Worst-case hold slack is -2.692
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.692        -2.692 CLOCK_50 
    Info (332119):     0.445         0.000 Divisor50Clk:divisor_clk|clk_temp 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.631
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.631       -33.403 CLOCK_50 
    Info (332119):    -0.611       -67.210 Divisor50Clk:divisor_clk|clk_temp 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Critical Warning (332148): Timing requirements not met
Info (332146): Worst-case setup slack is -0.834
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -0.834        -9.159 CLOCK_50 
    Info (332119):     0.180         0.000 Divisor50Clk:divisor_clk|clk_temp 
Info (332146): Worst-case hold slack is -1.719
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.719        -1.719 CLOCK_50 
    Info (332119):     0.215         0.000 Divisor50Clk:divisor_clk|clk_temp 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -1.380
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -1.380       -27.380 CLOCK_50 
    Info (332119):    -0.500       -55.000 Divisor50Clk:divisor_clk|clk_temp 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 297 megabytes
    Info: Processing ended: Fri May  5 18:04:00 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


