--TESTBENCH FOR ROM.vhd
--
library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;

entity ROMtestbench is

end ROMtestbench;

architecture ROMtb of ROMtestbench is 
component ROMtest is
port(dataInput: in std_logic_vector(31 downto 0);
	output: out std_logic_vector(31 dpownto 0)

	);
end component;

signal dataInput:  std_logic_vector(31 downto 0);
signal output: std_logic_vector(31 downto 0);

begin 
uut ROMtestbench portmap (dataInput,output);

stim_proc: process
	begin
		dataInput<=x"00000000000000000000000000000000"; --initializing with hex value this time--
wait for 10 ns;

for k in 1 to 5 loop ---5 executions for testing 