/*
 * RSP Compiler plug in for Project 64 (A Nintendo 64 emulator).
 *
 * (c) Copyright 2001 jabo (jabo@emulation64.com) and
 * zilmar (zilmar@emulation64.com)
 *
 * pj64 homepage: www.pj64.net
 *
 * Permission to use, copy, modify and distribute Project64 in both binary and
 * source form, for non-commercial purposes, is hereby granted without fee,
 * providing that this license information and copyright notice appear with
 * all copies and any derived work.
 *
 * This software is provided 'as-is', without any express or implied
 * warranty. In no event shall the authors be held liable for any damages
 * arising from the use of this software.
 *
 * Project64 is freeware for PERSONAL USE only. Commercial users should
 * seek permission of the copyright holders first. Commercial use includes
 * charging money for Project64 or software derived from Project64.
 *
 * The copyright holders request that bug fixes and improvements to the code
 * should be forwarded to them so if they want them.
 *
 */

#include "rsp.h"
#include "rsp_recompiler_cpu.h"

#define RSP_SAFE_ANALYSIS	/* makes optimization less risky (dlist useful) */

/************************************************************
** IsOpcodeNop
**
** Output: BOOLean whether opcode at PC is a NOP
** Input: PC
*************************************************************/

int32_t IsOpcodeNop(uint32_t PC)
{
    RSPOPCODE RspOp;
    RSP_LW_IMEM(PC, &RspOp.Hex);

    if (RspOp.op == RSP_SPECIAL && RspOp.funct == RSP_SPECIAL_SLL) {
	return (RspOp.rd == 0) ? 1 : 0;
    }

    return 0;
}

/************************************************************
** IsNextInstructionMmx
**
** Output: determines EMMS status
** Input: PC
*************************************************************/

int32_t IsNextInstructionMmx(uint32_t PC)
{
    RSPOPCODE RspOp;

    if (IsMmxEnabled == 0)
	return 0;

    PC += 4;
    if (PC >= 0x1000)
	return 0;
    RSP_LW_IMEM(PC, &RspOp.Hex);

    if (RspOp.op != RSP_CP2)
	return 0;

    if ((RspOp.rs & 0x10) != 0) {
	switch (RspOp.funct) {
	case RSP_VECTOR_VMULF:
	case RSP_VECTOR_VMUDL:	/* Warning: Not all handled? */
	case RSP_VECTOR_VMUDM:
	case RSP_VECTOR_VMUDN:
	case RSP_VECTOR_VMUDH:
	    if (1 == WriteToAccum(7, PC)) {
		return 0;
	    } else if ((RspOp.rs & 0x0f) >= 2 && (RspOp.rs & 0x0f) <= 7
		       && IsMmx2Enabled == 0) {
		return 0;
	    } else
		return 1;

	case RSP_VECTOR_VAND:
	case RSP_VECTOR_VOR:
	case RSP_VECTOR_VXOR:
	    if (1 == WriteToAccum(Low16BitAccum, PC)) {
		return 0;
	    } else if ((RspOp.rs & 0x0f) >= 2 && (RspOp.rs & 0x0f) <= 7
		       && IsMmx2Enabled == 0) {
		return 0;
	    } else
		return 1;

	case RSP_VECTOR_VADD:
	    /* Requires no accumulator write! & No flags! */
	    if (WriteToAccum(Low16BitAccum, RSPCompilePC) == 1) {
		return 0;
	    } else if (UseRspFlags(RSPCompilePC) == 1) {
		return 0;
	    } else if ((RspOp.rs & 0x0f) >= 2 && (RspOp.rs & 0x0f) <= 7
		       && IsMmx2Enabled == 0) {
		return 0;
	    } else
		return 1;

	default:
	    return 0;
	}
    } else
	return 0;
}

/************************************************************
** WriteToAccum2
**
** Output:
**	1: Accumulation series
**	0: Accumulator is reset after this op
**
** Input: PC, Location in accumulator
*************************************************************/

#define HIT_BRANCH	0x2

uint32_t WriteToAccum2(int32_t Location, int32_t PC, int32_t RecursiveCall)
{
    RSPOPCODE RspOp;
    uint32_t BranchTarget = 0;
    int32_t BranchImmed = 0;
    uint32_t JumpTarget = 0;
    int32_t JumpUncond = 0;

    int32_t Instruction_State = RSPNextInstruction;

    if (Compiler.bAccum == 0)
	return 1;

    if (Instruction_State == DELAY_SLOT) {
	return 1;
    }

    do {
	PC += 4;
	if (PC >= 0x1000) {
	    return 1;
	}
	RSP_LW_IMEM(PC, &RspOp.Hex);

	switch (RspOp.op) {
	case RSP_REGIMM:
	    switch (RspOp.rt) {
	    case RSP_REGIMM_BLTZ:
	    case RSP_REGIMM_BGEZ:
	    case RSP_REGIMM_BLTZAL:
	    case RSP_REGIMM_BGEZAL:
		Instruction_State = DO_DELAY_SLOT;
		break;
	    default:
		CompilerWarning("Unkown opcode in WriteToAccum\n%s",
				RSPOpcodeName(RspOp.Hex, PC));
		return 1;
	    }
	    break;
	case RSP_SPECIAL:
	    switch (RspOp.funct) {
	    case RSP_SPECIAL_SLL:
	    case RSP_SPECIAL_SRL:
	    case RSP_SPECIAL_SRA:
	    case RSP_SPECIAL_SLLV:
	    case RSP_SPECIAL_SRLV:
	    case RSP_SPECIAL_SRAV:
	    case RSP_SPECIAL_ADD:
	    case RSP_SPECIAL_ADDU:
	    case RSP_SPECIAL_SUB:
	    case RSP_SPECIAL_SUBU:
	    case RSP_SPECIAL_AND:
	    case RSP_SPECIAL_OR:
	    case RSP_SPECIAL_XOR:
	    case RSP_SPECIAL_NOR:
	    case RSP_SPECIAL_SLT:
	    case RSP_SPECIAL_SLTU:
	    case RSP_SPECIAL_BREAK:
		break;

	    case RSP_SPECIAL_JR:
		Instruction_State = DO_DELAY_SLOT;
		break;

	    default:
		CompilerWarning("Unkown opcode in WriteToAccum\n%s",
				RSPOpcodeName(RspOp.Hex, PC));
		return 1;
	    }
	    break;
	case RSP_J:
	case RSP_JAL:
	    if (!JumpTarget) {
		JumpUncond = 1;
		JumpTarget = (RspOp.target << 2) & 0xFFC;
	    }
	    Instruction_State = DO_DELAY_SLOT;
	    break;

	case RSP_BEQ:
	case RSP_BNE:
	case RSP_BLEZ:
	case RSP_BGTZ:
	    Instruction_State = DO_DELAY_SLOT;
	    BranchTarget =
		(PC + ((int16_t) RspOp.offset << 2) + 4) & 0xFFC;
	    BranchImmed = (int16_t) RspOp.offset;
	    break;
	case RSP_ADDI:
	case RSP_ADDIU:
	case RSP_SLTI:
	case RSP_SLTIU:
	case RSP_ANDI:
	case RSP_ORI:
	case RSP_XORI:
	case RSP_LUI:
	case RSP_CP0:
	    break;

	case RSP_CP2:
	    if ((RspOp.rs & 0x10) != 0) {
		switch (RspOp.funct) {
		case RSP_VECTOR_VMULF:
		case RSP_VECTOR_VMUDL:
		case RSP_VECTOR_VMUDM:
		case RSP_VECTOR_VMUDN:
		case RSP_VECTOR_VMUDH:
		    return 0;
		case RSP_VECTOR_VMACF:
		case RSP_VECTOR_VMADL:
		case RSP_VECTOR_VMADM:
		case RSP_VECTOR_VMADN:
		case RSP_VECTOR_VMADH:
		    return 1;
		case RSP_VECTOR_VABS:	// hope this is ok
		case RSP_VECTOR_VADD:
		case RSP_VECTOR_VADDC:
		case RSP_VECTOR_VSUB:
		case RSP_VECTOR_VSUBC:
		case RSP_VECTOR_VAND:
		case RSP_VECTOR_VOR:
		case RSP_VECTOR_VXOR:
		case RSP_VECTOR_VNXOR:
		case RSP_VECTOR_VCR:
		case RSP_VECTOR_VCH:
		case RSP_VECTOR_VCL:
		case RSP_VECTOR_VRCP:
		case RSP_VECTOR_VRCPL:	// hope this is ok
		case RSP_VECTOR_VRCPH:
		case RSP_VECTOR_VRSQL:
		case RSP_VECTOR_VRSQH:	// hope this is ok
		case RSP_VECTOR_VLT:
		case RSP_VECTOR_VEQ:
		case RSP_VECTOR_VGE:
		    if (Location == Low16BitAccum) {
			return 0;
		    }
		    break;

		case RSP_VECTOR_VMOV:
		case RSP_VECTOR_VMRG:
		    break;
		case RSP_VECTOR_VSAW:
		    return 1;
		default:
		    CompilerWarning
			("Unkown opcode in WriteToVectorDest\n%s",
			 RSPOpcodeName(RspOp.Hex, PC));
		    return 1;
		}
	    } else {
		switch (RspOp.rs) {
		case RSP_COP2_CF:
		case RSP_COP2_CT:
		case RSP_COP2_MT:
		case RSP_COP2_MF:
		    break;
		default:
		    CompilerWarning
			("Unkown opcode in WriteToVectorDest\n%s",
			 RSPOpcodeName(RspOp.Hex, PC));
		    return 1;
		}
	    }
	    break;
	case RSP_LB:
	case RSP_LH:
	case RSP_LW:
	case RSP_LBU:
	case RSP_LHU:
	case RSP_SB:
	case RSP_SH:
	case RSP_SW:
	    break;
	case RSP_LC2:
	    switch (RspOp.rd) {
	    case RSP_LSC2_SV:
	    case RSP_LSC2_DV:
	    case RSP_LSC2_RV:
	    case RSP_LSC2_QV:
	    case RSP_LSC2_LV:
	    case RSP_LSC2_UV:
	    case RSP_LSC2_PV:
	    case RSP_LSC2_TV:
		break;
	    default:
		CompilerWarning("Unkown opcode in WriteToAccum\n%s",
				RSPOpcodeName(RspOp.Hex, PC));
		return 1;
	    }
	    break;
	case RSP_SC2:
	    switch (RspOp.rd) {
	    case RSP_LSC2_BV:
	    case RSP_LSC2_SV:
	    case RSP_LSC2_LV:
	    case RSP_LSC2_DV:
	    case RSP_LSC2_QV:
	    case RSP_LSC2_RV:
	    case RSP_LSC2_PV:
	    case RSP_LSC2_UV:
	    case RSP_LSC2_HV:
	    case RSP_LSC2_FV:
	    case RSP_LSC2_WV:
	    case RSP_LSC2_TV:
		break;
	    default:
		CompilerWarning("Unkown opcode in WriteToAccum\n%s",
				RSPOpcodeName(RspOp.Hex, PC));
		return 1;
	    }
	    break;
	default:
	    CompilerWarning("Unkown opcode in WriteToAccum\n%s",
			    RSPOpcodeName(RspOp.Hex, PC));
	    return 1;
	}
	switch (Instruction_State) {
	case NORMAL:
	    break;
	case DO_DELAY_SLOT:
	    Instruction_State = DELAY_SLOT;
	    break;
	case DELAY_SLOT:
	    if (JumpUncond) {
		PC = JumpTarget - 0x04;
		Instruction_State = NORMAL;
	    } else {
		Instruction_State = FINISH_BLOCK;
	    }
	    JumpUncond = 0;
	    break;
	}
    } while (Instruction_State != FINISH_BLOCK);

	/***
	** This is a tricky situation because most of the
	** microcode does loops, so looping back and checking
	** can prove effective, but it's still a branch..
	***/

    if (BranchTarget != 0 && RecursiveCall == 0) {
	uint32_t BranchTaken, BranchFall;

	/* analysis of branch taken */
	BranchTaken = WriteToAccum2(Location, BranchTarget - 4, 1);
	/* analysis of branch as nop */
	BranchFall = WriteToAccum2(Location, PC, 1);

	if (BranchImmed < 0) {
	    if (BranchTaken != 0) {
		/*
		 ** took this back branch and couldnt find a place
		 ** that resets the accum or hit a branch etc
		 **/
		return 1;
	    } else if (BranchFall == HIT_BRANCH) {
		/* risky? the loop ended, hit another branch after loop-back */

#if !defined(RSP_SAFE_ANALYSIS)
		CPU_Message
		    ("WriteToDest: Backward branch hit, BranchFall = Hit branch (returning 0)");
		return 0;
#endif
		return 1;
	    } else {
		/* otherwise this is completely valid */
		return BranchFall;
	    }
	} else {
	    if (BranchFall != 0) {
		/*
		 ** took this forward branch and couldnt find a place
		 ** that resets the accum or hit a branch etc
		 **/
		return 1;
	    } else if (BranchTaken == HIT_BRANCH) {
		/* risky? jumped forward, hit another branch */

#if !defined(RSP_SAFE_ANALYSIS)
		CPU_Message
		    ("WriteToDest: Forward branch hit, BranchTaken = Hit branch (returning 0)");
		return 0;
#endif

		return 1;
	    } else {
		/* otherwise this is completely valid */
		return BranchTaken;
	    }
	}
    } else {
	return HIT_BRANCH;
    }
}

int32_t WriteToAccum(int32_t Location, int32_t PC)
{
    uint32_t value = WriteToAccum2(Location, PC, 0);

    if (value == HIT_BRANCH) {
	return 1;		/* ??? */
    } else
	return value;
}

/************************************************************
** WriteToVectorDest
**
** Output:
**	1: Destination is over-written later
**	0: Destination is used as a source later
**
** Input: PC, Register
*************************************************************/

int32_t WriteToVectorDest2(uint32_t DestReg, int32_t PC,
			   int32_t RecursiveCall)
{
    RSPOPCODE RspOp;
    uint32_t BranchTarget = 0;
    int32_t BranchImmed = 0;
    uint32_t JumpTarget = 0;
    int32_t JumpUncond = 0;

    int32_t Instruction_State = RSPNextInstruction;

    if (Compiler.bDest == 0)
	return 1;

    if (Instruction_State == DELAY_SLOT) {
	return 1;
    }

    do {
	PC += 4;
	if (PC >= 0x1000) {
	    return 1;
	}
	RSP_LW_IMEM(PC, &RspOp.Hex);

	switch (RspOp.op) {

	case RSP_REGIMM:
	    switch (RspOp.rt) {
	    case RSP_REGIMM_BLTZ:
	    case RSP_REGIMM_BGEZ:
	    case RSP_REGIMM_BLTZAL:
	    case RSP_REGIMM_BGEZAL:
		Instruction_State = DO_DELAY_SLOT;
		break;
	    default:
		CompilerWarning("Unkown opcode in WriteToVectorDest\n%s",
				RSPOpcodeName(RspOp.Hex, PC));
		return 1;
	    }
	    break;
	case RSP_SPECIAL:
	    switch (RspOp.funct) {
	    case RSP_SPECIAL_SLL:
	    case RSP_SPECIAL_SRL:
	    case RSP_SPECIAL_SRA:
	    case RSP_SPECIAL_SLLV:
	    case RSP_SPECIAL_SRLV:
	    case RSP_SPECIAL_SRAV:
	    case RSP_SPECIAL_ADD:
	    case RSP_SPECIAL_ADDU:
	    case RSP_SPECIAL_SUB:
	    case RSP_SPECIAL_SUBU:
	    case RSP_SPECIAL_AND:
	    case RSP_SPECIAL_OR:
	    case RSP_SPECIAL_XOR:
	    case RSP_SPECIAL_NOR:
	    case RSP_SPECIAL_SLT:
	    case RSP_SPECIAL_SLTU:
	    case RSP_SPECIAL_BREAK:
		break;

	    case RSP_SPECIAL_JR:
		Instruction_State = DO_DELAY_SLOT;
		break;

	    default:
		CompilerWarning("Unkown opcode in WriteToVectorDest\n%s",
				RSPOpcodeName(RspOp.Hex, PC));
		return 1;
	    }
	    break;
	case RSP_J:
	case RSP_JAL:
	    if (!JumpTarget) {
		JumpUncond = 1;
		JumpTarget = (RspOp.target << 2) & 0xFFC;
	    }
	    Instruction_State = DO_DELAY_SLOT;
	    break;
	case RSP_BEQ:
	case RSP_BNE:
	case RSP_BLEZ:
	case RSP_BGTZ:
	    Instruction_State = DO_DELAY_SLOT;
	    BranchTarget =
		(PC + ((int16_t) RspOp.offset << 2) + 4) & 0xFFC;
	    BranchImmed = (int16_t) RspOp.offset;
	    break;
	case RSP_ADDI:
	case RSP_ADDIU:
	case RSP_SLTI:
	case RSP_SLTIU:
	case RSP_ANDI:
	case RSP_ORI:
	case RSP_XORI:
	case RSP_LUI:
	case RSP_CP0:
	    break;

	case RSP_CP2:
	    if ((RspOp.rs & 0x10) != 0) {
		switch (RspOp.funct) {
		case RSP_VECTOR_VMULF:
		case RSP_VECTOR_VMUDL:
		case RSP_VECTOR_VMUDM:
		case RSP_VECTOR_VMUDN:
		case RSP_VECTOR_VMUDH:
		case RSP_VECTOR_VMACF:
		case RSP_VECTOR_VMADL:
		case RSP_VECTOR_VMADM:
		case RSP_VECTOR_VMADN:
		case RSP_VECTOR_VMADH:
		case RSP_VECTOR_VADD:
		case RSP_VECTOR_VADDC:
		case RSP_VECTOR_VSUB:
		case RSP_VECTOR_VSUBC:
		case RSP_VECTOR_VAND:
		case RSP_VECTOR_VOR:
		case RSP_VECTOR_VXOR:
		case RSP_VECTOR_VNXOR:
		case RSP_VECTOR_VABS:
		    if (DestReg == RspOp.rd) {
			return 1;
		    }
		    if (DestReg == RspOp.rt) {
			return 1;
		    }
		    if (DestReg == RspOp.sa) {
			return 0;
		    }
		    break;

		case RSP_VECTOR_VMOV:
		    if (DestReg == RspOp.rt) {
			return 1;
		    }
		    break;

		case RSP_VECTOR_VCR:
		case RSP_VECTOR_VRCP:
		case RSP_VECTOR_VRCPH:
		case RSP_VECTOR_VRSQH:
		case RSP_VECTOR_VCH:
		case RSP_VECTOR_VCL:
		    return 1;

		case RSP_VECTOR_VMRG:
		case RSP_VECTOR_VLT:
		case RSP_VECTOR_VEQ:
		case RSP_VECTOR_VGE:
		    if (DestReg == RspOp.rd) {
			return 1;
		    }
		    if (DestReg == RspOp.rt) {
			return 1;
		    }
		    if (DestReg == RspOp.sa) {
			return 0;
		    }
		    break;
		case RSP_VECTOR_VSAW:
		    if (DestReg == RspOp.sa) {
			return 0;
		    }
		    break;
		default:
		    CompilerWarning
			("Unkown opcode in WriteToVectorDest\n%s",
			 RSPOpcodeName(RspOp.Hex, PC));
		    return 1;
		}
	    } else {
		switch (RspOp.rs) {
		case RSP_COP2_CF:
		case RSP_COP2_CT:
		    break;
		case RSP_COP2_MT:
		    /*      if (DestReg == RspOp.rd) { return 0; } */
		    break;
		case RSP_COP2_MF:
		    if (DestReg == RspOp.rd) {
			return 1;
		    }
		    break;
		default:
		    CompilerWarning
			("Unkown opcode in WriteToVectorDest\n%s",
			 RSPOpcodeName(RspOp.Hex, PC));
		    return 1;
		}
	    }
	    break;
	case RSP_LB:
	case RSP_LH:
	case RSP_LW:
	case RSP_LBU:
	case RSP_LHU:
	case RSP_SB:
	case RSP_SH:
	case RSP_SW:
	    break;
	case RSP_LC2:
	    switch (RspOp.rd) {
	    case RSP_LSC2_SV:
	    case RSP_LSC2_DV:
	    case RSP_LSC2_RV:
		break;

	    case RSP_LSC2_QV:
	    case RSP_LSC2_LV:
	    case RSP_LSC2_UV:
	    case RSP_LSC2_PV:
	    case RSP_LSC2_TV:
		break;

	    default:
		CompilerWarning("Unkown opcode in WriteToVectorDest\n%s",
				RSPOpcodeName(RspOp.Hex, PC));
		return 1;
	    }
	    break;
	case RSP_SC2:
	    switch (RspOp.rd) {
	    case RSP_LSC2_BV:
	    case RSP_LSC2_SV:
	    case RSP_LSC2_LV:
	    case RSP_LSC2_DV:
	    case RSP_LSC2_QV:
	    case RSP_LSC2_RV:
	    case RSP_LSC2_PV:
	    case RSP_LSC2_UV:
	    case RSP_LSC2_HV:
	    case RSP_LSC2_FV:
	    case RSP_LSC2_WV:
	    case RSP_LSC2_TV:
		if (DestReg == RspOp.rt) {
		    return 1;
		}
		break;
	    default:
		CompilerWarning("Unkown opcode in WriteToVectorDest\n%s",
				RSPOpcodeName(RspOp.Hex, PC));
		return 1;
	    }
	    break;
	default:
	    CompilerWarning("Unkown opcode in WriteToVectorDest\n%s",
			    RSPOpcodeName(RspOp.Hex, PC));
	    return 1;
	}
	switch (Instruction_State) {
	case NORMAL:
	    break;
	case DO_DELAY_SLOT:
	    Instruction_State = DELAY_SLOT;
	    break;
	case DELAY_SLOT:
	    if (JumpUncond) {
		PC = JumpTarget - 0x04;
		Instruction_State = NORMAL;
	    } else {
		Instruction_State = FINISH_BLOCK;
	    }
	    JumpUncond = 0;
	    break;
	}
    } while (Instruction_State != FINISH_BLOCK);

	/***
	** This is a tricky situation because most of the
	** microcode does loops, so looping back and checking
	** can prove effective, but it's still a branch..
	***/

    if (BranchTarget != 0 && RecursiveCall == 0) {
	uint32_t BranchTaken, BranchFall;

	/* analysis of branch taken */
	BranchTaken = WriteToVectorDest2(DestReg, BranchTarget - 4, 1);
	/* analysis of branch as nop */
	BranchFall = WriteToVectorDest2(DestReg, PC, 1);

	if (BranchImmed < 0) {
	    if (BranchTaken != 0) {
		/*
		 ** took this back branch and found a place
		 ** that needs this vector as a source
		 **/
		return 1;
	    } else if (BranchFall == HIT_BRANCH) {
		/* (dlist) risky? the loop ended, hit another branch after loop-back */

#if !defined(RSP_SAFE_ANALYSIS)
		CPU_Message
		    ("WriteToDest: Backward branch hit, BranchFall = Hit branch (returning 0)");
		return 0;
#endif

		return 1;
	    } else {
		/* otherwise this is completely valid */
		return BranchFall;
	    }
	} else {
	    if (BranchFall != 0) {
		/*
		 ** took this forward branch and found a place
		 ** that needs this vector as a source
		 **/
		return 1;
	    } else if (BranchTaken == HIT_BRANCH) {
		/* (dlist) risky? jumped forward, hit another branch */

#if !defined(RSP_SAFE_ANALYSIS)
		CPU_Message
		    ("WriteToDest: Forward branch hit, BranchTaken = Hit branch (returning 0)");
		return 0;
#endif

		return 1;
	    } else {
		/* otherwise this is completely valid */
		return BranchTaken;
	    }
	}
    } else {
	return HIT_BRANCH;
    }
}

int32_t WriteToVectorDest(uint32_t DestReg, int32_t PC)
{
    uint32_t value = WriteToVectorDest2(DestReg, PC, 0);

    if (value == HIT_BRANCH) {
	return 1;		/* ??? */
    } else
	return value;
}

/************************************************************
** UseRspFlags
**
** Output:
**	1: Flags are determined not in use
**	0: Either unable to determine or are in use
**
** Input: PC
*************************************************************/

/* TODO: consider delay slots and such in a branch? */
int32_t UseRspFlags(int32_t PC)
{
    RSPOPCODE RspOp;
    int32_t Instruction_State = RSPNextInstruction;

    if (Compiler.bFlags == 0)
	return 1;

    if (Instruction_State == DELAY_SLOT) {
	return 1;
    }

    do {
	PC -= 4;
	if (PC < 0) {
	    return 1;
	}
	RSP_LW_IMEM(PC, &RspOp.Hex);

	switch (RspOp.op) {

	case RSP_REGIMM:
	    switch (RspOp.rt) {
	    case RSP_REGIMM_BLTZ:
	    case RSP_REGIMM_BGEZ:
		Instruction_State = DO_DELAY_SLOT;
		break;
	    default:
		CompilerWarning("Unkown opcode in WriteToVectorDest\n%s",
				RSPOpcodeName(RspOp.Hex, PC));
		return 1;
	    }
	    break;
	case RSP_SPECIAL:
	    switch (RspOp.funct) {
	    case RSP_SPECIAL_SLL:
	    case RSP_SPECIAL_SRL:
	    case RSP_SPECIAL_SRA:
	    case RSP_SPECIAL_SLLV:
	    case RSP_SPECIAL_SRLV:
	    case RSP_SPECIAL_SRAV:
	    case RSP_SPECIAL_ADD:
	    case RSP_SPECIAL_ADDU:
	    case RSP_SPECIAL_SUB:
	    case RSP_SPECIAL_SUBU:
	    case RSP_SPECIAL_AND:
	    case RSP_SPECIAL_OR:
	    case RSP_SPECIAL_XOR:
	    case RSP_SPECIAL_NOR:
	    case RSP_SPECIAL_SLT:
	    case RSP_SPECIAL_SLTU:
	    case RSP_SPECIAL_BREAK:
		break;

	    case RSP_SPECIAL_JR:
		Instruction_State = DO_DELAY_SLOT;
		break;

	    default:
		CompilerWarning("Unkown opcode in WriteToVectorDest\n%s",
				RSPOpcodeName(RspOp.Hex, PC));
		return 1;
	    }
	    break;
	case RSP_J:
	case RSP_JAL:
	case RSP_BEQ:
	case RSP_BNE:
	case RSP_BLEZ:
	case RSP_BGTZ:
	    Instruction_State = DO_DELAY_SLOT;
	    break;
	case RSP_ADDI:
	case RSP_ADDIU:
	case RSP_SLTI:
	case RSP_SLTIU:
	case RSP_ANDI:
	case RSP_ORI:
	case RSP_XORI:
	case RSP_LUI:
	case RSP_CP0:
	    break;

	case RSP_CP2:
	    if ((RspOp.rs & 0x10) != 0) {
		switch (RspOp.funct) {
		case RSP_VECTOR_VMULF:
		case RSP_VECTOR_VMUDL:
		case RSP_VECTOR_VMUDM:
		case RSP_VECTOR_VMUDN:
		case RSP_VECTOR_VMUDH:
		    break;
		case RSP_VECTOR_VMACF:
		case RSP_VECTOR_VMADL:
		case RSP_VECTOR_VMADM:
		case RSP_VECTOR_VMADN:
		case RSP_VECTOR_VMADH:
		    break;

		case RSP_VECTOR_VSUB:
		case RSP_VECTOR_VADD:
		    return 0;
		case RSP_VECTOR_VSUBC:
		case RSP_VECTOR_VADDC:
		    return 1;

		case RSP_VECTOR_VABS:
		case RSP_VECTOR_VAND:
		case RSP_VECTOR_VOR:
		case RSP_VECTOR_VXOR:
		case RSP_VECTOR_VRCPH:
		case RSP_VECTOR_VRSQL:
		case RSP_VECTOR_VRSQH:
		case RSP_VECTOR_VRCPL:
		case RSP_VECTOR_VRCP:
		    break;

		case RSP_VECTOR_VCR:
		case RSP_VECTOR_VCH:
		case RSP_VECTOR_VCL:
		case RSP_VECTOR_VLT:
		case RSP_VECTOR_VEQ:
		case RSP_VECTOR_VGE:
		case RSP_VECTOR_VMRG:
		    return 1;

		case RSP_VECTOR_VSAW:
		case RSP_VECTOR_VMOV:
		    break;

		default:
		    CompilerWarning("Unkown opcode in UseRspFlags\n%s",
				    RSPOpcodeName(RspOp.Hex, PC));
		    return 1;
		}
	    } else {
		switch (RspOp.rs) {
		case RSP_COP2_CT:
		    return 1;

		case RSP_COP2_CF:
		case RSP_COP2_MT:
		case RSP_COP2_MF:
		    break;
		default:
		    CompilerWarning("Unkown opcode in UseRspFlags\n%s",
				    RSPOpcodeName(RspOp.Hex, PC));
		    return 1;
		}
	    }
	    break;
	case RSP_LB:
	case RSP_LH:
	case RSP_LW:
	case RSP_LBU:
	case RSP_LHU:
	case RSP_SB:
	case RSP_SH:
	case RSP_SW:
	    break;
	case RSP_LC2:
	    switch (RspOp.rd) {
	    case RSP_LSC2_SV:
	    case RSP_LSC2_DV:
	    case RSP_LSC2_RV:
	    case RSP_LSC2_QV:
	    case RSP_LSC2_LV:
	    case RSP_LSC2_UV:
	    case RSP_LSC2_PV:
	    case RSP_LSC2_TV:
		break;
	    default:
		CompilerWarning("Unkown opcode in UseRspFlags\n%s",
				RSPOpcodeName(RspOp.Hex, PC));
		return 1;
	    }
	    break;
	case RSP_SC2:
	    switch (RspOp.rd) {
	    case RSP_LSC2_BV:
	    case RSP_LSC2_SV:
	    case RSP_LSC2_LV:
	    case RSP_LSC2_DV:
	    case RSP_LSC2_QV:
	    case RSP_LSC2_RV:
	    case RSP_LSC2_PV:
	    case RSP_LSC2_UV:
	    case RSP_LSC2_HV:
	    case RSP_LSC2_FV:
	    case RSP_LSC2_WV:
	    case RSP_LSC2_TV:
		break;
	    default:
		CompilerWarning("Unkown opcode in UseRspFlags\n%s",
				RSPOpcodeName(RspOp.Hex, PC));
		return 1;
	    }
	    break;
	default:
	    CompilerWarning("Unkown opcode in UseRspFlags\n%s",
			    RSPOpcodeName(RspOp.Hex, PC));
	    return 1;
	}
	switch (Instruction_State) {
	case NORMAL:
	    break;
	case DO_DELAY_SLOT:
	    Instruction_State = DELAY_SLOT;
	    break;
	case DELAY_SLOT:
	    Instruction_State = FINISH_BLOCK;
	    break;
	}
    } while (Instruction_State != FINISH_BLOCK);
    return 1;
}

/************************************************************
** IsRegisterConstant
**
** Output:
**	1: Register is constant throughout
**	0: Register is not constant at all
**
** Input: PC, Pointer to constant to fill
*************************************************************/

int32_t IsRegisterConstant(uint32_t Reg, uint32_t * Constant)
{
    uint32_t PC = 0;
    uint32_t References = 0;
    uint32_t Const = 0;
    RSPOPCODE RspOp;

    if (Compiler.bGPRConstants == 0)
	return 0;

    while (PC < 0x1000) {

	RSP_LW_IMEM(PC, &RspOp.Hex);
	PC += 4;

	switch (RspOp.op) {
	case RSP_REGIMM:
	    break;

	case RSP_SPECIAL:
	    switch (RspOp.funct) {
	    case RSP_SPECIAL_SLL:
	    case RSP_SPECIAL_SRL:
	    case RSP_SPECIAL_SRA:
	    case RSP_SPECIAL_SLLV:
	    case RSP_SPECIAL_SRLV:
	    case RSP_SPECIAL_SRAV:
	    case RSP_SPECIAL_ADD:
	    case RSP_SPECIAL_ADDU:
	    case RSP_SPECIAL_SUB:
	    case RSP_SPECIAL_SUBU:
	    case RSP_SPECIAL_AND:
	    case RSP_SPECIAL_OR:
	    case RSP_SPECIAL_XOR:
	    case RSP_SPECIAL_NOR:
	    case RSP_SPECIAL_SLT:
	    case RSP_SPECIAL_SLTU:
		if (RspOp.rd == Reg) {
		    return 0;
		}
		break;

	    case RSP_SPECIAL_BREAK:
	    case RSP_SPECIAL_JR:
		break;

	    default:
		//      CompilerWarning("Unkown opcode in IsRegisterConstant\n%s",RSPOpcodeName(RspOp.Hex,PC));
		//      return 0;
		break;
	    }
	    break;

	case RSP_J:
	case RSP_JAL:
	case RSP_BEQ:
	case RSP_BNE:
	case RSP_BLEZ:
	case RSP_BGTZ:
	    break;

	case RSP_ADDI:
	case RSP_ADDIU:
	    if (RspOp.rt == Reg) {
		if (!RspOp.rs) {
		    if (References > 0) {
			return 0;
		    }
		    Const = (int16_t) RspOp.immediate;
		    References++;
		} else
		    return 0;
	    }
	    break;
	case RSP_ORI:
	    if (RspOp.rt == Reg) {
		if (!RspOp.rs) {
		    if (References > 0) {
			return 0;
		    }
		    Const = (uint16_t) RspOp.immediate;
		    References++;
		} else
		    return 0;
	    }
	    break;

	case RSP_LUI:
	    if (RspOp.rt == Reg) {
		if (References > 0) {
		    return 0;
		}
		Const = (int16_t) RspOp.offset << 16;
		References++;
	    }
	    break;

	case RSP_ANDI:
	case RSP_XORI:
	case RSP_SLTI:
	case RSP_SLTIU:
	    if (RspOp.rt == Reg) {
		return 0;
	    }
	    break;

	case RSP_CP0:
	    switch (RspOp.rs) {
	    case RSP_COP0_MF:
		if (RspOp.rt == Reg) {
		    return 0;
		}
	    case RSP_COP0_MT:
		break;
	    }
	    break;

	case RSP_CP2:
	    if ((RspOp.rs & 0x10) == 0) {
		switch (RspOp.rs) {
		case RSP_COP2_CT:
		case RSP_COP2_MT:
		    break;

		case RSP_COP2_CF:
		case RSP_COP2_MF:
		    if (RspOp.rt == Reg) {
			return 0;
		    }
		    break;

		default:
		    //      CompilerWarning("Unkown opcode in IsRegisterConstant\n%s",RSPOpcodeName(RspOp.Hex,PC));
		    //      return 0;
		    break;
		}
	    }
	    break;

	case RSP_LB:
	case RSP_LH:
	case RSP_LW:
	case RSP_LBU:
	case RSP_LHU:
	    if (RspOp.rt == Reg) {
		return 0;
	    }
	    break;

	case RSP_SB:
	case RSP_SH:
	case RSP_SW:
	    break;
	case RSP_LC2:
	    break;
	case RSP_SC2:
	    break;
	default:
	    //      CompilerWarning("Unkown opcode in IsRegisterConstant\n%s",RSPOpcodeName(RspOp.Hex,PC));
	    //      return 0;
	    break;
	}
    }

    if (References > 0) {
	*Constant = Const;
	return 1;
    } else {
	*Constant = 0;
	return 0;
    }
}

/************************************************************
** IsOpcodeBranch
**
** Output:
**	1: opcode is a branch
**	0: opcode is not a branch
**
** Input: PC
*************************************************************/

int32_t IsOpcodeBranch(uint32_t PC, RSPOPCODE RspOp)
{
    switch (RspOp.op) {
    case RSP_REGIMM:
	switch (RspOp.rt) {
	case RSP_REGIMM_BLTZ:
	case RSP_REGIMM_BGEZ:
	case RSP_REGIMM_BLTZAL:
	case RSP_REGIMM_BGEZAL:
	    return 1;
	default:
	    //CompilerWarning("Unknown opcode in IsOpcodeBranch\n%s",RSPOpcodeName(RspOp.Hex,PC));
	    break;
	}
	break;
    case RSP_SPECIAL:
	switch (RspOp.funct) {
	case RSP_SPECIAL_SLL:
	case RSP_SPECIAL_SRL:
	case RSP_SPECIAL_SRA:
	case RSP_SPECIAL_SLLV:
	case RSP_SPECIAL_SRLV:
	case RSP_SPECIAL_SRAV:
	case RSP_SPECIAL_ADD:
	case RSP_SPECIAL_ADDU:
	case RSP_SPECIAL_SUB:
	case RSP_SPECIAL_SUBU:
	case RSP_SPECIAL_AND:
	case RSP_SPECIAL_OR:
	case RSP_SPECIAL_XOR:
	case RSP_SPECIAL_NOR:
	case RSP_SPECIAL_SLT:
	case RSP_SPECIAL_SLTU:
	case RSP_SPECIAL_BREAK:
	    break;

	case RSP_SPECIAL_JALR:
	case RSP_SPECIAL_JR:
	    return 1;

	default:
	    //CompilerWarning("Unknown opcode in IsOpcodeBranch\n%s",RSPOpcodeName(RspOp.Hex,PC));
	    break;
	}
	break;
    case RSP_J:
    case RSP_JAL:
    case RSP_BEQ:
    case RSP_BNE:
    case RSP_BLEZ:
    case RSP_BGTZ:
	return 1;

    case RSP_ADDI:
    case RSP_ADDIU:
    case RSP_SLTI:
    case RSP_SLTIU:
    case RSP_ANDI:
    case RSP_ORI:
    case RSP_XORI:
    case RSP_LUI:

    case RSP_CP0:
    case RSP_CP2:
	break;

    case RSP_LB:
    case RSP_LH:
    case RSP_LW:
    case RSP_LBU:
    case RSP_LHU:
    case RSP_SB:
    case RSP_SH:
    case RSP_SW:
	break;

    case RSP_LC2:
    case RSP_SC2:
	break;

    default:
	//CompilerWarning("Unknown opcode in IsOpcodeBranch\n%s",RSPOpcodeName(RspOp.Hex,PC));
	break;
    }

    return 0;
}

/************************************************************
** GetInstructionInfo
**
** Output: None in regard to return value
**
** Input:
**	pointer to info structure, fills this
**  with valid opcode data
*************************************************************/

/* 3 possible values, GPR, VEC, VEC & GPR, NOOP is zero */
#define GPR_Instruction		0x0001	/* GPR Instruction flag */
#define VEC_Instruction		0x0002	/* Vec Instruction flag */
#define Instruction_Mask	(GPR_Instruction | VEC_Instruction)

/* 3 possible values, one flag must be set only */
#define Load_Operation		0x0004	/* Load Instruction flag */
#define Store_Operation		0x0008	/* Store Instruction flag */
#define Accum_Operation		0x0010	/* Vector op uses accum - loads & stores dont */
#define MemOperation_Mask	(Load_Operation | Store_Operation)
#define Operation_Mask		(MemOperation_Mask | Accum_Operation)

/* Per situation basis flags */
#define VEC_ResetAccum		0x0000	/* Vector op resets acc */
#define VEC_Accumulate		0x0020	/* Vector op accumulates */

#define InvalidOpcode		0x0040

typedef struct {
    union {
	uint32_t DestReg;
	uint32_t StoredReg;
    };
    union {
	uint32_t SourceReg0;
	uint32_t IndexReg;
    };
    uint32_t SourceReg1;
    uint32_t flags;
} OPCODE_INFO;

void GetInstructionInfo(uint32_t PC, RSPOPCODE * RspOp, OPCODE_INFO * info)
{
    switch (RspOp->op) {
    case RSP_REGIMM:
	switch (RspOp->rt) {
	case RSP_REGIMM_BLTZ:
	case RSP_REGIMM_BLTZAL:
	case RSP_REGIMM_BGEZ:
	case RSP_REGIMM_BGEZAL:
	    info->flags = InvalidOpcode;
	    info->SourceReg0 = RspOp->rs;
	    info->SourceReg1 = -1;
	    break;

	default:
	    CompilerWarning("Unkown opcode in GetInstructionInfo\n%s",
			    RSPOpcodeName(RspOp->Hex, PC));
	    info->flags = InvalidOpcode;
	    break;
	}
	break;
    case RSP_SPECIAL:
	switch (RspOp->funct) {
	case RSP_SPECIAL_BREAK:
	    info->DestReg = -1;
	    info->SourceReg0 = -1;
	    info->SourceReg1 = -1;
	    info->flags = GPR_Instruction;
	    break;

	case RSP_SPECIAL_SLL:
	case RSP_SPECIAL_SRL:
	case RSP_SPECIAL_SRA:
	    info->DestReg = RspOp->rd;
	    info->SourceReg0 = RspOp->rt;
	    info->SourceReg1 = -1;
	    info->flags = GPR_Instruction;
	    break;
	case RSP_SPECIAL_SLLV:
	case RSP_SPECIAL_SRLV:
	case RSP_SPECIAL_SRAV:
	case RSP_SPECIAL_ADD:
	case RSP_SPECIAL_ADDU:
	case RSP_SPECIAL_SUB:
	case RSP_SPECIAL_SUBU:
	case RSP_SPECIAL_AND:
	case RSP_SPECIAL_OR:
	case RSP_SPECIAL_XOR:
	case RSP_SPECIAL_NOR:
	case RSP_SPECIAL_SLT:
	case RSP_SPECIAL_SLTU:
	    info->DestReg = RspOp->rd;
	    info->SourceReg0 = RspOp->rs;
	    info->SourceReg1 = RspOp->rt;
	    info->flags = GPR_Instruction;
	    break;

	case RSP_SPECIAL_JR:
	    info->flags = InvalidOpcode;
	    info->SourceReg0 = -1;
	    info->SourceReg1 = -1;
	    break;

	default:
	    CompilerWarning("Unkown opcode in GetInstructionInfo\n%s",
			    RSPOpcodeName(RspOp->Hex, PC));
	    info->flags = InvalidOpcode;
	    break;
	}
	break;
    case RSP_J:
    case RSP_JAL:
	info->flags = InvalidOpcode;
	info->SourceReg0 = -1;
	info->SourceReg1 = -1;
	break;
    case RSP_BEQ:
    case RSP_BNE:
	info->flags = InvalidOpcode;
	info->SourceReg0 = RspOp->rt;
	info->SourceReg1 = RspOp->rs;
	break;
    case RSP_BLEZ:
    case RSP_BGTZ:
	info->flags = InvalidOpcode;
	info->SourceReg0 = RspOp->rs;
	info->SourceReg1 = -1;
	break;

    case RSP_ADDI:
    case RSP_ADDIU:
    case RSP_SLTI:
    case RSP_SLTIU:
    case RSP_ANDI:
    case RSP_ORI:
    case RSP_XORI:
	info->DestReg = RspOp->rt;
	info->SourceReg0 = RspOp->rs;
	info->SourceReg1 = -1;
	info->flags = GPR_Instruction;
	break;

    case RSP_LUI:
	info->DestReg = RspOp->rt;
	info->SourceReg0 = -1;
	info->SourceReg1 = -1;
	info->flags = GPR_Instruction;
	break;

    case RSP_CP0:
	switch (RspOp->rs) {
	case RSP_COP0_MF:
	    info->DestReg = RspOp->rt;
	    info->SourceReg0 = -1;
	    info->SourceReg1 = -1;
	    info->flags = GPR_Instruction | Load_Operation;
	    break;

	case RSP_COP0_MT:
	    info->StoredReg = RspOp->rt;
	    info->SourceReg0 = -1;
	    info->SourceReg1 = -1;
	    info->flags = GPR_Instruction | Store_Operation;
	    break;
	}
	break;

    case RSP_CP2:
	if ((RspOp->rs & 0x10) != 0) {
	    switch (RspOp->funct) {
	    case RSP_VECTOR_VNOOP:
		info->DestReg = -1;
		info->SourceReg0 = -1;
		info->SourceReg1 = -1;
		info->flags = VEC_Instruction;
		break;

	    case RSP_VECTOR_VMULF:
	    case RSP_VECTOR_VMUDL:
	    case RSP_VECTOR_VMUDM:
	    case RSP_VECTOR_VMUDN:
	    case RSP_VECTOR_VMUDH:
		info->DestReg = RspOp->sa;
		info->SourceReg0 = RspOp->rd;
		info->SourceReg1 = RspOp->rt;
		info->flags =
		    VEC_Instruction | VEC_ResetAccum | Accum_Operation;
		break;
	    case RSP_VECTOR_VMACF:
	    case RSP_VECTOR_VMADL:
	    case RSP_VECTOR_VMADM:
	    case RSP_VECTOR_VMADN:
	    case RSP_VECTOR_VMADH:
		info->DestReg = RspOp->sa;
		info->SourceReg0 = RspOp->rd;
		info->SourceReg1 = RspOp->rt;
		info->flags =
		    VEC_Instruction | VEC_Accumulate | Accum_Operation;
		break;
	    case RSP_VECTOR_VABS:
	    case RSP_VECTOR_VADD:
	    case RSP_VECTOR_VADDC:
	    case RSP_VECTOR_VSUB:
	    case RSP_VECTOR_VSUBC:
	    case RSP_VECTOR_VAND:
	    case RSP_VECTOR_VOR:
	    case RSP_VECTOR_VXOR:
	    case RSP_VECTOR_VNXOR:
	    case RSP_VECTOR_VCR:
	    case RSP_VECTOR_VCH:
	    case RSP_VECTOR_VCL:
	    case RSP_VECTOR_VRCP:
	    case RSP_VECTOR_VRCPL:
	    case RSP_VECTOR_VRCPH:
	    case RSP_VECTOR_VRSQL:
	    case RSP_VECTOR_VRSQH:
	    case RSP_VECTOR_VLT:
	    case RSP_VECTOR_VEQ:
	    case RSP_VECTOR_VGE:
		info->DestReg = RspOp->sa;
		info->SourceReg0 = RspOp->rd;
		info->SourceReg1 = RspOp->rt;
		info->flags =
		    VEC_Instruction | VEC_ResetAccum | Accum_Operation;
		break;

	    case RSP_VECTOR_VMOV:
		info->flags = InvalidOpcode;
		/*      info->DestReg = RspOp->sa;
		   info->SourceReg0 = RspOp->rt;
		   info->SourceReg1 = -1;
		   info->flags = VEC_Instruction; * Assume reset? */
		break;

	    case RSP_VECTOR_VMRG:
		info->flags = InvalidOpcode;
		/*      info->DestReg = RspOp->sa;
		   info->SourceReg0 = RspOp->rt;
		   info->SourceReg1 = RspOp->rd;
		   info->flags = VEC_Instruction; * Assume reset? */
		break;

	    case RSP_VECTOR_VSAW:
		//      info->flags = InvalidOpcode;
		info->DestReg = RspOp->sa;
		info->SourceReg0 = -1;
		info->SourceReg1 = -1;
		info->flags =
		    VEC_Instruction | Accum_Operation | VEC_Accumulate;
		break;

	    default:
		CompilerWarning("Unkown opcode in GetInstructionInfo\n%s",
				RSPOpcodeName(RspOp->Hex, PC));
		info->flags = InvalidOpcode;
		break;
	    }
	} else {
	    switch (RspOp->rs) {
	    case RSP_COP2_CT:
		info->StoredReg = RspOp->rt;
		info->SourceReg0 = -1;
		info->SourceReg1 = -1;
		info->flags = GPR_Instruction | Store_Operation;
		break;
	    case RSP_COP2_CF:
		info->DestReg = RspOp->rt;
		info->SourceReg0 = -1;
		info->SourceReg1 = -1;
		info->flags = GPR_Instruction | Load_Operation;
		break;

		/* RD is always the vector register, RT is always GPR */
	    case RSP_COP2_MT:
		info->DestReg = RspOp->rd;
		info->SourceReg0 = RspOp->rt;
		info->SourceReg1 = -1;
		info->flags =
		    VEC_Instruction | GPR_Instruction | Load_Operation;
		break;
	    case RSP_COP2_MF:
		info->DestReg = RspOp->rt;
		info->SourceReg0 = RspOp->rd;
		info->SourceReg1 = -1;
		info->flags =
		    VEC_Instruction | GPR_Instruction | Store_Operation;
		break;
	    default:
		CompilerWarning("Unkown opcode in GetInstructionInfo\n%s",
				RSPOpcodeName(RspOp->Hex, PC));
		info->flags = InvalidOpcode;
		break;
	    }
	}
	break;
    case RSP_LB:
    case RSP_LH:
    case RSP_LW:
    case RSP_LBU:
    case RSP_LHU:
	info->DestReg = RspOp->rt;
	info->IndexReg = RspOp->base;
	info->SourceReg1 = -1;
	info->flags = Load_Operation | GPR_Instruction;
	break;
    case RSP_SB:
    case RSP_SH:
    case RSP_SW:
	info->StoredReg = RspOp->rt;
	info->IndexReg = RspOp->base;
	info->SourceReg1 = -1;
	info->flags = Store_Operation | GPR_Instruction;
	break;
    case RSP_LC2:
	switch (RspOp->rd) {
	case RSP_LSC2_SV:
	case RSP_LSC2_DV:
	case RSP_LSC2_RV:
	case RSP_LSC2_QV:
	case RSP_LSC2_LV:
	case RSP_LSC2_UV:
	case RSP_LSC2_PV:
	    info->DestReg = RspOp->rt;
	    info->IndexReg = RspOp->base;
	    info->SourceReg1 = -1;
	    info->flags = Load_Operation | VEC_Instruction;
	    break;

	case RSP_LSC2_TV:
	    info->flags = InvalidOpcode;
	    break;
	default:
	    CompilerWarning("Unkown opcode in GetInstructionInfo\n%s",
			    RSPOpcodeName(RspOp->Hex, PC));
	    info->flags = InvalidOpcode;
	    break;
	}
	break;
    case RSP_SC2:
	switch (RspOp->rd) {
	case RSP_LSC2_BV:
	case RSP_LSC2_SV:
	case RSP_LSC2_LV:
	case RSP_LSC2_DV:
	case RSP_LSC2_QV:
	case RSP_LSC2_RV:
	case RSP_LSC2_PV:
	case RSP_LSC2_UV:
	case RSP_LSC2_HV:
	case RSP_LSC2_FV:
	case RSP_LSC2_WV:
	    info->DestReg = RspOp->rt;
	    info->IndexReg = RspOp->base;
	    info->SourceReg1 = -1;
	    info->flags = Store_Operation | VEC_Instruction;
	    break;
	case RSP_LSC2_TV:
	    info->flags = InvalidOpcode;
	    break;
	default:
	    CompilerWarning("Unkown opcode in GetInstructionInfo\n%s",
			    RSPOpcodeName(RspOp->Hex, PC));
	    info->flags = InvalidOpcode;
	    break;
	}
	break;
    default:
	/*      CompilerWarning("Unkown opcode in GetInstructionInfo\n%s",RSPOpcodeName(RspOp->Hex,PC));
	 */ info->flags = InvalidOpcode;
	break;
    }
}

/************************************************************
** DelaySlotAffectBranch
**
** Output:
**	1: Delay slot does affect the branch
**	0: Registers do not affect each other
**
** Input: PC
*************************************************************/

int32_t DelaySlotAffectBranch(uint32_t PC)
{
    RSPOPCODE Branch, Delay;
    OPCODE_INFO infoBranch, infoDelay;

    if (IsOpcodeNop(PC + 4) == 1) {
	return 0;
    }

    RSP_LW_IMEM(PC, &Branch.Hex);
    RSP_LW_IMEM(PC + 4, &Delay.Hex);

    memset(&infoDelay, 0, sizeof(infoDelay));
    memset(&infoBranch, 0, sizeof(infoBranch));

    GetInstructionInfo(PC, &Branch, &infoBranch);
    GetInstructionInfo(PC + 4, &Delay, &infoDelay);

    if ((infoDelay.flags & Instruction_Mask) == VEC_Instruction) {
	return 0;
    }

    if (infoBranch.SourceReg0 == infoDelay.DestReg) {
	return 1;
    }
    if (infoBranch.SourceReg1 == infoDelay.DestReg) {
	return 1;
    }

    return 0;
}

/************************************************************
** CompareInstructions
**
** Output:
**	1: The opcodes are fine, no dependency
**	0: Watch it, these ops cant be touched
**
** Input:
**	Top, not the current operation, the one above
**	Bottom: the current opcode for re-ordering bubble style
*************************************************************/

int32_t CompareInstructions(uint32_t PC, RSPOPCODE * Top,
			    RSPOPCODE * Bottom)
{

    OPCODE_INFO info0, info1;
    uint32_t InstructionType;

    GetInstructionInfo(PC - 4, Top, &info0);
    GetInstructionInfo(PC, Bottom, &info1);

    /* usually branches and such */
    if ((info0.flags & InvalidOpcode) != 0)
	return 0;
    if ((info1.flags & InvalidOpcode) != 0)
	return 0;

    InstructionType = (info0.flags & Instruction_Mask) << 2;
    InstructionType |= info1.flags & Instruction_Mask;
    InstructionType &= 0x0F;	/* Paranoia */

    /* 4 bit range, 16 possible combinations */
    switch (InstructionType) {
	/*
	 ** Detect noop instruction, 7 cases, (see flags) */
    case 0x01:
    case 0x02:
    case 0x03:			/* First is a noop */
	return 1;
    case 0x00:			/* Both ??? */
    case 0x10:
    case 0x20:
    case 0x30:			/* Second is a noop */
	return 0;

    case 0x06:			/* GPR than Vector - 01,10 */
	if ((info0.flags & MemOperation_Mask) != 0
	    && (info1.flags & MemOperation_Mask) != 0) {
	    /* TODO: We have a vector & GPR memory operation */
	    return 0;
	} else if ((info1.flags & MemOperation_Mask) != 0) {
	    /* We have a vector memory operation */
	    return (info1.IndexReg == info0.DestReg) ? 0 : 1;
	} else {
	    /* We could have memory or normal gpr instruction here
	     ** paired with some kind of vector operation
	     */
	    return 1;
	}
	return 0;

    case 0x0A:			/* Vector than Vector - 10,10 */

	/*
	 ** Check for Vector Store than Vector multiply (VMULF)
	 **
	 ** This basically gives preferences to putting stores
	 ** as close to the finish of an operation as possible
	 */
	if ((info0.flags & Store_Operation) != 0
	    && (info1.flags & Accum_Operation) != 0
	    && !(info1.flags & VEC_Accumulate)) {
	    return 0;
	}

	/*
	 ** Look for loads and than some kind of vector operation
	 ** that does no accumulating, there is no reason to reorder
	 */
	if ((info0.flags & Load_Operation) != 0
	    && (info1.flags & Accum_Operation) != 0
	    && !(info1.flags & VEC_Accumulate)) {
	    return 0;
	}

	if ((info0.flags & MemOperation_Mask) != 0
	    && (info1.flags & MemOperation_Mask) != 0) {
	    /*
	     ** TODO: This is a bitch, its best to leave it alone
	     **/
	    return 0;
	} else if ((info1.flags & MemOperation_Mask) != 0) {
	    /* Remember stored reg & loaded reg are the same */
	    if (info0.DestReg == info1.DestReg) {
		return 0;
	    }

	    if (info1.flags & Load_Operation) {
		if (info0.SourceReg0 == info1.DestReg) {
		    return 0;
		}
		if (info0.SourceReg1 == info1.DestReg) {
		    return 0;
		}
	    } else if (info1.flags & Store_Operation) {
		/* It can store source regs */
		return 1;
	    }

	    return 1;
	} else if ((info0.flags & MemOperation_Mask) != 0) {
	    /* Remember stored reg & loaded reg are the same */
	    if (info0.DestReg == info1.DestReg) {
		return 0;
	    }

	    if (info0.flags & Load_Operation) {
		if (info1.SourceReg0 == info0.DestReg) {
		    return 0;
		}
		if (info1.SourceReg1 == info0.DestReg) {
		    return 0;
		}
	    } else if (info0.flags & Store_Operation) {
		/* It can store source regs */
		return 1;
	    }

	    return 1;
	} else if ((info0.flags & VEC_Accumulate) != 0) {
	    /*
	     ** Example:
	     **             VMACF
	     **             VMUDH or VMADH or VADD
	     */

	    return 0;
	} else if ((info1.flags & VEC_Accumulate) != 0) {
	    /*
	     ** Example:
	     **             VMULF
	     **             VMADH
	     */

	    return 0;
	} else {
	    /*
	     ** Example:
	     **             VMULF or VADDC
	     **             VADD or VMUDH
	     */

	    return 0;
	}
	break;

    case 0x09:			/* Vector than GPR - 10,01 */
		/**********
		** this is where the bias comes into play, otherwise
		** we can sit here all day swapping these 2 types
		***********/
	return 0;

    case 0x05:			/* GPR than GPR - 01,01 */
    case 0x07:			/* GPR than Cop2 - 01, 11 */
    case 0x0D:			/* Cop2 than GPR - 11, 01 */
    case 0x0F:			/* Cop2 than Cop2 - 11, 11 */
	return 0;

    case 0x0B:			/* Vector than Cop2 - 10, 11 */
	if (info1.flags & Load_Operation) {
	    /* Move To Cop2 (dest) from GPR (source) */
	    if (info1.DestReg == info0.DestReg) {
		return 0;
	    }
	    if (info1.DestReg == info0.SourceReg0) {
		return 0;
	    }
	    if (info1.DestReg == info0.SourceReg1) {
		return 0;
	    }
	} else if (info1.flags & Store_Operation) {
	    /* Move From Cop2 (source) to GPR (dest) */
	    if (info1.SourceReg0 == info0.DestReg) {
		return 0;
	    }
	    if (info1.SourceReg0 == info0.SourceReg0) {
		return 0;
	    }
	    if (info1.SourceReg0 == info0.SourceReg1) {
		return 0;
	    }
	} else {
	    //CompilerWarning("ReOrder: Unhandled Vector than Cop2");
	}
	// we want vectors on top
	return 0;

    case 0x0E:			/* Cop2 than Vector - 11, 10 */
	if (info0.flags & Load_Operation) {
	    /* Move To Cop2 (dest) from GPR (source) */
	    if (info0.DestReg == info1.DestReg) {
		return 0;
	    }
	    if (info0.DestReg == info1.SourceReg0) {
		return 0;
	    }
	    if (info0.DestReg == info1.SourceReg1) {
		return 0;
	    }
	} else if (info0.flags & Store_Operation) {
	    /* Move From Cop2 (source) to GPR (dest) */
	    if (info0.SourceReg0 == info1.DestReg) {
		return 0;
	    }
	    if (info0.SourceReg0 == info1.SourceReg0) {
		return 0;
	    }
	    if (info0.SourceReg0 == info1.SourceReg1) {
		return 0;
	    }
	} else {
	    //CompilerWarning("ReOrder: Unhandled Cop2 than Vector");
	}
	// we want this at the top
	return 1;

    default:
	CompilerWarning("ReOrder: Unhandled instruction type: %i",
			InstructionType);
    }

    return 0;
}
