

================================================================
== Vivado HLS Report for 'hw_conv'
================================================================
* Date:           Mon Dec  5 19:28:32 2022

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        _Lab_6
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.631|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  262661|  262661|  262661|  262661|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |- Loop 1  |  262659|  262659|         4|          1|          1|  262657|    yes   |
        +----------+--------+--------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    359|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        2|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    237|
|Register         |        0|      -|     360|     64|
+-----------------+---------+-------+--------+-------+
|Total            |        2|      0|     360|    660|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +----------+----------------+---------+---+----+------+-----+------+-------------+
    |  Memory  |     Module     | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------+----------------+---------+---+----+------+-----+------+-------------+
    |lbuf_0_U  |hw_conv_lbuf_0  |        1|  0|   0|   509|    8|     1|         4072|
    |lbuf_1_U  |hw_conv_lbuf_0  |        1|  0|   0|   509|    8|     1|         4072|
    +----------+----------------+---------+---+----+------+-----+------+-------------+
    |Total     |                |        2|  0|   0|  1018|   16|     2|         8144|
    +----------+----------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_259_p2                     |     +    |      0|  0|  26|          19|           1|
    |next_urem_fu_306_p2               |     +    |      0|  0|  26|          19|           1|
    |result_2_1_fu_435_p2              |     +    |      0|  0|  14|          10|          10|
    |result_2_2_2_fu_501_p2            |     +    |      0|  0|  12|          12|          12|
    |tmp1_fu_415_p2                    |     +    |      0|  0|  15|           9|           9|
    |tmp2_fu_425_p2                    |     +    |      0|  0|  15|           9|           9|
    |tmp5_fu_493_p2                    |     +    |      0|  0|  12|          12|          12|
    |tmp6_fu_484_p2                    |     +    |      0|  0|  14|          10|          10|
    |tmp7_fu_474_p2                    |     +    |      0|  0|  15|           9|           9|
    |result_2_1_1_fu_457_p2            |     -    |      0|  0|  12|          12|          12|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_io                |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op49_read_state2     |    and   |      0|  0|   2|           1|           1|
    |sin_V_data_V_0_load_A             |    and   |      0|  0|   2|           1|           1|
    |sin_V_data_V_0_load_B             |    and   |      0|  0|   2|           1|           1|
    |sout_V_data_V_1_load_A            |    and   |      0|  0|   2|           1|           1|
    |sout_V_data_V_1_load_B            |    and   |      0|  0|   2|           1|           1|
    |sout_V_last_V_1_load_A            |    and   |      0|  0|   2|           1|           1|
    |sout_V_last_V_1_load_B            |    and   |      0|  0|   2|           1|           1|
    |exitcond1_fu_253_p2               |   icmp   |      0|  0|  18|          19|          19|
    |icmp_fu_517_p2                    |   icmp   |      0|  0|   9|           4|           1|
    |sin_V_data_V_0_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |sout_V_data_V_1_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |sout_V_last_V_1_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |tmp_3_fu_294_p2                   |   icmp   |      0|  0|  18|          19|          10|
    |tmp_5_fu_271_p2                   |   icmp   |      0|  0|  18|          19|           9|
    |tmp_8_fu_312_p2                   |   icmp   |      0|  0|  18|          19|           9|
    |tmp_last_V_fu_300_p2              |   icmp   |      0|  0|  18|          19|          19|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state6                   |    or    |      0|  0|   2|           1|           1|
    |idx_urem_fu_318_p3                |  select  |      0|  0|  19|           1|          19|
    |kbuf_1_2_1_fu_379_p3              |  select  |      0|  0|   8|           1|           8|
    |p_result_fu_523_p3                |  select  |      0|  0|  12|           1|           8|
    |tmp_V_fu_543_p3                   |  select  |      0|  0|   8|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 359|         244|         206|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter2   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3   |   9|          2|    1|          2|
    |i_reg_228                 |   9|          2|   19|         38|
    |phi_urem_reg_239          |   9|          2|   19|         38|
    |sin_TDATA_blk_n           |   9|          2|    1|          2|
    |sin_V_data_V_0_data_out   |   9|          2|    8|         16|
    |sin_V_data_V_0_state      |  15|          3|    2|          6|
    |sin_V_dest_V_0_state      |  15|          3|    2|          6|
    |sout_TDATA_blk_n          |   9|          2|    1|          2|
    |sout_V_data_V_1_data_out  |   9|          2|    8|         16|
    |sout_V_data_V_1_state     |  15|          3|    2|          6|
    |sout_V_dest_V_1_state     |  15|          3|    2|          6|
    |sout_V_id_V_1_state       |  15|          3|    2|          6|
    |sout_V_keep_V_1_state     |  15|          3|    2|          6|
    |sout_V_last_V_1_data_out  |   9|          2|    1|          2|
    |sout_V_last_V_1_state     |  15|          3|    2|          6|
    |sout_V_strb_V_1_state     |  15|          3|    2|          6|
    |sout_V_user_V_1_state     |  15|          3|    2|          6|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 237|         49|   78|        176|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |ap_CS_fsm                  |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3    |   1|   0|    1|          0|
    |exitcond1_reg_609          |   1|   0|    1|          0|
    |i_reg_228                  |  19|   0|   19|          0|
    |kbuf_0_0_fu_108            |   8|   0|    8|          0|
    |kbuf_0_1_fu_112            |   8|   0|    8|          0|
    |kbuf_1_0_fu_120            |   8|   0|    8|          0|
    |kbuf_1_0_s_fu_116          |   8|   0|    8|          0|
    |kbuf_1_1_fu_124            |   8|   0|    8|          0|
    |kbuf_2_0_fu_132            |   8|   0|    8|          0|
    |kbuf_2_0_load_6_reg_652    |   8|   0|    8|          0|
    |kbuf_2_0_s_fu_128          |   8|   0|    8|          0|
    |kbuf_2_1_1_reg_603         |   8|   0|    8|          0|
    |kbuf_2_1_fu_136            |   8|   0|    8|          0|
    |lbuf_0_addr_reg_618        |   9|   0|    9|          0|
    |lbuf_1_addr_reg_629        |   9|   0|    9|          0|
    |phi_urem_reg_239           |  19|   0|   19|          0|
    |result_2_1_1_reg_657       |  12|   0|   12|          0|
    |sin_V_data_V_0_payload_A   |   8|   0|    8|          0|
    |sin_V_data_V_0_payload_B   |   8|   0|    8|          0|
    |sin_V_data_V_0_sel_rd      |   1|   0|    1|          0|
    |sin_V_data_V_0_sel_wr      |   1|   0|    1|          0|
    |sin_V_data_V_0_state       |   2|   0|    2|          0|
    |sin_V_dest_V_0_state       |   2|   0|    2|          0|
    |sout_V_data_V_1_payload_A  |   8|   0|    8|          0|
    |sout_V_data_V_1_payload_B  |   8|   0|    8|          0|
    |sout_V_data_V_1_sel_rd     |   1|   0|    1|          0|
    |sout_V_data_V_1_sel_wr     |   1|   0|    1|          0|
    |sout_V_data_V_1_state      |   2|   0|    2|          0|
    |sout_V_dest_V_1_sel_rd     |   1|   0|    1|          0|
    |sout_V_dest_V_1_state      |   2|   0|    2|          0|
    |sout_V_id_V_1_sel_rd       |   1|   0|    1|          0|
    |sout_V_id_V_1_state        |   2|   0|    2|          0|
    |sout_V_keep_V_1_sel_rd     |   1|   0|    1|          0|
    |sout_V_keep_V_1_state      |   2|   0|    2|          0|
    |sout_V_last_V_1_payload_A  |   1|   0|    1|          0|
    |sout_V_last_V_1_payload_B  |   1|   0|    1|          0|
    |sout_V_last_V_1_sel_rd     |   1|   0|    1|          0|
    |sout_V_last_V_1_sel_wr     |   1|   0|    1|          0|
    |sout_V_last_V_1_state      |   2|   0|    2|          0|
    |sout_V_strb_V_1_sel_rd     |   1|   0|    1|          0|
    |sout_V_strb_V_1_state      |   2|   0|    2|          0|
    |sout_V_user_V_1_sel_rd     |   1|   0|    1|          0|
    |sout_V_user_V_1_state      |   2|   0|    2|          0|
    |tmp6_reg_662               |  10|   0|   10|          0|
    |tmp_3_reg_638              |   1|   0|    1|          0|
    |tmp_5_reg_624              |   1|   0|    1|          0|
    |tmp_last_V_reg_642         |   1|   0|    1|          0|
    |tmp_3_reg_638              |  64|  32|    1|          0|
    |tmp_last_V_reg_642         |  64|  32|    1|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 360|  64|  234|          0|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+--------------+---------------+--------------+
|  RTL Ports  | Dir | Bits|   Protocol   | Source Object |    C Type    |
+-------------+-----+-----+--------------+---------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_none |    hw_conv    | return value |
|ap_rst_n     |  in |    1| ap_ctrl_none |    hw_conv    | return value |
|sin_TDATA    |  in |    8|     axis     |  sin_V_data_V |    pointer   |
|sin_TVALID   |  in |    1|     axis     |  sin_V_dest_V |    pointer   |
|sin_TREADY   | out |    1|     axis     |  sin_V_dest_V |    pointer   |
|sin_TDEST    |  in |    1|     axis     |  sin_V_dest_V |    pointer   |
|sin_TKEEP    |  in |    1|     axis     |  sin_V_keep_V |    pointer   |
|sin_TSTRB    |  in |    1|     axis     |  sin_V_strb_V |    pointer   |
|sin_TUSER    |  in |    1|     axis     |  sin_V_user_V |    pointer   |
|sin_TLAST    |  in |    1|     axis     |  sin_V_last_V |    pointer   |
|sin_TID      |  in |    1|     axis     |   sin_V_id_V  |    pointer   |
|sout_TDATA   | out |    8|     axis     | sout_V_data_V |    pointer   |
|sout_TREADY  |  in |    1|     axis     | sout_V_data_V |    pointer   |
|sout_TVALID  | out |    1|     axis     | sout_V_dest_V |    pointer   |
|sout_TDEST   | out |    1|     axis     | sout_V_dest_V |    pointer   |
|sout_TKEEP   | out |    1|     axis     | sout_V_keep_V |    pointer   |
|sout_TSTRB   | out |    1|     axis     | sout_V_strb_V |    pointer   |
|sout_TUSER   | out |    1|     axis     | sout_V_user_V |    pointer   |
|sout_TLAST   | out |    1|     axis     | sout_V_last_V |    pointer   |
|sout_TID     | out |    1|     axis     |  sout_V_id_V  |    pointer   |
+-------------+-----+-----+--------------+---------------+--------------+

