/* This file is autogenerated by tracetool, do not edit. */

#include "qemu/osdep.h"
#include "trace.h"
#include "trace/generated-events.h"
#include "trace/control.h"

TraceEvent trace_events[TRACE_EVENT_COUNT] = {
    { .id = TRACE_THREAD_POOL_SUBMIT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "thread_pool_submit", .sstate = TRACE_THREAD_POOL_SUBMIT_ENABLED },
    { .id = TRACE_THREAD_POOL_COMPLETE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "thread_pool_complete", .sstate = TRACE_THREAD_POOL_COMPLETE_ENABLED },
    { .id = TRACE_THREAD_POOL_CANCEL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "thread_pool_cancel", .sstate = TRACE_THREAD_POOL_CANCEL_ENABLED },
    { .id = TRACE_CPU_IN, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "cpu_in", .sstate = TRACE_CPU_IN_ENABLED },
    { .id = TRACE_CPU_OUT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "cpu_out", .sstate = TRACE_CPU_OUT_ENABLED },
    { .id = TRACE_BALLOON_EVENT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "balloon_event", .sstate = TRACE_BALLOON_EVENT_ENABLED },
    { .id = TRACE_VIRTIO_BALLOON_HANDLE_OUTPUT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "virtio_balloon_handle_output", .sstate = TRACE_VIRTIO_BALLOON_HANDLE_OUTPUT_ENABLED },
    { .id = TRACE_VIRTIO_BALLOON_GET_CONFIG, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "virtio_balloon_get_config", .sstate = TRACE_VIRTIO_BALLOON_GET_CONFIG_ENABLED },
    { .id = TRACE_VIRTIO_BALLOON_SET_CONFIG, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "virtio_balloon_set_config", .sstate = TRACE_VIRTIO_BALLOON_SET_CONFIG_ENABLED },
    { .id = TRACE_VIRTIO_BALLOON_TO_TARGET, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "virtio_balloon_to_target", .sstate = TRACE_VIRTIO_BALLOON_TO_TARGET_ENABLED },
    { .id = TRACE_VM_STATE_NOTIFY, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vm_state_notify", .sstate = TRACE_VM_STATE_NOTIFY_ENABLED },
    { .id = TRACE_LOAD_FILE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "load_file", .sstate = TRACE_LOAD_FILE_ENABLED },
    { .id = TRACE_RUNSTATE_SET, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "runstate_set", .sstate = TRACE_RUNSTATE_SET_ENABLED },
    { .id = TRACE_SYSTEM_WAKEUP_REQUEST, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "system_wakeup_request", .sstate = TRACE_SYSTEM_WAKEUP_REQUEST_ENABLED },
    { .id = TRACE_QEMU_SYSTEM_SHUTDOWN_REQUEST, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qemu_system_shutdown_request", .sstate = TRACE_QEMU_SYSTEM_SHUTDOWN_REQUEST_ENABLED },
    { .id = TRACE_QEMU_SYSTEM_POWERDOWN_REQUEST, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qemu_system_powerdown_request", .sstate = TRACE_QEMU_SYSTEM_POWERDOWN_REQUEST_ENABLED },
    { .id = TRACE_SPICE_VMC_WRITE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "spice_vmc_write", .sstate = TRACE_SPICE_VMC_WRITE_ENABLED },
    { .id = TRACE_SPICE_VMC_READ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "spice_vmc_read", .sstate = TRACE_SPICE_VMC_READ_ENABLED },
    { .id = TRACE_SPICE_VMC_REGISTER_INTERFACE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "spice_vmc_register_interface", .sstate = TRACE_SPICE_VMC_REGISTER_INTERFACE_ENABLED },
    { .id = TRACE_SPICE_VMC_UNREGISTER_INTERFACE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "spice_vmc_unregister_interface", .sstate = TRACE_SPICE_VMC_UNREGISTER_INTERFACE_ENABLED },
    { .id = TRACE_SPICE_VMC_EVENT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "spice_vmc_event", .sstate = TRACE_SPICE_VMC_EVENT_ENABLED },
    { .id = TRACE_XEN_RAM_ALLOC, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "xen_ram_alloc", .sstate = TRACE_XEN_RAM_ALLOC_ENABLED },
    { .id = TRACE_XEN_CLIENT_SET_MEMORY, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "xen_client_set_memory", .sstate = TRACE_XEN_CLIENT_SET_MEMORY_ENABLED },
    { .id = TRACE_XEN_DEFAULT_IOREQ_SERVER, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "xen_default_ioreq_server", .sstate = TRACE_XEN_DEFAULT_IOREQ_SERVER_ENABLED },
    { .id = TRACE_XEN_IOREQ_SERVER_CREATE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "xen_ioreq_server_create", .sstate = TRACE_XEN_IOREQ_SERVER_CREATE_ENABLED },
    { .id = TRACE_XEN_IOREQ_SERVER_DESTROY, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "xen_ioreq_server_destroy", .sstate = TRACE_XEN_IOREQ_SERVER_DESTROY_ENABLED },
    { .id = TRACE_XEN_IOREQ_SERVER_STATE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "xen_ioreq_server_state", .sstate = TRACE_XEN_IOREQ_SERVER_STATE_ENABLED },
    { .id = TRACE_XEN_MAP_MMIO_RANGE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "xen_map_mmio_range", .sstate = TRACE_XEN_MAP_MMIO_RANGE_ENABLED },
    { .id = TRACE_XEN_UNMAP_MMIO_RANGE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "xen_unmap_mmio_range", .sstate = TRACE_XEN_UNMAP_MMIO_RANGE_ENABLED },
    { .id = TRACE_XEN_MAP_PORTIO_RANGE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "xen_map_portio_range", .sstate = TRACE_XEN_MAP_PORTIO_RANGE_ENABLED },
    { .id = TRACE_XEN_UNMAP_PORTIO_RANGE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "xen_unmap_portio_range", .sstate = TRACE_XEN_UNMAP_PORTIO_RANGE_ENABLED },
    { .id = TRACE_XEN_MAP_PCIDEV, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "xen_map_pcidev", .sstate = TRACE_XEN_MAP_PCIDEV_ENABLED },
    { .id = TRACE_XEN_UNMAP_PCIDEV, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "xen_unmap_pcidev", .sstate = TRACE_XEN_UNMAP_PCIDEV_ENABLED },
    { .id = TRACE_HANDLE_IOREQ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "handle_ioreq", .sstate = TRACE_HANDLE_IOREQ_ENABLED },
    { .id = TRACE_HANDLE_IOREQ_READ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "handle_ioreq_read", .sstate = TRACE_HANDLE_IOREQ_READ_ENABLED },
    { .id = TRACE_HANDLE_IOREQ_WRITE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "handle_ioreq_write", .sstate = TRACE_HANDLE_IOREQ_WRITE_ENABLED },
    { .id = TRACE_CPU_IOREQ_PIO, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "cpu_ioreq_pio", .sstate = TRACE_CPU_IOREQ_PIO_ENABLED },
    { .id = TRACE_CPU_IOREQ_PIO_READ_REG, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "cpu_ioreq_pio_read_reg", .sstate = TRACE_CPU_IOREQ_PIO_READ_REG_ENABLED },
    { .id = TRACE_CPU_IOREQ_PIO_WRITE_REG, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "cpu_ioreq_pio_write_reg", .sstate = TRACE_CPU_IOREQ_PIO_WRITE_REG_ENABLED },
    { .id = TRACE_CPU_IOREQ_MOVE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "cpu_ioreq_move", .sstate = TRACE_CPU_IOREQ_MOVE_ENABLED },
    { .id = TRACE_XEN_MAP_CACHE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "xen_map_cache", .sstate = TRACE_XEN_MAP_CACHE_ENABLED },
    { .id = TRACE_XEN_REMAP_BUCKET, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "xen_remap_bucket", .sstate = TRACE_XEN_REMAP_BUCKET_ENABLED },
    { .id = TRACE_XEN_MAP_CACHE_RETURN, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "xen_map_cache_return", .sstate = TRACE_XEN_MAP_CACHE_RETURN_ENABLED },
    { .id = TRACE_QEMU_COROUTINE_ENTER, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qemu_coroutine_enter", .sstate = TRACE_QEMU_COROUTINE_ENTER_ENABLED },
    { .id = TRACE_QEMU_COROUTINE_YIELD, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qemu_coroutine_yield", .sstate = TRACE_QEMU_COROUTINE_YIELD_ENABLED },
    { .id = TRACE_QEMU_COROUTINE_TERMINATE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qemu_coroutine_terminate", .sstate = TRACE_QEMU_COROUTINE_TERMINATE_ENABLED },
    { .id = TRACE_QEMU_CO_QUEUE_RUN_RESTART, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qemu_co_queue_run_restart", .sstate = TRACE_QEMU_CO_QUEUE_RUN_RESTART_ENABLED },
    { .id = TRACE_QEMU_CO_QUEUE_NEXT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qemu_co_queue_next", .sstate = TRACE_QEMU_CO_QUEUE_NEXT_ENABLED },
    { .id = TRACE_QEMU_CO_MUTEX_LOCK_ENTRY, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qemu_co_mutex_lock_entry", .sstate = TRACE_QEMU_CO_MUTEX_LOCK_ENTRY_ENABLED },
    { .id = TRACE_QEMU_CO_MUTEX_LOCK_RETURN, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qemu_co_mutex_lock_return", .sstate = TRACE_QEMU_CO_MUTEX_LOCK_RETURN_ENABLED },
    { .id = TRACE_QEMU_CO_MUTEX_UNLOCK_ENTRY, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qemu_co_mutex_unlock_entry", .sstate = TRACE_QEMU_CO_MUTEX_UNLOCK_ENTRY_ENABLED },
    { .id = TRACE_QEMU_CO_MUTEX_UNLOCK_RETURN, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qemu_co_mutex_unlock_return", .sstate = TRACE_QEMU_CO_MUTEX_UNLOCK_RETURN_ENABLED },
    { .id = TRACE_HANDLE_QMP_COMMAND, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "handle_qmp_command", .sstate = TRACE_HANDLE_QMP_COMMAND_ENABLED },
    { .id = TRACE_MONITOR_PROTOCOL_EMITTER, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "monitor_protocol_emitter", .sstate = TRACE_MONITOR_PROTOCOL_EMITTER_ENABLED },
    { .id = TRACE_MONITOR_PROTOCOL_EVENT_HANDLER, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "monitor_protocol_event_handler", .sstate = TRACE_MONITOR_PROTOCOL_EVENT_HANDLER_ENABLED },
    { .id = TRACE_MONITOR_PROTOCOL_EVENT_EMIT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "monitor_protocol_event_emit", .sstate = TRACE_MONITOR_PROTOCOL_EVENT_EMIT_ENABLED },
    { .id = TRACE_MONITOR_PROTOCOL_EVENT_QUEUE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "monitor_protocol_event_queue", .sstate = TRACE_MONITOR_PROTOCOL_EVENT_QUEUE_ENABLED },
    { .id = TRACE_MONITOR_PROTOCOL_EVENT_THROTTLE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "monitor_protocol_event_throttle", .sstate = TRACE_MONITOR_PROTOCOL_EVENT_THROTTLE_ENABLED },
    { .id = TRACE_DMA_BLK_IO, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "dma_blk_io", .sstate = TRACE_DMA_BLK_IO_ENABLED },
    { .id = TRACE_DMA_AIO_CANCEL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "dma_aio_cancel", .sstate = TRACE_DMA_AIO_CANCEL_ENABLED },
    { .id = TRACE_DMA_COMPLETE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "dma_complete", .sstate = TRACE_DMA_COMPLETE_ENABLED },
    { .id = TRACE_DMA_BLK_CB, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "dma_blk_cb", .sstate = TRACE_DMA_BLK_CB_ENABLED },
    { .id = TRACE_DMA_MAP_WAIT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "dma_map_wait", .sstate = TRACE_DMA_MAP_WAIT_ENABLED },
    { .id = TRACE_KVM_IOCTL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "kvm_ioctl", .sstate = TRACE_KVM_IOCTL_ENABLED },
    { .id = TRACE_KVM_VM_IOCTL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "kvm_vm_ioctl", .sstate = TRACE_KVM_VM_IOCTL_ENABLED },
    { .id = TRACE_KVM_VCPU_IOCTL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "kvm_vcpu_ioctl", .sstate = TRACE_KVM_VCPU_IOCTL_ENABLED },
    { .id = TRACE_KVM_RUN_EXIT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "kvm_run_exit", .sstate = TRACE_KVM_RUN_EXIT_ENABLED },
    { .id = TRACE_KVM_DEVICE_IOCTL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "kvm_device_ioctl", .sstate = TRACE_KVM_DEVICE_IOCTL_ENABLED },
    { .id = TRACE_KVM_FAILED_REG_GET, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "kvm_failed_reg_get", .sstate = TRACE_KVM_FAILED_REG_GET_ENABLED },
    { .id = TRACE_KVM_FAILED_REG_SET, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "kvm_failed_reg_set", .sstate = TRACE_KVM_FAILED_REG_SET_ENABLED },
    { .id = TRACE_KVM_IRQCHIP_COMMIT_ROUTES, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "kvm_irqchip_commit_routes", .sstate = TRACE_KVM_IRQCHIP_COMMIT_ROUTES_ENABLED },
    { .id = TRACE_KVM_IRQCHIP_ADD_MSI_ROUTE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "kvm_irqchip_add_msi_route", .sstate = TRACE_KVM_IRQCHIP_ADD_MSI_ROUTE_ENABLED },
    { .id = TRACE_KVM_IRQCHIP_UPDATE_MSI_ROUTE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "kvm_irqchip_update_msi_route", .sstate = TRACE_KVM_IRQCHIP_UPDATE_MSI_ROUTE_ENABLED },
    { .id = TRACE_EXEC_TB, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "exec_tb", .sstate = TRACE_EXEC_TB_ENABLED },
    { .id = TRACE_EXEC_TB_NOCACHE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "exec_tb_nocache", .sstate = TRACE_EXEC_TB_NOCACHE_ENABLED },
    { .id = TRACE_EXEC_TB_EXIT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "exec_tb_exit", .sstate = TRACE_EXEC_TB_EXIT_ENABLED },
    { .id = TRACE_TRANSLATE_BLOCK, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "translate_block", .sstate = TRACE_TRANSLATE_BLOCK_ENABLED },
    { .id = TRACE_MEMORY_REGION_OPS_READ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "memory_region_ops_read", .sstate = TRACE_MEMORY_REGION_OPS_READ_ENABLED },
    { .id = TRACE_MEMORY_REGION_OPS_WRITE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "memory_region_ops_write", .sstate = TRACE_MEMORY_REGION_OPS_WRITE_ENABLED },
    { .id = TRACE_MEMORY_REGION_SUBPAGE_READ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "memory_region_subpage_read", .sstate = TRACE_MEMORY_REGION_SUBPAGE_READ_ENABLED },
    { .id = TRACE_MEMORY_REGION_SUBPAGE_WRITE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "memory_region_subpage_write", .sstate = TRACE_MEMORY_REGION_SUBPAGE_WRITE_ENABLED },
    { .id = TRACE_MEMORY_REGION_TB_READ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "memory_region_tb_read", .sstate = TRACE_MEMORY_REGION_TB_READ_ENABLED },
    { .id = TRACE_MEMORY_REGION_TB_WRITE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "memory_region_tb_write", .sstate = TRACE_MEMORY_REGION_TB_WRITE_ENABLED },
    { .id = TRACE_GUEST_MEM_BEFORE_TRANS, .vcpu_id = TRACE_VCPU_GUEST_MEM_BEFORE_TRANS, .name = "guest_mem_before_trans", .sstate = TRACE_GUEST_MEM_BEFORE_TRANS_ENABLED },
    { .id = TRACE_GUEST_MEM_BEFORE_EXEC, .vcpu_id = TRACE_VCPU_GUEST_MEM_BEFORE_EXEC, .name = "guest_mem_before_exec", .sstate = TRACE_GUEST_MEM_BEFORE_EXEC_ENABLED },
    { .id = TRACE_GUEST_USER_SYSCALL, .vcpu_id = TRACE_VCPU_GUEST_USER_SYSCALL, .name = "guest_user_syscall", .sstate = TRACE_GUEST_USER_SYSCALL_ENABLED },
    { .id = TRACE_GUEST_USER_SYSCALL_RET, .vcpu_id = TRACE_VCPU_GUEST_USER_SYSCALL_RET, .name = "guest_user_syscall_ret", .sstate = TRACE_GUEST_USER_SYSCALL_RET_ENABLED },
    { .id = TRACE_QEMU_MEMALIGN, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qemu_memalign", .sstate = TRACE_QEMU_MEMALIGN_ENABLED },
    { .id = TRACE_QEMU_ANON_RAM_ALLOC, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qemu_anon_ram_alloc", .sstate = TRACE_QEMU_ANON_RAM_ALLOC_ENABLED },
    { .id = TRACE_QEMU_VFREE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qemu_vfree", .sstate = TRACE_QEMU_VFREE_ENABLED },
    { .id = TRACE_QEMU_ANON_RAM_FREE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qemu_anon_ram_free", .sstate = TRACE_QEMU_ANON_RAM_FREE_ENABLED },
    { .id = TRACE_HBITMAP_ITER_SKIP_WORDS, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "hbitmap_iter_skip_words", .sstate = TRACE_HBITMAP_ITER_SKIP_WORDS_ENABLED },
    { .id = TRACE_HBITMAP_RESET, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "hbitmap_reset", .sstate = TRACE_HBITMAP_RESET_ENABLED },
    { .id = TRACE_HBITMAP_SET, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "hbitmap_set", .sstate = TRACE_HBITMAP_SET_ENABLED },
    { .id = TRACE_QCRYPTO_TLS_CREDS_LOAD_DH, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qcrypto_tls_creds_load_dh", .sstate = TRACE_QCRYPTO_TLS_CREDS_LOAD_DH_ENABLED },
    { .id = TRACE_QCRYPTO_TLS_CREDS_GET_PATH, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qcrypto_tls_creds_get_path", .sstate = TRACE_QCRYPTO_TLS_CREDS_GET_PATH_ENABLED },
    { .id = TRACE_QCRYPTO_TLS_CREDS_ANON_LOAD, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qcrypto_tls_creds_anon_load", .sstate = TRACE_QCRYPTO_TLS_CREDS_ANON_LOAD_ENABLED },
    { .id = TRACE_QCRYPTO_TLS_CREDS_X509_LOAD, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qcrypto_tls_creds_x509_load", .sstate = TRACE_QCRYPTO_TLS_CREDS_X509_LOAD_ENABLED },
    { .id = TRACE_QCRYPTO_TLS_CREDS_X509_CHECK_BASIC_CONSTRAINTS, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qcrypto_tls_creds_x509_check_basic_constraints", .sstate = TRACE_QCRYPTO_TLS_CREDS_X509_CHECK_BASIC_CONSTRAINTS_ENABLED },
    { .id = TRACE_QCRYPTO_TLS_CREDS_X509_CHECK_KEY_USAGE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qcrypto_tls_creds_x509_check_key_usage", .sstate = TRACE_QCRYPTO_TLS_CREDS_X509_CHECK_KEY_USAGE_ENABLED },
    { .id = TRACE_QCRYPTO_TLS_CREDS_X509_CHECK_KEY_PURPOSE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qcrypto_tls_creds_x509_check_key_purpose", .sstate = TRACE_QCRYPTO_TLS_CREDS_X509_CHECK_KEY_PURPOSE_ENABLED },
    { .id = TRACE_QCRYPTO_TLS_CREDS_X509_LOAD_CERT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qcrypto_tls_creds_x509_load_cert", .sstate = TRACE_QCRYPTO_TLS_CREDS_X509_LOAD_CERT_ENABLED },
    { .id = TRACE_QCRYPTO_TLS_CREDS_X509_LOAD_CERT_LIST, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qcrypto_tls_creds_x509_load_cert_list", .sstate = TRACE_QCRYPTO_TLS_CREDS_X509_LOAD_CERT_LIST_ENABLED },
    { .id = TRACE_QCRYPTO_TLS_SESSION_NEW, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qcrypto_tls_session_new", .sstate = TRACE_QCRYPTO_TLS_SESSION_NEW_ENABLED },
    { .id = TRACE_BUFFER_RESIZE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "buffer_resize", .sstate = TRACE_BUFFER_RESIZE_ENABLED },
    { .id = TRACE_BUFFER_MOVE_EMPTY, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "buffer_move_empty", .sstate = TRACE_BUFFER_MOVE_EMPTY_ENABLED },
    { .id = TRACE_BUFFER_MOVE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "buffer_move", .sstate = TRACE_BUFFER_MOVE_ENABLED },
    { .id = TRACE_BUFFER_FREE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "buffer_free", .sstate = TRACE_BUFFER_FREE_ENABLED },
    { .id = TRACE_QIO_TASK_NEW, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qio_task_new", .sstate = TRACE_QIO_TASK_NEW_ENABLED },
    { .id = TRACE_QIO_TASK_COMPLETE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qio_task_complete", .sstate = TRACE_QIO_TASK_COMPLETE_ENABLED },
    { .id = TRACE_QIO_TASK_ABORT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qio_task_abort", .sstate = TRACE_QIO_TASK_ABORT_ENABLED },
    { .id = TRACE_QIO_TASK_THREAD_START, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qio_task_thread_start", .sstate = TRACE_QIO_TASK_THREAD_START_ENABLED },
    { .id = TRACE_QIO_TASK_THREAD_RUN, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qio_task_thread_run", .sstate = TRACE_QIO_TASK_THREAD_RUN_ENABLED },
    { .id = TRACE_QIO_TASK_THREAD_EXIT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qio_task_thread_exit", .sstate = TRACE_QIO_TASK_THREAD_EXIT_ENABLED },
    { .id = TRACE_QIO_TASK_THREAD_RESULT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qio_task_thread_result", .sstate = TRACE_QIO_TASK_THREAD_RESULT_ENABLED },
    { .id = TRACE_QIO_CHANNEL_SOCKET_NEW, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qio_channel_socket_new", .sstate = TRACE_QIO_CHANNEL_SOCKET_NEW_ENABLED },
    { .id = TRACE_QIO_CHANNEL_SOCKET_NEW_FD, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qio_channel_socket_new_fd", .sstate = TRACE_QIO_CHANNEL_SOCKET_NEW_FD_ENABLED },
    { .id = TRACE_QIO_CHANNEL_SOCKET_CONNECT_SYNC, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qio_channel_socket_connect_sync", .sstate = TRACE_QIO_CHANNEL_SOCKET_CONNECT_SYNC_ENABLED },
    { .id = TRACE_QIO_CHANNEL_SOCKET_CONNECT_ASYNC, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qio_channel_socket_connect_async", .sstate = TRACE_QIO_CHANNEL_SOCKET_CONNECT_ASYNC_ENABLED },
    { .id = TRACE_QIO_CHANNEL_SOCKET_CONNECT_FAIL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qio_channel_socket_connect_fail", .sstate = TRACE_QIO_CHANNEL_SOCKET_CONNECT_FAIL_ENABLED },
    { .id = TRACE_QIO_CHANNEL_SOCKET_CONNECT_COMPLETE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qio_channel_socket_connect_complete", .sstate = TRACE_QIO_CHANNEL_SOCKET_CONNECT_COMPLETE_ENABLED },
    { .id = TRACE_QIO_CHANNEL_SOCKET_LISTEN_SYNC, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qio_channel_socket_listen_sync", .sstate = TRACE_QIO_CHANNEL_SOCKET_LISTEN_SYNC_ENABLED },
    { .id = TRACE_QIO_CHANNEL_SOCKET_LISTEN_ASYNC, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qio_channel_socket_listen_async", .sstate = TRACE_QIO_CHANNEL_SOCKET_LISTEN_ASYNC_ENABLED },
    { .id = TRACE_QIO_CHANNEL_SOCKET_LISTEN_FAIL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qio_channel_socket_listen_fail", .sstate = TRACE_QIO_CHANNEL_SOCKET_LISTEN_FAIL_ENABLED },
    { .id = TRACE_QIO_CHANNEL_SOCKET_LISTEN_COMPLETE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qio_channel_socket_listen_complete", .sstate = TRACE_QIO_CHANNEL_SOCKET_LISTEN_COMPLETE_ENABLED },
    { .id = TRACE_QIO_CHANNEL_SOCKET_DGRAM_SYNC, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qio_channel_socket_dgram_sync", .sstate = TRACE_QIO_CHANNEL_SOCKET_DGRAM_SYNC_ENABLED },
    { .id = TRACE_QIO_CHANNEL_SOCKET_DGRAM_ASYNC, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qio_channel_socket_dgram_async", .sstate = TRACE_QIO_CHANNEL_SOCKET_DGRAM_ASYNC_ENABLED },
    { .id = TRACE_QIO_CHANNEL_SOCKET_DGRAM_FAIL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qio_channel_socket_dgram_fail", .sstate = TRACE_QIO_CHANNEL_SOCKET_DGRAM_FAIL_ENABLED },
    { .id = TRACE_QIO_CHANNEL_SOCKET_DGRAM_COMPLETE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qio_channel_socket_dgram_complete", .sstate = TRACE_QIO_CHANNEL_SOCKET_DGRAM_COMPLETE_ENABLED },
    { .id = TRACE_QIO_CHANNEL_SOCKET_ACCEPT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qio_channel_socket_accept", .sstate = TRACE_QIO_CHANNEL_SOCKET_ACCEPT_ENABLED },
    { .id = TRACE_QIO_CHANNEL_SOCKET_ACCEPT_FAIL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qio_channel_socket_accept_fail", .sstate = TRACE_QIO_CHANNEL_SOCKET_ACCEPT_FAIL_ENABLED },
    { .id = TRACE_QIO_CHANNEL_SOCKET_ACCEPT_COMPLETE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qio_channel_socket_accept_complete", .sstate = TRACE_QIO_CHANNEL_SOCKET_ACCEPT_COMPLETE_ENABLED },
    { .id = TRACE_QIO_CHANNEL_FILE_NEW_FD, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qio_channel_file_new_fd", .sstate = TRACE_QIO_CHANNEL_FILE_NEW_FD_ENABLED },
    { .id = TRACE_QIO_CHANNEL_FILE_NEW_PATH, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qio_channel_file_new_path", .sstate = TRACE_QIO_CHANNEL_FILE_NEW_PATH_ENABLED },
    { .id = TRACE_QIO_CHANNEL_TLS_NEW_CLIENT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qio_channel_tls_new_client", .sstate = TRACE_QIO_CHANNEL_TLS_NEW_CLIENT_ENABLED },
    { .id = TRACE_QIO_CHANNEL_TLS_NEW_SERVER, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qio_channel_tls_new_server", .sstate = TRACE_QIO_CHANNEL_TLS_NEW_SERVER_ENABLED },
    { .id = TRACE_QIO_CHANNEL_TLS_HANDSHAKE_START, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qio_channel_tls_handshake_start", .sstate = TRACE_QIO_CHANNEL_TLS_HANDSHAKE_START_ENABLED },
    { .id = TRACE_QIO_CHANNEL_TLS_HANDSHAKE_PENDING, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qio_channel_tls_handshake_pending", .sstate = TRACE_QIO_CHANNEL_TLS_HANDSHAKE_PENDING_ENABLED },
    { .id = TRACE_QIO_CHANNEL_TLS_HANDSHAKE_FAIL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qio_channel_tls_handshake_fail", .sstate = TRACE_QIO_CHANNEL_TLS_HANDSHAKE_FAIL_ENABLED },
    { .id = TRACE_QIO_CHANNEL_TLS_HANDSHAKE_COMPLETE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qio_channel_tls_handshake_complete", .sstate = TRACE_QIO_CHANNEL_TLS_HANDSHAKE_COMPLETE_ENABLED },
    { .id = TRACE_QIO_CHANNEL_TLS_CREDENTIALS_ALLOW, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qio_channel_tls_credentials_allow", .sstate = TRACE_QIO_CHANNEL_TLS_CREDENTIALS_ALLOW_ENABLED },
    { .id = TRACE_QIO_CHANNEL_TLS_CREDENTIALS_DENY, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qio_channel_tls_credentials_deny", .sstate = TRACE_QIO_CHANNEL_TLS_CREDENTIALS_DENY_ENABLED },
    { .id = TRACE_QIO_CHANNEL_WEBSOCK_NEW_SERVER, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qio_channel_websock_new_server", .sstate = TRACE_QIO_CHANNEL_WEBSOCK_NEW_SERVER_ENABLED },
    { .id = TRACE_QIO_CHANNEL_WEBSOCK_HANDSHAKE_START, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qio_channel_websock_handshake_start", .sstate = TRACE_QIO_CHANNEL_WEBSOCK_HANDSHAKE_START_ENABLED },
    { .id = TRACE_QIO_CHANNEL_WEBSOCK_HANDSHAKE_PENDING, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qio_channel_websock_handshake_pending", .sstate = TRACE_QIO_CHANNEL_WEBSOCK_HANDSHAKE_PENDING_ENABLED },
    { .id = TRACE_QIO_CHANNEL_WEBSOCK_HANDSHAKE_REPLY, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qio_channel_websock_handshake_reply", .sstate = TRACE_QIO_CHANNEL_WEBSOCK_HANDSHAKE_REPLY_ENABLED },
    { .id = TRACE_QIO_CHANNEL_WEBSOCK_HANDSHAKE_FAIL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qio_channel_websock_handshake_fail", .sstate = TRACE_QIO_CHANNEL_WEBSOCK_HANDSHAKE_FAIL_ENABLED },
    { .id = TRACE_QIO_CHANNEL_WEBSOCK_HANDSHAKE_COMPLETE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qio_channel_websock_handshake_complete", .sstate = TRACE_QIO_CHANNEL_WEBSOCK_HANDSHAKE_COMPLETE_ENABLED },
    { .id = TRACE_QIO_CHANNEL_COMMAND_NEW_PID, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qio_channel_command_new_pid", .sstate = TRACE_QIO_CHANNEL_COMMAND_NEW_PID_ENABLED },
    { .id = TRACE_QIO_CHANNEL_COMMAND_NEW_SPAWN, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qio_channel_command_new_spawn", .sstate = TRACE_QIO_CHANNEL_COMMAND_NEW_SPAWN_ENABLED },
    { .id = TRACE_QIO_CHANNEL_COMMAND_ABORT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qio_channel_command_abort", .sstate = TRACE_QIO_CHANNEL_COMMAND_ABORT_ENABLED },
    { .id = TRACE_QIO_CHANNEL_COMMAND_WAIT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qio_channel_command_wait", .sstate = TRACE_QIO_CHANNEL_COMMAND_WAIT_ENABLED },
    { .id = TRACE_QEMU_LOADVM_STATE_SECTION, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qemu_loadvm_state_section", .sstate = TRACE_QEMU_LOADVM_STATE_SECTION_ENABLED },
    { .id = TRACE_QEMU_LOADVM_STATE_SECTION_COMMAND, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qemu_loadvm_state_section_command", .sstate = TRACE_QEMU_LOADVM_STATE_SECTION_COMMAND_ENABLED },
    { .id = TRACE_QEMU_LOADVM_STATE_SECTION_PARTEND, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qemu_loadvm_state_section_partend", .sstate = TRACE_QEMU_LOADVM_STATE_SECTION_PARTEND_ENABLED },
    { .id = TRACE_QEMU_LOADVM_STATE_MAIN, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qemu_loadvm_state_main", .sstate = TRACE_QEMU_LOADVM_STATE_MAIN_ENABLED },
    { .id = TRACE_QEMU_LOADVM_STATE_MAIN_QUIT_PARENT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qemu_loadvm_state_main_quit_parent", .sstate = TRACE_QEMU_LOADVM_STATE_MAIN_QUIT_PARENT_ENABLED },
    { .id = TRACE_QEMU_LOADVM_STATE_POST_MAIN, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qemu_loadvm_state_post_main", .sstate = TRACE_QEMU_LOADVM_STATE_POST_MAIN_ENABLED },
    { .id = TRACE_QEMU_LOADVM_STATE_SECTION_STARTFULL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qemu_loadvm_state_section_startfull", .sstate = TRACE_QEMU_LOADVM_STATE_SECTION_STARTFULL_ENABLED },
    { .id = TRACE_QEMU_SAVEVM_SEND_PACKAGED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qemu_savevm_send_packaged", .sstate = TRACE_QEMU_SAVEVM_SEND_PACKAGED_ENABLED },
    { .id = TRACE_LOADVM_HANDLE_CMD_PACKAGED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "loadvm_handle_cmd_packaged", .sstate = TRACE_LOADVM_HANDLE_CMD_PACKAGED_ENABLED },
    { .id = TRACE_LOADVM_HANDLE_CMD_PACKAGED_MAIN, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "loadvm_handle_cmd_packaged_main", .sstate = TRACE_LOADVM_HANDLE_CMD_PACKAGED_MAIN_ENABLED },
    { .id = TRACE_LOADVM_HANDLE_CMD_PACKAGED_RECEIVED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "loadvm_handle_cmd_packaged_received", .sstate = TRACE_LOADVM_HANDLE_CMD_PACKAGED_RECEIVED_ENABLED },
    { .id = TRACE_LOADVM_POSTCOPY_HANDLE_ADVISE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "loadvm_postcopy_handle_advise", .sstate = TRACE_LOADVM_POSTCOPY_HANDLE_ADVISE_ENABLED },
    { .id = TRACE_LOADVM_POSTCOPY_HANDLE_LISTEN, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "loadvm_postcopy_handle_listen", .sstate = TRACE_LOADVM_POSTCOPY_HANDLE_LISTEN_ENABLED },
    { .id = TRACE_LOADVM_POSTCOPY_HANDLE_RUN, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "loadvm_postcopy_handle_run", .sstate = TRACE_LOADVM_POSTCOPY_HANDLE_RUN_ENABLED },
    { .id = TRACE_LOADVM_POSTCOPY_HANDLE_RUN_CPU_SYNC, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "loadvm_postcopy_handle_run_cpu_sync", .sstate = TRACE_LOADVM_POSTCOPY_HANDLE_RUN_CPU_SYNC_ENABLED },
    { .id = TRACE_LOADVM_POSTCOPY_HANDLE_RUN_VMSTART, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "loadvm_postcopy_handle_run_vmstart", .sstate = TRACE_LOADVM_POSTCOPY_HANDLE_RUN_VMSTART_ENABLED },
    { .id = TRACE_LOADVM_POSTCOPY_RAM_HANDLE_DISCARD, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "loadvm_postcopy_ram_handle_discard", .sstate = TRACE_LOADVM_POSTCOPY_RAM_HANDLE_DISCARD_ENABLED },
    { .id = TRACE_LOADVM_POSTCOPY_RAM_HANDLE_DISCARD_END, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "loadvm_postcopy_ram_handle_discard_end", .sstate = TRACE_LOADVM_POSTCOPY_RAM_HANDLE_DISCARD_END_ENABLED },
    { .id = TRACE_LOADVM_POSTCOPY_RAM_HANDLE_DISCARD_HEADER, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "loadvm_postcopy_ram_handle_discard_header", .sstate = TRACE_LOADVM_POSTCOPY_RAM_HANDLE_DISCARD_HEADER_ENABLED },
    { .id = TRACE_LOADVM_PROCESS_COMMAND, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "loadvm_process_command", .sstate = TRACE_LOADVM_PROCESS_COMMAND_ENABLED },
    { .id = TRACE_LOADVM_PROCESS_COMMAND_PING, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "loadvm_process_command_ping", .sstate = TRACE_LOADVM_PROCESS_COMMAND_PING_ENABLED },
    { .id = TRACE_POSTCOPY_RAM_LISTEN_THREAD_EXIT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "postcopy_ram_listen_thread_exit", .sstate = TRACE_POSTCOPY_RAM_LISTEN_THREAD_EXIT_ENABLED },
    { .id = TRACE_POSTCOPY_RAM_LISTEN_THREAD_START, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "postcopy_ram_listen_thread_start", .sstate = TRACE_POSTCOPY_RAM_LISTEN_THREAD_START_ENABLED },
    { .id = TRACE_QEMU_SAVEVM_SEND_POSTCOPY_ADVISE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qemu_savevm_send_postcopy_advise", .sstate = TRACE_QEMU_SAVEVM_SEND_POSTCOPY_ADVISE_ENABLED },
    { .id = TRACE_QEMU_SAVEVM_SEND_POSTCOPY_RAM_DISCARD, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qemu_savevm_send_postcopy_ram_discard", .sstate = TRACE_QEMU_SAVEVM_SEND_POSTCOPY_RAM_DISCARD_ENABLED },
    { .id = TRACE_SAVEVM_COMMAND_SEND, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "savevm_command_send", .sstate = TRACE_SAVEVM_COMMAND_SEND_ENABLED },
    { .id = TRACE_SAVEVM_SECTION_START, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "savevm_section_start", .sstate = TRACE_SAVEVM_SECTION_START_ENABLED },
    { .id = TRACE_SAVEVM_SECTION_END, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "savevm_section_end", .sstate = TRACE_SAVEVM_SECTION_END_ENABLED },
    { .id = TRACE_SAVEVM_SECTION_SKIP, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "savevm_section_skip", .sstate = TRACE_SAVEVM_SECTION_SKIP_ENABLED },
    { .id = TRACE_SAVEVM_SEND_OPEN_RETURN_PATH, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "savevm_send_open_return_path", .sstate = TRACE_SAVEVM_SEND_OPEN_RETURN_PATH_ENABLED },
    { .id = TRACE_SAVEVM_SEND_PING, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "savevm_send_ping", .sstate = TRACE_SAVEVM_SEND_PING_ENABLED },
    { .id = TRACE_SAVEVM_SEND_POSTCOPY_LISTEN, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "savevm_send_postcopy_listen", .sstate = TRACE_SAVEVM_SEND_POSTCOPY_LISTEN_ENABLED },
    { .id = TRACE_SAVEVM_SEND_POSTCOPY_RUN, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "savevm_send_postcopy_run", .sstate = TRACE_SAVEVM_SEND_POSTCOPY_RUN_ENABLED },
    { .id = TRACE_SAVEVM_STATE_BEGIN, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "savevm_state_begin", .sstate = TRACE_SAVEVM_STATE_BEGIN_ENABLED },
    { .id = TRACE_SAVEVM_STATE_HEADER, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "savevm_state_header", .sstate = TRACE_SAVEVM_STATE_HEADER_ENABLED },
    { .id = TRACE_SAVEVM_STATE_ITERATE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "savevm_state_iterate", .sstate = TRACE_SAVEVM_STATE_ITERATE_ENABLED },
    { .id = TRACE_SAVEVM_STATE_CLEANUP, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "savevm_state_cleanup", .sstate = TRACE_SAVEVM_STATE_CLEANUP_ENABLED },
    { .id = TRACE_SAVEVM_STATE_COMPLETE_PRECOPY, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "savevm_state_complete_precopy", .sstate = TRACE_SAVEVM_STATE_COMPLETE_PRECOPY_ENABLED },
    { .id = TRACE_VMSTATE_SAVE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vmstate_save", .sstate = TRACE_VMSTATE_SAVE_ENABLED },
    { .id = TRACE_VMSTATE_LOAD, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vmstate_load", .sstate = TRACE_VMSTATE_LOAD_ENABLED },
    { .id = TRACE_QEMU_ANNOUNCE_SELF_ITER, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qemu_announce_self_iter", .sstate = TRACE_QEMU_ANNOUNCE_SELF_ITER_ENABLED },
    { .id = TRACE_VMSTATE_LOAD_FIELD_ERROR, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vmstate_load_field_error", .sstate = TRACE_VMSTATE_LOAD_FIELD_ERROR_ENABLED },
    { .id = TRACE_VMSTATE_LOAD_STATE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vmstate_load_state", .sstate = TRACE_VMSTATE_LOAD_STATE_ENABLED },
    { .id = TRACE_VMSTATE_LOAD_STATE_END, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vmstate_load_state_end", .sstate = TRACE_VMSTATE_LOAD_STATE_END_ENABLED },
    { .id = TRACE_VMSTATE_LOAD_STATE_FIELD, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vmstate_load_state_field", .sstate = TRACE_VMSTATE_LOAD_STATE_FIELD_ENABLED },
    { .id = TRACE_VMSTATE_N_ELEMS, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vmstate_n_elems", .sstate = TRACE_VMSTATE_N_ELEMS_ENABLED },
    { .id = TRACE_VMSTATE_SUBSECTION_LOAD, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vmstate_subsection_load", .sstate = TRACE_VMSTATE_SUBSECTION_LOAD_ENABLED },
    { .id = TRACE_VMSTATE_SUBSECTION_LOAD_BAD, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vmstate_subsection_load_bad", .sstate = TRACE_VMSTATE_SUBSECTION_LOAD_BAD_ENABLED },
    { .id = TRACE_VMSTATE_SUBSECTION_LOAD_GOOD, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vmstate_subsection_load_good", .sstate = TRACE_VMSTATE_SUBSECTION_LOAD_GOOD_ENABLED },
    { .id = TRACE_QEMU_FILE_FCLOSE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qemu_file_fclose", .sstate = TRACE_QEMU_FILE_FCLOSE_ENABLED },
    { .id = TRACE_GET_QUEUED_PAGE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "get_queued_page", .sstate = TRACE_GET_QUEUED_PAGE_ENABLED },
    { .id = TRACE_GET_QUEUED_PAGE_NOT_DIRTY, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "get_queued_page_not_dirty", .sstate = TRACE_GET_QUEUED_PAGE_NOT_DIRTY_ENABLED },
    { .id = TRACE_MIGRATION_BITMAP_SYNC_START, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "migration_bitmap_sync_start", .sstate = TRACE_MIGRATION_BITMAP_SYNC_START_ENABLED },
    { .id = TRACE_MIGRATION_BITMAP_SYNC_END, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "migration_bitmap_sync_end", .sstate = TRACE_MIGRATION_BITMAP_SYNC_END_ENABLED },
    { .id = TRACE_MIGRATION_THROTTLE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "migration_throttle", .sstate = TRACE_MIGRATION_THROTTLE_ENABLED },
    { .id = TRACE_RAM_LOAD_POSTCOPY_LOOP, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "ram_load_postcopy_loop", .sstate = TRACE_RAM_LOAD_POSTCOPY_LOOP_ENABLED },
    { .id = TRACE_RAM_POSTCOPY_SEND_DISCARD_BITMAP, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "ram_postcopy_send_discard_bitmap", .sstate = TRACE_RAM_POSTCOPY_SEND_DISCARD_BITMAP_ENABLED },
    { .id = TRACE_RAM_SAVE_QUEUE_PAGES, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "ram_save_queue_pages", .sstate = TRACE_RAM_SAVE_QUEUE_PAGES_ENABLED },
    { .id = TRACE_AWAIT_RETURN_PATH_CLOSE_ON_SOURCE_CLOSE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "await_return_path_close_on_source_close", .sstate = TRACE_AWAIT_RETURN_PATH_CLOSE_ON_SOURCE_CLOSE_ENABLED },
    { .id = TRACE_AWAIT_RETURN_PATH_CLOSE_ON_SOURCE_JOINING, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "await_return_path_close_on_source_joining", .sstate = TRACE_AWAIT_RETURN_PATH_CLOSE_ON_SOURCE_JOINING_ENABLED },
    { .id = TRACE_MIGRATE_SET_STATE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "migrate_set_state", .sstate = TRACE_MIGRATE_SET_STATE_ENABLED },
    { .id = TRACE_MIGRATE_FD_CLEANUP, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "migrate_fd_cleanup", .sstate = TRACE_MIGRATE_FD_CLEANUP_ENABLED },
    { .id = TRACE_MIGRATE_FD_ERROR, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "migrate_fd_error", .sstate = TRACE_MIGRATE_FD_ERROR_ENABLED },
    { .id = TRACE_MIGRATE_FD_CANCEL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "migrate_fd_cancel", .sstate = TRACE_MIGRATE_FD_CANCEL_ENABLED },
    { .id = TRACE_MIGRATE_HANDLE_RP_REQ_PAGES, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "migrate_handle_rp_req_pages", .sstate = TRACE_MIGRATE_HANDLE_RP_REQ_PAGES_ENABLED },
    { .id = TRACE_MIGRATE_PENDING, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "migrate_pending", .sstate = TRACE_MIGRATE_PENDING_ENABLED },
    { .id = TRACE_MIGRATE_SEND_RP_MESSAGE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "migrate_send_rp_message", .sstate = TRACE_MIGRATE_SEND_RP_MESSAGE_ENABLED },
    { .id = TRACE_MIGRATION_COMPLETION_FILE_ERR, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "migration_completion_file_err", .sstate = TRACE_MIGRATION_COMPLETION_FILE_ERR_ENABLED },
    { .id = TRACE_MIGRATION_COMPLETION_POSTCOPY_END, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "migration_completion_postcopy_end", .sstate = TRACE_MIGRATION_COMPLETION_POSTCOPY_END_ENABLED },
    { .id = TRACE_MIGRATION_COMPLETION_POSTCOPY_END_AFTER_COMPLETE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "migration_completion_postcopy_end_after_complete", .sstate = TRACE_MIGRATION_COMPLETION_POSTCOPY_END_AFTER_COMPLETE_ENABLED },
    { .id = TRACE_MIGRATION_COMPLETION_POSTCOPY_END_BEFORE_RP, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "migration_completion_postcopy_end_before_rp", .sstate = TRACE_MIGRATION_COMPLETION_POSTCOPY_END_BEFORE_RP_ENABLED },
    { .id = TRACE_MIGRATION_COMPLETION_POSTCOPY_END_AFTER_RP, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "migration_completion_postcopy_end_after_rp", .sstate = TRACE_MIGRATION_COMPLETION_POSTCOPY_END_AFTER_RP_ENABLED },
    { .id = TRACE_MIGRATION_THREAD_AFTER_LOOP, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "migration_thread_after_loop", .sstate = TRACE_MIGRATION_THREAD_AFTER_LOOP_ENABLED },
    { .id = TRACE_MIGRATION_THREAD_FILE_ERR, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "migration_thread_file_err", .sstate = TRACE_MIGRATION_THREAD_FILE_ERR_ENABLED },
    { .id = TRACE_MIGRATION_THREAD_SETUP_COMPLETE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "migration_thread_setup_complete", .sstate = TRACE_MIGRATION_THREAD_SETUP_COMPLETE_ENABLED },
    { .id = TRACE_OPEN_RETURN_PATH_ON_SOURCE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "open_return_path_on_source", .sstate = TRACE_OPEN_RETURN_PATH_ON_SOURCE_ENABLED },
    { .id = TRACE_OPEN_RETURN_PATH_ON_SOURCE_CONTINUE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "open_return_path_on_source_continue", .sstate = TRACE_OPEN_RETURN_PATH_ON_SOURCE_CONTINUE_ENABLED },
    { .id = TRACE_POSTCOPY_START, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "postcopy_start", .sstate = TRACE_POSTCOPY_START_ENABLED },
    { .id = TRACE_POSTCOPY_START_SET_RUN, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "postcopy_start_set_run", .sstate = TRACE_POSTCOPY_START_SET_RUN_ENABLED },
    { .id = TRACE_SOURCE_RETURN_PATH_THREAD_BAD_END, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "source_return_path_thread_bad_end", .sstate = TRACE_SOURCE_RETURN_PATH_THREAD_BAD_END_ENABLED },
    { .id = TRACE_SOURCE_RETURN_PATH_THREAD_END, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "source_return_path_thread_end", .sstate = TRACE_SOURCE_RETURN_PATH_THREAD_END_ENABLED },
    { .id = TRACE_SOURCE_RETURN_PATH_THREAD_ENTRY, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "source_return_path_thread_entry", .sstate = TRACE_SOURCE_RETURN_PATH_THREAD_ENTRY_ENABLED },
    { .id = TRACE_SOURCE_RETURN_PATH_THREAD_LOOP_TOP, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "source_return_path_thread_loop_top", .sstate = TRACE_SOURCE_RETURN_PATH_THREAD_LOOP_TOP_ENABLED },
    { .id = TRACE_SOURCE_RETURN_PATH_THREAD_PONG, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "source_return_path_thread_pong", .sstate = TRACE_SOURCE_RETURN_PATH_THREAD_PONG_ENABLED },
    { .id = TRACE_SOURCE_RETURN_PATH_THREAD_SHUT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "source_return_path_thread_shut", .sstate = TRACE_SOURCE_RETURN_PATH_THREAD_SHUT_ENABLED },
    { .id = TRACE_MIGRATE_GLOBAL_STATE_POST_LOAD, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "migrate_global_state_post_load", .sstate = TRACE_MIGRATE_GLOBAL_STATE_POST_LOAD_ENABLED },
    { .id = TRACE_MIGRATE_GLOBAL_STATE_PRE_SAVE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "migrate_global_state_pre_save", .sstate = TRACE_MIGRATE_GLOBAL_STATE_PRE_SAVE_ENABLED },
    { .id = TRACE_MIGRATION_THREAD_LOW_PENDING, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "migration_thread_low_pending", .sstate = TRACE_MIGRATION_THREAD_LOW_PENDING_ENABLED },
    { .id = TRACE_MIGRATE_STATE_TOO_BIG, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "migrate_state_too_big", .sstate = TRACE_MIGRATE_STATE_TOO_BIG_ENABLED },
    { .id = TRACE_MIGRATE_TRANSFERRED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "migrate_transferred", .sstate = TRACE_MIGRATE_TRANSFERRED_ENABLED },
    { .id = TRACE_PROCESS_INCOMING_MIGRATION_CO_END, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "process_incoming_migration_co_end", .sstate = TRACE_PROCESS_INCOMING_MIGRATION_CO_END_ENABLED },
    { .id = TRACE_PROCESS_INCOMING_MIGRATION_CO_POSTCOPY_END_MAIN, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "process_incoming_migration_co_postcopy_end_main", .sstate = TRACE_PROCESS_INCOMING_MIGRATION_CO_POSTCOPY_END_MAIN_ENABLED },
    { .id = TRACE_MIGRATION_SET_INCOMING_CHANNEL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "migration_set_incoming_channel", .sstate = TRACE_MIGRATION_SET_INCOMING_CHANNEL_ENABLED },
    { .id = TRACE_MIGRATION_SET_OUTGOING_CHANNEL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "migration_set_outgoing_channel", .sstate = TRACE_MIGRATION_SET_OUTGOING_CHANNEL_ENABLED },
    { .id = TRACE_QEMU_RDMA_ACCEPT_INCOMING_MIGRATION, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qemu_rdma_accept_incoming_migration", .sstate = TRACE_QEMU_RDMA_ACCEPT_INCOMING_MIGRATION_ENABLED },
    { .id = TRACE_QEMU_RDMA_ACCEPT_INCOMING_MIGRATION_ACCEPTED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qemu_rdma_accept_incoming_migration_accepted", .sstate = TRACE_QEMU_RDMA_ACCEPT_INCOMING_MIGRATION_ACCEPTED_ENABLED },
    { .id = TRACE_QEMU_RDMA_ACCEPT_PIN_STATE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qemu_rdma_accept_pin_state", .sstate = TRACE_QEMU_RDMA_ACCEPT_PIN_STATE_ENABLED },
    { .id = TRACE_QEMU_RDMA_ACCEPT_PIN_VERBSC, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qemu_rdma_accept_pin_verbsc", .sstate = TRACE_QEMU_RDMA_ACCEPT_PIN_VERBSC_ENABLED },
    { .id = TRACE_QEMU_RDMA_BLOCK_FOR_WRID_MISS, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qemu_rdma_block_for_wrid_miss", .sstate = TRACE_QEMU_RDMA_BLOCK_FOR_WRID_MISS_ENABLED },
    { .id = TRACE_QEMU_RDMA_BLOCK_FOR_WRID_MISS_B, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qemu_rdma_block_for_wrid_miss_b", .sstate = TRACE_QEMU_RDMA_BLOCK_FOR_WRID_MISS_B_ENABLED },
    { .id = TRACE_QEMU_RDMA_CLEANUP_DISCONNECT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qemu_rdma_cleanup_disconnect", .sstate = TRACE_QEMU_RDMA_CLEANUP_DISCONNECT_ENABLED },
    { .id = TRACE_QEMU_RDMA_CLEANUP_WAITING_FOR_DISCONNECT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qemu_rdma_cleanup_waiting_for_disconnect", .sstate = TRACE_QEMU_RDMA_CLEANUP_WAITING_FOR_DISCONNECT_ENABLED },
    { .id = TRACE_QEMU_RDMA_CLOSE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qemu_rdma_close", .sstate = TRACE_QEMU_RDMA_CLOSE_ENABLED },
    { .id = TRACE_QEMU_RDMA_CONNECT_PIN_ALL_REQUESTED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qemu_rdma_connect_pin_all_requested", .sstate = TRACE_QEMU_RDMA_CONNECT_PIN_ALL_REQUESTED_ENABLED },
    { .id = TRACE_QEMU_RDMA_CONNECT_PIN_ALL_OUTCOME, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qemu_rdma_connect_pin_all_outcome", .sstate = TRACE_QEMU_RDMA_CONNECT_PIN_ALL_OUTCOME_ENABLED },
    { .id = TRACE_QEMU_RDMA_DEST_INIT_TRYING, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qemu_rdma_dest_init_trying", .sstate = TRACE_QEMU_RDMA_DEST_INIT_TRYING_ENABLED },
    { .id = TRACE_QEMU_RDMA_DUMP_GID, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qemu_rdma_dump_gid", .sstate = TRACE_QEMU_RDMA_DUMP_GID_ENABLED },
    { .id = TRACE_QEMU_RDMA_EXCHANGE_GET_RESPONSE_START, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qemu_rdma_exchange_get_response_start", .sstate = TRACE_QEMU_RDMA_EXCHANGE_GET_RESPONSE_START_ENABLED },
    { .id = TRACE_QEMU_RDMA_EXCHANGE_GET_RESPONSE_NONE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qemu_rdma_exchange_get_response_none", .sstate = TRACE_QEMU_RDMA_EXCHANGE_GET_RESPONSE_NONE_ENABLED },
    { .id = TRACE_QEMU_RDMA_EXCHANGE_SEND_ISSUE_CALLBACK, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qemu_rdma_exchange_send_issue_callback", .sstate = TRACE_QEMU_RDMA_EXCHANGE_SEND_ISSUE_CALLBACK_ENABLED },
    { .id = TRACE_QEMU_RDMA_EXCHANGE_SEND_WAITING, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qemu_rdma_exchange_send_waiting", .sstate = TRACE_QEMU_RDMA_EXCHANGE_SEND_WAITING_ENABLED },
    { .id = TRACE_QEMU_RDMA_EXCHANGE_SEND_RECEIVED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qemu_rdma_exchange_send_received", .sstate = TRACE_QEMU_RDMA_EXCHANGE_SEND_RECEIVED_ENABLED },
    { .id = TRACE_QEMU_RDMA_FILL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qemu_rdma_fill", .sstate = TRACE_QEMU_RDMA_FILL_ENABLED },
    { .id = TRACE_QEMU_RDMA_INIT_RAM_BLOCKS, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qemu_rdma_init_ram_blocks", .sstate = TRACE_QEMU_RDMA_INIT_RAM_BLOCKS_ENABLED },
    { .id = TRACE_QEMU_RDMA_POLL_RECV, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qemu_rdma_poll_recv", .sstate = TRACE_QEMU_RDMA_POLL_RECV_ENABLED },
    { .id = TRACE_QEMU_RDMA_POLL_WRITE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qemu_rdma_poll_write", .sstate = TRACE_QEMU_RDMA_POLL_WRITE_ENABLED },
    { .id = TRACE_QEMU_RDMA_POLL_OTHER, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qemu_rdma_poll_other", .sstate = TRACE_QEMU_RDMA_POLL_OTHER_ENABLED },
    { .id = TRACE_QEMU_RDMA_POST_SEND_CONTROL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qemu_rdma_post_send_control", .sstate = TRACE_QEMU_RDMA_POST_SEND_CONTROL_ENABLED },
    { .id = TRACE_QEMU_RDMA_REGISTER_AND_GET_KEYS, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qemu_rdma_register_and_get_keys", .sstate = TRACE_QEMU_RDMA_REGISTER_AND_GET_KEYS_ENABLED },
    { .id = TRACE_QEMU_RDMA_REGISTRATION_HANDLE_COMPRESS, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qemu_rdma_registration_handle_compress", .sstate = TRACE_QEMU_RDMA_REGISTRATION_HANDLE_COMPRESS_ENABLED },
    { .id = TRACE_QEMU_RDMA_REGISTRATION_HANDLE_FINISHED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qemu_rdma_registration_handle_finished", .sstate = TRACE_QEMU_RDMA_REGISTRATION_HANDLE_FINISHED_ENABLED },
    { .id = TRACE_QEMU_RDMA_REGISTRATION_HANDLE_RAM_BLOCKS, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qemu_rdma_registration_handle_ram_blocks", .sstate = TRACE_QEMU_RDMA_REGISTRATION_HANDLE_RAM_BLOCKS_ENABLED },
    { .id = TRACE_QEMU_RDMA_REGISTRATION_HANDLE_RAM_BLOCKS_LOOP, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qemu_rdma_registration_handle_ram_blocks_loop", .sstate = TRACE_QEMU_RDMA_REGISTRATION_HANDLE_RAM_BLOCKS_LOOP_ENABLED },
    { .id = TRACE_QEMU_RDMA_REGISTRATION_HANDLE_REGISTER, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qemu_rdma_registration_handle_register", .sstate = TRACE_QEMU_RDMA_REGISTRATION_HANDLE_REGISTER_ENABLED },
    { .id = TRACE_QEMU_RDMA_REGISTRATION_HANDLE_REGISTER_LOOP, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qemu_rdma_registration_handle_register_loop", .sstate = TRACE_QEMU_RDMA_REGISTRATION_HANDLE_REGISTER_LOOP_ENABLED },
    { .id = TRACE_QEMU_RDMA_REGISTRATION_HANDLE_REGISTER_RKEY, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qemu_rdma_registration_handle_register_rkey", .sstate = TRACE_QEMU_RDMA_REGISTRATION_HANDLE_REGISTER_RKEY_ENABLED },
    { .id = TRACE_QEMU_RDMA_REGISTRATION_HANDLE_UNREGISTER, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qemu_rdma_registration_handle_unregister", .sstate = TRACE_QEMU_RDMA_REGISTRATION_HANDLE_UNREGISTER_ENABLED },
    { .id = TRACE_QEMU_RDMA_REGISTRATION_HANDLE_UNREGISTER_LOOP, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qemu_rdma_registration_handle_unregister_loop", .sstate = TRACE_QEMU_RDMA_REGISTRATION_HANDLE_UNREGISTER_LOOP_ENABLED },
    { .id = TRACE_QEMU_RDMA_REGISTRATION_HANDLE_UNREGISTER_SUCCESS, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qemu_rdma_registration_handle_unregister_success", .sstate = TRACE_QEMU_RDMA_REGISTRATION_HANDLE_UNREGISTER_SUCCESS_ENABLED },
    { .id = TRACE_QEMU_RDMA_REGISTRATION_HANDLE_WAIT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qemu_rdma_registration_handle_wait", .sstate = TRACE_QEMU_RDMA_REGISTRATION_HANDLE_WAIT_ENABLED },
    { .id = TRACE_QEMU_RDMA_REGISTRATION_START, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qemu_rdma_registration_start", .sstate = TRACE_QEMU_RDMA_REGISTRATION_START_ENABLED },
    { .id = TRACE_QEMU_RDMA_REGISTRATION_STOP, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qemu_rdma_registration_stop", .sstate = TRACE_QEMU_RDMA_REGISTRATION_STOP_ENABLED },
    { .id = TRACE_QEMU_RDMA_REGISTRATION_STOP_RAM, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qemu_rdma_registration_stop_ram", .sstate = TRACE_QEMU_RDMA_REGISTRATION_STOP_RAM_ENABLED },
    { .id = TRACE_QEMU_RDMA_RESOLVE_HOST_TRYING, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qemu_rdma_resolve_host_trying", .sstate = TRACE_QEMU_RDMA_RESOLVE_HOST_TRYING_ENABLED },
    { .id = TRACE_QEMU_RDMA_SIGNAL_UNREGISTER_APPEND, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qemu_rdma_signal_unregister_append", .sstate = TRACE_QEMU_RDMA_SIGNAL_UNREGISTER_APPEND_ENABLED },
    { .id = TRACE_QEMU_RDMA_SIGNAL_UNREGISTER_ALREADY, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qemu_rdma_signal_unregister_already", .sstate = TRACE_QEMU_RDMA_SIGNAL_UNREGISTER_ALREADY_ENABLED },
    { .id = TRACE_QEMU_RDMA_UNREGISTER_WAITING_INFLIGHT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qemu_rdma_unregister_waiting_inflight", .sstate = TRACE_QEMU_RDMA_UNREGISTER_WAITING_INFLIGHT_ENABLED },
    { .id = TRACE_QEMU_RDMA_UNREGISTER_WAITING_PROC, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qemu_rdma_unregister_waiting_proc", .sstate = TRACE_QEMU_RDMA_UNREGISTER_WAITING_PROC_ENABLED },
    { .id = TRACE_QEMU_RDMA_UNREGISTER_WAITING_SEND, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qemu_rdma_unregister_waiting_send", .sstate = TRACE_QEMU_RDMA_UNREGISTER_WAITING_SEND_ENABLED },
    { .id = TRACE_QEMU_RDMA_UNREGISTER_WAITING_COMPLETE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qemu_rdma_unregister_waiting_complete", .sstate = TRACE_QEMU_RDMA_UNREGISTER_WAITING_COMPLETE_ENABLED },
    { .id = TRACE_QEMU_RDMA_WRITE_FLUSH, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qemu_rdma_write_flush", .sstate = TRACE_QEMU_RDMA_WRITE_FLUSH_ENABLED },
    { .id = TRACE_QEMU_RDMA_WRITE_ONE_BLOCK, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qemu_rdma_write_one_block", .sstate = TRACE_QEMU_RDMA_WRITE_ONE_BLOCK_ENABLED },
    { .id = TRACE_QEMU_RDMA_WRITE_ONE_POST, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qemu_rdma_write_one_post", .sstate = TRACE_QEMU_RDMA_WRITE_ONE_POST_ENABLED },
    { .id = TRACE_QEMU_RDMA_WRITE_ONE_QUEUE_FULL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qemu_rdma_write_one_queue_full", .sstate = TRACE_QEMU_RDMA_WRITE_ONE_QUEUE_FULL_ENABLED },
    { .id = TRACE_QEMU_RDMA_WRITE_ONE_RECVREGRES, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qemu_rdma_write_one_recvregres", .sstate = TRACE_QEMU_RDMA_WRITE_ONE_RECVREGRES_ENABLED },
    { .id = TRACE_QEMU_RDMA_WRITE_ONE_SENDREG, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qemu_rdma_write_one_sendreg", .sstate = TRACE_QEMU_RDMA_WRITE_ONE_SENDREG_ENABLED },
    { .id = TRACE_QEMU_RDMA_WRITE_ONE_TOP, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qemu_rdma_write_one_top", .sstate = TRACE_QEMU_RDMA_WRITE_ONE_TOP_ENABLED },
    { .id = TRACE_QEMU_RDMA_WRITE_ONE_ZERO, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qemu_rdma_write_one_zero", .sstate = TRACE_QEMU_RDMA_WRITE_ONE_ZERO_ENABLED },
    { .id = TRACE_RDMA_ADD_BLOCK, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "rdma_add_block", .sstate = TRACE_RDMA_ADD_BLOCK_ENABLED },
    { .id = TRACE_RDMA_BLOCK_NOTIFICATION_HANDLE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "rdma_block_notification_handle", .sstate = TRACE_RDMA_BLOCK_NOTIFICATION_HANDLE_ENABLED },
    { .id = TRACE_RDMA_DELETE_BLOCK, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "rdma_delete_block", .sstate = TRACE_RDMA_DELETE_BLOCK_ENABLED },
    { .id = TRACE_RDMA_START_INCOMING_MIGRATION, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "rdma_start_incoming_migration", .sstate = TRACE_RDMA_START_INCOMING_MIGRATION_ENABLED },
    { .id = TRACE_RDMA_START_INCOMING_MIGRATION_AFTER_DEST_INIT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "rdma_start_incoming_migration_after_dest_init", .sstate = TRACE_RDMA_START_INCOMING_MIGRATION_AFTER_DEST_INIT_ENABLED },
    { .id = TRACE_RDMA_START_INCOMING_MIGRATION_AFTER_RDMA_LISTEN, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "rdma_start_incoming_migration_after_rdma_listen", .sstate = TRACE_RDMA_START_INCOMING_MIGRATION_AFTER_RDMA_LISTEN_ENABLED },
    { .id = TRACE_RDMA_START_OUTGOING_MIGRATION_AFTER_RDMA_CONNECT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "rdma_start_outgoing_migration_after_rdma_connect", .sstate = TRACE_RDMA_START_OUTGOING_MIGRATION_AFTER_RDMA_CONNECT_ENABLED },
    { .id = TRACE_RDMA_START_OUTGOING_MIGRATION_AFTER_RDMA_SOURCE_INIT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "rdma_start_outgoing_migration_after_rdma_source_init", .sstate = TRACE_RDMA_START_OUTGOING_MIGRATION_AFTER_RDMA_SOURCE_INIT_ENABLED },
    { .id = TRACE_POSTCOPY_DISCARD_SEND_FINISH, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "postcopy_discard_send_finish", .sstate = TRACE_POSTCOPY_DISCARD_SEND_FINISH_ENABLED },
    { .id = TRACE_POSTCOPY_DISCARD_SEND_RANGE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "postcopy_discard_send_range", .sstate = TRACE_POSTCOPY_DISCARD_SEND_RANGE_ENABLED },
    { .id = TRACE_POSTCOPY_RAM_DISCARD_RANGE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "postcopy_ram_discard_range", .sstate = TRACE_POSTCOPY_RAM_DISCARD_RANGE_ENABLED },
    { .id = TRACE_POSTCOPY_CLEANUP_RANGE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "postcopy_cleanup_range", .sstate = TRACE_POSTCOPY_CLEANUP_RANGE_ENABLED },
    { .id = TRACE_POSTCOPY_INIT_RANGE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "postcopy_init_range", .sstate = TRACE_POSTCOPY_INIT_RANGE_ENABLED },
    { .id = TRACE_POSTCOPY_NHP_RANGE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "postcopy_nhp_range", .sstate = TRACE_POSTCOPY_NHP_RANGE_ENABLED },
    { .id = TRACE_POSTCOPY_PLACE_PAGE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "postcopy_place_page", .sstate = TRACE_POSTCOPY_PLACE_PAGE_ENABLED },
    { .id = TRACE_POSTCOPY_PLACE_PAGE_ZERO, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "postcopy_place_page_zero", .sstate = TRACE_POSTCOPY_PLACE_PAGE_ZERO_ENABLED },
    { .id = TRACE_POSTCOPY_RAM_ENABLE_NOTIFY, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "postcopy_ram_enable_notify", .sstate = TRACE_POSTCOPY_RAM_ENABLE_NOTIFY_ENABLED },
    { .id = TRACE_POSTCOPY_RAM_FAULT_THREAD_ENTRY, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "postcopy_ram_fault_thread_entry", .sstate = TRACE_POSTCOPY_RAM_FAULT_THREAD_ENTRY_ENABLED },
    { .id = TRACE_POSTCOPY_RAM_FAULT_THREAD_EXIT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "postcopy_ram_fault_thread_exit", .sstate = TRACE_POSTCOPY_RAM_FAULT_THREAD_EXIT_ENABLED },
    { .id = TRACE_POSTCOPY_RAM_FAULT_THREAD_QUIT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "postcopy_ram_fault_thread_quit", .sstate = TRACE_POSTCOPY_RAM_FAULT_THREAD_QUIT_ENABLED },
    { .id = TRACE_POSTCOPY_RAM_FAULT_THREAD_REQUEST, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "postcopy_ram_fault_thread_request", .sstate = TRACE_POSTCOPY_RAM_FAULT_THREAD_REQUEST_ENABLED },
    { .id = TRACE_POSTCOPY_RAM_INCOMING_CLEANUP_CLOSEUF, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "postcopy_ram_incoming_cleanup_closeuf", .sstate = TRACE_POSTCOPY_RAM_INCOMING_CLEANUP_CLOSEUF_ENABLED },
    { .id = TRACE_POSTCOPY_RAM_INCOMING_CLEANUP_ENTRY, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "postcopy_ram_incoming_cleanup_entry", .sstate = TRACE_POSTCOPY_RAM_INCOMING_CLEANUP_ENTRY_ENABLED },
    { .id = TRACE_POSTCOPY_RAM_INCOMING_CLEANUP_EXIT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "postcopy_ram_incoming_cleanup_exit", .sstate = TRACE_POSTCOPY_RAM_INCOMING_CLEANUP_EXIT_ENABLED },
    { .id = TRACE_POSTCOPY_RAM_INCOMING_CLEANUP_JOIN, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "postcopy_ram_incoming_cleanup_join", .sstate = TRACE_POSTCOPY_RAM_INCOMING_CLEANUP_JOIN_ENABLED },
    { .id = TRACE_MIGRATION_EXEC_OUTGOING, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "migration_exec_outgoing", .sstate = TRACE_MIGRATION_EXEC_OUTGOING_ENABLED },
    { .id = TRACE_MIGRATION_EXEC_INCOMING, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "migration_exec_incoming", .sstate = TRACE_MIGRATION_EXEC_INCOMING_ENABLED },
    { .id = TRACE_MIGRATION_FD_OUTGOING, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "migration_fd_outgoing", .sstate = TRACE_MIGRATION_FD_OUTGOING_ENABLED },
    { .id = TRACE_MIGRATION_FD_INCOMING, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "migration_fd_incoming", .sstate = TRACE_MIGRATION_FD_INCOMING_ENABLED },
    { .id = TRACE_MIGRATION_SOCKET_INCOMING_ACCEPTED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "migration_socket_incoming_accepted", .sstate = TRACE_MIGRATION_SOCKET_INCOMING_ACCEPTED_ENABLED },
    { .id = TRACE_MIGRATION_SOCKET_OUTGOING_CONNECTED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "migration_socket_outgoing_connected", .sstate = TRACE_MIGRATION_SOCKET_OUTGOING_CONNECTED_ENABLED },
    { .id = TRACE_MIGRATION_SOCKET_OUTGOING_ERROR, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "migration_socket_outgoing_error", .sstate = TRACE_MIGRATION_SOCKET_OUTGOING_ERROR_ENABLED },
    { .id = TRACE_MIGRATION_TLS_OUTGOING_HANDSHAKE_START, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "migration_tls_outgoing_handshake_start", .sstate = TRACE_MIGRATION_TLS_OUTGOING_HANDSHAKE_START_ENABLED },
    { .id = TRACE_MIGRATION_TLS_OUTGOING_HANDSHAKE_ERROR, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "migration_tls_outgoing_handshake_error", .sstate = TRACE_MIGRATION_TLS_OUTGOING_HANDSHAKE_ERROR_ENABLED },
    { .id = TRACE_MIGRATION_TLS_OUTGOING_HANDSHAKE_COMPLETE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "migration_tls_outgoing_handshake_complete", .sstate = TRACE_MIGRATION_TLS_OUTGOING_HANDSHAKE_COMPLETE_ENABLED },
    { .id = TRACE_MIGRATION_TLS_INCOMING_HANDSHAKE_START, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "migration_tls_incoming_handshake_start", .sstate = TRACE_MIGRATION_TLS_INCOMING_HANDSHAKE_START_ENABLED },
    { .id = TRACE_MIGRATION_TLS_INCOMING_HANDSHAKE_ERROR, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "migration_tls_incoming_handshake_error", .sstate = TRACE_MIGRATION_TLS_INCOMING_HANDSHAKE_ERROR_ENABLED },
    { .id = TRACE_MIGRATION_TLS_INCOMING_HANDSHAKE_COMPLETE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "migration_tls_incoming_handshake_complete", .sstate = TRACE_MIGRATION_TLS_INCOMING_HANDSHAKE_COMPLETE_ENABLED },
    { .id = TRACE_BDRV_OPEN_COMMON, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "bdrv_open_common", .sstate = TRACE_BDRV_OPEN_COMMON_ENABLED },
    { .id = TRACE_BDRV_LOCK_MEDIUM, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "bdrv_lock_medium", .sstate = TRACE_BDRV_LOCK_MEDIUM_ENABLED },
    { .id = TRACE_BLK_CO_PREADV, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "blk_co_preadv", .sstate = TRACE_BLK_CO_PREADV_ENABLED },
    { .id = TRACE_BLK_CO_PWRITEV, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "blk_co_pwritev", .sstate = TRACE_BLK_CO_PWRITEV_ENABLED },
    { .id = TRACE_BDRV_AIO_PDISCARD, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "bdrv_aio_pdiscard", .sstate = TRACE_BDRV_AIO_PDISCARD_ENABLED },
    { .id = TRACE_BDRV_AIO_FLUSH, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "bdrv_aio_flush", .sstate = TRACE_BDRV_AIO_FLUSH_ENABLED },
    { .id = TRACE_BDRV_AIO_READV, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "bdrv_aio_readv", .sstate = TRACE_BDRV_AIO_READV_ENABLED },
    { .id = TRACE_BDRV_AIO_WRITEV, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "bdrv_aio_writev", .sstate = TRACE_BDRV_AIO_WRITEV_ENABLED },
    { .id = TRACE_BDRV_CO_READV, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "bdrv_co_readv", .sstate = TRACE_BDRV_CO_READV_ENABLED },
    { .id = TRACE_BDRV_CO_WRITEV, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "bdrv_co_writev", .sstate = TRACE_BDRV_CO_WRITEV_ENABLED },
    { .id = TRACE_BDRV_CO_PWRITE_ZEROES, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "bdrv_co_pwrite_zeroes", .sstate = TRACE_BDRV_CO_PWRITE_ZEROES_ENABLED },
    { .id = TRACE_BDRV_CO_DO_COPY_ON_READV, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "bdrv_co_do_copy_on_readv", .sstate = TRACE_BDRV_CO_DO_COPY_ON_READV_ENABLED },
    { .id = TRACE_STREAM_ONE_ITERATION, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "stream_one_iteration", .sstate = TRACE_STREAM_ONE_ITERATION_ENABLED },
    { .id = TRACE_STREAM_START, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "stream_start", .sstate = TRACE_STREAM_START_ENABLED },
    { .id = TRACE_COMMIT_ONE_ITERATION, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "commit_one_iteration", .sstate = TRACE_COMMIT_ONE_ITERATION_ENABLED },
    { .id = TRACE_COMMIT_START, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "commit_start", .sstate = TRACE_COMMIT_START_ENABLED },
    { .id = TRACE_MIRROR_START, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "mirror_start", .sstate = TRACE_MIRROR_START_ENABLED },
    { .id = TRACE_MIRROR_RESTART_ITER, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "mirror_restart_iter", .sstate = TRACE_MIRROR_RESTART_ITER_ENABLED },
    { .id = TRACE_MIRROR_BEFORE_FLUSH, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "mirror_before_flush", .sstate = TRACE_MIRROR_BEFORE_FLUSH_ENABLED },
    { .id = TRACE_MIRROR_BEFORE_DRAIN, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "mirror_before_drain", .sstate = TRACE_MIRROR_BEFORE_DRAIN_ENABLED },
    { .id = TRACE_MIRROR_BEFORE_SLEEP, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "mirror_before_sleep", .sstate = TRACE_MIRROR_BEFORE_SLEEP_ENABLED },
    { .id = TRACE_MIRROR_ONE_ITERATION, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "mirror_one_iteration", .sstate = TRACE_MIRROR_ONE_ITERATION_ENABLED },
    { .id = TRACE_MIRROR_ITERATION_DONE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "mirror_iteration_done", .sstate = TRACE_MIRROR_ITERATION_DONE_ENABLED },
    { .id = TRACE_MIRROR_YIELD, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "mirror_yield", .sstate = TRACE_MIRROR_YIELD_ENABLED },
    { .id = TRACE_MIRROR_YIELD_IN_FLIGHT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "mirror_yield_in_flight", .sstate = TRACE_MIRROR_YIELD_IN_FLIGHT_ENABLED },
    { .id = TRACE_MIRROR_YIELD_BUF_BUSY, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "mirror_yield_buf_busy", .sstate = TRACE_MIRROR_YIELD_BUF_BUSY_ENABLED },
    { .id = TRACE_MIRROR_BREAK_BUF_BUSY, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "mirror_break_buf_busy", .sstate = TRACE_MIRROR_BREAK_BUF_BUSY_ENABLED },
    { .id = TRACE_BACKUP_DO_COW_ENTER, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "backup_do_cow_enter", .sstate = TRACE_BACKUP_DO_COW_ENTER_ENABLED },
    { .id = TRACE_BACKUP_DO_COW_RETURN, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "backup_do_cow_return", .sstate = TRACE_BACKUP_DO_COW_RETURN_ENABLED },
    { .id = TRACE_BACKUP_DO_COW_SKIP, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "backup_do_cow_skip", .sstate = TRACE_BACKUP_DO_COW_SKIP_ENABLED },
    { .id = TRACE_BACKUP_DO_COW_PROCESS, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "backup_do_cow_process", .sstate = TRACE_BACKUP_DO_COW_PROCESS_ENABLED },
    { .id = TRACE_BACKUP_DO_COW_READ_FAIL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "backup_do_cow_read_fail", .sstate = TRACE_BACKUP_DO_COW_READ_FAIL_ENABLED },
    { .id = TRACE_BACKUP_DO_COW_WRITE_FAIL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "backup_do_cow_write_fail", .sstate = TRACE_BACKUP_DO_COW_WRITE_FAIL_ENABLED },
    { .id = TRACE_QMP_BLOCK_JOB_CANCEL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qmp_block_job_cancel", .sstate = TRACE_QMP_BLOCK_JOB_CANCEL_ENABLED },
    { .id = TRACE_QMP_BLOCK_JOB_PAUSE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qmp_block_job_pause", .sstate = TRACE_QMP_BLOCK_JOB_PAUSE_ENABLED },
    { .id = TRACE_QMP_BLOCK_JOB_RESUME, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qmp_block_job_resume", .sstate = TRACE_QMP_BLOCK_JOB_RESUME_ENABLED },
    { .id = TRACE_QMP_BLOCK_JOB_COMPLETE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qmp_block_job_complete", .sstate = TRACE_QMP_BLOCK_JOB_COMPLETE_ENABLED },
    { .id = TRACE_BLOCK_JOB_CB, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "block_job_cb", .sstate = TRACE_BLOCK_JOB_CB_ENABLED },
    { .id = TRACE_QMP_BLOCK_STREAM, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qmp_block_stream", .sstate = TRACE_QMP_BLOCK_STREAM_ENABLED },
    { .id = TRACE_PAIO_SUBMIT_CO, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "paio_submit_co", .sstate = TRACE_PAIO_SUBMIT_CO_ENABLED },
    { .id = TRACE_PAIO_SUBMIT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "paio_submit", .sstate = TRACE_PAIO_SUBMIT_ENABLED },
    { .id = TRACE_QCOW2_WRITEV_START_REQ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qcow2_writev_start_req", .sstate = TRACE_QCOW2_WRITEV_START_REQ_ENABLED },
    { .id = TRACE_QCOW2_WRITEV_DONE_REQ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qcow2_writev_done_req", .sstate = TRACE_QCOW2_WRITEV_DONE_REQ_ENABLED },
    { .id = TRACE_QCOW2_WRITEV_START_PART, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qcow2_writev_start_part", .sstate = TRACE_QCOW2_WRITEV_START_PART_ENABLED },
    { .id = TRACE_QCOW2_WRITEV_DONE_PART, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qcow2_writev_done_part", .sstate = TRACE_QCOW2_WRITEV_DONE_PART_ENABLED },
    { .id = TRACE_QCOW2_WRITEV_DATA, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qcow2_writev_data", .sstate = TRACE_QCOW2_WRITEV_DATA_ENABLED },
    { .id = TRACE_QCOW2_PWRITE_ZEROES_START_REQ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qcow2_pwrite_zeroes_start_req", .sstate = TRACE_QCOW2_PWRITE_ZEROES_START_REQ_ENABLED },
    { .id = TRACE_QCOW2_PWRITE_ZEROES, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qcow2_pwrite_zeroes", .sstate = TRACE_QCOW2_PWRITE_ZEROES_ENABLED },
    { .id = TRACE_QCOW2_ALLOC_CLUSTERS_OFFSET, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qcow2_alloc_clusters_offset", .sstate = TRACE_QCOW2_ALLOC_CLUSTERS_OFFSET_ENABLED },
    { .id = TRACE_QCOW2_HANDLE_COPIED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qcow2_handle_copied", .sstate = TRACE_QCOW2_HANDLE_COPIED_ENABLED },
    { .id = TRACE_QCOW2_HANDLE_ALLOC, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qcow2_handle_alloc", .sstate = TRACE_QCOW2_HANDLE_ALLOC_ENABLED },
    { .id = TRACE_QCOW2_DO_ALLOC_CLUSTERS_OFFSET, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qcow2_do_alloc_clusters_offset", .sstate = TRACE_QCOW2_DO_ALLOC_CLUSTERS_OFFSET_ENABLED },
    { .id = TRACE_QCOW2_CLUSTER_ALLOC_PHYS, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qcow2_cluster_alloc_phys", .sstate = TRACE_QCOW2_CLUSTER_ALLOC_PHYS_ENABLED },
    { .id = TRACE_QCOW2_CLUSTER_LINK_L2, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qcow2_cluster_link_l2", .sstate = TRACE_QCOW2_CLUSTER_LINK_L2_ENABLED },
    { .id = TRACE_QCOW2_L2_ALLOCATE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qcow2_l2_allocate", .sstate = TRACE_QCOW2_L2_ALLOCATE_ENABLED },
    { .id = TRACE_QCOW2_L2_ALLOCATE_GET_EMPTY, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qcow2_l2_allocate_get_empty", .sstate = TRACE_QCOW2_L2_ALLOCATE_GET_EMPTY_ENABLED },
    { .id = TRACE_QCOW2_L2_ALLOCATE_WRITE_L2, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qcow2_l2_allocate_write_l2", .sstate = TRACE_QCOW2_L2_ALLOCATE_WRITE_L2_ENABLED },
    { .id = TRACE_QCOW2_L2_ALLOCATE_WRITE_L1, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qcow2_l2_allocate_write_l1", .sstate = TRACE_QCOW2_L2_ALLOCATE_WRITE_L1_ENABLED },
    { .id = TRACE_QCOW2_L2_ALLOCATE_DONE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qcow2_l2_allocate_done", .sstate = TRACE_QCOW2_L2_ALLOCATE_DONE_ENABLED },
    { .id = TRACE_QCOW2_CACHE_GET, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qcow2_cache_get", .sstate = TRACE_QCOW2_CACHE_GET_ENABLED },
    { .id = TRACE_QCOW2_CACHE_GET_REPLACE_ENTRY, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qcow2_cache_get_replace_entry", .sstate = TRACE_QCOW2_CACHE_GET_REPLACE_ENTRY_ENABLED },
    { .id = TRACE_QCOW2_CACHE_GET_READ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qcow2_cache_get_read", .sstate = TRACE_QCOW2_CACHE_GET_READ_ENABLED },
    { .id = TRACE_QCOW2_CACHE_GET_DONE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qcow2_cache_get_done", .sstate = TRACE_QCOW2_CACHE_GET_DONE_ENABLED },
    { .id = TRACE_QCOW2_CACHE_FLUSH, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qcow2_cache_flush", .sstate = TRACE_QCOW2_CACHE_FLUSH_ENABLED },
    { .id = TRACE_QCOW2_CACHE_ENTRY_FLUSH, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qcow2_cache_entry_flush", .sstate = TRACE_QCOW2_CACHE_ENTRY_FLUSH_ENABLED },
    { .id = TRACE_QED_ALLOC_L2_CACHE_ENTRY, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qed_alloc_l2_cache_entry", .sstate = TRACE_QED_ALLOC_L2_CACHE_ENTRY_ENABLED },
    { .id = TRACE_QED_UNREF_L2_CACHE_ENTRY, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qed_unref_l2_cache_entry", .sstate = TRACE_QED_UNREF_L2_CACHE_ENTRY_ENABLED },
    { .id = TRACE_QED_FIND_L2_CACHE_ENTRY, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qed_find_l2_cache_entry", .sstate = TRACE_QED_FIND_L2_CACHE_ENTRY_ENABLED },
    { .id = TRACE_QED_READ_TABLE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qed_read_table", .sstate = TRACE_QED_READ_TABLE_ENABLED },
    { .id = TRACE_QED_READ_TABLE_CB, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qed_read_table_cb", .sstate = TRACE_QED_READ_TABLE_CB_ENABLED },
    { .id = TRACE_QED_WRITE_TABLE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qed_write_table", .sstate = TRACE_QED_WRITE_TABLE_ENABLED },
    { .id = TRACE_QED_WRITE_TABLE_CB, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qed_write_table_cb", .sstate = TRACE_QED_WRITE_TABLE_CB_ENABLED },
    { .id = TRACE_QED_NEED_CHECK_TIMER_CB, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qed_need_check_timer_cb", .sstate = TRACE_QED_NEED_CHECK_TIMER_CB_ENABLED },
    { .id = TRACE_QED_START_NEED_CHECK_TIMER, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qed_start_need_check_timer", .sstate = TRACE_QED_START_NEED_CHECK_TIMER_ENABLED },
    { .id = TRACE_QED_CANCEL_NEED_CHECK_TIMER, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qed_cancel_need_check_timer", .sstate = TRACE_QED_CANCEL_NEED_CHECK_TIMER_ENABLED },
    { .id = TRACE_QED_AIO_COMPLETE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qed_aio_complete", .sstate = TRACE_QED_AIO_COMPLETE_ENABLED },
    { .id = TRACE_QED_AIO_SETUP, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qed_aio_setup", .sstate = TRACE_QED_AIO_SETUP_ENABLED },
    { .id = TRACE_QED_AIO_NEXT_IO, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qed_aio_next_io", .sstate = TRACE_QED_AIO_NEXT_IO_ENABLED },
    { .id = TRACE_QED_AIO_READ_DATA, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qed_aio_read_data", .sstate = TRACE_QED_AIO_READ_DATA_ENABLED },
    { .id = TRACE_QED_AIO_WRITE_DATA, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qed_aio_write_data", .sstate = TRACE_QED_AIO_WRITE_DATA_ENABLED },
    { .id = TRACE_QED_AIO_WRITE_PREFILL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qed_aio_write_prefill", .sstate = TRACE_QED_AIO_WRITE_PREFILL_ENABLED },
    { .id = TRACE_QED_AIO_WRITE_POSTFILL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qed_aio_write_postfill", .sstate = TRACE_QED_AIO_WRITE_POSTFILL_ENABLED },
    { .id = TRACE_QED_AIO_WRITE_MAIN, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qed_aio_write_main", .sstate = TRACE_QED_AIO_WRITE_MAIN_ENABLED },
    { .id = TRACE_VIRTIO_BLK_REQ_COMPLETE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "virtio_blk_req_complete", .sstate = TRACE_VIRTIO_BLK_REQ_COMPLETE_ENABLED },
    { .id = TRACE_VIRTIO_BLK_RW_COMPLETE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "virtio_blk_rw_complete", .sstate = TRACE_VIRTIO_BLK_RW_COMPLETE_ENABLED },
    { .id = TRACE_VIRTIO_BLK_HANDLE_WRITE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "virtio_blk_handle_write", .sstate = TRACE_VIRTIO_BLK_HANDLE_WRITE_ENABLED },
    { .id = TRACE_VIRTIO_BLK_HANDLE_READ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "virtio_blk_handle_read", .sstate = TRACE_VIRTIO_BLK_HANDLE_READ_ENABLED },
    { .id = TRACE_VIRTIO_BLK_SUBMIT_MULTIREQ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "virtio_blk_submit_multireq", .sstate = TRACE_VIRTIO_BLK_SUBMIT_MULTIREQ_ENABLED },
    { .id = TRACE_VIRTIO_BLK_DATA_PLANE_START, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "virtio_blk_data_plane_start", .sstate = TRACE_VIRTIO_BLK_DATA_PLANE_START_ENABLED },
    { .id = TRACE_VIRTIO_BLK_DATA_PLANE_STOP, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "virtio_blk_data_plane_stop", .sstate = TRACE_VIRTIO_BLK_DATA_PLANE_STOP_ENABLED },
    { .id = TRACE_VIRTIO_BLK_DATA_PLANE_PROCESS_REQUEST, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "virtio_blk_data_plane_process_request", .sstate = TRACE_VIRTIO_BLK_DATA_PLANE_PROCESS_REQUEST_ENABLED },
    { .id = TRACE_HD_GEOMETRY_LCHS_GUESS, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "hd_geometry_lchs_guess", .sstate = TRACE_HD_GEOMETRY_LCHS_GUESS_ENABLED },
    { .id = TRACE_HD_GEOMETRY_GUESS, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "hd_geometry_guess", .sstate = TRACE_HD_GEOMETRY_GUESS_ENABLED },
    { .id = TRACE_VIRTIO_SERIAL_SEND_CONTROL_EVENT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "virtio_serial_send_control_event", .sstate = TRACE_VIRTIO_SERIAL_SEND_CONTROL_EVENT_ENABLED },
    { .id = TRACE_VIRTIO_SERIAL_THROTTLE_PORT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "virtio_serial_throttle_port", .sstate = TRACE_VIRTIO_SERIAL_THROTTLE_PORT_ENABLED },
    { .id = TRACE_VIRTIO_SERIAL_HANDLE_CONTROL_MESSAGE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "virtio_serial_handle_control_message", .sstate = TRACE_VIRTIO_SERIAL_HANDLE_CONTROL_MESSAGE_ENABLED },
    { .id = TRACE_VIRTIO_SERIAL_HANDLE_CONTROL_MESSAGE_PORT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "virtio_serial_handle_control_message_port", .sstate = TRACE_VIRTIO_SERIAL_HANDLE_CONTROL_MESSAGE_PORT_ENABLED },
    { .id = TRACE_VIRTIO_CONSOLE_FLUSH_BUF, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "virtio_console_flush_buf", .sstate = TRACE_VIRTIO_CONSOLE_FLUSH_BUF_ENABLED },
    { .id = TRACE_VIRTIO_CONSOLE_CHR_READ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "virtio_console_chr_read", .sstate = TRACE_VIRTIO_CONSOLE_CHR_READ_ENABLED },
    { .id = TRACE_VIRTIO_CONSOLE_CHR_EVENT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "virtio_console_chr_event", .sstate = TRACE_VIRTIO_CONSOLE_CHR_EVENT_ENABLED },
    { .id = TRACE_GRLIB_APBUART_EVENT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "grlib_apbuart_event", .sstate = TRACE_GRLIB_APBUART_EVENT_ENABLED },
    { .id = TRACE_GRLIB_APBUART_WRITEL_UNKNOWN, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "grlib_apbuart_writel_unknown", .sstate = TRACE_GRLIB_APBUART_WRITEL_UNKNOWN_ENABLED },
    { .id = TRACE_GRLIB_APBUART_READL_UNKNOWN, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "grlib_apbuart_readl_unknown", .sstate = TRACE_GRLIB_APBUART_READL_UNKNOWN_ENABLED },
    { .id = TRACE_LM32_JUART_GET_JTX, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "lm32_juart_get_jtx", .sstate = TRACE_LM32_JUART_GET_JTX_ENABLED },
    { .id = TRACE_LM32_JUART_SET_JTX, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "lm32_juart_set_jtx", .sstate = TRACE_LM32_JUART_SET_JTX_ENABLED },
    { .id = TRACE_LM32_JUART_GET_JRX, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "lm32_juart_get_jrx", .sstate = TRACE_LM32_JUART_GET_JRX_ENABLED },
    { .id = TRACE_LM32_JUART_SET_JRX, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "lm32_juart_set_jrx", .sstate = TRACE_LM32_JUART_SET_JRX_ENABLED },
    { .id = TRACE_LM32_UART_MEMORY_WRITE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "lm32_uart_memory_write", .sstate = TRACE_LM32_UART_MEMORY_WRITE_ENABLED },
    { .id = TRACE_LM32_UART_MEMORY_READ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "lm32_uart_memory_read", .sstate = TRACE_LM32_UART_MEMORY_READ_ENABLED },
    { .id = TRACE_LM32_UART_IRQ_STATE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "lm32_uart_irq_state", .sstate = TRACE_LM32_UART_IRQ_STATE_ENABLED },
    { .id = TRACE_MILKYMIST_UART_MEMORY_READ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "milkymist_uart_memory_read", .sstate = TRACE_MILKYMIST_UART_MEMORY_READ_ENABLED },
    { .id = TRACE_MILKYMIST_UART_MEMORY_WRITE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "milkymist_uart_memory_write", .sstate = TRACE_MILKYMIST_UART_MEMORY_WRITE_ENABLED },
    { .id = TRACE_MILKYMIST_UART_RAISE_IRQ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "milkymist_uart_raise_irq", .sstate = TRACE_MILKYMIST_UART_RAISE_IRQ_ENABLED },
    { .id = TRACE_MILKYMIST_UART_LOWER_IRQ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "milkymist_uart_lower_irq", .sstate = TRACE_MILKYMIST_UART_LOWER_IRQ_ENABLED },
    { .id = TRACE_ESCC_PUT_QUEUE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "escc_put_queue", .sstate = TRACE_ESCC_PUT_QUEUE_ENABLED },
    { .id = TRACE_ESCC_GET_QUEUE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "escc_get_queue", .sstate = TRACE_ESCC_GET_QUEUE_ENABLED },
    { .id = TRACE_ESCC_UPDATE_IRQ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "escc_update_irq", .sstate = TRACE_ESCC_UPDATE_IRQ_ENABLED },
    { .id = TRACE_ESCC_UPDATE_PARAMETERS, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "escc_update_parameters", .sstate = TRACE_ESCC_UPDATE_PARAMETERS_ENABLED },
    { .id = TRACE_ESCC_MEM_WRITEB_CTRL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "escc_mem_writeb_ctrl", .sstate = TRACE_ESCC_MEM_WRITEB_CTRL_ENABLED },
    { .id = TRACE_ESCC_MEM_WRITEB_DATA, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "escc_mem_writeb_data", .sstate = TRACE_ESCC_MEM_WRITEB_DATA_ENABLED },
    { .id = TRACE_ESCC_MEM_READB_CTRL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "escc_mem_readb_ctrl", .sstate = TRACE_ESCC_MEM_READB_CTRL_ENABLED },
    { .id = TRACE_ESCC_MEM_READB_DATA, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "escc_mem_readb_data", .sstate = TRACE_ESCC_MEM_READB_DATA_ENABLED },
    { .id = TRACE_ESCC_SERIAL_RECEIVE_BYTE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "escc_serial_receive_byte", .sstate = TRACE_ESCC_SERIAL_RECEIVE_BYTE_ENABLED },
    { .id = TRACE_ESCC_SUNKBD_EVENT_IN, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "escc_sunkbd_event_in", .sstate = TRACE_ESCC_SUNKBD_EVENT_IN_ENABLED },
    { .id = TRACE_ESCC_SUNKBD_EVENT_OUT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "escc_sunkbd_event_out", .sstate = TRACE_ESCC_SUNKBD_EVENT_OUT_ENABLED },
    { .id = TRACE_ESCC_KBD_COMMAND, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "escc_kbd_command", .sstate = TRACE_ESCC_KBD_COMMAND_ENABLED },
    { .id = TRACE_ESCC_SUNMOUSE_EVENT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "escc_sunmouse_event", .sstate = TRACE_ESCC_SUNMOUSE_EVENT_ENABLED },
    { .id = TRACE_CPU_SET_APIC_BASE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "cpu_set_apic_base", .sstate = TRACE_CPU_SET_APIC_BASE_ENABLED },
    { .id = TRACE_CPU_GET_APIC_BASE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "cpu_get_apic_base", .sstate = TRACE_CPU_GET_APIC_BASE_ENABLED },
    { .id = TRACE_APIC_REPORT_IRQ_DELIVERED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "apic_report_irq_delivered", .sstate = TRACE_APIC_REPORT_IRQ_DELIVERED_ENABLED },
    { .id = TRACE_APIC_RESET_IRQ_DELIVERED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "apic_reset_irq_delivered", .sstate = TRACE_APIC_RESET_IRQ_DELIVERED_ENABLED },
    { .id = TRACE_APIC_GET_IRQ_DELIVERED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "apic_get_irq_delivered", .sstate = TRACE_APIC_GET_IRQ_DELIVERED_ENABLED },
    { .id = TRACE_APIC_LOCAL_DELIVER, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "apic_local_deliver", .sstate = TRACE_APIC_LOCAL_DELIVER_ENABLED },
    { .id = TRACE_APIC_DELIVER_IRQ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "apic_deliver_irq", .sstate = TRACE_APIC_DELIVER_IRQ_ENABLED },
    { .id = TRACE_APIC_MEM_READL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "apic_mem_readl", .sstate = TRACE_APIC_MEM_READL_ENABLED },
    { .id = TRACE_APIC_MEM_WRITEL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "apic_mem_writel", .sstate = TRACE_APIC_MEM_WRITEL_ENABLED },
    { .id = TRACE_SLAVIO_INTCTL_MEM_READL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "slavio_intctl_mem_readl", .sstate = TRACE_SLAVIO_INTCTL_MEM_READL_ENABLED },
    { .id = TRACE_SLAVIO_INTCTL_MEM_WRITEL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "slavio_intctl_mem_writel", .sstate = TRACE_SLAVIO_INTCTL_MEM_WRITEL_ENABLED },
    { .id = TRACE_SLAVIO_INTCTL_MEM_WRITEL_CLEAR, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "slavio_intctl_mem_writel_clear", .sstate = TRACE_SLAVIO_INTCTL_MEM_WRITEL_CLEAR_ENABLED },
    { .id = TRACE_SLAVIO_INTCTL_MEM_WRITEL_SET, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "slavio_intctl_mem_writel_set", .sstate = TRACE_SLAVIO_INTCTL_MEM_WRITEL_SET_ENABLED },
    { .id = TRACE_SLAVIO_INTCTLM_MEM_READL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "slavio_intctlm_mem_readl", .sstate = TRACE_SLAVIO_INTCTLM_MEM_READL_ENABLED },
    { .id = TRACE_SLAVIO_INTCTLM_MEM_WRITEL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "slavio_intctlm_mem_writel", .sstate = TRACE_SLAVIO_INTCTLM_MEM_WRITEL_ENABLED },
    { .id = TRACE_SLAVIO_INTCTLM_MEM_WRITEL_ENABLE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "slavio_intctlm_mem_writel_enable", .sstate = TRACE_SLAVIO_INTCTLM_MEM_WRITEL_ENABLE_ENABLED },
    { .id = TRACE_SLAVIO_INTCTLM_MEM_WRITEL_DISABLE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "slavio_intctlm_mem_writel_disable", .sstate = TRACE_SLAVIO_INTCTLM_MEM_WRITEL_DISABLE_ENABLED },
    { .id = TRACE_SLAVIO_INTCTLM_MEM_WRITEL_TARGET, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "slavio_intctlm_mem_writel_target", .sstate = TRACE_SLAVIO_INTCTLM_MEM_WRITEL_TARGET_ENABLED },
    { .id = TRACE_SLAVIO_CHECK_INTERRUPTS, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "slavio_check_interrupts", .sstate = TRACE_SLAVIO_CHECK_INTERRUPTS_ENABLED },
    { .id = TRACE_SLAVIO_SET_IRQ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "slavio_set_irq", .sstate = TRACE_SLAVIO_SET_IRQ_ENABLED },
    { .id = TRACE_SLAVIO_SET_TIMER_IRQ_CPU, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "slavio_set_timer_irq_cpu", .sstate = TRACE_SLAVIO_SET_TIMER_IRQ_CPU_ENABLED },
    { .id = TRACE_GRLIB_IRQMP_CHECK_IRQS, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "grlib_irqmp_check_irqs", .sstate = TRACE_GRLIB_IRQMP_CHECK_IRQS_ENABLED },
    { .id = TRACE_GRLIB_IRQMP_ACK, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "grlib_irqmp_ack", .sstate = TRACE_GRLIB_IRQMP_ACK_ENABLED },
    { .id = TRACE_GRLIB_IRQMP_SET_IRQ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "grlib_irqmp_set_irq", .sstate = TRACE_GRLIB_IRQMP_SET_IRQ_ENABLED },
    { .id = TRACE_GRLIB_IRQMP_READL_UNKNOWN, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "grlib_irqmp_readl_unknown", .sstate = TRACE_GRLIB_IRQMP_READL_UNKNOWN_ENABLED },
    { .id = TRACE_GRLIB_IRQMP_WRITEL_UNKNOWN, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "grlib_irqmp_writel_unknown", .sstate = TRACE_GRLIB_IRQMP_WRITEL_UNKNOWN_ENABLED },
    { .id = TRACE_LM32_PIC_RAISE_IRQ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "lm32_pic_raise_irq", .sstate = TRACE_LM32_PIC_RAISE_IRQ_ENABLED },
    { .id = TRACE_LM32_PIC_LOWER_IRQ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "lm32_pic_lower_irq", .sstate = TRACE_LM32_PIC_LOWER_IRQ_ENABLED },
    { .id = TRACE_LM32_PIC_INTERRUPT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "lm32_pic_interrupt", .sstate = TRACE_LM32_PIC_INTERRUPT_ENABLED },
    { .id = TRACE_LM32_PIC_SET_IM, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "lm32_pic_set_im", .sstate = TRACE_LM32_PIC_SET_IM_ENABLED },
    { .id = TRACE_LM32_PIC_SET_IP, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "lm32_pic_set_ip", .sstate = TRACE_LM32_PIC_SET_IP_ENABLED },
    { .id = TRACE_LM32_PIC_GET_IM, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "lm32_pic_get_im", .sstate = TRACE_LM32_PIC_GET_IM_ENABLED },
    { .id = TRACE_LM32_PIC_GET_IP, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "lm32_pic_get_ip", .sstate = TRACE_LM32_PIC_GET_IP_ENABLED },
    { .id = TRACE_XICS_ICP_CHECK_IPI, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "xics_icp_check_ipi", .sstate = TRACE_XICS_ICP_CHECK_IPI_ENABLED },
    { .id = TRACE_XICS_ICP_ACCEPT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "xics_icp_accept", .sstate = TRACE_XICS_ICP_ACCEPT_ENABLED },
    { .id = TRACE_XICS_ICP_EOI, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "xics_icp_eoi", .sstate = TRACE_XICS_ICP_EOI_ENABLED },
    { .id = TRACE_XICS_ICP_IRQ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "xics_icp_irq", .sstate = TRACE_XICS_ICP_IRQ_ENABLED },
    { .id = TRACE_XICS_ICP_RAISE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "xics_icp_raise", .sstate = TRACE_XICS_ICP_RAISE_ENABLED },
    { .id = TRACE_XICS_SET_IRQ_MSI, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "xics_set_irq_msi", .sstate = TRACE_XICS_SET_IRQ_MSI_ENABLED },
    { .id = TRACE_XICS_MASKED_PENDING, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "xics_masked_pending", .sstate = TRACE_XICS_MASKED_PENDING_ENABLED },
    { .id = TRACE_XICS_SET_IRQ_LSI, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "xics_set_irq_lsi", .sstate = TRACE_XICS_SET_IRQ_LSI_ENABLED },
    { .id = TRACE_XICS_ICS_WRITE_XIVE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "xics_ics_write_xive", .sstate = TRACE_XICS_ICS_WRITE_XIVE_ENABLED },
    { .id = TRACE_XICS_ICS_REJECT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "xics_ics_reject", .sstate = TRACE_XICS_ICS_REJECT_ENABLED },
    { .id = TRACE_XICS_ICS_EOI, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "xics_ics_eoi", .sstate = TRACE_XICS_ICS_EOI_ENABLED },
    { .id = TRACE_XICS_ALLOC, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "xics_alloc", .sstate = TRACE_XICS_ALLOC_ENABLED },
    { .id = TRACE_XICS_ALLOC_BLOCK, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "xics_alloc_block", .sstate = TRACE_XICS_ALLOC_BLOCK_ENABLED },
    { .id = TRACE_XICS_ICS_FREE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "xics_ics_free", .sstate = TRACE_XICS_ICS_FREE_ENABLED },
    { .id = TRACE_XICS_ICS_FREE_WARN, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "xics_ics_free_warn", .sstate = TRACE_XICS_ICS_FREE_WARN_ENABLED },
    { .id = TRACE_FLIC_CREATE_DEVICE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "flic_create_device", .sstate = TRACE_FLIC_CREATE_DEVICE_ENABLED },
    { .id = TRACE_FLIC_NO_DEVICE_API, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "flic_no_device_api", .sstate = TRACE_FLIC_NO_DEVICE_API_ENABLED },
    { .id = TRACE_FLIC_RESET_FAILED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "flic_reset_failed", .sstate = TRACE_FLIC_RESET_FAILED_ENABLED },
    { .id = TRACE_ASPEED_VIC_SET_IRQ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "aspeed_vic_set_irq", .sstate = TRACE_ASPEED_VIC_SET_IRQ_ENABLED },
    { .id = TRACE_ASPEED_VIC_UPDATE_FIQ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "aspeed_vic_update_fiq", .sstate = TRACE_ASPEED_VIC_UPDATE_FIQ_ENABLED },
    { .id = TRACE_ASPEED_VIC_UPDATE_IRQ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "aspeed_vic_update_irq", .sstate = TRACE_ASPEED_VIC_UPDATE_IRQ_ENABLED },
    { .id = TRACE_ASPEED_VIC_READ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "aspeed_vic_read", .sstate = TRACE_ASPEED_VIC_READ_ENABLED },
    { .id = TRACE_ASPEED_VIC_WRITE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "aspeed_vic_write", .sstate = TRACE_ASPEED_VIC_WRITE_ENABLED },
    { .id = TRACE_GIC_ENABLE_IRQ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "gic_enable_irq", .sstate = TRACE_GIC_ENABLE_IRQ_ENABLED },
    { .id = TRACE_GIC_DISABLE_IRQ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "gic_disable_irq", .sstate = TRACE_GIC_DISABLE_IRQ_ENABLED },
    { .id = TRACE_GIC_SET_IRQ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "gic_set_irq", .sstate = TRACE_GIC_SET_IRQ_ENABLED },
    { .id = TRACE_GIC_UPDATE_BESTIRQ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "gic_update_bestirq", .sstate = TRACE_GIC_UPDATE_BESTIRQ_ENABLED },
    { .id = TRACE_GIC_UPDATE_SET_IRQ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "gic_update_set_irq", .sstate = TRACE_GIC_UPDATE_SET_IRQ_ENABLED },
    { .id = TRACE_GIC_ACKNOWLEDGE_IRQ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "gic_acknowledge_irq", .sstate = TRACE_GIC_ACKNOWLEDGE_IRQ_ENABLED },
    { .id = TRACE_GICV3_ICC_PMR_READ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "gicv3_icc_pmr_read", .sstate = TRACE_GICV3_ICC_PMR_READ_ENABLED },
    { .id = TRACE_GICV3_ICC_PMR_WRITE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "gicv3_icc_pmr_write", .sstate = TRACE_GICV3_ICC_PMR_WRITE_ENABLED },
    { .id = TRACE_GICV3_ICC_BPR_READ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "gicv3_icc_bpr_read", .sstate = TRACE_GICV3_ICC_BPR_READ_ENABLED },
    { .id = TRACE_GICV3_ICC_BPR_WRITE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "gicv3_icc_bpr_write", .sstate = TRACE_GICV3_ICC_BPR_WRITE_ENABLED },
    { .id = TRACE_GICV3_ICC_AP_READ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "gicv3_icc_ap_read", .sstate = TRACE_GICV3_ICC_AP_READ_ENABLED },
    { .id = TRACE_GICV3_ICC_AP_WRITE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "gicv3_icc_ap_write", .sstate = TRACE_GICV3_ICC_AP_WRITE_ENABLED },
    { .id = TRACE_GICV3_ICC_IGRPEN_READ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "gicv3_icc_igrpen_read", .sstate = TRACE_GICV3_ICC_IGRPEN_READ_ENABLED },
    { .id = TRACE_GICV3_ICC_IGRPEN_WRITE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "gicv3_icc_igrpen_write", .sstate = TRACE_GICV3_ICC_IGRPEN_WRITE_ENABLED },
    { .id = TRACE_GICV3_ICC_IGRPEN1_EL3_READ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "gicv3_icc_igrpen1_el3_read", .sstate = TRACE_GICV3_ICC_IGRPEN1_EL3_READ_ENABLED },
    { .id = TRACE_GICV3_ICC_IGRPEN1_EL3_WRITE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "gicv3_icc_igrpen1_el3_write", .sstate = TRACE_GICV3_ICC_IGRPEN1_EL3_WRITE_ENABLED },
    { .id = TRACE_GICV3_ICC_CTLR_READ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "gicv3_icc_ctlr_read", .sstate = TRACE_GICV3_ICC_CTLR_READ_ENABLED },
    { .id = TRACE_GICV3_ICC_CTLR_WRITE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "gicv3_icc_ctlr_write", .sstate = TRACE_GICV3_ICC_CTLR_WRITE_ENABLED },
    { .id = TRACE_GICV3_ICC_CTLR_EL3_READ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "gicv3_icc_ctlr_el3_read", .sstate = TRACE_GICV3_ICC_CTLR_EL3_READ_ENABLED },
    { .id = TRACE_GICV3_ICC_CTLR_EL3_WRITE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "gicv3_icc_ctlr_el3_write", .sstate = TRACE_GICV3_ICC_CTLR_EL3_WRITE_ENABLED },
    { .id = TRACE_GICV3_CPUIF_UPDATE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "gicv3_cpuif_update", .sstate = TRACE_GICV3_CPUIF_UPDATE_ENABLED },
    { .id = TRACE_GICV3_CPUIF_SET_IRQS, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "gicv3_cpuif_set_irqs", .sstate = TRACE_GICV3_CPUIF_SET_IRQS_ENABLED },
    { .id = TRACE_GICV3_ICC_GENERATE_SGI, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "gicv3_icc_generate_sgi", .sstate = TRACE_GICV3_ICC_GENERATE_SGI_ENABLED },
    { .id = TRACE_GICV3_ICC_IAR0_READ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "gicv3_icc_iar0_read", .sstate = TRACE_GICV3_ICC_IAR0_READ_ENABLED },
    { .id = TRACE_GICV3_ICC_IAR1_READ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "gicv3_icc_iar1_read", .sstate = TRACE_GICV3_ICC_IAR1_READ_ENABLED },
    { .id = TRACE_GICV3_ICC_EOIR_WRITE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "gicv3_icc_eoir_write", .sstate = TRACE_GICV3_ICC_EOIR_WRITE_ENABLED },
    { .id = TRACE_GICV3_ICC_HPPIR0_READ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "gicv3_icc_hppir0_read", .sstate = TRACE_GICV3_ICC_HPPIR0_READ_ENABLED },
    { .id = TRACE_GICV3_ICC_HPPIR1_READ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "gicv3_icc_hppir1_read", .sstate = TRACE_GICV3_ICC_HPPIR1_READ_ENABLED },
    { .id = TRACE_GICV3_ICC_DIR_WRITE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "gicv3_icc_dir_write", .sstate = TRACE_GICV3_ICC_DIR_WRITE_ENABLED },
    { .id = TRACE_GICV3_ICC_RPR_READ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "gicv3_icc_rpr_read", .sstate = TRACE_GICV3_ICC_RPR_READ_ENABLED },
    { .id = TRACE_GICV3_DIST_READ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "gicv3_dist_read", .sstate = TRACE_GICV3_DIST_READ_ENABLED },
    { .id = TRACE_GICV3_DIST_BADREAD, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "gicv3_dist_badread", .sstate = TRACE_GICV3_DIST_BADREAD_ENABLED },
    { .id = TRACE_GICV3_DIST_WRITE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "gicv3_dist_write", .sstate = TRACE_GICV3_DIST_WRITE_ENABLED },
    { .id = TRACE_GICV3_DIST_BADWRITE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "gicv3_dist_badwrite", .sstate = TRACE_GICV3_DIST_BADWRITE_ENABLED },
    { .id = TRACE_GICV3_DIST_SET_IRQ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "gicv3_dist_set_irq", .sstate = TRACE_GICV3_DIST_SET_IRQ_ENABLED },
    { .id = TRACE_GICV3_REDIST_READ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "gicv3_redist_read", .sstate = TRACE_GICV3_REDIST_READ_ENABLED },
    { .id = TRACE_GICV3_REDIST_BADREAD, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "gicv3_redist_badread", .sstate = TRACE_GICV3_REDIST_BADREAD_ENABLED },
    { .id = TRACE_GICV3_REDIST_WRITE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "gicv3_redist_write", .sstate = TRACE_GICV3_REDIST_WRITE_ENABLED },
    { .id = TRACE_GICV3_REDIST_BADWRITE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "gicv3_redist_badwrite", .sstate = TRACE_GICV3_REDIST_BADWRITE_ENABLED },
    { .id = TRACE_GICV3_REDIST_SET_IRQ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "gicv3_redist_set_irq", .sstate = TRACE_GICV3_REDIST_SET_IRQ_ENABLED },
    { .id = TRACE_GICV3_REDIST_SEND_SGI, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "gicv3_redist_send_sgi", .sstate = TRACE_GICV3_REDIST_SEND_SGI_ENABLED },
    { .id = TRACE_LANCE_MEM_READW, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "lance_mem_readw", .sstate = TRACE_LANCE_MEM_READW_ENABLED },
    { .id = TRACE_LANCE_MEM_WRITEW, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "lance_mem_writew", .sstate = TRACE_LANCE_MEM_WRITEW_ENABLED },
    { .id = TRACE_MILKYMIST_MINIMAC2_MEMORY_READ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "milkymist_minimac2_memory_read", .sstate = TRACE_MILKYMIST_MINIMAC2_MEMORY_READ_ENABLED },
    { .id = TRACE_MILKYMIST_MINIMAC2_MEMORY_WRITE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "milkymist_minimac2_memory_write", .sstate = TRACE_MILKYMIST_MINIMAC2_MEMORY_WRITE_ENABLED },
    { .id = TRACE_MILKYMIST_MINIMAC2_MDIO_WRITE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "milkymist_minimac2_mdio_write", .sstate = TRACE_MILKYMIST_MINIMAC2_MDIO_WRITE_ENABLED },
    { .id = TRACE_MILKYMIST_MINIMAC2_MDIO_READ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "milkymist_minimac2_mdio_read", .sstate = TRACE_MILKYMIST_MINIMAC2_MDIO_READ_ENABLED },
    { .id = TRACE_MILKYMIST_MINIMAC2_TX_FRAME, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "milkymist_minimac2_tx_frame", .sstate = TRACE_MILKYMIST_MINIMAC2_TX_FRAME_ENABLED },
    { .id = TRACE_MILKYMIST_MINIMAC2_RX_FRAME, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "milkymist_minimac2_rx_frame", .sstate = TRACE_MILKYMIST_MINIMAC2_RX_FRAME_ENABLED },
    { .id = TRACE_MILKYMIST_MINIMAC2_RX_TRANSFER, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "milkymist_minimac2_rx_transfer", .sstate = TRACE_MILKYMIST_MINIMAC2_RX_TRANSFER_ENABLED },
    { .id = TRACE_MILKYMIST_MINIMAC2_RAISE_IRQ_RX, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "milkymist_minimac2_raise_irq_rx", .sstate = TRACE_MILKYMIST_MINIMAC2_RAISE_IRQ_RX_ENABLED },
    { .id = TRACE_MILKYMIST_MINIMAC2_LOWER_IRQ_RX, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "milkymist_minimac2_lower_irq_rx", .sstate = TRACE_MILKYMIST_MINIMAC2_LOWER_IRQ_RX_ENABLED },
    { .id = TRACE_MILKYMIST_MINIMAC2_PULSE_IRQ_TX, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "milkymist_minimac2_pulse_irq_tx", .sstate = TRACE_MILKYMIST_MINIMAC2_PULSE_IRQ_TX_ENABLED },
    { .id = TRACE_MIPSNET_SEND, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "mipsnet_send", .sstate = TRACE_MIPSNET_SEND_ENABLED },
    { .id = TRACE_MIPSNET_RECEIVE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "mipsnet_receive", .sstate = TRACE_MIPSNET_RECEIVE_ENABLED },
    { .id = TRACE_MIPSNET_READ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "mipsnet_read", .sstate = TRACE_MIPSNET_READ_ENABLED },
    { .id = TRACE_MIPSNET_WRITE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "mipsnet_write", .sstate = TRACE_MIPSNET_WRITE_ENABLED },
    { .id = TRACE_MIPSNET_IRQ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "mipsnet_irq", .sstate = TRACE_MIPSNET_IRQ_ENABLED },
    { .id = TRACE_OPEN_ETH_MII_WRITE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "open_eth_mii_write", .sstate = TRACE_OPEN_ETH_MII_WRITE_ENABLED },
    { .id = TRACE_OPEN_ETH_MII_READ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "open_eth_mii_read", .sstate = TRACE_OPEN_ETH_MII_READ_ENABLED },
    { .id = TRACE_OPEN_ETH_UPDATE_IRQ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "open_eth_update_irq", .sstate = TRACE_OPEN_ETH_UPDATE_IRQ_ENABLED },
    { .id = TRACE_OPEN_ETH_RECEIVE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "open_eth_receive", .sstate = TRACE_OPEN_ETH_RECEIVE_ENABLED },
    { .id = TRACE_OPEN_ETH_RECEIVE_MCAST, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "open_eth_receive_mcast", .sstate = TRACE_OPEN_ETH_RECEIVE_MCAST_ENABLED },
    { .id = TRACE_OPEN_ETH_RECEIVE_REJECT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "open_eth_receive_reject", .sstate = TRACE_OPEN_ETH_RECEIVE_REJECT_ENABLED },
    { .id = TRACE_OPEN_ETH_RECEIVE_DESC, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "open_eth_receive_desc", .sstate = TRACE_OPEN_ETH_RECEIVE_DESC_ENABLED },
    { .id = TRACE_OPEN_ETH_START_XMIT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "open_eth_start_xmit", .sstate = TRACE_OPEN_ETH_START_XMIT_ENABLED },
    { .id = TRACE_OPEN_ETH_REG_READ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "open_eth_reg_read", .sstate = TRACE_OPEN_ETH_REG_READ_ENABLED },
    { .id = TRACE_OPEN_ETH_REG_WRITE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "open_eth_reg_write", .sstate = TRACE_OPEN_ETH_REG_WRITE_ENABLED },
    { .id = TRACE_OPEN_ETH_DESC_READ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "open_eth_desc_read", .sstate = TRACE_OPEN_ETH_DESC_READ_ENABLED },
    { .id = TRACE_OPEN_ETH_DESC_WRITE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "open_eth_desc_write", .sstate = TRACE_OPEN_ETH_DESC_WRITE_ENABLED },
    { .id = TRACE_PCNET_S_RESET, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "pcnet_s_reset", .sstate = TRACE_PCNET_S_RESET_ENABLED },
    { .id = TRACE_PCNET_USER_INT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "pcnet_user_int", .sstate = TRACE_PCNET_USER_INT_ENABLED },
    { .id = TRACE_PCNET_ISR_CHANGE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "pcnet_isr_change", .sstate = TRACE_PCNET_ISR_CHANGE_ENABLED },
    { .id = TRACE_PCNET_INIT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "pcnet_init", .sstate = TRACE_PCNET_INIT_ENABLED },
    { .id = TRACE_PCNET_RLEN_TLEN, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "pcnet_rlen_tlen", .sstate = TRACE_PCNET_RLEN_TLEN_ENABLED },
    { .id = TRACE_PCNET_SS32_RDRA_TDRA, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "pcnet_ss32_rdra_tdra", .sstate = TRACE_PCNET_SS32_RDRA_TDRA_ENABLED },
    { .id = TRACE_PCNET_APROM_WRITEB, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "pcnet_aprom_writeb", .sstate = TRACE_PCNET_APROM_WRITEB_ENABLED },
    { .id = TRACE_PCNET_APROM_READB, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "pcnet_aprom_readb", .sstate = TRACE_PCNET_APROM_READB_ENABLED },
    { .id = TRACE_PCNET_IOPORT_READ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "pcnet_ioport_read", .sstate = TRACE_PCNET_IOPORT_READ_ENABLED },
    { .id = TRACE_PCNET_IOPORT_WRITE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "pcnet_ioport_write", .sstate = TRACE_PCNET_IOPORT_WRITE_ENABLED },
    { .id = TRACE_PCNET_MMIO_WRITEB, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "pcnet_mmio_writeb", .sstate = TRACE_PCNET_MMIO_WRITEB_ENABLED },
    { .id = TRACE_PCNET_MMIO_WRITEW, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "pcnet_mmio_writew", .sstate = TRACE_PCNET_MMIO_WRITEW_ENABLED },
    { .id = TRACE_PCNET_MMIO_WRITEL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "pcnet_mmio_writel", .sstate = TRACE_PCNET_MMIO_WRITEL_ENABLED },
    { .id = TRACE_PCNET_MMIO_READB, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "pcnet_mmio_readb", .sstate = TRACE_PCNET_MMIO_READB_ENABLED },
    { .id = TRACE_PCNET_MMIO_READW, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "pcnet_mmio_readw", .sstate = TRACE_PCNET_MMIO_READW_ENABLED },
    { .id = TRACE_PCNET_MMIO_READL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "pcnet_mmio_readl", .sstate = TRACE_PCNET_MMIO_READL_ENABLED },
    { .id = TRACE_NET_RX_PKT_PARSED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "net_rx_pkt_parsed", .sstate = TRACE_NET_RX_PKT_PARSED_ENABLED },
    { .id = TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_ENTRY, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "net_rx_pkt_l4_csum_validate_entry", .sstate = TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_ENTRY_ENABLED },
    { .id = TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_NOT_XXP, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "net_rx_pkt_l4_csum_validate_not_xxp", .sstate = TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_NOT_XXP_ENABLED },
    { .id = TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_UDP_WITH_NO_CHECKSUM, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "net_rx_pkt_l4_csum_validate_udp_with_no_checksum", .sstate = TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_UDP_WITH_NO_CHECKSUM_ENABLED },
    { .id = TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_IP4_FRAGMENT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "net_rx_pkt_l4_csum_validate_ip4_fragment", .sstate = TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_IP4_FRAGMENT_ENABLED },
    { .id = TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_IP4_UDP, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "net_rx_pkt_l4_csum_validate_ip4_udp", .sstate = TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_IP4_UDP_ENABLED },
    { .id = TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_IP4_TCP, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "net_rx_pkt_l4_csum_validate_ip4_tcp", .sstate = TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_IP4_TCP_ENABLED },
    { .id = TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_IP6_UDP, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "net_rx_pkt_l4_csum_validate_ip6_udp", .sstate = TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_IP6_UDP_ENABLED },
    { .id = TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_IP6_TCP, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "net_rx_pkt_l4_csum_validate_ip6_tcp", .sstate = TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_IP6_TCP_ENABLED },
    { .id = TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_CSUM, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "net_rx_pkt_l4_csum_validate_csum", .sstate = TRACE_NET_RX_PKT_L4_CSUM_VALIDATE_CSUM_ENABLED },
    { .id = TRACE_NET_RX_PKT_L4_CSUM_CALC_ENTRY, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "net_rx_pkt_l4_csum_calc_entry", .sstate = TRACE_NET_RX_PKT_L4_CSUM_CALC_ENTRY_ENABLED },
    { .id = TRACE_NET_RX_PKT_L4_CSUM_CALC_IP4_UDP, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "net_rx_pkt_l4_csum_calc_ip4_udp", .sstate = TRACE_NET_RX_PKT_L4_CSUM_CALC_IP4_UDP_ENABLED },
    { .id = TRACE_NET_RX_PKT_L4_CSUM_CALC_IP4_TCP, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "net_rx_pkt_l4_csum_calc_ip4_tcp", .sstate = TRACE_NET_RX_PKT_L4_CSUM_CALC_IP4_TCP_ENABLED },
    { .id = TRACE_NET_RX_PKT_L4_CSUM_CALC_IP6_UDP, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "net_rx_pkt_l4_csum_calc_ip6_udp", .sstate = TRACE_NET_RX_PKT_L4_CSUM_CALC_IP6_UDP_ENABLED },
    { .id = TRACE_NET_RX_PKT_L4_CSUM_CALC_IP6_TCP, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "net_rx_pkt_l4_csum_calc_ip6_tcp", .sstate = TRACE_NET_RX_PKT_L4_CSUM_CALC_IP6_TCP_ENABLED },
    { .id = TRACE_NET_RX_PKT_L4_CSUM_CALC_PH_CSUM, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "net_rx_pkt_l4_csum_calc_ph_csum", .sstate = TRACE_NET_RX_PKT_L4_CSUM_CALC_PH_CSUM_ENABLED },
    { .id = TRACE_NET_RX_PKT_L4_CSUM_CALC_CSUM, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "net_rx_pkt_l4_csum_calc_csum", .sstate = TRACE_NET_RX_PKT_L4_CSUM_CALC_CSUM_ENABLED },
    { .id = TRACE_NET_RX_PKT_L4_CSUM_FIX_ENTRY, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "net_rx_pkt_l4_csum_fix_entry", .sstate = TRACE_NET_RX_PKT_L4_CSUM_FIX_ENTRY_ENABLED },
    { .id = TRACE_NET_RX_PKT_L4_CSUM_FIX_TCP, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "net_rx_pkt_l4_csum_fix_tcp", .sstate = TRACE_NET_RX_PKT_L4_CSUM_FIX_TCP_ENABLED },
    { .id = TRACE_NET_RX_PKT_L4_CSUM_FIX_UDP, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "net_rx_pkt_l4_csum_fix_udp", .sstate = TRACE_NET_RX_PKT_L4_CSUM_FIX_UDP_ENABLED },
    { .id = TRACE_NET_RX_PKT_L4_CSUM_FIX_NOT_XXP, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "net_rx_pkt_l4_csum_fix_not_xxp", .sstate = TRACE_NET_RX_PKT_L4_CSUM_FIX_NOT_XXP_ENABLED },
    { .id = TRACE_NET_RX_PKT_L4_CSUM_FIX_IP4_FRAGMENT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "net_rx_pkt_l4_csum_fix_ip4_fragment", .sstate = TRACE_NET_RX_PKT_L4_CSUM_FIX_IP4_FRAGMENT_ENABLED },
    { .id = TRACE_NET_RX_PKT_L4_CSUM_FIX_UDP_WITH_NO_CHECKSUM, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "net_rx_pkt_l4_csum_fix_udp_with_no_checksum", .sstate = TRACE_NET_RX_PKT_L4_CSUM_FIX_UDP_WITH_NO_CHECKSUM_ENABLED },
    { .id = TRACE_NET_RX_PKT_L4_CSUM_FIX_CSUM, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "net_rx_pkt_l4_csum_fix_csum", .sstate = TRACE_NET_RX_PKT_L4_CSUM_FIX_CSUM_ENABLED },
    { .id = TRACE_NET_RX_PKT_L3_CSUM_VALIDATE_ENTRY, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "net_rx_pkt_l3_csum_validate_entry", .sstate = TRACE_NET_RX_PKT_L3_CSUM_VALIDATE_ENTRY_ENABLED },
    { .id = TRACE_NET_RX_PKT_L3_CSUM_VALIDATE_NOT_IP4, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "net_rx_pkt_l3_csum_validate_not_ip4", .sstate = TRACE_NET_RX_PKT_L3_CSUM_VALIDATE_NOT_IP4_ENABLED },
    { .id = TRACE_NET_RX_PKT_L3_CSUM_VALIDATE_CSUM, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "net_rx_pkt_l3_csum_validate_csum", .sstate = TRACE_NET_RX_PKT_L3_CSUM_VALIDATE_CSUM_ENABLED },
    { .id = TRACE_NET_RX_PKT_RSS_IP4, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "net_rx_pkt_rss_ip4", .sstate = TRACE_NET_RX_PKT_RSS_IP4_ENABLED },
    { .id = TRACE_NET_RX_PKT_RSS_IP4_TCP, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "net_rx_pkt_rss_ip4_tcp", .sstate = TRACE_NET_RX_PKT_RSS_IP4_TCP_ENABLED },
    { .id = TRACE_NET_RX_PKT_RSS_IP6_TCP, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "net_rx_pkt_rss_ip6_tcp", .sstate = TRACE_NET_RX_PKT_RSS_IP6_TCP_ENABLED },
    { .id = TRACE_NET_RX_PKT_RSS_IP6, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "net_rx_pkt_rss_ip6", .sstate = TRACE_NET_RX_PKT_RSS_IP6_ENABLED },
    { .id = TRACE_NET_RX_PKT_RSS_IP6_EX, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "net_rx_pkt_rss_ip6_ex", .sstate = TRACE_NET_RX_PKT_RSS_IP6_EX_ENABLED },
    { .id = TRACE_NET_RX_PKT_RSS_HASH, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "net_rx_pkt_rss_hash", .sstate = TRACE_NET_RX_PKT_RSS_HASH_ENABLED },
    { .id = TRACE_NET_RX_PKT_RSS_ADD_CHUNK, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "net_rx_pkt_rss_add_chunk", .sstate = TRACE_NET_RX_PKT_RSS_ADD_CHUNK_ENABLED },
    { .id = TRACE_E1000X_RX_CAN_RECV_DISABLED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000x_rx_can_recv_disabled", .sstate = TRACE_E1000X_RX_CAN_RECV_DISABLED_ENABLED },
    { .id = TRACE_E1000X_VLAN_IS_VLAN_PKT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000x_vlan_is_vlan_pkt", .sstate = TRACE_E1000X_VLAN_IS_VLAN_PKT_ENABLED },
    { .id = TRACE_E1000X_RX_FLT_UCAST_MATCH, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000x_rx_flt_ucast_match", .sstate = TRACE_E1000X_RX_FLT_UCAST_MATCH_ENABLED },
    { .id = TRACE_E1000X_RX_FLT_UCAST_MISMATCH, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000x_rx_flt_ucast_mismatch", .sstate = TRACE_E1000X_RX_FLT_UCAST_MISMATCH_ENABLED },
    { .id = TRACE_E1000X_RX_FLT_INEXACT_MISMATCH, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000x_rx_flt_inexact_mismatch", .sstate = TRACE_E1000X_RX_FLT_INEXACT_MISMATCH_ENABLED },
    { .id = TRACE_E1000X_RX_LINK_DOWN, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000x_rx_link_down", .sstate = TRACE_E1000X_RX_LINK_DOWN_ENABLED },
    { .id = TRACE_E1000X_RX_DISABLED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000x_rx_disabled", .sstate = TRACE_E1000X_RX_DISABLED_ENABLED },
    { .id = TRACE_E1000X_RX_OVERSIZED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000x_rx_oversized", .sstate = TRACE_E1000X_RX_OVERSIZED_ENABLED },
    { .id = TRACE_E1000X_MAC_INDICATE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000x_mac_indicate", .sstate = TRACE_E1000X_MAC_INDICATE_ENABLED },
    { .id = TRACE_E1000X_LINK_NEGOTIATION_START, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000x_link_negotiation_start", .sstate = TRACE_E1000X_LINK_NEGOTIATION_START_ENABLED },
    { .id = TRACE_E1000X_LINK_NEGOTIATION_DONE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000x_link_negotiation_done", .sstate = TRACE_E1000X_LINK_NEGOTIATION_DONE_ENABLED },
    { .id = TRACE_E1000E_CORE_WRITE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_core_write", .sstate = TRACE_E1000E_CORE_WRITE_ENABLED },
    { .id = TRACE_E1000E_CORE_READ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_core_read", .sstate = TRACE_E1000E_CORE_READ_ENABLED },
    { .id = TRACE_E1000E_CORE_MDIC_READ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_core_mdic_read", .sstate = TRACE_E1000E_CORE_MDIC_READ_ENABLED },
    { .id = TRACE_E1000E_CORE_MDIC_READ_UNHANDLED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_core_mdic_read_unhandled", .sstate = TRACE_E1000E_CORE_MDIC_READ_UNHANDLED_ENABLED },
    { .id = TRACE_E1000E_CORE_MDIC_WRITE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_core_mdic_write", .sstate = TRACE_E1000E_CORE_MDIC_WRITE_ENABLED },
    { .id = TRACE_E1000E_CORE_MDIC_WRITE_UNHANDLED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_core_mdic_write_unhandled", .sstate = TRACE_E1000E_CORE_MDIC_WRITE_UNHANDLED_ENABLED },
    { .id = TRACE_E1000E_CORE_EEEPROM_WRITE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_core_eeeprom_write", .sstate = TRACE_E1000E_CORE_EEEPROM_WRITE_ENABLED },
    { .id = TRACE_E1000E_CORE_CTRL_WRITE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_core_ctrl_write", .sstate = TRACE_E1000E_CORE_CTRL_WRITE_ENABLED },
    { .id = TRACE_E1000E_CORE_CTRL_SW_RESET, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_core_ctrl_sw_reset", .sstate = TRACE_E1000E_CORE_CTRL_SW_RESET_ENABLED },
    { .id = TRACE_E1000E_CORE_CTRL_PHY_RESET, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_core_ctrl_phy_reset", .sstate = TRACE_E1000E_CORE_CTRL_PHY_RESET_ENABLED },
    { .id = TRACE_E1000E_LINK_AUTONEG_FLOWCTL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_link_autoneg_flowctl", .sstate = TRACE_E1000E_LINK_AUTONEG_FLOWCTL_ENABLED },
    { .id = TRACE_E1000E_LINK_SET_PARAMS, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_link_set_params", .sstate = TRACE_E1000E_LINK_SET_PARAMS_ENABLED },
    { .id = TRACE_E1000E_LINK_READ_PARAMS, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_link_read_params", .sstate = TRACE_E1000E_LINK_READ_PARAMS_ENABLED },
    { .id = TRACE_E1000E_LINK_SET_EXT_PARAMS, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_link_set_ext_params", .sstate = TRACE_E1000E_LINK_SET_EXT_PARAMS_ENABLED },
    { .id = TRACE_E1000E_LINK_STATUS, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_link_status", .sstate = TRACE_E1000E_LINK_STATUS_ENABLED },
    { .id = TRACE_E1000E_LINK_STATUS_CHANGED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_link_status_changed", .sstate = TRACE_E1000E_LINK_STATUS_CHANGED_ENABLED },
    { .id = TRACE_E1000E_WRN_REGS_WRITE_RO, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_wrn_regs_write_ro", .sstate = TRACE_E1000E_WRN_REGS_WRITE_RO_ENABLED },
    { .id = TRACE_E1000E_WRN_REGS_WRITE_UNKNOWN, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_wrn_regs_write_unknown", .sstate = TRACE_E1000E_WRN_REGS_WRITE_UNKNOWN_ENABLED },
    { .id = TRACE_E1000E_WRN_REGS_READ_UNKNOWN, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_wrn_regs_read_unknown", .sstate = TRACE_E1000E_WRN_REGS_READ_UNKNOWN_ENABLED },
    { .id = TRACE_E1000E_WRN_REGS_READ_TRIVIAL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_wrn_regs_read_trivial", .sstate = TRACE_E1000E_WRN_REGS_READ_TRIVIAL_ENABLED },
    { .id = TRACE_E1000E_WRN_REGS_WRITE_TRIVIAL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_wrn_regs_write_trivial", .sstate = TRACE_E1000E_WRN_REGS_WRITE_TRIVIAL_ENABLED },
    { .id = TRACE_E1000E_WRN_NO_TS_SUPPORT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_wrn_no_ts_support", .sstate = TRACE_E1000E_WRN_NO_TS_SUPPORT_ENABLED },
    { .id = TRACE_E1000E_WRN_NO_SNAP_SUPPORT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_wrn_no_snap_support", .sstate = TRACE_E1000E_WRN_NO_SNAP_SUPPORT_ENABLED },
    { .id = TRACE_E1000E_WRN_ISCSI_FILTERING_NOT_SUPPORTED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_wrn_iscsi_filtering_not_supported", .sstate = TRACE_E1000E_WRN_ISCSI_FILTERING_NOT_SUPPORTED_ENABLED },
    { .id = TRACE_E1000E_WRN_NFSW_FILTERING_NOT_SUPPORTED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_wrn_nfsw_filtering_not_supported", .sstate = TRACE_E1000E_WRN_NFSW_FILTERING_NOT_SUPPORTED_ENABLED },
    { .id = TRACE_E1000E_WRN_NFSR_FILTERING_NOT_SUPPORTED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_wrn_nfsr_filtering_not_supported", .sstate = TRACE_E1000E_WRN_NFSR_FILTERING_NOT_SUPPORTED_ENABLED },
    { .id = TRACE_E1000E_TX_DISABLED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_tx_disabled", .sstate = TRACE_E1000E_TX_DISABLED_ENABLED },
    { .id = TRACE_E1000E_TX_DESCR, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_tx_descr", .sstate = TRACE_E1000E_TX_DESCR_ENABLED },
    { .id = TRACE_E1000E_RING_FREE_SPACE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_ring_free_space", .sstate = TRACE_E1000E_RING_FREE_SPACE_ENABLED },
    { .id = TRACE_E1000E_RX_CAN_RECV_RINGS_FULL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_rx_can_recv_rings_full", .sstate = TRACE_E1000E_RX_CAN_RECV_RINGS_FULL_ENABLED },
    { .id = TRACE_E1000E_RX_CAN_RECV, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_rx_can_recv", .sstate = TRACE_E1000E_RX_CAN_RECV_ENABLED },
    { .id = TRACE_E1000E_RX_HAS_BUFFERS, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_rx_has_buffers", .sstate = TRACE_E1000E_RX_HAS_BUFFERS_ENABLED },
    { .id = TRACE_E1000E_RX_NULL_DESCRIPTOR, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_rx_null_descriptor", .sstate = TRACE_E1000E_RX_NULL_DESCRIPTOR_ENABLED },
    { .id = TRACE_E1000E_RX_FLT_VLAN_MISMATCH, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_rx_flt_vlan_mismatch", .sstate = TRACE_E1000E_RX_FLT_VLAN_MISMATCH_ENABLED },
    { .id = TRACE_E1000E_RX_FLT_VLAN_MATCH, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_rx_flt_vlan_match", .sstate = TRACE_E1000E_RX_FLT_VLAN_MATCH_ENABLED },
    { .id = TRACE_E1000E_RX_DESC_PS_READ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_rx_desc_ps_read", .sstate = TRACE_E1000E_RX_DESC_PS_READ_ENABLED },
    { .id = TRACE_E1000E_RX_DESC_PS_WRITE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_rx_desc_ps_write", .sstate = TRACE_E1000E_RX_DESC_PS_WRITE_ENABLED },
    { .id = TRACE_E1000E_RX_DESC_BUFF_SIZES, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_rx_desc_buff_sizes", .sstate = TRACE_E1000E_RX_DESC_BUFF_SIZES_ENABLED },
    { .id = TRACE_E1000E_RX_DESC_LEN, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_rx_desc_len", .sstate = TRACE_E1000E_RX_DESC_LEN_ENABLED },
    { .id = TRACE_E1000E_RX_DESC_BUFF_WRITE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_rx_desc_buff_write", .sstate = TRACE_E1000E_RX_DESC_BUFF_WRITE_ENABLED },
    { .id = TRACE_E1000E_RX_DESCR, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_rx_descr", .sstate = TRACE_E1000E_RX_DESCR_ENABLED },
    { .id = TRACE_E1000E_RX_SET_RCTL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_rx_set_rctl", .sstate = TRACE_E1000E_RX_SET_RCTL_ENABLED },
    { .id = TRACE_E1000E_RX_RECEIVE_IOV, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_rx_receive_iov", .sstate = TRACE_E1000E_RX_RECEIVE_IOV_ENABLED },
    { .id = TRACE_E1000E_RX_PACKET_SIZE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_rx_packet_size", .sstate = TRACE_E1000E_RX_PACKET_SIZE_ENABLED },
    { .id = TRACE_E1000E_RX_FLT_DROPPED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_rx_flt_dropped", .sstate = TRACE_E1000E_RX_FLT_DROPPED_ENABLED },
    { .id = TRACE_E1000E_RX_WRITTEN_TO_GUEST, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_rx_written_to_guest", .sstate = TRACE_E1000E_RX_WRITTEN_TO_GUEST_ENABLED },
    { .id = TRACE_E1000E_RX_NOT_WRITTEN_TO_GUEST, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_rx_not_written_to_guest", .sstate = TRACE_E1000E_RX_NOT_WRITTEN_TO_GUEST_ENABLED },
    { .id = TRACE_E1000E_RX_INTERRUPT_SET, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_rx_interrupt_set", .sstate = TRACE_E1000E_RX_INTERRUPT_SET_ENABLED },
    { .id = TRACE_E1000E_RX_INTERRUPT_DELAYED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_rx_interrupt_delayed", .sstate = TRACE_E1000E_RX_INTERRUPT_DELAYED_ENABLED },
    { .id = TRACE_E1000E_RX_SET_CSO, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_rx_set_cso", .sstate = TRACE_E1000E_RX_SET_CSO_ENABLED },
    { .id = TRACE_E1000E_RX_SET_RDT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_rx_set_rdt", .sstate = TRACE_E1000E_RX_SET_RDT_ENABLED },
    { .id = TRACE_E1000E_RX_SET_RFCTL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_rx_set_rfctl", .sstate = TRACE_E1000E_RX_SET_RFCTL_ENABLED },
    { .id = TRACE_E1000E_RX_START_RECV, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_rx_start_recv", .sstate = TRACE_E1000E_RX_START_RECV_ENABLED },
    { .id = TRACE_E1000E_RX_RSS_STARTED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_rx_rss_started", .sstate = TRACE_E1000E_RX_RSS_STARTED_ENABLED },
    { .id = TRACE_E1000E_RX_RSS_DISABLED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_rx_rss_disabled", .sstate = TRACE_E1000E_RX_RSS_DISABLED_ENABLED },
    { .id = TRACE_E1000E_RX_RSS_TYPE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_rx_rss_type", .sstate = TRACE_E1000E_RX_RSS_TYPE_ENABLED },
    { .id = TRACE_E1000E_RX_RSS_IP4, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_rx_rss_ip4", .sstate = TRACE_E1000E_RX_RSS_IP4_ENABLED },
    { .id = TRACE_E1000E_RX_RSS_IP6_RFCTL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_rx_rss_ip6_rfctl", .sstate = TRACE_E1000E_RX_RSS_IP6_RFCTL_ENABLED },
    { .id = TRACE_E1000E_RX_RSS_IP6, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_rx_rss_ip6", .sstate = TRACE_E1000E_RX_RSS_IP6_ENABLED },
    { .id = TRACE_E1000E_RX_RSS_DISPATCHED_TO_QUEUE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_rx_rss_dispatched_to_queue", .sstate = TRACE_E1000E_RX_RSS_DISPATCHED_TO_QUEUE_ENABLED },
    { .id = TRACE_E1000E_RX_METADATA_PROTOCOLS, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_rx_metadata_protocols", .sstate = TRACE_E1000E_RX_METADATA_PROTOCOLS_ENABLED },
    { .id = TRACE_E1000E_RX_METADATA_VLAN, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_rx_metadata_vlan", .sstate = TRACE_E1000E_RX_METADATA_VLAN_ENABLED },
    { .id = TRACE_E1000E_RX_METADATA_RSS, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_rx_metadata_rss", .sstate = TRACE_E1000E_RX_METADATA_RSS_ENABLED },
    { .id = TRACE_E1000E_RX_METADATA_IP_ID, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_rx_metadata_ip_id", .sstate = TRACE_E1000E_RX_METADATA_IP_ID_ENABLED },
    { .id = TRACE_E1000E_RX_METADATA_ACK, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_rx_metadata_ack", .sstate = TRACE_E1000E_RX_METADATA_ACK_ENABLED },
    { .id = TRACE_E1000E_RX_METADATA_PKT_TYPE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_rx_metadata_pkt_type", .sstate = TRACE_E1000E_RX_METADATA_PKT_TYPE_ENABLED },
    { .id = TRACE_E1000E_RX_METADATA_NO_VIRTHDR, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_rx_metadata_no_virthdr", .sstate = TRACE_E1000E_RX_METADATA_NO_VIRTHDR_ENABLED },
    { .id = TRACE_E1000E_RX_METADATA_VIRTHDR_NO_CSUM_INFO, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_rx_metadata_virthdr_no_csum_info", .sstate = TRACE_E1000E_RX_METADATA_VIRTHDR_NO_CSUM_INFO_ENABLED },
    { .id = TRACE_E1000E_RX_METADATA_L3_CSO_DISABLED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_rx_metadata_l3_cso_disabled", .sstate = TRACE_E1000E_RX_METADATA_L3_CSO_DISABLED_ENABLED },
    { .id = TRACE_E1000E_RX_METADATA_L4_CSO_DISABLED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_rx_metadata_l4_cso_disabled", .sstate = TRACE_E1000E_RX_METADATA_L4_CSO_DISABLED_ENABLED },
    { .id = TRACE_E1000E_RX_METADATA_L3_CSUM_VALIDATION_FAILED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_rx_metadata_l3_csum_validation_failed", .sstate = TRACE_E1000E_RX_METADATA_L3_CSUM_VALIDATION_FAILED_ENABLED },
    { .id = TRACE_E1000E_RX_METADATA_L4_CSUM_VALIDATION_FAILED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_rx_metadata_l4_csum_validation_failed", .sstate = TRACE_E1000E_RX_METADATA_L4_CSUM_VALIDATION_FAILED_ENABLED },
    { .id = TRACE_E1000E_RX_METADATA_STATUS_FLAGS, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_rx_metadata_status_flags", .sstate = TRACE_E1000E_RX_METADATA_STATUS_FLAGS_ENABLED },
    { .id = TRACE_E1000E_RX_METADATA_IPV6_SUM_DISABLED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_rx_metadata_ipv6_sum_disabled", .sstate = TRACE_E1000E_RX_METADATA_IPV6_SUM_DISABLED_ENABLED },
    { .id = TRACE_E1000E_RX_METADATA_IPV6_FILTERING_DISABLED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_rx_metadata_ipv6_filtering_disabled", .sstate = TRACE_E1000E_RX_METADATA_IPV6_FILTERING_DISABLED_ENABLED },
    { .id = TRACE_E1000E_VLAN_VET, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_vlan_vet", .sstate = TRACE_E1000E_VLAN_VET_ENABLED },
    { .id = TRACE_E1000E_IRQ_SET_CAUSE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_irq_set_cause", .sstate = TRACE_E1000E_IRQ_SET_CAUSE_ENABLED },
    { .id = TRACE_E1000E_IRQ_MSI_NOTIFY, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_irq_msi_notify", .sstate = TRACE_E1000E_IRQ_MSI_NOTIFY_ENABLED },
    { .id = TRACE_E1000E_IRQ_THROTTLING_NO_PENDING_INTERRUPTS, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_irq_throttling_no_pending_interrupts", .sstate = TRACE_E1000E_IRQ_THROTTLING_NO_PENDING_INTERRUPTS_ENABLED },
    { .id = TRACE_E1000E_IRQ_MSI_NOTIFY_POSTPONED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_irq_msi_notify_postponed", .sstate = TRACE_E1000E_IRQ_MSI_NOTIFY_POSTPONED_ENABLED },
    { .id = TRACE_E1000E_IRQ_LEGACY_NOTIFY_POSTPONED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_irq_legacy_notify_postponed", .sstate = TRACE_E1000E_IRQ_LEGACY_NOTIFY_POSTPONED_ENABLED },
    { .id = TRACE_E1000E_IRQ_THROTTLING_NO_PENDING_VEC, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_irq_throttling_no_pending_vec", .sstate = TRACE_E1000E_IRQ_THROTTLING_NO_PENDING_VEC_ENABLED },
    { .id = TRACE_E1000E_IRQ_MSIX_NOTIFY_POSTPONED_VEC, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_irq_msix_notify_postponed_vec", .sstate = TRACE_E1000E_IRQ_MSIX_NOTIFY_POSTPONED_VEC_ENABLED },
    { .id = TRACE_E1000E_IRQ_MSIX_NOTIFY, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_irq_msix_notify", .sstate = TRACE_E1000E_IRQ_MSIX_NOTIFY_ENABLED },
    { .id = TRACE_E1000E_IRQ_LEGACY_NOTIFY, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_irq_legacy_notify", .sstate = TRACE_E1000E_IRQ_LEGACY_NOTIFY_ENABLED },
    { .id = TRACE_E1000E_IRQ_MSIX_NOTIFY_VEC, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_irq_msix_notify_vec", .sstate = TRACE_E1000E_IRQ_MSIX_NOTIFY_VEC_ENABLED },
    { .id = TRACE_E1000E_IRQ_POSTPONED_BY_XITR, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_irq_postponed_by_xitr", .sstate = TRACE_E1000E_IRQ_POSTPONED_BY_XITR_ENABLED },
    { .id = TRACE_E1000E_IRQ_CLEAR_IMS, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_irq_clear_ims", .sstate = TRACE_E1000E_IRQ_CLEAR_IMS_ENABLED },
    { .id = TRACE_E1000E_IRQ_SET_IMS, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_irq_set_ims", .sstate = TRACE_E1000E_IRQ_SET_IMS_ENABLED },
    { .id = TRACE_E1000E_IRQ_FIX_ICR_ASSERTED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_irq_fix_icr_asserted", .sstate = TRACE_E1000E_IRQ_FIX_ICR_ASSERTED_ENABLED },
    { .id = TRACE_E1000E_IRQ_ADD_MSI_OTHER, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_irq_add_msi_other", .sstate = TRACE_E1000E_IRQ_ADD_MSI_OTHER_ENABLED },
    { .id = TRACE_E1000E_IRQ_PENDING_INTERRUPTS, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_irq_pending_interrupts", .sstate = TRACE_E1000E_IRQ_PENDING_INTERRUPTS_ENABLED },
    { .id = TRACE_E1000E_IRQ_SET_CAUSE_ENTRY, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_irq_set_cause_entry", .sstate = TRACE_E1000E_IRQ_SET_CAUSE_ENTRY_ENABLED },
    { .id = TRACE_E1000E_IRQ_SET_CAUSE_EXIT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_irq_set_cause_exit", .sstate = TRACE_E1000E_IRQ_SET_CAUSE_EXIT_ENABLED },
    { .id = TRACE_E1000E_IRQ_ICR_WRITE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_irq_icr_write", .sstate = TRACE_E1000E_IRQ_ICR_WRITE_ENABLED },
    { .id = TRACE_E1000E_IRQ_WRITE_ICS, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_irq_write_ics", .sstate = TRACE_E1000E_IRQ_WRITE_ICS_ENABLED },
    { .id = TRACE_E1000E_IRQ_ICR_PROCESS_IAME, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_irq_icr_process_iame", .sstate = TRACE_E1000E_IRQ_ICR_PROCESS_IAME_ENABLED },
    { .id = TRACE_E1000E_IRQ_READ_ICS, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_irq_read_ics", .sstate = TRACE_E1000E_IRQ_READ_ICS_ENABLED },
    { .id = TRACE_E1000E_IRQ_READ_IMS, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_irq_read_ims", .sstate = TRACE_E1000E_IRQ_READ_IMS_ENABLED },
    { .id = TRACE_E1000E_IRQ_ICR_READ_ENTRY, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_irq_icr_read_entry", .sstate = TRACE_E1000E_IRQ_ICR_READ_ENTRY_ENABLED },
    { .id = TRACE_E1000E_IRQ_ICR_READ_EXIT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_irq_icr_read_exit", .sstate = TRACE_E1000E_IRQ_ICR_READ_EXIT_ENABLED },
    { .id = TRACE_E1000E_IRQ_ICR_CLEAR_ZERO_IMS, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_irq_icr_clear_zero_ims", .sstate = TRACE_E1000E_IRQ_ICR_CLEAR_ZERO_IMS_ENABLED },
    { .id = TRACE_E1000E_IRQ_ICR_CLEAR_IAME, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_irq_icr_clear_iame", .sstate = TRACE_E1000E_IRQ_ICR_CLEAR_IAME_ENABLED },
    { .id = TRACE_E1000E_IRQ_IMS_CLEAR_EIAME, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_irq_ims_clear_eiame", .sstate = TRACE_E1000E_IRQ_IMS_CLEAR_EIAME_ENABLED },
    { .id = TRACE_E1000E_IRQ_ICR_CLEAR_EIAC, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_irq_icr_clear_eiac", .sstate = TRACE_E1000E_IRQ_ICR_CLEAR_EIAC_ENABLED },
    { .id = TRACE_E1000E_IRQ_IMS_CLEAR_SET_IMC, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_irq_ims_clear_set_imc", .sstate = TRACE_E1000E_IRQ_IMS_CLEAR_SET_IMC_ENABLED },
    { .id = TRACE_E1000E_IRQ_FIRE_DELAYED_INTERRUPTS, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_irq_fire_delayed_interrupts", .sstate = TRACE_E1000E_IRQ_FIRE_DELAYED_INTERRUPTS_ENABLED },
    { .id = TRACE_E1000E_IRQ_REARM_TIMER, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_irq_rearm_timer", .sstate = TRACE_E1000E_IRQ_REARM_TIMER_ENABLED },
    { .id = TRACE_E1000E_IRQ_THROTTLING_TIMER, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_irq_throttling_timer", .sstate = TRACE_E1000E_IRQ_THROTTLING_TIMER_ENABLED },
    { .id = TRACE_E1000E_IRQ_RDTR_FPD_RUNNING, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_irq_rdtr_fpd_running", .sstate = TRACE_E1000E_IRQ_RDTR_FPD_RUNNING_ENABLED },
    { .id = TRACE_E1000E_IRQ_RDTR_FPD_NOT_RUNNING, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_irq_rdtr_fpd_not_running", .sstate = TRACE_E1000E_IRQ_RDTR_FPD_NOT_RUNNING_ENABLED },
    { .id = TRACE_E1000E_IRQ_TIDV_FPD_RUNNING, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_irq_tidv_fpd_running", .sstate = TRACE_E1000E_IRQ_TIDV_FPD_RUNNING_ENABLED },
    { .id = TRACE_E1000E_IRQ_TIDV_FPD_NOT_RUNNING, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_irq_tidv_fpd_not_running", .sstate = TRACE_E1000E_IRQ_TIDV_FPD_NOT_RUNNING_ENABLED },
    { .id = TRACE_E1000E_IRQ_EITR_SET, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_irq_eitr_set", .sstate = TRACE_E1000E_IRQ_EITR_SET_ENABLED },
    { .id = TRACE_E1000E_IRQ_ITR_SET, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_irq_itr_set", .sstate = TRACE_E1000E_IRQ_ITR_SET_ENABLED },
    { .id = TRACE_E1000E_IRQ_FIRE_ALL_TIMERS, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_irq_fire_all_timers", .sstate = TRACE_E1000E_IRQ_FIRE_ALL_TIMERS_ENABLED },
    { .id = TRACE_E1000E_IRQ_ADDING_DELAYED_CAUSES, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_irq_adding_delayed_causes", .sstate = TRACE_E1000E_IRQ_ADDING_DELAYED_CAUSES_ENABLED },
    { .id = TRACE_E1000E_IRQ_MSIX_PENDING_CLEARING, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_irq_msix_pending_clearing", .sstate = TRACE_E1000E_IRQ_MSIX_PENDING_CLEARING_ENABLED },
    { .id = TRACE_E1000E_WRN_MSIX_VEC_WRONG, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_wrn_msix_vec_wrong", .sstate = TRACE_E1000E_WRN_MSIX_VEC_WRONG_ENABLED },
    { .id = TRACE_E1000E_WRN_MSIX_INVALID, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_wrn_msix_invalid", .sstate = TRACE_E1000E_WRN_MSIX_INVALID_ENABLED },
    { .id = TRACE_E1000E_MAC_SET_PERMANENT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_mac_set_permanent", .sstate = TRACE_E1000E_MAC_SET_PERMANENT_ENABLED },
    { .id = TRACE_E1000E_MAC_SET_SW, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_mac_set_sw", .sstate = TRACE_E1000E_MAC_SET_SW_ENABLED },
    { .id = TRACE_E1000E_CB_PCI_REALIZE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_cb_pci_realize", .sstate = TRACE_E1000E_CB_PCI_REALIZE_ENABLED },
    { .id = TRACE_E1000E_CB_PCI_UNINIT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_cb_pci_uninit", .sstate = TRACE_E1000E_CB_PCI_UNINIT_ENABLED },
    { .id = TRACE_E1000E_CB_QDEV_RESET, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_cb_qdev_reset", .sstate = TRACE_E1000E_CB_QDEV_RESET_ENABLED },
    { .id = TRACE_E1000E_CB_PRE_SAVE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_cb_pre_save", .sstate = TRACE_E1000E_CB_PRE_SAVE_ENABLED },
    { .id = TRACE_E1000E_CB_POST_LOAD, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_cb_post_load", .sstate = TRACE_E1000E_CB_POST_LOAD_ENABLED },
    { .id = TRACE_E1000E_IO_WRITE_ADDR, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_io_write_addr", .sstate = TRACE_E1000E_IO_WRITE_ADDR_ENABLED },
    { .id = TRACE_E1000E_IO_WRITE_DATA, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_io_write_data", .sstate = TRACE_E1000E_IO_WRITE_DATA_ENABLED },
    { .id = TRACE_E1000E_IO_READ_ADDR, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_io_read_addr", .sstate = TRACE_E1000E_IO_READ_ADDR_ENABLED },
    { .id = TRACE_E1000E_IO_READ_DATA, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_io_read_data", .sstate = TRACE_E1000E_IO_READ_DATA_ENABLED },
    { .id = TRACE_E1000E_WRN_IO_WRITE_UNKNOWN, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_wrn_io_write_unknown", .sstate = TRACE_E1000E_WRN_IO_WRITE_UNKNOWN_ENABLED },
    { .id = TRACE_E1000E_WRN_IO_READ_UNKNOWN, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_wrn_io_read_unknown", .sstate = TRACE_E1000E_WRN_IO_READ_UNKNOWN_ENABLED },
    { .id = TRACE_E1000E_WRN_IO_ADDR_UNDEFINED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_wrn_io_addr_undefined", .sstate = TRACE_E1000E_WRN_IO_ADDR_UNDEFINED_ENABLED },
    { .id = TRACE_E1000E_WRN_IO_ADDR_FLASH, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_wrn_io_addr_flash", .sstate = TRACE_E1000E_WRN_IO_ADDR_FLASH_ENABLED },
    { .id = TRACE_E1000E_WRN_IO_ADDR_UNKNOWN, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_wrn_io_addr_unknown", .sstate = TRACE_E1000E_WRN_IO_ADDR_UNKNOWN_ENABLED },
    { .id = TRACE_E1000E_MSI_INIT_FAIL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_msi_init_fail", .sstate = TRACE_E1000E_MSI_INIT_FAIL_ENABLED },
    { .id = TRACE_E1000E_MSIX_INIT_FAIL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_msix_init_fail", .sstate = TRACE_E1000E_MSIX_INIT_FAIL_ENABLED },
    { .id = TRACE_E1000E_MSIX_USE_VECTOR_FAIL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_msix_use_vector_fail", .sstate = TRACE_E1000E_MSIX_USE_VECTOR_FAIL_ENABLED },
    { .id = TRACE_E1000E_CFG_SUPPORT_VIRTIO, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_cfg_support_virtio", .sstate = TRACE_E1000E_CFG_SUPPORT_VIRTIO_ENABLED },
    { .id = TRACE_E1000E_VM_STATE_RUNNING, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_vm_state_running", .sstate = TRACE_E1000E_VM_STATE_RUNNING_ENABLED },
    { .id = TRACE_E1000E_VM_STATE_STOPPED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "e1000e_vm_state_stopped", .sstate = TRACE_E1000E_VM_STATE_STOPPED_ENABLED },
    { .id = TRACE_VIRTQUEUE_FILL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "virtqueue_fill", .sstate = TRACE_VIRTQUEUE_FILL_ENABLED },
    { .id = TRACE_VIRTQUEUE_FLUSH, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "virtqueue_flush", .sstate = TRACE_VIRTQUEUE_FLUSH_ENABLED },
    { .id = TRACE_VIRTQUEUE_POP, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "virtqueue_pop", .sstate = TRACE_VIRTQUEUE_POP_ENABLED },
    { .id = TRACE_VIRTIO_QUEUE_NOTIFY, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "virtio_queue_notify", .sstate = TRACE_VIRTIO_QUEUE_NOTIFY_ENABLED },
    { .id = TRACE_VIRTIO_IRQ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "virtio_irq", .sstate = TRACE_VIRTIO_IRQ_ENABLED },
    { .id = TRACE_VIRTIO_NOTIFY, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "virtio_notify", .sstate = TRACE_VIRTIO_NOTIFY_ENABLED },
    { .id = TRACE_VIRTIO_SET_STATUS, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "virtio_set_status", .sstate = TRACE_VIRTIO_SET_STATUS_ENABLED },
    { .id = TRACE_VIRTIO_RNG_GUEST_NOT_READY, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "virtio_rng_guest_not_ready", .sstate = TRACE_VIRTIO_RNG_GUEST_NOT_READY_ENABLED },
    { .id = TRACE_VIRTIO_RNG_PUSHED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "virtio_rng_pushed", .sstate = TRACE_VIRTIO_RNG_PUSHED_ENABLED },
    { .id = TRACE_VIRTIO_RNG_REQUEST, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "virtio_rng_request", .sstate = TRACE_VIRTIO_RNG_REQUEST_ENABLED },
    { .id = TRACE_CS4231_MEM_READL_DREG, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "cs4231_mem_readl_dreg", .sstate = TRACE_CS4231_MEM_READL_DREG_ENABLED },
    { .id = TRACE_CS4231_MEM_READL_REG, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "cs4231_mem_readl_reg", .sstate = TRACE_CS4231_MEM_READL_REG_ENABLED },
    { .id = TRACE_CS4231_MEM_WRITEL_REG, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "cs4231_mem_writel_reg", .sstate = TRACE_CS4231_MEM_WRITEL_REG_ENABLED },
    { .id = TRACE_CS4231_MEM_WRITEL_DREG, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "cs4231_mem_writel_dreg", .sstate = TRACE_CS4231_MEM_WRITEL_DREG_ENABLED },
    { .id = TRACE_MILKYMIST_AC97_MEMORY_READ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "milkymist_ac97_memory_read", .sstate = TRACE_MILKYMIST_AC97_MEMORY_READ_ENABLED },
    { .id = TRACE_MILKYMIST_AC97_MEMORY_WRITE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "milkymist_ac97_memory_write", .sstate = TRACE_MILKYMIST_AC97_MEMORY_WRITE_ENABLED },
    { .id = TRACE_MILKYMIST_AC97_PULSE_IRQ_CRREQUEST, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "milkymist_ac97_pulse_irq_crrequest", .sstate = TRACE_MILKYMIST_AC97_PULSE_IRQ_CRREQUEST_ENABLED },
    { .id = TRACE_MILKYMIST_AC97_PULSE_IRQ_CRREPLY, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "milkymist_ac97_pulse_irq_crreply", .sstate = TRACE_MILKYMIST_AC97_PULSE_IRQ_CRREPLY_ENABLED },
    { .id = TRACE_MILKYMIST_AC97_PULSE_IRQ_DMAW, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "milkymist_ac97_pulse_irq_dmaw", .sstate = TRACE_MILKYMIST_AC97_PULSE_IRQ_DMAW_ENABLED },
    { .id = TRACE_MILKYMIST_AC97_PULSE_IRQ_DMAR, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "milkymist_ac97_pulse_irq_dmar", .sstate = TRACE_MILKYMIST_AC97_PULSE_IRQ_DMAR_ENABLED },
    { .id = TRACE_MILKYMIST_AC97_IN_CB, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "milkymist_ac97_in_cb", .sstate = TRACE_MILKYMIST_AC97_IN_CB_ENABLED },
    { .id = TRACE_MILKYMIST_AC97_IN_CB_TRANSFERRED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "milkymist_ac97_in_cb_transferred", .sstate = TRACE_MILKYMIST_AC97_IN_CB_TRANSFERRED_ENABLED },
    { .id = TRACE_MILKYMIST_AC97_OUT_CB, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "milkymist_ac97_out_cb", .sstate = TRACE_MILKYMIST_AC97_OUT_CB_ENABLED },
    { .id = TRACE_MILKYMIST_AC97_OUT_CB_TRANSFERRED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "milkymist_ac97_out_cb_transferred", .sstate = TRACE_MILKYMIST_AC97_OUT_CB_TRANSFERRED_ENABLED },
    { .id = TRACE_ECC_MEM_WRITEL_MER, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "ecc_mem_writel_mer", .sstate = TRACE_ECC_MEM_WRITEL_MER_ENABLED },
    { .id = TRACE_ECC_MEM_WRITEL_MDR, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "ecc_mem_writel_mdr", .sstate = TRACE_ECC_MEM_WRITEL_MDR_ENABLED },
    { .id = TRACE_ECC_MEM_WRITEL_MFSR, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "ecc_mem_writel_mfsr", .sstate = TRACE_ECC_MEM_WRITEL_MFSR_ENABLED },
    { .id = TRACE_ECC_MEM_WRITEL_VCR, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "ecc_mem_writel_vcr", .sstate = TRACE_ECC_MEM_WRITEL_VCR_ENABLED },
    { .id = TRACE_ECC_MEM_WRITEL_DR, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "ecc_mem_writel_dr", .sstate = TRACE_ECC_MEM_WRITEL_DR_ENABLED },
    { .id = TRACE_ECC_MEM_WRITEL_ECR0, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "ecc_mem_writel_ecr0", .sstate = TRACE_ECC_MEM_WRITEL_ECR0_ENABLED },
    { .id = TRACE_ECC_MEM_WRITEL_ECR1, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "ecc_mem_writel_ecr1", .sstate = TRACE_ECC_MEM_WRITEL_ECR1_ENABLED },
    { .id = TRACE_ECC_MEM_READL_MER, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "ecc_mem_readl_mer", .sstate = TRACE_ECC_MEM_READL_MER_ENABLED },
    { .id = TRACE_ECC_MEM_READL_MDR, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "ecc_mem_readl_mdr", .sstate = TRACE_ECC_MEM_READL_MDR_ENABLED },
    { .id = TRACE_ECC_MEM_READL_MFSR, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "ecc_mem_readl_mfsr", .sstate = TRACE_ECC_MEM_READL_MFSR_ENABLED },
    { .id = TRACE_ECC_MEM_READL_VCR, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "ecc_mem_readl_vcr", .sstate = TRACE_ECC_MEM_READL_VCR_ENABLED },
    { .id = TRACE_ECC_MEM_READL_MFAR0, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "ecc_mem_readl_mfar0", .sstate = TRACE_ECC_MEM_READL_MFAR0_ENABLED },
    { .id = TRACE_ECC_MEM_READL_MFAR1, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "ecc_mem_readl_mfar1", .sstate = TRACE_ECC_MEM_READL_MFAR1_ENABLED },
    { .id = TRACE_ECC_MEM_READL_DR, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "ecc_mem_readl_dr", .sstate = TRACE_ECC_MEM_READL_DR_ENABLED },
    { .id = TRACE_ECC_MEM_READL_ECR0, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "ecc_mem_readl_ecr0", .sstate = TRACE_ECC_MEM_READL_ECR0_ENABLED },
    { .id = TRACE_ECC_MEM_READL_ECR1, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "ecc_mem_readl_ecr1", .sstate = TRACE_ECC_MEM_READL_ECR1_ENABLED },
    { .id = TRACE_ECC_DIAG_MEM_WRITEB, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "ecc_diag_mem_writeb", .sstate = TRACE_ECC_DIAG_MEM_WRITEB_ENABLED },
    { .id = TRACE_ECC_DIAG_MEM_READB, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "ecc_diag_mem_readb", .sstate = TRACE_ECC_DIAG_MEM_READB_ENABLED },
    { .id = TRACE_SLAVIO_MISC_UPDATE_IRQ_RAISE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "slavio_misc_update_irq_raise", .sstate = TRACE_SLAVIO_MISC_UPDATE_IRQ_RAISE_ENABLED },
    { .id = TRACE_SLAVIO_MISC_UPDATE_IRQ_LOWER, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "slavio_misc_update_irq_lower", .sstate = TRACE_SLAVIO_MISC_UPDATE_IRQ_LOWER_ENABLED },
    { .id = TRACE_SLAVIO_SET_POWER_FAIL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "slavio_set_power_fail", .sstate = TRACE_SLAVIO_SET_POWER_FAIL_ENABLED },
    { .id = TRACE_SLAVIO_CFG_MEM_WRITEB, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "slavio_cfg_mem_writeb", .sstate = TRACE_SLAVIO_CFG_MEM_WRITEB_ENABLED },
    { .id = TRACE_SLAVIO_CFG_MEM_READB, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "slavio_cfg_mem_readb", .sstate = TRACE_SLAVIO_CFG_MEM_READB_ENABLED },
    { .id = TRACE_SLAVIO_DIAG_MEM_WRITEB, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "slavio_diag_mem_writeb", .sstate = TRACE_SLAVIO_DIAG_MEM_WRITEB_ENABLED },
    { .id = TRACE_SLAVIO_DIAG_MEM_READB, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "slavio_diag_mem_readb", .sstate = TRACE_SLAVIO_DIAG_MEM_READB_ENABLED },
    { .id = TRACE_SLAVIO_MDM_MEM_WRITEB, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "slavio_mdm_mem_writeb", .sstate = TRACE_SLAVIO_MDM_MEM_WRITEB_ENABLED },
    { .id = TRACE_SLAVIO_MDM_MEM_READB, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "slavio_mdm_mem_readb", .sstate = TRACE_SLAVIO_MDM_MEM_READB_ENABLED },
    { .id = TRACE_SLAVIO_AUX1_MEM_WRITEB, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "slavio_aux1_mem_writeb", .sstate = TRACE_SLAVIO_AUX1_MEM_WRITEB_ENABLED },
    { .id = TRACE_SLAVIO_AUX1_MEM_READB, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "slavio_aux1_mem_readb", .sstate = TRACE_SLAVIO_AUX1_MEM_READB_ENABLED },
    { .id = TRACE_SLAVIO_AUX2_MEM_WRITEB, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "slavio_aux2_mem_writeb", .sstate = TRACE_SLAVIO_AUX2_MEM_WRITEB_ENABLED },
    { .id = TRACE_SLAVIO_AUX2_MEM_READB, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "slavio_aux2_mem_readb", .sstate = TRACE_SLAVIO_AUX2_MEM_READB_ENABLED },
    { .id = TRACE_APC_MEM_WRITEB, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "apc_mem_writeb", .sstate = TRACE_APC_MEM_WRITEB_ENABLED },
    { .id = TRACE_APC_MEM_READB, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "apc_mem_readb", .sstate = TRACE_APC_MEM_READB_ENABLED },
    { .id = TRACE_SLAVIO_SYSCTRL_MEM_WRITEL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "slavio_sysctrl_mem_writel", .sstate = TRACE_SLAVIO_SYSCTRL_MEM_WRITEL_ENABLED },
    { .id = TRACE_SLAVIO_SYSCTRL_MEM_READL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "slavio_sysctrl_mem_readl", .sstate = TRACE_SLAVIO_SYSCTRL_MEM_READL_ENABLED },
    { .id = TRACE_SLAVIO_LED_MEM_WRITEW, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "slavio_led_mem_writew", .sstate = TRACE_SLAVIO_LED_MEM_WRITEW_ENABLED },
    { .id = TRACE_SLAVIO_LED_MEM_READW, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "slavio_led_mem_readw", .sstate = TRACE_SLAVIO_LED_MEM_READW_ENABLED },
    { .id = TRACE_MILKYMIST_HPDMC_MEMORY_READ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "milkymist_hpdmc_memory_read", .sstate = TRACE_MILKYMIST_HPDMC_MEMORY_READ_ENABLED },
    { .id = TRACE_MILKYMIST_HPDMC_MEMORY_WRITE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "milkymist_hpdmc_memory_write", .sstate = TRACE_MILKYMIST_HPDMC_MEMORY_WRITE_ENABLED },
    { .id = TRACE_MILKYMIST_PFPU_MEMORY_READ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "milkymist_pfpu_memory_read", .sstate = TRACE_MILKYMIST_PFPU_MEMORY_READ_ENABLED },
    { .id = TRACE_MILKYMIST_PFPU_MEMORY_WRITE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "milkymist_pfpu_memory_write", .sstate = TRACE_MILKYMIST_PFPU_MEMORY_WRITE_ENABLED },
    { .id = TRACE_MILKYMIST_PFPU_VECTOUT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "milkymist_pfpu_vectout", .sstate = TRACE_MILKYMIST_PFPU_VECTOUT_ENABLED },
    { .id = TRACE_MILKYMIST_PFPU_PULSE_IRQ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "milkymist_pfpu_pulse_irq", .sstate = TRACE_MILKYMIST_PFPU_PULSE_IRQ_ENABLED },
    { .id = TRACE_ASPEED_SCU_WRITE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "aspeed_scu_write", .sstate = TRACE_ASPEED_SCU_WRITE_ENABLED },
    { .id = TRACE_USB_PACKET_STATE_CHANGE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_packet_state_change", .sstate = TRACE_USB_PACKET_STATE_CHANGE_ENABLED },
    { .id = TRACE_USB_PACKET_STATE_FAULT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_packet_state_fault", .sstate = TRACE_USB_PACKET_STATE_FAULT_ENABLED },
    { .id = TRACE_USB_PORT_CLAIM, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_port_claim", .sstate = TRACE_USB_PORT_CLAIM_ENABLED },
    { .id = TRACE_USB_PORT_ATTACH, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_port_attach", .sstate = TRACE_USB_PORT_ATTACH_ENABLED },
    { .id = TRACE_USB_PORT_DETACH, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_port_detach", .sstate = TRACE_USB_PORT_DETACH_ENABLED },
    { .id = TRACE_USB_PORT_RELEASE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_port_release", .sstate = TRACE_USB_PORT_RELEASE_ENABLED },
    { .id = TRACE_USB_OHCI_ISO_TD_READ_FAILED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_ohci_iso_td_read_failed", .sstate = TRACE_USB_OHCI_ISO_TD_READ_FAILED_ENABLED },
    { .id = TRACE_USB_OHCI_ISO_TD_HEAD, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_ohci_iso_td_head", .sstate = TRACE_USB_OHCI_ISO_TD_HEAD_ENABLED },
    { .id = TRACE_USB_OHCI_ISO_TD_HEAD_OFFSET, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_ohci_iso_td_head_offset", .sstate = TRACE_USB_OHCI_ISO_TD_HEAD_OFFSET_ENABLED },
    { .id = TRACE_USB_OHCI_ISO_TD_RELATIVE_FRAME_NUMBER_NEG, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_ohci_iso_td_relative_frame_number_neg", .sstate = TRACE_USB_OHCI_ISO_TD_RELATIVE_FRAME_NUMBER_NEG_ENABLED },
    { .id = TRACE_USB_OHCI_ISO_TD_RELATIVE_FRAME_NUMBER_BIG, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_ohci_iso_td_relative_frame_number_big", .sstate = TRACE_USB_OHCI_ISO_TD_RELATIVE_FRAME_NUMBER_BIG_ENABLED },
    { .id = TRACE_USB_OHCI_ISO_TD_BAD_DIRECTION, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_ohci_iso_td_bad_direction", .sstate = TRACE_USB_OHCI_ISO_TD_BAD_DIRECTION_ENABLED },
    { .id = TRACE_USB_OHCI_ISO_TD_BAD_BP_BE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_ohci_iso_td_bad_bp_be", .sstate = TRACE_USB_OHCI_ISO_TD_BAD_BP_BE_ENABLED },
    { .id = TRACE_USB_OHCI_ISO_TD_BAD_CC_NOT_ACCESSED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_ohci_iso_td_bad_cc_not_accessed", .sstate = TRACE_USB_OHCI_ISO_TD_BAD_CC_NOT_ACCESSED_ENABLED },
    { .id = TRACE_USB_OHCI_ISO_TD_BAD_CC_OVERRUN, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_ohci_iso_td_bad_cc_overrun", .sstate = TRACE_USB_OHCI_ISO_TD_BAD_CC_OVERRUN_ENABLED },
    { .id = TRACE_USB_OHCI_ISO_TD_SO, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_ohci_iso_td_so", .sstate = TRACE_USB_OHCI_ISO_TD_SO_ENABLED },
    { .id = TRACE_USB_OHCI_ISO_TD_DATA_OVERRUN, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_ohci_iso_td_data_overrun", .sstate = TRACE_USB_OHCI_ISO_TD_DATA_OVERRUN_ENABLED },
    { .id = TRACE_USB_OHCI_ISO_TD_DATA_UNDERRUN, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_ohci_iso_td_data_underrun", .sstate = TRACE_USB_OHCI_ISO_TD_DATA_UNDERRUN_ENABLED },
    { .id = TRACE_USB_OHCI_ISO_TD_NAK, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_ohci_iso_td_nak", .sstate = TRACE_USB_OHCI_ISO_TD_NAK_ENABLED },
    { .id = TRACE_USB_OHCI_ISO_TD_BAD_RESPONSE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_ohci_iso_td_bad_response", .sstate = TRACE_USB_OHCI_ISO_TD_BAD_RESPONSE_ENABLED },
    { .id = TRACE_USB_OHCI_PORT_ATTACH, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_ohci_port_attach", .sstate = TRACE_USB_OHCI_PORT_ATTACH_ENABLED },
    { .id = TRACE_USB_OHCI_PORT_DETACH, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_ohci_port_detach", .sstate = TRACE_USB_OHCI_PORT_DETACH_ENABLED },
    { .id = TRACE_USB_OHCI_PORT_WAKEUP, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_ohci_port_wakeup", .sstate = TRACE_USB_OHCI_PORT_WAKEUP_ENABLED },
    { .id = TRACE_USB_OHCI_PORT_SUSPEND, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_ohci_port_suspend", .sstate = TRACE_USB_OHCI_PORT_SUSPEND_ENABLED },
    { .id = TRACE_USB_OHCI_PORT_RESET, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_ohci_port_reset", .sstate = TRACE_USB_OHCI_PORT_RESET_ENABLED },
    { .id = TRACE_USB_OHCI_REMOTE_WAKEUP, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_ohci_remote_wakeup", .sstate = TRACE_USB_OHCI_REMOTE_WAKEUP_ENABLED },
    { .id = TRACE_USB_OHCI_RESET, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_ohci_reset", .sstate = TRACE_USB_OHCI_RESET_ENABLED },
    { .id = TRACE_USB_OHCI_START, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_ohci_start", .sstate = TRACE_USB_OHCI_START_ENABLED },
    { .id = TRACE_USB_OHCI_RESUME, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_ohci_resume", .sstate = TRACE_USB_OHCI_RESUME_ENABLED },
    { .id = TRACE_USB_OHCI_STOP, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_ohci_stop", .sstate = TRACE_USB_OHCI_STOP_ENABLED },
    { .id = TRACE_USB_OHCI_EXIT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_ohci_exit", .sstate = TRACE_USB_OHCI_EXIT_ENABLED },
    { .id = TRACE_USB_OHCI_SET_CTL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_ohci_set_ctl", .sstate = TRACE_USB_OHCI_SET_CTL_ENABLED },
    { .id = TRACE_USB_OHCI_TD_UNDERRUN, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_ohci_td_underrun", .sstate = TRACE_USB_OHCI_TD_UNDERRUN_ENABLED },
    { .id = TRACE_USB_OHCI_TD_DEV_ERROR, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_ohci_td_dev_error", .sstate = TRACE_USB_OHCI_TD_DEV_ERROR_ENABLED },
    { .id = TRACE_USB_OHCI_TD_NAK, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_ohci_td_nak", .sstate = TRACE_USB_OHCI_TD_NAK_ENABLED },
    { .id = TRACE_USB_OHCI_TD_STALL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_ohci_td_stall", .sstate = TRACE_USB_OHCI_TD_STALL_ENABLED },
    { .id = TRACE_USB_OHCI_TD_BABBLE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_ohci_td_babble", .sstate = TRACE_USB_OHCI_TD_BABBLE_ENABLED },
    { .id = TRACE_USB_OHCI_TD_BAD_DEVICE_RESPONSE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_ohci_td_bad_device_response", .sstate = TRACE_USB_OHCI_TD_BAD_DEVICE_RESPONSE_ENABLED },
    { .id = TRACE_USB_OHCI_TD_READ_ERROR, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_ohci_td_read_error", .sstate = TRACE_USB_OHCI_TD_READ_ERROR_ENABLED },
    { .id = TRACE_USB_OHCI_TD_BAD_DIRECTION, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_ohci_td_bad_direction", .sstate = TRACE_USB_OHCI_TD_BAD_DIRECTION_ENABLED },
    { .id = TRACE_USB_OHCI_TD_SKIP_ASYNC, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_ohci_td_skip_async", .sstate = TRACE_USB_OHCI_TD_SKIP_ASYNC_ENABLED },
    { .id = TRACE_USB_OHCI_TD_PKT_HDR, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_ohci_td_pkt_hdr", .sstate = TRACE_USB_OHCI_TD_PKT_HDR_ENABLED },
    { .id = TRACE_USB_OHCI_TD_PKT_SHORT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_ohci_td_pkt_short", .sstate = TRACE_USB_OHCI_TD_PKT_SHORT_ENABLED },
    { .id = TRACE_USB_OHCI_TD_PKT_FULL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_ohci_td_pkt_full", .sstate = TRACE_USB_OHCI_TD_PKT_FULL_ENABLED },
    { .id = TRACE_USB_OHCI_TD_TOO_MANY_PENDING, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_ohci_td_too_many_pending", .sstate = TRACE_USB_OHCI_TD_TOO_MANY_PENDING_ENABLED },
    { .id = TRACE_USB_OHCI_TD_PACKET_STATUS, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_ohci_td_packet_status", .sstate = TRACE_USB_OHCI_TD_PACKET_STATUS_ENABLED },
    { .id = TRACE_USB_OHCI_ED_READ_ERROR, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_ohci_ed_read_error", .sstate = TRACE_USB_OHCI_ED_READ_ERROR_ENABLED },
    { .id = TRACE_USB_OHCI_ED_PKT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_ohci_ed_pkt", .sstate = TRACE_USB_OHCI_ED_PKT_ENABLED },
    { .id = TRACE_USB_OHCI_ED_PKT_FLAGS, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_ohci_ed_pkt_flags", .sstate = TRACE_USB_OHCI_ED_PKT_FLAGS_ENABLED },
    { .id = TRACE_USB_OHCI_HCCA_READ_ERROR, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_ohci_hcca_read_error", .sstate = TRACE_USB_OHCI_HCCA_READ_ERROR_ENABLED },
    { .id = TRACE_USB_OHCI_MEM_READ_UNALIGNED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_ohci_mem_read_unaligned", .sstate = TRACE_USB_OHCI_MEM_READ_UNALIGNED_ENABLED },
    { .id = TRACE_USB_OHCI_MEM_READ_BAD_OFFSET, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_ohci_mem_read_bad_offset", .sstate = TRACE_USB_OHCI_MEM_READ_BAD_OFFSET_ENABLED },
    { .id = TRACE_USB_OHCI_MEM_WRITE_UNALIGNED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_ohci_mem_write_unaligned", .sstate = TRACE_USB_OHCI_MEM_WRITE_UNALIGNED_ENABLED },
    { .id = TRACE_USB_OHCI_MEM_WRITE_BAD_OFFSET, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_ohci_mem_write_bad_offset", .sstate = TRACE_USB_OHCI_MEM_WRITE_BAD_OFFSET_ENABLED },
    { .id = TRACE_USB_OHCI_PROCESS_LISTS, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_ohci_process_lists", .sstate = TRACE_USB_OHCI_PROCESS_LISTS_ENABLED },
    { .id = TRACE_USB_OHCI_BUS_EOF_TIMER_FAILED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_ohci_bus_eof_timer_failed", .sstate = TRACE_USB_OHCI_BUS_EOF_TIMER_FAILED_ENABLED },
    { .id = TRACE_USB_OHCI_SET_FRAME_INTERVAL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_ohci_set_frame_interval", .sstate = TRACE_USB_OHCI_SET_FRAME_INTERVAL_ENABLED },
    { .id = TRACE_USB_OHCI_HUB_POWER_UP, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_ohci_hub_power_up", .sstate = TRACE_USB_OHCI_HUB_POWER_UP_ENABLED },
    { .id = TRACE_USB_OHCI_HUB_POWER_DOWN, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_ohci_hub_power_down", .sstate = TRACE_USB_OHCI_HUB_POWER_DOWN_ENABLED },
    { .id = TRACE_USB_OHCI_INIT_TIME, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_ohci_init_time", .sstate = TRACE_USB_OHCI_INIT_TIME_ENABLED },
    { .id = TRACE_USB_OHCI_DIE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_ohci_die", .sstate = TRACE_USB_OHCI_DIE_ENABLED },
    { .id = TRACE_USB_OHCI_ASYNC_COMPLETE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_ohci_async_complete", .sstate = TRACE_USB_OHCI_ASYNC_COMPLETE_ENABLED },
    { .id = TRACE_USB_EHCI_RESET, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_ehci_reset", .sstate = TRACE_USB_EHCI_RESET_ENABLED },
    { .id = TRACE_USB_EHCI_UNREALIZE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_ehci_unrealize", .sstate = TRACE_USB_EHCI_UNREALIZE_ENABLED },
    { .id = TRACE_USB_EHCI_OPREG_READ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_ehci_opreg_read", .sstate = TRACE_USB_EHCI_OPREG_READ_ENABLED },
    { .id = TRACE_USB_EHCI_OPREG_WRITE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_ehci_opreg_write", .sstate = TRACE_USB_EHCI_OPREG_WRITE_ENABLED },
    { .id = TRACE_USB_EHCI_OPREG_CHANGE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_ehci_opreg_change", .sstate = TRACE_USB_EHCI_OPREG_CHANGE_ENABLED },
    { .id = TRACE_USB_EHCI_PORTSC_READ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_ehci_portsc_read", .sstate = TRACE_USB_EHCI_PORTSC_READ_ENABLED },
    { .id = TRACE_USB_EHCI_PORTSC_WRITE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_ehci_portsc_write", .sstate = TRACE_USB_EHCI_PORTSC_WRITE_ENABLED },
    { .id = TRACE_USB_EHCI_PORTSC_CHANGE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_ehci_portsc_change", .sstate = TRACE_USB_EHCI_PORTSC_CHANGE_ENABLED },
    { .id = TRACE_USB_EHCI_USBSTS, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_ehci_usbsts", .sstate = TRACE_USB_EHCI_USBSTS_ENABLED },
    { .id = TRACE_USB_EHCI_STATE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_ehci_state", .sstate = TRACE_USB_EHCI_STATE_ENABLED },
    { .id = TRACE_USB_EHCI_QH_PTRS, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_ehci_qh_ptrs", .sstate = TRACE_USB_EHCI_QH_PTRS_ENABLED },
    { .id = TRACE_USB_EHCI_QH_FIELDS, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_ehci_qh_fields", .sstate = TRACE_USB_EHCI_QH_FIELDS_ENABLED },
    { .id = TRACE_USB_EHCI_QH_BITS, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_ehci_qh_bits", .sstate = TRACE_USB_EHCI_QH_BITS_ENABLED },
    { .id = TRACE_USB_EHCI_QTD_PTRS, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_ehci_qtd_ptrs", .sstate = TRACE_USB_EHCI_QTD_PTRS_ENABLED },
    { .id = TRACE_USB_EHCI_QTD_FIELDS, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_ehci_qtd_fields", .sstate = TRACE_USB_EHCI_QTD_FIELDS_ENABLED },
    { .id = TRACE_USB_EHCI_QTD_BITS, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_ehci_qtd_bits", .sstate = TRACE_USB_EHCI_QTD_BITS_ENABLED },
    { .id = TRACE_USB_EHCI_ITD, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_ehci_itd", .sstate = TRACE_USB_EHCI_ITD_ENABLED },
    { .id = TRACE_USB_EHCI_SITD, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_ehci_sitd", .sstate = TRACE_USB_EHCI_SITD_ENABLED },
    { .id = TRACE_USB_EHCI_PORT_ATTACH, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_ehci_port_attach", .sstate = TRACE_USB_EHCI_PORT_ATTACH_ENABLED },
    { .id = TRACE_USB_EHCI_PORT_DETACH, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_ehci_port_detach", .sstate = TRACE_USB_EHCI_PORT_DETACH_ENABLED },
    { .id = TRACE_USB_EHCI_PORT_RESET, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_ehci_port_reset", .sstate = TRACE_USB_EHCI_PORT_RESET_ENABLED },
    { .id = TRACE_USB_EHCI_PORT_SUSPEND, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_ehci_port_suspend", .sstate = TRACE_USB_EHCI_PORT_SUSPEND_ENABLED },
    { .id = TRACE_USB_EHCI_PORT_WAKEUP, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_ehci_port_wakeup", .sstate = TRACE_USB_EHCI_PORT_WAKEUP_ENABLED },
    { .id = TRACE_USB_EHCI_PORT_RESUME, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_ehci_port_resume", .sstate = TRACE_USB_EHCI_PORT_RESUME_ENABLED },
    { .id = TRACE_USB_EHCI_QUEUE_ACTION, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_ehci_queue_action", .sstate = TRACE_USB_EHCI_QUEUE_ACTION_ENABLED },
    { .id = TRACE_USB_EHCI_PACKET_ACTION, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_ehci_packet_action", .sstate = TRACE_USB_EHCI_PACKET_ACTION_ENABLED },
    { .id = TRACE_USB_EHCI_IRQ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_ehci_irq", .sstate = TRACE_USB_EHCI_IRQ_ENABLED },
    { .id = TRACE_USB_EHCI_GUEST_BUG, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_ehci_guest_bug", .sstate = TRACE_USB_EHCI_GUEST_BUG_ENABLED },
    { .id = TRACE_USB_EHCI_DOORBELL_RING, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_ehci_doorbell_ring", .sstate = TRACE_USB_EHCI_DOORBELL_RING_ENABLED },
    { .id = TRACE_USB_EHCI_DOORBELL_ACK, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_ehci_doorbell_ack", .sstate = TRACE_USB_EHCI_DOORBELL_ACK_ENABLED },
    { .id = TRACE_USB_EHCI_DMA_ERROR, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_ehci_dma_error", .sstate = TRACE_USB_EHCI_DMA_ERROR_ENABLED },
    { .id = TRACE_USB_UHCI_RESET, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_uhci_reset", .sstate = TRACE_USB_UHCI_RESET_ENABLED },
    { .id = TRACE_USB_UHCI_EXIT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_uhci_exit", .sstate = TRACE_USB_UHCI_EXIT_ENABLED },
    { .id = TRACE_USB_UHCI_SCHEDULE_START, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_uhci_schedule_start", .sstate = TRACE_USB_UHCI_SCHEDULE_START_ENABLED },
    { .id = TRACE_USB_UHCI_SCHEDULE_STOP, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_uhci_schedule_stop", .sstate = TRACE_USB_UHCI_SCHEDULE_STOP_ENABLED },
    { .id = TRACE_USB_UHCI_FRAME_START, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_uhci_frame_start", .sstate = TRACE_USB_UHCI_FRAME_START_ENABLED },
    { .id = TRACE_USB_UHCI_FRAME_STOP_BANDWIDTH, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_uhci_frame_stop_bandwidth", .sstate = TRACE_USB_UHCI_FRAME_STOP_BANDWIDTH_ENABLED },
    { .id = TRACE_USB_UHCI_FRAME_LOOP_STOP_IDLE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_uhci_frame_loop_stop_idle", .sstate = TRACE_USB_UHCI_FRAME_LOOP_STOP_IDLE_ENABLED },
    { .id = TRACE_USB_UHCI_FRAME_LOOP_CONTINUE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_uhci_frame_loop_continue", .sstate = TRACE_USB_UHCI_FRAME_LOOP_CONTINUE_ENABLED },
    { .id = TRACE_USB_UHCI_MMIO_READW, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_uhci_mmio_readw", .sstate = TRACE_USB_UHCI_MMIO_READW_ENABLED },
    { .id = TRACE_USB_UHCI_MMIO_WRITEW, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_uhci_mmio_writew", .sstate = TRACE_USB_UHCI_MMIO_WRITEW_ENABLED },
    { .id = TRACE_USB_UHCI_QUEUE_ADD, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_uhci_queue_add", .sstate = TRACE_USB_UHCI_QUEUE_ADD_ENABLED },
    { .id = TRACE_USB_UHCI_QUEUE_DEL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_uhci_queue_del", .sstate = TRACE_USB_UHCI_QUEUE_DEL_ENABLED },
    { .id = TRACE_USB_UHCI_PACKET_ADD, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_uhci_packet_add", .sstate = TRACE_USB_UHCI_PACKET_ADD_ENABLED },
    { .id = TRACE_USB_UHCI_PACKET_LINK_ASYNC, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_uhci_packet_link_async", .sstate = TRACE_USB_UHCI_PACKET_LINK_ASYNC_ENABLED },
    { .id = TRACE_USB_UHCI_PACKET_UNLINK_ASYNC, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_uhci_packet_unlink_async", .sstate = TRACE_USB_UHCI_PACKET_UNLINK_ASYNC_ENABLED },
    { .id = TRACE_USB_UHCI_PACKET_CANCEL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_uhci_packet_cancel", .sstate = TRACE_USB_UHCI_PACKET_CANCEL_ENABLED },
    { .id = TRACE_USB_UHCI_PACKET_COMPLETE_SUCCESS, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_uhci_packet_complete_success", .sstate = TRACE_USB_UHCI_PACKET_COMPLETE_SUCCESS_ENABLED },
    { .id = TRACE_USB_UHCI_PACKET_COMPLETE_SHORTXFER, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_uhci_packet_complete_shortxfer", .sstate = TRACE_USB_UHCI_PACKET_COMPLETE_SHORTXFER_ENABLED },
    { .id = TRACE_USB_UHCI_PACKET_COMPLETE_STALL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_uhci_packet_complete_stall", .sstate = TRACE_USB_UHCI_PACKET_COMPLETE_STALL_ENABLED },
    { .id = TRACE_USB_UHCI_PACKET_COMPLETE_BABBLE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_uhci_packet_complete_babble", .sstate = TRACE_USB_UHCI_PACKET_COMPLETE_BABBLE_ENABLED },
    { .id = TRACE_USB_UHCI_PACKET_COMPLETE_ERROR, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_uhci_packet_complete_error", .sstate = TRACE_USB_UHCI_PACKET_COMPLETE_ERROR_ENABLED },
    { .id = TRACE_USB_UHCI_PACKET_DEL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_uhci_packet_del", .sstate = TRACE_USB_UHCI_PACKET_DEL_ENABLED },
    { .id = TRACE_USB_UHCI_QH_LOAD, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_uhci_qh_load", .sstate = TRACE_USB_UHCI_QH_LOAD_ENABLED },
    { .id = TRACE_USB_UHCI_TD_LOAD, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_uhci_td_load", .sstate = TRACE_USB_UHCI_TD_LOAD_ENABLED },
    { .id = TRACE_USB_UHCI_TD_QUEUE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_uhci_td_queue", .sstate = TRACE_USB_UHCI_TD_QUEUE_ENABLED },
    { .id = TRACE_USB_UHCI_TD_NEXTQH, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_uhci_td_nextqh", .sstate = TRACE_USB_UHCI_TD_NEXTQH_ENABLED },
    { .id = TRACE_USB_UHCI_TD_ASYNC, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_uhci_td_async", .sstate = TRACE_USB_UHCI_TD_ASYNC_ENABLED },
    { .id = TRACE_USB_UHCI_TD_COMPLETE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_uhci_td_complete", .sstate = TRACE_USB_UHCI_TD_COMPLETE_ENABLED },
    { .id = TRACE_USB_XHCI_RESET, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_xhci_reset", .sstate = TRACE_USB_XHCI_RESET_ENABLED },
    { .id = TRACE_USB_XHCI_EXIT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_xhci_exit", .sstate = TRACE_USB_XHCI_EXIT_ENABLED },
    { .id = TRACE_USB_XHCI_RUN, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_xhci_run", .sstate = TRACE_USB_XHCI_RUN_ENABLED },
    { .id = TRACE_USB_XHCI_STOP, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_xhci_stop", .sstate = TRACE_USB_XHCI_STOP_ENABLED },
    { .id = TRACE_USB_XHCI_CAP_READ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_xhci_cap_read", .sstate = TRACE_USB_XHCI_CAP_READ_ENABLED },
    { .id = TRACE_USB_XHCI_OPER_READ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_xhci_oper_read", .sstate = TRACE_USB_XHCI_OPER_READ_ENABLED },
    { .id = TRACE_USB_XHCI_PORT_READ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_xhci_port_read", .sstate = TRACE_USB_XHCI_PORT_READ_ENABLED },
    { .id = TRACE_USB_XHCI_RUNTIME_READ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_xhci_runtime_read", .sstate = TRACE_USB_XHCI_RUNTIME_READ_ENABLED },
    { .id = TRACE_USB_XHCI_DOORBELL_READ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_xhci_doorbell_read", .sstate = TRACE_USB_XHCI_DOORBELL_READ_ENABLED },
    { .id = TRACE_USB_XHCI_OPER_WRITE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_xhci_oper_write", .sstate = TRACE_USB_XHCI_OPER_WRITE_ENABLED },
    { .id = TRACE_USB_XHCI_PORT_WRITE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_xhci_port_write", .sstate = TRACE_USB_XHCI_PORT_WRITE_ENABLED },
    { .id = TRACE_USB_XHCI_RUNTIME_WRITE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_xhci_runtime_write", .sstate = TRACE_USB_XHCI_RUNTIME_WRITE_ENABLED },
    { .id = TRACE_USB_XHCI_DOORBELL_WRITE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_xhci_doorbell_write", .sstate = TRACE_USB_XHCI_DOORBELL_WRITE_ENABLED },
    { .id = TRACE_USB_XHCI_IRQ_INTX, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_xhci_irq_intx", .sstate = TRACE_USB_XHCI_IRQ_INTX_ENABLED },
    { .id = TRACE_USB_XHCI_IRQ_MSI, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_xhci_irq_msi", .sstate = TRACE_USB_XHCI_IRQ_MSI_ENABLED },
    { .id = TRACE_USB_XHCI_IRQ_MSIX, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_xhci_irq_msix", .sstate = TRACE_USB_XHCI_IRQ_MSIX_ENABLED },
    { .id = TRACE_USB_XHCI_IRQ_MSIX_USE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_xhci_irq_msix_use", .sstate = TRACE_USB_XHCI_IRQ_MSIX_USE_ENABLED },
    { .id = TRACE_USB_XHCI_IRQ_MSIX_UNUSE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_xhci_irq_msix_unuse", .sstate = TRACE_USB_XHCI_IRQ_MSIX_UNUSE_ENABLED },
    { .id = TRACE_USB_XHCI_QUEUE_EVENT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_xhci_queue_event", .sstate = TRACE_USB_XHCI_QUEUE_EVENT_ENABLED },
    { .id = TRACE_USB_XHCI_FETCH_TRB, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_xhci_fetch_trb", .sstate = TRACE_USB_XHCI_FETCH_TRB_ENABLED },
    { .id = TRACE_USB_XHCI_PORT_RESET, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_xhci_port_reset", .sstate = TRACE_USB_XHCI_PORT_RESET_ENABLED },
    { .id = TRACE_USB_XHCI_PORT_LINK, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_xhci_port_link", .sstate = TRACE_USB_XHCI_PORT_LINK_ENABLED },
    { .id = TRACE_USB_XHCI_PORT_NOTIFY, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_xhci_port_notify", .sstate = TRACE_USB_XHCI_PORT_NOTIFY_ENABLED },
    { .id = TRACE_USB_XHCI_SLOT_ENABLE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_xhci_slot_enable", .sstate = TRACE_USB_XHCI_SLOT_ENABLE_ENABLED },
    { .id = TRACE_USB_XHCI_SLOT_DISABLE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_xhci_slot_disable", .sstate = TRACE_USB_XHCI_SLOT_DISABLE_ENABLED },
    { .id = TRACE_USB_XHCI_SLOT_ADDRESS, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_xhci_slot_address", .sstate = TRACE_USB_XHCI_SLOT_ADDRESS_ENABLED },
    { .id = TRACE_USB_XHCI_SLOT_CONFIGURE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_xhci_slot_configure", .sstate = TRACE_USB_XHCI_SLOT_CONFIGURE_ENABLED },
    { .id = TRACE_USB_XHCI_SLOT_EVALUATE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_xhci_slot_evaluate", .sstate = TRACE_USB_XHCI_SLOT_EVALUATE_ENABLED },
    { .id = TRACE_USB_XHCI_SLOT_RESET, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_xhci_slot_reset", .sstate = TRACE_USB_XHCI_SLOT_RESET_ENABLED },
    { .id = TRACE_USB_XHCI_EP_ENABLE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_xhci_ep_enable", .sstate = TRACE_USB_XHCI_EP_ENABLE_ENABLED },
    { .id = TRACE_USB_XHCI_EP_DISABLE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_xhci_ep_disable", .sstate = TRACE_USB_XHCI_EP_DISABLE_ENABLED },
    { .id = TRACE_USB_XHCI_EP_SET_DEQUEUE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_xhci_ep_set_dequeue", .sstate = TRACE_USB_XHCI_EP_SET_DEQUEUE_ENABLED },
    { .id = TRACE_USB_XHCI_EP_KICK, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_xhci_ep_kick", .sstate = TRACE_USB_XHCI_EP_KICK_ENABLED },
    { .id = TRACE_USB_XHCI_EP_STOP, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_xhci_ep_stop", .sstate = TRACE_USB_XHCI_EP_STOP_ENABLED },
    { .id = TRACE_USB_XHCI_EP_RESET, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_xhci_ep_reset", .sstate = TRACE_USB_XHCI_EP_RESET_ENABLED },
    { .id = TRACE_USB_XHCI_EP_STATE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_xhci_ep_state", .sstate = TRACE_USB_XHCI_EP_STATE_ENABLED },
    { .id = TRACE_USB_XHCI_XFER_START, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_xhci_xfer_start", .sstate = TRACE_USB_XHCI_XFER_START_ENABLED },
    { .id = TRACE_USB_XHCI_XFER_ASYNC, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_xhci_xfer_async", .sstate = TRACE_USB_XHCI_XFER_ASYNC_ENABLED },
    { .id = TRACE_USB_XHCI_XFER_NAK, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_xhci_xfer_nak", .sstate = TRACE_USB_XHCI_XFER_NAK_ENABLED },
    { .id = TRACE_USB_XHCI_XFER_RETRY, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_xhci_xfer_retry", .sstate = TRACE_USB_XHCI_XFER_RETRY_ENABLED },
    { .id = TRACE_USB_XHCI_XFER_SUCCESS, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_xhci_xfer_success", .sstate = TRACE_USB_XHCI_XFER_SUCCESS_ENABLED },
    { .id = TRACE_USB_XHCI_XFER_ERROR, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_xhci_xfer_error", .sstate = TRACE_USB_XHCI_XFER_ERROR_ENABLED },
    { .id = TRACE_USB_XHCI_UNIMPLEMENTED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_xhci_unimplemented", .sstate = TRACE_USB_XHCI_UNIMPLEMENTED_ENABLED },
    { .id = TRACE_USB_DESC_DEVICE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_desc_device", .sstate = TRACE_USB_DESC_DEVICE_ENABLED },
    { .id = TRACE_USB_DESC_DEVICE_QUALIFIER, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_desc_device_qualifier", .sstate = TRACE_USB_DESC_DEVICE_QUALIFIER_ENABLED },
    { .id = TRACE_USB_DESC_CONFIG, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_desc_config", .sstate = TRACE_USB_DESC_CONFIG_ENABLED },
    { .id = TRACE_USB_DESC_OTHER_SPEED_CONFIG, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_desc_other_speed_config", .sstate = TRACE_USB_DESC_OTHER_SPEED_CONFIG_ENABLED },
    { .id = TRACE_USB_DESC_STRING, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_desc_string", .sstate = TRACE_USB_DESC_STRING_ENABLED },
    { .id = TRACE_USB_DESC_BOS, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_desc_bos", .sstate = TRACE_USB_DESC_BOS_ENABLED },
    { .id = TRACE_USB_DESC_MSOS, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_desc_msos", .sstate = TRACE_USB_DESC_MSOS_ENABLED },
    { .id = TRACE_USB_SET_ADDR, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_set_addr", .sstate = TRACE_USB_SET_ADDR_ENABLED },
    { .id = TRACE_USB_SET_CONFIG, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_set_config", .sstate = TRACE_USB_SET_CONFIG_ENABLED },
    { .id = TRACE_USB_SET_INTERFACE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_set_interface", .sstate = TRACE_USB_SET_INTERFACE_ENABLED },
    { .id = TRACE_USB_CLEAR_DEVICE_FEATURE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_clear_device_feature", .sstate = TRACE_USB_CLEAR_DEVICE_FEATURE_ENABLED },
    { .id = TRACE_USB_SET_DEVICE_FEATURE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_set_device_feature", .sstate = TRACE_USB_SET_DEVICE_FEATURE_ENABLED },
    { .id = TRACE_USB_HUB_RESET, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_hub_reset", .sstate = TRACE_USB_HUB_RESET_ENABLED },
    { .id = TRACE_USB_HUB_CONTROL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_hub_control", .sstate = TRACE_USB_HUB_CONTROL_ENABLED },
    { .id = TRACE_USB_HUB_GET_PORT_STATUS, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_hub_get_port_status", .sstate = TRACE_USB_HUB_GET_PORT_STATUS_ENABLED },
    { .id = TRACE_USB_HUB_SET_PORT_FEATURE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_hub_set_port_feature", .sstate = TRACE_USB_HUB_SET_PORT_FEATURE_ENABLED },
    { .id = TRACE_USB_HUB_CLEAR_PORT_FEATURE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_hub_clear_port_feature", .sstate = TRACE_USB_HUB_CLEAR_PORT_FEATURE_ENABLED },
    { .id = TRACE_USB_HUB_ATTACH, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_hub_attach", .sstate = TRACE_USB_HUB_ATTACH_ENABLED },
    { .id = TRACE_USB_HUB_DETACH, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_hub_detach", .sstate = TRACE_USB_HUB_DETACH_ENABLED },
    { .id = TRACE_USB_HUB_STATUS_REPORT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_hub_status_report", .sstate = TRACE_USB_HUB_STATUS_REPORT_ENABLED },
    { .id = TRACE_USB_UAS_RESET, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_uas_reset", .sstate = TRACE_USB_UAS_RESET_ENABLED },
    { .id = TRACE_USB_UAS_COMMAND, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_uas_command", .sstate = TRACE_USB_UAS_COMMAND_ENABLED },
    { .id = TRACE_USB_UAS_RESPONSE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_uas_response", .sstate = TRACE_USB_UAS_RESPONSE_ENABLED },
    { .id = TRACE_USB_UAS_SENSE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_uas_sense", .sstate = TRACE_USB_UAS_SENSE_ENABLED },
    { .id = TRACE_USB_UAS_READ_READY, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_uas_read_ready", .sstate = TRACE_USB_UAS_READ_READY_ENABLED },
    { .id = TRACE_USB_UAS_WRITE_READY, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_uas_write_ready", .sstate = TRACE_USB_UAS_WRITE_READY_ENABLED },
    { .id = TRACE_USB_UAS_XFER_DATA, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_uas_xfer_data", .sstate = TRACE_USB_UAS_XFER_DATA_ENABLED },
    { .id = TRACE_USB_UAS_SCSI_DATA, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_uas_scsi_data", .sstate = TRACE_USB_UAS_SCSI_DATA_ENABLED },
    { .id = TRACE_USB_UAS_SCSI_COMPLETE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_uas_scsi_complete", .sstate = TRACE_USB_UAS_SCSI_COMPLETE_ENABLED },
    { .id = TRACE_USB_UAS_TMF_ABORT_TASK, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_uas_tmf_abort_task", .sstate = TRACE_USB_UAS_TMF_ABORT_TASK_ENABLED },
    { .id = TRACE_USB_UAS_TMF_LOGICAL_UNIT_RESET, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_uas_tmf_logical_unit_reset", .sstate = TRACE_USB_UAS_TMF_LOGICAL_UNIT_RESET_ENABLED },
    { .id = TRACE_USB_UAS_TMF_UNSUPPORTED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_uas_tmf_unsupported", .sstate = TRACE_USB_UAS_TMF_UNSUPPORTED_ENABLED },
    { .id = TRACE_USB_MTP_RESET, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_mtp_reset", .sstate = TRACE_USB_MTP_RESET_ENABLED },
    { .id = TRACE_USB_MTP_COMMAND, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_mtp_command", .sstate = TRACE_USB_MTP_COMMAND_ENABLED },
    { .id = TRACE_USB_MTP_SUCCESS, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_mtp_success", .sstate = TRACE_USB_MTP_SUCCESS_ENABLED },
    { .id = TRACE_USB_MTP_ERROR, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_mtp_error", .sstate = TRACE_USB_MTP_ERROR_ENABLED },
    { .id = TRACE_USB_MTP_DATA_IN, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_mtp_data_in", .sstate = TRACE_USB_MTP_DATA_IN_ENABLED },
    { .id = TRACE_USB_MTP_XFER, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_mtp_xfer", .sstate = TRACE_USB_MTP_XFER_ENABLED },
    { .id = TRACE_USB_MTP_NAK, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_mtp_nak", .sstate = TRACE_USB_MTP_NAK_ENABLED },
    { .id = TRACE_USB_MTP_STALL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_mtp_stall", .sstate = TRACE_USB_MTP_STALL_ENABLED },
    { .id = TRACE_USB_MTP_OP_GET_DEVICE_INFO, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_mtp_op_get_device_info", .sstate = TRACE_USB_MTP_OP_GET_DEVICE_INFO_ENABLED },
    { .id = TRACE_USB_MTP_OP_OPEN_SESSION, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_mtp_op_open_session", .sstate = TRACE_USB_MTP_OP_OPEN_SESSION_ENABLED },
    { .id = TRACE_USB_MTP_OP_CLOSE_SESSION, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_mtp_op_close_session", .sstate = TRACE_USB_MTP_OP_CLOSE_SESSION_ENABLED },
    { .id = TRACE_USB_MTP_OP_GET_STORAGE_IDS, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_mtp_op_get_storage_ids", .sstate = TRACE_USB_MTP_OP_GET_STORAGE_IDS_ENABLED },
    { .id = TRACE_USB_MTP_OP_GET_STORAGE_INFO, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_mtp_op_get_storage_info", .sstate = TRACE_USB_MTP_OP_GET_STORAGE_INFO_ENABLED },
    { .id = TRACE_USB_MTP_OP_GET_NUM_OBJECTS, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_mtp_op_get_num_objects", .sstate = TRACE_USB_MTP_OP_GET_NUM_OBJECTS_ENABLED },
    { .id = TRACE_USB_MTP_OP_GET_OBJECT_HANDLES, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_mtp_op_get_object_handles", .sstate = TRACE_USB_MTP_OP_GET_OBJECT_HANDLES_ENABLED },
    { .id = TRACE_USB_MTP_OP_GET_OBJECT_INFO, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_mtp_op_get_object_info", .sstate = TRACE_USB_MTP_OP_GET_OBJECT_INFO_ENABLED },
    { .id = TRACE_USB_MTP_OP_GET_OBJECT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_mtp_op_get_object", .sstate = TRACE_USB_MTP_OP_GET_OBJECT_ENABLED },
    { .id = TRACE_USB_MTP_OP_GET_PARTIAL_OBJECT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_mtp_op_get_partial_object", .sstate = TRACE_USB_MTP_OP_GET_PARTIAL_OBJECT_ENABLED },
    { .id = TRACE_USB_MTP_OP_UNKNOWN, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_mtp_op_unknown", .sstate = TRACE_USB_MTP_OP_UNKNOWN_ENABLED },
    { .id = TRACE_USB_MTP_OBJECT_ALLOC, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_mtp_object_alloc", .sstate = TRACE_USB_MTP_OBJECT_ALLOC_ENABLED },
    { .id = TRACE_USB_MTP_OBJECT_FREE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_mtp_object_free", .sstate = TRACE_USB_MTP_OBJECT_FREE_ENABLED },
    { .id = TRACE_USB_MTP_ADD_CHILD, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_mtp_add_child", .sstate = TRACE_USB_MTP_ADD_CHILD_ENABLED },
    { .id = TRACE_USB_MTP_INOTIFY_EVENT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_mtp_inotify_event", .sstate = TRACE_USB_MTP_INOTIFY_EVENT_ENABLED },
    { .id = TRACE_USB_HOST_OPEN_STARTED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_host_open_started", .sstate = TRACE_USB_HOST_OPEN_STARTED_ENABLED },
    { .id = TRACE_USB_HOST_OPEN_SUCCESS, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_host_open_success", .sstate = TRACE_USB_HOST_OPEN_SUCCESS_ENABLED },
    { .id = TRACE_USB_HOST_OPEN_FAILURE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_host_open_failure", .sstate = TRACE_USB_HOST_OPEN_FAILURE_ENABLED },
    { .id = TRACE_USB_HOST_CLOSE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_host_close", .sstate = TRACE_USB_HOST_CLOSE_ENABLED },
    { .id = TRACE_USB_HOST_ATTACH_KERNEL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_host_attach_kernel", .sstate = TRACE_USB_HOST_ATTACH_KERNEL_ENABLED },
    { .id = TRACE_USB_HOST_DETACH_KERNEL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_host_detach_kernel", .sstate = TRACE_USB_HOST_DETACH_KERNEL_ENABLED },
    { .id = TRACE_USB_HOST_SET_ADDRESS, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_host_set_address", .sstate = TRACE_USB_HOST_SET_ADDRESS_ENABLED },
    { .id = TRACE_USB_HOST_SET_CONFIG, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_host_set_config", .sstate = TRACE_USB_HOST_SET_CONFIG_ENABLED },
    { .id = TRACE_USB_HOST_SET_INTERFACE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_host_set_interface", .sstate = TRACE_USB_HOST_SET_INTERFACE_ENABLED },
    { .id = TRACE_USB_HOST_CLAIM_INTERFACE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_host_claim_interface", .sstate = TRACE_USB_HOST_CLAIM_INTERFACE_ENABLED },
    { .id = TRACE_USB_HOST_RELEASE_INTERFACE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_host_release_interface", .sstate = TRACE_USB_HOST_RELEASE_INTERFACE_ENABLED },
    { .id = TRACE_USB_HOST_REQ_CONTROL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_host_req_control", .sstate = TRACE_USB_HOST_REQ_CONTROL_ENABLED },
    { .id = TRACE_USB_HOST_REQ_DATA, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_host_req_data", .sstate = TRACE_USB_HOST_REQ_DATA_ENABLED },
    { .id = TRACE_USB_HOST_REQ_COMPLETE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_host_req_complete", .sstate = TRACE_USB_HOST_REQ_COMPLETE_ENABLED },
    { .id = TRACE_USB_HOST_REQ_EMULATED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_host_req_emulated", .sstate = TRACE_USB_HOST_REQ_EMULATED_ENABLED },
    { .id = TRACE_USB_HOST_REQ_CANCELED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_host_req_canceled", .sstate = TRACE_USB_HOST_REQ_CANCELED_ENABLED },
    { .id = TRACE_USB_HOST_ISO_START, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_host_iso_start", .sstate = TRACE_USB_HOST_ISO_START_ENABLED },
    { .id = TRACE_USB_HOST_ISO_STOP, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_host_iso_stop", .sstate = TRACE_USB_HOST_ISO_STOP_ENABLED },
    { .id = TRACE_USB_HOST_ISO_OUT_OF_BUFS, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_host_iso_out_of_bufs", .sstate = TRACE_USB_HOST_ISO_OUT_OF_BUFS_ENABLED },
    { .id = TRACE_USB_HOST_RESET, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_host_reset", .sstate = TRACE_USB_HOST_RESET_ENABLED },
    { .id = TRACE_USB_HOST_AUTO_SCAN_ENABLED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_host_auto_scan_enabled", .sstate = TRACE_USB_HOST_AUTO_SCAN_ENABLED_ENABLED },
    { .id = TRACE_USB_HOST_AUTO_SCAN_DISABLED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_host_auto_scan_disabled", .sstate = TRACE_USB_HOST_AUTO_SCAN_DISABLED_ENABLED },
    { .id = TRACE_USB_HOST_PARSE_CONFIG, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_host_parse_config", .sstate = TRACE_USB_HOST_PARSE_CONFIG_ENABLED },
    { .id = TRACE_USB_HOST_PARSE_INTERFACE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_host_parse_interface", .sstate = TRACE_USB_HOST_PARSE_INTERFACE_ENABLED },
    { .id = TRACE_USB_HOST_PARSE_ENDPOINT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_host_parse_endpoint", .sstate = TRACE_USB_HOST_PARSE_ENDPOINT_ENABLED },
    { .id = TRACE_USB_HOST_PARSE_ERROR, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "usb_host_parse_error", .sstate = TRACE_USB_HOST_PARSE_ERROR_ENABLED },
    { .id = TRACE_SCSI_REQ_ALLOC, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "scsi_req_alloc", .sstate = TRACE_SCSI_REQ_ALLOC_ENABLED },
    { .id = TRACE_SCSI_REQ_CANCEL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "scsi_req_cancel", .sstate = TRACE_SCSI_REQ_CANCEL_ENABLED },
    { .id = TRACE_SCSI_REQ_DATA, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "scsi_req_data", .sstate = TRACE_SCSI_REQ_DATA_ENABLED },
    { .id = TRACE_SCSI_REQ_DATA_CANCELED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "scsi_req_data_canceled", .sstate = TRACE_SCSI_REQ_DATA_CANCELED_ENABLED },
    { .id = TRACE_SCSI_REQ_DEQUEUE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "scsi_req_dequeue", .sstate = TRACE_SCSI_REQ_DEQUEUE_ENABLED },
    { .id = TRACE_SCSI_REQ_CONTINUE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "scsi_req_continue", .sstate = TRACE_SCSI_REQ_CONTINUE_ENABLED },
    { .id = TRACE_SCSI_REQ_CONTINUE_CANCELED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "scsi_req_continue_canceled", .sstate = TRACE_SCSI_REQ_CONTINUE_CANCELED_ENABLED },
    { .id = TRACE_SCSI_REQ_PARSED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "scsi_req_parsed", .sstate = TRACE_SCSI_REQ_PARSED_ENABLED },
    { .id = TRACE_SCSI_REQ_PARSED_LBA, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "scsi_req_parsed_lba", .sstate = TRACE_SCSI_REQ_PARSED_LBA_ENABLED },
    { .id = TRACE_SCSI_REQ_PARSE_BAD, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "scsi_req_parse_bad", .sstate = TRACE_SCSI_REQ_PARSE_BAD_ENABLED },
    { .id = TRACE_SCSI_REQ_BUILD_SENSE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "scsi_req_build_sense", .sstate = TRACE_SCSI_REQ_BUILD_SENSE_ENABLED },
    { .id = TRACE_SCSI_DEVICE_SET_UA, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "scsi_device_set_ua", .sstate = TRACE_SCSI_DEVICE_SET_UA_ENABLED },
    { .id = TRACE_SCSI_REPORT_LUNS, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "scsi_report_luns", .sstate = TRACE_SCSI_REPORT_LUNS_ENABLED },
    { .id = TRACE_SCSI_INQUIRY, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "scsi_inquiry", .sstate = TRACE_SCSI_INQUIRY_ENABLED },
    { .id = TRACE_SCSI_TEST_UNIT_READY, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "scsi_test_unit_ready", .sstate = TRACE_SCSI_TEST_UNIT_READY_ENABLED },
    { .id = TRACE_SCSI_REQUEST_SENSE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "scsi_request_sense", .sstate = TRACE_SCSI_REQUEST_SENSE_ENABLED },
    { .id = TRACE_MPTSAS_COMMAND_COMPLETE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "mptsas_command_complete", .sstate = TRACE_MPTSAS_COMMAND_COMPLETE_ENABLED },
    { .id = TRACE_MPTSAS_DIAG_READ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "mptsas_diag_read", .sstate = TRACE_MPTSAS_DIAG_READ_ENABLED },
    { .id = TRACE_MPTSAS_DIAG_WRITE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "mptsas_diag_write", .sstate = TRACE_MPTSAS_DIAG_WRITE_ENABLED },
    { .id = TRACE_MPTSAS_IRQ_INTX, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "mptsas_irq_intx", .sstate = TRACE_MPTSAS_IRQ_INTX_ENABLED },
    { .id = TRACE_MPTSAS_IRQ_MSI, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "mptsas_irq_msi", .sstate = TRACE_MPTSAS_IRQ_MSI_ENABLED },
    { .id = TRACE_MPTSAS_MMIO_READ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "mptsas_mmio_read", .sstate = TRACE_MPTSAS_MMIO_READ_ENABLED },
    { .id = TRACE_MPTSAS_MMIO_UNHANDLED_READ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "mptsas_mmio_unhandled_read", .sstate = TRACE_MPTSAS_MMIO_UNHANDLED_READ_ENABLED },
    { .id = TRACE_MPTSAS_MMIO_UNHANDLED_WRITE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "mptsas_mmio_unhandled_write", .sstate = TRACE_MPTSAS_MMIO_UNHANDLED_WRITE_ENABLED },
    { .id = TRACE_MPTSAS_MMIO_WRITE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "mptsas_mmio_write", .sstate = TRACE_MPTSAS_MMIO_WRITE_ENABLED },
    { .id = TRACE_MPTSAS_PROCESS_MESSAGE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "mptsas_process_message", .sstate = TRACE_MPTSAS_PROCESS_MESSAGE_ENABLED },
    { .id = TRACE_MPTSAS_PROCESS_SCSI_IO_REQUEST, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "mptsas_process_scsi_io_request", .sstate = TRACE_MPTSAS_PROCESS_SCSI_IO_REQUEST_ENABLED },
    { .id = TRACE_MPTSAS_RESET, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "mptsas_reset", .sstate = TRACE_MPTSAS_RESET_ENABLED },
    { .id = TRACE_MPTSAS_SCSI_OVERFLOW, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "mptsas_scsi_overflow", .sstate = TRACE_MPTSAS_SCSI_OVERFLOW_ENABLED },
    { .id = TRACE_MPTSAS_SGL_OVERFLOW, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "mptsas_sgl_overflow", .sstate = TRACE_MPTSAS_SGL_OVERFLOW_ENABLED },
    { .id = TRACE_MPTSAS_UNHANDLED_CMD, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "mptsas_unhandled_cmd", .sstate = TRACE_MPTSAS_UNHANDLED_CMD_ENABLED },
    { .id = TRACE_MPTSAS_UNHANDLED_DOORBELL_CMD, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "mptsas_unhandled_doorbell_cmd", .sstate = TRACE_MPTSAS_UNHANDLED_DOORBELL_CMD_ENABLED },
    { .id = TRACE_MPTSAS_CONFIG_SAS_DEVICE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "mptsas_config_sas_device", .sstate = TRACE_MPTSAS_CONFIG_SAS_DEVICE_ENABLED },
    { .id = TRACE_MPTSAS_CONFIG_SAS_PHY, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "mptsas_config_sas_phy", .sstate = TRACE_MPTSAS_CONFIG_SAS_PHY_ENABLED },
    { .id = TRACE_MEGASAS_INIT_FIRMWARE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "megasas_init_firmware", .sstate = TRACE_MEGASAS_INIT_FIRMWARE_ENABLED },
    { .id = TRACE_MEGASAS_INIT_QUEUE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "megasas_init_queue", .sstate = TRACE_MEGASAS_INIT_QUEUE_ENABLED },
    { .id = TRACE_MEGASAS_INITQ_MAP_FAILED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "megasas_initq_map_failed", .sstate = TRACE_MEGASAS_INITQ_MAP_FAILED_ENABLED },
    { .id = TRACE_MEGASAS_INITQ_MAPPED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "megasas_initq_mapped", .sstate = TRACE_MEGASAS_INITQ_MAPPED_ENABLED },
    { .id = TRACE_MEGASAS_INITQ_MISMATCH, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "megasas_initq_mismatch", .sstate = TRACE_MEGASAS_INITQ_MISMATCH_ENABLED },
    { .id = TRACE_MEGASAS_QF_MAPPED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "megasas_qf_mapped", .sstate = TRACE_MEGASAS_QF_MAPPED_ENABLED },
    { .id = TRACE_MEGASAS_QF_NEW, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "megasas_qf_new", .sstate = TRACE_MEGASAS_QF_NEW_ENABLED },
    { .id = TRACE_MEGASAS_QF_BUSY, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "megasas_qf_busy", .sstate = TRACE_MEGASAS_QF_BUSY_ENABLED },
    { .id = TRACE_MEGASAS_QF_ENQUEUE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "megasas_qf_enqueue", .sstate = TRACE_MEGASAS_QF_ENQUEUE_ENABLED },
    { .id = TRACE_MEGASAS_QF_UPDATE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "megasas_qf_update", .sstate = TRACE_MEGASAS_QF_UPDATE_ENABLED },
    { .id = TRACE_MEGASAS_QF_MAP_FAILED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "megasas_qf_map_failed", .sstate = TRACE_MEGASAS_QF_MAP_FAILED_ENABLED },
    { .id = TRACE_MEGASAS_QF_COMPLETE_NOIRQ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "megasas_qf_complete_noirq", .sstate = TRACE_MEGASAS_QF_COMPLETE_NOIRQ_ENABLED },
    { .id = TRACE_MEGASAS_QF_COMPLETE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "megasas_qf_complete", .sstate = TRACE_MEGASAS_QF_COMPLETE_ENABLED },
    { .id = TRACE_MEGASAS_FRAME_BUSY, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "megasas_frame_busy", .sstate = TRACE_MEGASAS_FRAME_BUSY_ENABLED },
    { .id = TRACE_MEGASAS_UNHANDLED_FRAME_CMD, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "megasas_unhandled_frame_cmd", .sstate = TRACE_MEGASAS_UNHANDLED_FRAME_CMD_ENABLED },
    { .id = TRACE_MEGASAS_HANDLE_SCSI, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "megasas_handle_scsi", .sstate = TRACE_MEGASAS_HANDLE_SCSI_ENABLED },
    { .id = TRACE_MEGASAS_SCSI_TARGET_NOT_PRESENT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "megasas_scsi_target_not_present", .sstate = TRACE_MEGASAS_SCSI_TARGET_NOT_PRESENT_ENABLED },
    { .id = TRACE_MEGASAS_SCSI_INVALID_CDB_LEN, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "megasas_scsi_invalid_cdb_len", .sstate = TRACE_MEGASAS_SCSI_INVALID_CDB_LEN_ENABLED },
    { .id = TRACE_MEGASAS_IOV_READ_OVERFLOW, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "megasas_iov_read_overflow", .sstate = TRACE_MEGASAS_IOV_READ_OVERFLOW_ENABLED },
    { .id = TRACE_MEGASAS_IOV_WRITE_OVERFLOW, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "megasas_iov_write_overflow", .sstate = TRACE_MEGASAS_IOV_WRITE_OVERFLOW_ENABLED },
    { .id = TRACE_MEGASAS_IOV_READ_UNDERFLOW, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "megasas_iov_read_underflow", .sstate = TRACE_MEGASAS_IOV_READ_UNDERFLOW_ENABLED },
    { .id = TRACE_MEGASAS_IOV_WRITE_UNDERFLOW, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "megasas_iov_write_underflow", .sstate = TRACE_MEGASAS_IOV_WRITE_UNDERFLOW_ENABLED },
    { .id = TRACE_MEGASAS_SCSI_REQ_ALLOC_FAILED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "megasas_scsi_req_alloc_failed", .sstate = TRACE_MEGASAS_SCSI_REQ_ALLOC_FAILED_ENABLED },
    { .id = TRACE_MEGASAS_SCSI_READ_START, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "megasas_scsi_read_start", .sstate = TRACE_MEGASAS_SCSI_READ_START_ENABLED },
    { .id = TRACE_MEGASAS_SCSI_WRITE_START, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "megasas_scsi_write_start", .sstate = TRACE_MEGASAS_SCSI_WRITE_START_ENABLED },
    { .id = TRACE_MEGASAS_SCSI_NODATA, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "megasas_scsi_nodata", .sstate = TRACE_MEGASAS_SCSI_NODATA_ENABLED },
    { .id = TRACE_MEGASAS_SCSI_COMPLETE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "megasas_scsi_complete", .sstate = TRACE_MEGASAS_SCSI_COMPLETE_ENABLED },
    { .id = TRACE_MEGASAS_COMMAND_COMPLETE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "megasas_command_complete", .sstate = TRACE_MEGASAS_COMMAND_COMPLETE_ENABLED },
    { .id = TRACE_MEGASAS_HANDLE_IO, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "megasas_handle_io", .sstate = TRACE_MEGASAS_HANDLE_IO_ENABLED },
    { .id = TRACE_MEGASAS_IO_TARGET_NOT_PRESENT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "megasas_io_target_not_present", .sstate = TRACE_MEGASAS_IO_TARGET_NOT_PRESENT_ENABLED },
    { .id = TRACE_MEGASAS_IO_READ_START, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "megasas_io_read_start", .sstate = TRACE_MEGASAS_IO_READ_START_ENABLED },
    { .id = TRACE_MEGASAS_IO_WRITE_START, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "megasas_io_write_start", .sstate = TRACE_MEGASAS_IO_WRITE_START_ENABLED },
    { .id = TRACE_MEGASAS_IO_COMPLETE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "megasas_io_complete", .sstate = TRACE_MEGASAS_IO_COMPLETE_ENABLED },
    { .id = TRACE_MEGASAS_IOVEC_SGL_OVERFLOW, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "megasas_iovec_sgl_overflow", .sstate = TRACE_MEGASAS_IOVEC_SGL_OVERFLOW_ENABLED },
    { .id = TRACE_MEGASAS_IOVEC_SGL_UNDERFLOW, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "megasas_iovec_sgl_underflow", .sstate = TRACE_MEGASAS_IOVEC_SGL_UNDERFLOW_ENABLED },
    { .id = TRACE_MEGASAS_IOVEC_SGL_INVALID, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "megasas_iovec_sgl_invalid", .sstate = TRACE_MEGASAS_IOVEC_SGL_INVALID_ENABLED },
    { .id = TRACE_MEGASAS_IOVEC_OVERFLOW, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "megasas_iovec_overflow", .sstate = TRACE_MEGASAS_IOVEC_OVERFLOW_ENABLED },
    { .id = TRACE_MEGASAS_IOVEC_UNDERFLOW, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "megasas_iovec_underflow", .sstate = TRACE_MEGASAS_IOVEC_UNDERFLOW_ENABLED },
    { .id = TRACE_MEGASAS_HANDLE_DCMD, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "megasas_handle_dcmd", .sstate = TRACE_MEGASAS_HANDLE_DCMD_ENABLED },
    { .id = TRACE_MEGASAS_FINISH_DCMD, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "megasas_finish_dcmd", .sstate = TRACE_MEGASAS_FINISH_DCMD_ENABLED },
    { .id = TRACE_MEGASAS_DCMD_REQ_ALLOC_FAILED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "megasas_dcmd_req_alloc_failed", .sstate = TRACE_MEGASAS_DCMD_REQ_ALLOC_FAILED_ENABLED },
    { .id = TRACE_MEGASAS_DCMD_INTERNAL_SUBMIT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "megasas_dcmd_internal_submit", .sstate = TRACE_MEGASAS_DCMD_INTERNAL_SUBMIT_ENABLED },
    { .id = TRACE_MEGASAS_DCMD_INTERNAL_FINISH, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "megasas_dcmd_internal_finish", .sstate = TRACE_MEGASAS_DCMD_INTERNAL_FINISH_ENABLED },
    { .id = TRACE_MEGASAS_DCMD_INTERNAL_INVALID, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "megasas_dcmd_internal_invalid", .sstate = TRACE_MEGASAS_DCMD_INTERNAL_INVALID_ENABLED },
    { .id = TRACE_MEGASAS_DCMD_UNHANDLED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "megasas_dcmd_unhandled", .sstate = TRACE_MEGASAS_DCMD_UNHANDLED_ENABLED },
    { .id = TRACE_MEGASAS_DCMD_ZERO_SGE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "megasas_dcmd_zero_sge", .sstate = TRACE_MEGASAS_DCMD_ZERO_SGE_ENABLED },
    { .id = TRACE_MEGASAS_DCMD_INVALID_SGE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "megasas_dcmd_invalid_sge", .sstate = TRACE_MEGASAS_DCMD_INVALID_SGE_ENABLED },
    { .id = TRACE_MEGASAS_DCMD_INVALID_XFER_LEN, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "megasas_dcmd_invalid_xfer_len", .sstate = TRACE_MEGASAS_DCMD_INVALID_XFER_LEN_ENABLED },
    { .id = TRACE_MEGASAS_DCMD_ENTER, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "megasas_dcmd_enter", .sstate = TRACE_MEGASAS_DCMD_ENTER_ENABLED },
    { .id = TRACE_MEGASAS_DCMD_DUMMY, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "megasas_dcmd_dummy", .sstate = TRACE_MEGASAS_DCMD_DUMMY_ENABLED },
    { .id = TRACE_MEGASAS_DCMD_SET_FW_TIME, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "megasas_dcmd_set_fw_time", .sstate = TRACE_MEGASAS_DCMD_SET_FW_TIME_ENABLED },
    { .id = TRACE_MEGASAS_DCMD_PD_GET_LIST, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "megasas_dcmd_pd_get_list", .sstate = TRACE_MEGASAS_DCMD_PD_GET_LIST_ENABLED },
    { .id = TRACE_MEGASAS_DCMD_LD_GET_LIST, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "megasas_dcmd_ld_get_list", .sstate = TRACE_MEGASAS_DCMD_LD_GET_LIST_ENABLED },
    { .id = TRACE_MEGASAS_DCMD_LD_GET_INFO, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "megasas_dcmd_ld_get_info", .sstate = TRACE_MEGASAS_DCMD_LD_GET_INFO_ENABLED },
    { .id = TRACE_MEGASAS_DCMD_LD_LIST_QUERY, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "megasas_dcmd_ld_list_query", .sstate = TRACE_MEGASAS_DCMD_LD_LIST_QUERY_ENABLED },
    { .id = TRACE_MEGASAS_DCMD_PD_GET_INFO, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "megasas_dcmd_pd_get_info", .sstate = TRACE_MEGASAS_DCMD_PD_GET_INFO_ENABLED },
    { .id = TRACE_MEGASAS_DCMD_PD_LIST_QUERY, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "megasas_dcmd_pd_list_query", .sstate = TRACE_MEGASAS_DCMD_PD_LIST_QUERY_ENABLED },
    { .id = TRACE_MEGASAS_DCMD_RESET_LD, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "megasas_dcmd_reset_ld", .sstate = TRACE_MEGASAS_DCMD_RESET_LD_ENABLED },
    { .id = TRACE_MEGASAS_DCMD_UNSUPPORTED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "megasas_dcmd_unsupported", .sstate = TRACE_MEGASAS_DCMD_UNSUPPORTED_ENABLED },
    { .id = TRACE_MEGASAS_ABORT_FRAME, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "megasas_abort_frame", .sstate = TRACE_MEGASAS_ABORT_FRAME_ENABLED },
    { .id = TRACE_MEGASAS_ABORT_NO_CMD, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "megasas_abort_no_cmd", .sstate = TRACE_MEGASAS_ABORT_NO_CMD_ENABLED },
    { .id = TRACE_MEGASAS_ABORT_INVALID_CONTEXT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "megasas_abort_invalid_context", .sstate = TRACE_MEGASAS_ABORT_INVALID_CONTEXT_ENABLED },
    { .id = TRACE_MEGASAS_RESET, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "megasas_reset", .sstate = TRACE_MEGASAS_RESET_ENABLED },
    { .id = TRACE_MEGASAS_INIT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "megasas_init", .sstate = TRACE_MEGASAS_INIT_ENABLED },
    { .id = TRACE_MEGASAS_MSIX_RAISE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "megasas_msix_raise", .sstate = TRACE_MEGASAS_MSIX_RAISE_ENABLED },
    { .id = TRACE_MEGASAS_MSI_RAISE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "megasas_msi_raise", .sstate = TRACE_MEGASAS_MSI_RAISE_ENABLED },
    { .id = TRACE_MEGASAS_IRQ_LOWER, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "megasas_irq_lower", .sstate = TRACE_MEGASAS_IRQ_LOWER_ENABLED },
    { .id = TRACE_MEGASAS_IRQ_RAISE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "megasas_irq_raise", .sstate = TRACE_MEGASAS_IRQ_RAISE_ENABLED },
    { .id = TRACE_MEGASAS_INTR_ENABLED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "megasas_intr_enabled", .sstate = TRACE_MEGASAS_INTR_ENABLED_ENABLED },
    { .id = TRACE_MEGASAS_INTR_DISABLED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "megasas_intr_disabled", .sstate = TRACE_MEGASAS_INTR_DISABLED_ENABLED },
    { .id = TRACE_MEGASAS_MSIX_ENABLED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "megasas_msix_enabled", .sstate = TRACE_MEGASAS_MSIX_ENABLED_ENABLED },
    { .id = TRACE_MEGASAS_MSI_ENABLED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "megasas_msi_enabled", .sstate = TRACE_MEGASAS_MSI_ENABLED_ENABLED },
    { .id = TRACE_MEGASAS_MMIO_READL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "megasas_mmio_readl", .sstate = TRACE_MEGASAS_MMIO_READL_ENABLED },
    { .id = TRACE_MEGASAS_MMIO_INVALID_READL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "megasas_mmio_invalid_readl", .sstate = TRACE_MEGASAS_MMIO_INVALID_READL_ENABLED },
    { .id = TRACE_MEGASAS_MMIO_WRITEL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "megasas_mmio_writel", .sstate = TRACE_MEGASAS_MMIO_WRITEL_ENABLED },
    { .id = TRACE_MEGASAS_MMIO_INVALID_WRITEL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "megasas_mmio_invalid_writel", .sstate = TRACE_MEGASAS_MMIO_INVALID_WRITEL_ENABLED },
    { .id = TRACE_PVSCSI_RING_INIT_DATA, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "pvscsi_ring_init_data", .sstate = TRACE_PVSCSI_RING_INIT_DATA_ENABLED },
    { .id = TRACE_PVSCSI_RING_INIT_MSG, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "pvscsi_ring_init_msg", .sstate = TRACE_PVSCSI_RING_INIT_MSG_ENABLED },
    { .id = TRACE_PVSCSI_RING_FLUSH_CMP, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "pvscsi_ring_flush_cmp", .sstate = TRACE_PVSCSI_RING_FLUSH_CMP_ENABLED },
    { .id = TRACE_PVSCSI_RING_FLUSH_MSG, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "pvscsi_ring_flush_msg", .sstate = TRACE_PVSCSI_RING_FLUSH_MSG_ENABLED },
    { .id = TRACE_PVSCSI_UPDATE_IRQ_LEVEL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "pvscsi_update_irq_level", .sstate = TRACE_PVSCSI_UPDATE_IRQ_LEVEL_ENABLED },
    { .id = TRACE_PVSCSI_UPDATE_IRQ_MSI, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "pvscsi_update_irq_msi", .sstate = TRACE_PVSCSI_UPDATE_IRQ_MSI_ENABLED },
    { .id = TRACE_PVSCSI_CMP_RING_PUT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "pvscsi_cmp_ring_put", .sstate = TRACE_PVSCSI_CMP_RING_PUT_ENABLED },
    { .id = TRACE_PVSCSI_MSG_RING_PUT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "pvscsi_msg_ring_put", .sstate = TRACE_PVSCSI_MSG_RING_PUT_ENABLED },
    { .id = TRACE_PVSCSI_COMPLETE_REQUEST, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "pvscsi_complete_request", .sstate = TRACE_PVSCSI_COMPLETE_REQUEST_ENABLED },
    { .id = TRACE_PVSCSI_GET_SG_LIST, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "pvscsi_get_sg_list", .sstate = TRACE_PVSCSI_GET_SG_LIST_ENABLED },
    { .id = TRACE_PVSCSI_GET_NEXT_SG_ELEM, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "pvscsi_get_next_sg_elem", .sstate = TRACE_PVSCSI_GET_NEXT_SG_ELEM_ENABLED },
    { .id = TRACE_PVSCSI_COMMAND_COMPLETE_NOT_FOUND, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "pvscsi_command_complete_not_found", .sstate = TRACE_PVSCSI_COMMAND_COMPLETE_NOT_FOUND_ENABLED },
    { .id = TRACE_PVSCSI_COMMAND_COMPLETE_DATA_RUN, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "pvscsi_command_complete_data_run", .sstate = TRACE_PVSCSI_COMMAND_COMPLETE_DATA_RUN_ENABLED },
    { .id = TRACE_PVSCSI_COMMAND_COMPLETE_SENSE_LEN, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "pvscsi_command_complete_sense_len", .sstate = TRACE_PVSCSI_COMMAND_COMPLETE_SENSE_LEN_ENABLED },
    { .id = TRACE_PVSCSI_CONVERT_SGLIST, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "pvscsi_convert_sglist", .sstate = TRACE_PVSCSI_CONVERT_SGLIST_ENABLED },
    { .id = TRACE_PVSCSI_PROCESS_REQ_DESCR, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "pvscsi_process_req_descr", .sstate = TRACE_PVSCSI_PROCESS_REQ_DESCR_ENABLED },
    { .id = TRACE_PVSCSI_PROCESS_REQ_DESCR_UNKNOWN_DEVICE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "pvscsi_process_req_descr_unknown_device", .sstate = TRACE_PVSCSI_PROCESS_REQ_DESCR_UNKNOWN_DEVICE_ENABLED },
    { .id = TRACE_PVSCSI_PROCESS_REQ_DESCR_INVALID_DIR, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "pvscsi_process_req_descr_invalid_dir", .sstate = TRACE_PVSCSI_PROCESS_REQ_DESCR_INVALID_DIR_ENABLED },
    { .id = TRACE_PVSCSI_PROCESS_IO, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "pvscsi_process_io", .sstate = TRACE_PVSCSI_PROCESS_IO_ENABLED },
    { .id = TRACE_PVSCSI_ON_CMD_NOIMPL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "pvscsi_on_cmd_noimpl", .sstate = TRACE_PVSCSI_ON_CMD_NOIMPL_ENABLED },
    { .id = TRACE_PVSCSI_ON_CMD_RESET_DEV, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "pvscsi_on_cmd_reset_dev", .sstate = TRACE_PVSCSI_ON_CMD_RESET_DEV_ENABLED },
    { .id = TRACE_PVSCSI_ON_CMD_ARRIVED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "pvscsi_on_cmd_arrived", .sstate = TRACE_PVSCSI_ON_CMD_ARRIVED_ENABLED },
    { .id = TRACE_PVSCSI_ON_CMD_ABORT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "pvscsi_on_cmd_abort", .sstate = TRACE_PVSCSI_ON_CMD_ABORT_ENABLED },
    { .id = TRACE_PVSCSI_ON_CMD_UNKNOWN, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "pvscsi_on_cmd_unknown", .sstate = TRACE_PVSCSI_ON_CMD_UNKNOWN_ENABLED },
    { .id = TRACE_PVSCSI_ON_CMD_UNKNOWN_DATA, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "pvscsi_on_cmd_unknown_data", .sstate = TRACE_PVSCSI_ON_CMD_UNKNOWN_DATA_ENABLED },
    { .id = TRACE_PVSCSI_IO_WRITE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "pvscsi_io_write", .sstate = TRACE_PVSCSI_IO_WRITE_ENABLED },
    { .id = TRACE_PVSCSI_IO_WRITE_UNKNOWN, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "pvscsi_io_write_unknown", .sstate = TRACE_PVSCSI_IO_WRITE_UNKNOWN_ENABLED },
    { .id = TRACE_PVSCSI_IO_READ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "pvscsi_io_read", .sstate = TRACE_PVSCSI_IO_READ_ENABLED },
    { .id = TRACE_PVSCSI_IO_READ_UNKNOWN, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "pvscsi_io_read_unknown", .sstate = TRACE_PVSCSI_IO_READ_UNKNOWN_ENABLED },
    { .id = TRACE_PVSCSI_INIT_MSI_FAIL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "pvscsi_init_msi_fail", .sstate = TRACE_PVSCSI_INIT_MSI_FAIL_ENABLED },
    { .id = TRACE_PVSCSI_STATE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "pvscsi_state", .sstate = TRACE_PVSCSI_STATE_ENABLED },
    { .id = TRACE_PVSCSI_TX_RINGS_PPN, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "pvscsi_tx_rings_ppn", .sstate = TRACE_PVSCSI_TX_RINGS_PPN_ENABLED },
    { .id = TRACE_PVSCSI_TX_RINGS_NUM_PAGES, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "pvscsi_tx_rings_num_pages", .sstate = TRACE_PVSCSI_TX_RINGS_NUM_PAGES_ENABLED },
    { .id = TRACE_ESP_ERROR_FIFO_OVERRUN, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "esp_error_fifo_overrun", .sstate = TRACE_ESP_ERROR_FIFO_OVERRUN_ENABLED },
    { .id = TRACE_ESP_ERROR_UNHANDLED_COMMAND, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "esp_error_unhandled_command", .sstate = TRACE_ESP_ERROR_UNHANDLED_COMMAND_ENABLED },
    { .id = TRACE_ESP_ERROR_INVALID_WRITE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "esp_error_invalid_write", .sstate = TRACE_ESP_ERROR_INVALID_WRITE_ENABLED },
    { .id = TRACE_ESP_RAISE_IRQ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "esp_raise_irq", .sstate = TRACE_ESP_RAISE_IRQ_ENABLED },
    { .id = TRACE_ESP_LOWER_IRQ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "esp_lower_irq", .sstate = TRACE_ESP_LOWER_IRQ_ENABLED },
    { .id = TRACE_ESP_DMA_ENABLE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "esp_dma_enable", .sstate = TRACE_ESP_DMA_ENABLE_ENABLED },
    { .id = TRACE_ESP_DMA_DISABLE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "esp_dma_disable", .sstate = TRACE_ESP_DMA_DISABLE_ENABLED },
    { .id = TRACE_ESP_GET_CMD, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "esp_get_cmd", .sstate = TRACE_ESP_GET_CMD_ENABLED },
    { .id = TRACE_ESP_DO_BUSID_CMD, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "esp_do_busid_cmd", .sstate = TRACE_ESP_DO_BUSID_CMD_ENABLED },
    { .id = TRACE_ESP_HANDLE_SATN_STOP, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "esp_handle_satn_stop", .sstate = TRACE_ESP_HANDLE_SATN_STOP_ENABLED },
    { .id = TRACE_ESP_WRITE_RESPONSE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "esp_write_response", .sstate = TRACE_ESP_WRITE_RESPONSE_ENABLED },
    { .id = TRACE_ESP_DO_DMA, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "esp_do_dma", .sstate = TRACE_ESP_DO_DMA_ENABLED },
    { .id = TRACE_ESP_COMMAND_COMPLETE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "esp_command_complete", .sstate = TRACE_ESP_COMMAND_COMPLETE_ENABLED },
    { .id = TRACE_ESP_COMMAND_COMPLETE_UNEXPECTED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "esp_command_complete_unexpected", .sstate = TRACE_ESP_COMMAND_COMPLETE_UNEXPECTED_ENABLED },
    { .id = TRACE_ESP_COMMAND_COMPLETE_FAIL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "esp_command_complete_fail", .sstate = TRACE_ESP_COMMAND_COMPLETE_FAIL_ENABLED },
    { .id = TRACE_ESP_TRANSFER_DATA, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "esp_transfer_data", .sstate = TRACE_ESP_TRANSFER_DATA_ENABLED },
    { .id = TRACE_ESP_HANDLE_TI, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "esp_handle_ti", .sstate = TRACE_ESP_HANDLE_TI_ENABLED },
    { .id = TRACE_ESP_HANDLE_TI_CMD, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "esp_handle_ti_cmd", .sstate = TRACE_ESP_HANDLE_TI_CMD_ENABLED },
    { .id = TRACE_ESP_MEM_READB, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "esp_mem_readb", .sstate = TRACE_ESP_MEM_READB_ENABLED },
    { .id = TRACE_ESP_MEM_WRITEB, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "esp_mem_writeb", .sstate = TRACE_ESP_MEM_WRITEB_ENABLED },
    { .id = TRACE_ESP_MEM_WRITEB_CMD_NOP, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "esp_mem_writeb_cmd_nop", .sstate = TRACE_ESP_MEM_WRITEB_CMD_NOP_ENABLED },
    { .id = TRACE_ESP_MEM_WRITEB_CMD_FLUSH, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "esp_mem_writeb_cmd_flush", .sstate = TRACE_ESP_MEM_WRITEB_CMD_FLUSH_ENABLED },
    { .id = TRACE_ESP_MEM_WRITEB_CMD_RESET, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "esp_mem_writeb_cmd_reset", .sstate = TRACE_ESP_MEM_WRITEB_CMD_RESET_ENABLED },
    { .id = TRACE_ESP_MEM_WRITEB_CMD_BUS_RESET, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "esp_mem_writeb_cmd_bus_reset", .sstate = TRACE_ESP_MEM_WRITEB_CMD_BUS_RESET_ENABLED },
    { .id = TRACE_ESP_MEM_WRITEB_CMD_ICCS, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "esp_mem_writeb_cmd_iccs", .sstate = TRACE_ESP_MEM_WRITEB_CMD_ICCS_ENABLED },
    { .id = TRACE_ESP_MEM_WRITEB_CMD_MSGACC, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "esp_mem_writeb_cmd_msgacc", .sstate = TRACE_ESP_MEM_WRITEB_CMD_MSGACC_ENABLED },
    { .id = TRACE_ESP_MEM_WRITEB_CMD_PAD, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "esp_mem_writeb_cmd_pad", .sstate = TRACE_ESP_MEM_WRITEB_CMD_PAD_ENABLED },
    { .id = TRACE_ESP_MEM_WRITEB_CMD_SATN, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "esp_mem_writeb_cmd_satn", .sstate = TRACE_ESP_MEM_WRITEB_CMD_SATN_ENABLED },
    { .id = TRACE_ESP_MEM_WRITEB_CMD_RSTATN, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "esp_mem_writeb_cmd_rstatn", .sstate = TRACE_ESP_MEM_WRITEB_CMD_RSTATN_ENABLED },
    { .id = TRACE_ESP_MEM_WRITEB_CMD_SEL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "esp_mem_writeb_cmd_sel", .sstate = TRACE_ESP_MEM_WRITEB_CMD_SEL_ENABLED },
    { .id = TRACE_ESP_MEM_WRITEB_CMD_SELATN, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "esp_mem_writeb_cmd_selatn", .sstate = TRACE_ESP_MEM_WRITEB_CMD_SELATN_ENABLED },
    { .id = TRACE_ESP_MEM_WRITEB_CMD_SELATNS, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "esp_mem_writeb_cmd_selatns", .sstate = TRACE_ESP_MEM_WRITEB_CMD_SELATNS_ENABLED },
    { .id = TRACE_ESP_MEM_WRITEB_CMD_ENSEL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "esp_mem_writeb_cmd_ensel", .sstate = TRACE_ESP_MEM_WRITEB_CMD_ENSEL_ENABLED },
    { .id = TRACE_ESP_MEM_WRITEB_CMD_DISSEL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "esp_mem_writeb_cmd_dissel", .sstate = TRACE_ESP_MEM_WRITEB_CMD_DISSEL_ENABLED },
    { .id = TRACE_ESP_PCI_ERROR_INVALID_DMA_DIRECTION, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "esp_pci_error_invalid_dma_direction", .sstate = TRACE_ESP_PCI_ERROR_INVALID_DMA_DIRECTION_ENABLED },
    { .id = TRACE_ESP_PCI_ERROR_INVALID_READ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "esp_pci_error_invalid_read", .sstate = TRACE_ESP_PCI_ERROR_INVALID_READ_ENABLED },
    { .id = TRACE_ESP_PCI_ERROR_INVALID_WRITE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "esp_pci_error_invalid_write", .sstate = TRACE_ESP_PCI_ERROR_INVALID_WRITE_ENABLED },
    { .id = TRACE_ESP_PCI_ERROR_INVALID_WRITE_DMA, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "esp_pci_error_invalid_write_dma", .sstate = TRACE_ESP_PCI_ERROR_INVALID_WRITE_DMA_ENABLED },
    { .id = TRACE_ESP_PCI_DMA_READ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "esp_pci_dma_read", .sstate = TRACE_ESP_PCI_DMA_READ_ENABLED },
    { .id = TRACE_ESP_PCI_DMA_WRITE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "esp_pci_dma_write", .sstate = TRACE_ESP_PCI_DMA_WRITE_ENABLED },
    { .id = TRACE_ESP_PCI_DMA_IDLE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "esp_pci_dma_idle", .sstate = TRACE_ESP_PCI_DMA_IDLE_ENABLED },
    { .id = TRACE_ESP_PCI_DMA_BLAST, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "esp_pci_dma_blast", .sstate = TRACE_ESP_PCI_DMA_BLAST_ENABLED },
    { .id = TRACE_ESP_PCI_DMA_ABORT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "esp_pci_dma_abort", .sstate = TRACE_ESP_PCI_DMA_ABORT_ENABLED },
    { .id = TRACE_ESP_PCI_DMA_START, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "esp_pci_dma_start", .sstate = TRACE_ESP_PCI_DMA_START_ENABLED },
    { .id = TRACE_ESP_PCI_SBAC_READ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "esp_pci_sbac_read", .sstate = TRACE_ESP_PCI_SBAC_READ_ENABLED },
    { .id = TRACE_ESP_PCI_SBAC_WRITE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "esp_pci_sbac_write", .sstate = TRACE_ESP_PCI_SBAC_WRITE_ENABLED },
    { .id = TRACE_NVRAM_READ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "nvram_read", .sstate = TRACE_NVRAM_READ_ENABLED },
    { .id = TRACE_NVRAM_WRITE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "nvram_write", .sstate = TRACE_NVRAM_WRITE_ENABLED },
    { .id = TRACE_FW_CFG_SELECT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "fw_cfg_select", .sstate = TRACE_FW_CFG_SELECT_ENABLED },
    { .id = TRACE_FW_CFG_READ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "fw_cfg_read", .sstate = TRACE_FW_CFG_READ_ENABLED },
    { .id = TRACE_FW_CFG_ADD_FILE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "fw_cfg_add_file", .sstate = TRACE_FW_CFG_ADD_FILE_ENABLED },
    { .id = TRACE_JAZZ_LED_READ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "jazz_led_read", .sstate = TRACE_JAZZ_LED_READ_ENABLED },
    { .id = TRACE_JAZZ_LED_WRITE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "jazz_led_write", .sstate = TRACE_JAZZ_LED_WRITE_ENABLED },
    { .id = TRACE_XENFB_MOUSE_EVENT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "xenfb_mouse_event", .sstate = TRACE_XENFB_MOUSE_EVENT_ENABLED },
    { .id = TRACE_XENFB_INPUT_CONNECTED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "xenfb_input_connected", .sstate = TRACE_XENFB_INPUT_CONNECTED_ENABLED },
    { .id = TRACE_G364FB_READ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "g364fb_read", .sstate = TRACE_G364FB_READ_ENABLED },
    { .id = TRACE_G364FB_WRITE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "g364fb_write", .sstate = TRACE_G364FB_WRITE_ENABLED },
    { .id = TRACE_MILKYMIST_TMU2_MEMORY_READ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "milkymist_tmu2_memory_read", .sstate = TRACE_MILKYMIST_TMU2_MEMORY_READ_ENABLED },
    { .id = TRACE_MILKYMIST_TMU2_MEMORY_WRITE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "milkymist_tmu2_memory_write", .sstate = TRACE_MILKYMIST_TMU2_MEMORY_WRITE_ENABLED },
    { .id = TRACE_MILKYMIST_TMU2_START, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "milkymist_tmu2_start", .sstate = TRACE_MILKYMIST_TMU2_START_ENABLED },
    { .id = TRACE_MILKYMIST_TMU2_PULSE_IRQ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "milkymist_tmu2_pulse_irq", .sstate = TRACE_MILKYMIST_TMU2_PULSE_IRQ_ENABLED },
    { .id = TRACE_MILKYMIST_VGAFB_MEMORY_READ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "milkymist_vgafb_memory_read", .sstate = TRACE_MILKYMIST_VGAFB_MEMORY_READ_ENABLED },
    { .id = TRACE_MILKYMIST_VGAFB_MEMORY_WRITE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "milkymist_vgafb_memory_write", .sstate = TRACE_MILKYMIST_VGAFB_MEMORY_WRITE_ENABLED },
    { .id = TRACE_VMWARE_VALUE_READ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vmware_value_read", .sstate = TRACE_VMWARE_VALUE_READ_ENABLED },
    { .id = TRACE_VMWARE_VALUE_WRITE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vmware_value_write", .sstate = TRACE_VMWARE_VALUE_WRITE_ENABLED },
    { .id = TRACE_VMWARE_PALETTE_READ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vmware_palette_read", .sstate = TRACE_VMWARE_PALETTE_READ_ENABLED },
    { .id = TRACE_VMWARE_PALETTE_WRITE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vmware_palette_write", .sstate = TRACE_VMWARE_PALETTE_WRITE_ENABLED },
    { .id = TRACE_VMWARE_SCRATCH_READ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vmware_scratch_read", .sstate = TRACE_VMWARE_SCRATCH_READ_ENABLED },
    { .id = TRACE_VMWARE_SCRATCH_WRITE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vmware_scratch_write", .sstate = TRACE_VMWARE_SCRATCH_WRITE_ENABLED },
    { .id = TRACE_VMWARE_SETMODE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vmware_setmode", .sstate = TRACE_VMWARE_SETMODE_ENABLED },
    { .id = TRACE_VIRTIO_GPU_FEATURES, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "virtio_gpu_features", .sstate = TRACE_VIRTIO_GPU_FEATURES_ENABLED },
    { .id = TRACE_VIRTIO_GPU_CMD_GET_DISPLAY_INFO, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "virtio_gpu_cmd_get_display_info", .sstate = TRACE_VIRTIO_GPU_CMD_GET_DISPLAY_INFO_ENABLED },
    { .id = TRACE_VIRTIO_GPU_CMD_GET_CAPS, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "virtio_gpu_cmd_get_caps", .sstate = TRACE_VIRTIO_GPU_CMD_GET_CAPS_ENABLED },
    { .id = TRACE_VIRTIO_GPU_CMD_SET_SCANOUT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "virtio_gpu_cmd_set_scanout", .sstate = TRACE_VIRTIO_GPU_CMD_SET_SCANOUT_ENABLED },
    { .id = TRACE_VIRTIO_GPU_CMD_RES_CREATE_2D, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "virtio_gpu_cmd_res_create_2d", .sstate = TRACE_VIRTIO_GPU_CMD_RES_CREATE_2D_ENABLED },
    { .id = TRACE_VIRTIO_GPU_CMD_RES_CREATE_3D, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "virtio_gpu_cmd_res_create_3d", .sstate = TRACE_VIRTIO_GPU_CMD_RES_CREATE_3D_ENABLED },
    { .id = TRACE_VIRTIO_GPU_CMD_RES_UNREF, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "virtio_gpu_cmd_res_unref", .sstate = TRACE_VIRTIO_GPU_CMD_RES_UNREF_ENABLED },
    { .id = TRACE_VIRTIO_GPU_CMD_RES_BACK_ATTACH, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "virtio_gpu_cmd_res_back_attach", .sstate = TRACE_VIRTIO_GPU_CMD_RES_BACK_ATTACH_ENABLED },
    { .id = TRACE_VIRTIO_GPU_CMD_RES_BACK_DETACH, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "virtio_gpu_cmd_res_back_detach", .sstate = TRACE_VIRTIO_GPU_CMD_RES_BACK_DETACH_ENABLED },
    { .id = TRACE_VIRTIO_GPU_CMD_RES_XFER_TOH_2D, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "virtio_gpu_cmd_res_xfer_toh_2d", .sstate = TRACE_VIRTIO_GPU_CMD_RES_XFER_TOH_2D_ENABLED },
    { .id = TRACE_VIRTIO_GPU_CMD_RES_XFER_TOH_3D, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "virtio_gpu_cmd_res_xfer_toh_3d", .sstate = TRACE_VIRTIO_GPU_CMD_RES_XFER_TOH_3D_ENABLED },
    { .id = TRACE_VIRTIO_GPU_CMD_RES_XFER_FROMH_3D, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "virtio_gpu_cmd_res_xfer_fromh_3d", .sstate = TRACE_VIRTIO_GPU_CMD_RES_XFER_FROMH_3D_ENABLED },
    { .id = TRACE_VIRTIO_GPU_CMD_RES_FLUSH, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "virtio_gpu_cmd_res_flush", .sstate = TRACE_VIRTIO_GPU_CMD_RES_FLUSH_ENABLED },
    { .id = TRACE_VIRTIO_GPU_CMD_CTX_CREATE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "virtio_gpu_cmd_ctx_create", .sstate = TRACE_VIRTIO_GPU_CMD_CTX_CREATE_ENABLED },
    { .id = TRACE_VIRTIO_GPU_CMD_CTX_DESTROY, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "virtio_gpu_cmd_ctx_destroy", .sstate = TRACE_VIRTIO_GPU_CMD_CTX_DESTROY_ENABLED },
    { .id = TRACE_VIRTIO_GPU_CMD_CTX_RES_ATTACH, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "virtio_gpu_cmd_ctx_res_attach", .sstate = TRACE_VIRTIO_GPU_CMD_CTX_RES_ATTACH_ENABLED },
    { .id = TRACE_VIRTIO_GPU_CMD_CTX_RES_DETACH, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "virtio_gpu_cmd_ctx_res_detach", .sstate = TRACE_VIRTIO_GPU_CMD_CTX_RES_DETACH_ENABLED },
    { .id = TRACE_VIRTIO_GPU_CMD_CTX_SUBMIT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "virtio_gpu_cmd_ctx_submit", .sstate = TRACE_VIRTIO_GPU_CMD_CTX_SUBMIT_ENABLED },
    { .id = TRACE_VIRTIO_GPU_UPDATE_CURSOR, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "virtio_gpu_update_cursor", .sstate = TRACE_VIRTIO_GPU_UPDATE_CURSOR_ENABLED },
    { .id = TRACE_VIRTIO_GPU_FENCE_CTRL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "virtio_gpu_fence_ctrl", .sstate = TRACE_VIRTIO_GPU_FENCE_CTRL_ENABLED },
    { .id = TRACE_VIRTIO_GPU_FENCE_RESP, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "virtio_gpu_fence_resp", .sstate = TRACE_VIRTIO_GPU_FENCE_RESP_ENABLED },
    { .id = TRACE_QXL_INTERFACE_SET_MM_TIME, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qxl_interface_set_mm_time", .sstate = TRACE_QXL_INTERFACE_SET_MM_TIME_ENABLED },
    { .id = TRACE_QXL_IO_WRITE_VGA, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qxl_io_write_vga", .sstate = TRACE_QXL_IO_WRITE_VGA_ENABLED },
    { .id = TRACE_QXL_CREATE_GUEST_PRIMARY, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qxl_create_guest_primary", .sstate = TRACE_QXL_CREATE_GUEST_PRIMARY_ENABLED },
    { .id = TRACE_QXL_CREATE_GUEST_PRIMARY_REST, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qxl_create_guest_primary_rest", .sstate = TRACE_QXL_CREATE_GUEST_PRIMARY_REST_ENABLED },
    { .id = TRACE_QXL_DESTROY_PRIMARY, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qxl_destroy_primary", .sstate = TRACE_QXL_DESTROY_PRIMARY_ENABLED },
    { .id = TRACE_QXL_ENTER_VGA_MODE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qxl_enter_vga_mode", .sstate = TRACE_QXL_ENTER_VGA_MODE_ENABLED },
    { .id = TRACE_QXL_EXIT_VGA_MODE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qxl_exit_vga_mode", .sstate = TRACE_QXL_EXIT_VGA_MODE_ENABLED },
    { .id = TRACE_QXL_HARD_RESET, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qxl_hard_reset", .sstate = TRACE_QXL_HARD_RESET_ENABLED },
    { .id = TRACE_QXL_INTERFACE_ASYNC_COMPLETE_IO, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qxl_interface_async_complete_io", .sstate = TRACE_QXL_INTERFACE_ASYNC_COMPLETE_IO_ENABLED },
    { .id = TRACE_QXL_INTERFACE_ATTACH_WORKER, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qxl_interface_attach_worker", .sstate = TRACE_QXL_INTERFACE_ATTACH_WORKER_ENABLED },
    { .id = TRACE_QXL_INTERFACE_GET_INIT_INFO, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qxl_interface_get_init_info", .sstate = TRACE_QXL_INTERFACE_GET_INIT_INFO_ENABLED },
    { .id = TRACE_QXL_INTERFACE_SET_COMPRESSION_LEVEL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qxl_interface_set_compression_level", .sstate = TRACE_QXL_INTERFACE_SET_COMPRESSION_LEVEL_ENABLED },
    { .id = TRACE_QXL_INTERFACE_UPDATE_AREA_COMPLETE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qxl_interface_update_area_complete", .sstate = TRACE_QXL_INTERFACE_UPDATE_AREA_COMPLETE_ENABLED },
    { .id = TRACE_QXL_INTERFACE_UPDATE_AREA_COMPLETE_REST, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qxl_interface_update_area_complete_rest", .sstate = TRACE_QXL_INTERFACE_UPDATE_AREA_COMPLETE_REST_ENABLED },
    { .id = TRACE_QXL_INTERFACE_UPDATE_AREA_COMPLETE_OVERFLOW, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qxl_interface_update_area_complete_overflow", .sstate = TRACE_QXL_INTERFACE_UPDATE_AREA_COMPLETE_OVERFLOW_ENABLED },
    { .id = TRACE_QXL_INTERFACE_UPDATE_AREA_COMPLETE_SCHEDULE_BH, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qxl_interface_update_area_complete_schedule_bh", .sstate = TRACE_QXL_INTERFACE_UPDATE_AREA_COMPLETE_SCHEDULE_BH_ENABLED },
    { .id = TRACE_QXL_IO_DESTROY_PRIMARY_IGNORED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qxl_io_destroy_primary_ignored", .sstate = TRACE_QXL_IO_DESTROY_PRIMARY_IGNORED_ENABLED },
    { .id = TRACE_QXL_IO_LOG, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qxl_io_log", .sstate = TRACE_QXL_IO_LOG_ENABLED },
    { .id = TRACE_QXL_IO_READ_UNEXPECTED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qxl_io_read_unexpected", .sstate = TRACE_QXL_IO_READ_UNEXPECTED_ENABLED },
    { .id = TRACE_QXL_IO_UNEXPECTED_VGA_MODE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qxl_io_unexpected_vga_mode", .sstate = TRACE_QXL_IO_UNEXPECTED_VGA_MODE_ENABLED },
    { .id = TRACE_QXL_IO_WRITE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qxl_io_write", .sstate = TRACE_QXL_IO_WRITE_ENABLED },
    { .id = TRACE_QXL_MEMSLOT_ADD_GUEST, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qxl_memslot_add_guest", .sstate = TRACE_QXL_MEMSLOT_ADD_GUEST_ENABLED },
    { .id = TRACE_QXL_POST_LOAD, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qxl_post_load", .sstate = TRACE_QXL_POST_LOAD_ENABLED },
    { .id = TRACE_QXL_PRE_LOAD, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qxl_pre_load", .sstate = TRACE_QXL_PRE_LOAD_ENABLED },
    { .id = TRACE_QXL_PRE_SAVE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qxl_pre_save", .sstate = TRACE_QXL_PRE_SAVE_ENABLED },
    { .id = TRACE_QXL_RESET_SURFACES, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qxl_reset_surfaces", .sstate = TRACE_QXL_RESET_SURFACES_ENABLED },
    { .id = TRACE_QXL_RING_COMMAND_CHECK, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qxl_ring_command_check", .sstate = TRACE_QXL_RING_COMMAND_CHECK_ENABLED },
    { .id = TRACE_QXL_RING_COMMAND_GET, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qxl_ring_command_get", .sstate = TRACE_QXL_RING_COMMAND_GET_ENABLED },
    { .id = TRACE_QXL_RING_COMMAND_REQ_NOTIFICATION, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qxl_ring_command_req_notification", .sstate = TRACE_QXL_RING_COMMAND_REQ_NOTIFICATION_ENABLED },
    { .id = TRACE_QXL_RING_CURSOR_CHECK, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qxl_ring_cursor_check", .sstate = TRACE_QXL_RING_CURSOR_CHECK_ENABLED },
    { .id = TRACE_QXL_RING_CURSOR_GET, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qxl_ring_cursor_get", .sstate = TRACE_QXL_RING_CURSOR_GET_ENABLED },
    { .id = TRACE_QXL_RING_CURSOR_REQ_NOTIFICATION, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qxl_ring_cursor_req_notification", .sstate = TRACE_QXL_RING_CURSOR_REQ_NOTIFICATION_ENABLED },
    { .id = TRACE_QXL_RING_RES_PUSH, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qxl_ring_res_push", .sstate = TRACE_QXL_RING_RES_PUSH_ENABLED },
    { .id = TRACE_QXL_RING_RES_PUSH_REST, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qxl_ring_res_push_rest", .sstate = TRACE_QXL_RING_RES_PUSH_REST_ENABLED },
    { .id = TRACE_QXL_RING_RES_PUT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qxl_ring_res_put", .sstate = TRACE_QXL_RING_RES_PUT_ENABLED },
    { .id = TRACE_QXL_SET_MODE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qxl_set_mode", .sstate = TRACE_QXL_SET_MODE_ENABLED },
    { .id = TRACE_QXL_SOFT_RESET, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qxl_soft_reset", .sstate = TRACE_QXL_SOFT_RESET_ENABLED },
    { .id = TRACE_QXL_SPICE_DESTROY_SURFACES_COMPLETE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qxl_spice_destroy_surfaces_complete", .sstate = TRACE_QXL_SPICE_DESTROY_SURFACES_COMPLETE_ENABLED },
    { .id = TRACE_QXL_SPICE_DESTROY_SURFACES, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qxl_spice_destroy_surfaces", .sstate = TRACE_QXL_SPICE_DESTROY_SURFACES_ENABLED },
    { .id = TRACE_QXL_SPICE_DESTROY_SURFACE_WAIT_COMPLETE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qxl_spice_destroy_surface_wait_complete", .sstate = TRACE_QXL_SPICE_DESTROY_SURFACE_WAIT_COMPLETE_ENABLED },
    { .id = TRACE_QXL_SPICE_DESTROY_SURFACE_WAIT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qxl_spice_destroy_surface_wait", .sstate = TRACE_QXL_SPICE_DESTROY_SURFACE_WAIT_ENABLED },
    { .id = TRACE_QXL_SPICE_FLUSH_SURFACES_ASYNC, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qxl_spice_flush_surfaces_async", .sstate = TRACE_QXL_SPICE_FLUSH_SURFACES_ASYNC_ENABLED },
    { .id = TRACE_QXL_SPICE_MONITORS_CONFIG, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qxl_spice_monitors_config", .sstate = TRACE_QXL_SPICE_MONITORS_CONFIG_ENABLED },
    { .id = TRACE_QXL_SPICE_LOADVM_COMMANDS, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qxl_spice_loadvm_commands", .sstate = TRACE_QXL_SPICE_LOADVM_COMMANDS_ENABLED },
    { .id = TRACE_QXL_SPICE_OOM, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qxl_spice_oom", .sstate = TRACE_QXL_SPICE_OOM_ENABLED },
    { .id = TRACE_QXL_SPICE_RESET_CURSOR, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qxl_spice_reset_cursor", .sstate = TRACE_QXL_SPICE_RESET_CURSOR_ENABLED },
    { .id = TRACE_QXL_SPICE_RESET_IMAGE_CACHE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qxl_spice_reset_image_cache", .sstate = TRACE_QXL_SPICE_RESET_IMAGE_CACHE_ENABLED },
    { .id = TRACE_QXL_SPICE_RESET_MEMSLOTS, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qxl_spice_reset_memslots", .sstate = TRACE_QXL_SPICE_RESET_MEMSLOTS_ENABLED },
    { .id = TRACE_QXL_SPICE_UPDATE_AREA, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qxl_spice_update_area", .sstate = TRACE_QXL_SPICE_UPDATE_AREA_ENABLED },
    { .id = TRACE_QXL_SPICE_UPDATE_AREA_REST, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qxl_spice_update_area_rest", .sstate = TRACE_QXL_SPICE_UPDATE_AREA_REST_ENABLED },
    { .id = TRACE_QXL_SURFACES_DIRTY, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qxl_surfaces_dirty", .sstate = TRACE_QXL_SURFACES_DIRTY_ENABLED },
    { .id = TRACE_QXL_SEND_EVENTS, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qxl_send_events", .sstate = TRACE_QXL_SEND_EVENTS_ENABLED },
    { .id = TRACE_QXL_SEND_EVENTS_VM_STOPPED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qxl_send_events_vm_stopped", .sstate = TRACE_QXL_SEND_EVENTS_VM_STOPPED_ENABLED },
    { .id = TRACE_QXL_SET_GUEST_BUG, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qxl_set_guest_bug", .sstate = TRACE_QXL_SET_GUEST_BUG_ENABLED },
    { .id = TRACE_QXL_INTERRUPT_CLIENT_MONITORS_CONFIG, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qxl_interrupt_client_monitors_config", .sstate = TRACE_QXL_INTERRUPT_CLIENT_MONITORS_CONFIG_ENABLED },
    { .id = TRACE_QXL_CLIENT_MONITORS_CONFIG_UNSUPPORTED_BY_GUEST, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qxl_client_monitors_config_unsupported_by_guest", .sstate = TRACE_QXL_CLIENT_MONITORS_CONFIG_UNSUPPORTED_BY_GUEST_ENABLED },
    { .id = TRACE_QXL_CLIENT_MONITORS_CONFIG_UNSUPPORTED_BY_DEVICE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qxl_client_monitors_config_unsupported_by_device", .sstate = TRACE_QXL_CLIENT_MONITORS_CONFIG_UNSUPPORTED_BY_DEVICE_ENABLED },
    { .id = TRACE_QXL_CLIENT_MONITORS_CONFIG_CAPPED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qxl_client_monitors_config_capped", .sstate = TRACE_QXL_CLIENT_MONITORS_CONFIG_CAPPED_ENABLED },
    { .id = TRACE_QXL_CLIENT_MONITORS_CONFIG_CRC, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qxl_client_monitors_config_crc", .sstate = TRACE_QXL_CLIENT_MONITORS_CONFIG_CRC_ENABLED },
    { .id = TRACE_QXL_SET_CLIENT_CAPABILITIES_UNSUPPORTED_BY_REVISION, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qxl_set_client_capabilities_unsupported_by_revision", .sstate = TRACE_QXL_SET_CLIENT_CAPABILITIES_UNSUPPORTED_BY_REVISION_ENABLED },
    { .id = TRACE_QXL_RENDER_BLIT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qxl_render_blit", .sstate = TRACE_QXL_RENDER_BLIT_ENABLED },
    { .id = TRACE_QXL_RENDER_GUEST_PRIMARY_RESIZED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qxl_render_guest_primary_resized", .sstate = TRACE_QXL_RENDER_GUEST_PRIMARY_RESIZED_ENABLED },
    { .id = TRACE_QXL_RENDER_UPDATE_AREA_DONE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qxl_render_update_area_done", .sstate = TRACE_QXL_RENDER_UPDATE_AREA_DONE_ENABLED },
    { .id = TRACE_PS2_PUT_KEYCODE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "ps2_put_keycode", .sstate = TRACE_PS2_PUT_KEYCODE_ENABLED },
    { .id = TRACE_PS2_READ_DATA, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "ps2_read_data", .sstate = TRACE_PS2_READ_DATA_ENABLED },
    { .id = TRACE_PS2_SET_LEDSTATE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "ps2_set_ledstate", .sstate = TRACE_PS2_SET_LEDSTATE_ENABLED },
    { .id = TRACE_PS2_RESET_KEYBOARD, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "ps2_reset_keyboard", .sstate = TRACE_PS2_RESET_KEYBOARD_ENABLED },
    { .id = TRACE_PS2_WRITE_KEYBOARD, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "ps2_write_keyboard", .sstate = TRACE_PS2_WRITE_KEYBOARD_ENABLED },
    { .id = TRACE_PS2_KEYBOARD_SET_TRANSLATION, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "ps2_keyboard_set_translation", .sstate = TRACE_PS2_KEYBOARD_SET_TRANSLATION_ENABLED },
    { .id = TRACE_PS2_MOUSE_SEND_PACKET, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "ps2_mouse_send_packet", .sstate = TRACE_PS2_MOUSE_SEND_PACKET_ENABLED },
    { .id = TRACE_PS2_MOUSE_EVENT_DISABLED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "ps2_mouse_event_disabled", .sstate = TRACE_PS2_MOUSE_EVENT_DISABLED_ENABLED },
    { .id = TRACE_PS2_MOUSE_EVENT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "ps2_mouse_event", .sstate = TRACE_PS2_MOUSE_EVENT_ENABLED },
    { .id = TRACE_PS2_MOUSE_FAKE_EVENT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "ps2_mouse_fake_event", .sstate = TRACE_PS2_MOUSE_FAKE_EVENT_ENABLED },
    { .id = TRACE_PS2_WRITE_MOUSE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "ps2_write_mouse", .sstate = TRACE_PS2_WRITE_MOUSE_ENABLED },
    { .id = TRACE_PS2_KBD_RESET, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "ps2_kbd_reset", .sstate = TRACE_PS2_KBD_RESET_ENABLED },
    { .id = TRACE_PS2_MOUSE_RESET, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "ps2_mouse_reset", .sstate = TRACE_PS2_MOUSE_RESET_ENABLED },
    { .id = TRACE_PS2_KBD_INIT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "ps2_kbd_init", .sstate = TRACE_PS2_KBD_INIT_ENABLED },
    { .id = TRACE_PS2_MOUSE_INIT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "ps2_mouse_init", .sstate = TRACE_PS2_MOUSE_INIT_ENABLED },
    { .id = TRACE_MILKYMIST_SOFTUSB_MEMORY_READ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "milkymist_softusb_memory_read", .sstate = TRACE_MILKYMIST_SOFTUSB_MEMORY_READ_ENABLED },
    { .id = TRACE_MILKYMIST_SOFTUSB_MEMORY_WRITE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "milkymist_softusb_memory_write", .sstate = TRACE_MILKYMIST_SOFTUSB_MEMORY_WRITE_ENABLED },
    { .id = TRACE_MILKYMIST_SOFTUSB_MEVT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "milkymist_softusb_mevt", .sstate = TRACE_MILKYMIST_SOFTUSB_MEVT_ENABLED },
    { .id = TRACE_MILKYMIST_SOFTUSB_KEVT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "milkymist_softusb_kevt", .sstate = TRACE_MILKYMIST_SOFTUSB_KEVT_ENABLED },
    { .id = TRACE_MILKYMIST_SOFTUSB_PULSE_IRQ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "milkymist_softusb_pulse_irq", .sstate = TRACE_MILKYMIST_SOFTUSB_PULSE_IRQ_ENABLED },
    { .id = TRACE_HID_KBD_QUEUE_FULL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "hid_kbd_queue_full", .sstate = TRACE_HID_KBD_QUEUE_FULL_ENABLED },
    { .id = TRACE_VIRTIO_INPUT_QUEUE_FULL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "virtio_input_queue_full", .sstate = TRACE_VIRTIO_INPUT_QUEUE_FULL_ENABLED },
    { .id = TRACE_SLAVIO_TIMER_GET_OUT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "slavio_timer_get_out", .sstate = TRACE_SLAVIO_TIMER_GET_OUT_ENABLED },
    { .id = TRACE_SLAVIO_TIMER_IRQ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "slavio_timer_irq", .sstate = TRACE_SLAVIO_TIMER_IRQ_ENABLED },
    { .id = TRACE_SLAVIO_TIMER_MEM_READL_INVALID, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "slavio_timer_mem_readl_invalid", .sstate = TRACE_SLAVIO_TIMER_MEM_READL_INVALID_ENABLED },
    { .id = TRACE_SLAVIO_TIMER_MEM_READL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "slavio_timer_mem_readl", .sstate = TRACE_SLAVIO_TIMER_MEM_READL_ENABLED },
    { .id = TRACE_SLAVIO_TIMER_MEM_WRITEL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "slavio_timer_mem_writel", .sstate = TRACE_SLAVIO_TIMER_MEM_WRITEL_ENABLED },
    { .id = TRACE_SLAVIO_TIMER_MEM_WRITEL_LIMIT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "slavio_timer_mem_writel_limit", .sstate = TRACE_SLAVIO_TIMER_MEM_WRITEL_LIMIT_ENABLED },
    { .id = TRACE_SLAVIO_TIMER_MEM_WRITEL_COUNTER_INVALID, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "slavio_timer_mem_writel_counter_invalid", .sstate = TRACE_SLAVIO_TIMER_MEM_WRITEL_COUNTER_INVALID_ENABLED },
    { .id = TRACE_SLAVIO_TIMER_MEM_WRITEL_STATUS_START, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "slavio_timer_mem_writel_status_start", .sstate = TRACE_SLAVIO_TIMER_MEM_WRITEL_STATUS_START_ENABLED },
    { .id = TRACE_SLAVIO_TIMER_MEM_WRITEL_STATUS_STOP, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "slavio_timer_mem_writel_status_stop", .sstate = TRACE_SLAVIO_TIMER_MEM_WRITEL_STATUS_STOP_ENABLED },
    { .id = TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_USER, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "slavio_timer_mem_writel_mode_user", .sstate = TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_USER_ENABLED },
    { .id = TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_COUNTER, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "slavio_timer_mem_writel_mode_counter", .sstate = TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_COUNTER_ENABLED },
    { .id = TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_INVALID, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "slavio_timer_mem_writel_mode_invalid", .sstate = TRACE_SLAVIO_TIMER_MEM_WRITEL_MODE_INVALID_ENABLED },
    { .id = TRACE_SLAVIO_TIMER_MEM_WRITEL_INVALID, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "slavio_timer_mem_writel_invalid", .sstate = TRACE_SLAVIO_TIMER_MEM_WRITEL_INVALID_ENABLED },
    { .id = TRACE_GRLIB_GPTIMER_ENABLE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "grlib_gptimer_enable", .sstate = TRACE_GRLIB_GPTIMER_ENABLE_ENABLED },
    { .id = TRACE_GRLIB_GPTIMER_DISABLED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "grlib_gptimer_disabled", .sstate = TRACE_GRLIB_GPTIMER_DISABLED_ENABLED },
    { .id = TRACE_GRLIB_GPTIMER_RESTART, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "grlib_gptimer_restart", .sstate = TRACE_GRLIB_GPTIMER_RESTART_ENABLED },
    { .id = TRACE_GRLIB_GPTIMER_SET_SCALER, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "grlib_gptimer_set_scaler", .sstate = TRACE_GRLIB_GPTIMER_SET_SCALER_ENABLED },
    { .id = TRACE_GRLIB_GPTIMER_HIT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "grlib_gptimer_hit", .sstate = TRACE_GRLIB_GPTIMER_HIT_ENABLED },
    { .id = TRACE_GRLIB_GPTIMER_READL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "grlib_gptimer_readl", .sstate = TRACE_GRLIB_GPTIMER_READL_ENABLED },
    { .id = TRACE_GRLIB_GPTIMER_WRITEL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "grlib_gptimer_writel", .sstate = TRACE_GRLIB_GPTIMER_WRITEL_ENABLED },
    { .id = TRACE_LM32_TIMER_MEMORY_WRITE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "lm32_timer_memory_write", .sstate = TRACE_LM32_TIMER_MEMORY_WRITE_ENABLED },
    { .id = TRACE_LM32_TIMER_MEMORY_READ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "lm32_timer_memory_read", .sstate = TRACE_LM32_TIMER_MEMORY_READ_ENABLED },
    { .id = TRACE_LM32_TIMER_HIT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "lm32_timer_hit", .sstate = TRACE_LM32_TIMER_HIT_ENABLED },
    { .id = TRACE_LM32_TIMER_IRQ_STATE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "lm32_timer_irq_state", .sstate = TRACE_LM32_TIMER_IRQ_STATE_ENABLED },
    { .id = TRACE_MILKYMIST_SYSCTL_MEMORY_READ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "milkymist_sysctl_memory_read", .sstate = TRACE_MILKYMIST_SYSCTL_MEMORY_READ_ENABLED },
    { .id = TRACE_MILKYMIST_SYSCTL_MEMORY_WRITE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "milkymist_sysctl_memory_write", .sstate = TRACE_MILKYMIST_SYSCTL_MEMORY_WRITE_ENABLED },
    { .id = TRACE_MILKYMIST_SYSCTL_ICAP_WRITE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "milkymist_sysctl_icap_write", .sstate = TRACE_MILKYMIST_SYSCTL_ICAP_WRITE_ENABLED },
    { .id = TRACE_MILKYMIST_SYSCTL_START_TIMER0, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "milkymist_sysctl_start_timer0", .sstate = TRACE_MILKYMIST_SYSCTL_START_TIMER0_ENABLED },
    { .id = TRACE_MILKYMIST_SYSCTL_STOP_TIMER0, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "milkymist_sysctl_stop_timer0", .sstate = TRACE_MILKYMIST_SYSCTL_STOP_TIMER0_ENABLED },
    { .id = TRACE_MILKYMIST_SYSCTL_START_TIMER1, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "milkymist_sysctl_start_timer1", .sstate = TRACE_MILKYMIST_SYSCTL_START_TIMER1_ENABLED },
    { .id = TRACE_MILKYMIST_SYSCTL_STOP_TIMER1, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "milkymist_sysctl_stop_timer1", .sstate = TRACE_MILKYMIST_SYSCTL_STOP_TIMER1_ENABLED },
    { .id = TRACE_MILKYMIST_SYSCTL_PULSE_IRQ_TIMER0, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "milkymist_sysctl_pulse_irq_timer0", .sstate = TRACE_MILKYMIST_SYSCTL_PULSE_IRQ_TIMER0_ENABLED },
    { .id = TRACE_MILKYMIST_SYSCTL_PULSE_IRQ_TIMER1, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "milkymist_sysctl_pulse_irq_timer1", .sstate = TRACE_MILKYMIST_SYSCTL_PULSE_IRQ_TIMER1_ENABLED },
    { .id = TRACE_ASPEED_TIMER_CTRL_ENABLE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "aspeed_timer_ctrl_enable", .sstate = TRACE_ASPEED_TIMER_CTRL_ENABLE_ENABLED },
    { .id = TRACE_ASPEED_TIMER_CTRL_EXTERNAL_CLOCK, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "aspeed_timer_ctrl_external_clock", .sstate = TRACE_ASPEED_TIMER_CTRL_EXTERNAL_CLOCK_ENABLED },
    { .id = TRACE_ASPEED_TIMER_CTRL_OVERFLOW_INTERRUPT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "aspeed_timer_ctrl_overflow_interrupt", .sstate = TRACE_ASPEED_TIMER_CTRL_OVERFLOW_INTERRUPT_ENABLED },
    { .id = TRACE_ASPEED_TIMER_CTRL_PULSE_ENABLE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "aspeed_timer_ctrl_pulse_enable", .sstate = TRACE_ASPEED_TIMER_CTRL_PULSE_ENABLE_ENABLED },
    { .id = TRACE_ASPEED_TIMER_SET_CTRL2, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "aspeed_timer_set_ctrl2", .sstate = TRACE_ASPEED_TIMER_SET_CTRL2_ENABLED },
    { .id = TRACE_ASPEED_TIMER_SET_VALUE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "aspeed_timer_set_value", .sstate = TRACE_ASPEED_TIMER_SET_VALUE_ENABLED },
    { .id = TRACE_ASPEED_TIMER_READ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "aspeed_timer_read", .sstate = TRACE_ASPEED_TIMER_READ_ENABLED },
    { .id = TRACE_JAZZIO_READ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "jazzio_read", .sstate = TRACE_JAZZIO_READ_ENABLED },
    { .id = TRACE_JAZZIO_WRITE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "jazzio_write", .sstate = TRACE_JAZZIO_WRITE_ENABLED },
    { .id = TRACE_RC4030_READ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "rc4030_read", .sstate = TRACE_RC4030_READ_ENABLED },
    { .id = TRACE_RC4030_WRITE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "rc4030_write", .sstate = TRACE_RC4030_WRITE_ENABLED },
    { .id = TRACE_LEDMA_MEMORY_READ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "ledma_memory_read", .sstate = TRACE_LEDMA_MEMORY_READ_ENABLED },
    { .id = TRACE_LEDMA_MEMORY_WRITE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "ledma_memory_write", .sstate = TRACE_LEDMA_MEMORY_WRITE_ENABLED },
    { .id = TRACE_SPARC32_DMA_SET_IRQ_RAISE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "sparc32_dma_set_irq_raise", .sstate = TRACE_SPARC32_DMA_SET_IRQ_RAISE_ENABLED },
    { .id = TRACE_SPARC32_DMA_SET_IRQ_LOWER, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "sparc32_dma_set_irq_lower", .sstate = TRACE_SPARC32_DMA_SET_IRQ_LOWER_ENABLED },
    { .id = TRACE_ESPDMA_MEMORY_READ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "espdma_memory_read", .sstate = TRACE_ESPDMA_MEMORY_READ_ENABLED },
    { .id = TRACE_ESPDMA_MEMORY_WRITE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "espdma_memory_write", .sstate = TRACE_ESPDMA_MEMORY_WRITE_ENABLED },
    { .id = TRACE_SPARC32_DMA_MEM_READL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "sparc32_dma_mem_readl", .sstate = TRACE_SPARC32_DMA_MEM_READL_ENABLED },
    { .id = TRACE_SPARC32_DMA_MEM_WRITEL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "sparc32_dma_mem_writel", .sstate = TRACE_SPARC32_DMA_MEM_WRITEL_ENABLED },
    { .id = TRACE_SPARC32_DMA_ENABLE_RAISE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "sparc32_dma_enable_raise", .sstate = TRACE_SPARC32_DMA_ENABLE_RAISE_ENABLED },
    { .id = TRACE_SPARC32_DMA_ENABLE_LOWER, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "sparc32_dma_enable_lower", .sstate = TRACE_SPARC32_DMA_ENABLE_LOWER_ENABLED },
    { .id = TRACE_SUN4M_IOMMU_MEM_READL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "sun4m_iommu_mem_readl", .sstate = TRACE_SUN4M_IOMMU_MEM_READL_ENABLED },
    { .id = TRACE_SUN4M_IOMMU_MEM_WRITEL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "sun4m_iommu_mem_writel", .sstate = TRACE_SUN4M_IOMMU_MEM_WRITEL_ENABLED },
    { .id = TRACE_SUN4M_IOMMU_MEM_WRITEL_CTRL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "sun4m_iommu_mem_writel_ctrl", .sstate = TRACE_SUN4M_IOMMU_MEM_WRITEL_CTRL_ENABLED },
    { .id = TRACE_SUN4M_IOMMU_MEM_WRITEL_TLBFLUSH, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "sun4m_iommu_mem_writel_tlbflush", .sstate = TRACE_SUN4M_IOMMU_MEM_WRITEL_TLBFLUSH_ENABLED },
    { .id = TRACE_SUN4M_IOMMU_MEM_WRITEL_PGFLUSH, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "sun4m_iommu_mem_writel_pgflush", .sstate = TRACE_SUN4M_IOMMU_MEM_WRITEL_PGFLUSH_ENABLED },
    { .id = TRACE_SUN4M_IOMMU_PAGE_GET_FLAGS, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "sun4m_iommu_page_get_flags", .sstate = TRACE_SUN4M_IOMMU_PAGE_GET_FLAGS_ENABLED },
    { .id = TRACE_SUN4M_IOMMU_TRANSLATE_PA, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "sun4m_iommu_translate_pa", .sstate = TRACE_SUN4M_IOMMU_TRANSLATE_PA_ENABLED },
    { .id = TRACE_SUN4M_IOMMU_BAD_ADDR, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "sun4m_iommu_bad_addr", .sstate = TRACE_SUN4M_IOMMU_BAD_ADDR_ENABLED },
    { .id = TRACE_I8257_UNREGISTERED_DMA, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "i8257_unregistered_dma", .sstate = TRACE_I8257_UNREGISTERED_DMA_ENABLED },
    { .id = TRACE_SUN4M_CPU_INTERRUPT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "sun4m_cpu_interrupt", .sstate = TRACE_SUN4M_CPU_INTERRUPT_ENABLED },
    { .id = TRACE_SUN4M_CPU_RESET_INTERRUPT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "sun4m_cpu_reset_interrupt", .sstate = TRACE_SUN4M_CPU_RESET_INTERRUPT_ENABLED },
    { .id = TRACE_SUN4M_CPU_SET_IRQ_RAISE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "sun4m_cpu_set_irq_raise", .sstate = TRACE_SUN4M_CPU_SET_IRQ_RAISE_ENABLED },
    { .id = TRACE_SUN4M_CPU_SET_IRQ_LOWER, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "sun4m_cpu_set_irq_lower", .sstate = TRACE_SUN4M_CPU_SET_IRQ_LOWER_ENABLED },
    { .id = TRACE_LEON3_SET_IRQ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "leon3_set_irq", .sstate = TRACE_LEON3_SET_IRQ_ENABLED },
    { .id = TRACE_LEON3_RESET_IRQ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "leon3_reset_irq", .sstate = TRACE_LEON3_RESET_IRQ_ENABLED },
    { .id = TRACE_MILKYMIST_MEMCARD_MEMORY_READ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "milkymist_memcard_memory_read", .sstate = TRACE_MILKYMIST_MEMCARD_MEMORY_READ_ENABLED },
    { .id = TRACE_MILKYMIST_MEMCARD_MEMORY_WRITE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "milkymist_memcard_memory_write", .sstate = TRACE_MILKYMIST_MEMCARD_MEMORY_WRITE_ENABLED },
    { .id = TRACE_PC87312_IO_READ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "pc87312_io_read", .sstate = TRACE_PC87312_IO_READ_ENABLED },
    { .id = TRACE_PC87312_IO_WRITE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "pc87312_io_write", .sstate = TRACE_PC87312_IO_WRITE_ENABLED },
    { .id = TRACE_PC87312_INFO_FLOPPY, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "pc87312_info_floppy", .sstate = TRACE_PC87312_INFO_FLOPPY_ENABLED },
    { .id = TRACE_PC87312_INFO_IDE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "pc87312_info_ide", .sstate = TRACE_PC87312_INFO_IDE_ENABLED },
    { .id = TRACE_PC87312_INFO_PARALLEL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "pc87312_info_parallel", .sstate = TRACE_PC87312_INFO_PARALLEL_ENABLED },
    { .id = TRACE_PC87312_INFO_SERIAL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "pc87312_info_serial", .sstate = TRACE_PC87312_INFO_SERIAL_ENABLED },
    { .id = TRACE_XEN_PLATFORM_LOG, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "xen_platform_log", .sstate = TRACE_XEN_PLATFORM_LOG_ENABLED },
    { .id = TRACE_XEN_PV_MMIO_READ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "xen_pv_mmio_read", .sstate = TRACE_XEN_PV_MMIO_READ_ENABLED },
    { .id = TRACE_XEN_PV_MMIO_WRITE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "xen_pv_mmio_write", .sstate = TRACE_XEN_PV_MMIO_WRITE_ENABLED },
    { .id = TRACE_MHP_PC_DIMM_ASSIGNED_SLOT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "mhp_pc_dimm_assigned_slot", .sstate = TRACE_MHP_PC_DIMM_ASSIGNED_SLOT_ENABLED },
    { .id = TRACE_MHP_PC_DIMM_ASSIGNED_ADDRESS, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "mhp_pc_dimm_assigned_address", .sstate = TRACE_MHP_PC_DIMM_ASSIGNED_ADDRESS_ENABLED },
    { .id = TRACE_X86_IOMMU_IEC_NOTIFY, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "x86_iommu_iec_notify", .sstate = TRACE_X86_IOMMU_IEC_NOTIFY_ENABLED },
    { .id = TRACE_V9FS_RERROR, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "v9fs_rerror", .sstate = TRACE_V9FS_RERROR_ENABLED },
    { .id = TRACE_V9FS_VERSION, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "v9fs_version", .sstate = TRACE_V9FS_VERSION_ENABLED },
    { .id = TRACE_V9FS_VERSION_RETURN, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "v9fs_version_return", .sstate = TRACE_V9FS_VERSION_RETURN_ENABLED },
    { .id = TRACE_V9FS_ATTACH, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "v9fs_attach", .sstate = TRACE_V9FS_ATTACH_ENABLED },
    { .id = TRACE_V9FS_ATTACH_RETURN, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "v9fs_attach_return", .sstate = TRACE_V9FS_ATTACH_RETURN_ENABLED },
    { .id = TRACE_V9FS_STAT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "v9fs_stat", .sstate = TRACE_V9FS_STAT_ENABLED },
    { .id = TRACE_V9FS_STAT_RETURN, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "v9fs_stat_return", .sstate = TRACE_V9FS_STAT_RETURN_ENABLED },
    { .id = TRACE_V9FS_GETATTR, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "v9fs_getattr", .sstate = TRACE_V9FS_GETATTR_ENABLED },
    { .id = TRACE_V9FS_GETATTR_RETURN, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "v9fs_getattr_return", .sstate = TRACE_V9FS_GETATTR_RETURN_ENABLED },
    { .id = TRACE_V9FS_WALK, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "v9fs_walk", .sstate = TRACE_V9FS_WALK_ENABLED },
    { .id = TRACE_V9FS_WALK_RETURN, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "v9fs_walk_return", .sstate = TRACE_V9FS_WALK_RETURN_ENABLED },
    { .id = TRACE_V9FS_OPEN, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "v9fs_open", .sstate = TRACE_V9FS_OPEN_ENABLED },
    { .id = TRACE_V9FS_OPEN_RETURN, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "v9fs_open_return", .sstate = TRACE_V9FS_OPEN_RETURN_ENABLED },
    { .id = TRACE_V9FS_LCREATE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "v9fs_lcreate", .sstate = TRACE_V9FS_LCREATE_ENABLED },
    { .id = TRACE_V9FS_LCREATE_RETURN, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "v9fs_lcreate_return", .sstate = TRACE_V9FS_LCREATE_RETURN_ENABLED },
    { .id = TRACE_V9FS_FSYNC, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "v9fs_fsync", .sstate = TRACE_V9FS_FSYNC_ENABLED },
    { .id = TRACE_V9FS_CLUNK, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "v9fs_clunk", .sstate = TRACE_V9FS_CLUNK_ENABLED },
    { .id = TRACE_V9FS_READ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "v9fs_read", .sstate = TRACE_V9FS_READ_ENABLED },
    { .id = TRACE_V9FS_READ_RETURN, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "v9fs_read_return", .sstate = TRACE_V9FS_READ_RETURN_ENABLED },
    { .id = TRACE_V9FS_READDIR, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "v9fs_readdir", .sstate = TRACE_V9FS_READDIR_ENABLED },
    { .id = TRACE_V9FS_READDIR_RETURN, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "v9fs_readdir_return", .sstate = TRACE_V9FS_READDIR_RETURN_ENABLED },
    { .id = TRACE_V9FS_WRITE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "v9fs_write", .sstate = TRACE_V9FS_WRITE_ENABLED },
    { .id = TRACE_V9FS_WRITE_RETURN, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "v9fs_write_return", .sstate = TRACE_V9FS_WRITE_RETURN_ENABLED },
    { .id = TRACE_V9FS_CREATE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "v9fs_create", .sstate = TRACE_V9FS_CREATE_ENABLED },
    { .id = TRACE_V9FS_CREATE_RETURN, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "v9fs_create_return", .sstate = TRACE_V9FS_CREATE_RETURN_ENABLED },
    { .id = TRACE_V9FS_SYMLINK, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "v9fs_symlink", .sstate = TRACE_V9FS_SYMLINK_ENABLED },
    { .id = TRACE_V9FS_SYMLINK_RETURN, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "v9fs_symlink_return", .sstate = TRACE_V9FS_SYMLINK_RETURN_ENABLED },
    { .id = TRACE_V9FS_FLUSH, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "v9fs_flush", .sstate = TRACE_V9FS_FLUSH_ENABLED },
    { .id = TRACE_V9FS_LINK, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "v9fs_link", .sstate = TRACE_V9FS_LINK_ENABLED },
    { .id = TRACE_V9FS_REMOVE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "v9fs_remove", .sstate = TRACE_V9FS_REMOVE_ENABLED },
    { .id = TRACE_V9FS_WSTAT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "v9fs_wstat", .sstate = TRACE_V9FS_WSTAT_ENABLED },
    { .id = TRACE_V9FS_MKNOD, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "v9fs_mknod", .sstate = TRACE_V9FS_MKNOD_ENABLED },
    { .id = TRACE_V9FS_MKNOD_RETURN, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "v9fs_mknod_return", .sstate = TRACE_V9FS_MKNOD_RETURN_ENABLED },
    { .id = TRACE_V9FS_LOCK, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "v9fs_lock", .sstate = TRACE_V9FS_LOCK_ENABLED },
    { .id = TRACE_V9FS_LOCK_RETURN, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "v9fs_lock_return", .sstate = TRACE_V9FS_LOCK_RETURN_ENABLED },
    { .id = TRACE_V9FS_GETLOCK, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "v9fs_getlock", .sstate = TRACE_V9FS_GETLOCK_ENABLED },
    { .id = TRACE_V9FS_GETLOCK_RETURN, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "v9fs_getlock_return", .sstate = TRACE_V9FS_GETLOCK_RETURN_ENABLED },
    { .id = TRACE_V9FS_MKDIR, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "v9fs_mkdir", .sstate = TRACE_V9FS_MKDIR_ENABLED },
    { .id = TRACE_V9FS_MKDIR_RETURN, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "v9fs_mkdir_return", .sstate = TRACE_V9FS_MKDIR_RETURN_ENABLED },
    { .id = TRACE_V9FS_XATTRWALK, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "v9fs_xattrwalk", .sstate = TRACE_V9FS_XATTRWALK_ENABLED },
    { .id = TRACE_V9FS_XATTRWALK_RETURN, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "v9fs_xattrwalk_return", .sstate = TRACE_V9FS_XATTRWALK_RETURN_ENABLED },
    { .id = TRACE_V9FS_XATTRCREATE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "v9fs_xattrcreate", .sstate = TRACE_V9FS_XATTRCREATE_ENABLED },
    { .id = TRACE_V9FS_READLINK, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "v9fs_readlink", .sstate = TRACE_V9FS_READLINK_ENABLED },
    { .id = TRACE_V9FS_READLINK_RETURN, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "v9fs_readlink_return", .sstate = TRACE_V9FS_READLINK_RETURN_ENABLED },
    { .id = TRACE_SPAPR_PCI_MSI, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "spapr_pci_msi", .sstate = TRACE_SPAPR_PCI_MSI_ENABLED },
    { .id = TRACE_SPAPR_PCI_MSI_SETUP, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "spapr_pci_msi_setup", .sstate = TRACE_SPAPR_PCI_MSI_SETUP_ENABLED },
    { .id = TRACE_SPAPR_PCI_RTAS_IBM_CHANGE_MSI, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "spapr_pci_rtas_ibm_change_msi", .sstate = TRACE_SPAPR_PCI_RTAS_IBM_CHANGE_MSI_ENABLED },
    { .id = TRACE_SPAPR_PCI_RTAS_IBM_QUERY_INTERRUPT_SOURCE_NUMBER, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "spapr_pci_rtas_ibm_query_interrupt_source_number", .sstate = TRACE_SPAPR_PCI_RTAS_IBM_QUERY_INTERRUPT_SOURCE_NUMBER_ENABLED },
    { .id = TRACE_SPAPR_PCI_MSI_WRITE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "spapr_pci_msi_write", .sstate = TRACE_SPAPR_PCI_MSI_WRITE_ENABLED },
    { .id = TRACE_SPAPR_PCI_LSI_SET, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "spapr_pci_lsi_set", .sstate = TRACE_SPAPR_PCI_LSI_SET_ENABLED },
    { .id = TRACE_SPAPR_PCI_MSI_RETRY, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "spapr_pci_msi_retry", .sstate = TRACE_SPAPR_PCI_MSI_RETRY_ENABLED },
    { .id = TRACE_SPAPR_CAS_FAILED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "spapr_cas_failed", .sstate = TRACE_SPAPR_CAS_FAILED_ENABLED },
    { .id = TRACE_SPAPR_CAS_CONTINUE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "spapr_cas_continue", .sstate = TRACE_SPAPR_CAS_CONTINUE_ENABLED },
    { .id = TRACE_SPAPR_CAS_PVR_TRY, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "spapr_cas_pvr_try", .sstate = TRACE_SPAPR_CAS_PVR_TRY_ENABLED },
    { .id = TRACE_SPAPR_CAS_PVR, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "spapr_cas_pvr", .sstate = TRACE_SPAPR_CAS_PVR_ENABLED },
    { .id = TRACE_SPAPR_IOMMU_PUT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "spapr_iommu_put", .sstate = TRACE_SPAPR_IOMMU_PUT_ENABLED },
    { .id = TRACE_SPAPR_IOMMU_GET, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "spapr_iommu_get", .sstate = TRACE_SPAPR_IOMMU_GET_ENABLED },
    { .id = TRACE_SPAPR_IOMMU_INDIRECT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "spapr_iommu_indirect", .sstate = TRACE_SPAPR_IOMMU_INDIRECT_ENABLED },
    { .id = TRACE_SPAPR_IOMMU_STUFF, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "spapr_iommu_stuff", .sstate = TRACE_SPAPR_IOMMU_STUFF_ENABLED },
    { .id = TRACE_SPAPR_IOMMU_PCI_PUT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "spapr_iommu_pci_put", .sstate = TRACE_SPAPR_IOMMU_PCI_PUT_ENABLED },
    { .id = TRACE_SPAPR_IOMMU_PCI_GET, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "spapr_iommu_pci_get", .sstate = TRACE_SPAPR_IOMMU_PCI_GET_ENABLED },
    { .id = TRACE_SPAPR_IOMMU_PCI_INDIRECT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "spapr_iommu_pci_indirect", .sstate = TRACE_SPAPR_IOMMU_PCI_INDIRECT_ENABLED },
    { .id = TRACE_SPAPR_IOMMU_PCI_STUFF, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "spapr_iommu_pci_stuff", .sstate = TRACE_SPAPR_IOMMU_PCI_STUFF_ENABLED },
    { .id = TRACE_SPAPR_IOMMU_XLATE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "spapr_iommu_xlate", .sstate = TRACE_SPAPR_IOMMU_XLATE_ENABLED },
    { .id = TRACE_SPAPR_IOMMU_NEW_TABLE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "spapr_iommu_new_table", .sstate = TRACE_SPAPR_IOMMU_NEW_TABLE_ENABLED },
    { .id = TRACE_SPAPR_IOMMU_PRE_SAVE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "spapr_iommu_pre_save", .sstate = TRACE_SPAPR_IOMMU_PRE_SAVE_ENABLED },
    { .id = TRACE_SPAPR_IOMMU_POST_LOAD, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "spapr_iommu_post_load", .sstate = TRACE_SPAPR_IOMMU_POST_LOAD_ENABLED },
    { .id = TRACE_SPAPR_IOMMU_DDW_QUERY, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "spapr_iommu_ddw_query", .sstate = TRACE_SPAPR_IOMMU_DDW_QUERY_ENABLED },
    { .id = TRACE_SPAPR_IOMMU_DDW_CREATE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "spapr_iommu_ddw_create", .sstate = TRACE_SPAPR_IOMMU_DDW_CREATE_ENABLED },
    { .id = TRACE_SPAPR_IOMMU_DDW_REMOVE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "spapr_iommu_ddw_remove", .sstate = TRACE_SPAPR_IOMMU_DDW_REMOVE_ENABLED },
    { .id = TRACE_SPAPR_IOMMU_DDW_RESET, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "spapr_iommu_ddw_reset", .sstate = TRACE_SPAPR_IOMMU_DDW_RESET_ENABLED },
    { .id = TRACE_PPC_TB_ADJUST, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "ppc_tb_adjust", .sstate = TRACE_PPC_TB_ADJUST_ENABLED },
    { .id = TRACE_PREP_IO_800_WRITEB, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "prep_io_800_writeb", .sstate = TRACE_PREP_IO_800_WRITEB_ENABLED },
    { .id = TRACE_PREP_IO_800_READB, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "prep_io_800_readb", .sstate = TRACE_PREP_IO_800_READB_ENABLED },
    { .id = TRACE_PCI_UPDATE_MAPPINGS_DEL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "pci_update_mappings_del", .sstate = TRACE_PCI_UPDATE_MAPPINGS_DEL_ENABLED },
    { .id = TRACE_PCI_UPDATE_MAPPINGS_ADD, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "pci_update_mappings_add", .sstate = TRACE_PCI_UPDATE_MAPPINGS_ADD_ENABLED },
    { .id = TRACE_PCI_CFG_READ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "pci_cfg_read", .sstate = TRACE_PCI_CFG_READ_ENABLED },
    { .id = TRACE_PCI_CFG_WRITE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "pci_cfg_write", .sstate = TRACE_PCI_CFG_WRITE_ENABLED },
    { .id = TRACE_CSS_ENABLE_FACILITY, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "css_enable_facility", .sstate = TRACE_CSS_ENABLE_FACILITY_ENABLED },
    { .id = TRACE_CSS_CRW, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "css_crw", .sstate = TRACE_CSS_CRW_ENABLED },
    { .id = TRACE_CSS_CHPID_ADD, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "css_chpid_add", .sstate = TRACE_CSS_CHPID_ADD_ENABLED },
    { .id = TRACE_CSS_NEW_IMAGE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "css_new_image", .sstate = TRACE_CSS_NEW_IMAGE_ENABLED },
    { .id = TRACE_CSS_ASSIGN_SUBCH, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "css_assign_subch", .sstate = TRACE_CSS_ASSIGN_SUBCH_ENABLED },
    { .id = TRACE_CSS_IO_INTERRUPT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "css_io_interrupt", .sstate = TRACE_CSS_IO_INTERRUPT_ENABLED },
    { .id = TRACE_CSS_ADAPTER_INTERRUPT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "css_adapter_interrupt", .sstate = TRACE_CSS_ADAPTER_INTERRUPT_ENABLED },
    { .id = TRACE_VIRTIO_CCW_INTERPRET_CCW, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "virtio_ccw_interpret_ccw", .sstate = TRACE_VIRTIO_CCW_INTERPRET_CCW_ENABLED },
    { .id = TRACE_VIRTIO_CCW_NEW_DEVICE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "virtio_ccw_new_device", .sstate = TRACE_VIRTIO_CCW_NEW_DEVICE_ENABLED },
    { .id = TRACE_VIRTIO_CCW_SET_IND, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "virtio_ccw_set_ind", .sstate = TRACE_VIRTIO_CCW_SET_IND_ENABLED },
    { .id = TRACE_VFIO_INTX_INTERRUPT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_intx_interrupt", .sstate = TRACE_VFIO_INTX_INTERRUPT_ENABLED },
    { .id = TRACE_VFIO_INTX_EOI, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_intx_eoi", .sstate = TRACE_VFIO_INTX_EOI_ENABLED },
    { .id = TRACE_VFIO_INTX_ENABLE_KVM, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_intx_enable_kvm", .sstate = TRACE_VFIO_INTX_ENABLE_KVM_ENABLED },
    { .id = TRACE_VFIO_INTX_DISABLE_KVM, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_intx_disable_kvm", .sstate = TRACE_VFIO_INTX_DISABLE_KVM_ENABLED },
    { .id = TRACE_VFIO_INTX_UPDATE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_intx_update", .sstate = TRACE_VFIO_INTX_UPDATE_ENABLED },
    { .id = TRACE_VFIO_INTX_ENABLE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_intx_enable", .sstate = TRACE_VFIO_INTX_ENABLE_ENABLED },
    { .id = TRACE_VFIO_INTX_DISABLE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_intx_disable", .sstate = TRACE_VFIO_INTX_DISABLE_ENABLED },
    { .id = TRACE_VFIO_MSI_INTERRUPT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_msi_interrupt", .sstate = TRACE_VFIO_MSI_INTERRUPT_ENABLED },
    { .id = TRACE_VFIO_MSIX_VECTOR_DO_USE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_msix_vector_do_use", .sstate = TRACE_VFIO_MSIX_VECTOR_DO_USE_ENABLED },
    { .id = TRACE_VFIO_MSIX_VECTOR_RELEASE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_msix_vector_release", .sstate = TRACE_VFIO_MSIX_VECTOR_RELEASE_ENABLED },
    { .id = TRACE_VFIO_MSIX_ENABLE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_msix_enable", .sstate = TRACE_VFIO_MSIX_ENABLE_ENABLED },
    { .id = TRACE_VFIO_MSIX_PBA_DISABLE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_msix_pba_disable", .sstate = TRACE_VFIO_MSIX_PBA_DISABLE_ENABLED },
    { .id = TRACE_VFIO_MSIX_PBA_ENABLE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_msix_pba_enable", .sstate = TRACE_VFIO_MSIX_PBA_ENABLE_ENABLED },
    { .id = TRACE_VFIO_MSIX_DISABLE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_msix_disable", .sstate = TRACE_VFIO_MSIX_DISABLE_ENABLED },
    { .id = TRACE_VFIO_MSIX_FIXUP, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_msix_fixup", .sstate = TRACE_VFIO_MSIX_FIXUP_ENABLED },
    { .id = TRACE_VFIO_MSI_ENABLE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_msi_enable", .sstate = TRACE_VFIO_MSI_ENABLE_ENABLED },
    { .id = TRACE_VFIO_MSI_DISABLE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_msi_disable", .sstate = TRACE_VFIO_MSI_DISABLE_ENABLED },
    { .id = TRACE_VFIO_PCI_LOAD_ROM, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_pci_load_rom", .sstate = TRACE_VFIO_PCI_LOAD_ROM_ENABLED },
    { .id = TRACE_VFIO_ROM_READ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_rom_read", .sstate = TRACE_VFIO_ROM_READ_ENABLED },
    { .id = TRACE_VFIO_PCI_SIZE_ROM, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_pci_size_rom", .sstate = TRACE_VFIO_PCI_SIZE_ROM_ENABLED },
    { .id = TRACE_VFIO_VGA_WRITE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_vga_write", .sstate = TRACE_VFIO_VGA_WRITE_ENABLED },
    { .id = TRACE_VFIO_VGA_READ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_vga_read", .sstate = TRACE_VFIO_VGA_READ_ENABLED },
    { .id = TRACE_VFIO_PCI_READ_CONFIG, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_pci_read_config", .sstate = TRACE_VFIO_PCI_READ_CONFIG_ENABLED },
    { .id = TRACE_VFIO_PCI_WRITE_CONFIG, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_pci_write_config", .sstate = TRACE_VFIO_PCI_WRITE_CONFIG_ENABLED },
    { .id = TRACE_VFIO_MSI_SETUP, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_msi_setup", .sstate = TRACE_VFIO_MSI_SETUP_ENABLED },
    { .id = TRACE_VFIO_MSIX_EARLY_SETUP, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_msix_early_setup", .sstate = TRACE_VFIO_MSIX_EARLY_SETUP_ENABLED },
    { .id = TRACE_VFIO_CHECK_PCIE_FLR, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_check_pcie_flr", .sstate = TRACE_VFIO_CHECK_PCIE_FLR_ENABLED },
    { .id = TRACE_VFIO_CHECK_PM_RESET, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_check_pm_reset", .sstate = TRACE_VFIO_CHECK_PM_RESET_ENABLED },
    { .id = TRACE_VFIO_CHECK_AF_FLR, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_check_af_flr", .sstate = TRACE_VFIO_CHECK_AF_FLR_ENABLED },
    { .id = TRACE_VFIO_PCI_HOT_RESET, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_pci_hot_reset", .sstate = TRACE_VFIO_PCI_HOT_RESET_ENABLED },
    { .id = TRACE_VFIO_PCI_HOT_RESET_HAS_DEP_DEVICES, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_pci_hot_reset_has_dep_devices", .sstate = TRACE_VFIO_PCI_HOT_RESET_HAS_DEP_DEVICES_ENABLED },
    { .id = TRACE_VFIO_PCI_HOT_RESET_DEP_DEVICES, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_pci_hot_reset_dep_devices", .sstate = TRACE_VFIO_PCI_HOT_RESET_DEP_DEVICES_ENABLED },
    { .id = TRACE_VFIO_PCI_HOT_RESET_RESULT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_pci_hot_reset_result", .sstate = TRACE_VFIO_PCI_HOT_RESET_RESULT_ENABLED },
    { .id = TRACE_VFIO_POPULATE_DEVICE_CONFIG, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_populate_device_config", .sstate = TRACE_VFIO_POPULATE_DEVICE_CONFIG_ENABLED },
    { .id = TRACE_VFIO_POPULATE_DEVICE_GET_IRQ_INFO_FAILURE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_populate_device_get_irq_info_failure", .sstate = TRACE_VFIO_POPULATE_DEVICE_GET_IRQ_INFO_FAILURE_ENABLED },
    { .id = TRACE_VFIO_INITFN, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_initfn", .sstate = TRACE_VFIO_INITFN_ENABLED },
    { .id = TRACE_VFIO_ADD_EXT_CAP_DROPPED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_add_ext_cap_dropped", .sstate = TRACE_VFIO_ADD_EXT_CAP_DROPPED_ENABLED },
    { .id = TRACE_VFIO_PCI_RESET, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_pci_reset", .sstate = TRACE_VFIO_PCI_RESET_ENABLED },
    { .id = TRACE_VFIO_PCI_RESET_FLR, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_pci_reset_flr", .sstate = TRACE_VFIO_PCI_RESET_FLR_ENABLED },
    { .id = TRACE_VFIO_PCI_RESET_PM, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_pci_reset_pm", .sstate = TRACE_VFIO_PCI_RESET_PM_ENABLED },
    { .id = TRACE_VFIO_PCI_EMULATED_VENDOR_ID, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_pci_emulated_vendor_id", .sstate = TRACE_VFIO_PCI_EMULATED_VENDOR_ID_ENABLED },
    { .id = TRACE_VFIO_PCI_EMULATED_DEVICE_ID, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_pci_emulated_device_id", .sstate = TRACE_VFIO_PCI_EMULATED_DEVICE_ID_ENABLED },
    { .id = TRACE_VFIO_PCI_EMULATED_SUB_VENDOR_ID, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_pci_emulated_sub_vendor_id", .sstate = TRACE_VFIO_PCI_EMULATED_SUB_VENDOR_ID_ENABLED },
    { .id = TRACE_VFIO_PCI_EMULATED_SUB_DEVICE_ID, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_pci_emulated_sub_device_id", .sstate = TRACE_VFIO_PCI_EMULATED_SUB_DEVICE_ID_ENABLED },
    { .id = TRACE_VFIO_QUIRK_ROM_BLACKLISTED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_quirk_rom_blacklisted", .sstate = TRACE_VFIO_QUIRK_ROM_BLACKLISTED_ENABLED },
    { .id = TRACE_VFIO_QUIRK_GENERIC_WINDOW_ADDRESS_WRITE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_quirk_generic_window_address_write", .sstate = TRACE_VFIO_QUIRK_GENERIC_WINDOW_ADDRESS_WRITE_ENABLED },
    { .id = TRACE_VFIO_QUIRK_GENERIC_WINDOW_DATA_READ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_quirk_generic_window_data_read", .sstate = TRACE_VFIO_QUIRK_GENERIC_WINDOW_DATA_READ_ENABLED },
    { .id = TRACE_VFIO_QUIRK_GENERIC_WINDOW_DATA_WRITE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_quirk_generic_window_data_write", .sstate = TRACE_VFIO_QUIRK_GENERIC_WINDOW_DATA_WRITE_ENABLED },
    { .id = TRACE_VFIO_QUIRK_GENERIC_MIRROR_READ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_quirk_generic_mirror_read", .sstate = TRACE_VFIO_QUIRK_GENERIC_MIRROR_READ_ENABLED },
    { .id = TRACE_VFIO_QUIRK_GENERIC_MIRROR_WRITE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_quirk_generic_mirror_write", .sstate = TRACE_VFIO_QUIRK_GENERIC_MIRROR_WRITE_ENABLED },
    { .id = TRACE_VFIO_QUIRK_ATI_3C3_READ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_quirk_ati_3c3_read", .sstate = TRACE_VFIO_QUIRK_ATI_3C3_READ_ENABLED },
    { .id = TRACE_VFIO_QUIRK_ATI_3C3_PROBE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_quirk_ati_3c3_probe", .sstate = TRACE_VFIO_QUIRK_ATI_3C3_PROBE_ENABLED },
    { .id = TRACE_VFIO_QUIRK_ATI_BAR4_PROBE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_quirk_ati_bar4_probe", .sstate = TRACE_VFIO_QUIRK_ATI_BAR4_PROBE_ENABLED },
    { .id = TRACE_VFIO_QUIRK_ATI_BAR2_PROBE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_quirk_ati_bar2_probe", .sstate = TRACE_VFIO_QUIRK_ATI_BAR2_PROBE_ENABLED },
    { .id = TRACE_VFIO_QUIRK_NVIDIA_3D0_STATE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_quirk_nvidia_3d0_state", .sstate = TRACE_VFIO_QUIRK_NVIDIA_3D0_STATE_ENABLED },
    { .id = TRACE_VFIO_QUIRK_NVIDIA_3D0_READ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_quirk_nvidia_3d0_read", .sstate = TRACE_VFIO_QUIRK_NVIDIA_3D0_READ_ENABLED },
    { .id = TRACE_VFIO_QUIRK_NVIDIA_3D0_WRITE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_quirk_nvidia_3d0_write", .sstate = TRACE_VFIO_QUIRK_NVIDIA_3D0_WRITE_ENABLED },
    { .id = TRACE_VFIO_QUIRK_NVIDIA_3D0_PROBE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_quirk_nvidia_3d0_probe", .sstate = TRACE_VFIO_QUIRK_NVIDIA_3D0_PROBE_ENABLED },
    { .id = TRACE_VFIO_QUIRK_NVIDIA_BAR5_STATE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_quirk_nvidia_bar5_state", .sstate = TRACE_VFIO_QUIRK_NVIDIA_BAR5_STATE_ENABLED },
    { .id = TRACE_VFIO_QUIRK_NVIDIA_BAR5_PROBE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_quirk_nvidia_bar5_probe", .sstate = TRACE_VFIO_QUIRK_NVIDIA_BAR5_PROBE_ENABLED },
    { .id = TRACE_VFIO_QUIRK_NVIDIA_BAR0_MSI_ACK, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_quirk_nvidia_bar0_msi_ack", .sstate = TRACE_VFIO_QUIRK_NVIDIA_BAR0_MSI_ACK_ENABLED },
    { .id = TRACE_VFIO_QUIRK_NVIDIA_BAR0_PROBE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_quirk_nvidia_bar0_probe", .sstate = TRACE_VFIO_QUIRK_NVIDIA_BAR0_PROBE_ENABLED },
    { .id = TRACE_VFIO_QUIRK_RTL8168_FAKE_LATCH, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_quirk_rtl8168_fake_latch", .sstate = TRACE_VFIO_QUIRK_RTL8168_FAKE_LATCH_ENABLED },
    { .id = TRACE_VFIO_QUIRK_RTL8168_MSIX_WRITE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_quirk_rtl8168_msix_write", .sstate = TRACE_VFIO_QUIRK_RTL8168_MSIX_WRITE_ENABLED },
    { .id = TRACE_VFIO_QUIRK_RTL8168_MSIX_READ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_quirk_rtl8168_msix_read", .sstate = TRACE_VFIO_QUIRK_RTL8168_MSIX_READ_ENABLED },
    { .id = TRACE_VFIO_QUIRK_RTL8168_PROBE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_quirk_rtl8168_probe", .sstate = TRACE_VFIO_QUIRK_RTL8168_PROBE_ENABLED },
    { .id = TRACE_VFIO_QUIRK_ATI_BONAIRE_RESET_SKIPPED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_quirk_ati_bonaire_reset_skipped", .sstate = TRACE_VFIO_QUIRK_ATI_BONAIRE_RESET_SKIPPED_ENABLED },
    { .id = TRACE_VFIO_QUIRK_ATI_BONAIRE_RESET_NO_SMC, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_quirk_ati_bonaire_reset_no_smc", .sstate = TRACE_VFIO_QUIRK_ATI_BONAIRE_RESET_NO_SMC_ENABLED },
    { .id = TRACE_VFIO_QUIRK_ATI_BONAIRE_RESET_TIMEOUT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_quirk_ati_bonaire_reset_timeout", .sstate = TRACE_VFIO_QUIRK_ATI_BONAIRE_RESET_TIMEOUT_ENABLED },
    { .id = TRACE_VFIO_QUIRK_ATI_BONAIRE_RESET_DONE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_quirk_ati_bonaire_reset_done", .sstate = TRACE_VFIO_QUIRK_ATI_BONAIRE_RESET_DONE_ENABLED },
    { .id = TRACE_VFIO_QUIRK_ATI_BONAIRE_RESET, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_quirk_ati_bonaire_reset", .sstate = TRACE_VFIO_QUIRK_ATI_BONAIRE_RESET_ENABLED },
    { .id = TRACE_VFIO_PCI_IGD_BAR4_WRITE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_pci_igd_bar4_write", .sstate = TRACE_VFIO_PCI_IGD_BAR4_WRITE_ENABLED },
    { .id = TRACE_VFIO_PCI_IGD_BDSM_ENABLED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_pci_igd_bdsm_enabled", .sstate = TRACE_VFIO_PCI_IGD_BDSM_ENABLED_ENABLED },
    { .id = TRACE_VFIO_PCI_IGD_OPREGION_ENABLED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_pci_igd_opregion_enabled", .sstate = TRACE_VFIO_PCI_IGD_OPREGION_ENABLED_ENABLED },
    { .id = TRACE_VFIO_PCI_IGD_HOST_BRIDGE_ENABLED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_pci_igd_host_bridge_enabled", .sstate = TRACE_VFIO_PCI_IGD_HOST_BRIDGE_ENABLED_ENABLED },
    { .id = TRACE_VFIO_PCI_IGD_LPC_BRIDGE_ENABLED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_pci_igd_lpc_bridge_enabled", .sstate = TRACE_VFIO_PCI_IGD_LPC_BRIDGE_ENABLED_ENABLED },
    { .id = TRACE_VFIO_REGION_WRITE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_region_write", .sstate = TRACE_VFIO_REGION_WRITE_ENABLED },
    { .id = TRACE_VFIO_REGION_READ, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_region_read", .sstate = TRACE_VFIO_REGION_READ_ENABLED },
    { .id = TRACE_VFIO_IOMMU_MAP_NOTIFY, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_iommu_map_notify", .sstate = TRACE_VFIO_IOMMU_MAP_NOTIFY_ENABLED },
    { .id = TRACE_VFIO_LISTENER_REGION_ADD_SKIP, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_listener_region_add_skip", .sstate = TRACE_VFIO_LISTENER_REGION_ADD_SKIP_ENABLED },
    { .id = TRACE_VFIO_LISTENER_REGION_ADD_IOMMU, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_listener_region_add_iommu", .sstate = TRACE_VFIO_LISTENER_REGION_ADD_IOMMU_ENABLED },
    { .id = TRACE_VFIO_LISTENER_REGION_ADD_RAM, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_listener_region_add_ram", .sstate = TRACE_VFIO_LISTENER_REGION_ADD_RAM_ENABLED },
    { .id = TRACE_VFIO_LISTENER_REGION_DEL_SKIP, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_listener_region_del_skip", .sstate = TRACE_VFIO_LISTENER_REGION_DEL_SKIP_ENABLED },
    { .id = TRACE_VFIO_LISTENER_REGION_DEL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_listener_region_del", .sstate = TRACE_VFIO_LISTENER_REGION_DEL_ENABLED },
    { .id = TRACE_VFIO_DISCONNECT_CONTAINER, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_disconnect_container", .sstate = TRACE_VFIO_DISCONNECT_CONTAINER_ENABLED },
    { .id = TRACE_VFIO_PUT_GROUP, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_put_group", .sstate = TRACE_VFIO_PUT_GROUP_ENABLED },
    { .id = TRACE_VFIO_GET_DEVICE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_get_device", .sstate = TRACE_VFIO_GET_DEVICE_ENABLED },
    { .id = TRACE_VFIO_PUT_BASE_DEVICE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_put_base_device", .sstate = TRACE_VFIO_PUT_BASE_DEVICE_ENABLED },
    { .id = TRACE_VFIO_REGION_SETUP, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_region_setup", .sstate = TRACE_VFIO_REGION_SETUP_ENABLED },
    { .id = TRACE_VFIO_REGION_MMAP_FAULT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_region_mmap_fault", .sstate = TRACE_VFIO_REGION_MMAP_FAULT_ENABLED },
    { .id = TRACE_VFIO_REGION_MMAP, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_region_mmap", .sstate = TRACE_VFIO_REGION_MMAP_ENABLED },
    { .id = TRACE_VFIO_REGION_EXIT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_region_exit", .sstate = TRACE_VFIO_REGION_EXIT_ENABLED },
    { .id = TRACE_VFIO_REGION_FINALIZE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_region_finalize", .sstate = TRACE_VFIO_REGION_FINALIZE_ENABLED },
    { .id = TRACE_VFIO_REGION_MMAPS_SET_ENABLED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_region_mmaps_set_enabled", .sstate = TRACE_VFIO_REGION_MMAPS_SET_ENABLED_ENABLED },
    { .id = TRACE_VFIO_REGION_SPARSE_MMAP_HEADER, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_region_sparse_mmap_header", .sstate = TRACE_VFIO_REGION_SPARSE_MMAP_HEADER_ENABLED },
    { .id = TRACE_VFIO_REGION_SPARSE_MMAP_ENTRY, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_region_sparse_mmap_entry", .sstate = TRACE_VFIO_REGION_SPARSE_MMAP_ENTRY_ENABLED },
    { .id = TRACE_VFIO_GET_DEV_REGION, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_get_dev_region", .sstate = TRACE_VFIO_GET_DEV_REGION_ENABLED },
    { .id = TRACE_VFIO_PLATFORM_BASE_DEVICE_INIT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_platform_base_device_init", .sstate = TRACE_VFIO_PLATFORM_BASE_DEVICE_INIT_ENABLED },
    { .id = TRACE_VFIO_PLATFORM_REALIZE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_platform_realize", .sstate = TRACE_VFIO_PLATFORM_REALIZE_ENABLED },
    { .id = TRACE_VFIO_PLATFORM_EOI, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_platform_eoi", .sstate = TRACE_VFIO_PLATFORM_EOI_ENABLED },
    { .id = TRACE_VFIO_PLATFORM_INTP_MMAP_ENABLE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_platform_intp_mmap_enable", .sstate = TRACE_VFIO_PLATFORM_INTP_MMAP_ENABLE_ENABLED },
    { .id = TRACE_VFIO_PLATFORM_INTP_INTERRUPT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_platform_intp_interrupt", .sstate = TRACE_VFIO_PLATFORM_INTP_INTERRUPT_ENABLED },
    { .id = TRACE_VFIO_PLATFORM_INTP_INJECT_PENDING_LOCKHELD, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_platform_intp_inject_pending_lockheld", .sstate = TRACE_VFIO_PLATFORM_INTP_INJECT_PENDING_LOCKHELD_ENABLED },
    { .id = TRACE_VFIO_PLATFORM_POPULATE_INTERRUPTS, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_platform_populate_interrupts", .sstate = TRACE_VFIO_PLATFORM_POPULATE_INTERRUPTS_ENABLED },
    { .id = TRACE_VFIO_INTP_INTERRUPT_SET_PENDING, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_intp_interrupt_set_pending", .sstate = TRACE_VFIO_INTP_INTERRUPT_SET_PENDING_ENABLED },
    { .id = TRACE_VFIO_PLATFORM_START_LEVEL_IRQFD_INJECTION, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_platform_start_level_irqfd_injection", .sstate = TRACE_VFIO_PLATFORM_START_LEVEL_IRQFD_INJECTION_ENABLED },
    { .id = TRACE_VFIO_PLATFORM_START_EDGE_IRQFD_INJECTION, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_platform_start_edge_irqfd_injection", .sstate = TRACE_VFIO_PLATFORM_START_EDGE_IRQFD_INJECTION_ENABLED },
    { .id = TRACE_VFIO_PREREG_LISTENER_REGION_ADD_SKIP, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_prereg_listener_region_add_skip", .sstate = TRACE_VFIO_PREREG_LISTENER_REGION_ADD_SKIP_ENABLED },
    { .id = TRACE_VFIO_PREREG_LISTENER_REGION_DEL_SKIP, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_prereg_listener_region_del_skip", .sstate = TRACE_VFIO_PREREG_LISTENER_REGION_DEL_SKIP_ENABLED },
    { .id = TRACE_VFIO_PREREG_REGISTER, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_prereg_register", .sstate = TRACE_VFIO_PREREG_REGISTER_ENABLED },
    { .id = TRACE_VFIO_PREREG_UNREGISTER, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_prereg_unregister", .sstate = TRACE_VFIO_PREREG_UNREGISTER_ENABLED },
    { .id = TRACE_VFIO_SPAPR_CREATE_WINDOW, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_spapr_create_window", .sstate = TRACE_VFIO_SPAPR_CREATE_WINDOW_ENABLED },
    { .id = TRACE_VFIO_SPAPR_REMOVE_WINDOW, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vfio_spapr_remove_window", .sstate = TRACE_VFIO_SPAPR_REMOVE_WINDOW_ENABLED },
    { .id = TRACE_MHP_ACPI_INVALID_SLOT_SELECTED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "mhp_acpi_invalid_slot_selected", .sstate = TRACE_MHP_ACPI_INVALID_SLOT_SELECTED_ENABLED },
    { .id = TRACE_MHP_ACPI_EJECTING_INVALID_SLOT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "mhp_acpi_ejecting_invalid_slot", .sstate = TRACE_MHP_ACPI_EJECTING_INVALID_SLOT_ENABLED },
    { .id = TRACE_MHP_ACPI_READ_ADDR_LO, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "mhp_acpi_read_addr_lo", .sstate = TRACE_MHP_ACPI_READ_ADDR_LO_ENABLED },
    { .id = TRACE_MHP_ACPI_READ_ADDR_HI, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "mhp_acpi_read_addr_hi", .sstate = TRACE_MHP_ACPI_READ_ADDR_HI_ENABLED },
    { .id = TRACE_MHP_ACPI_READ_SIZE_LO, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "mhp_acpi_read_size_lo", .sstate = TRACE_MHP_ACPI_READ_SIZE_LO_ENABLED },
    { .id = TRACE_MHP_ACPI_READ_SIZE_HI, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "mhp_acpi_read_size_hi", .sstate = TRACE_MHP_ACPI_READ_SIZE_HI_ENABLED },
    { .id = TRACE_MHP_ACPI_READ_PXM, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "mhp_acpi_read_pxm", .sstate = TRACE_MHP_ACPI_READ_PXM_ENABLED },
    { .id = TRACE_MHP_ACPI_READ_FLAGS, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "mhp_acpi_read_flags", .sstate = TRACE_MHP_ACPI_READ_FLAGS_ENABLED },
    { .id = TRACE_MHP_ACPI_WRITE_SLOT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "mhp_acpi_write_slot", .sstate = TRACE_MHP_ACPI_WRITE_SLOT_ENABLED },
    { .id = TRACE_MHP_ACPI_WRITE_OST_EV, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "mhp_acpi_write_ost_ev", .sstate = TRACE_MHP_ACPI_WRITE_OST_EV_ENABLED },
    { .id = TRACE_MHP_ACPI_WRITE_OST_STATUS, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "mhp_acpi_write_ost_status", .sstate = TRACE_MHP_ACPI_WRITE_OST_STATUS_ENABLED },
    { .id = TRACE_MHP_ACPI_CLEAR_INSERT_EVT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "mhp_acpi_clear_insert_evt", .sstate = TRACE_MHP_ACPI_CLEAR_INSERT_EVT_ENABLED },
    { .id = TRACE_MHP_ACPI_CLEAR_REMOVE_EVT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "mhp_acpi_clear_remove_evt", .sstate = TRACE_MHP_ACPI_CLEAR_REMOVE_EVT_ENABLED },
    { .id = TRACE_MHP_ACPI_PC_DIMM_DELETED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "mhp_acpi_pc_dimm_deleted", .sstate = TRACE_MHP_ACPI_PC_DIMM_DELETED_ENABLED },
    { .id = TRACE_MHP_ACPI_PC_DIMM_DELETE_FAILED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "mhp_acpi_pc_dimm_delete_failed", .sstate = TRACE_MHP_ACPI_PC_DIMM_DELETE_FAILED_ENABLED },
    { .id = TRACE_CPUHP_ACPI_INVALID_IDX_SELECTED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "cpuhp_acpi_invalid_idx_selected", .sstate = TRACE_CPUHP_ACPI_INVALID_IDX_SELECTED_ENABLED },
    { .id = TRACE_CPUHP_ACPI_READ_FLAGS, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "cpuhp_acpi_read_flags", .sstate = TRACE_CPUHP_ACPI_READ_FLAGS_ENABLED },
    { .id = TRACE_CPUHP_ACPI_WRITE_IDX, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "cpuhp_acpi_write_idx", .sstate = TRACE_CPUHP_ACPI_WRITE_IDX_ENABLED },
    { .id = TRACE_CPUHP_ACPI_WRITE_CMD, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "cpuhp_acpi_write_cmd", .sstate = TRACE_CPUHP_ACPI_WRITE_CMD_ENABLED },
    { .id = TRACE_CPUHP_ACPI_READ_CMD_DATA, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "cpuhp_acpi_read_cmd_data", .sstate = TRACE_CPUHP_ACPI_READ_CMD_DATA_ENABLED },
    { .id = TRACE_CPUHP_ACPI_CPU_HAS_EVENTS, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "cpuhp_acpi_cpu_has_events", .sstate = TRACE_CPUHP_ACPI_CPU_HAS_EVENTS_ENABLED },
    { .id = TRACE_CPUHP_ACPI_CLEAR_INSERTING_EVT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "cpuhp_acpi_clear_inserting_evt", .sstate = TRACE_CPUHP_ACPI_CLEAR_INSERTING_EVT_ENABLED },
    { .id = TRACE_CPUHP_ACPI_CLEAR_REMOVE_EVT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "cpuhp_acpi_clear_remove_evt", .sstate = TRACE_CPUHP_ACPI_CLEAR_REMOVE_EVT_ENABLED },
    { .id = TRACE_CPUHP_ACPI_EJECTING_INVALID_CPU, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "cpuhp_acpi_ejecting_invalid_cpu", .sstate = TRACE_CPUHP_ACPI_EJECTING_INVALID_CPU_ENABLED },
    { .id = TRACE_CPUHP_ACPI_EJECTING_CPU, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "cpuhp_acpi_ejecting_cpu", .sstate = TRACE_CPUHP_ACPI_EJECTING_CPU_ENABLED },
    { .id = TRACE_CPUHP_ACPI_WRITE_OST_EV, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "cpuhp_acpi_write_ost_ev", .sstate = TRACE_CPUHP_ACPI_WRITE_OST_EV_ENABLED },
    { .id = TRACE_CPUHP_ACPI_WRITE_OST_STATUS, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "cpuhp_acpi_write_ost_status", .sstate = TRACE_CPUHP_ACPI_WRITE_OST_STATUS_ENABLED },
    { .id = TRACE_VIRT_ACPI_SETUP, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "virt_acpi_setup", .sstate = TRACE_VIRT_ACPI_SETUP_ENABLED },
    { .id = TRACE_ALPHA_PCI_IACK_WRITE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "alpha_pci_iack_write", .sstate = TRACE_ALPHA_PCI_IACK_WRITE_ENABLED },
    { .id = TRACE_CONSOLE_GFX_NEW, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "console_gfx_new", .sstate = TRACE_CONSOLE_GFX_NEW_ENABLED },
    { .id = TRACE_CONSOLE_PUTCHAR_CSI, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "console_putchar_csi", .sstate = TRACE_CONSOLE_PUTCHAR_CSI_ENABLED },
    { .id = TRACE_CONSOLE_PUTCHAR_UNHANDLED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "console_putchar_unhandled", .sstate = TRACE_CONSOLE_PUTCHAR_UNHANDLED_ENABLED },
    { .id = TRACE_CONSOLE_TXT_NEW, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "console_txt_new", .sstate = TRACE_CONSOLE_TXT_NEW_ENABLED },
    { .id = TRACE_CONSOLE_SELECT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "console_select", .sstate = TRACE_CONSOLE_SELECT_ENABLED },
    { .id = TRACE_CONSOLE_REFRESH, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "console_refresh", .sstate = TRACE_CONSOLE_REFRESH_ENABLED },
    { .id = TRACE_DISPLAYSURFACE_CREATE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "displaysurface_create", .sstate = TRACE_DISPLAYSURFACE_CREATE_ENABLED },
    { .id = TRACE_DISPLAYSURFACE_CREATE_FROM, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "displaysurface_create_from", .sstate = TRACE_DISPLAYSURFACE_CREATE_FROM_ENABLED },
    { .id = TRACE_DISPLAYSURFACE_CREATE_PIXMAN, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "displaysurface_create_pixman", .sstate = TRACE_DISPLAYSURFACE_CREATE_PIXMAN_ENABLED },
    { .id = TRACE_DISPLAYSURFACE_FREE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "displaysurface_free", .sstate = TRACE_DISPLAYSURFACE_FREE_ENABLED },
    { .id = TRACE_DISPLAYCHANGELISTENER_REGISTER, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "displaychangelistener_register", .sstate = TRACE_DISPLAYCHANGELISTENER_REGISTER_ENABLED },
    { .id = TRACE_DISPLAYCHANGELISTENER_UNREGISTER, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "displaychangelistener_unregister", .sstate = TRACE_DISPLAYCHANGELISTENER_UNREGISTER_ENABLED },
    { .id = TRACE_PPM_SAVE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "ppm_save", .sstate = TRACE_PPM_SAVE_ENABLED },
    { .id = TRACE_GD_SWITCH, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "gd_switch", .sstate = TRACE_GD_SWITCH_ENABLED },
    { .id = TRACE_GD_UPDATE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "gd_update", .sstate = TRACE_GD_UPDATE_ENABLED },
    { .id = TRACE_GD_KEY_EVENT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "gd_key_event", .sstate = TRACE_GD_KEY_EVENT_ENABLED },
    { .id = TRACE_GD_GRAB, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "gd_grab", .sstate = TRACE_GD_GRAB_ENABLED },
    { .id = TRACE_GD_UNGRAB, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "gd_ungrab", .sstate = TRACE_GD_UNGRAB_ENABLED },
    { .id = TRACE_VNC_KEY_GUEST_LEDS, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vnc_key_guest_leds", .sstate = TRACE_VNC_KEY_GUEST_LEDS_ENABLED },
    { .id = TRACE_VNC_KEY_MAP_INIT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vnc_key_map_init", .sstate = TRACE_VNC_KEY_MAP_INIT_ENABLED },
    { .id = TRACE_VNC_KEY_EVENT_EXT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vnc_key_event_ext", .sstate = TRACE_VNC_KEY_EVENT_EXT_ENABLED },
    { .id = TRACE_VNC_KEY_EVENT_MAP, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vnc_key_event_map", .sstate = TRACE_VNC_KEY_EVENT_MAP_ENABLED },
    { .id = TRACE_VNC_KEY_SYNC_NUMLOCK, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vnc_key_sync_numlock", .sstate = TRACE_VNC_KEY_SYNC_NUMLOCK_ENABLED },
    { .id = TRACE_VNC_KEY_SYNC_CAPSLOCK, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vnc_key_sync_capslock", .sstate = TRACE_VNC_KEY_SYNC_CAPSLOCK_ENABLED },
    { .id = TRACE_INPUT_EVENT_KEY_NUMBER, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "input_event_key_number", .sstate = TRACE_INPUT_EVENT_KEY_NUMBER_ENABLED },
    { .id = TRACE_INPUT_EVENT_KEY_QCODE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "input_event_key_qcode", .sstate = TRACE_INPUT_EVENT_KEY_QCODE_ENABLED },
    { .id = TRACE_INPUT_EVENT_BTN, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "input_event_btn", .sstate = TRACE_INPUT_EVENT_BTN_ENABLED },
    { .id = TRACE_INPUT_EVENT_REL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "input_event_rel", .sstate = TRACE_INPUT_EVENT_REL_ENABLED },
    { .id = TRACE_INPUT_EVENT_ABS, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "input_event_abs", .sstate = TRACE_INPUT_EVENT_ABS_ENABLED },
    { .id = TRACE_INPUT_EVENT_SYNC, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "input_event_sync", .sstate = TRACE_INPUT_EVENT_SYNC_ENABLED },
    { .id = TRACE_INPUT_MOUSE_MODE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "input_mouse_mode", .sstate = TRACE_INPUT_MOUSE_MODE_ENABLED },
    { .id = TRACE_QEMU_SPICE_ADD_MEMSLOT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qemu_spice_add_memslot", .sstate = TRACE_QEMU_SPICE_ADD_MEMSLOT_ENABLED },
    { .id = TRACE_QEMU_SPICE_DEL_MEMSLOT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qemu_spice_del_memslot", .sstate = TRACE_QEMU_SPICE_DEL_MEMSLOT_ENABLED },
    { .id = TRACE_QEMU_SPICE_CREATE_PRIMARY_SURFACE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qemu_spice_create_primary_surface", .sstate = TRACE_QEMU_SPICE_CREATE_PRIMARY_SURFACE_ENABLED },
    { .id = TRACE_QEMU_SPICE_DESTROY_PRIMARY_SURFACE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qemu_spice_destroy_primary_surface", .sstate = TRACE_QEMU_SPICE_DESTROY_PRIMARY_SURFACE_ENABLED },
    { .id = TRACE_QEMU_SPICE_WAKEUP, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qemu_spice_wakeup", .sstate = TRACE_QEMU_SPICE_WAKEUP_ENABLED },
    { .id = TRACE_QEMU_SPICE_CREATE_UPDATE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "qemu_spice_create_update", .sstate = TRACE_QEMU_SPICE_CREATE_UPDATE_ENABLED },
    { .id = TRACE_ALSA_REVENTS, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "alsa_revents", .sstate = TRACE_ALSA_REVENTS_ENABLED },
    { .id = TRACE_ALSA_POLLOUT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "alsa_pollout", .sstate = TRACE_ALSA_POLLOUT_ENABLED },
    { .id = TRACE_ALSA_SET_HANDLER, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "alsa_set_handler", .sstate = TRACE_ALSA_SET_HANDLER_ENABLED },
    { .id = TRACE_ALSA_WROTE_ZERO, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "alsa_wrote_zero", .sstate = TRACE_ALSA_WROTE_ZERO_ENABLED },
    { .id = TRACE_ALSA_READ_ZERO, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "alsa_read_zero", .sstate = TRACE_ALSA_READ_ZERO_ENABLED },
    { .id = TRACE_ALSA_XRUN_OUT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "alsa_xrun_out", .sstate = TRACE_ALSA_XRUN_OUT_ENABLED },
    { .id = TRACE_ALSA_XRUN_IN, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "alsa_xrun_in", .sstate = TRACE_ALSA_XRUN_IN_ENABLED },
    { .id = TRACE_ALSA_RESUME_OUT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "alsa_resume_out", .sstate = TRACE_ALSA_RESUME_OUT_ENABLED },
    { .id = TRACE_ALSA_RESUME_IN, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "alsa_resume_in", .sstate = TRACE_ALSA_RESUME_IN_ENABLED },
    { .id = TRACE_ALSA_NO_FRAMES, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "alsa_no_frames", .sstate = TRACE_ALSA_NO_FRAMES_ENABLED },
    { .id = TRACE_OSS_VERSION, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "oss_version", .sstate = TRACE_OSS_VERSION_ENABLED },
    { .id = TRACE_OSS_INVALID_AVAILABLE_SIZE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "oss_invalid_available_size", .sstate = TRACE_OSS_INVALID_AVAILABLE_SIZE_ENABLED },
    { .id = TRACE_VHOST_USER_EVENT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "vhost_user_event", .sstate = TRACE_VHOST_USER_EVENT_ENABLED },
    { .id = TRACE_KVM_X86_FIXUP_MSI_ERROR, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "kvm_x86_fixup_msi_error", .sstate = TRACE_KVM_X86_FIXUP_MSI_ERROR_ENABLED },
    { .id = TRACE_KVM_X86_ADD_MSI_ROUTE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "kvm_x86_add_msi_route", .sstate = TRACE_KVM_X86_ADD_MSI_ROUTE_ENABLED },
    { .id = TRACE_KVM_X86_REMOVE_MSI_ROUTE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "kvm_x86_remove_msi_route", .sstate = TRACE_KVM_X86_REMOVE_MSI_ROUTE_ENABLED },
    { .id = TRACE_KVM_X86_UPDATE_MSI_ROUTES, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "kvm_x86_update_msi_routes", .sstate = TRACE_KVM_X86_UPDATE_MSI_ROUTES_ENABLED },
    { .id = TRACE_MMU_HELPER_DFAULT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "mmu_helper_dfault", .sstate = TRACE_MMU_HELPER_DFAULT_ENABLED },
    { .id = TRACE_MMU_HELPER_DPROT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "mmu_helper_dprot", .sstate = TRACE_MMU_HELPER_DPROT_ENABLED },
    { .id = TRACE_MMU_HELPER_DMISS, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "mmu_helper_dmiss", .sstate = TRACE_MMU_HELPER_DMISS_ENABLED },
    { .id = TRACE_MMU_HELPER_TFAULT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "mmu_helper_tfault", .sstate = TRACE_MMU_HELPER_TFAULT_ENABLED },
    { .id = TRACE_MMU_HELPER_TMISS, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "mmu_helper_tmiss", .sstate = TRACE_MMU_HELPER_TMISS_ENABLED },
    { .id = TRACE_MMU_HELPER_GET_PHYS_ADDR_CODE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "mmu_helper_get_phys_addr_code", .sstate = TRACE_MMU_HELPER_GET_PHYS_ADDR_CODE_ENABLED },
    { .id = TRACE_MMU_HELPER_GET_PHYS_ADDR_DATA, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "mmu_helper_get_phys_addr_data", .sstate = TRACE_MMU_HELPER_GET_PHYS_ADDR_DATA_ENABLED },
    { .id = TRACE_MMU_HELPER_MMU_FAULT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "mmu_helper_mmu_fault", .sstate = TRACE_MMU_HELPER_MMU_FAULT_ENABLED },
    { .id = TRACE_INT_HELPER_SET_SOFTINT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "int_helper_set_softint", .sstate = TRACE_INT_HELPER_SET_SOFTINT_ENABLED },
    { .id = TRACE_INT_HELPER_CLEAR_SOFTINT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "int_helper_clear_softint", .sstate = TRACE_INT_HELPER_CLEAR_SOFTINT_ENABLED },
    { .id = TRACE_INT_HELPER_WRITE_SOFTINT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "int_helper_write_softint", .sstate = TRACE_INT_HELPER_WRITE_SOFTINT_ENABLED },
    { .id = TRACE_INT_HELPER_ICACHE_FREEZE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "int_helper_icache_freeze", .sstate = TRACE_INT_HELPER_ICACHE_FREEZE_ENABLED },
    { .id = TRACE_INT_HELPER_DCACHE_FREEZE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "int_helper_dcache_freeze", .sstate = TRACE_INT_HELPER_DCACHE_FREEZE_ENABLED },
    { .id = TRACE_WIN_HELPER_GREGSET_ERROR, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "win_helper_gregset_error", .sstate = TRACE_WIN_HELPER_GREGSET_ERROR_ENABLED },
    { .id = TRACE_WIN_HELPER_SWITCH_PSTATE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "win_helper_switch_pstate", .sstate = TRACE_WIN_HELPER_SWITCH_PSTATE_ENABLED },
    { .id = TRACE_WIN_HELPER_NO_SWITCH_PSTATE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "win_helper_no_switch_pstate", .sstate = TRACE_WIN_HELPER_NO_SWITCH_PSTATE_ENABLED },
    { .id = TRACE_WIN_HELPER_WRPIL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "win_helper_wrpil", .sstate = TRACE_WIN_HELPER_WRPIL_ENABLED },
    { .id = TRACE_WIN_HELPER_DONE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "win_helper_done", .sstate = TRACE_WIN_HELPER_DONE_ENABLED },
    { .id = TRACE_WIN_HELPER_RETRY, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "win_helper_retry", .sstate = TRACE_WIN_HELPER_RETRY_ENABLED },
    { .id = TRACE_GET_SKEYS_NONZERO, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "get_skeys_nonzero", .sstate = TRACE_GET_SKEYS_NONZERO_ENABLED },
    { .id = TRACE_SET_SKEYS_NONZERO, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "set_skeys_nonzero", .sstate = TRACE_SET_SKEYS_NONZERO_ENABLED },
    { .id = TRACE_IOINST, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "ioinst", .sstate = TRACE_IOINST_ENABLED },
    { .id = TRACE_IOINST_SCH_ID, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "ioinst_sch_id", .sstate = TRACE_IOINST_SCH_ID_ENABLED },
    { .id = TRACE_IOINST_CHP_ID, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "ioinst_chp_id", .sstate = TRACE_IOINST_CHP_ID_ENABLED },
    { .id = TRACE_IOINST_CHSC_CMD, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "ioinst_chsc_cmd", .sstate = TRACE_IOINST_CHSC_CMD_ENABLED },
    { .id = TRACE_KVM_ENABLE_CMMA, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "kvm_enable_cmma", .sstate = TRACE_KVM_ENABLE_CMMA_ENABLED },
    { .id = TRACE_KVM_CLEAR_CMMA, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "kvm_clear_cmma", .sstate = TRACE_KVM_CLEAR_CMMA_ENABLED },
    { .id = TRACE_KVM_FAILED_CPU_STATE_SET, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "kvm_failed_cpu_state_set", .sstate = TRACE_KVM_FAILED_CPU_STATE_SET_ENABLED },
    { .id = TRACE_KVM_SIGP_FINISHED, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "kvm_sigp_finished", .sstate = TRACE_KVM_SIGP_FINISHED_ENABLED },
    { .id = TRACE_CPU_SET_STATE, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "cpu_set_state", .sstate = TRACE_CPU_SET_STATE_ENABLED },
    { .id = TRACE_CPU_HALT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "cpu_halt", .sstate = TRACE_CPU_HALT_ENABLED },
    { .id = TRACE_CPU_UNHALT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "cpu_unhalt", .sstate = TRACE_CPU_UNHALT_ENABLED },
    { .id = TRACE_KVM_FAILED_SPR_SET, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "kvm_failed_spr_set", .sstate = TRACE_KVM_FAILED_SPR_SET_ENABLED },
    { .id = TRACE_KVM_FAILED_SPR_GET, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "kvm_failed_spr_get", .sstate = TRACE_KVM_FAILED_SPR_GET_ENABLED },
    { .id = TRACE_OBJECT_DYNAMIC_CAST_ASSERT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "object_dynamic_cast_assert", .sstate = TRACE_OBJECT_DYNAMIC_CAST_ASSERT_ENABLED },
    { .id = TRACE_OBJECT_CLASS_DYNAMIC_CAST_ASSERT, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "object_class_dynamic_cast_assert", .sstate = TRACE_OBJECT_CLASS_DYNAMIC_CAST_ASSERT_ENABLED },
    { .id = TRACE_USER_SETUP_FRAME, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "user_setup_frame", .sstate = TRACE_USER_SETUP_FRAME_ENABLED },
    { .id = TRACE_USER_SETUP_RT_FRAME, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "user_setup_rt_frame", .sstate = TRACE_USER_SETUP_RT_FRAME_ENABLED },
    { .id = TRACE_USER_DO_RT_SIGRETURN, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "user_do_rt_sigreturn", .sstate = TRACE_USER_DO_RT_SIGRETURN_ENABLED },
    { .id = TRACE_USER_DO_SIGRETURN, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "user_do_sigreturn", .sstate = TRACE_USER_DO_SIGRETURN_ENABLED },
    { .id = TRACE_USER_FORCE_SIG, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "user_force_sig", .sstate = TRACE_USER_FORCE_SIG_ENABLED },
    { .id = TRACE_USER_HANDLE_SIGNAL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "user_handle_signal", .sstate = TRACE_USER_HANDLE_SIGNAL_ENABLED },
    { .id = TRACE_USER_HOST_SIGNAL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "user_host_signal", .sstate = TRACE_USER_HOST_SIGNAL_ENABLED },
    { .id = TRACE_USER_QUEUE_SIGNAL, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "user_queue_signal", .sstate = TRACE_USER_QUEUE_SIGNAL_ENABLED },
    { .id = TRACE_USER_S390X_RESTORE_SIGREGS, .vcpu_id = TRACE_VCPU_EVENT_COUNT, .name = "user_s390x_restore_sigregs", .sstate = TRACE_USER_S390X_RESTORE_SIGREGS_ENABLED },
};

