// Seed: 2526831702
module module_0;
  union packed {
    logic id_1;
    logic id_2  = 1;
    logic id_3;
  } id_4;
  ;
  initial if (1) id_4.id_1 = id_4;
  logic id_5;
  ;
  logic id_6;
  assign id_6 = 1;
  assign id_4.id_3 = id_4.id_1;
  wire id_7;
  id_8(
      1
  );
  parameter id_9 = 1;
  assign id_4 = id_6;
  assign module_1.id_2 = 0;
endmodule
module module_1 #(
    parameter id_3 = 32'd92
) (
    output wire  id_0,
    output logic id_1,
    input  tri0  id_2,
    input  wand  _id_3,
    input  tri0  id_4,
    input  uwire id_5,
    input  uwire id_6
);
  union packed {
    logic id_8[1 : id_3];
    logic [1 'b0 : -1 'b0] id_9;
  } id_10 = -1'b0;
  logic id_11;
  ;
  initial id_1 <= id_5;
  module_0 modCall_1 ();
endmodule
