/*
** ###################################################################
**     Processors:          MIMX9506AVZXN_ca55
**                          MIMX9506AVZXN_cm33
**                          MIMX9506AVZXN_cm7
**                          MIMX9506XVZXN_ca55
**                          MIMX9506XVZXN_cm33
**                          MIMX9506XVZXN_cm7
**                          MIMX9534AVZXN_ca55
**                          MIMX9534AVZXN_cm33
**                          MIMX9534AVZXN_cm7
**                          MIMX9534CVTXN_ca55
**                          MIMX9534CVTXN_cm33
**                          MIMX9534CVTXN_cm7
**                          MIMX9534CVZXN_ca55
**                          MIMX9534CVZXN_cm33
**                          MIMX9534CVZXN_cm7
**                          MIMX9534DVTXN_ca55
**                          MIMX9534DVTXN_cm33
**                          MIMX9534DVTXN_cm7
**                          MIMX9534DVZXN_ca55
**                          MIMX9534DVZXN_cm33
**                          MIMX9534DVZXN_cm7
**                          MIMX9534XVTXN_ca55
**                          MIMX9534XVTXN_cm33
**                          MIMX9534XVTXN_cm7
**                          MIMX9534XVZXN_ca55
**                          MIMX9534XVZXN_cm33
**                          MIMX9534XVZXN_cm7
**                          MIMX9536AVZXN_ca55
**                          MIMX9536AVZXN_cm33
**                          MIMX9536AVZXN_cm7
**                          MIMX9536CVTXN_ca55
**                          MIMX9536CVTXN_cm33
**                          MIMX9536CVTXN_cm7
**                          MIMX9536CVZXN_ca55
**                          MIMX9536CVZXN_cm33
**                          MIMX9536CVZXN_cm7
**                          MIMX9536DVTXN_ca55
**                          MIMX9536DVTXN_cm33
**                          MIMX9536DVTXN_cm7
**                          MIMX9536DVZXN_ca55
**                          MIMX9536DVZXN_cm33
**                          MIMX9536DVZXN_cm7
**                          MIMX9536DVZXQ_ca55
**                          MIMX9536DVZXQ_cm33
**                          MIMX9536DVZXQ_cm7
**                          MIMX9536XVTXN_ca55
**                          MIMX9536XVTXN_cm33
**                          MIMX9536XVTXN_cm7
**                          MIMX9536XVZXN_ca55
**                          MIMX9536XVZXN_cm33
**                          MIMX9536XVZXN_cm7
**                          MIMX9546AVZXN_ca55
**                          MIMX9546AVZXN_cm33
**                          MIMX9546AVZXN_cm7
**                          MIMX9546XVZXN_ca55
**                          MIMX9546XVZXN_cm33
**                          MIMX9546XVZXN_cm7
**                          MIMX9554AVTXN_ca55
**                          MIMX9554AVTXN_cm33
**                          MIMX9554AVTXN_cm7
**                          MIMX9554AVZXN_ca55
**                          MIMX9554AVZXN_cm33
**                          MIMX9554AVZXN_cm7
**                          MIMX9554CVTXN_ca55
**                          MIMX9554CVTXN_cm33
**                          MIMX9554CVTXN_cm7
**                          MIMX9554CVZXN_ca55
**                          MIMX9554CVZXN_cm33
**                          MIMX9554CVZXN_cm7
**                          MIMX9554DVTXN_ca55
**                          MIMX9554DVTXN_cm33
**                          MIMX9554DVTXN_cm7
**                          MIMX9554DVZXN_ca55
**                          MIMX9554DVZXN_cm33
**                          MIMX9554DVZXN_cm7
**                          MIMX9554XVTXN_ca55
**                          MIMX9554XVTXN_cm33
**                          MIMX9554XVTXN_cm7
**                          MIMX9554XVZXN_ca55
**                          MIMX9554XVZXN_cm33
**                          MIMX9554XVZXN_cm7
**                          MIMX9556AVZXN_ca55
**                          MIMX9556AVZXN_cm33
**                          MIMX9556AVZXN_cm7
**                          MIMX9556CVTXN_ca55
**                          MIMX9556CVTXN_cm33
**                          MIMX9556CVTXN_cm7
**                          MIMX9556CVZXN_ca55
**                          MIMX9556CVZXN_cm33
**                          MIMX9556CVZXN_cm7
**                          MIMX9556DVTXN_ca55
**                          MIMX9556DVTXN_cm33
**                          MIMX9556DVTXN_cm7
**                          MIMX9556DVZXN_ca55
**                          MIMX9556DVZXN_cm33
**                          MIMX9556DVZXN_cm7
**                          MIMX9556XVTXN_ca55
**                          MIMX9556XVTXN_cm33
**                          MIMX9556XVTXN_cm7
**                          MIMX9556XVZXN_ca55
**                          MIMX9556XVZXN_cm33
**                          MIMX9556XVZXN_cm7
**                          MIMX9574AVZXN_ca55
**                          MIMX9574AVZXN_cm33
**                          MIMX9574AVZXN_cm7
**                          MIMX9574CVTXN_ca55
**                          MIMX9574CVTXN_cm33
**                          MIMX9574CVTXN_cm7
**                          MIMX9574CVZXN_ca55
**                          MIMX9574CVZXN_cm33
**                          MIMX9574CVZXN_cm7
**                          MIMX9574DVTXN_ca55
**                          MIMX9574DVTXN_cm33
**                          MIMX9574DVTXN_cm7
**                          MIMX9574DVZXN_ca55
**                          MIMX9574DVZXN_cm33
**                          MIMX9574DVZXN_cm7
**                          MIMX9574XVTXN_ca55
**                          MIMX9574XVTXN_cm33
**                          MIMX9574XVTXN_cm7
**                          MIMX9574XVZXN_ca55
**                          MIMX9574XVZXN_cm33
**                          MIMX9574XVZXN_cm7
**                          MIMX9576AVZXN_ca55
**                          MIMX9576AVZXN_cm33
**                          MIMX9576AVZXN_cm7
**                          MIMX9576CVTXN_ca55
**                          MIMX9576CVTXN_cm33
**                          MIMX9576CVTXN_cm7
**                          MIMX9576CVZXN_ca55
**                          MIMX9576CVZXN_cm33
**                          MIMX9576CVZXN_cm7
**                          MIMX9576DVTXN_ca55
**                          MIMX9576DVTXN_cm33
**                          MIMX9576DVTXN_cm7
**                          MIMX9576DVZXN_ca55
**                          MIMX9576DVZXN_cm33
**                          MIMX9576DVZXN_cm7
**                          MIMX9576XVTXN_ca55
**                          MIMX9576XVTXN_cm33
**                          MIMX9576XVTXN_cm7
**                          MIMX9576XVZXN_ca55
**                          MIMX9576XVZXN_cm33
**                          MIMX9576XVZXN_cm7
**                          MIMX9586AVZXN_ca55
**                          MIMX9586AVZXN_cm33
**                          MIMX9586AVZXN_cm7
**                          MIMX9586XVZXN_ca55
**                          MIMX9586XVZXN_cm33
**                          MIMX9586XVZXN_cm7
**                          MIMX9594AVZXN_ca55
**                          MIMX9594AVZXN_cm33
**                          MIMX9594AVZXN_cm7
**                          MIMX9594CVTXN_ca55
**                          MIMX9594CVTXN_cm33
**                          MIMX9594CVTXN_cm7
**                          MIMX9594CVZXN_ca55
**                          MIMX9594CVZXN_cm33
**                          MIMX9594CVZXN_cm7
**                          MIMX9594DVTXN_ca55
**                          MIMX9594DVTXN_cm33
**                          MIMX9594DVTXN_cm7
**                          MIMX9594DVZXN_ca55
**                          MIMX9594DVZXN_cm33
**                          MIMX9594DVZXN_cm7
**                          MIMX9594XVTXN_ca55
**                          MIMX9594XVTXN_cm33
**                          MIMX9594XVTXN_cm7
**                          MIMX9594XVZXN_ca55
**                          MIMX9594XVZXN_cm33
**                          MIMX9594XVZXN_cm7
**                          MIMX9596AVZXN_ca55
**                          MIMX9596AVZXN_cm33
**                          MIMX9596AVZXN_cm7
**                          MIMX9596CVTXN_ca55
**                          MIMX9596CVTXN_cm33
**                          MIMX9596CVTXN_cm7
**                          MIMX9596CVZXN_ca55
**                          MIMX9596CVZXN_cm33
**                          MIMX9596CVZXN_cm7
**                          MIMX9596DVTXN_ca55
**                          MIMX9596DVTXN_cm33
**                          MIMX9596DVTXN_cm7
**                          MIMX9596DVZXN_ca55
**                          MIMX9596DVZXN_cm33
**                          MIMX9596DVZXN_cm7
**                          MIMX9596DVZXQ_ca55
**                          MIMX9596DVZXQ_cm33
**                          MIMX9596DVZXQ_cm7
**                          MIMX9596XVTXN_ca55
**                          MIMX9596XVTXN_cm33
**                          MIMX9596XVTXN_cm7
**                          MIMX9596XVZXN_ca55
**                          MIMX9596XVZXN_cm33
**                          MIMX9596XVZXN_cm7
**                          MIMX95N4AVTXN_ca55
**                          MIMX95N4AVTXN_cm33
**                          MIMX95N4AVTXN_cm7
**                          MIMX95N4AVZXN_ca55
**                          MIMX95N4AVZXN_cm33
**                          MIMX95N4AVZXN_cm7
**                          MIMX95N4CVTXN_ca55
**                          MIMX95N4CVTXN_cm33
**                          MIMX95N4CVTXN_cm7
**                          MIMX95N4CVZXN_ca55
**                          MIMX95N4CVZXN_cm33
**                          MIMX95N4CVZXN_cm7
**                          MIMX95N4DVTXN_ca55
**                          MIMX95N4DVTXN_cm33
**                          MIMX95N4DVTXN_cm7
**                          MIMX95N4DVZXN_ca55
**                          MIMX95N4DVZXN_cm33
**                          MIMX95N4DVZXN_cm7
**                          MIMX95N4XVTXN_ca55
**                          MIMX95N4XVTXN_cm33
**                          MIMX95N4XVTXN_cm7
**                          MIMX95N4XVZXN_ca55
**                          MIMX95N4XVZXN_cm33
**                          MIMX95N4XVZXN_cm7
**                          MIMX95N6AVTXN_ca55
**                          MIMX95N6AVTXN_cm33
**                          MIMX95N6AVTXN_cm7
**                          MIMX95N6AVZXN_ca55
**                          MIMX95N6AVZXN_cm33
**                          MIMX95N6AVZXN_cm7
**                          MIMX95N6CVTXN_ca55
**                          MIMX95N6CVTXN_cm33
**                          MIMX95N6CVTXN_cm7
**                          MIMX95N6CVYXN_ca55
**                          MIMX95N6CVYXN_cm33
**                          MIMX95N6CVYXN_cm7
**                          MIMX95N6CVZXN_ca55
**                          MIMX95N6CVZXN_cm33
**                          MIMX95N6CVZXN_cm7
**                          MIMX95N6DVTXN_ca55
**                          MIMX95N6DVTXN_cm33
**                          MIMX95N6DVTXN_cm7
**                          MIMX95N6DVZXN_ca55
**                          MIMX95N6DVZXN_cm33
**                          MIMX95N6DVZXN_cm7
**                          MIMX95N6XVTXN_ca55
**                          MIMX95N6XVTXN_cm33
**                          MIMX95N6XVTXN_cm7
**                          MIMX95N6XVZXN_ca55
**                          MIMX95N6XVZXN_cm33
**                          MIMX95N6XVZXN_cm7
**
**     Version:             rev. 2.0, 2024-10-29
**     Build:               b250522
**
**     Abstract:
**         CMSIS Peripheral Access Layer for USB3_CORE
**
**     Copyright 1997-2016 Freescale Semiconductor, Inc.
**     Copyright 2016-2025 NXP
**     SPDX-License-Identifier: BSD-3-Clause
**
**     http:                 www.nxp.com
**     mail:                 support@nxp.com
**
**     Revisions:
**     - rev. 1.0 (2023-01-10)
**         Initial version.
**     - rev. 2.0 (2024-10-29)
**         Change the device header file from single flat file to multiple files based on peripherals,
**         each peripheral with dedicated header file located in periphN folder.
**
** ###################################################################
*/

/*!
 * @file PERI_USB3_CORE.h
 * @version 2.0
 * @date 2024-10-29
 * @brief CMSIS Peripheral Access Layer for USB3_CORE
 *
 * CMSIS Peripheral Access Layer for USB3_CORE
 */

#if !defined(PERI_USB3_CORE_H_)
#define PERI_USB3_CORE_H_                        /**< Symbol preventing repeated inclusion */

#if (defined(CPU_MIMX9506AVZXN_ca55) || defined(CPU_MIMX9506XVZXN_ca55))
#include "MIMX9506_ca55_COMMON.h"
#elif (defined(CPU_MIMX9506AVZXN_cm33) || defined(CPU_MIMX9506XVZXN_cm33))
#include "MIMX9506_cm33_COMMON.h"
#elif (defined(CPU_MIMX9506AVZXN_cm7) || defined(CPU_MIMX9506XVZXN_cm7))
#include "MIMX9506_cm7_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_ca55) || defined(CPU_MIMX9534CVTXN_ca55) || defined(CPU_MIMX9534CVZXN_ca55) || defined(CPU_MIMX9534DVTXN_ca55) || defined(CPU_MIMX9534DVZXN_ca55) || defined(CPU_MIMX9534XVTXN_ca55) || defined(CPU_MIMX9534XVZXN_ca55))
#include "MIMX9534_ca55_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_cm33) || defined(CPU_MIMX9534CVTXN_cm33) || defined(CPU_MIMX9534CVZXN_cm33) || defined(CPU_MIMX9534DVTXN_cm33) || defined(CPU_MIMX9534DVZXN_cm33) || defined(CPU_MIMX9534XVTXN_cm33) || defined(CPU_MIMX9534XVZXN_cm33))
#include "MIMX9534_cm33_COMMON.h"
#elif (defined(CPU_MIMX9534AVZXN_cm7) || defined(CPU_MIMX9534CVTXN_cm7) || defined(CPU_MIMX9534CVZXN_cm7) || defined(CPU_MIMX9534DVTXN_cm7) || defined(CPU_MIMX9534DVZXN_cm7) || defined(CPU_MIMX9534XVTXN_cm7) || defined(CPU_MIMX9534XVZXN_cm7))
#include "MIMX9534_cm7_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_ca55) || defined(CPU_MIMX9536CVTXN_ca55) || defined(CPU_MIMX9536CVZXN_ca55) || defined(CPU_MIMX9536DVTXN_ca55) || defined(CPU_MIMX9536DVZXN_ca55) || defined(CPU_MIMX9536DVZXQ_ca55) || defined(CPU_MIMX9536XVTXN_ca55) || defined(CPU_MIMX9536XVZXN_ca55))
#include "MIMX9536_ca55_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_cm33) || defined(CPU_MIMX9536CVTXN_cm33) || defined(CPU_MIMX9536CVZXN_cm33) || defined(CPU_MIMX9536DVTXN_cm33) || defined(CPU_MIMX9536DVZXN_cm33) || defined(CPU_MIMX9536DVZXQ_cm33) || defined(CPU_MIMX9536XVTXN_cm33) || defined(CPU_MIMX9536XVZXN_cm33))
#include "MIMX9536_cm33_COMMON.h"
#elif (defined(CPU_MIMX9536AVZXN_cm7) || defined(CPU_MIMX9536CVTXN_cm7) || defined(CPU_MIMX9536CVZXN_cm7) || defined(CPU_MIMX9536DVTXN_cm7) || defined(CPU_MIMX9536DVZXN_cm7) || defined(CPU_MIMX9536DVZXQ_cm7) || defined(CPU_MIMX9536XVTXN_cm7) || defined(CPU_MIMX9536XVZXN_cm7))
#include "MIMX9536_cm7_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_ca55) || defined(CPU_MIMX9546XVZXN_ca55))
#include "MIMX9546_ca55_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_cm33) || defined(CPU_MIMX9546XVZXN_cm33))
#include "MIMX9546_cm33_COMMON.h"
#elif (defined(CPU_MIMX9546AVZXN_cm7) || defined(CPU_MIMX9546XVZXN_cm7))
#include "MIMX9546_cm7_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_ca55) || defined(CPU_MIMX9554AVZXN_ca55) || defined(CPU_MIMX9554CVTXN_ca55) || defined(CPU_MIMX9554CVZXN_ca55) || defined(CPU_MIMX9554DVTXN_ca55) || defined(CPU_MIMX9554DVZXN_ca55) || defined(CPU_MIMX9554XVTXN_ca55) || defined(CPU_MIMX9554XVZXN_ca55))
#include "MIMX9554_ca55_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_cm33) || defined(CPU_MIMX9554AVZXN_cm33) || defined(CPU_MIMX9554CVTXN_cm33) || defined(CPU_MIMX9554CVZXN_cm33) || defined(CPU_MIMX9554DVTXN_cm33) || defined(CPU_MIMX9554DVZXN_cm33) || defined(CPU_MIMX9554XVTXN_cm33) || defined(CPU_MIMX9554XVZXN_cm33))
#include "MIMX9554_cm33_COMMON.h"
#elif (defined(CPU_MIMX9554AVTXN_cm7) || defined(CPU_MIMX9554AVZXN_cm7) || defined(CPU_MIMX9554CVTXN_cm7) || defined(CPU_MIMX9554CVZXN_cm7) || defined(CPU_MIMX9554DVTXN_cm7) || defined(CPU_MIMX9554DVZXN_cm7) || defined(CPU_MIMX9554XVTXN_cm7) || defined(CPU_MIMX9554XVZXN_cm7))
#include "MIMX9554_cm7_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_ca55) || defined(CPU_MIMX9556CVTXN_ca55) || defined(CPU_MIMX9556CVZXN_ca55) || defined(CPU_MIMX9556DVTXN_ca55) || defined(CPU_MIMX9556DVZXN_ca55) || defined(CPU_MIMX9556XVTXN_ca55) || defined(CPU_MIMX9556XVZXN_ca55))
#include "MIMX9556_ca55_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_cm33) || defined(CPU_MIMX9556CVTXN_cm33) || defined(CPU_MIMX9556CVZXN_cm33) || defined(CPU_MIMX9556DVTXN_cm33) || defined(CPU_MIMX9556DVZXN_cm33) || defined(CPU_MIMX9556XVTXN_cm33) || defined(CPU_MIMX9556XVZXN_cm33))
#include "MIMX9556_cm33_COMMON.h"
#elif (defined(CPU_MIMX9556AVZXN_cm7) || defined(CPU_MIMX9556CVTXN_cm7) || defined(CPU_MIMX9556CVZXN_cm7) || defined(CPU_MIMX9556DVTXN_cm7) || defined(CPU_MIMX9556DVZXN_cm7) || defined(CPU_MIMX9556XVTXN_cm7) || defined(CPU_MIMX9556XVZXN_cm7))
#include "MIMX9556_cm7_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_ca55) || defined(CPU_MIMX9574CVTXN_ca55) || defined(CPU_MIMX9574CVZXN_ca55) || defined(CPU_MIMX9574DVTXN_ca55) || defined(CPU_MIMX9574DVZXN_ca55) || defined(CPU_MIMX9574XVTXN_ca55) || defined(CPU_MIMX9574XVZXN_ca55))
#include "MIMX9574_ca55_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_cm33) || defined(CPU_MIMX9574CVTXN_cm33) || defined(CPU_MIMX9574CVZXN_cm33) || defined(CPU_MIMX9574DVTXN_cm33) || defined(CPU_MIMX9574DVZXN_cm33) || defined(CPU_MIMX9574XVTXN_cm33) || defined(CPU_MIMX9574XVZXN_cm33))
#include "MIMX9574_cm33_COMMON.h"
#elif (defined(CPU_MIMX9574AVZXN_cm7) || defined(CPU_MIMX9574CVTXN_cm7) || defined(CPU_MIMX9574CVZXN_cm7) || defined(CPU_MIMX9574DVTXN_cm7) || defined(CPU_MIMX9574DVZXN_cm7) || defined(CPU_MIMX9574XVTXN_cm7) || defined(CPU_MIMX9574XVZXN_cm7))
#include "MIMX9574_cm7_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_ca55) || defined(CPU_MIMX9576CVTXN_ca55) || defined(CPU_MIMX9576CVZXN_ca55) || defined(CPU_MIMX9576DVTXN_ca55) || defined(CPU_MIMX9576DVZXN_ca55) || defined(CPU_MIMX9576XVTXN_ca55) || defined(CPU_MIMX9576XVZXN_ca55))
#include "MIMX9576_ca55_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_cm33) || defined(CPU_MIMX9576CVTXN_cm33) || defined(CPU_MIMX9576CVZXN_cm33) || defined(CPU_MIMX9576DVTXN_cm33) || defined(CPU_MIMX9576DVZXN_cm33) || defined(CPU_MIMX9576XVTXN_cm33) || defined(CPU_MIMX9576XVZXN_cm33))
#include "MIMX9576_cm33_COMMON.h"
#elif (defined(CPU_MIMX9576AVZXN_cm7) || defined(CPU_MIMX9576CVTXN_cm7) || defined(CPU_MIMX9576CVZXN_cm7) || defined(CPU_MIMX9576DVTXN_cm7) || defined(CPU_MIMX9576DVZXN_cm7) || defined(CPU_MIMX9576XVTXN_cm7) || defined(CPU_MIMX9576XVZXN_cm7))
#include "MIMX9576_cm7_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_ca55) || defined(CPU_MIMX9586XVZXN_ca55))
#include "MIMX9586_ca55_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_cm33) || defined(CPU_MIMX9586XVZXN_cm33))
#include "MIMX9586_cm33_COMMON.h"
#elif (defined(CPU_MIMX9586AVZXN_cm7) || defined(CPU_MIMX9586XVZXN_cm7))
#include "MIMX9586_cm7_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_ca55) || defined(CPU_MIMX9594CVTXN_ca55) || defined(CPU_MIMX9594CVZXN_ca55) || defined(CPU_MIMX9594DVTXN_ca55) || defined(CPU_MIMX9594DVZXN_ca55) || defined(CPU_MIMX9594XVTXN_ca55) || defined(CPU_MIMX9594XVZXN_ca55))
#include "MIMX9594_ca55_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_cm33) || defined(CPU_MIMX9594CVTXN_cm33) || defined(CPU_MIMX9594CVZXN_cm33) || defined(CPU_MIMX9594DVTXN_cm33) || defined(CPU_MIMX9594DVZXN_cm33) || defined(CPU_MIMX9594XVTXN_cm33) || defined(CPU_MIMX9594XVZXN_cm33))
#include "MIMX9594_cm33_COMMON.h"
#elif (defined(CPU_MIMX9594AVZXN_cm7) || defined(CPU_MIMX9594CVTXN_cm7) || defined(CPU_MIMX9594CVZXN_cm7) || defined(CPU_MIMX9594DVTXN_cm7) || defined(CPU_MIMX9594DVZXN_cm7) || defined(CPU_MIMX9594XVTXN_cm7) || defined(CPU_MIMX9594XVZXN_cm7))
#include "MIMX9594_cm7_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_ca55) || defined(CPU_MIMX9596CVTXN_ca55) || defined(CPU_MIMX9596CVZXN_ca55) || defined(CPU_MIMX9596DVTXN_ca55) || defined(CPU_MIMX9596DVZXN_ca55) || defined(CPU_MIMX9596DVZXQ_ca55) || defined(CPU_MIMX9596XVTXN_ca55) || defined(CPU_MIMX9596XVZXN_ca55))
#include "MIMX9596_ca55_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_cm33) || defined(CPU_MIMX9596CVTXN_cm33) || defined(CPU_MIMX9596CVZXN_cm33) || defined(CPU_MIMX9596DVTXN_cm33) || defined(CPU_MIMX9596DVZXN_cm33) || defined(CPU_MIMX9596DVZXQ_cm33) || defined(CPU_MIMX9596XVTXN_cm33) || defined(CPU_MIMX9596XVZXN_cm33))
#include "MIMX9596_cm33_COMMON.h"
#elif (defined(CPU_MIMX9596AVZXN_cm7) || defined(CPU_MIMX9596CVTXN_cm7) || defined(CPU_MIMX9596CVZXN_cm7) || defined(CPU_MIMX9596DVTXN_cm7) || defined(CPU_MIMX9596DVZXN_cm7) || defined(CPU_MIMX9596DVZXQ_cm7) || defined(CPU_MIMX9596XVTXN_cm7) || defined(CPU_MIMX9596XVZXN_cm7))
#include "MIMX9596_cm7_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_ca55) || defined(CPU_MIMX95N4AVZXN_ca55) || defined(CPU_MIMX95N4CVTXN_ca55) || defined(CPU_MIMX95N4CVZXN_ca55) || defined(CPU_MIMX95N4DVTXN_ca55) || defined(CPU_MIMX95N4DVZXN_ca55) || defined(CPU_MIMX95N4XVTXN_ca55) || defined(CPU_MIMX95N4XVZXN_ca55))
#include "MIMX95N4_ca55_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_cm33) || defined(CPU_MIMX95N4AVZXN_cm33) || defined(CPU_MIMX95N4CVTXN_cm33) || defined(CPU_MIMX95N4CVZXN_cm33) || defined(CPU_MIMX95N4DVTXN_cm33) || defined(CPU_MIMX95N4DVZXN_cm33) || defined(CPU_MIMX95N4XVTXN_cm33) || defined(CPU_MIMX95N4XVZXN_cm33))
#include "MIMX95N4_cm33_COMMON.h"
#elif (defined(CPU_MIMX95N4AVTXN_cm7) || defined(CPU_MIMX95N4AVZXN_cm7) || defined(CPU_MIMX95N4CVTXN_cm7) || defined(CPU_MIMX95N4CVZXN_cm7) || defined(CPU_MIMX95N4DVTXN_cm7) || defined(CPU_MIMX95N4DVZXN_cm7) || defined(CPU_MIMX95N4XVTXN_cm7) || defined(CPU_MIMX95N4XVZXN_cm7))
#include "MIMX95N4_cm7_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_ca55) || defined(CPU_MIMX95N6AVZXN_ca55) || defined(CPU_MIMX95N6CVTXN_ca55) || defined(CPU_MIMX95N6CVYXN_ca55) || defined(CPU_MIMX95N6CVZXN_ca55) || defined(CPU_MIMX95N6DVTXN_ca55) || defined(CPU_MIMX95N6DVZXN_ca55) || defined(CPU_MIMX95N6XVTXN_ca55) || defined(CPU_MIMX95N6XVZXN_ca55))
#include "MIMX95N6_ca55_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_cm33) || defined(CPU_MIMX95N6AVZXN_cm33) || defined(CPU_MIMX95N6CVTXN_cm33) || defined(CPU_MIMX95N6CVYXN_cm33) || defined(CPU_MIMX95N6CVZXN_cm33) || defined(CPU_MIMX95N6DVTXN_cm33) || defined(CPU_MIMX95N6DVZXN_cm33) || defined(CPU_MIMX95N6XVTXN_cm33) || defined(CPU_MIMX95N6XVZXN_cm33))
#include "MIMX95N6_cm33_COMMON.h"
#elif (defined(CPU_MIMX95N6AVTXN_cm7) || defined(CPU_MIMX95N6AVZXN_cm7) || defined(CPU_MIMX95N6CVTXN_cm7) || defined(CPU_MIMX95N6CVYXN_cm7) || defined(CPU_MIMX95N6CVZXN_cm7) || defined(CPU_MIMX95N6DVTXN_cm7) || defined(CPU_MIMX95N6DVZXN_cm7) || defined(CPU_MIMX95N6XVTXN_cm7) || defined(CPU_MIMX95N6XVZXN_cm7))
#include "MIMX95N6_cm7_COMMON.h"
#else
  #error "No valid CPU defined!"
#endif

/* ----------------------------------------------------------------------------
   -- Device Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup Peripheral_access_layer Device Peripheral Access Layer
 * @{
 */


/*
** Start of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic push
  #else
    #pragma push
    #pragma anon_unions
  #endif
#elif defined(__GNUC__)
  /* anonymous unions are enabled by default */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=extended
#else
  #error Not supported compiler type
#endif

/* ----------------------------------------------------------------------------
   -- USB3_CORE Peripheral Access Layer
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup USB3_CORE_Peripheral_Access_Layer USB3_CORE Peripheral Access Layer
 * @{
 */

/** USB3_CORE - Size of Registers Arrays */
#define USB3_CORE_DB_COUNT                        64u
#define USB3_CORE_GERRINJCTL_COUNT                2u
#define USB3_CORE_GTXFIFOSIZN_COUNT               8u
#define USB3_CORE_GRXFIFOSIZY_COUNT               3u
#define USB3_CORE_BRAMADDRERR_COUNT               3u

/** USB3_CORE - Register Layout Typedef */
typedef struct {
  __I  uint32_t CAPLENGTH;                         /**< Capability Registers Length and Host Controller Operational Registers, offset: 0x0 */
  __I  uint32_t HCSPARAMS1;                        /**< Structural Parameters 1, offset: 0x4 */
  __I  uint32_t HCSPARAMS2;                        /**< Structural Parameters 2, offset: 0x8 */
  __I  uint32_t HCSPARAMS3;                        /**< Structural Parameters 3, offset: 0xC */
  __I  uint32_t HCCPARAMS1;                        /**< Host Controller Capability Parameters 1, offset: 0x10 */
  __I  uint32_t DBOFF;                             /**< Doorbell Offset, offset: 0x14 */
  __I  uint32_t RTSOFF;                            /**< Runtime Register Space Offset, offset: 0x18 */
  __I  uint32_t HCCPARAMS2;                        /**< Host Controller Capability Parameters 2, offset: 0x1C */
  __IO uint32_t USBCMD;                            /**< USB Command, offset: 0x20 */
  __IO uint32_t USBSTS;                            /**< USB Status, offset: 0x24 */
#undef PAGESIZE
  __I  uint32_t PAGESIZE;                          /**< Page Size, offset: 0x28 */
       uint8_t RESERVED_0[8];
  __IO uint32_t DNCTRL;                            /**< Device Notification, offset: 0x34 */
  __IO uint32_t CRCR_LO;                           /**< Command Ring Control - Low, offset: 0x38 */
  __IO uint32_t CRCR_HI;                           /**< Command Ring Control - High, offset: 0x3C */
       uint8_t RESERVED_1[16];
  __IO uint32_t DCBAAP_LO;                         /**< Device Context Base Address Array Pointer - Low, offset: 0x50 */
  __IO uint32_t DCBAAP_HI;                         /**< Device Context Base Address Array Pointer -High, offset: 0x54 */
  __IO uint32_t CONFIG;                            /**< Configuration, offset: 0x58 */
       uint8_t RESERVED_2[964];
  __IO uint32_t PORTSC_20;                         /**< USB2 Port Status and Control, offset: 0x420 */
  __IO uint32_t PORTPMSC_20;                       /**< USB2 Port Power Management Status and Control, offset: 0x424 */
       uint32_t PORTLI_20;                         /**< USB2 Port Link Information, offset: 0x428 */
  __IO uint32_t PORTHLPMC_20;                      /**< USB2 Port Hardware LPM Control, offset: 0x42C */
  __IO uint32_t PORTSC_30;                         /**< USB3 Port Status and Control, offset: 0x430 */
  __IO uint32_t PORTPMSC_30;                       /**< USB3 Port Power Management Status and Control, offset: 0x434 */
  __I  uint32_t PORTLI_30;                         /**< USB3 Port Link Information, offset: 0x438 */
       uint32_t PORTHLPMC_30;                      /**< USB3 Port Hardware LPM Control, offset: 0x43C */
  __I  uint32_t MFINDEX;                           /**< Microframe Index, offset: 0x440 */
       uint8_t RESERVED_3[28];
  __IO uint32_t IMAN;                              /**< Interrupter Management, offset: 0x460 */
  __IO uint32_t IMOD;                              /**< Interrupter Moderation, offset: 0x464 */
  __IO uint32_t ERSTSZ;                            /**< Event Ring Segment Table Size, offset: 0x468 */
       uint8_t RESERVED_4[4];
  __IO uint32_t ERSTBA_LO;                         /**< Event Ring Segment Table Base Address - Low, offset: 0x470 */
  __IO uint32_t ERSTBA_HI;                         /**< Event Ring Segment Table Base Address -Low, offset: 0x474 */
  __IO uint32_t ERDP_LO;                           /**< Event Ring Dequeue - Low, offset: 0x478 */
  __IO uint32_t ERDP_HI;                           /**< Event Ring Dequeue - Low, offset: 0x47C */
  __IO uint32_t DB[USB3_CORE_DB_COUNT];            /**< Doorbell 0..Doorbell 63, array offset: 0x480, array step: 0x4 */
       uint8_t RESERVED_5[768];
  __IO uint32_t USBLEGSUP;                         /**< USB Legacy Support Capability, offset: 0x880 */
  __IO uint32_t USBLEGCTLSTS;                      /**< USB Legacy Support Control and Status, offset: 0x884 */
       uint8_t RESERVED_6[8];
  __I  uint32_t SUPTPRT2_DW0;                      /**< USB2 xHCI Supported Protocol Capability Data Word 0, offset: 0x890 */
  __I  uint32_t SUPTPRT2_DW1;                      /**< USB2 xHCI Supported Protocol Capability Data Word 1, offset: 0x894 */
  __I  uint32_t SUPTPRT2_DW2;                      /**< USB2 xHCI Supported Protocol Capability Data Word 2, offset: 0x898 */
  __I  uint32_t SUPTPRT2_DW3;                      /**< USB2 xHCI Supported Protocol Capability Data Word 3, offset: 0x89C */
  __I  uint32_t SUPTPRT3_DW0;                      /**< USB3 xHCI Supported Protocol Capability Data Word 0, offset: 0x8A0 */
  __I  uint32_t SUPTPRT3_DW1;                      /**< USB3 xHCI Supported Protocol Capability Data Word 1, offset: 0x8A4 */
  __I  uint32_t SUPTPRT3_DW2;                      /**< USB3 xHCI Supported Protocol Capability Data Word 2, offset: 0x8A8 */
  __I  uint32_t SUPTPRT3_DW3;                      /**< USB3 xHCI Supported Protocol Capability Data Word 3, offset: 0x8AC */
       uint8_t RESERVED_7[47184];
  __IO uint32_t GSBUSCFG0;                         /**< Global SoC Bus Configuration 0, offset: 0xC100 */
  __IO uint32_t GSBUSCFG1;                         /**< Global SoC Bus Configuration 1, offset: 0xC104 */
  __IO uint32_t GTXTHRCFG;                         /**< Global TX Threshold Control, offset: 0xC108 */
  __IO uint32_t GRXTHRCFG;                         /**< Global RX Threshold Control, offset: 0xC10C */
  __IO uint32_t GCTL;                              /**< Global Core Control, offset: 0xC110 */
       uint8_t RESERVED_8[4];
  __IO uint32_t GSTS;                              /**< Global Status, offset: 0xC118 */
  __IO uint32_t GUCTL1;                            /**< Global User Control 1, offset: 0xC11C */
       uint8_t RESERVED_9[8];
  __IO uint32_t GUID;                              /**< Global User ID, offset: 0xC128 */
  __IO uint32_t GUCTL;                             /**< Global User Control, offset: 0xC12C */
  __I  uint32_t GBUSERRADDRLO;                     /**< Global SoC Bus Error Address - Low, offset: 0xC130 */
  __I  uint32_t GBUSERRADDRHI;                     /**< Global SoC Bus Error Address - High, offset: 0xC134 */
  __IO uint32_t GPRTBIMAPLO;                       /**< Global SS Port to Bus Instance Mapping - Low, offset: 0xC138 */
       uint8_t RESERVED_10[4];
  __I  uint32_t GHWPARAMS0;                        /**< Global Hardware Parameters 0, offset: 0xC140 */
  __I  uint32_t GHWPARAMS1;                        /**< Global Hardware Parameters 1, offset: 0xC144 */
  __I  uint32_t GHWPARAMS2;                        /**< Global Hardware Parameters 2, offset: 0xC148 */
  __I  uint32_t GHWPARAMS3;                        /**< Global Hardware Parameters 3, offset: 0xC14C */
  __I  uint32_t GHWPARAMS4;                        /**< Global Hardware Parameters 4, offset: 0xC150 */
  __I  uint32_t GHWPARAMS5;                        /**< Global Hardware Parameters 5, offset: 0xC154 */
  __I  uint32_t GHWPARAMS6;                        /**< Global Hardware Parameters 6, offset: 0xC158 */
  __I  uint32_t GHWPARAMS7;                        /**< Global Hardware Parameters 7, offset: 0xC15C */
       uint8_t RESERVED_11[32];
  __IO uint32_t GPRTBIMAP_HSLO;                    /**< Global High-Speed Port to Bus Instance Mapping - Low, offset: 0xC180 */
       uint8_t RESERVED_12[4];
  __IO uint32_t GPRTBIMAP_FSLO;                    /**< Global Full-Speed Port to Bus Instance Mapping - Low, offset: 0xC188 */
       uint8_t RESERVED_13[8];
       uint32_t GERRINJCTL[USB3_CORE_GERRINJCTL_COUNT]; /**< Global Error Injection 1 Control..Global Error Injection 2 Control, array offset: 0xC194, array step: 0x4 */
  __IO uint32_t GUCTL2;                            /**< Global User Control 2, offset: 0xC19C */
       uint8_t RESERVED_14[96];
  __IO uint32_t GUSB2PHYCFG;                       /**< Global USB2 PHY Configuration, offset: 0xC200 */
       uint8_t RESERVED_15[188];
  __IO uint32_t GUSB3PIPECTL;                      /**< Global USB 3.0 PIPE Control, offset: 0xC2C0 */
       uint8_t RESERVED_16[60];
  __IO uint32_t GTXFIFOSIZ[USB3_CORE_GTXFIFOSIZN_COUNT]; /**< Global Transmit FIFO Size, array offset: 0xC300, array step: 0x4 */
       uint8_t RESERVED_17[96];
  __IO uint32_t GRXFIFOSIZ[USB3_CORE_GRXFIFOSIZY_COUNT]; /**< Global Receive FIFO Size, array offset: 0xC380, array step: 0x4 */
       uint8_t RESERVED_18[116];
  __IO uint32_t GEVNTADRLO;                        /**< Global Event Buffer Address Low, offset: 0xC400 */
  __IO uint32_t GEVNTADRHI;                        /**< Global Event Buffer Address High, offset: 0xC404 */
  __IO uint32_t GEVNTSIZ;                          /**< Global Event Buffer Size, offset: 0xC408 */
  __IO uint32_t GEVNTCOUNT;                        /**< Global Event Buffer Count, offset: 0xC40C */
       uint8_t RESERVED_19[496];
  __I  uint32_t GHWPARAMS8;                        /**< Global Hardware Parameters 8, offset: 0xC600 */
       uint8_t RESERVED_20[8];
  __IO uint32_t GUCTL3;                            /**< Global User Control 3, offset: 0xC60C */
  __IO uint32_t GTXFIFOPRIDEV;                     /**< Global Device TX FIFO DMA Priority, offset: 0xC610 */
       uint8_t RESERVED_21[4];
  __IO uint32_t GTXFIFOPRIHST;                     /**< Global Host TX FIFO DMA Priority, offset: 0xC618 */
  __IO uint32_t GRXFIFOPRIHST;                     /**< Global Host RX FIFO DMA Priority, offset: 0xC61C */
  __IO uint32_t GFIFOPRIDBC;                       /**< Global Host Debug Capability DMA Priority, offset: 0xC620 */
  __IO uint32_t GDMAHLRATIO;                       /**< Global Host FIFO DMA High-Low Priority Ratio, offset: 0xC624 */
       uint8_t RESERVED_22[8];
  __IO uint32_t GFLADJ;                            /**< Global Frame Length Adjustment, offset: 0xC630 */
       uint8_t RESERVED_23[12];
  __IO uint32_t GUSB2RHBCTL;                       /**< Global USB 2.0 Root Hub Control, offset: 0xC640 */
       uint8_t RESERVED_24[188];
  __IO uint32_t DCFG;                              /**< Device Configuration, offset: 0xC700 */
  __IO uint32_t DCTL;                              /**< Device Control 0, offset: 0xC704 */
  __IO uint32_t DEVTEN;                            /**< Device Event Enable, offset: 0xC708 */
  __I  uint32_t DSTS;                              /**< Device Status, offset: 0xC70C */
  __IO uint32_t DGCMDPAR;                          /**< Device Generic Command Parameter, offset: 0xC710 */
  __IO uint32_t DGCMD;                             /**< Device Generic Command, offset: 0xC714 */
       uint8_t RESERVED_25[8];
  __IO uint32_t DALEPENA;                          /**< Device Active USB Endpoint Enable, offset: 0xC720 */
       uint8_t RESERVED_26[220];
  __IO uint32_t DEPCMDPAR20;                       /**< Device Physical Endpoint-0 Command Parameter 2, offset: 0xC800 */
  __IO uint32_t DEPCMDPAR10;                       /**< Device Physical Endpoint-0 Command Parameter 1, offset: 0xC804 */
  __IO uint32_t DEPCMDPAR00;                       /**< Device Physical Endpoint-0 Command Parameter 0, offset: 0xC808 */
  __IO uint32_t DEPCMD0;                           /**< Device Physical Endpoint-0 Command, offset: 0xC80C */
  __IO uint32_t DEPCMDPAR21;                       /**< Device Physical Endpoint-1 Command Parameter 2, offset: 0xC810 */
  __IO uint32_t DEPCMDPAR11;                       /**< Device Physical Endpoint-1 Command Parameter 1, offset: 0xC814 */
  __IO uint32_t DEPCMDPAR01;                       /**< Device Physical Endpoint-1 Command Parameter 0, offset: 0xC818 */
  __IO uint32_t DEPCMD1;                           /**< Device Physical Endpoint-1 Command, offset: 0xC81C */
  __IO uint32_t DEPCMDPAR22;                       /**< Device Physical Endpoint-2 Command Parameter 2, offset: 0xC820 */
  __IO uint32_t DEPCMDPAR12;                       /**< Device Physical Endpoint-2 Command Parameter 1, offset: 0xC824 */
  __IO uint32_t DEPCMDPAR02;                       /**< Device Physical Endpoint-2 Command Parameter 0, offset: 0xC828 */
  __IO uint32_t DEPCMD2;                           /**< Device Physical Endpoint-2 Command, offset: 0xC82C */
  __IO uint32_t DEPCMDPAR23;                       /**< Device Physical Endpoint-3 Command Parameter 2, offset: 0xC830 */
  __IO uint32_t DEPCMDPAR13;                       /**< Device Physical Endpoint-3 Command Parameter 1, offset: 0xC834 */
  __IO uint32_t DEPCMDPAR03;                       /**< Device Physical Endpoint-3 Command Parameter 0, offset: 0xC838 */
  __IO uint32_t DEPCMD3;                           /**< Device Physical Endpoint-3 Command, offset: 0xC83C */
  __IO uint32_t DEPCMDPAR24;                       /**< Device Physical Endpoint-4 Command Parameter 2, offset: 0xC840 */
  __IO uint32_t DEPCMDPAR14;                       /**< Device Physical Endpoint-4 Command Parameter 1, offset: 0xC844 */
  __IO uint32_t DEPCMDPAR04;                       /**< Device Physical Endpoint-4 Command Parameter 0, offset: 0xC848 */
  __IO uint32_t DEPCMD4;                           /**< Device Physical Endpoint-4 Command, offset: 0xC84C */
  __IO uint32_t DEPCMDPAR25;                       /**< Device Physical Endpoint-5 Command Parameter 2, offset: 0xC850 */
  __IO uint32_t DEPCMDPAR15;                       /**< Device Physical Endpoint-5 Command Parameter 1, offset: 0xC854 */
  __IO uint32_t DEPCMDPAR05;                       /**< Device Physical Endpoint-5 Command Parameter 0, offset: 0xC858 */
  __IO uint32_t DEPCMD5;                           /**< Device Physical Endpoint-5 Command, offset: 0xC85C */
  __IO uint32_t DEPCMDPAR26;                       /**< Device Physical Endpoint-6 Command Parameter 2, offset: 0xC860 */
  __IO uint32_t DEPCMDPAR16;                       /**< Device Physical Endpoint-6 Command Parameter 1, offset: 0xC864 */
  __IO uint32_t DEPCMDPAR06;                       /**< Device Physical Endpoint-6 Command Parameter 0, offset: 0xC868 */
  __IO uint32_t DEPCMD6;                           /**< Device Physical Endpoint-6 Command, offset: 0xC86C */
  __IO uint32_t DEPCMDPAR27;                       /**< Device Physical Endpoint-7 Command Parameter 2, offset: 0xC870 */
  __IO uint32_t DEPCMDPAR17;                       /**< Device Physical Endpoint-7 Command Parameter 1, offset: 0xC874 */
  __IO uint32_t DEPCMDPAR07;                       /**< Device Physical Endpoint-7 Command Parameter 0, offset: 0xC878 */
  __IO uint32_t DEPCMD7;                           /**< Device Physical Endpoint-7 Command, offset: 0xC87C */
  __IO uint32_t DEPCMDPAR28;                       /**< Device Physical Endpoint-8 Command Parameter 2, offset: 0xC880 */
  __IO uint32_t DEPCMDPAR18;                       /**< Device Physical Endpoint-8 Command Parameter 1, offset: 0xC884 */
  __IO uint32_t DEPCMDPAR08;                       /**< Device Physical Endpoint-8 Command Parameter 0, offset: 0xC888 */
  __IO uint32_t DEPCMD8;                           /**< Device Physical Endpoint-8 Command, offset: 0xC88C */
  __IO uint32_t DEPCMDPAR29;                       /**< Device Physical Endpoint-9 Command Parameter 2, offset: 0xC890 */
  __IO uint32_t DEPCMDPAR19;                       /**< Device Physical Endpoint-9 Command Parameter 1, offset: 0xC894 */
  __IO uint32_t DEPCMDPAR09;                       /**< Device Physical Endpoint-9 Command Parameter 0, offset: 0xC898 */
  __IO uint32_t DEPCMD9;                           /**< Device Physical Endpoint-9 Command, offset: 0xC89C */
  __IO uint32_t DEPCMDPAR210;                      /**< Device Physical Endpoint-10 Command Parameter 2, offset: 0xC8A0 */
  __IO uint32_t DEPCMDPAR110;                      /**< Device Physical Endpoint-10 Command Parameter 1, offset: 0xC8A4 */
  __IO uint32_t DEPCMDPAR010;                      /**< Device Physical Endpoint-10 Command Parameter 0, offset: 0xC8A8 */
  __IO uint32_t DEPCMD10;                          /**< Device Physical Endpoint-10 Command, offset: 0xC8AC */
  __IO uint32_t DEPCMDPAR211;                      /**< Device Physical Endpoint-11 Command Parameter 2, offset: 0xC8B0 */
  __IO uint32_t DEPCMDPAR111;                      /**< Device Physical Endpoint-11 Command Parameter 1, offset: 0xC8B4 */
  __IO uint32_t DEPCMDPAR011;                      /**< Device Physical Endpoint-11 Command Parameter 0, offset: 0xC8B8 */
  __IO uint32_t DEPCMD11;                          /**< Device Physical Endpoint-11 Command, offset: 0xC8BC */
  __IO uint32_t DEPCMDPAR212;                      /**< Device Physical Endpoint-12 Command Parameter 2, offset: 0xC8C0 */
  __IO uint32_t DEPCMDPAR112;                      /**< Device Physical Endpoint-12 Command Parameter 1, offset: 0xC8C4 */
  __IO uint32_t DEPCMDPAR012;                      /**< Device Physical Endpoint-12 Command Parameter 0, offset: 0xC8C8 */
  __IO uint32_t DEPCMD12;                          /**< Device Physical Endpoint-12 Command, offset: 0xC8CC */
  __IO uint32_t DEPCMDPAR213;                      /**< Device Physical Endpoint-13 Command Parameter 2, offset: 0xC8D0 */
  __IO uint32_t DEPCMDPAR113;                      /**< Device Physical Endpoint-13 Command Parameter 1, offset: 0xC8D4 */
  __IO uint32_t DEPCMDPAR013;                      /**< Device Physical Endpoint-13 Command Parameter 0, offset: 0xC8D8 */
  __IO uint32_t DEPCMD13;                          /**< Device Physical Endpoint-13 Command, offset: 0xC8DC */
  __IO uint32_t DEPCMDPAR214;                      /**< Device Physical Endpoint-14 Command Parameter 2, offset: 0xC8E0 */
  __IO uint32_t DEPCMDPAR114;                      /**< Device Physical Endpoint-14 Command Parameter 1, offset: 0xC8E4 */
  __IO uint32_t DEPCMDPAR014;                      /**< Device Physical Endpoint-14 Command Parameter 0, offset: 0xC8E8 */
  __IO uint32_t DEPCMD14;                          /**< Device Physical Endpoint-14 Command, offset: 0xC8EC */
  __IO uint32_t DEPCMDPAR215;                      /**< Device Physical Endpoint-15 Command Parameter 2, offset: 0xC8F0 */
  __IO uint32_t DEPCMDPAR115;                      /**< Device Physical Endpoint-15 Command Parameter 1, offset: 0xC8F4 */
  __IO uint32_t DEPCMDPAR015;                      /**< Device Physical Endpoint-15 Command Parameter 0, offset: 0xC8F8 */
  __IO uint32_t DEPCMD15;                          /**< Device Physical Endpoint-15 Command, offset: 0xC8FC */
       uint8_t RESERVED_27[256];
  __IO uint32_t DEV_IMOD;                          /**< Device Interrupt Moderation, offset: 0xCA00 */
       uint8_t RESERVED_28[556];
  __IO uint32_t BCFG;                              /**< BC Configuration, offset: 0xCC30 */
       uint8_t RESERVED_29[4];
  __IO uint32_t BCEVT;                             /**< BC Event, offset: 0xCC38 */
  __IO uint32_t BCEVTEN;                           /**< BC Event Enable, offset: 0xCC3C */
       uint8_t RESERVED_30[960];
  __IO uint32_t LU1LFPSRXTIM0;                     /**< U1/U2 LFPS RX Timer, offset: 0xD000 */
       uint8_t RESERVED_31[28];
  __IO uint32_t LINK_SETTINGS0;                    /**< Link Setting, offset: 0xD020 */
  __IO uint32_t LLUCTL0;                           /**< Link User Control, offset: 0xD024 */
  __IO uint32_t LPTMDPDELAY0;                      /**< Link Datapath Delay, offset: 0xD028 */
       uint8_t RESERVED_32[2004];
  __IO uint32_t BU3RHBDBG;                         /**< U3 Root Hub Debug, offset: 0xD800 */
       uint8_t RESERVED_33[76];
  __I  uint32_t BRSERRCNT;                         /**< Block RAM Single Bit Error Count, offset: 0xD850 */
  __I  uint32_t BRMERRCNT;                         /**< Block RAM Multiple Bit Error Count, offset: 0xD854 */
  __I  uint32_t BRMECCERR;                         /**< Block RAM ECC Error Vector, offset: 0xD858 */
  __IO uint32_t BRERRCTL;                          /**< Block RAM ECC Error Control, offset: 0xD85C */
  __I  uint32_t BRAMADDRERR[USB3_CORE_BRAMADDRERR_COUNT]; /**< Block RAM0 Address Error..Block RAM2 Address Error, array offset: 0xD860, array step: 0x4 */
} USB3_CORE_Type;

/* ----------------------------------------------------------------------------
   -- USB3_CORE Register Masks
   ---------------------------------------------------------------------------- */

/*!
 * @addtogroup USB3_CORE_Register_Masks USB3_CORE Register Masks
 * @{
 */

/*! @name CAPLENGTH - Capability Registers Length and Host Controller Operational Registers */
/*! @{ */

#define USB3_CORE_CAPLENGTH_CAPLENGTH_MASK       (0xFFU)
#define USB3_CORE_CAPLENGTH_CAPLENGTH_SHIFT      (0U)
/*! CAPLENGTH - Capability Registers Length */
#define USB3_CORE_CAPLENGTH_CAPLENGTH(x)         (((uint32_t)(((uint32_t)(x)) << USB3_CORE_CAPLENGTH_CAPLENGTH_SHIFT)) & USB3_CORE_CAPLENGTH_CAPLENGTH_MASK)

#define USB3_CORE_CAPLENGTH_HCIVERSION_MASK      (0xFFFF0000U)
#define USB3_CORE_CAPLENGTH_HCIVERSION_SHIFT     (16U)
/*! HCIVERSION - Host Controller Interface Version Number */
#define USB3_CORE_CAPLENGTH_HCIVERSION(x)        (((uint32_t)(((uint32_t)(x)) << USB3_CORE_CAPLENGTH_HCIVERSION_SHIFT)) & USB3_CORE_CAPLENGTH_HCIVERSION_MASK)
/*! @} */

/*! @name HCSPARAMS1 - Structural Parameters 1 */
/*! @{ */

#define USB3_CORE_HCSPARAMS1_MAXSLOTS_MASK       (0xFFU)
#define USB3_CORE_HCSPARAMS1_MAXSLOTS_SHIFT      (0U)
/*! MAXSLOTS - Number of Device Slots */
#define USB3_CORE_HCSPARAMS1_MAXSLOTS(x)         (((uint32_t)(((uint32_t)(x)) << USB3_CORE_HCSPARAMS1_MAXSLOTS_SHIFT)) & USB3_CORE_HCSPARAMS1_MAXSLOTS_MASK)

#define USB3_CORE_HCSPARAMS1_MAXINTRS_MASK       (0x7FF00U)
#define USB3_CORE_HCSPARAMS1_MAXINTRS_SHIFT      (8U)
/*! MAXINTRS - Number of Interrupters */
#define USB3_CORE_HCSPARAMS1_MAXINTRS(x)         (((uint32_t)(((uint32_t)(x)) << USB3_CORE_HCSPARAMS1_MAXINTRS_SHIFT)) & USB3_CORE_HCSPARAMS1_MAXINTRS_MASK)

#define USB3_CORE_HCSPARAMS1_MAXPORTS_MASK       (0xFF000000U)
#define USB3_CORE_HCSPARAMS1_MAXPORTS_SHIFT      (24U)
/*! MAXPORTS - Number of Ports */
#define USB3_CORE_HCSPARAMS1_MAXPORTS(x)         (((uint32_t)(((uint32_t)(x)) << USB3_CORE_HCSPARAMS1_MAXPORTS_SHIFT)) & USB3_CORE_HCSPARAMS1_MAXPORTS_MASK)
/*! @} */

/*! @name HCSPARAMS2 - Structural Parameters 2 */
/*! @{ */

#define USB3_CORE_HCSPARAMS2_IST_MASK            (0xFU)
#define USB3_CORE_HCSPARAMS2_IST_SHIFT           (0U)
#define USB3_CORE_HCSPARAMS2_IST(x)              (((uint32_t)(((uint32_t)(x)) << USB3_CORE_HCSPARAMS2_IST_SHIFT)) & USB3_CORE_HCSPARAMS2_IST_MASK)

#define USB3_CORE_HCSPARAMS2_ERSTMAX_MASK        (0xF0U)
#define USB3_CORE_HCSPARAMS2_ERSTMAX_SHIFT       (4U)
#define USB3_CORE_HCSPARAMS2_ERSTMAX(x)          (((uint32_t)(((uint32_t)(x)) << USB3_CORE_HCSPARAMS2_ERSTMAX_SHIFT)) & USB3_CORE_HCSPARAMS2_ERSTMAX_MASK)

#define USB3_CORE_HCSPARAMS2_MAXSCRATCHPADBUFS_HI_MASK (0x3E00000U)
#define USB3_CORE_HCSPARAMS2_MAXSCRATCHPADBUFS_HI_SHIFT (21U)
/*! MAXSCRATCHPADBUFS_HI - Max Scratchpad Bufs High */
#define USB3_CORE_HCSPARAMS2_MAXSCRATCHPADBUFS_HI(x) (((uint32_t)(((uint32_t)(x)) << USB3_CORE_HCSPARAMS2_MAXSCRATCHPADBUFS_HI_SHIFT)) & USB3_CORE_HCSPARAMS2_MAXSCRATCHPADBUFS_HI_MASK)

#define USB3_CORE_HCSPARAMS2_SPR_MASK            (0x4000000U)
#define USB3_CORE_HCSPARAMS2_SPR_SHIFT           (26U)
#define USB3_CORE_HCSPARAMS2_SPR(x)              (((uint32_t)(((uint32_t)(x)) << USB3_CORE_HCSPARAMS2_SPR_SHIFT)) & USB3_CORE_HCSPARAMS2_SPR_MASK)

#define USB3_CORE_HCSPARAMS2_MAXSCRATCHPADBUFS_MASK (0xF8000000U)
#define USB3_CORE_HCSPARAMS2_MAXSCRATCHPADBUFS_SHIFT (27U)
/*! MAXSCRATCHPADBUFS - Max Scratchpad Bufs Low */
#define USB3_CORE_HCSPARAMS2_MAXSCRATCHPADBUFS(x) (((uint32_t)(((uint32_t)(x)) << USB3_CORE_HCSPARAMS2_MAXSCRATCHPADBUFS_SHIFT)) & USB3_CORE_HCSPARAMS2_MAXSCRATCHPADBUFS_MASK)
/*! @} */

/*! @name HCSPARAMS3 - Structural Parameters 3 */
/*! @{ */

#define USB3_CORE_HCSPARAMS3_U1_DEVICE_EXIT_LAT_MASK (0xFFU)
#define USB3_CORE_HCSPARAMS3_U1_DEVICE_EXIT_LAT_SHIFT (0U)
/*! U1_DEVICE_EXIT_LAT - U1 Device Exit Latency */
#define USB3_CORE_HCSPARAMS3_U1_DEVICE_EXIT_LAT(x) (((uint32_t)(((uint32_t)(x)) << USB3_CORE_HCSPARAMS3_U1_DEVICE_EXIT_LAT_SHIFT)) & USB3_CORE_HCSPARAMS3_U1_DEVICE_EXIT_LAT_MASK)

#define USB3_CORE_HCSPARAMS3_U2_DEVICE_EXIT_LAT_MASK (0xFFFF0000U)
#define USB3_CORE_HCSPARAMS3_U2_DEVICE_EXIT_LAT_SHIFT (16U)
/*! U2_DEVICE_EXIT_LAT - U2 Device Exit Latency */
#define USB3_CORE_HCSPARAMS3_U2_DEVICE_EXIT_LAT(x) (((uint32_t)(((uint32_t)(x)) << USB3_CORE_HCSPARAMS3_U2_DEVICE_EXIT_LAT_SHIFT)) & USB3_CORE_HCSPARAMS3_U2_DEVICE_EXIT_LAT_MASK)
/*! @} */

/*! @name HCCPARAMS1 - Host Controller Capability Parameters 1 */
/*! @{ */

#define USB3_CORE_HCCPARAMS1_AC64_MASK           (0x1U)
#define USB3_CORE_HCCPARAMS1_AC64_SHIFT          (0U)
/*! AC64 - 64-bit Addressing Capability */
#define USB3_CORE_HCCPARAMS1_AC64(x)             (((uint32_t)(((uint32_t)(x)) << USB3_CORE_HCCPARAMS1_AC64_SHIFT)) & USB3_CORE_HCCPARAMS1_AC64_MASK)

#define USB3_CORE_HCCPARAMS1_BNC_MASK            (0x2U)
#define USB3_CORE_HCCPARAMS1_BNC_SHIFT           (1U)
/*! BNC - BW Negotiation Capability */
#define USB3_CORE_HCCPARAMS1_BNC(x)              (((uint32_t)(((uint32_t)(x)) << USB3_CORE_HCCPARAMS1_BNC_SHIFT)) & USB3_CORE_HCCPARAMS1_BNC_MASK)

#define USB3_CORE_HCCPARAMS1_CSZ_MASK            (0x4U)
#define USB3_CORE_HCCPARAMS1_CSZ_SHIFT           (2U)
/*! CSZ - Context Size */
#define USB3_CORE_HCCPARAMS1_CSZ(x)              (((uint32_t)(((uint32_t)(x)) << USB3_CORE_HCCPARAMS1_CSZ_SHIFT)) & USB3_CORE_HCCPARAMS1_CSZ_MASK)

#define USB3_CORE_HCCPARAMS1_PPC_MASK            (0x8U)
#define USB3_CORE_HCCPARAMS1_PPC_SHIFT           (3U)
/*! PPC - Port Power Control */
#define USB3_CORE_HCCPARAMS1_PPC(x)              (((uint32_t)(((uint32_t)(x)) << USB3_CORE_HCCPARAMS1_PPC_SHIFT)) & USB3_CORE_HCCPARAMS1_PPC_MASK)

#define USB3_CORE_HCCPARAMS1_PIND_MASK           (0x10U)
#define USB3_CORE_HCCPARAMS1_PIND_SHIFT          (4U)
/*! PIND - Port Indicators */
#define USB3_CORE_HCCPARAMS1_PIND(x)             (((uint32_t)(((uint32_t)(x)) << USB3_CORE_HCCPARAMS1_PIND_SHIFT)) & USB3_CORE_HCCPARAMS1_PIND_MASK)

#define USB3_CORE_HCCPARAMS1_LHRC_MASK           (0x20U)
#define USB3_CORE_HCCPARAMS1_LHRC_SHIFT          (5U)
/*! LHRC - Light HC Reset Capability */
#define USB3_CORE_HCCPARAMS1_LHRC(x)             (((uint32_t)(((uint32_t)(x)) << USB3_CORE_HCCPARAMS1_LHRC_SHIFT)) & USB3_CORE_HCCPARAMS1_LHRC_MASK)

#define USB3_CORE_HCCPARAMS1_LTC_MASK            (0x40U)
#define USB3_CORE_HCCPARAMS1_LTC_SHIFT           (6U)
/*! LTC - Latency Tolerance Messaging Capability */
#define USB3_CORE_HCCPARAMS1_LTC(x)              (((uint32_t)(((uint32_t)(x)) << USB3_CORE_HCCPARAMS1_LTC_SHIFT)) & USB3_CORE_HCCPARAMS1_LTC_MASK)

#define USB3_CORE_HCCPARAMS1_NSS_MASK            (0x80U)
#define USB3_CORE_HCCPARAMS1_NSS_SHIFT           (7U)
/*! NSS - No Secondary SID Support */
#define USB3_CORE_HCCPARAMS1_NSS(x)              (((uint32_t)(((uint32_t)(x)) << USB3_CORE_HCCPARAMS1_NSS_SHIFT)) & USB3_CORE_HCCPARAMS1_NSS_MASK)

#define USB3_CORE_HCCPARAMS1_PAE_MASK            (0x100U)
#define USB3_CORE_HCCPARAMS1_PAE_SHIFT           (8U)
/*! PAE - Parse All Event Data */
#define USB3_CORE_HCCPARAMS1_PAE(x)              (((uint32_t)(((uint32_t)(x)) << USB3_CORE_HCCPARAMS1_PAE_SHIFT)) & USB3_CORE_HCCPARAMS1_PAE_MASK)

#define USB3_CORE_HCCPARAMS1_SPC_MASK            (0x200U)
#define USB3_CORE_HCCPARAMS1_SPC_SHIFT           (9U)
/*! SPC - Short Packet Capability */
#define USB3_CORE_HCCPARAMS1_SPC(x)              (((uint32_t)(((uint32_t)(x)) << USB3_CORE_HCCPARAMS1_SPC_SHIFT)) & USB3_CORE_HCCPARAMS1_SPC_MASK)

#define USB3_CORE_HCCPARAMS1_SEC_MASK            (0x400U)
#define USB3_CORE_HCCPARAMS1_SEC_SHIFT           (10U)
/*! SEC - Stopped EDLTA Capability */
#define USB3_CORE_HCCPARAMS1_SEC(x)              (((uint32_t)(((uint32_t)(x)) << USB3_CORE_HCCPARAMS1_SEC_SHIFT)) & USB3_CORE_HCCPARAMS1_SEC_MASK)

#define USB3_CORE_HCCPARAMS1_CFC_MASK            (0x800U)
#define USB3_CORE_HCCPARAMS1_CFC_SHIFT           (11U)
/*! CFC - Contiguous Frame ID Capability */
#define USB3_CORE_HCCPARAMS1_CFC(x)              (((uint32_t)(((uint32_t)(x)) << USB3_CORE_HCCPARAMS1_CFC_SHIFT)) & USB3_CORE_HCCPARAMS1_CFC_MASK)

#define USB3_CORE_HCCPARAMS1_MAXPSASIZE_MASK     (0xF000U)
#define USB3_CORE_HCCPARAMS1_MAXPSASIZE_SHIFT    (12U)
/*! MAXPSASIZE - Maximum Primary Stream Array Size */
#define USB3_CORE_HCCPARAMS1_MAXPSASIZE(x)       (((uint32_t)(((uint32_t)(x)) << USB3_CORE_HCCPARAMS1_MAXPSASIZE_SHIFT)) & USB3_CORE_HCCPARAMS1_MAXPSASIZE_MASK)

#define USB3_CORE_HCCPARAMS1_XECP_MASK           (0xFFFF0000U)
#define USB3_CORE_HCCPARAMS1_XECP_SHIFT          (16U)
/*! XECP - xHCI Extended Capabilities Pointer */
#define USB3_CORE_HCCPARAMS1_XECP(x)             (((uint32_t)(((uint32_t)(x)) << USB3_CORE_HCCPARAMS1_XECP_SHIFT)) & USB3_CORE_HCCPARAMS1_XECP_MASK)
/*! @} */

/*! @name DBOFF - Doorbell Offset */
/*! @{ */

#define USB3_CORE_DBOFF_DOORBELL_ARRAY_OFFSET_MASK (0xFFFFFFFCU)
#define USB3_CORE_DBOFF_DOORBELL_ARRAY_OFFSET_SHIFT (2U)
/*! DOORBELL_ARRAY_OFFSET - Doorbell Array Offset */
#define USB3_CORE_DBOFF_DOORBELL_ARRAY_OFFSET(x) (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DBOFF_DOORBELL_ARRAY_OFFSET_SHIFT)) & USB3_CORE_DBOFF_DOORBELL_ARRAY_OFFSET_MASK)
/*! @} */

/*! @name RTSOFF - Runtime Register Space Offset */
/*! @{ */

#define USB3_CORE_RTSOFF_RUNTIME_REG_SPACE_OFFSET_MASK (0xFFFFFFE0U)
#define USB3_CORE_RTSOFF_RUNTIME_REG_SPACE_OFFSET_SHIFT (5U)
/*! RUNTIME_REG_SPACE_OFFSET - Runtime Register Space Offset */
#define USB3_CORE_RTSOFF_RUNTIME_REG_SPACE_OFFSET(x) (((uint32_t)(((uint32_t)(x)) << USB3_CORE_RTSOFF_RUNTIME_REG_SPACE_OFFSET_SHIFT)) & USB3_CORE_RTSOFF_RUNTIME_REG_SPACE_OFFSET_MASK)
/*! @} */

/*! @name HCCPARAMS2 - Host Controller Capability Parameters 2 */
/*! @{ */

#define USB3_CORE_HCCPARAMS2_U3C_MASK            (0x1U)
#define USB3_CORE_HCCPARAMS2_U3C_SHIFT           (0U)
/*! U3C - U3 Entry Capability */
#define USB3_CORE_HCCPARAMS2_U3C(x)              (((uint32_t)(((uint32_t)(x)) << USB3_CORE_HCCPARAMS2_U3C_SHIFT)) & USB3_CORE_HCCPARAMS2_U3C_MASK)

#define USB3_CORE_HCCPARAMS2_CMC_MASK            (0x2U)
#define USB3_CORE_HCCPARAMS2_CMC_SHIFT           (1U)
/*! CMC - Configure Endpoint Command Max Exit Latency Too Large Capability */
#define USB3_CORE_HCCPARAMS2_CMC(x)              (((uint32_t)(((uint32_t)(x)) << USB3_CORE_HCCPARAMS2_CMC_SHIFT)) & USB3_CORE_HCCPARAMS2_CMC_MASK)

#define USB3_CORE_HCCPARAMS2_FSC_MASK            (0x4U)
#define USB3_CORE_HCCPARAMS2_FSC_SHIFT           (2U)
/*! FSC - Force Save Context Capability */
#define USB3_CORE_HCCPARAMS2_FSC(x)              (((uint32_t)(((uint32_t)(x)) << USB3_CORE_HCCPARAMS2_FSC_SHIFT)) & USB3_CORE_HCCPARAMS2_FSC_MASK)

#define USB3_CORE_HCCPARAMS2_CTC_MASK            (0x8U)
#define USB3_CORE_HCCPARAMS2_CTC_SHIFT           (3U)
/*! CTC - Compliance Transition Capability */
#define USB3_CORE_HCCPARAMS2_CTC(x)              (((uint32_t)(((uint32_t)(x)) << USB3_CORE_HCCPARAMS2_CTC_SHIFT)) & USB3_CORE_HCCPARAMS2_CTC_MASK)

#define USB3_CORE_HCCPARAMS2_LEC_MASK            (0x10U)
#define USB3_CORE_HCCPARAMS2_LEC_SHIFT           (4U)
/*! LEC - Large ESIT Payload Capability */
#define USB3_CORE_HCCPARAMS2_LEC(x)              (((uint32_t)(((uint32_t)(x)) << USB3_CORE_HCCPARAMS2_LEC_SHIFT)) & USB3_CORE_HCCPARAMS2_LEC_MASK)

#define USB3_CORE_HCCPARAMS2_CIC_MASK            (0x20U)
#define USB3_CORE_HCCPARAMS2_CIC_SHIFT           (5U)
/*! CIC - Configuration Information Capability */
#define USB3_CORE_HCCPARAMS2_CIC(x)              (((uint32_t)(((uint32_t)(x)) << USB3_CORE_HCCPARAMS2_CIC_SHIFT)) & USB3_CORE_HCCPARAMS2_CIC_MASK)
/*! @} */

/*! @name USBCMD - USB Command */
/*! @{ */

#define USB3_CORE_USBCMD_R_S_MASK                (0x1U)
#define USB3_CORE_USBCMD_R_S_SHIFT               (0U)
/*! R_S - Run/Stop */
#define USB3_CORE_USBCMD_R_S(x)                  (((uint32_t)(((uint32_t)(x)) << USB3_CORE_USBCMD_R_S_SHIFT)) & USB3_CORE_USBCMD_R_S_MASK)

#define USB3_CORE_USBCMD_HCRST_MASK              (0x2U)
#define USB3_CORE_USBCMD_HCRST_SHIFT             (1U)
/*! HCRST - Host Controller Reset */
#define USB3_CORE_USBCMD_HCRST(x)                (((uint32_t)(((uint32_t)(x)) << USB3_CORE_USBCMD_HCRST_SHIFT)) & USB3_CORE_USBCMD_HCRST_MASK)

#define USB3_CORE_USBCMD_INTE_MASK               (0x4U)
#define USB3_CORE_USBCMD_INTE_SHIFT              (2U)
/*! INTE - Interrupter Enable */
#define USB3_CORE_USBCMD_INTE(x)                 (((uint32_t)(((uint32_t)(x)) << USB3_CORE_USBCMD_INTE_SHIFT)) & USB3_CORE_USBCMD_INTE_MASK)

#define USB3_CORE_USBCMD_HSEE_MASK               (0x8U)
#define USB3_CORE_USBCMD_HSEE_SHIFT              (3U)
/*! HSEE - Host System Error Enable */
#define USB3_CORE_USBCMD_HSEE(x)                 (((uint32_t)(((uint32_t)(x)) << USB3_CORE_USBCMD_HSEE_SHIFT)) & USB3_CORE_USBCMD_HSEE_MASK)

#define USB3_CORE_USBCMD_LHCRST_MASK             (0x80U)
#define USB3_CORE_USBCMD_LHCRST_SHIFT            (7U)
/*! LHCRST - Light Host Controller Reset */
#define USB3_CORE_USBCMD_LHCRST(x)               (((uint32_t)(((uint32_t)(x)) << USB3_CORE_USBCMD_LHCRST_SHIFT)) & USB3_CORE_USBCMD_LHCRST_MASK)

#define USB3_CORE_USBCMD_CSS_MASK                (0x100U)
#define USB3_CORE_USBCMD_CSS_SHIFT               (8U)
/*! CSS - Controller Save State */
#define USB3_CORE_USBCMD_CSS(x)                  (((uint32_t)(((uint32_t)(x)) << USB3_CORE_USBCMD_CSS_SHIFT)) & USB3_CORE_USBCMD_CSS_MASK)

#define USB3_CORE_USBCMD_CRS_MASK                (0x200U)
#define USB3_CORE_USBCMD_CRS_SHIFT               (9U)
/*! CRS - Controller Restore State */
#define USB3_CORE_USBCMD_CRS(x)                  (((uint32_t)(((uint32_t)(x)) << USB3_CORE_USBCMD_CRS_SHIFT)) & USB3_CORE_USBCMD_CRS_MASK)

#define USB3_CORE_USBCMD_EWE_MASK                (0x400U)
#define USB3_CORE_USBCMD_EWE_SHIFT               (10U)
/*! EWE - Enable Wrap Event */
#define USB3_CORE_USBCMD_EWE(x)                  (((uint32_t)(((uint32_t)(x)) << USB3_CORE_USBCMD_EWE_SHIFT)) & USB3_CORE_USBCMD_EWE_MASK)

#define USB3_CORE_USBCMD_EU3S_MASK               (0x800U)
#define USB3_CORE_USBCMD_EU3S_SHIFT              (11U)
/*! EU3S - Enable U3 MFINDEX Stop */
#define USB3_CORE_USBCMD_EU3S(x)                 (((uint32_t)(((uint32_t)(x)) << USB3_CORE_USBCMD_EU3S_SHIFT)) & USB3_CORE_USBCMD_EU3S_MASK)

#define USB3_CORE_USBCMD_CME_MASK                (0x2000U)
#define USB3_CORE_USBCMD_CME_SHIFT               (13U)
/*! CME - CEM Enable */
#define USB3_CORE_USBCMD_CME(x)                  (((uint32_t)(((uint32_t)(x)) << USB3_CORE_USBCMD_CME_SHIFT)) & USB3_CORE_USBCMD_CME_MASK)
/*! @} */

/*! @name USBSTS - USB Status */
/*! @{ */

#define USB3_CORE_USBSTS_HCH_MASK                (0x1U)
#define USB3_CORE_USBSTS_HCH_SHIFT               (0U)
/*! HCH - HC Halted */
#define USB3_CORE_USBSTS_HCH(x)                  (((uint32_t)(((uint32_t)(x)) << USB3_CORE_USBSTS_HCH_SHIFT)) & USB3_CORE_USBSTS_HCH_MASK)

#define USB3_CORE_USBSTS_HSE_MASK                (0x4U)
#define USB3_CORE_USBSTS_HSE_SHIFT               (2U)
/*! HSE - Host System Error */
#define USB3_CORE_USBSTS_HSE(x)                  (((uint32_t)(((uint32_t)(x)) << USB3_CORE_USBSTS_HSE_SHIFT)) & USB3_CORE_USBSTS_HSE_MASK)

#define USB3_CORE_USBSTS_EINT_MASK               (0x8U)
#define USB3_CORE_USBSTS_EINT_SHIFT              (3U)
/*! EINT - Event Interrupt */
#define USB3_CORE_USBSTS_EINT(x)                 (((uint32_t)(((uint32_t)(x)) << USB3_CORE_USBSTS_EINT_SHIFT)) & USB3_CORE_USBSTS_EINT_MASK)

#define USB3_CORE_USBSTS_PCD_MASK                (0x10U)
#define USB3_CORE_USBSTS_PCD_SHIFT               (4U)
/*! PCD - Port Change Detect */
#define USB3_CORE_USBSTS_PCD(x)                  (((uint32_t)(((uint32_t)(x)) << USB3_CORE_USBSTS_PCD_SHIFT)) & USB3_CORE_USBSTS_PCD_MASK)

#define USB3_CORE_USBSTS_SSS_MASK                (0x100U)
#define USB3_CORE_USBSTS_SSS_SHIFT               (8U)
/*! SSS - Save State Status */
#define USB3_CORE_USBSTS_SSS(x)                  (((uint32_t)(((uint32_t)(x)) << USB3_CORE_USBSTS_SSS_SHIFT)) & USB3_CORE_USBSTS_SSS_MASK)

#define USB3_CORE_USBSTS_RSS_MASK                (0x200U)
#define USB3_CORE_USBSTS_RSS_SHIFT               (9U)
/*! RSS - Restore State Status */
#define USB3_CORE_USBSTS_RSS(x)                  (((uint32_t)(((uint32_t)(x)) << USB3_CORE_USBSTS_RSS_SHIFT)) & USB3_CORE_USBSTS_RSS_MASK)

#define USB3_CORE_USBSTS_SRE_MASK                (0x400U)
#define USB3_CORE_USBSTS_SRE_SHIFT               (10U)
/*! SRE - Save/Restore Error */
#define USB3_CORE_USBSTS_SRE(x)                  (((uint32_t)(((uint32_t)(x)) << USB3_CORE_USBSTS_SRE_SHIFT)) & USB3_CORE_USBSTS_SRE_MASK)

#define USB3_CORE_USBSTS_CNR_MASK                (0x800U)
#define USB3_CORE_USBSTS_CNR_SHIFT               (11U)
/*! CNR - Controller Not Ready
 *  0b0..Ready
 *  0b1..Not ready
 */
#define USB3_CORE_USBSTS_CNR(x)                  (((uint32_t)(((uint32_t)(x)) << USB3_CORE_USBSTS_CNR_SHIFT)) & USB3_CORE_USBSTS_CNR_MASK)

#define USB3_CORE_USBSTS_HCE_MASK                (0x1000U)
#define USB3_CORE_USBSTS_HCE_SHIFT               (12U)
/*! HCE - Host Controller Error
 *  0b0..No internal xHC error conditions exist
 *  0b1..Internal xHC error condition
 */
#define USB3_CORE_USBSTS_HCE(x)                  (((uint32_t)(((uint32_t)(x)) << USB3_CORE_USBSTS_HCE_SHIFT)) & USB3_CORE_USBSTS_HCE_MASK)
/*! @} */

/*! @name PAGESIZE - Page Size */
/*! @{ */

#define USB3_CORE_PAGESIZE_PAGE_SIZE_MASK        (0xFFFFU)
#define USB3_CORE_PAGESIZE_PAGE_SIZE_SHIFT       (0U)
/*! PAGE_SIZE - Page Size */
#define USB3_CORE_PAGESIZE_PAGE_SIZE(x)          (((uint32_t)(((uint32_t)(x)) << USB3_CORE_PAGESIZE_PAGE_SIZE_SHIFT)) & USB3_CORE_PAGESIZE_PAGE_SIZE_MASK)
/*! @} */

/*! @name DNCTRL - Device Notification */
/*! @{ */

#define USB3_CORE_DNCTRL_N0_N15_MASK             (0xFFFFU)
#define USB3_CORE_DNCTRL_N0_N15_SHIFT            (0U)
/*! N0_N15 - Notification Enable */
#define USB3_CORE_DNCTRL_N0_N15(x)               (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DNCTRL_N0_N15_SHIFT)) & USB3_CORE_DNCTRL_N0_N15_MASK)
/*! @} */

/*! @name CRCR_LO - Command Ring Control - Low */
/*! @{ */

#define USB3_CORE_CRCR_LO_RCS_MASK               (0x1U)
#define USB3_CORE_CRCR_LO_RCS_SHIFT              (0U)
/*! RCS - Ring Cycle State */
#define USB3_CORE_CRCR_LO_RCS(x)                 (((uint32_t)(((uint32_t)(x)) << USB3_CORE_CRCR_LO_RCS_SHIFT)) & USB3_CORE_CRCR_LO_RCS_MASK)

#define USB3_CORE_CRCR_LO_CS_MASK                (0x2U)
#define USB3_CORE_CRCR_LO_CS_SHIFT               (1U)
/*! CS - Command Stop */
#define USB3_CORE_CRCR_LO_CS(x)                  (((uint32_t)(((uint32_t)(x)) << USB3_CORE_CRCR_LO_CS_SHIFT)) & USB3_CORE_CRCR_LO_CS_MASK)

#define USB3_CORE_CRCR_LO_CA_MASK                (0x4U)
#define USB3_CORE_CRCR_LO_CA_SHIFT               (2U)
/*! CA - Command Abort */
#define USB3_CORE_CRCR_LO_CA(x)                  (((uint32_t)(((uint32_t)(x)) << USB3_CORE_CRCR_LO_CA_SHIFT)) & USB3_CORE_CRCR_LO_CA_MASK)

#define USB3_CORE_CRCR_LO_CRR_MASK               (0x8U)
#define USB3_CORE_CRCR_LO_CRR_SHIFT              (3U)
/*! CRR - Command Ring Running */
#define USB3_CORE_CRCR_LO_CRR(x)                 (((uint32_t)(((uint32_t)(x)) << USB3_CORE_CRCR_LO_CRR_SHIFT)) & USB3_CORE_CRCR_LO_CRR_MASK)

#define USB3_CORE_CRCR_LO_CMD_RING_PNTR_MASK     (0xFFFFFFC0U)
#define USB3_CORE_CRCR_LO_CMD_RING_PNTR_SHIFT    (6U)
/*! CMD_RING_PNTR - Command Ring Pointer */
#define USB3_CORE_CRCR_LO_CMD_RING_PNTR(x)       (((uint32_t)(((uint32_t)(x)) << USB3_CORE_CRCR_LO_CMD_RING_PNTR_SHIFT)) & USB3_CORE_CRCR_LO_CMD_RING_PNTR_MASK)
/*! @} */

/*! @name CRCR_HI - Command Ring Control - High */
/*! @{ */

#define USB3_CORE_CRCR_HI_CMD_RING_PNTR_MASK     (0xFFFF0000U)
#define USB3_CORE_CRCR_HI_CMD_RING_PNTR_SHIFT    (16U)
/*! CMD_RING_PNTR - Command Ring Pointer */
#define USB3_CORE_CRCR_HI_CMD_RING_PNTR(x)       (((uint32_t)(((uint32_t)(x)) << USB3_CORE_CRCR_HI_CMD_RING_PNTR_SHIFT)) & USB3_CORE_CRCR_HI_CMD_RING_PNTR_MASK)
/*! @} */

/*! @name DCBAAP_LO - Device Context Base Address Array Pointer - Low */
/*! @{ */

#define USB3_CORE_DCBAAP_LO_DEVICE_CONTEXT_BAAP_MASK (0xFFFFFFC0U)
#define USB3_CORE_DCBAAP_LO_DEVICE_CONTEXT_BAAP_SHIFT (6U)
/*! DEVICE_CONTEXT_BAAP - Device Context Base Address Array Pointer */
#define USB3_CORE_DCBAAP_LO_DEVICE_CONTEXT_BAAP(x) (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DCBAAP_LO_DEVICE_CONTEXT_BAAP_SHIFT)) & USB3_CORE_DCBAAP_LO_DEVICE_CONTEXT_BAAP_MASK)
/*! @} */

/*! @name DCBAAP_HI - Device Context Base Address Array Pointer -High */
/*! @{ */

#define USB3_CORE_DCBAAP_HI_DEVICE_CONTEXT_BAAP_MASK (0xFFFFFFFFU)
#define USB3_CORE_DCBAAP_HI_DEVICE_CONTEXT_BAAP_SHIFT (0U)
/*! DEVICE_CONTEXT_BAAP - Device Context Base Address Array Pointer */
#define USB3_CORE_DCBAAP_HI_DEVICE_CONTEXT_BAAP(x) (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DCBAAP_HI_DEVICE_CONTEXT_BAAP_SHIFT)) & USB3_CORE_DCBAAP_HI_DEVICE_CONTEXT_BAAP_MASK)
/*! @} */

/*! @name CONFIG - Configuration */
/*! @{ */

#define USB3_CORE_CONFIG_MAXSLOTSEN_MASK         (0xFFU)
#define USB3_CORE_CONFIG_MAXSLOTSEN_SHIFT        (0U)
/*! MAXSLOTSEN - Max Device Slots Enabled */
#define USB3_CORE_CONFIG_MAXSLOTSEN(x)           (((uint32_t)(((uint32_t)(x)) << USB3_CORE_CONFIG_MAXSLOTSEN_SHIFT)) & USB3_CORE_CONFIG_MAXSLOTSEN_MASK)

#define USB3_CORE_CONFIG_U3E_MASK                (0x100U)
#define USB3_CORE_CONFIG_U3E_SHIFT               (8U)
/*! U3E - U3 Entry Enable */
#define USB3_CORE_CONFIG_U3E(x)                  (((uint32_t)(((uint32_t)(x)) << USB3_CORE_CONFIG_U3E_SHIFT)) & USB3_CORE_CONFIG_U3E_MASK)

#define USB3_CORE_CONFIG_CIE_MASK                (0x200U)
#define USB3_CORE_CONFIG_CIE_SHIFT               (9U)
/*! CIE - Configuration Information Enable */
#define USB3_CORE_CONFIG_CIE(x)                  (((uint32_t)(((uint32_t)(x)) << USB3_CORE_CONFIG_CIE_SHIFT)) & USB3_CORE_CONFIG_CIE_MASK)
/*! @} */

/*! @name PORTSC_20 - USB2 Port Status and Control */
/*! @{ */

#define USB3_CORE_PORTSC_20_CCS_MASK             (0x1U)
#define USB3_CORE_PORTSC_20_CCS_SHIFT            (0U)
/*! CCS - Current Connect Status */
#define USB3_CORE_PORTSC_20_CCS(x)               (((uint32_t)(((uint32_t)(x)) << USB3_CORE_PORTSC_20_CCS_SHIFT)) & USB3_CORE_PORTSC_20_CCS_MASK)

#define USB3_CORE_PORTSC_20_PED_MASK             (0x2U)
#define USB3_CORE_PORTSC_20_PED_SHIFT            (1U)
/*! PED - Port Enabled/Disabled */
#define USB3_CORE_PORTSC_20_PED(x)               (((uint32_t)(((uint32_t)(x)) << USB3_CORE_PORTSC_20_PED_SHIFT)) & USB3_CORE_PORTSC_20_PED_MASK)

#define USB3_CORE_PORTSC_20_OCA_MASK             (0x8U)
#define USB3_CORE_PORTSC_20_OCA_SHIFT            (3U)
/*! OCA - Over Current Active */
#define USB3_CORE_PORTSC_20_OCA(x)               (((uint32_t)(((uint32_t)(x)) << USB3_CORE_PORTSC_20_OCA_SHIFT)) & USB3_CORE_PORTSC_20_OCA_MASK)

#define USB3_CORE_PORTSC_20_PR_MASK              (0x10U)
#define USB3_CORE_PORTSC_20_PR_SHIFT             (4U)
/*! PR - Port Reset */
#define USB3_CORE_PORTSC_20_PR(x)                (((uint32_t)(((uint32_t)(x)) << USB3_CORE_PORTSC_20_PR_SHIFT)) & USB3_CORE_PORTSC_20_PR_MASK)

#define USB3_CORE_PORTSC_20_PLS_MASK             (0x1E0U)
#define USB3_CORE_PORTSC_20_PLS_SHIFT            (5U)
/*! PLS - Port Link State */
#define USB3_CORE_PORTSC_20_PLS(x)               (((uint32_t)(((uint32_t)(x)) << USB3_CORE_PORTSC_20_PLS_SHIFT)) & USB3_CORE_PORTSC_20_PLS_MASK)

#define USB3_CORE_PORTSC_20_PP_MASK              (0x200U)
#define USB3_CORE_PORTSC_20_PP_SHIFT             (9U)
/*! PP - Port Power */
#define USB3_CORE_PORTSC_20_PP(x)                (((uint32_t)(((uint32_t)(x)) << USB3_CORE_PORTSC_20_PP_SHIFT)) & USB3_CORE_PORTSC_20_PP_MASK)

#define USB3_CORE_PORTSC_20_PORTSPEED_MASK       (0x3C00U)
#define USB3_CORE_PORTSC_20_PORTSPEED_SHIFT      (10U)
/*! PORTSPEED - Port Speed */
#define USB3_CORE_PORTSC_20_PORTSPEED(x)         (((uint32_t)(((uint32_t)(x)) << USB3_CORE_PORTSC_20_PORTSPEED_SHIFT)) & USB3_CORE_PORTSC_20_PORTSPEED_MASK)

#define USB3_CORE_PORTSC_20_PIC_MASK             (0xC000U)
#define USB3_CORE_PORTSC_20_PIC_SHIFT            (14U)
/*! PIC - Port Indicator Control */
#define USB3_CORE_PORTSC_20_PIC(x)               (((uint32_t)(((uint32_t)(x)) << USB3_CORE_PORTSC_20_PIC_SHIFT)) & USB3_CORE_PORTSC_20_PIC_MASK)

#define USB3_CORE_PORTSC_20_LWS_MASK             (0x10000U)
#define USB3_CORE_PORTSC_20_LWS_SHIFT            (16U)
/*! LWS - Port Link State Write Strobe */
#define USB3_CORE_PORTSC_20_LWS(x)               (((uint32_t)(((uint32_t)(x)) << USB3_CORE_PORTSC_20_LWS_SHIFT)) & USB3_CORE_PORTSC_20_LWS_MASK)

#define USB3_CORE_PORTSC_20_CSC_MASK             (0x20000U)
#define USB3_CORE_PORTSC_20_CSC_SHIFT            (17U)
/*! CSC - Connect Status Change */
#define USB3_CORE_PORTSC_20_CSC(x)               (((uint32_t)(((uint32_t)(x)) << USB3_CORE_PORTSC_20_CSC_SHIFT)) & USB3_CORE_PORTSC_20_CSC_MASK)

#define USB3_CORE_PORTSC_20_PEC_MASK             (0x40000U)
#define USB3_CORE_PORTSC_20_PEC_SHIFT            (18U)
/*! PEC - Port Enabled/Disabled Change */
#define USB3_CORE_PORTSC_20_PEC(x)               (((uint32_t)(((uint32_t)(x)) << USB3_CORE_PORTSC_20_PEC_SHIFT)) & USB3_CORE_PORTSC_20_PEC_MASK)

#define USB3_CORE_PORTSC_20_OCC_MASK             (0x100000U)
#define USB3_CORE_PORTSC_20_OCC_SHIFT            (20U)
/*! OCC - Over Current Change */
#define USB3_CORE_PORTSC_20_OCC(x)               (((uint32_t)(((uint32_t)(x)) << USB3_CORE_PORTSC_20_OCC_SHIFT)) & USB3_CORE_PORTSC_20_OCC_MASK)

#define USB3_CORE_PORTSC_20_PRC_MASK             (0x200000U)
#define USB3_CORE_PORTSC_20_PRC_SHIFT            (21U)
/*! PRC - Port Reset Change */
#define USB3_CORE_PORTSC_20_PRC(x)               (((uint32_t)(((uint32_t)(x)) << USB3_CORE_PORTSC_20_PRC_SHIFT)) & USB3_CORE_PORTSC_20_PRC_MASK)

#define USB3_CORE_PORTSC_20_PLC_MASK             (0x400000U)
#define USB3_CORE_PORTSC_20_PLC_SHIFT            (22U)
/*! PLC - Port Link State Change */
#define USB3_CORE_PORTSC_20_PLC(x)               (((uint32_t)(((uint32_t)(x)) << USB3_CORE_PORTSC_20_PLC_SHIFT)) & USB3_CORE_PORTSC_20_PLC_MASK)

#define USB3_CORE_PORTSC_20_CAS_MASK             (0x1000000U)
#define USB3_CORE_PORTSC_20_CAS_SHIFT            (24U)
/*! CAS - Cold Attach Status */
#define USB3_CORE_PORTSC_20_CAS(x)               (((uint32_t)(((uint32_t)(x)) << USB3_CORE_PORTSC_20_CAS_SHIFT)) & USB3_CORE_PORTSC_20_CAS_MASK)

#define USB3_CORE_PORTSC_20_WCE_MASK             (0x2000000U)
#define USB3_CORE_PORTSC_20_WCE_SHIFT            (25U)
/*! WCE - Wake on Connect Enable */
#define USB3_CORE_PORTSC_20_WCE(x)               (((uint32_t)(((uint32_t)(x)) << USB3_CORE_PORTSC_20_WCE_SHIFT)) & USB3_CORE_PORTSC_20_WCE_MASK)

#define USB3_CORE_PORTSC_20_WDE_MASK             (0x4000000U)
#define USB3_CORE_PORTSC_20_WDE_SHIFT            (26U)
/*! WDE - Wake on Disconnect Enable */
#define USB3_CORE_PORTSC_20_WDE(x)               (((uint32_t)(((uint32_t)(x)) << USB3_CORE_PORTSC_20_WDE_SHIFT)) & USB3_CORE_PORTSC_20_WDE_MASK)

#define USB3_CORE_PORTSC_20_WOE_MASK             (0x8000000U)
#define USB3_CORE_PORTSC_20_WOE_SHIFT            (27U)
/*! WOE - Wake on Overcurrent Enable */
#define USB3_CORE_PORTSC_20_WOE(x)               (((uint32_t)(((uint32_t)(x)) << USB3_CORE_PORTSC_20_WOE_SHIFT)) & USB3_CORE_PORTSC_20_WOE_MASK)

#define USB3_CORE_PORTSC_20_DR_MASK              (0x40000000U)
#define USB3_CORE_PORTSC_20_DR_SHIFT             (30U)
/*! DR - Device Removable */
#define USB3_CORE_PORTSC_20_DR(x)                (((uint32_t)(((uint32_t)(x)) << USB3_CORE_PORTSC_20_DR_SHIFT)) & USB3_CORE_PORTSC_20_DR_MASK)
/*! @} */

/*! @name PORTPMSC_20 - USB2 Port Power Management Status and Control */
/*! @{ */

#define USB3_CORE_PORTPMSC_20_L1S_MASK           (0x7U)
#define USB3_CORE_PORTPMSC_20_L1S_SHIFT          (0U)
/*! L1S - L1 Status */
#define USB3_CORE_PORTPMSC_20_L1S(x)             (((uint32_t)(((uint32_t)(x)) << USB3_CORE_PORTPMSC_20_L1S_SHIFT)) & USB3_CORE_PORTPMSC_20_L1S_MASK)

#define USB3_CORE_PORTPMSC_20_RWE_MASK           (0x8U)
#define USB3_CORE_PORTPMSC_20_RWE_SHIFT          (3U)
/*! RWE - Remote Wake Enable */
#define USB3_CORE_PORTPMSC_20_RWE(x)             (((uint32_t)(((uint32_t)(x)) << USB3_CORE_PORTPMSC_20_RWE_SHIFT)) & USB3_CORE_PORTPMSC_20_RWE_MASK)

#define USB3_CORE_PORTPMSC_20_BESL_MASK          (0xF0U)
#define USB3_CORE_PORTPMSC_20_BESL_SHIFT         (4U)
/*! BESL - Best Effort Service Latency */
#define USB3_CORE_PORTPMSC_20_BESL(x)            (((uint32_t)(((uint32_t)(x)) << USB3_CORE_PORTPMSC_20_BESL_SHIFT)) & USB3_CORE_PORTPMSC_20_BESL_MASK)

#define USB3_CORE_PORTPMSC_20_L1DSLOT_MASK       (0xFF00U)
#define USB3_CORE_PORTPMSC_20_L1DSLOT_SHIFT      (8U)
/*! L1DSLOT - L1 Device Slot */
#define USB3_CORE_PORTPMSC_20_L1DSLOT(x)         (((uint32_t)(((uint32_t)(x)) << USB3_CORE_PORTPMSC_20_L1DSLOT_SHIFT)) & USB3_CORE_PORTPMSC_20_L1DSLOT_MASK)

#define USB3_CORE_PORTPMSC_20_HLE_MASK           (0x10000U)
#define USB3_CORE_PORTPMSC_20_HLE_SHIFT          (16U)
/*! HLE - Hardware LPM Enable */
#define USB3_CORE_PORTPMSC_20_HLE(x)             (((uint32_t)(((uint32_t)(x)) << USB3_CORE_PORTPMSC_20_HLE_SHIFT)) & USB3_CORE_PORTPMSC_20_HLE_MASK)

#define USB3_CORE_PORTPMSC_20_PRTTSTCTRL_MASK    (0xF0000000U)
#define USB3_CORE_PORTPMSC_20_PRTTSTCTRL_SHIFT   (28U)
/*! PRTTSTCTRL
 *  0b0000..Test mode not enabled
 *  0b0001..Test J_STATE
 *  0b0010..Test K_STATE
 *  0b0011..Test SE0_NAK
 *  0b0100..Test packet
 *  0b0101..Test FORCE_ENABLE
 *  0b0110-0b1110..Reserved
 *  0b1111..Port test control error
 */
#define USB3_CORE_PORTPMSC_20_PRTTSTCTRL(x)      (((uint32_t)(((uint32_t)(x)) << USB3_CORE_PORTPMSC_20_PRTTSTCTRL_SHIFT)) & USB3_CORE_PORTPMSC_20_PRTTSTCTRL_MASK)
/*! @} */

/*! @name PORTHLPMC_20 - USB2 Port Hardware LPM Control */
/*! @{ */

#define USB3_CORE_PORTHLPMC_20_HIRDM_MASK        (0x3U)
#define USB3_CORE_PORTHLPMC_20_HIRDM_SHIFT       (0U)
/*! HIRDM - Host Initiated Resume Duration Mode */
#define USB3_CORE_PORTHLPMC_20_HIRDM(x)          (((uint32_t)(((uint32_t)(x)) << USB3_CORE_PORTHLPMC_20_HIRDM_SHIFT)) & USB3_CORE_PORTHLPMC_20_HIRDM_MASK)

#define USB3_CORE_PORTHLPMC_20_L1_TIMEOUT_MASK   (0x3FCU)
#define USB3_CORE_PORTHLPMC_20_L1_TIMEOUT_SHIFT  (2U)
/*! L1_TIMEOUT - L1 Timeout */
#define USB3_CORE_PORTHLPMC_20_L1_TIMEOUT(x)     (((uint32_t)(((uint32_t)(x)) << USB3_CORE_PORTHLPMC_20_L1_TIMEOUT_SHIFT)) & USB3_CORE_PORTHLPMC_20_L1_TIMEOUT_MASK)

#define USB3_CORE_PORTHLPMC_20_BESLD_MASK        (0x3C00U)
#define USB3_CORE_PORTHLPMC_20_BESLD_SHIFT       (10U)
/*! BESLD - Best Effort Service Latency Deep */
#define USB3_CORE_PORTHLPMC_20_BESLD(x)          (((uint32_t)(((uint32_t)(x)) << USB3_CORE_PORTHLPMC_20_BESLD_SHIFT)) & USB3_CORE_PORTHLPMC_20_BESLD_MASK)
/*! @} */

/*! @name PORTSC_30 - USB3 Port Status and Control */
/*! @{ */

#define USB3_CORE_PORTSC_30_CCS_MASK             (0x1U)
#define USB3_CORE_PORTSC_30_CCS_SHIFT            (0U)
/*! CCS - Current Connect Status */
#define USB3_CORE_PORTSC_30_CCS(x)               (((uint32_t)(((uint32_t)(x)) << USB3_CORE_PORTSC_30_CCS_SHIFT)) & USB3_CORE_PORTSC_30_CCS_MASK)

#define USB3_CORE_PORTSC_30_PED_MASK             (0x2U)
#define USB3_CORE_PORTSC_30_PED_SHIFT            (1U)
/*! PED - Port Enabled/Disabled */
#define USB3_CORE_PORTSC_30_PED(x)               (((uint32_t)(((uint32_t)(x)) << USB3_CORE_PORTSC_30_PED_SHIFT)) & USB3_CORE_PORTSC_30_PED_MASK)

#define USB3_CORE_PORTSC_30_OCA_MASK             (0x8U)
#define USB3_CORE_PORTSC_30_OCA_SHIFT            (3U)
/*! OCA - Over Current Active */
#define USB3_CORE_PORTSC_30_OCA(x)               (((uint32_t)(((uint32_t)(x)) << USB3_CORE_PORTSC_30_OCA_SHIFT)) & USB3_CORE_PORTSC_30_OCA_MASK)

#define USB3_CORE_PORTSC_30_PR_MASK              (0x10U)
#define USB3_CORE_PORTSC_30_PR_SHIFT             (4U)
/*! PR - Port Reset */
#define USB3_CORE_PORTSC_30_PR(x)                (((uint32_t)(((uint32_t)(x)) << USB3_CORE_PORTSC_30_PR_SHIFT)) & USB3_CORE_PORTSC_30_PR_MASK)

#define USB3_CORE_PORTSC_30_PLS_MASK             (0x1E0U)
#define USB3_CORE_PORTSC_30_PLS_SHIFT            (5U)
/*! PLS - Port Link State */
#define USB3_CORE_PORTSC_30_PLS(x)               (((uint32_t)(((uint32_t)(x)) << USB3_CORE_PORTSC_30_PLS_SHIFT)) & USB3_CORE_PORTSC_30_PLS_MASK)

#define USB3_CORE_PORTSC_30_PP_MASK              (0x200U)
#define USB3_CORE_PORTSC_30_PP_SHIFT             (9U)
/*! PP - Port Power */
#define USB3_CORE_PORTSC_30_PP(x)                (((uint32_t)(((uint32_t)(x)) << USB3_CORE_PORTSC_30_PP_SHIFT)) & USB3_CORE_PORTSC_30_PP_MASK)

#define USB3_CORE_PORTSC_30_PORTSPEED_MASK       (0x3C00U)
#define USB3_CORE_PORTSC_30_PORTSPEED_SHIFT      (10U)
/*! PORTSPEED - Port Speed */
#define USB3_CORE_PORTSC_30_PORTSPEED(x)         (((uint32_t)(((uint32_t)(x)) << USB3_CORE_PORTSC_30_PORTSPEED_SHIFT)) & USB3_CORE_PORTSC_30_PORTSPEED_MASK)

#define USB3_CORE_PORTSC_30_PIC_MASK             (0xC000U)
#define USB3_CORE_PORTSC_30_PIC_SHIFT            (14U)
/*! PIC - Port Indicator Control */
#define USB3_CORE_PORTSC_30_PIC(x)               (((uint32_t)(((uint32_t)(x)) << USB3_CORE_PORTSC_30_PIC_SHIFT)) & USB3_CORE_PORTSC_30_PIC_MASK)

#define USB3_CORE_PORTSC_30_LWS_MASK             (0x10000U)
#define USB3_CORE_PORTSC_30_LWS_SHIFT            (16U)
/*! LWS - Port Link State Write Strobe */
#define USB3_CORE_PORTSC_30_LWS(x)               (((uint32_t)(((uint32_t)(x)) << USB3_CORE_PORTSC_30_LWS_SHIFT)) & USB3_CORE_PORTSC_30_LWS_MASK)

#define USB3_CORE_PORTSC_30_CSC_MASK             (0x20000U)
#define USB3_CORE_PORTSC_30_CSC_SHIFT            (17U)
/*! CSC - Connect Status Change */
#define USB3_CORE_PORTSC_30_CSC(x)               (((uint32_t)(((uint32_t)(x)) << USB3_CORE_PORTSC_30_CSC_SHIFT)) & USB3_CORE_PORTSC_30_CSC_MASK)

#define USB3_CORE_PORTSC_30_PEC_MASK             (0x40000U)
#define USB3_CORE_PORTSC_30_PEC_SHIFT            (18U)
/*! PEC - Port Enabled/Disabled Change */
#define USB3_CORE_PORTSC_30_PEC(x)               (((uint32_t)(((uint32_t)(x)) << USB3_CORE_PORTSC_30_PEC_SHIFT)) & USB3_CORE_PORTSC_30_PEC_MASK)

#define USB3_CORE_PORTSC_30_WRC_MASK             (0x80000U)
#define USB3_CORE_PORTSC_30_WRC_SHIFT            (19U)
/*! WRC - Warm Port Reset Change */
#define USB3_CORE_PORTSC_30_WRC(x)               (((uint32_t)(((uint32_t)(x)) << USB3_CORE_PORTSC_30_WRC_SHIFT)) & USB3_CORE_PORTSC_30_WRC_MASK)

#define USB3_CORE_PORTSC_30_OCC_MASK             (0x100000U)
#define USB3_CORE_PORTSC_30_OCC_SHIFT            (20U)
/*! OCC - Over Current Change */
#define USB3_CORE_PORTSC_30_OCC(x)               (((uint32_t)(((uint32_t)(x)) << USB3_CORE_PORTSC_30_OCC_SHIFT)) & USB3_CORE_PORTSC_30_OCC_MASK)

#define USB3_CORE_PORTSC_30_PRC_MASK             (0x200000U)
#define USB3_CORE_PORTSC_30_PRC_SHIFT            (21U)
/*! PRC - Port Reset Change */
#define USB3_CORE_PORTSC_30_PRC(x)               (((uint32_t)(((uint32_t)(x)) << USB3_CORE_PORTSC_30_PRC_SHIFT)) & USB3_CORE_PORTSC_30_PRC_MASK)

#define USB3_CORE_PORTSC_30_PLC_MASK             (0x400000U)
#define USB3_CORE_PORTSC_30_PLC_SHIFT            (22U)
/*! PLC - Port Link State Change */
#define USB3_CORE_PORTSC_30_PLC(x)               (((uint32_t)(((uint32_t)(x)) << USB3_CORE_PORTSC_30_PLC_SHIFT)) & USB3_CORE_PORTSC_30_PLC_MASK)

#define USB3_CORE_PORTSC_30_CEC_MASK             (0x800000U)
#define USB3_CORE_PORTSC_30_CEC_SHIFT            (23U)
/*! CEC - Port Config Error Change */
#define USB3_CORE_PORTSC_30_CEC(x)               (((uint32_t)(((uint32_t)(x)) << USB3_CORE_PORTSC_30_CEC_SHIFT)) & USB3_CORE_PORTSC_30_CEC_MASK)

#define USB3_CORE_PORTSC_30_CAS_MASK             (0x1000000U)
#define USB3_CORE_PORTSC_30_CAS_SHIFT            (24U)
/*! CAS - Cold Attach Status */
#define USB3_CORE_PORTSC_30_CAS(x)               (((uint32_t)(((uint32_t)(x)) << USB3_CORE_PORTSC_30_CAS_SHIFT)) & USB3_CORE_PORTSC_30_CAS_MASK)

#define USB3_CORE_PORTSC_30_WCE_MASK             (0x2000000U)
#define USB3_CORE_PORTSC_30_WCE_SHIFT            (25U)
/*! WCE - Wake on Connect Enable */
#define USB3_CORE_PORTSC_30_WCE(x)               (((uint32_t)(((uint32_t)(x)) << USB3_CORE_PORTSC_30_WCE_SHIFT)) & USB3_CORE_PORTSC_30_WCE_MASK)

#define USB3_CORE_PORTSC_30_WDE_MASK             (0x4000000U)
#define USB3_CORE_PORTSC_30_WDE_SHIFT            (26U)
/*! WDE - Wake on Disconnect Enable */
#define USB3_CORE_PORTSC_30_WDE(x)               (((uint32_t)(((uint32_t)(x)) << USB3_CORE_PORTSC_30_WDE_SHIFT)) & USB3_CORE_PORTSC_30_WDE_MASK)

#define USB3_CORE_PORTSC_30_WOE_MASK             (0x8000000U)
#define USB3_CORE_PORTSC_30_WOE_SHIFT            (27U)
/*! WOE - Wake on Overcurrent Enable */
#define USB3_CORE_PORTSC_30_WOE(x)               (((uint32_t)(((uint32_t)(x)) << USB3_CORE_PORTSC_30_WOE_SHIFT)) & USB3_CORE_PORTSC_30_WOE_MASK)

#define USB3_CORE_PORTSC_30_DR_MASK              (0x40000000U)
#define USB3_CORE_PORTSC_30_DR_SHIFT             (30U)
/*! DR - Device Removable */
#define USB3_CORE_PORTSC_30_DR(x)                (((uint32_t)(((uint32_t)(x)) << USB3_CORE_PORTSC_30_DR_SHIFT)) & USB3_CORE_PORTSC_30_DR_MASK)

#define USB3_CORE_PORTSC_30_WPR_MASK             (0x80000000U)
#define USB3_CORE_PORTSC_30_WPR_SHIFT            (31U)
/*! WPR - Warm Port Reset */
#define USB3_CORE_PORTSC_30_WPR(x)               (((uint32_t)(((uint32_t)(x)) << USB3_CORE_PORTSC_30_WPR_SHIFT)) & USB3_CORE_PORTSC_30_WPR_MASK)
/*! @} */

/*! @name PORTPMSC_30 - USB3 Port Power Management Status and Control */
/*! @{ */

#define USB3_CORE_PORTPMSC_30_U1_TIMEOUT_MASK    (0xFFU)
#define USB3_CORE_PORTPMSC_30_U1_TIMEOUT_SHIFT   (0U)
/*! U1_TIMEOUT - U1 Timeout */
#define USB3_CORE_PORTPMSC_30_U1_TIMEOUT(x)      (((uint32_t)(((uint32_t)(x)) << USB3_CORE_PORTPMSC_30_U1_TIMEOUT_SHIFT)) & USB3_CORE_PORTPMSC_30_U1_TIMEOUT_MASK)

#define USB3_CORE_PORTPMSC_30_U2_TIMEOUT_MASK    (0xFF00U)
#define USB3_CORE_PORTPMSC_30_U2_TIMEOUT_SHIFT   (8U)
/*! U2_TIMEOUT - U2 Timeout */
#define USB3_CORE_PORTPMSC_30_U2_TIMEOUT(x)      (((uint32_t)(((uint32_t)(x)) << USB3_CORE_PORTPMSC_30_U2_TIMEOUT_SHIFT)) & USB3_CORE_PORTPMSC_30_U2_TIMEOUT_MASK)

#define USB3_CORE_PORTPMSC_30_FLA_MASK           (0x10000U)
#define USB3_CORE_PORTPMSC_30_FLA_SHIFT          (16U)
/*! FLA - Force Link PM Accept */
#define USB3_CORE_PORTPMSC_30_FLA(x)             (((uint32_t)(((uint32_t)(x)) << USB3_CORE_PORTPMSC_30_FLA_SHIFT)) & USB3_CORE_PORTPMSC_30_FLA_MASK)
/*! @} */

/*! @name PORTLI_30 - USB3 Port Link Information */
/*! @{ */

#define USB3_CORE_PORTLI_30_LINK_ERROR_COUNT_MASK (0xFFFFU)
#define USB3_CORE_PORTLI_30_LINK_ERROR_COUNT_SHIFT (0U)
/*! LINK_ERROR_COUNT - Link Error Count */
#define USB3_CORE_PORTLI_30_LINK_ERROR_COUNT(x)  (((uint32_t)(((uint32_t)(x)) << USB3_CORE_PORTLI_30_LINK_ERROR_COUNT_SHIFT)) & USB3_CORE_PORTLI_30_LINK_ERROR_COUNT_MASK)
/*! @} */

/*! @name MFINDEX - Microframe Index */
/*! @{ */

#define USB3_CORE_MFINDEX_MICROFRAME_INDEX_MASK  (0x3FFFU)
#define USB3_CORE_MFINDEX_MICROFRAME_INDEX_SHIFT (0U)
/*! MICROFRAME_INDEX - Microframe Index */
#define USB3_CORE_MFINDEX_MICROFRAME_INDEX(x)    (((uint32_t)(((uint32_t)(x)) << USB3_CORE_MFINDEX_MICROFRAME_INDEX_SHIFT)) & USB3_CORE_MFINDEX_MICROFRAME_INDEX_MASK)
/*! @} */

/*! @name IMAN - Interrupter Management */
/*! @{ */

#define USB3_CORE_IMAN_IP_MASK                   (0x1U)
#define USB3_CORE_IMAN_IP_SHIFT                  (0U)
/*! IP - Interrupt Pending */
#define USB3_CORE_IMAN_IP(x)                     (((uint32_t)(((uint32_t)(x)) << USB3_CORE_IMAN_IP_SHIFT)) & USB3_CORE_IMAN_IP_MASK)

#define USB3_CORE_IMAN_IE_MASK                   (0x2U)
#define USB3_CORE_IMAN_IE_SHIFT                  (1U)
/*! IE - Interrupt Enable */
#define USB3_CORE_IMAN_IE(x)                     (((uint32_t)(((uint32_t)(x)) << USB3_CORE_IMAN_IE_SHIFT)) & USB3_CORE_IMAN_IE_MASK)
/*! @} */

/*! @name IMOD - Interrupter Moderation */
/*! @{ */

#define USB3_CORE_IMOD_IMODI_MASK                (0xFFFFU)
#define USB3_CORE_IMOD_IMODI_SHIFT               (0U)
/*! IMODI - Interrupt Moderation Interval */
#define USB3_CORE_IMOD_IMODI(x)                  (((uint32_t)(((uint32_t)(x)) << USB3_CORE_IMOD_IMODI_SHIFT)) & USB3_CORE_IMOD_IMODI_MASK)

#define USB3_CORE_IMOD_IMODC_MASK                (0xFFFF0000U)
#define USB3_CORE_IMOD_IMODC_SHIFT               (16U)
/*! IMODC - Interrupt Moderation Counter */
#define USB3_CORE_IMOD_IMODC(x)                  (((uint32_t)(((uint32_t)(x)) << USB3_CORE_IMOD_IMODC_SHIFT)) & USB3_CORE_IMOD_IMODC_MASK)
/*! @} */

/*! @name ERSTSZ - Event Ring Segment Table Size */
/*! @{ */

#define USB3_CORE_ERSTSZ_ERS_TABLE_SIZE_MASK     (0xFFFFU)
#define USB3_CORE_ERSTSZ_ERS_TABLE_SIZE_SHIFT    (0U)
/*! ERS_TABLE_SIZE - Event Ring Segment Table Size */
#define USB3_CORE_ERSTSZ_ERS_TABLE_SIZE(x)       (((uint32_t)(((uint32_t)(x)) << USB3_CORE_ERSTSZ_ERS_TABLE_SIZE_SHIFT)) & USB3_CORE_ERSTSZ_ERS_TABLE_SIZE_MASK)
/*! @} */

/*! @name ERSTBA_LO - Event Ring Segment Table Base Address - Low */
/*! @{ */

#define USB3_CORE_ERSTBA_LO_ERS_TABLE_BAR_MASK   (0xFFFFFFC0U)
#define USB3_CORE_ERSTBA_LO_ERS_TABLE_BAR_SHIFT  (6U)
/*! ERS_TABLE_BAR - Event Ring Segment Table Base Address */
#define USB3_CORE_ERSTBA_LO_ERS_TABLE_BAR(x)     (((uint32_t)(((uint32_t)(x)) << USB3_CORE_ERSTBA_LO_ERS_TABLE_BAR_SHIFT)) & USB3_CORE_ERSTBA_LO_ERS_TABLE_BAR_MASK)
/*! @} */

/*! @name ERSTBA_HI - Event Ring Segment Table Base Address -Low */
/*! @{ */

#define USB3_CORE_ERSTBA_HI_ERS_TABLE_BAR_MASK   (0xFFFFFFFFU)
#define USB3_CORE_ERSTBA_HI_ERS_TABLE_BAR_SHIFT  (0U)
/*! ERS_TABLE_BAR - Event Ring Segment Table Base Address */
#define USB3_CORE_ERSTBA_HI_ERS_TABLE_BAR(x)     (((uint32_t)(((uint32_t)(x)) << USB3_CORE_ERSTBA_HI_ERS_TABLE_BAR_SHIFT)) & USB3_CORE_ERSTBA_HI_ERS_TABLE_BAR_MASK)
/*! @} */

/*! @name ERDP_LO - Event Ring Dequeue - Low */
/*! @{ */

#define USB3_CORE_ERDP_LO_DESI_MASK              (0x7U)
#define USB3_CORE_ERDP_LO_DESI_SHIFT             (0U)
/*! DESI - Dequeue ERST Segment Index */
#define USB3_CORE_ERDP_LO_DESI(x)                (((uint32_t)(((uint32_t)(x)) << USB3_CORE_ERDP_LO_DESI_SHIFT)) & USB3_CORE_ERDP_LO_DESI_MASK)

#define USB3_CORE_ERDP_LO_EHB_MASK               (0x8U)
#define USB3_CORE_ERDP_LO_EHB_SHIFT              (3U)
/*! EHB - Event Handler Busy */
#define USB3_CORE_ERDP_LO_EHB(x)                 (((uint32_t)(((uint32_t)(x)) << USB3_CORE_ERDP_LO_EHB_SHIFT)) & USB3_CORE_ERDP_LO_EHB_MASK)

#define USB3_CORE_ERDP_LO_ERD_PNTR_MASK          (0xFFFFFFF0U)
#define USB3_CORE_ERDP_LO_ERD_PNTR_SHIFT         (4U)
/*! ERD_PNTR - Event Ring Dequeue Pointer */
#define USB3_CORE_ERDP_LO_ERD_PNTR(x)            (((uint32_t)(((uint32_t)(x)) << USB3_CORE_ERDP_LO_ERD_PNTR_SHIFT)) & USB3_CORE_ERDP_LO_ERD_PNTR_MASK)
/*! @} */

/*! @name ERDP_HI - Event Ring Dequeue - Low */
/*! @{ */

#define USB3_CORE_ERDP_HI_ERD_PNTR_MASK          (0xFFFFFFFFU)
#define USB3_CORE_ERDP_HI_ERD_PNTR_SHIFT         (0U)
/*! ERD_PNTR - Event Ring Dequeue Pointer */
#define USB3_CORE_ERDP_HI_ERD_PNTR(x)            (((uint32_t)(((uint32_t)(x)) << USB3_CORE_ERDP_HI_ERD_PNTR_SHIFT)) & USB3_CORE_ERDP_HI_ERD_PNTR_MASK)
/*! @} */

/*! @name DB - Doorbell 0..Doorbell 63 */
/*! @{ */

#define USB3_CORE_DB_DB_TARGET_MASK              (0xFFU)
#define USB3_CORE_DB_DB_TARGET_SHIFT             (0U)
/*! DB_TARGET - Doorbell Target */
#define USB3_CORE_DB_DB_TARGET(x)                (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DB_DB_TARGET_SHIFT)) & USB3_CORE_DB_DB_TARGET_MASK)

#define USB3_CORE_DB_DB_STREAM_ID_MASK           (0xFFFF0000U)
#define USB3_CORE_DB_DB_STREAM_ID_SHIFT          (16U)
/*! DB_STREAM_ID - Doorbell Stream ID */
#define USB3_CORE_DB_DB_STREAM_ID(x)             (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DB_DB_STREAM_ID_SHIFT)) & USB3_CORE_DB_DB_STREAM_ID_MASK)
/*! @} */

/*! @name USBLEGSUP - USB Legacy Support Capability */
/*! @{ */

#define USB3_CORE_USBLEGSUP_CAPABILITY_ID_MASK   (0xFFU)
#define USB3_CORE_USBLEGSUP_CAPABILITY_ID_SHIFT  (0U)
/*! CAPABILITY_ID - Capability ID */
#define USB3_CORE_USBLEGSUP_CAPABILITY_ID(x)     (((uint32_t)(((uint32_t)(x)) << USB3_CORE_USBLEGSUP_CAPABILITY_ID_SHIFT)) & USB3_CORE_USBLEGSUP_CAPABILITY_ID_MASK)

#define USB3_CORE_USBLEGSUP_NEXT_CAPABILITY_POINTER_MASK (0xFF00U)
#define USB3_CORE_USBLEGSUP_NEXT_CAPABILITY_POINTER_SHIFT (8U)
/*! NEXT_CAPABILITY_POINTER - Next Capability Pointer */
#define USB3_CORE_USBLEGSUP_NEXT_CAPABILITY_POINTER(x) (((uint32_t)(((uint32_t)(x)) << USB3_CORE_USBLEGSUP_NEXT_CAPABILITY_POINTER_SHIFT)) & USB3_CORE_USBLEGSUP_NEXT_CAPABILITY_POINTER_MASK)

#define USB3_CORE_USBLEGSUP_HC_BIOS_OWNED_MASK   (0x10000U)
#define USB3_CORE_USBLEGSUP_HC_BIOS_OWNED_SHIFT  (16U)
/*! HC_BIOS_OWNED - HC BIOS Owned Semaphore */
#define USB3_CORE_USBLEGSUP_HC_BIOS_OWNED(x)     (((uint32_t)(((uint32_t)(x)) << USB3_CORE_USBLEGSUP_HC_BIOS_OWNED_SHIFT)) & USB3_CORE_USBLEGSUP_HC_BIOS_OWNED_MASK)

#define USB3_CORE_USBLEGSUP_HC_OS_OWNED_MASK     (0x1000000U)
#define USB3_CORE_USBLEGSUP_HC_OS_OWNED_SHIFT    (24U)
/*! HC_OS_OWNED - HC OS Owned Semaphore */
#define USB3_CORE_USBLEGSUP_HC_OS_OWNED(x)       (((uint32_t)(((uint32_t)(x)) << USB3_CORE_USBLEGSUP_HC_OS_OWNED_SHIFT)) & USB3_CORE_USBLEGSUP_HC_OS_OWNED_MASK)
/*! @} */

/*! @name USBLEGCTLSTS - USB Legacy Support Control and Status */
/*! @{ */

#define USB3_CORE_USBLEGCTLSTS_USB_SMI_ENABLE_MASK (0x1U)
#define USB3_CORE_USBLEGCTLSTS_USB_SMI_ENABLE_SHIFT (0U)
/*! USB_SMI_ENABLE - USB SMI Enable */
#define USB3_CORE_USBLEGCTLSTS_USB_SMI_ENABLE(x) (((uint32_t)(((uint32_t)(x)) << USB3_CORE_USBLEGCTLSTS_USB_SMI_ENABLE_SHIFT)) & USB3_CORE_USBLEGCTLSTS_USB_SMI_ENABLE_MASK)

#define USB3_CORE_USBLEGCTLSTS_SMI_ON_HOST_E_MASK (0x10U)
#define USB3_CORE_USBLEGCTLSTS_SMI_ON_HOST_E_SHIFT (4U)
/*! SMI_ON_HOST_E - SMI on Host System Error Enable */
#define USB3_CORE_USBLEGCTLSTS_SMI_ON_HOST_E(x)  (((uint32_t)(((uint32_t)(x)) << USB3_CORE_USBLEGCTLSTS_SMI_ON_HOST_E_SHIFT)) & USB3_CORE_USBLEGCTLSTS_SMI_ON_HOST_E_MASK)

#define USB3_CORE_USBLEGCTLSTS_SMI_ON_OS_E_MASK  (0x2000U)
#define USB3_CORE_USBLEGCTLSTS_SMI_ON_OS_E_SHIFT (13U)
/*! SMI_ON_OS_E - SMI on OS Ownership Enable */
#define USB3_CORE_USBLEGCTLSTS_SMI_ON_OS_E(x)    (((uint32_t)(((uint32_t)(x)) << USB3_CORE_USBLEGCTLSTS_SMI_ON_OS_E_SHIFT)) & USB3_CORE_USBLEGCTLSTS_SMI_ON_OS_E_MASK)

#define USB3_CORE_USBLEGCTLSTS_SMI_ON_PCI_E_MASK (0x4000U)
#define USB3_CORE_USBLEGCTLSTS_SMI_ON_PCI_E_SHIFT (14U)
/*! SMI_ON_PCI_E - SMI on PCI Command Enable */
#define USB3_CORE_USBLEGCTLSTS_SMI_ON_PCI_E(x)   (((uint32_t)(((uint32_t)(x)) << USB3_CORE_USBLEGCTLSTS_SMI_ON_PCI_E_SHIFT)) & USB3_CORE_USBLEGCTLSTS_SMI_ON_PCI_E_MASK)

#define USB3_CORE_USBLEGCTLSTS_SMI_ON_BAR_E_MASK (0x8000U)
#define USB3_CORE_USBLEGCTLSTS_SMI_ON_BAR_E_SHIFT (15U)
/*! SMI_ON_BAR_E - SMI on BAR Enable */
#define USB3_CORE_USBLEGCTLSTS_SMI_ON_BAR_E(x)   (((uint32_t)(((uint32_t)(x)) << USB3_CORE_USBLEGCTLSTS_SMI_ON_BAR_E_SHIFT)) & USB3_CORE_USBLEGCTLSTS_SMI_ON_BAR_E_MASK)

#define USB3_CORE_USBLEGCTLSTS_SMI_ON_EVENT_MASK (0x10000U)
#define USB3_CORE_USBLEGCTLSTS_SMI_ON_EVENT_SHIFT (16U)
/*! SMI_ON_EVENT - SMI on Event Enable */
#define USB3_CORE_USBLEGCTLSTS_SMI_ON_EVENT(x)   (((uint32_t)(((uint32_t)(x)) << USB3_CORE_USBLEGCTLSTS_SMI_ON_EVENT_SHIFT)) & USB3_CORE_USBLEGCTLSTS_SMI_ON_EVENT_MASK)

#define USB3_CORE_USBLEGCTLSTS_SMI_ON_HOST_MASK  (0x100000U)
#define USB3_CORE_USBLEGCTLSTS_SMI_ON_HOST_SHIFT (20U)
/*! SMI_ON_HOST - SMI on Host System Error */
#define USB3_CORE_USBLEGCTLSTS_SMI_ON_HOST(x)    (((uint32_t)(((uint32_t)(x)) << USB3_CORE_USBLEGCTLSTS_SMI_ON_HOST_SHIFT)) & USB3_CORE_USBLEGCTLSTS_SMI_ON_HOST_MASK)

#define USB3_CORE_USBLEGCTLSTS_SMI_ON_OS_MASK    (0x20000000U)
#define USB3_CORE_USBLEGCTLSTS_SMI_ON_OS_SHIFT   (29U)
/*! SMI_ON_OS - SMI on Ownership Change */
#define USB3_CORE_USBLEGCTLSTS_SMI_ON_OS(x)      (((uint32_t)(((uint32_t)(x)) << USB3_CORE_USBLEGCTLSTS_SMI_ON_OS_SHIFT)) & USB3_CORE_USBLEGCTLSTS_SMI_ON_OS_MASK)

#define USB3_CORE_USBLEGCTLSTS_SMI_ON_PCI_MASK   (0x40000000U)
#define USB3_CORE_USBLEGCTLSTS_SMI_ON_PCI_SHIFT  (30U)
/*! SMI_ON_PCI - SMI on PCI Command */
#define USB3_CORE_USBLEGCTLSTS_SMI_ON_PCI(x)     (((uint32_t)(((uint32_t)(x)) << USB3_CORE_USBLEGCTLSTS_SMI_ON_PCI_SHIFT)) & USB3_CORE_USBLEGCTLSTS_SMI_ON_PCI_MASK)

#define USB3_CORE_USBLEGCTLSTS_SMI_ON_BAR_MASK   (0x80000000U)
#define USB3_CORE_USBLEGCTLSTS_SMI_ON_BAR_SHIFT  (31U)
/*! SMI_ON_BAR - SMI on BAR */
#define USB3_CORE_USBLEGCTLSTS_SMI_ON_BAR(x)     (((uint32_t)(((uint32_t)(x)) << USB3_CORE_USBLEGCTLSTS_SMI_ON_BAR_SHIFT)) & USB3_CORE_USBLEGCTLSTS_SMI_ON_BAR_MASK)
/*! @} */

/*! @name SUPTPRT2_DW0 - USB2 xHCI Supported Protocol Capability Data Word 0 */
/*! @{ */

#define USB3_CORE_SUPTPRT2_DW0_CAPABILITY_ID_MASK (0xFFU)
#define USB3_CORE_SUPTPRT2_DW0_CAPABILITY_ID_SHIFT (0U)
/*! CAPABILITY_ID - Capability ID */
#define USB3_CORE_SUPTPRT2_DW0_CAPABILITY_ID(x)  (((uint32_t)(((uint32_t)(x)) << USB3_CORE_SUPTPRT2_DW0_CAPABILITY_ID_SHIFT)) & USB3_CORE_SUPTPRT2_DW0_CAPABILITY_ID_MASK)

#define USB3_CORE_SUPTPRT2_DW0_NEXT_CAPABILITY_POINTER_MASK (0xFF00U)
#define USB3_CORE_SUPTPRT2_DW0_NEXT_CAPABILITY_POINTER_SHIFT (8U)
/*! NEXT_CAPABILITY_POINTER - Next Capability Pointer */
#define USB3_CORE_SUPTPRT2_DW0_NEXT_CAPABILITY_POINTER(x) (((uint32_t)(((uint32_t)(x)) << USB3_CORE_SUPTPRT2_DW0_NEXT_CAPABILITY_POINTER_SHIFT)) & USB3_CORE_SUPTPRT2_DW0_NEXT_CAPABILITY_POINTER_MASK)

#define USB3_CORE_SUPTPRT2_DW0_MINOR_REVISION_MASK (0xFF0000U)
#define USB3_CORE_SUPTPRT2_DW0_MINOR_REVISION_SHIFT (16U)
/*! MINOR_REVISION - Minor Revision */
#define USB3_CORE_SUPTPRT2_DW0_MINOR_REVISION(x) (((uint32_t)(((uint32_t)(x)) << USB3_CORE_SUPTPRT2_DW0_MINOR_REVISION_SHIFT)) & USB3_CORE_SUPTPRT2_DW0_MINOR_REVISION_MASK)

#define USB3_CORE_SUPTPRT2_DW0_MAJOR_REVISION_MASK (0xFF000000U)
#define USB3_CORE_SUPTPRT2_DW0_MAJOR_REVISION_SHIFT (24U)
/*! MAJOR_REVISION - Major Revision */
#define USB3_CORE_SUPTPRT2_DW0_MAJOR_REVISION(x) (((uint32_t)(((uint32_t)(x)) << USB3_CORE_SUPTPRT2_DW0_MAJOR_REVISION_SHIFT)) & USB3_CORE_SUPTPRT2_DW0_MAJOR_REVISION_MASK)
/*! @} */

/*! @name SUPTPRT2_DW1 - USB2 xHCI Supported Protocol Capability Data Word 1 */
/*! @{ */

#define USB3_CORE_SUPTPRT2_DW1_NAME_STRING_MASK  (0xFFFFFFFFU)
#define USB3_CORE_SUPTPRT2_DW1_NAME_STRING_SHIFT (0U)
/*! NAME_STRING - Name String */
#define USB3_CORE_SUPTPRT2_DW1_NAME_STRING(x)    (((uint32_t)(((uint32_t)(x)) << USB3_CORE_SUPTPRT2_DW1_NAME_STRING_SHIFT)) & USB3_CORE_SUPTPRT2_DW1_NAME_STRING_MASK)
/*! @} */

/*! @name SUPTPRT2_DW2 - USB2 xHCI Supported Protocol Capability Data Word 2 */
/*! @{ */

#define USB3_CORE_SUPTPRT2_DW2_COMPATIBLE_PORT_OFFSET_MASK (0xFFU)
#define USB3_CORE_SUPTPRT2_DW2_COMPATIBLE_PORT_OFFSET_SHIFT (0U)
/*! COMPATIBLE_PORT_OFFSET - Compatible Port Offset */
#define USB3_CORE_SUPTPRT2_DW2_COMPATIBLE_PORT_OFFSET(x) (((uint32_t)(((uint32_t)(x)) << USB3_CORE_SUPTPRT2_DW2_COMPATIBLE_PORT_OFFSET_SHIFT)) & USB3_CORE_SUPTPRT2_DW2_COMPATIBLE_PORT_OFFSET_MASK)

#define USB3_CORE_SUPTPRT2_DW2_COMPATIBLE_PORT_COUNT_MASK (0xFF00U)
#define USB3_CORE_SUPTPRT2_DW2_COMPATIBLE_PORT_COUNT_SHIFT (8U)
/*! COMPATIBLE_PORT_COUNT - Compatible Port Count */
#define USB3_CORE_SUPTPRT2_DW2_COMPATIBLE_PORT_COUNT(x) (((uint32_t)(((uint32_t)(x)) << USB3_CORE_SUPTPRT2_DW2_COMPATIBLE_PORT_COUNT_SHIFT)) & USB3_CORE_SUPTPRT2_DW2_COMPATIBLE_PORT_COUNT_MASK)

#define USB3_CORE_SUPTPRT2_DW2_HSO_MASK          (0x20000U)
#define USB3_CORE_SUPTPRT2_DW2_HSO_SHIFT         (17U)
/*! HSO - High-Speed Only */
#define USB3_CORE_SUPTPRT2_DW2_HSO(x)            (((uint32_t)(((uint32_t)(x)) << USB3_CORE_SUPTPRT2_DW2_HSO_SHIFT)) & USB3_CORE_SUPTPRT2_DW2_HSO_MASK)

#define USB3_CORE_SUPTPRT2_DW2_IHI_MASK          (0x40000U)
#define USB3_CORE_SUPTPRT2_DW2_IHI_SHIFT         (18U)
/*! IHI - Integrated Hub Implemented */
#define USB3_CORE_SUPTPRT2_DW2_IHI(x)            (((uint32_t)(((uint32_t)(x)) << USB3_CORE_SUPTPRT2_DW2_IHI_SHIFT)) & USB3_CORE_SUPTPRT2_DW2_IHI_MASK)

#define USB3_CORE_SUPTPRT2_DW2_HLC_MASK          (0x80000U)
#define USB3_CORE_SUPTPRT2_DW2_HLC_SHIFT         (19U)
/*! HLC - Compatible Port Offset */
#define USB3_CORE_SUPTPRT2_DW2_HLC(x)            (((uint32_t)(((uint32_t)(x)) << USB3_CORE_SUPTPRT2_DW2_HLC_SHIFT)) & USB3_CORE_SUPTPRT2_DW2_HLC_MASK)

#define USB3_CORE_SUPTPRT2_DW2_BLC_MASK          (0x100000U)
#define USB3_CORE_SUPTPRT2_DW2_BLC_SHIFT         (20U)
/*! BLC - BESL LPM Capability
 *  0b0..The ports described by this xHCI Supported Protocol Capability applies HIRD timing to the BESL and BESLD
 *       fields of the PORTPMSC and PORTHLPMC registers.
 *  0b1..The ports described by this xHCI Supported Protocol Capability applies BESL timing to the BESL and BESLD
 *       fields of the PORTPMSC and PORTHLPMC registers.
 */
#define USB3_CORE_SUPTPRT2_DW2_BLC(x)            (((uint32_t)(((uint32_t)(x)) << USB3_CORE_SUPTPRT2_DW2_BLC_SHIFT)) & USB3_CORE_SUPTPRT2_DW2_BLC_MASK)

#define USB3_CORE_SUPTPRT2_DW2_MHD_MASK          (0xE000000U)
#define USB3_CORE_SUPTPRT2_DW2_MHD_SHIFT         (25U)
/*! MHD - Hub Depth */
#define USB3_CORE_SUPTPRT2_DW2_MHD(x)            (((uint32_t)(((uint32_t)(x)) << USB3_CORE_SUPTPRT2_DW2_MHD_SHIFT)) & USB3_CORE_SUPTPRT2_DW2_MHD_MASK)

#define USB3_CORE_SUPTPRT2_DW2_PSIC_MASK         (0xF0000000U)
#define USB3_CORE_SUPTPRT2_DW2_PSIC_SHIFT        (28U)
/*! PSIC - Protocol Speed ID Count */
#define USB3_CORE_SUPTPRT2_DW2_PSIC(x)           (((uint32_t)(((uint32_t)(x)) << USB3_CORE_SUPTPRT2_DW2_PSIC_SHIFT)) & USB3_CORE_SUPTPRT2_DW2_PSIC_MASK)
/*! @} */

/*! @name SUPTPRT2_DW3 - USB2 xHCI Supported Protocol Capability Data Word 3 */
/*! @{ */

#define USB3_CORE_SUPTPRT2_DW3_PROTCL_SLT_TY_MASK (0x1FU)
#define USB3_CORE_SUPTPRT2_DW3_PROTCL_SLT_TY_SHIFT (0U)
/*! PROTCL_SLT_TY - Protocol Slot Type */
#define USB3_CORE_SUPTPRT2_DW3_PROTCL_SLT_TY(x)  (((uint32_t)(((uint32_t)(x)) << USB3_CORE_SUPTPRT2_DW3_PROTCL_SLT_TY_SHIFT)) & USB3_CORE_SUPTPRT2_DW3_PROTCL_SLT_TY_MASK)
/*! @} */

/*! @name SUPTPRT3_DW0 - USB3 xHCI Supported Protocol Capability Data Word 0 */
/*! @{ */

#define USB3_CORE_SUPTPRT3_DW0_CAPABILITY_ID_MASK (0xFFU)
#define USB3_CORE_SUPTPRT3_DW0_CAPABILITY_ID_SHIFT (0U)
/*! CAPABILITY_ID - Capability ID */
#define USB3_CORE_SUPTPRT3_DW0_CAPABILITY_ID(x)  (((uint32_t)(((uint32_t)(x)) << USB3_CORE_SUPTPRT3_DW0_CAPABILITY_ID_SHIFT)) & USB3_CORE_SUPTPRT3_DW0_CAPABILITY_ID_MASK)

#define USB3_CORE_SUPTPRT3_DW0_NEXT_CAPABILITY_POINTER_MASK (0xFF00U)
#define USB3_CORE_SUPTPRT3_DW0_NEXT_CAPABILITY_POINTER_SHIFT (8U)
/*! NEXT_CAPABILITY_POINTER - Next Capability Pointer */
#define USB3_CORE_SUPTPRT3_DW0_NEXT_CAPABILITY_POINTER(x) (((uint32_t)(((uint32_t)(x)) << USB3_CORE_SUPTPRT3_DW0_NEXT_CAPABILITY_POINTER_SHIFT)) & USB3_CORE_SUPTPRT3_DW0_NEXT_CAPABILITY_POINTER_MASK)

#define USB3_CORE_SUPTPRT3_DW0_MINOR_REVISION_MASK (0xFF0000U)
#define USB3_CORE_SUPTPRT3_DW0_MINOR_REVISION_SHIFT (16U)
/*! MINOR_REVISION - Minor Revision */
#define USB3_CORE_SUPTPRT3_DW0_MINOR_REVISION(x) (((uint32_t)(((uint32_t)(x)) << USB3_CORE_SUPTPRT3_DW0_MINOR_REVISION_SHIFT)) & USB3_CORE_SUPTPRT3_DW0_MINOR_REVISION_MASK)

#define USB3_CORE_SUPTPRT3_DW0_MAJOR_REVISION_MASK (0xFF000000U)
#define USB3_CORE_SUPTPRT3_DW0_MAJOR_REVISION_SHIFT (24U)
/*! MAJOR_REVISION - Major Revision */
#define USB3_CORE_SUPTPRT3_DW0_MAJOR_REVISION(x) (((uint32_t)(((uint32_t)(x)) << USB3_CORE_SUPTPRT3_DW0_MAJOR_REVISION_SHIFT)) & USB3_CORE_SUPTPRT3_DW0_MAJOR_REVISION_MASK)
/*! @} */

/*! @name SUPTPRT3_DW1 - USB3 xHCI Supported Protocol Capability Data Word 1 */
/*! @{ */

#define USB3_CORE_SUPTPRT3_DW1_NAME_STRING_MASK  (0xFFFFFFFFU)
#define USB3_CORE_SUPTPRT3_DW1_NAME_STRING_SHIFT (0U)
/*! NAME_STRING - Name String */
#define USB3_CORE_SUPTPRT3_DW1_NAME_STRING(x)    (((uint32_t)(((uint32_t)(x)) << USB3_CORE_SUPTPRT3_DW1_NAME_STRING_SHIFT)) & USB3_CORE_SUPTPRT3_DW1_NAME_STRING_MASK)
/*! @} */

/*! @name SUPTPRT3_DW2 - USB3 xHCI Supported Protocol Capability Data Word 2 */
/*! @{ */

#define USB3_CORE_SUPTPRT3_DW2_COMPATIBLE_PORT_OFFSET_MASK (0xFFU)
#define USB3_CORE_SUPTPRT3_DW2_COMPATIBLE_PORT_OFFSET_SHIFT (0U)
/*! COMPATIBLE_PORT_OFFSET - Compatible Port Offset */
#define USB3_CORE_SUPTPRT3_DW2_COMPATIBLE_PORT_OFFSET(x) (((uint32_t)(((uint32_t)(x)) << USB3_CORE_SUPTPRT3_DW2_COMPATIBLE_PORT_OFFSET_SHIFT)) & USB3_CORE_SUPTPRT3_DW2_COMPATIBLE_PORT_OFFSET_MASK)

#define USB3_CORE_SUPTPRT3_DW2_COMPATIBLE_PORT_COUNT_MASK (0xFF00U)
#define USB3_CORE_SUPTPRT3_DW2_COMPATIBLE_PORT_COUNT_SHIFT (8U)
/*! COMPATIBLE_PORT_COUNT - Compatible Port Count */
#define USB3_CORE_SUPTPRT3_DW2_COMPATIBLE_PORT_COUNT(x) (((uint32_t)(((uint32_t)(x)) << USB3_CORE_SUPTPRT3_DW2_COMPATIBLE_PORT_COUNT_SHIFT)) & USB3_CORE_SUPTPRT3_DW2_COMPATIBLE_PORT_COUNT_MASK)

#define USB3_CORE_SUPTPRT3_DW2_MHD_MASK          (0xE000000U)
#define USB3_CORE_SUPTPRT3_DW2_MHD_SHIFT         (25U)
/*! MHD - Hub Depth */
#define USB3_CORE_SUPTPRT3_DW2_MHD(x)            (((uint32_t)(((uint32_t)(x)) << USB3_CORE_SUPTPRT3_DW2_MHD_SHIFT)) & USB3_CORE_SUPTPRT3_DW2_MHD_MASK)

#define USB3_CORE_SUPTPRT3_DW2_PSIC_MASK         (0xF0000000U)
#define USB3_CORE_SUPTPRT3_DW2_PSIC_SHIFT        (28U)
/*! PSIC - Protocol Speed ID Count */
#define USB3_CORE_SUPTPRT3_DW2_PSIC(x)           (((uint32_t)(((uint32_t)(x)) << USB3_CORE_SUPTPRT3_DW2_PSIC_SHIFT)) & USB3_CORE_SUPTPRT3_DW2_PSIC_MASK)
/*! @} */

/*! @name SUPTPRT3_DW3 - USB3 xHCI Supported Protocol Capability Data Word 3 */
/*! @{ */

#define USB3_CORE_SUPTPRT3_DW3_PROTCL_SLT_TY_MASK (0x1FU)
#define USB3_CORE_SUPTPRT3_DW3_PROTCL_SLT_TY_SHIFT (0U)
/*! PROTCL_SLT_TY - Protocol Slot Type */
#define USB3_CORE_SUPTPRT3_DW3_PROTCL_SLT_TY(x)  (((uint32_t)(((uint32_t)(x)) << USB3_CORE_SUPTPRT3_DW3_PROTCL_SLT_TY_SHIFT)) & USB3_CORE_SUPTPRT3_DW3_PROTCL_SLT_TY_MASK)
/*! @} */

/*! @name GSBUSCFG0 - Global SoC Bus Configuration 0 */
/*! @{ */

#define USB3_CORE_GSBUSCFG0_INCRBRSTENA_MASK     (0x1U)
#define USB3_CORE_GSBUSCFG0_INCRBRSTENA_SHIFT    (0U)
/*! INCRBRSTENA - Undefined Length INCR Burst Type Enable
 *  0b0..INCRX burst mode
 *  0b1..INCR (undefined length) burst mode
 */
#define USB3_CORE_GSBUSCFG0_INCRBRSTENA(x)       (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GSBUSCFG0_INCRBRSTENA_SHIFT)) & USB3_CORE_GSBUSCFG0_INCRBRSTENA_MASK)

#define USB3_CORE_GSBUSCFG0_INCR4BRSTENA_MASK    (0x2U)
#define USB3_CORE_GSBUSCFG0_INCR4BRSTENA_SHIFT   (1U)
/*! INCR4BRSTENA - INCR4 Burst Type Enable Input to BUS-GM */
#define USB3_CORE_GSBUSCFG0_INCR4BRSTENA(x)      (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GSBUSCFG0_INCR4BRSTENA_SHIFT)) & USB3_CORE_GSBUSCFG0_INCR4BRSTENA_MASK)

#define USB3_CORE_GSBUSCFG0_INCR8BRSTENA_MASK    (0x4U)
#define USB3_CORE_GSBUSCFG0_INCR8BRSTENA_SHIFT   (2U)
/*! INCR8BRSTENA - INCR8 Burst Type Enable */
#define USB3_CORE_GSBUSCFG0_INCR8BRSTENA(x)      (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GSBUSCFG0_INCR8BRSTENA_SHIFT)) & USB3_CORE_GSBUSCFG0_INCR8BRSTENA_MASK)

#define USB3_CORE_GSBUSCFG0_INCR16BRSTENA_MASK   (0x8U)
#define USB3_CORE_GSBUSCFG0_INCR16BRSTENA_SHIFT  (3U)
/*! INCR16BRSTENA - INCR16 Burst Type Enable */
#define USB3_CORE_GSBUSCFG0_INCR16BRSTENA(x)     (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GSBUSCFG0_INCR16BRSTENA_SHIFT)) & USB3_CORE_GSBUSCFG0_INCR16BRSTENA_MASK)

#define USB3_CORE_GSBUSCFG0_INCR32BRSTENA_MASK   (0x10U)
#define USB3_CORE_GSBUSCFG0_INCR32BRSTENA_SHIFT  (4U)
/*! INCR32BRSTENA - INCR32 Burst Type Enable */
#define USB3_CORE_GSBUSCFG0_INCR32BRSTENA(x)     (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GSBUSCFG0_INCR32BRSTENA_SHIFT)) & USB3_CORE_GSBUSCFG0_INCR32BRSTENA_MASK)

#define USB3_CORE_GSBUSCFG0_INCR64BRSTENA_MASK   (0x20U)
#define USB3_CORE_GSBUSCFG0_INCR64BRSTENA_SHIFT  (5U)
/*! INCR64BRSTENA - INCR64 Burst Type Enable */
#define USB3_CORE_GSBUSCFG0_INCR64BRSTENA(x)     (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GSBUSCFG0_INCR64BRSTENA_SHIFT)) & USB3_CORE_GSBUSCFG0_INCR64BRSTENA_MASK)

#define USB3_CORE_GSBUSCFG0_INCR128BRSTENA_MASK  (0x40U)
#define USB3_CORE_GSBUSCFG0_INCR128BRSTENA_SHIFT (6U)
/*! INCR128BRSTENA - INCR128 Burst Type Enable */
#define USB3_CORE_GSBUSCFG0_INCR128BRSTENA(x)    (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GSBUSCFG0_INCR128BRSTENA_SHIFT)) & USB3_CORE_GSBUSCFG0_INCR128BRSTENA_MASK)

#define USB3_CORE_GSBUSCFG0_INCR256BRSTENA_MASK  (0x80U)
#define USB3_CORE_GSBUSCFG0_INCR256BRSTENA_SHIFT (7U)
/*! INCR256BRSTENA - INCR256 Burst Type Enable */
#define USB3_CORE_GSBUSCFG0_INCR256BRSTENA(x)    (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GSBUSCFG0_INCR256BRSTENA_SHIFT)) & USB3_CORE_GSBUSCFG0_INCR256BRSTENA_MASK)

#define USB3_CORE_GSBUSCFG0_DESBIGEND_MASK       (0x400U)
#define USB3_CORE_GSBUSCFG0_DESBIGEND_SHIFT      (10U)
/*! DESBIGEND - Descriptor Access Is Big Endian */
#define USB3_CORE_GSBUSCFG0_DESBIGEND(x)         (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GSBUSCFG0_DESBIGEND_SHIFT)) & USB3_CORE_GSBUSCFG0_DESBIGEND_MASK)

#define USB3_CORE_GSBUSCFG0_DATBIGEND_MASK       (0x800U)
#define USB3_CORE_GSBUSCFG0_DATBIGEND_SHIFT      (11U)
/*! DATBIGEND - Data Access Is Big Endian */
#define USB3_CORE_GSBUSCFG0_DATBIGEND(x)         (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GSBUSCFG0_DATBIGEND_SHIFT)) & USB3_CORE_GSBUSCFG0_DATBIGEND_MASK)

#define USB3_CORE_GSBUSCFG0_DESWRREQINFO_MASK    (0xF0000U)
#define USB3_CORE_GSBUSCFG0_DESWRREQINFO_SHIFT   (16U)
/*! DESWRREQINFO - AHB-prot/AXI-cache/OCP-ReqInfo for Descriptor Write */
#define USB3_CORE_GSBUSCFG0_DESWRREQINFO(x)      (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GSBUSCFG0_DESWRREQINFO_SHIFT)) & USB3_CORE_GSBUSCFG0_DESWRREQINFO_MASK)

#define USB3_CORE_GSBUSCFG0_DATWRREQINFO_MASK    (0xF00000U)
#define USB3_CORE_GSBUSCFG0_DATWRREQINFO_SHIFT   (20U)
/*! DATWRREQINFO - AHB-prot/AXI-cache/OCP-ReqInfo for Data Write */
#define USB3_CORE_GSBUSCFG0_DATWRREQINFO(x)      (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GSBUSCFG0_DATWRREQINFO_SHIFT)) & USB3_CORE_GSBUSCFG0_DATWRREQINFO_MASK)

#define USB3_CORE_GSBUSCFG0_DESRDREQINFO_MASK    (0xF000000U)
#define USB3_CORE_GSBUSCFG0_DESRDREQINFO_SHIFT   (24U)
/*! DESRDREQINFO - AHB-prot/AXI-cache/OCP-ReqInfo for Descriptor Read */
#define USB3_CORE_GSBUSCFG0_DESRDREQINFO(x)      (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GSBUSCFG0_DESRDREQINFO_SHIFT)) & USB3_CORE_GSBUSCFG0_DESRDREQINFO_MASK)

#define USB3_CORE_GSBUSCFG0_DATRDREQINFO_MASK    (0xF0000000U)
#define USB3_CORE_GSBUSCFG0_DATRDREQINFO_SHIFT   (28U)
/*! DATRDREQINFO - AHB-prot/AXI-cache/OCP-ReqInfo for Data Read */
#define USB3_CORE_GSBUSCFG0_DATRDREQINFO(x)      (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GSBUSCFG0_DATRDREQINFO_SHIFT)) & USB3_CORE_GSBUSCFG0_DATRDREQINFO_MASK)
/*! @} */

/*! @name GSBUSCFG1 - Global SoC Bus Configuration 1 */
/*! @{ */

#define USB3_CORE_GSBUSCFG1_PIPETRANSLIMIT_MASK  (0xF00U)
#define USB3_CORE_GSBUSCFG1_PIPETRANSLIMIT_SHIFT (8U)
/*! PIPETRANSLIMIT - AXI Pipelined Transfers Burst Request Limit
 *  0b0000..1 request
 *  0b0001..2 requests
 *  0b0010-0b1111..3 - 16 requests
 */
#define USB3_CORE_GSBUSCFG1_PIPETRANSLIMIT(x)    (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GSBUSCFG1_PIPETRANSLIMIT_SHIFT)) & USB3_CORE_GSBUSCFG1_PIPETRANSLIMIT_MASK)

#define USB3_CORE_GSBUSCFG1_EN1KPAGE_MASK        (0x1000U)
#define USB3_CORE_GSBUSCFG1_EN1KPAGE_SHIFT       (12U)
/*! EN1KPAGE - 1k Page Boundary Enable */
#define USB3_CORE_GSBUSCFG1_EN1KPAGE(x)          (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GSBUSCFG1_EN1KPAGE_SHIFT)) & USB3_CORE_GSBUSCFG1_EN1KPAGE_MASK)
/*! @} */

/*! @name GTXTHRCFG - Global TX Threshold Control */
/*! @{ */

#define USB3_CORE_GTXTHRCFG_USBMAXTXBURSTSIZE_MASK (0xFF0000U)
#define USB3_CORE_GTXTHRCFG_USBMAXTXBURSTSIZE_SHIFT (16U)
/*! USBMAXTXBURSTSIZE - USB Maximum TX Burst Size */
#define USB3_CORE_GTXTHRCFG_USBMAXTXBURSTSIZE(x) (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GTXTHRCFG_USBMAXTXBURSTSIZE_SHIFT)) & USB3_CORE_GTXTHRCFG_USBMAXTXBURSTSIZE_MASK)

#define USB3_CORE_GTXTHRCFG_USBTXPKTCNT_MASK     (0xF000000U)
#define USB3_CORE_GTXTHRCFG_USBTXPKTCNT_SHIFT    (24U)
/*! USBTXPKTCNT - USB Transmit Packet Count */
#define USB3_CORE_GTXTHRCFG_USBTXPKTCNT(x)       (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GTXTHRCFG_USBTXPKTCNT_SHIFT)) & USB3_CORE_GTXTHRCFG_USBTXPKTCNT_MASK)

#define USB3_CORE_GTXTHRCFG_USBTXPKTCNTSEL_MASK  (0x20000000U)
#define USB3_CORE_GTXTHRCFG_USBTXPKTCNTSEL_SHIFT (29U)
/*! USBTXPKTCNTSEL - USB Transmit Packet Count Enable
 *  0b0..Disabled, the core can start transmission on the USB after the entire (one full) packet has been fetched into the corresponding TXFIFO.
 *  0b1..Enabled, the core can only start transmission on the USB after USB Transmit Packet Count amount of
 *       packets for the USB transaction (burst) are already in the corresponding TXFIFO. This mode is valid in both host
 *       and device modes. It is only used for SuperSpeed operation.
 */
#define USB3_CORE_GTXTHRCFG_USBTXPKTCNTSEL(x)    (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GTXTHRCFG_USBTXPKTCNTSEL_SHIFT)) & USB3_CORE_GTXTHRCFG_USBTXPKTCNTSEL_MASK)
/*! @} */

/*! @name GRXTHRCFG - Global RX Threshold Control */
/*! @{ */

#define USB3_CORE_GRXTHRCFG_RESVISOCOUTSPC_MASK  (0x1FFFU)
#define USB3_CORE_GRXTHRCFG_RESVISOCOUTSPC_SHIFT (0U)
/*! RESVISOCOUTSPC - Space Reserved In RX FIFO For ISOC OUT */
#define USB3_CORE_GRXTHRCFG_RESVISOCOUTSPC(x)    (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GRXTHRCFG_RESVISOCOUTSPC_SHIFT)) & USB3_CORE_GRXTHRCFG_RESVISOCOUTSPC_MASK)

#define USB3_CORE_GRXTHRCFG_USBMAXRXBURSTSIZE_MASK (0xF80000U)
#define USB3_CORE_GRXTHRCFG_USBMAXRXBURSTSIZE_SHIFT (19U)
/*! USBMAXRXBURSTSIZE - USB Maximum Receive Burst Size */
#define USB3_CORE_GRXTHRCFG_USBMAXRXBURSTSIZE(x) (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GRXTHRCFG_USBMAXRXBURSTSIZE_SHIFT)) & USB3_CORE_GRXTHRCFG_USBMAXRXBURSTSIZE_MASK)

#define USB3_CORE_GRXTHRCFG_USBRXPKTCNT_MASK     (0xF000000U)
#define USB3_CORE_GRXTHRCFG_USBRXPKTCNT_SHIFT    (24U)
/*! USBRXPKTCNT - USB Receive Packet Count */
#define USB3_CORE_GRXTHRCFG_USBRXPKTCNT(x)       (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GRXTHRCFG_USBRXPKTCNT_SHIFT)) & USB3_CORE_GRXTHRCFG_USBRXPKTCNT_MASK)

#define USB3_CORE_GRXTHRCFG_USBRXPKTCNTSEL_MASK  (0x20000000U)
#define USB3_CORE_GRXTHRCFG_USBRXPKTCNTSEL_SHIFT (29U)
/*! USBRXPKTCNTSEL - USB Receive Packet Count Enable
 *  0b0..The core can only start reception on the USB when the RX FIFO has space for at least one packet.
 *  0b1..The core can only start reception on the USB when the RX FIFO has space for at least UsbRxPktCnt amount
 *       of packets. This mode is valid in both host and device mode. It is only used for SuperSpeed. In device
 *       mode, setting this bit to 1 also enables the functionality of reporting NUMP in the ACK TP based on the RX
 *       FIFO space instead of reporting a fixed NUMP derived from DCFG.NUMP for non-control endpoints.
 */
#define USB3_CORE_GRXTHRCFG_USBRXPKTCNTSEL(x)    (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GRXTHRCFG_USBRXPKTCNTSEL_SHIFT)) & USB3_CORE_GRXTHRCFG_USBRXPKTCNTSEL_MASK)
/*! @} */

/*! @name GCTL - Global Core Control */
/*! @{ */

#define USB3_CORE_GCTL_DSBLCLKGTNG_MASK          (0x1U)
#define USB3_CORE_GCTL_DSBLCLKGTNG_SHIFT         (0U)
/*! DSBLCLKGTNG - Disable Clock Gating */
#define USB3_CORE_GCTL_DSBLCLKGTNG(x)            (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GCTL_DSBLCLKGTNG_SHIFT)) & USB3_CORE_GCTL_DSBLCLKGTNG_MASK)

#define USB3_CORE_GCTL_GblHibernationEn_MASK     (0x2U)
#define USB3_CORE_GCTL_GblHibernationEn_SHIFT    (1U)
/*! GblHibernationEn - Global Hibernation Enable */
#define USB3_CORE_GCTL_GblHibernationEn(x)       (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GCTL_GblHibernationEn_SHIFT)) & USB3_CORE_GCTL_GblHibernationEn_MASK)

#define USB3_CORE_GCTL_U2EXIT_LFPS_MASK          (0x4U)
#define USB3_CORE_GCTL_U2EXIT_LFPS_SHIFT         (2U)
/*! U2EXIT_LFPS
 *  0b0..The link treats 248ns LFPS as a valid U2 exit.
 *  0b1..The link waits for 8 us of LFPS before it detects a valid U2 exit.
 */
#define USB3_CORE_GCTL_U2EXIT_LFPS(x)            (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GCTL_U2EXIT_LFPS_SHIFT)) & USB3_CORE_GCTL_U2EXIT_LFPS_MASK)

#define USB3_CORE_GCTL_DISSCRAMBLE_MASK          (0x8U)
#define USB3_CORE_GCTL_DISSCRAMBLE_SHIFT         (3U)
/*! DISSCRAMBLE - Disable Scrambling */
#define USB3_CORE_GCTL_DISSCRAMBLE(x)            (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GCTL_DISSCRAMBLE_SHIFT)) & USB3_CORE_GCTL_DISSCRAMBLE_MASK)

#define USB3_CORE_GCTL_SCALEDOWN_MASK            (0x30U)
#define USB3_CORE_GCTL_SCALEDOWN_SHIFT           (4U)
/*! SCALEDOWN - Scale-Down Mode
 *  0b00..Disables all scale-downs. Actual timing values are used.
 *  0b01..In HS/FS/LS Modes: Enables scale-down of all timing values except Device mode suspend and resume. These
 *        include Speed enumeration, and Host mode suspend and resume. In SS Mode: Enables scaled down SS timing
 *        and repeat values including: (1) Number of TxEq training sequences reduce to 8; (2) LFPS polling burst time
 *        reduce to 256 nS; (3) LFPS warm reset receive reduce to 30 us.
 *  0b10..In HS/FS/LS Modes: Enables scale-down of Device mode suspend and resume timing values only. In SS Mode:
 *        No TxEq training sequences are sent. Overrides Bit 4.
 *  0b11..Enables bit 0 and bit 1 scale-down timing values.
 */
#define USB3_CORE_GCTL_SCALEDOWN(x)              (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GCTL_SCALEDOWN_SHIFT)) & USB3_CORE_GCTL_SCALEDOWN_MASK)

#define USB3_CORE_GCTL_RAMCLKSEL_MASK            (0xC0U)
#define USB3_CORE_GCTL_RAMCLKSEL_SHIFT           (6U)
/*! RAMCLKSEL - RAM Clock Select
 *  0b00..Bus clock
 *  0b01..Pipe clock (Only used in device mode)
 *  0b10..In device mode , pipe/2 clock. In host mode, controller switches ram_clk between pipe/2 clock, mac2_clk
 *        and bus_clk based on the status of the U2/U3 ports
 *  0b11..In device mode, selects mac2_clk as ram_clk (when 8-bit UTMI or ULPI used. Not supported in 16-bit UTMI
 *        mode). In host mode, controller switches ram_clk between pipe_clk, mac2_clk and bus_clk based on the
 *        status of the U2/U3 ports
 */
#define USB3_CORE_GCTL_RAMCLKSEL(x)              (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GCTL_RAMCLKSEL_SHIFT)) & USB3_CORE_GCTL_RAMCLKSEL_MASK)

#define USB3_CORE_GCTL_DEBUGATTACH_MASK          (0x100U)
#define USB3_CORE_GCTL_DEBUGATTACH_SHIFT         (8U)
/*! DEBUGATTACH - Debug Attach */
#define USB3_CORE_GCTL_DEBUGATTACH(x)            (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GCTL_DEBUGATTACH_SHIFT)) & USB3_CORE_GCTL_DEBUGATTACH_MASK)

#define USB3_CORE_GCTL_U1U2TimerScale_MASK       (0x200U)
#define USB3_CORE_GCTL_U1U2TimerScale_SHIFT      (9U)
/*! U1U2TimerScale - Disable U1/U2 timer Scaledown */
#define USB3_CORE_GCTL_U1U2TimerScale(x)         (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GCTL_U1U2TimerScale_SHIFT)) & USB3_CORE_GCTL_U1U2TimerScale_MASK)

#define USB3_CORE_GCTL_SOFITPSYNC_MASK           (0x400U)
#define USB3_CORE_GCTL_SOFITPSYNC_SHIFT          (10U)
#define USB3_CORE_GCTL_SOFITPSYNC(x)             (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GCTL_SOFITPSYNC_SHIFT)) & USB3_CORE_GCTL_SOFITPSYNC_MASK)

#define USB3_CORE_GCTL_CORESOFTRESET_MASK        (0x800U)
#define USB3_CORE_GCTL_CORESOFTRESET_SHIFT       (11U)
/*! CORESOFTRESET - Core Soft Reset
 *  0b0..No soft reset
 *  0b1..Soft reset to core
 */
#define USB3_CORE_GCTL_CORESOFTRESET(x)          (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GCTL_CORESOFTRESET_SHIFT)) & USB3_CORE_GCTL_CORESOFTRESET_MASK)

#define USB3_CORE_GCTL_PRTCAPDIR_MASK            (0x3000U)
#define USB3_CORE_GCTL_PRTCAPDIR_SHIFT           (12U)
/*! PRTCAPDIR - Port Capability Direction
 *  0b01..For Host configurations
 *  0b10..For Device configurations
 */
#define USB3_CORE_GCTL_PRTCAPDIR(x)              (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GCTL_PRTCAPDIR_SHIFT)) & USB3_CORE_GCTL_PRTCAPDIR_MASK)

#define USB3_CORE_GCTL_FRMSCLDWN_MASK            (0xC000U)
#define USB3_CORE_GCTL_FRMSCLDWN_SHIFT           (14U)
/*! FRMSCLDWN
 *  0b00..For SS/HS mode, implements interval to be 125 us. If DWC_USB3_EN_DBC = 1, scales down the MaxPacketSize to 1024 bytes
 *  0b01..For SS/HS mode, implements interval to be 62.5 us. If DWC_USB3_EN_DBC = 1, scales down the MaxPacketSize to 512 bytes
 *  0b10..For SS/HS mode, implements interval to be 31.25 us. If DWC_USB3_EN_DBC = 1, scales down the MaxPacketSize to 256 bytes
 *  0b11..For SS/HS mode, implements interval to be 15.625 us. If DWC_USB3_EN_DBC = 1, scales down the MaxPacketSize to 128 bytes
 */
#define USB3_CORE_GCTL_FRMSCLDWN(x)              (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GCTL_FRMSCLDWN_SHIFT)) & USB3_CORE_GCTL_FRMSCLDWN_MASK)

#define USB3_CORE_GCTL_U2RSTECN_MASK             (0x10000U)
#define USB3_CORE_GCTL_U2RSTECN_SHIFT            (16U)
#define USB3_CORE_GCTL_U2RSTECN(x)               (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GCTL_U2RSTECN_SHIFT)) & USB3_CORE_GCTL_U2RSTECN_MASK)

#define USB3_CORE_GCTL_BYPSSETADDR_MASK          (0x20000U)
#define USB3_CORE_GCTL_BYPSSETADDR_SHIFT         (17U)
/*! BYPSSETADDR - Bypass SetAddress In Device Mode */
#define USB3_CORE_GCTL_BYPSSETADDR(x)            (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GCTL_BYPSSETADDR_SHIFT)) & USB3_CORE_GCTL_BYPSSETADDR_MASK)

#define USB3_CORE_GCTL_MASTERFILTBYPASS_MASK     (0x40000U)
#define USB3_CORE_GCTL_MASTERFILTBYPASS_SHIFT    (18U)
/*! MASTERFILTBYPASS - Master Filter Bypass */
#define USB3_CORE_GCTL_MASTERFILTBYPASS(x)       (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GCTL_MASTERFILTBYPASS_SHIFT)) & USB3_CORE_GCTL_MASTERFILTBYPASS_MASK)

#define USB3_CORE_GCTL_PWRDNSCALE_MASK           (0xFFF80000U)
#define USB3_CORE_GCTL_PWRDNSCALE_SHIFT          (19U)
/*! PWRDNSCALE - Power Down Scale */
#define USB3_CORE_GCTL_PWRDNSCALE(x)             (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GCTL_PWRDNSCALE_SHIFT)) & USB3_CORE_GCTL_PWRDNSCALE_MASK)
/*! @} */

/*! @name GSTS - Global Status */
/*! @{ */

#define USB3_CORE_GSTS_CURMOD_MASK               (0x3U)
#define USB3_CORE_GSTS_CURMOD_SHIFT              (0U)
/*! CURMOD - Current Mode of Operation
 *  0b00..Device mode
 *  0b01..Host mode
 */
#define USB3_CORE_GSTS_CURMOD(x)                 (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GSTS_CURMOD_SHIFT)) & USB3_CORE_GSTS_CURMOD_MASK)

#define USB3_CORE_GSTS_BUSERRADDRVLD_MASK        (0x10U)
#define USB3_CORE_GSTS_BUSERRADDRVLD_SHIFT       (4U)
/*! BUSERRADDRVLD - Bus Error Address Valid */
#define USB3_CORE_GSTS_BUSERRADDRVLD(x)          (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GSTS_BUSERRADDRVLD_SHIFT)) & USB3_CORE_GSTS_BUSERRADDRVLD_MASK)

#define USB3_CORE_GSTS_CSRTimeout_MASK           (0x20U)
#define USB3_CORE_GSTS_CSRTimeout_SHIFT          (5U)
/*! CSRTimeout - CSR Timeout */
#define USB3_CORE_GSTS_CSRTimeout(x)             (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GSTS_CSRTimeout_SHIFT)) & USB3_CORE_GSTS_CSRTimeout_MASK)

#define USB3_CORE_GSTS_Device_IP_MASK            (0x40U)
#define USB3_CORE_GSTS_Device_IP_SHIFT           (6U)
/*! Device_IP - Device Interrupt Pending */
#define USB3_CORE_GSTS_Device_IP(x)              (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GSTS_Device_IP_SHIFT)) & USB3_CORE_GSTS_Device_IP_MASK)

#define USB3_CORE_GSTS_Host_IP_MASK              (0x80U)
#define USB3_CORE_GSTS_Host_IP_SHIFT             (7U)
/*! Host_IP - Host Interrupt Pending */
#define USB3_CORE_GSTS_Host_IP(x)                (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GSTS_Host_IP_SHIFT)) & USB3_CORE_GSTS_Host_IP_MASK)

#define USB3_CORE_GSTS_BC_IP_MASK                (0x200U)
#define USB3_CORE_GSTS_BC_IP_SHIFT               (9U)
/*! BC_IP - Battery Charger Interrupt Pending */
#define USB3_CORE_GSTS_BC_IP(x)                  (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GSTS_BC_IP_SHIFT)) & USB3_CORE_GSTS_BC_IP_MASK)

#define USB3_CORE_GSTS_SSIC_IP_MASK              (0x800U)
#define USB3_CORE_GSTS_SSIC_IP_SHIFT             (11U)
/*! SSIC_IP - SSIC Interrupt Pending */
#define USB3_CORE_GSTS_SSIC_IP(x)                (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GSTS_SSIC_IP_SHIFT)) & USB3_CORE_GSTS_SSIC_IP_MASK)

#define USB3_CORE_GSTS_CBELT_MASK                (0xFFF00000U)
#define USB3_CORE_GSTS_CBELT_SHIFT               (20U)
/*! CBELT - Current BELT Value */
#define USB3_CORE_GSTS_CBELT(x)                  (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GSTS_CBELT_SHIFT)) & USB3_CORE_GSTS_CBELT_MASK)
/*! @} */

/*! @name GUCTL1 - Global User Control 1 */
/*! @{ */

#define USB3_CORE_GUCTL1_LOA_FILTER_EN_MASK      (0x1U)
#define USB3_CORE_GUCTL1_LOA_FILTER_EN_SHIFT     (0U)
#define USB3_CORE_GUCTL1_LOA_FILTER_EN(x)        (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GUCTL1_LOA_FILTER_EN_SHIFT)) & USB3_CORE_GUCTL1_LOA_FILTER_EN_MASK)

#define USB3_CORE_GUCTL1_OVRLD_L1_SUSP_COM_MASK  (0x2U)
#define USB3_CORE_GUCTL1_OVRLD_L1_SUSP_COM_SHIFT (1U)
#define USB3_CORE_GUCTL1_OVRLD_L1_SUSP_COM(x)    (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GUCTL1_OVRLD_L1_SUSP_COM_SHIFT)) & USB3_CORE_GUCTL1_OVRLD_L1_SUSP_COM_MASK)

#define USB3_CORE_GUCTL1_HC_PARCHK_DISABLE_MASK  (0x4U)
#define USB3_CORE_GUCTL1_HC_PARCHK_DISABLE_SHIFT (2U)
/*! HC_PARCHK_DISABLE - Host Parameter Check Disable */
#define USB3_CORE_GUCTL1_HC_PARCHK_DISABLE(x)    (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GUCTL1_HC_PARCHK_DISABLE_SHIFT)) & USB3_CORE_GUCTL1_HC_PARCHK_DISABLE_MASK)

#define USB3_CORE_GUCTL1_HC_ERRATA_ENABLE_MASK   (0x8U)
#define USB3_CORE_GUCTL1_HC_ERRATA_ENABLE_SHIFT  (3U)
/*! HC_ERRATA_ENABLE - Host ELD Enable */
#define USB3_CORE_GUCTL1_HC_ERRATA_ENABLE(x)     (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GUCTL1_HC_ERRATA_ENABLE_SHIFT)) & USB3_CORE_GUCTL1_HC_ERRATA_ENABLE_MASK)

#define USB3_CORE_GUCTL1_L1_SUSP_THRLD_FOR_HOST_MASK (0xF0U)
#define USB3_CORE_GUCTL1_L1_SUSP_THRLD_FOR_HOST_SHIFT (4U)
#define USB3_CORE_GUCTL1_L1_SUSP_THRLD_FOR_HOST(x) (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GUCTL1_L1_SUSP_THRLD_FOR_HOST_SHIFT)) & USB3_CORE_GUCTL1_L1_SUSP_THRLD_FOR_HOST_MASK)

#define USB3_CORE_GUCTL1_L1_SUSP_THRLD_EN_FOR_HOST_MASK (0x100U)
#define USB3_CORE_GUCTL1_L1_SUSP_THRLD_EN_FOR_HOST_SHIFT (8U)
#define USB3_CORE_GUCTL1_L1_SUSP_THRLD_EN_FOR_HOST(x) (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GUCTL1_L1_SUSP_THRLD_EN_FOR_HOST_SHIFT)) & USB3_CORE_GUCTL1_L1_SUSP_THRLD_EN_FOR_HOST_MASK)

#define USB3_CORE_GUCTL1_DEV_HS_NYET_BULK_SPR_MASK (0x200U)
#define USB3_CORE_GUCTL1_DEV_HS_NYET_BULK_SPR_SHIFT (9U)
/*! DEV_HS_NYET_BULK_SPR
 *  0b0..Default behavior, no change in device response
 *  0b1..Feature enabled, HS bulk OUT short packet gets NYET response
 */
#define USB3_CORE_GUCTL1_DEV_HS_NYET_BULK_SPR(x) (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GUCTL1_DEV_HS_NYET_BULK_SPR_SHIFT)) & USB3_CORE_GUCTL1_DEV_HS_NYET_BULK_SPR_MASK)

#define USB3_CORE_GUCTL1_RESUME_OPMODE_HS_HOST_MASK (0x400U)
#define USB3_CORE_GUCTL1_RESUME_OPMODE_HS_HOST_SHIFT (10U)
/*! RESUME_OPMODE_HS_HOST
 *  0b0..The UTMI/ULPI opmode will be changed to "normal" 2 us after HS terminations change after EOR. This is the default behavior.
 *  0b1..The UTMI/ULPI opmode will be changed to "normal" along with HS terminations after EOR. This option is to
 *       support certain legacy UTMI/ULPI PHYs.
 */
#define USB3_CORE_GUCTL1_RESUME_OPMODE_HS_HOST(x) (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GUCTL1_RESUME_OPMODE_HS_HOST_SHIFT)) & USB3_CORE_GUCTL1_RESUME_OPMODE_HS_HOST_MASK)

#define USB3_CORE_GUCTL1_DISABLE_FIX_FOR_HANDLE_DATA_TOGGLE_ERR_MASK (0x4000U)
#define USB3_CORE_GUCTL1_DISABLE_FIX_FOR_HANDLE_DATA_TOGGLE_ERR_SHIFT (14U)
/*! DISABLE_FIX_FOR_HANDLE_DATA_TOGGLE_ERR - Disable Fix for Handle Data Toggle Error
 *  0b0..Fix applied (default)
 *  0b1..Fix disabled
 */
#define USB3_CORE_GUCTL1_DISABLE_FIX_FOR_HANDLE_DATA_TOGGLE_ERR(x) (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GUCTL1_DISABLE_FIX_FOR_HANDLE_DATA_TOGGLE_ERR_SHIFT)) & USB3_CORE_GUCTL1_DISABLE_FIX_FOR_HANDLE_DATA_TOGGLE_ERR_MASK)

#define USB3_CORE_GUCTL1_PARKMODE_DISABLE_FSLS_MASK (0x8000U)
#define USB3_CORE_GUCTL1_PARKMODE_DISABLE_FSLS_SHIFT (15U)
#define USB3_CORE_GUCTL1_PARKMODE_DISABLE_FSLS(x) (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GUCTL1_PARKMODE_DISABLE_FSLS_SHIFT)) & USB3_CORE_GUCTL1_PARKMODE_DISABLE_FSLS_MASK)

#define USB3_CORE_GUCTL1_PARKMODE_DISABLE_HS_MASK (0x10000U)
#define USB3_CORE_GUCTL1_PARKMODE_DISABLE_HS_SHIFT (16U)
#define USB3_CORE_GUCTL1_PARKMODE_DISABLE_HS(x)  (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GUCTL1_PARKMODE_DISABLE_HS_SHIFT)) & USB3_CORE_GUCTL1_PARKMODE_DISABLE_HS_MASK)

#define USB3_CORE_GUCTL1_PARKMODE_DISABLE_SS_MASK (0x20000U)
#define USB3_CORE_GUCTL1_PARKMODE_DISABLE_SS_SHIFT (17U)
#define USB3_CORE_GUCTL1_PARKMODE_DISABLE_SS(x)  (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GUCTL1_PARKMODE_DISABLE_SS_SHIFT)) & USB3_CORE_GUCTL1_PARKMODE_DISABLE_SS_MASK)

#define USB3_CORE_GUCTL1_NAK_PER_ENH_HS_MASK     (0x40000U)
#define USB3_CORE_GUCTL1_NAK_PER_ENH_HS_SHIFT    (18U)
/*! NAK_PER_ENH_HS
 *  0b0..Enhancement not applied. If a periodic endpoint is present, and if a bulk endpoint which is also active
 *       is being NAKed by the device, then this could result in decrease in performance of other High Speed bulk
 *       endpoint which is ACked by the device.
 *  0b1..Enables performance enhancement for HS async endpoints in the presence of NAKs.
 */
#define USB3_CORE_GUCTL1_NAK_PER_ENH_HS(x)       (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GUCTL1_NAK_PER_ENH_HS_SHIFT)) & USB3_CORE_GUCTL1_NAK_PER_ENH_HS_MASK)

#define USB3_CORE_GUCTL1_NAK_PER_ENH_FS_MASK     (0x80000U)
#define USB3_CORE_GUCTL1_NAK_PER_ENH_FS_SHIFT    (19U)
/*! NAK_PER_ENH_FS
 *  0b0..Enhancement not applied. If a periodic endpoint is present , and if a bulk endpoint which is also active
 *       is being NAKed by the device, then this could result in a decrease in performance of other Full Speed bulk
 *       endpoint which is ACked by the device.
 *  0b1..Enables performance enhancement for FS async endpoints in the presence of NAKs.
 */
#define USB3_CORE_GUCTL1_NAK_PER_ENH_FS(x)       (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GUCTL1_NAK_PER_ENH_FS_SHIFT)) & USB3_CORE_GUCTL1_NAK_PER_ENH_FS_MASK)

#define USB3_CORE_GUCTL1_DEV_LSP_TAIL_LOCK_DIS_MASK (0x100000U)
#define USB3_CORE_GUCTL1_DEV_LSP_TAIL_LOCK_DIS_SHIFT (20U)
/*! DEV_LSP_TAIL_LOCK_DIS
 *  0b0..Default behavior, enables device lsp lock logic for tail TRB update
 *  0b1..Fix disabled
 */
#define USB3_CORE_GUCTL1_DEV_LSP_TAIL_LOCK_DIS(x) (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GUCTL1_DEV_LSP_TAIL_LOCK_DIS_SHIFT)) & USB3_CORE_GUCTL1_DEV_LSP_TAIL_LOCK_DIS_MASK)

#define USB3_CORE_GUCTL1_IP_GAP_ADD_ON_MASK      (0xE00000U)
#define USB3_CORE_GUCTL1_IP_GAP_ADD_ON_SHIFT     (21U)
#define USB3_CORE_GUCTL1_IP_GAP_ADD_ON(x)        (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GUCTL1_IP_GAP_ADD_ON_SHIFT)) & USB3_CORE_GUCTL1_IP_GAP_ADD_ON_MASK)

#define USB3_CORE_GUCTL1_DEV_L1_EXIT_BY_HW_MASK  (0x1000000U)
#define USB3_CORE_GUCTL1_DEV_L1_EXIT_BY_HW_SHIFT (24U)
/*! DEV_L1_EXIT_BY_HW
 *  0b0..Default behavior, disables device L1 hardware exit logic
 *  0b1..Feature enabled
 */
#define USB3_CORE_GUCTL1_DEV_L1_EXIT_BY_HW(x)    (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GUCTL1_DEV_L1_EXIT_BY_HW_SHIFT)) & USB3_CORE_GUCTL1_DEV_L1_EXIT_BY_HW_MASK)

#define USB3_CORE_GUCTL1_P3_IN_U2_MASK           (0x2000000U)
#define USB3_CORE_GUCTL1_P3_IN_U2_SHIFT          (25U)
/*! P3_IN_U2
 *  0b0..Default behavior, When SuperSpeed link is in U2, PowerState P2 is attempted on the PIPE Interface.
 *  0b1..When SuperSpeed link is in U2, PowerState P3 is attempted if GUSB3PIPECTL[17] is set.
 */
#define USB3_CORE_GUCTL1_P3_IN_U2(x)             (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GUCTL1_P3_IN_U2_SHIFT)) & USB3_CORE_GUCTL1_P3_IN_U2_MASK)

#define USB3_CORE_GUCTL1_DEV_FORCE_20_CLK_FOR_30_CLK_MASK (0x4000000U)
#define USB3_CORE_GUCTL1_DEV_FORCE_20_CLK_FOR_30_CLK_SHIFT (26U)
/*! DEV_FORCE_20_CLK_FOR_30_CLK
 *  0b0..Default behavior, uses 3.0 clock when operating in 2.0 mode
 *  0b1..Feature enabled
 */
#define USB3_CORE_GUCTL1_DEV_FORCE_20_CLK_FOR_30_CLK(x) (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GUCTL1_DEV_FORCE_20_CLK_FOR_30_CLK_SHIFT)) & USB3_CORE_GUCTL1_DEV_FORCE_20_CLK_FOR_30_CLK_MASK)

#define USB3_CORE_GUCTL1_DEV_TRB_OUT_SPR_IND_MASK (0x8000000U)
#define USB3_CORE_GUCTL1_DEV_TRB_OUT_SPR_IND_SHIFT (27U)
/*! DEV_TRB_OUT_SPR_IND
 *  0b0..Default behavior, no change in TRB status dword
 *  0b1..Feature enabled, OUT TRB status indicates Short Packet
 */
#define USB3_CORE_GUCTL1_DEV_TRB_OUT_SPR_IND(x)  (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GUCTL1_DEV_TRB_OUT_SPR_IND_SHIFT)) & USB3_CORE_GUCTL1_DEV_TRB_OUT_SPR_IND_MASK)

#define USB3_CORE_GUCTL1_TX_IPGAP_LINECHECK_DIS_MASK (0x10000000U)
#define USB3_CORE_GUCTL1_TX_IPGAP_LINECHECK_DIS_SHIFT (28U)
/*! TX_IPGAP_LINECHECK_DIS
 *  0b0..Default behavior, no change in Linestate check
 *  0b1..Feature enabled, 2.0 MAC disables Linestate check during HS transmit
 */
#define USB3_CORE_GUCTL1_TX_IPGAP_LINECHECK_DIS(x) (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GUCTL1_TX_IPGAP_LINECHECK_DIS_SHIFT)) & USB3_CORE_GUCTL1_TX_IPGAP_LINECHECK_DIS_MASK)

#define USB3_CORE_GUCTL1_FILTER_SE0_FSLS_EOP_MASK (0x20000000U)
#define USB3_CORE_GUCTL1_FILTER_SE0_FSLS_EOP_SHIFT (29U)
/*! FILTER_SE0_FSLS_EOP
 *  0b0..Default behavior, no change in Linestate check for SE0 detection in FS/LS
 *  0b1..Feature enabled, FS/LS SE0 is filtered for 2 clocks for detecting EOP
 */
#define USB3_CORE_GUCTL1_FILTER_SE0_FSLS_EOP(x)  (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GUCTL1_FILTER_SE0_FSLS_EOP_SHIFT)) & USB3_CORE_GUCTL1_FILTER_SE0_FSLS_EOP_MASK)

#define USB3_CORE_GUCTL1_DS_RXDET_MAX_TOUT_CTRL_MASK (0x40000000U)
#define USB3_CORE_GUCTL1_DS_RXDET_MAX_TOUT_CTRL_SHIFT (30U)
/*! DS_RXDET_MAX_TOUT_CTRL
 *  0b0..Default behavior; 12 ms is used as tRxDetectTimeoutDFP.
 *  0b1..120 ms is used as the tRxDetectTimeoutDFP.
 */
#define USB3_CORE_GUCTL1_DS_RXDET_MAX_TOUT_CTRL(x) (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GUCTL1_DS_RXDET_MAX_TOUT_CTRL_SHIFT)) & USB3_CORE_GUCTL1_DS_RXDET_MAX_TOUT_CTRL_MASK)

#define USB3_CORE_GUCTL1_DEV_DECOUPLE_L1L2_EVT_MASK (0x80000000U)
#define USB3_CORE_GUCTL1_DEV_DECOUPLE_L1L2_EVT_SHIFT (31U)
/*! DEV_DECOUPLE_L1L2_EVT
 *  0b0..Default behavior, no change in device events L1/L2U3 events are not decoupled (old behavior of v2.90a and before)
 *  0b1..Feature enabled, L1 and L2 events are separated when operating in 2.0 mode. Separate event enable bits for L1 suspend and wake events
 */
#define USB3_CORE_GUCTL1_DEV_DECOUPLE_L1L2_EVT(x) (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GUCTL1_DEV_DECOUPLE_L1L2_EVT_SHIFT)) & USB3_CORE_GUCTL1_DEV_DECOUPLE_L1L2_EVT_MASK)
/*! @} */

/*! @name GUID - Global User ID */
/*! @{ */

#define USB3_CORE_GUID_USERID_MASK               (0xFFFFFFFFU)
#define USB3_CORE_GUID_USERID_SHIFT              (0U)
/*! USERID - User ID */
#define USB3_CORE_GUID_USERID(x)                 (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GUID_USERID_SHIFT)) & USB3_CORE_GUID_USERID_MASK)
/*! @} */

/*! @name GUCTL - Global User Control */
/*! @{ */

#define USB3_CORE_GUCTL_DTFT_MASK                (0x1FFU)
#define USB3_CORE_GUCTL_DTFT_SHIFT               (0U)
/*! DTFT - Device Timeout Fine Tuning
 *  0b000000010..2*256*8 = 4 us timeout
 *  0b000000101..5*256*8 = 10 us timeout
 *  0b000001010..10*256*8 = 20 us timeout
 *  0b000010000..16*256*8 = 32 us timeout
 *  0b000011001..25*256*8 = 51 us timeout
 *  0b000110001..49*256*8 = 100 us timeout
 *  0b001100010..98*256*8 = 200 us timeout
 */
#define USB3_CORE_GUCTL_DTFT(x)                  (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GUCTL_DTFT_SHIFT)) & USB3_CORE_GUCTL_DTFT_MASK)

#define USB3_CORE_GUCTL_DTCT_MASK                (0x600U)
#define USB3_CORE_GUCTL_DTCT_SHIFT               (9U)
/*! DTCT - Device Timeout Coarse Tuning
 *  0b00..0 us -> use DTFT value instead
 *  0b01..500 us
 *  0b10..1.5 ms
 *  0b11..6.5 ms
 */
#define USB3_CORE_GUCTL_DTCT(x)                  (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GUCTL_DTCT_SHIFT)) & USB3_CORE_GUCTL_DTCT_MASK)

#define USB3_CORE_GUCTL_InsrtExtrFSBODI_MASK     (0x800U)
#define USB3_CORE_GUCTL_InsrtExtrFSBODI_SHIFT    (11U)
/*! InsrtExtrFSBODI - Insert Extra Delay Between FS Bulk OUT Transactions
 *  0b0..Host doesn't insert extra delay between consecutive Bulk OUT transactions to a FS Endpoint.
 *  0b1..Host inserts about 12 us extra delay between consecutive Bulk OUT transactions to a FS Endpoint to work around the device issue.
 */
#define USB3_CORE_GUCTL_InsrtExtrFSBODI(x)       (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GUCTL_InsrtExtrFSBODI_SHIFT)) & USB3_CORE_GUCTL_InsrtExtrFSBODI_MASK)

#define USB3_CORE_GUCTL_ExtCapSupptEN_MASK       (0x1000U)
#define USB3_CORE_GUCTL_ExtCapSupptEN_SHIFT      (12U)
/*! ExtCapSupptEN - External Extended Capability Support Enable */
#define USB3_CORE_GUCTL_ExtCapSupptEN(x)         (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GUCTL_ExtCapSupptEN_SHIFT)) & USB3_CORE_GUCTL_ExtCapSupptEN_MASK)

#define USB3_CORE_GUCTL_EnOverlapChk_MASK        (0x2000U)
#define USB3_CORE_GUCTL_EnOverlapChk_SHIFT       (13U)
/*! EnOverlapChk - Enable Check for LFPS Overlap During Remote Ux Exit
 *  0b0..When the link exists U1/U2/U3 because of a remote exit, it does not look for an LFPS overlap.
 *  0b1..The SuperSpeed link when exiting U1/U2/U3 waits for either the remote link LFPS or TS1/TS2 training
 *       symbols before it confirms that the LFPS handshake is complete. This is done to handle the case where the LFPS
 *       glitch causes the link to start exiting from the low power state. Looking for the LFPS overlap makes sure
 *       that the link partner also sees the LFPS.
 */
#define USB3_CORE_GUCTL_EnOverlapChk(x)          (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GUCTL_EnOverlapChk_SHIFT)) & USB3_CORE_GUCTL_EnOverlapChk_MASK)

#define USB3_CORE_GUCTL_USBHstInAutoRetryEn_MASK (0x4000U)
#define USB3_CORE_GUCTL_USBHstInAutoRetryEn_SHIFT (14U)
/*! USBHstInAutoRetryEn - Host IN Auto Retry
 *  0b0..Auto retry disabled
 *  0b1..Auto retry enabled. Note: When enabling Auto Retry feature, if the system latency is large enough to
 *       cause the internal PSQ full (PSQ can be full as the result of messages not being processed because of pending
 *       fetches before flushing the TxQ due to NRDY/ERDY conditions), then the host controller can generate a
 *       transaction error.
 */
#define USB3_CORE_GUCTL_USBHstInAutoRetryEn(x)   (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GUCTL_USBHstInAutoRetryEn_SHIFT)) & USB3_CORE_GUCTL_USBHstInAutoRetryEn_MASK)

#define USB3_CORE_GUCTL_ResBwHSEPS_MASK          (0x10000U)
#define USB3_CORE_GUCTL_ResBwHSEPS_SHIFT         (16U)
/*! ResBwHSEPS - Reserving 85% Bandwidth For HS Periodic EPs */
#define USB3_CORE_GUCTL_ResBwHSEPS(x)            (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GUCTL_ResBwHSEPS_SHIFT)) & USB3_CORE_GUCTL_ResBwHSEPS_MASK)

#define USB3_CORE_GUCTL_SprsCtrlTransEn_MASK     (0x20000U)
#define USB3_CORE_GUCTL_SprsCtrlTransEn_SHIFT    (17U)
/*! SprsCtrlTransEn - Sparse Control Transaction Enable */
#define USB3_CORE_GUCTL_SprsCtrlTransEn(x)       (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GUCTL_SprsCtrlTransEn_SHIFT)) & USB3_CORE_GUCTL_SprsCtrlTransEn_MASK)

#define USB3_CORE_GUCTL_NoExtrDl_MASK            (0x200000U)
#define USB3_CORE_GUCTL_NoExtrDl_SHIFT           (21U)
/*! NoExtrDl - No Extra Delay Between SOF And The First Packet
 *  0b0..Host waits for 2 microseconds after a SOF before it sends the first USB packet.
 *  0b1..Host doesn't wait after a SOF before it sends the first USB packet.
 */
#define USB3_CORE_GUCTL_NoExtrDl(x)              (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GUCTL_NoExtrDl_SHIFT)) & USB3_CORE_GUCTL_NoExtrDl_MASK)

#define USB3_CORE_GUCTL_REFCLKPER_MASK           (0xFFC00000U)
#define USB3_CORE_GUCTL_REFCLKPER_SHIFT          (22U)
#define USB3_CORE_GUCTL_REFCLKPER(x)             (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GUCTL_REFCLKPER_SHIFT)) & USB3_CORE_GUCTL_REFCLKPER_MASK)
/*! @} */

/*! @name GBUSERRADDRLO - Global SoC Bus Error Address - Low */
/*! @{ */

#define USB3_CORE_GBUSERRADDRLO_BUSERRADDR_MASK  (0xFFFFFFFFU)
#define USB3_CORE_GBUSERRADDRLO_BUSERRADDR_SHIFT (0U)
/*! BUSERRADDR - Bus Address - Low */
#define USB3_CORE_GBUSERRADDRLO_BUSERRADDR(x)    (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GBUSERRADDRLO_BUSERRADDR_SHIFT)) & USB3_CORE_GBUSERRADDRLO_BUSERRADDR_MASK)
/*! @} */

/*! @name GBUSERRADDRHI - Global SoC Bus Error Address - High */
/*! @{ */

#define USB3_CORE_GBUSERRADDRHI_BUSERRADDR_MASK  (0xFFFFFFFFU)
#define USB3_CORE_GBUSERRADDRHI_BUSERRADDR_SHIFT (0U)
/*! BUSERRADDR - Bus Address - High */
#define USB3_CORE_GBUSERRADDRHI_BUSERRADDR(x)    (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GBUSERRADDRHI_BUSERRADDR_SHIFT)) & USB3_CORE_GBUSERRADDRHI_BUSERRADDR_MASK)
/*! @} */

/*! @name GPRTBIMAPLO - Global SS Port to Bus Instance Mapping - Low */
/*! @{ */

#define USB3_CORE_GPRTBIMAPLO_BINUM1_MASK        (0xFU)
#define USB3_CORE_GPRTBIMAPLO_BINUM1_SHIFT       (0U)
/*! BINUM1 - SS USB Instance Number for Port 1 */
#define USB3_CORE_GPRTBIMAPLO_BINUM1(x)          (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GPRTBIMAPLO_BINUM1_SHIFT)) & USB3_CORE_GPRTBIMAPLO_BINUM1_MASK)
/*! @} */

/*! @name GHWPARAMS0 - Global Hardware Parameters 0 */
/*! @{ */

#define USB3_CORE_GHWPARAMS0_GHWPARAMS0_2_0_MASK (0x7U)
#define USB3_CORE_GHWPARAMS0_GHWPARAMS0_2_0_SHIFT (0U)
/*! GHWPARAMS0_2_0 - DWC_USB3_MODE */
#define USB3_CORE_GHWPARAMS0_GHWPARAMS0_2_0(x)   (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GHWPARAMS0_GHWPARAMS0_2_0_SHIFT)) & USB3_CORE_GHWPARAMS0_GHWPARAMS0_2_0_MASK)

#define USB3_CORE_GHWPARAMS0_GHWPARAMS0_5_3_MASK (0x38U)
#define USB3_CORE_GHWPARAMS0_GHWPARAMS0_5_3_SHIFT (3U)
/*! GHWPARAMS0_5_3 - DWC_USB3_MBUS_TYPE */
#define USB3_CORE_GHWPARAMS0_GHWPARAMS0_5_3(x)   (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GHWPARAMS0_GHWPARAMS0_5_3_SHIFT)) & USB3_CORE_GHWPARAMS0_GHWPARAMS0_5_3_MASK)

#define USB3_CORE_GHWPARAMS0_GHWPARAMS0_7_6_MASK (0xC0U)
#define USB3_CORE_GHWPARAMS0_GHWPARAMS0_7_6_SHIFT (6U)
/*! GHWPARAMS0_7_6 - DWC_USB3_SBUS_TYPE */
#define USB3_CORE_GHWPARAMS0_GHWPARAMS0_7_6(x)   (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GHWPARAMS0_GHWPARAMS0_7_6_SHIFT)) & USB3_CORE_GHWPARAMS0_GHWPARAMS0_7_6_MASK)

#define USB3_CORE_GHWPARAMS0_GHWPARAMS0_15_8_MASK (0xFF00U)
#define USB3_CORE_GHWPARAMS0_GHWPARAMS0_15_8_SHIFT (8U)
/*! GHWPARAMS0_15_8 - DWC_USB3_MDWIDTH */
#define USB3_CORE_GHWPARAMS0_GHWPARAMS0_15_8(x)  (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GHWPARAMS0_GHWPARAMS0_15_8_SHIFT)) & USB3_CORE_GHWPARAMS0_GHWPARAMS0_15_8_MASK)

#define USB3_CORE_GHWPARAMS0_GHWPARAMS0_23_16_MASK (0xFF0000U)
#define USB3_CORE_GHWPARAMS0_GHWPARAMS0_23_16_SHIFT (16U)
/*! GHWPARAMS0_23_16 - DWC_USB3_SDWIDTH */
#define USB3_CORE_GHWPARAMS0_GHWPARAMS0_23_16(x) (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GHWPARAMS0_GHWPARAMS0_23_16_SHIFT)) & USB3_CORE_GHWPARAMS0_GHWPARAMS0_23_16_MASK)

#define USB3_CORE_GHWPARAMS0_GHWPARAMS0_31_24_MASK (0xFF000000U)
#define USB3_CORE_GHWPARAMS0_GHWPARAMS0_31_24_SHIFT (24U)
/*! GHWPARAMS0_31_24 - DWC_USB3_AWIDTH */
#define USB3_CORE_GHWPARAMS0_GHWPARAMS0_31_24(x) (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GHWPARAMS0_GHWPARAMS0_31_24_SHIFT)) & USB3_CORE_GHWPARAMS0_GHWPARAMS0_31_24_MASK)
/*! @} */

/*! @name GHWPARAMS1 - Global Hardware Parameters 1 */
/*! @{ */

#define USB3_CORE_GHWPARAMS1_GHWPARAMS1_2_0_MASK (0x7U)
#define USB3_CORE_GHWPARAMS1_GHWPARAMS1_2_0_SHIFT (0U)
/*! GHWPARAMS1_2_0 - DWC_USB3_IDWIDTH-1 */
#define USB3_CORE_GHWPARAMS1_GHWPARAMS1_2_0(x)   (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GHWPARAMS1_GHWPARAMS1_2_0_SHIFT)) & USB3_CORE_GHWPARAMS1_GHWPARAMS1_2_0_MASK)

#define USB3_CORE_GHWPARAMS1_GHWPARAMS1_5_3_MASK (0x38U)
#define USB3_CORE_GHWPARAMS1_GHWPARAMS1_5_3_SHIFT (3U)
/*! GHWPARAMS1_5_3 - DWC_USB3_BURSTWIDTH-1 */
#define USB3_CORE_GHWPARAMS1_GHWPARAMS1_5_3(x)   (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GHWPARAMS1_GHWPARAMS1_5_3_SHIFT)) & USB3_CORE_GHWPARAMS1_GHWPARAMS1_5_3_MASK)

#define USB3_CORE_GHWPARAMS1_GHWPARAMS1_8_6_MASK (0x1C0U)
#define USB3_CORE_GHWPARAMS1_GHWPARAMS1_8_6_SHIFT (6U)
/*! GHWPARAMS1_8_6 - DWC_USB3_DATAINFOWIDTH */
#define USB3_CORE_GHWPARAMS1_GHWPARAMS1_8_6(x)   (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GHWPARAMS1_GHWPARAMS1_8_6_SHIFT)) & USB3_CORE_GHWPARAMS1_GHWPARAMS1_8_6_MASK)

#define USB3_CORE_GHWPARAMS1_GHWPARAMS1_11_9_MASK (0xE00U)
#define USB3_CORE_GHWPARAMS1_GHWPARAMS1_11_9_SHIFT (9U)
/*! GHWPARAMS1_11_9 - DWC_USB3_REQINFOWIDTH */
#define USB3_CORE_GHWPARAMS1_GHWPARAMS1_11_9(x)  (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GHWPARAMS1_GHWPARAMS1_11_9_SHIFT)) & USB3_CORE_GHWPARAMS1_GHWPARAMS1_11_9_MASK)

#define USB3_CORE_GHWPARAMS1_GHWPARAMS1_14_12_MASK (0x7000U)
#define USB3_CORE_GHWPARAMS1_GHWPARAMS1_14_12_SHIFT (12U)
/*! GHWPARAMS1_14_12 - DWC_USB3_ASPACEWIDTH */
#define USB3_CORE_GHWPARAMS1_GHWPARAMS1_14_12(x) (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GHWPARAMS1_GHWPARAMS1_14_12_SHIFT)) & USB3_CORE_GHWPARAMS1_GHWPARAMS1_14_12_MASK)

#define USB3_CORE_GHWPARAMS1_GHWPARAMS1_20_15_MASK (0x1F8000U)
#define USB3_CORE_GHWPARAMS1_GHWPARAMS1_20_15_SHIFT (15U)
/*! GHWPARAMS1_20_15 - DWC_USB3_DEVICE_NUM_INT */
#define USB3_CORE_GHWPARAMS1_GHWPARAMS1_20_15(x) (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GHWPARAMS1_GHWPARAMS1_20_15_SHIFT)) & USB3_CORE_GHWPARAMS1_GHWPARAMS1_20_15_MASK)

#define USB3_CORE_GHWPARAMS1_GHWPARAMS1_22_21_MASK (0x600000U)
#define USB3_CORE_GHWPARAMS1_GHWPARAMS1_22_21_SHIFT (21U)
/*! GHWPARAMS1_22_21 - DWC_USB3_NUM_RAMS */
#define USB3_CORE_GHWPARAMS1_GHWPARAMS1_22_21(x) (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GHWPARAMS1_GHWPARAMS1_22_21_SHIFT)) & USB3_CORE_GHWPARAMS1_GHWPARAMS1_22_21_MASK)

#define USB3_CORE_GHWPARAMS1_GHWPARAMS1_23_MASK  (0x800000U)
#define USB3_CORE_GHWPARAMS1_GHWPARAMS1_23_SHIFT (23U)
/*! GHWPARAMS1_23 - DWC_USB3_SPRAM_TYP */
#define USB3_CORE_GHWPARAMS1_GHWPARAMS1_23(x)    (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GHWPARAMS1_GHWPARAMS1_23_SHIFT)) & USB3_CORE_GHWPARAMS1_GHWPARAMS1_23_MASK)

#define USB3_CORE_GHWPARAMS1_GHWPARAMS1_25_24_MASK (0x3000000U)
#define USB3_CORE_GHWPARAMS1_GHWPARAMS1_25_24_SHIFT (24U)
/*! GHWPARAMS1_25_24 - DWC_USB3_EN_PWROPT */
#define USB3_CORE_GHWPARAMS1_GHWPARAMS1_25_24(x) (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GHWPARAMS1_GHWPARAMS1_25_24_SHIFT)) & USB3_CORE_GHWPARAMS1_GHWPARAMS1_25_24_MASK)

#define USB3_CORE_GHWPARAMS1_GHWPARAMS1_26_MASK  (0x4000000U)
#define USB3_CORE_GHWPARAMS1_GHWPARAMS1_26_SHIFT (26U)
/*! GHWPARAMS1_26 - DWC_USB3_MAC_PHY_CLKS_SYNC */
#define USB3_CORE_GHWPARAMS1_GHWPARAMS1_26(x)    (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GHWPARAMS1_GHWPARAMS1_26_SHIFT)) & USB3_CORE_GHWPARAMS1_GHWPARAMS1_26_MASK)

#define USB3_CORE_GHWPARAMS1_GHWPARAMS1_27_MASK  (0x8000000U)
#define USB3_CORE_GHWPARAMS1_GHWPARAMS1_27_SHIFT (27U)
/*! GHWPARAMS1_27 - DWC_USB3_MAC_RAM_CLKS_SYNC */
#define USB3_CORE_GHWPARAMS1_GHWPARAMS1_27(x)    (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GHWPARAMS1_GHWPARAMS1_27_SHIFT)) & USB3_CORE_GHWPARAMS1_GHWPARAMS1_27_MASK)

#define USB3_CORE_GHWPARAMS1_GHWPARAMS1_28_MASK  (0x10000000U)
#define USB3_CORE_GHWPARAMS1_GHWPARAMS1_28_SHIFT (28U)
/*! GHWPARAMS1_28 - DWC_USB3_RAM_BUS_CLKS_SYNC */
#define USB3_CORE_GHWPARAMS1_GHWPARAMS1_28(x)    (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GHWPARAMS1_GHWPARAMS1_28_SHIFT)) & USB3_CORE_GHWPARAMS1_GHWPARAMS1_28_MASK)

#define USB3_CORE_GHWPARAMS1_GHWPARAMS1_29_MASK  (0x20000000U)
#define USB3_CORE_GHWPARAMS1_GHWPARAMS1_29_SHIFT (29U)
/*! GHWPARAMS1_29 - Reserved */
#define USB3_CORE_GHWPARAMS1_GHWPARAMS1_29(x)    (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GHWPARAMS1_GHWPARAMS1_29_SHIFT)) & USB3_CORE_GHWPARAMS1_GHWPARAMS1_29_MASK)

#define USB3_CORE_GHWPARAMS1_GHWPARAMS1_30_MASK  (0x40000000U)
#define USB3_CORE_GHWPARAMS1_GHWPARAMS1_30_SHIFT (30U)
/*! GHWPARAMS1_30 - DWC_USB3_RM_OPT_FEATURES */
#define USB3_CORE_GHWPARAMS1_GHWPARAMS1_30(x)    (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GHWPARAMS1_GHWPARAMS1_30_SHIFT)) & USB3_CORE_GHWPARAMS1_GHWPARAMS1_30_MASK)

#define USB3_CORE_GHWPARAMS1_GHWPARAMS1_31_MASK  (0x80000000U)
#define USB3_CORE_GHWPARAMS1_GHWPARAMS1_31_SHIFT (31U)
/*! GHWPARAMS1_31 - DWC_USB3_EN_DBC */
#define USB3_CORE_GHWPARAMS1_GHWPARAMS1_31(x)    (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GHWPARAMS1_GHWPARAMS1_31_SHIFT)) & USB3_CORE_GHWPARAMS1_GHWPARAMS1_31_MASK)
/*! @} */

/*! @name GHWPARAMS2 - Global Hardware Parameters 2 */
/*! @{ */

#define USB3_CORE_GHWPARAMS2_GHWPARAMS2_31_0_MASK (0xFFFFFFFFU)
#define USB3_CORE_GHWPARAMS2_GHWPARAMS2_31_0_SHIFT (0U)
/*! GHWPARAMS2_31_0 - DWC_USB3_USERID */
#define USB3_CORE_GHWPARAMS2_GHWPARAMS2_31_0(x)  (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GHWPARAMS2_GHWPARAMS2_31_0_SHIFT)) & USB3_CORE_GHWPARAMS2_GHWPARAMS2_31_0_MASK)
/*! @} */

/*! @name GHWPARAMS3 - Global Hardware Parameters 3 */
/*! @{ */

#define USB3_CORE_GHWPARAMS3_GHWPARAMS3_1_0_MASK (0x3U)
#define USB3_CORE_GHWPARAMS3_GHWPARAMS3_1_0_SHIFT (0U)
/*! GHWPARAMS3_1_0 - DWC_USB3_SSPHY_INTERFACE */
#define USB3_CORE_GHWPARAMS3_GHWPARAMS3_1_0(x)   (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GHWPARAMS3_GHWPARAMS3_1_0_SHIFT)) & USB3_CORE_GHWPARAMS3_GHWPARAMS3_1_0_MASK)

#define USB3_CORE_GHWPARAMS3_GHWPARAMS3_3_2_MASK (0xCU)
#define USB3_CORE_GHWPARAMS3_GHWPARAMS3_3_2_SHIFT (2U)
/*! GHWPARAMS3_3_2 - DWC_USB3_HSPHY_INTERFACE */
#define USB3_CORE_GHWPARAMS3_GHWPARAMS3_3_2(x)   (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GHWPARAMS3_GHWPARAMS3_3_2_SHIFT)) & USB3_CORE_GHWPARAMS3_GHWPARAMS3_3_2_MASK)

#define USB3_CORE_GHWPARAMS3_GHWPARAMS3_5_4_MASK (0x30U)
#define USB3_CORE_GHWPARAMS3_GHWPARAMS3_5_4_SHIFT (4U)
/*! GHWPARAMS3_5_4 - DWC_USB3_FSPHY_INTERFACE */
#define USB3_CORE_GHWPARAMS3_GHWPARAMS3_5_4(x)   (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GHWPARAMS3_GHWPARAMS3_5_4_SHIFT)) & USB3_CORE_GHWPARAMS3_GHWPARAMS3_5_4_MASK)

#define USB3_CORE_GHWPARAMS3_GHWPARAMS3_7_6_MASK (0xC0U)
#define USB3_CORE_GHWPARAMS3_GHWPARAMS3_7_6_SHIFT (6U)
/*! GHWPARAMS3_7_6 - DWC_USB3_HSPHY_DWIDTH */
#define USB3_CORE_GHWPARAMS3_GHWPARAMS3_7_6(x)   (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GHWPARAMS3_GHWPARAMS3_7_6_SHIFT)) & USB3_CORE_GHWPARAMS3_GHWPARAMS3_7_6_MASK)

#define USB3_CORE_GHWPARAMS3_GHWPARAMS3_10_MASK  (0x400U)
#define USB3_CORE_GHWPARAMS3_GHWPARAMS3_10_SHIFT (10U)
/*! GHWPARAMS3_10 - DWC_USB3_VENDOR_CTL_INTERFACE */
#define USB3_CORE_GHWPARAMS3_GHWPARAMS3_10(x)    (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GHWPARAMS3_GHWPARAMS3_10_SHIFT)) & USB3_CORE_GHWPARAMS3_GHWPARAMS3_10_MASK)

#define USB3_CORE_GHWPARAMS3_GHWPARAMS3_11_MASK  (0x800U)
#define USB3_CORE_GHWPARAMS3_GHWPARAMS3_11_SHIFT (11U)
/*! GHWPARAMS3_11 - DWC_USB3_ULPI_CARKIT */
#define USB3_CORE_GHWPARAMS3_GHWPARAMS3_11(x)    (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GHWPARAMS3_GHWPARAMS3_11_SHIFT)) & USB3_CORE_GHWPARAMS3_GHWPARAMS3_11_MASK)

#define USB3_CORE_GHWPARAMS3_GHWPARAMS3_17_12_MASK (0x3F000U)
#define USB3_CORE_GHWPARAMS3_GHWPARAMS3_17_12_SHIFT (12U)
/*! GHWPARAMS3_17_12 - DWC_USB3_NUM_EPS */
#define USB3_CORE_GHWPARAMS3_GHWPARAMS3_17_12(x) (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GHWPARAMS3_GHWPARAMS3_17_12_SHIFT)) & USB3_CORE_GHWPARAMS3_GHWPARAMS3_17_12_MASK)

#define USB3_CORE_GHWPARAMS3_GHWPARAMS3_22_18_MASK (0x7C0000U)
#define USB3_CORE_GHWPARAMS3_GHWPARAMS3_22_18_SHIFT (18U)
/*! GHWPARAMS3_22_18 - DWC_USB3_NUM_IN_EPS */
#define USB3_CORE_GHWPARAMS3_GHWPARAMS3_22_18(x) (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GHWPARAMS3_GHWPARAMS3_22_18_SHIFT)) & USB3_CORE_GHWPARAMS3_GHWPARAMS3_22_18_MASK)

#define USB3_CORE_GHWPARAMS3_GHWPARAMS3_30_23_MASK (0x7F800000U)
#define USB3_CORE_GHWPARAMS3_GHWPARAMS3_30_23_SHIFT (23U)
/*! GHWPARAMS3_30_23 - DWC_USB3_CACHE_TOTAL_XFER_RESOURCES */
#define USB3_CORE_GHWPARAMS3_GHWPARAMS3_30_23(x) (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GHWPARAMS3_GHWPARAMS3_30_23_SHIFT)) & USB3_CORE_GHWPARAMS3_GHWPARAMS3_30_23_MASK)
/*! @} */

/*! @name GHWPARAMS4 - Global Hardware Parameters 4 */
/*! @{ */

#define USB3_CORE_GHWPARAMS4_GHWPARAMS4_5_0_MASK (0x3FU)
#define USB3_CORE_GHWPARAMS4_GHWPARAMS4_5_0_SHIFT (0U)
/*! GHWPARAMS4_5_0 - DWC_USB3_CACHE_TRBS_PER_TRANSFER */
#define USB3_CORE_GHWPARAMS4_GHWPARAMS4_5_0(x)   (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GHWPARAMS4_GHWPARAMS4_5_0_SHIFT)) & USB3_CORE_GHWPARAMS4_GHWPARAMS4_5_0_MASK)

#define USB3_CORE_GHWPARAMS4_GHWPARAMS4_8_7_MASK (0x180U)
#define USB3_CORE_GHWPARAMS4_GHWPARAMS4_8_7_SHIFT (7U)
/*! GHWPARAMS4_8_7 - DWC_USB3_NUM_SSIC_NUM_LANE
 *  0b00..4 lanes
 *  0b01..1 lane
 *  0b10..2 lanes
 *  0b11..Reserved
 */
#define USB3_CORE_GHWPARAMS4_GHWPARAMS4_8_7(x)   (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GHWPARAMS4_GHWPARAMS4_8_7_SHIFT)) & USB3_CORE_GHWPARAMS4_GHWPARAMS4_8_7_MASK)

#define USB3_CORE_GHWPARAMS4_GHWPARAMS4_10_9_MASK (0x600U)
#define USB3_CORE_GHWPARAMS4_GHWPARAMS4_10_9_SHIFT (9U)
/*! GHWPARAMS4_10_9 - DWC_USB3_SSIC_GEAR
 *  0b00..Reserved
 *  0b01..HS-G1
 *  0b10..HS-G2
 *  0b11..HS-G3
 */
#define USB3_CORE_GHWPARAMS4_GHWPARAMS4_10_9(x)  (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GHWPARAMS4_GHWPARAMS4_10_9_SHIFT)) & USB3_CORE_GHWPARAMS4_GHWPARAMS4_10_9_MASK)

#define USB3_CORE_GHWPARAMS4_GHWPARAMS4_11_MASK  (0x800U)
#define USB3_CORE_GHWPARAMS4_GHWPARAMS4_11_SHIFT (11U)
/*! GHWPARAMS4_11 - DWC_USB3_SSIC_NON_SNPS_MPHY
 *  0b0..M-PHY
 *  0b1..Third-party M-PHY
 */
#define USB3_CORE_GHWPARAMS4_GHWPARAMS4_11(x)    (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GHWPARAMS4_GHWPARAMS4_11_SHIFT)) & USB3_CORE_GHWPARAMS4_GHWPARAMS4_11_MASK)

#define USB3_CORE_GHWPARAMS4_GHWPARAMS4_12_MASK  (0x1000U)
#define USB3_CORE_GHWPARAMS4_GHWPARAMS4_12_SHIFT (12U)
/*! GHWPARAMS4_12 - DWC_USB3_EN_SSIC
 *  0b0..If DWC_USB3_EN_SSIC == 0
 *  0b1..If DWC_USB3_EN_SSIC != 0
 */
#define USB3_CORE_GHWPARAMS4_GHWPARAMS4_12(x)    (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GHWPARAMS4_GHWPARAMS4_12_SHIFT)) & USB3_CORE_GHWPARAMS4_GHWPARAMS4_12_MASK)

#define USB3_CORE_GHWPARAMS4_GHWPARAMS4_16_13_MASK (0x1E000U)
#define USB3_CORE_GHWPARAMS4_GHWPARAMS4_16_13_SHIFT (13U)
/*! GHWPARAMS4_16_13 - DWC_USB3_HIBER_SCRATCHBUFS */
#define USB3_CORE_GHWPARAMS4_GHWPARAMS4_16_13(x) (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GHWPARAMS4_GHWPARAMS4_16_13_SHIFT)) & USB3_CORE_GHWPARAMS4_GHWPARAMS4_16_13_MASK)

#define USB3_CORE_GHWPARAMS4_GHWPARAMS4_20_17_MASK (0x1E0000U)
#define USB3_CORE_GHWPARAMS4_GHWPARAMS4_20_17_SHIFT (17U)
/*! GHWPARAMS4_20_17 - DWC_USB3_NUM_SS_USB_INSTANCES */
#define USB3_CORE_GHWPARAMS4_GHWPARAMS4_20_17(x) (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GHWPARAMS4_GHWPARAMS4_20_17_SHIFT)) & USB3_CORE_GHWPARAMS4_GHWPARAMS4_20_17_MASK)

#define USB3_CORE_GHWPARAMS4_GHWPARAMS4_21_MASK  (0x200000U)
#define USB3_CORE_GHWPARAMS4_GHWPARAMS4_21_SHIFT (21U)
/*! GHWPARAMS4_21 - DWC_USB3_EXT_BUFF_CONTROL */
#define USB3_CORE_GHWPARAMS4_GHWPARAMS4_21(x)    (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GHWPARAMS4_GHWPARAMS4_21_SHIFT)) & USB3_CORE_GHWPARAMS4_GHWPARAMS4_21_MASK)

#define USB3_CORE_GHWPARAMS4_GHWPARAMS4_23_MASK  (0x800000U)
#define USB3_CORE_GHWPARAMS4_GHWPARAMS4_23_SHIFT (23U)
/*! GHWPARAMS4_23 - DWC_USB3_EN_ISOC_SUPT */
#define USB3_CORE_GHWPARAMS4_GHWPARAMS4_23(x)    (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GHWPARAMS4_GHWPARAMS4_23_SHIFT)) & USB3_CORE_GHWPARAMS4_GHWPARAMS4_23_MASK)

#define USB3_CORE_GHWPARAMS4_GHWPARAMS4_27_24_MASK (0xF000000U)
#define USB3_CORE_GHWPARAMS4_GHWPARAMS4_27_24_SHIFT (24U)
/*! GHWPARAMS4_27_24 - DWC_USB3_BMU_PTL_DEPTH-1 */
#define USB3_CORE_GHWPARAMS4_GHWPARAMS4_27_24(x) (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GHWPARAMS4_GHWPARAMS4_27_24_SHIFT)) & USB3_CORE_GHWPARAMS4_GHWPARAMS4_27_24_MASK)

#define USB3_CORE_GHWPARAMS4_GHWPARAMS4_31_28_MASK (0xF0000000U)
#define USB3_CORE_GHWPARAMS4_GHWPARAMS4_31_28_SHIFT (28U)
/*! GHWPARAMS4_31_28 - DWC_USB3_BMU_LSP_DEPTH */
#define USB3_CORE_GHWPARAMS4_GHWPARAMS4_31_28(x) (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GHWPARAMS4_GHWPARAMS4_31_28_SHIFT)) & USB3_CORE_GHWPARAMS4_GHWPARAMS4_31_28_MASK)
/*! @} */

/*! @name GHWPARAMS5 - Global Hardware Parameters 5 */
/*! @{ */

#define USB3_CORE_GHWPARAMS5_GHWPARAMS5_3_0_MASK (0xFU)
#define USB3_CORE_GHWPARAMS5_GHWPARAMS5_3_0_SHIFT (0U)
/*! GHWPARAMS5_3_0 - DWC_USB3_BMU_BUSGM_DEPTH */
#define USB3_CORE_GHWPARAMS5_GHWPARAMS5_3_0(x)   (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GHWPARAMS5_GHWPARAMS5_3_0_SHIFT)) & USB3_CORE_GHWPARAMS5_GHWPARAMS5_3_0_MASK)

#define USB3_CORE_GHWPARAMS5_GHWPARAMS5_9_4_MASK (0x3F0U)
#define USB3_CORE_GHWPARAMS5_GHWPARAMS5_9_4_SHIFT (4U)
/*! GHWPARAMS5_9_4 - DWC_USB3_RXQ_FIFO_DEPTH */
#define USB3_CORE_GHWPARAMS5_GHWPARAMS5_9_4(x)   (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GHWPARAMS5_GHWPARAMS5_9_4_SHIFT)) & USB3_CORE_GHWPARAMS5_GHWPARAMS5_9_4_MASK)

#define USB3_CORE_GHWPARAMS5_GHWPARAMS5_15_10_MASK (0xFC00U)
#define USB3_CORE_GHWPARAMS5_GHWPARAMS5_15_10_SHIFT (10U)
/*! GHWPARAMS5_15_10 - DWC_USB3_TXQ_FIFO_DEPTH */
#define USB3_CORE_GHWPARAMS5_GHWPARAMS5_15_10(x) (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GHWPARAMS5_GHWPARAMS5_15_10_SHIFT)) & USB3_CORE_GHWPARAMS5_GHWPARAMS5_15_10_MASK)

#define USB3_CORE_GHWPARAMS5_GHWPARAMS5_21_16_MASK (0x3F0000U)
#define USB3_CORE_GHWPARAMS5_GHWPARAMS5_21_16_SHIFT (16U)
/*! GHWPARAMS5_21_16 - DWC_USB3_DWQ_FIFO_DEPTH */
#define USB3_CORE_GHWPARAMS5_GHWPARAMS5_21_16(x) (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GHWPARAMS5_GHWPARAMS5_21_16_SHIFT)) & USB3_CORE_GHWPARAMS5_GHWPARAMS5_21_16_MASK)

#define USB3_CORE_GHWPARAMS5_GHWPARAMS5_27_22_MASK (0xFC00000U)
#define USB3_CORE_GHWPARAMS5_GHWPARAMS5_27_22_SHIFT (22U)
/*! GHWPARAMS5_27_22 - DWC_USB3_DFQ_FIFO_DEPTH */
#define USB3_CORE_GHWPARAMS5_GHWPARAMS5_27_22(x) (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GHWPARAMS5_GHWPARAMS5_27_22_SHIFT)) & USB3_CORE_GHWPARAMS5_GHWPARAMS5_27_22_MASK)
/*! @} */

/*! @name GHWPARAMS6 - Global Hardware Parameters 6 */
/*! @{ */

#define USB3_CORE_GHWPARAMS6_GHWPARAMS6_5_0_MASK (0x3FU)
#define USB3_CORE_GHWPARAMS6_GHWPARAMS6_5_0_SHIFT (0U)
/*! GHWPARAMS6_5_0 - DWC_USB3_PSQ_FIFO_DEPTH */
#define USB3_CORE_GHWPARAMS6_GHWPARAMS6_5_0(x)   (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GHWPARAMS6_GHWPARAMS6_5_0_SHIFT)) & USB3_CORE_GHWPARAMS6_GHWPARAMS6_5_0_MASK)

#define USB3_CORE_GHWPARAMS6_GHWPARAMS6_6_MASK   (0x40U)
#define USB3_CORE_GHWPARAMS6_GHWPARAMS6_6_SHIFT  (6U)
/*! GHWPARAMS6_6 - DWC_USB3_EN_DBG_PORTS */
#define USB3_CORE_GHWPARAMS6_GHWPARAMS6_6(x)     (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GHWPARAMS6_GHWPARAMS6_6_SHIFT)) & USB3_CORE_GHWPARAMS6_GHWPARAMS6_6_MASK)

#define USB3_CORE_GHWPARAMS6_GHWPARAMS6_7_MASK   (0x80U)
#define USB3_CORE_GHWPARAMS6_GHWPARAMS6_7_SHIFT  (7U)
/*! GHWPARAMS6_7 - DWC_USB3_EN_FPGA */
#define USB3_CORE_GHWPARAMS6_GHWPARAMS6_7(x)     (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GHWPARAMS6_GHWPARAMS6_7_SHIFT)) & USB3_CORE_GHWPARAMS6_GHWPARAMS6_7_MASK)

#define USB3_CORE_GHWPARAMS6_BCSupport_MASK      (0x4000U)
#define USB3_CORE_GHWPARAMS6_BCSupport_SHIFT     (14U)
/*! BCSupport - DWC_USB3_EN_BC */
#define USB3_CORE_GHWPARAMS6_BCSupport(x)        (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GHWPARAMS6_BCSupport_SHIFT)) & USB3_CORE_GHWPARAMS6_BCSupport_MASK)

#define USB3_CORE_GHWPARAMS6_BUSFLTRSSUPPORT_MASK (0x8000U)
#define USB3_CORE_GHWPARAMS6_BUSFLTRSSUPPORT_SHIFT (15U)
/*! BUSFLTRSSUPPORT - DWC_USB3_EN_BUS_FILTERS */
#define USB3_CORE_GHWPARAMS6_BUSFLTRSSUPPORT(x)  (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GHWPARAMS6_BUSFLTRSSUPPORT_SHIFT)) & USB3_CORE_GHWPARAMS6_BUSFLTRSSUPPORT_MASK)

#define USB3_CORE_GHWPARAMS6_GHWPARAMS6_31_16_MASK (0xFFFF0000U)
#define USB3_CORE_GHWPARAMS6_GHWPARAMS6_31_16_SHIFT (16U)
/*! GHWPARAMS6_31_16 - DWC_USB3_RAM0_DEPTH */
#define USB3_CORE_GHWPARAMS6_GHWPARAMS6_31_16(x) (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GHWPARAMS6_GHWPARAMS6_31_16_SHIFT)) & USB3_CORE_GHWPARAMS6_GHWPARAMS6_31_16_MASK)
/*! @} */

/*! @name GHWPARAMS7 - Global Hardware Parameters 7 */
/*! @{ */

#define USB3_CORE_GHWPARAMS7_GHWPARAMS7_15_0_MASK (0xFFFFU)
#define USB3_CORE_GHWPARAMS7_GHWPARAMS7_15_0_SHIFT (0U)
/*! GHWPARAMS7_15_0 - DWC_USB3_RAM1_DEPTH */
#define USB3_CORE_GHWPARAMS7_GHWPARAMS7_15_0(x)  (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GHWPARAMS7_GHWPARAMS7_15_0_SHIFT)) & USB3_CORE_GHWPARAMS7_GHWPARAMS7_15_0_MASK)

#define USB3_CORE_GHWPARAMS7_GHWPARAMS7_31_16_MASK (0xFFFF0000U)
#define USB3_CORE_GHWPARAMS7_GHWPARAMS7_31_16_SHIFT (16U)
/*! GHWPARAMS7_31_16 - DWC_USB3_RAM2_DEPTH */
#define USB3_CORE_GHWPARAMS7_GHWPARAMS7_31_16(x) (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GHWPARAMS7_GHWPARAMS7_31_16_SHIFT)) & USB3_CORE_GHWPARAMS7_GHWPARAMS7_31_16_MASK)
/*! @} */

/*! @name GPRTBIMAP_HSLO - Global High-Speed Port to Bus Instance Mapping - Low */
/*! @{ */

#define USB3_CORE_GPRTBIMAP_HSLO_BINUM1_MASK     (0xFU)
#define USB3_CORE_GPRTBIMAP_HSLO_BINUM1_SHIFT    (0U)
/*! BINUM1 - HS USB Instance Number for Port 1 */
#define USB3_CORE_GPRTBIMAP_HSLO_BINUM1(x)       (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GPRTBIMAP_HSLO_BINUM1_SHIFT)) & USB3_CORE_GPRTBIMAP_HSLO_BINUM1_MASK)
/*! @} */

/*! @name GPRTBIMAP_FSLO - Global Full-Speed Port to Bus Instance Mapping - Low */
/*! @{ */

#define USB3_CORE_GPRTBIMAP_FSLO_BINUM1_MASK     (0xFU)
#define USB3_CORE_GPRTBIMAP_FSLO_BINUM1_SHIFT    (0U)
/*! BINUM1 - FS USB Instance Number for Port 1 */
#define USB3_CORE_GPRTBIMAP_FSLO_BINUM1(x)       (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GPRTBIMAP_FSLO_BINUM1_SHIFT)) & USB3_CORE_GPRTBIMAP_FSLO_BINUM1_MASK)
/*! @} */

/*! @name GUCTL2 - Global User Control 2 */
/*! @{ */

#define USB3_CORE_GUCTL2_TXPINGDURATION_MASK     (0x1FU)
#define USB3_CORE_GUCTL2_TXPINGDURATION_SHIFT    (0U)
/*! TXPINGDURATION - Transmit Ping Maximum Duration */
#define USB3_CORE_GUCTL2_TXPINGDURATION(x)       (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GUCTL2_TXPINGDURATION_SHIFT)) & USB3_CORE_GUCTL2_TXPINGDURATION_MASK)

#define USB3_CORE_GUCTL2_RXPINGDURATION_MASK     (0x7E0U)
#define USB3_CORE_GUCTL2_RXPINGDURATION_SHIFT    (5U)
/*! RXPINGDURATION - Receive Ping Maximum Duration */
#define USB3_CORE_GUCTL2_RXPINGDURATION(x)       (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GUCTL2_RXPINGDURATION_SHIFT)) & USB3_CORE_GUCTL2_RXPINGDURATION_MASK)

#define USB3_CORE_GUCTL2_DISABLECFC_MASK         (0x800U)
#define USB3_CORE_GUCTL2_DISABLECFC_SHIFT        (11U)
/*! DISABLECFC - Disable xHCI Errata Feature Contiguous Frame ID Capability */
#define USB3_CORE_GUCTL2_DISABLECFC(x)           (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GUCTL2_DISABLECFC_SHIFT)) & USB3_CORE_GUCTL2_DISABLECFC_MASK)

#define USB3_CORE_GUCTL2_ENABLEEPCACHEEVICT_MASK (0x1000U)
#define USB3_CORE_GUCTL2_ENABLEEPCACHEEVICT_SHIFT (12U)
/*! ENABLEEPCACHEEVICT - Enable Evicting Endpoint Cache After Flow Control For Bulk Endpoints */
#define USB3_CORE_GUCTL2_ENABLEEPCACHEEVICT(x)   (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GUCTL2_ENABLEEPCACHEEVICT_SHIFT)) & USB3_CORE_GUCTL2_ENABLEEPCACHEEVICT_MASK)

#define USB3_CORE_GUCTL2_RST_ACTBITLATER_MASK    (0x4000U)
#define USB3_CORE_GUCTL2_RST_ACTBITLATER_SHIFT   (14U)
#define USB3_CORE_GUCTL2_RST_ACTBITLATER(x)      (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GUCTL2_RST_ACTBITLATER_SHIFT)) & USB3_CORE_GUCTL2_RST_ACTBITLATER_MASK)

#define USB3_CORE_GUCTL2_NOLOWPWRDUR_MASK        (0x78000U)
#define USB3_CORE_GUCTL2_NOLOWPWRDUR_SHIFT       (15U)
/*! NOLOWPWRDUR - No Low Power Duration */
#define USB3_CORE_GUCTL2_NOLOWPWRDUR(x)          (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GUCTL2_NOLOWPWRDUR_SHIFT)) & USB3_CORE_GUCTL2_NOLOWPWRDUR_MASK)

#define USB3_CORE_GUCTL2_EN_HP_PM_TIMER_MASK     (0x3F80000U)
#define USB3_CORE_GUCTL2_EN_HP_PM_TIMER_SHIFT    (19U)
#define USB3_CORE_GUCTL2_EN_HP_PM_TIMER(x)       (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GUCTL2_EN_HP_PM_TIMER_SHIFT)) & USB3_CORE_GUCTL2_EN_HP_PM_TIMER_MASK)
/*! @} */

/*! @name GUSB2PHYCFG - Global USB2 PHY Configuration */
/*! @{ */

#define USB3_CORE_GUSB2PHYCFG_TOutCal_MASK       (0x7U)
#define USB3_CORE_GUSB2PHYCFG_TOutCal_SHIFT      (0U)
/*! TOutCal - HS/FS Timeout Calibration */
#define USB3_CORE_GUSB2PHYCFG_TOutCal(x)         (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GUSB2PHYCFG_TOutCal_SHIFT)) & USB3_CORE_GUSB2PHYCFG_TOutCal_MASK)

#define USB3_CORE_GUSB2PHYCFG_PHYIF_MASK         (0x8U)
#define USB3_CORE_GUSB2PHYCFG_PHYIF_SHIFT        (3U)
/*! PHYIF - PHY Interface */
#define USB3_CORE_GUSB2PHYCFG_PHYIF(x)           (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GUSB2PHYCFG_PHYIF_SHIFT)) & USB3_CORE_GUSB2PHYCFG_PHYIF_MASK)

#define USB3_CORE_GUSB2PHYCFG_ULPI_UTMI_Sel_MASK (0x10U)
#define USB3_CORE_GUSB2PHYCFG_ULPI_UTMI_Sel_SHIFT (4U)
/*! ULPI_UTMI_Sel - ULPI or UTMI+ Select */
#define USB3_CORE_GUSB2PHYCFG_ULPI_UTMI_Sel(x)   (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GUSB2PHYCFG_ULPI_UTMI_Sel_SHIFT)) & USB3_CORE_GUSB2PHYCFG_ULPI_UTMI_Sel_MASK)

#define USB3_CORE_GUSB2PHYCFG_FSINTF_MASK        (0x20U)
#define USB3_CORE_GUSB2PHYCFG_FSINTF_SHIFT       (5U)
/*! FSINTF - Full-Speed Serial Interface Select */
#define USB3_CORE_GUSB2PHYCFG_FSINTF(x)          (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GUSB2PHYCFG_FSINTF_SHIFT)) & USB3_CORE_GUSB2PHYCFG_FSINTF_MASK)

#define USB3_CORE_GUSB2PHYCFG_SUSPENDUSB20_MASK  (0x40U)
#define USB3_CORE_GUSB2PHYCFG_SUSPENDUSB20_SHIFT (6U)
/*! SUSPENDUSB20 - Suspend USB2.0 HS/FS/LS PHY */
#define USB3_CORE_GUSB2PHYCFG_SUSPENDUSB20(x)    (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GUSB2PHYCFG_SUSPENDUSB20_SHIFT)) & USB3_CORE_GUSB2PHYCFG_SUSPENDUSB20_MASK)

#define USB3_CORE_GUSB2PHYCFG_PHYSEL_MASK        (0x80U)
#define USB3_CORE_GUSB2PHYCFG_PHYSEL_SHIFT       (7U)
/*! PHYSEL - USB 2.0 High-Speed PHY or USB 1.1 Full-Speed Serial Transceiver Select */
#define USB3_CORE_GUSB2PHYCFG_PHYSEL(x)          (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GUSB2PHYCFG_PHYSEL_SHIFT)) & USB3_CORE_GUSB2PHYCFG_PHYSEL_MASK)

#define USB3_CORE_GUSB2PHYCFG_ENBLSLPM_MASK      (0x100U)
#define USB3_CORE_GUSB2PHYCFG_ENBLSLPM_SHIFT     (8U)
/*! ENBLSLPM - Enable utmi_sleep_n and utmi_l1_suspend_ */
#define USB3_CORE_GUSB2PHYCFG_ENBLSLPM(x)        (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GUSB2PHYCFG_ENBLSLPM_SHIFT)) & USB3_CORE_GUSB2PHYCFG_ENBLSLPM_MASK)

#define USB3_CORE_GUSB2PHYCFG_XCVRDLY_MASK       (0x200U)
#define USB3_CORE_GUSB2PHYCFG_XCVRDLY_SHIFT      (9U)
/*! XCVRDLY - Transceiver Delay */
#define USB3_CORE_GUSB2PHYCFG_XCVRDLY(x)         (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GUSB2PHYCFG_XCVRDLY_SHIFT)) & USB3_CORE_GUSB2PHYCFG_XCVRDLY_MASK)

#define USB3_CORE_GUSB2PHYCFG_USBTRDTIM_MASK     (0x3C00U)
#define USB3_CORE_GUSB2PHYCFG_USBTRDTIM_SHIFT    (10U)
/*! USBTRDTIM - USB 2.0 Turnaround Time */
#define USB3_CORE_GUSB2PHYCFG_USBTRDTIM(x)       (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GUSB2PHYCFG_USBTRDTIM_SHIFT)) & USB3_CORE_GUSB2PHYCFG_USBTRDTIM_MASK)

#define USB3_CORE_GUSB2PHYCFG_ULPIAUTORES_MASK   (0x8000U)
#define USB3_CORE_GUSB2PHYCFG_ULPIAUTORES_SHIFT  (15U)
/*! ULPIAUTORES - ULPI Auto Resume */
#define USB3_CORE_GUSB2PHYCFG_ULPIAUTORES(x)     (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GUSB2PHYCFG_ULPIAUTORES_SHIFT)) & USB3_CORE_GUSB2PHYCFG_ULPIAUTORES_MASK)

#define USB3_CORE_GUSB2PHYCFG_ULPIEXTVBUSDRV_MASK (0x20000U)
#define USB3_CORE_GUSB2PHYCFG_ULPIEXTVBUSDRV_SHIFT (17U)
/*! ULPIEXTVBUSDRV - ULPI External VBUS Drive */
#define USB3_CORE_GUSB2PHYCFG_ULPIEXTVBUSDRV(x)  (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GUSB2PHYCFG_ULPIEXTVBUSDRV_SHIFT)) & USB3_CORE_GUSB2PHYCFG_ULPIEXTVBUSDRV_MASK)

#define USB3_CORE_GUSB2PHYCFG_ULPIEXTVBUSINDIACTOR_MASK (0x40000U)
#define USB3_CORE_GUSB2PHYCFG_ULPIEXTVBUSINDIACTOR_SHIFT (18U)
/*! ULPIEXTVBUSINDIACTOR - ULPI External VBUS Indicator */
#define USB3_CORE_GUSB2PHYCFG_ULPIEXTVBUSINDIACTOR(x) (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GUSB2PHYCFG_ULPIEXTVBUSINDIACTOR_SHIFT)) & USB3_CORE_GUSB2PHYCFG_ULPIEXTVBUSINDIACTOR_MASK)

#define USB3_CORE_GUSB2PHYCFG_LSIPD_MASK         (0x380000U)
#define USB3_CORE_GUSB2PHYCFG_LSIPD_SHIFT        (19U)
/*! LSIPD - LS Inter-Packet Time */
#define USB3_CORE_GUSB2PHYCFG_LSIPD(x)           (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GUSB2PHYCFG_LSIPD_SHIFT)) & USB3_CORE_GUSB2PHYCFG_LSIPD_MASK)

#define USB3_CORE_GUSB2PHYCFG_LSTRD_MASK         (0x1C00000U)
#define USB3_CORE_GUSB2PHYCFG_LSTRD_SHIFT        (22U)
/*! LSTRD - LS Turnaround Time */
#define USB3_CORE_GUSB2PHYCFG_LSTRD(x)           (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GUSB2PHYCFG_LSTRD_SHIFT)) & USB3_CORE_GUSB2PHYCFG_LSTRD_MASK)

#define USB3_CORE_GUSB2PHYCFG_OVRD_FSLS_DISC_TIME_MASK (0x2000000U)
#define USB3_CORE_GUSB2PHYCFG_OVRD_FSLS_DISC_TIME_SHIFT (25U)
/*! OVRD_FSLS_DISC_TIME - Overriding the FS/LS Disconnect Time
 *  0b0..The FS/LS disconnect time is set to 2.5 us as per the USB specification.
 *  0b1..The disconnect detection time is set to 32 us.
 */
#define USB3_CORE_GUSB2PHYCFG_OVRD_FSLS_DISC_TIME(x) (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GUSB2PHYCFG_OVRD_FSLS_DISC_TIME_SHIFT)) & USB3_CORE_GUSB2PHYCFG_OVRD_FSLS_DISC_TIME_MASK)

#define USB3_CORE_GUSB2PHYCFG_INV_SEL_HSIC_MASK  (0x4000000U)
#define USB3_CORE_GUSB2PHYCFG_INV_SEL_HSIC_SHIFT (26U)
#define USB3_CORE_GUSB2PHYCFG_INV_SEL_HSIC(x)    (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GUSB2PHYCFG_INV_SEL_HSIC_SHIFT)) & USB3_CORE_GUSB2PHYCFG_INV_SEL_HSIC_MASK)

#define USB3_CORE_GUSB2PHYCFG_HSIC_CON_WIDTH_ADJ_MASK (0x18000000U)
#define USB3_CORE_GUSB2PHYCFG_HSIC_CON_WIDTH_ADJ_SHIFT (27U)
#define USB3_CORE_GUSB2PHYCFG_HSIC_CON_WIDTH_ADJ(x) (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GUSB2PHYCFG_HSIC_CON_WIDTH_ADJ_SHIFT)) & USB3_CORE_GUSB2PHYCFG_HSIC_CON_WIDTH_ADJ_MASK)

#define USB3_CORE_GUSB2PHYCFG_ULPI_LPM_WITH_OPMODE_CHK_MASK (0x20000000U)
#define USB3_CORE_GUSB2PHYCFG_ULPI_LPM_WITH_OPMODE_CHK_SHIFT (29U)
/*! ULPI_LPM_WITH_OPMODE_CHK
 *  0b0..A NOPID is sent before sending an EXTPID for LPM.
 *  0b1..An EXTPID is sent without previously sending a NOPID.
 */
#define USB3_CORE_GUSB2PHYCFG_ULPI_LPM_WITH_OPMODE_CHK(x) (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GUSB2PHYCFG_ULPI_LPM_WITH_OPMODE_CHK_SHIFT)) & USB3_CORE_GUSB2PHYCFG_ULPI_LPM_WITH_OPMODE_CHK_MASK)

#define USB3_CORE_GUSB2PHYCFG_U2_FREECLK_EXISTS_MASK (0x40000000U)
#define USB3_CORE_GUSB2PHYCFG_U2_FREECLK_EXISTS_SHIFT (30U)
/*! U2_FREECLK_EXISTS - U2_FREECLK_EXISTS
 *  0b0..USB 2.0 free clock does not exist.
 *  0b1..USB 2.0 free clock exists.
 */
#define USB3_CORE_GUSB2PHYCFG_U2_FREECLK_EXISTS(x) (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GUSB2PHYCFG_U2_FREECLK_EXISTS_SHIFT)) & USB3_CORE_GUSB2PHYCFG_U2_FREECLK_EXISTS_MASK)

#define USB3_CORE_GUSB2PHYCFG_PHYSOFTRST_MASK    (0x80000000U)
#define USB3_CORE_GUSB2PHYCFG_PHYSOFTRST_SHIFT   (31U)
/*! PHYSOFTRST - UTMI PHY Soft Reset */
#define USB3_CORE_GUSB2PHYCFG_PHYSOFTRST(x)      (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GUSB2PHYCFG_PHYSOFTRST_SHIFT)) & USB3_CORE_GUSB2PHYCFG_PHYSOFTRST_MASK)
/*! @} */

/*! @name GUSB3PIPECTL - Global USB 3.0 PIPE Control */
/*! @{ */

#define USB3_CORE_GUSB3PIPECTL_ELASTIC_BUFFER_MODE_MASK (0x1U)
#define USB3_CORE_GUSB3PIPECTL_ELASTIC_BUFFER_MODE_SHIFT (0U)
/*! ELASTIC_BUFFER_MODE - Elastic Buffer Mode */
#define USB3_CORE_GUSB3PIPECTL_ELASTIC_BUFFER_MODE(x) (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GUSB3PIPECTL_ELASTIC_BUFFER_MODE_SHIFT)) & USB3_CORE_GUSB3PIPECTL_ELASTIC_BUFFER_MODE_MASK)

#define USB3_CORE_GUSB3PIPECTL_SS_TX_DE_EMPHASIS_MASK (0x6U)
#define USB3_CORE_GUSB3PIPECTL_SS_TX_DE_EMPHASIS_SHIFT (1U)
/*! SS_TX_DE_EMPHASIS - TX De Emphasis */
#define USB3_CORE_GUSB3PIPECTL_SS_TX_DE_EMPHASIS(x) (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GUSB3PIPECTL_SS_TX_DE_EMPHASIS_SHIFT)) & USB3_CORE_GUSB3PIPECTL_SS_TX_DE_EMPHASIS_MASK)

#define USB3_CORE_GUSB3PIPECTL_TX_MARGIN_MASK    (0x38U)
#define USB3_CORE_GUSB3PIPECTL_TX_MARGIN_SHIFT   (3U)
/*! TX_MARGIN - TX Margin [2:0] */
#define USB3_CORE_GUSB3PIPECTL_TX_MARGIN(x)      (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GUSB3PIPECTL_TX_MARGIN_SHIFT)) & USB3_CORE_GUSB3PIPECTL_TX_MARGIN_MASK)

#define USB3_CORE_GUSB3PIPECTL_TX_SWING_MASK     (0x40U)
#define USB3_CORE_GUSB3PIPECTL_TX_SWING_SHIFT    (6U)
/*! TX_SWING - TX Swing */
#define USB3_CORE_GUSB3PIPECTL_TX_SWING(x)       (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GUSB3PIPECTL_TX_SWING_SHIFT)) & USB3_CORE_GUSB3PIPECTL_TX_SWING_MASK)

#define USB3_CORE_GUSB3PIPECTL_SSICEn_MASK       (0x80U)
#define USB3_CORE_GUSB3PIPECTL_SSICEn_SHIFT      (7U)
/*! SSICEn - USB3 SSIC Enable */
#define USB3_CORE_GUSB3PIPECTL_SSICEn(x)         (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GUSB3PIPECTL_SSICEn_SHIFT)) & USB3_CORE_GUSB3PIPECTL_SSICEn_MASK)

#define USB3_CORE_GUSB3PIPECTL_RX_DETECT_to_Polling_LFPS_Control_MASK (0x100U)
#define USB3_CORE_GUSB3PIPECTL_RX_DETECT_to_Polling_LFPS_Control_SHIFT (8U)
/*! RX_DETECT_to_Polling_LFPS_Control - RX_DETECT to Polling LFPS Control
 *  0b0..Enables a 400 us delay to start Polling LFPS after RX_DETECT. This allows VCM offset to settle to a proper level
 *  0b1..Disables the 400 us delay to start Polling LFPS after RX_DETECT
 */
#define USB3_CORE_GUSB3PIPECTL_RX_DETECT_to_Polling_LFPS_Control(x) (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GUSB3PIPECTL_RX_DETECT_to_Polling_LFPS_Control_SHIFT)) & USB3_CORE_GUSB3PIPECTL_RX_DETECT_to_Polling_LFPS_Control_MASK)

#define USB3_CORE_GUSB3PIPECTL_LFPSFILTER_MASK   (0x200U)
#define USB3_CORE_GUSB3PIPECTL_LFPSFILTER_SHIFT  (9U)
/*! LFPSFILTER - LFPS Filter */
#define USB3_CORE_GUSB3PIPECTL_LFPSFILTER(x)     (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GUSB3PIPECTL_LFPSFILTER_SHIFT)) & USB3_CORE_GUSB3PIPECTL_LFPSFILTER_MASK)

#define USB3_CORE_GUSB3PIPECTL_P3ExSigP2_MASK    (0x400U)
#define USB3_CORE_GUSB3PIPECTL_P3ExSigP2_SHIFT   (10U)
/*! P3ExSigP2 - P3 Exit Signal in P2 */
#define USB3_CORE_GUSB3PIPECTL_P3ExSigP2(x)      (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GUSB3PIPECTL_P3ExSigP2_SHIFT)) & USB3_CORE_GUSB3PIPECTL_P3ExSigP2_MASK)

#define USB3_CORE_GUSB3PIPECTL_P3P2TranOK_MASK   (0x800U)
#define USB3_CORE_GUSB3PIPECTL_P3P2TranOK_SHIFT  (11U)
/*! P3P2TranOK - P3 P2 Transitions OK */
#define USB3_CORE_GUSB3PIPECTL_P3P2TranOK(x)     (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GUSB3PIPECTL_P3P2TranOK_SHIFT)) & USB3_CORE_GUSB3PIPECTL_P3P2TranOK_MASK)

#define USB3_CORE_GUSB3PIPECTL_LFPSP0Algn_MASK   (0x1000U)
#define USB3_CORE_GUSB3PIPECTL_LFPSP0Algn_SHIFT  (12U)
/*! LFPSP0Algn - LFPS P0 Align */
#define USB3_CORE_GUSB3PIPECTL_LFPSP0Algn(x)     (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GUSB3PIPECTL_LFPSP0Algn_SHIFT)) & USB3_CORE_GUSB3PIPECTL_LFPSP0Algn_MASK)

#define USB3_CORE_GUSB3PIPECTL_SkipRxDet_MASK    (0x2000U)
#define USB3_CORE_GUSB3PIPECTL_SkipRxDet_SHIFT   (13U)
/*! SkipRxDet - Skip RX Detect */
#define USB3_CORE_GUSB3PIPECTL_SkipRxDet(x)      (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GUSB3PIPECTL_SkipRxDet_SHIFT)) & USB3_CORE_GUSB3PIPECTL_SkipRxDet_MASK)

#define USB3_CORE_GUSB3PIPECTL_AbortRxDetInU2_MASK (0x4000U)
#define USB3_CORE_GUSB3PIPECTL_AbortRxDetInU2_SHIFT (14U)
/*! AbortRxDetInU2 - Abort RX Detect in U2 */
#define USB3_CORE_GUSB3PIPECTL_AbortRxDetInU2(x) (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GUSB3PIPECTL_AbortRxDetInU2_SHIFT)) & USB3_CORE_GUSB3PIPECTL_AbortRxDetInU2_MASK)

#define USB3_CORE_GUSB3PIPECTL_DATWIDTH_MASK     (0x18000U)
#define USB3_CORE_GUSB3PIPECTL_DATWIDTH_SHIFT    (15U)
/*! DATWIDTH - PIPE Data Width
 *  0b00..32 bits
 *  0b01..16 bits
 */
#define USB3_CORE_GUSB3PIPECTL_DATWIDTH(x)       (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GUSB3PIPECTL_DATWIDTH_SHIFT)) & USB3_CORE_GUSB3PIPECTL_DATWIDTH_MASK)

#define USB3_CORE_GUSB3PIPECTL_SUSPENDENABLE_MASK (0x20000U)
#define USB3_CORE_GUSB3PIPECTL_SUSPENDENABLE_SHIFT (17U)
/*! SUSPENDENABLE - Suspend USB3 SS PHY */
#define USB3_CORE_GUSB3PIPECTL_SUSPENDENABLE(x)  (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GUSB3PIPECTL_SUSPENDENABLE_SHIFT)) & USB3_CORE_GUSB3PIPECTL_SUSPENDENABLE_MASK)

#define USB3_CORE_GUSB3PIPECTL_DELAYP1TRANS_MASK (0x40000U)
#define USB3_CORE_GUSB3PIPECTL_DELAYP1TRANS_SHIFT (18U)
/*! DELAYP1TRANS - Delay PHY Power
 *  0b0..When entering U1/U2/U3, transition to P1/P2/P3 without checking for Pipe3_RxElecIdle and pipe3_RxValid.
 *  0b1..When entering U1/U2/U3, delay the transition to P1/P2/P3 until the pipe3 signals, Pipe3_RxElecIdle is 1 and pipe3_RxValid is 0.
 */
#define USB3_CORE_GUSB3PIPECTL_DELAYP1TRANS(x)   (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GUSB3PIPECTL_DELAYP1TRANS_SHIFT)) & USB3_CORE_GUSB3PIPECTL_DELAYP1TRANS_MASK)

#define USB3_CORE_GUSB3PIPECTL_DelayP1P2P3_MASK  (0x380000U)
#define USB3_CORE_GUSB3PIPECTL_DelayP1P2P3_SHIFT (19U)
/*! DelayP1P2P3 - Delay P1P2P3 */
#define USB3_CORE_GUSB3PIPECTL_DelayP1P2P3(x)    (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GUSB3PIPECTL_DelayP1P2P3_SHIFT)) & USB3_CORE_GUSB3PIPECTL_DelayP1P2P3_MASK)

#define USB3_CORE_GUSB3PIPECTL_DisRxDetU3RxDet_MASK (0x400000U)
#define USB3_CORE_GUSB3PIPECTL_DisRxDetU3RxDet_SHIFT (22U)
/*! DisRxDetU3RxDet - Disable Receiver Detection in U3/RX.Detect */
#define USB3_CORE_GUSB3PIPECTL_DisRxDetU3RxDet(x) (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GUSB3PIPECTL_DisRxDetU3RxDet_SHIFT)) & USB3_CORE_GUSB3PIPECTL_DisRxDetU3RxDet_MASK)

#define USB3_CORE_GUSB3PIPECTL_StartRxDetU3RxDet_MASK (0x800000U)
#define USB3_CORE_GUSB3PIPECTL_StartRxDetU3RxDet_SHIFT (23U)
/*! StartRxDetU3RxDet - Start Receiver Detection in U3/RX.Detect */
#define USB3_CORE_GUSB3PIPECTL_StartRxDetU3RxDet(x) (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GUSB3PIPECTL_StartRxDetU3RxDet_SHIFT)) & USB3_CORE_GUSB3PIPECTL_StartRxDetU3RxDet_MASK)

#define USB3_CORE_GUSB3PIPECTL_request_p1p2p3_MASK (0x1000000U)
#define USB3_CORE_GUSB3PIPECTL_request_p1p2p3_SHIFT (24U)
/*! request_p1p2p3 - Always Request P1/P2/P3 for U1/U2/U3 */
#define USB3_CORE_GUSB3PIPECTL_request_p1p2p3(x) (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GUSB3PIPECTL_request_p1p2p3_SHIFT)) & USB3_CORE_GUSB3PIPECTL_request_p1p2p3_MASK)

#define USB3_CORE_GUSB3PIPECTL_u1u2exitfail_to_recov_MASK (0x2000000U)
#define USB3_CORE_GUSB3PIPECTL_u1u2exitfail_to_recov_SHIFT (25U)
/*! u1u2exitfail_to_recov - U1U2exitfail to Recovery */
#define USB3_CORE_GUSB3PIPECTL_u1u2exitfail_to_recov(x) (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GUSB3PIPECTL_u1u2exitfail_to_recov_SHIFT)) & USB3_CORE_GUSB3PIPECTL_u1u2exitfail_to_recov_MASK)

#define USB3_CORE_GUSB3PIPECTL_ping_enhancement_en_MASK (0x4000000U)
#define USB3_CORE_GUSB3PIPECTL_ping_enhancement_en_SHIFT (26U)
/*! ping_enhancement_en - Ping Enhancement Enable */
#define USB3_CORE_GUSB3PIPECTL_ping_enhancement_en(x) (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GUSB3PIPECTL_ping_enhancement_en_SHIFT)) & USB3_CORE_GUSB3PIPECTL_ping_enhancement_en_MASK)

#define USB3_CORE_GUSB3PIPECTL_Ux_exit_in_Px_MASK (0x8000000U)
#define USB3_CORE_GUSB3PIPECTL_Ux_exit_in_Px_SHIFT (27U)
/*! Ux_exit_in_Px - Ux Exit in Px
 *  0b0..The core does U1/U2/U3 exit in PHY power state P0 (default behavior).
 *  0b1..The controller does U1/U2/U3 exit in PHY power state P1/P2/P3 respectively.
 */
#define USB3_CORE_GUSB3PIPECTL_Ux_exit_in_Px(x)  (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GUSB3PIPECTL_Ux_exit_in_Px_SHIFT)) & USB3_CORE_GUSB3PIPECTL_Ux_exit_in_Px_MASK)

#define USB3_CORE_GUSB3PIPECTL_DisRxDetP3_MASK   (0x10000000U)
#define USB3_CORE_GUSB3PIPECTL_DisRxDetP3_SHIFT  (28U)
/*! DisRxDetP3 - Disabled Receiver Detection in P3
 *  0b0..If PHY is in P3 and controller needs to perform receiver detection, the controller performs receiver detection in P3. (Default)
 *  0b1..If PHY is in P3 and controller needs to perform receiver detection, the controller changes the PHY power
 *       state to P2 and then performs receiver detection. After receiver detection, the cores changes PHY power
 *       state to P3.
 */
#define USB3_CORE_GUSB3PIPECTL_DisRxDetP3(x)     (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GUSB3PIPECTL_DisRxDetP3_SHIFT)) & USB3_CORE_GUSB3PIPECTL_DisRxDetP3_MASK)

#define USB3_CORE_GUSB3PIPECTL_U2P3ok_MASK       (0x20000000U)
#define USB3_CORE_GUSB3PIPECTL_U2P3ok_SHIFT      (29U)
/*! U2P3ok - P3 OK for U2
 *  0b0..During link state U2/SS.Inactive, put PHY in P2 (Default).
 *  0b1..During link state U2/SS.Inactive, put PHY in P3.
 */
#define USB3_CORE_GUSB3PIPECTL_U2P3ok(x)         (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GUSB3PIPECTL_U2P3ok_SHIFT)) & USB3_CORE_GUSB3PIPECTL_U2P3ok_MASK)

#define USB3_CORE_GUSB3PIPECTL_HstPrtCmpl_MASK   (0x40000000U)
#define USB3_CORE_GUSB3PIPECTL_HstPrtCmpl_SHIFT  (30U)
#define USB3_CORE_GUSB3PIPECTL_HstPrtCmpl(x)     (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GUSB3PIPECTL_HstPrtCmpl_SHIFT)) & USB3_CORE_GUSB3PIPECTL_HstPrtCmpl_MASK)

#define USB3_CORE_GUSB3PIPECTL_PHYSoftRst_MASK   (0x80000000U)
#define USB3_CORE_GUSB3PIPECTL_PHYSoftRst_SHIFT  (31U)
/*! PHYSoftRst - USB3_PHY Soft Reset */
#define USB3_CORE_GUSB3PIPECTL_PHYSoftRst(x)     (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GUSB3PIPECTL_PHYSoftRst_SHIFT)) & USB3_CORE_GUSB3PIPECTL_PHYSoftRst_MASK)
/*! @} */

/*! @name GTXFIFOSIZ - Global Transmit FIFO Size */
/*! @{ */

#define USB3_CORE_GTXFIFOSIZ_TXFDEP_N_MASK       (0xFFFFU)
#define USB3_CORE_GTXFIFOSIZ_TXFDEP_N_SHIFT      (0U)
/*! TXFDEP_N - TXFIFO Depth */
#define USB3_CORE_GTXFIFOSIZ_TXFDEP_N(x)         (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GTXFIFOSIZ_TXFDEP_N_SHIFT)) & USB3_CORE_GTXFIFOSIZ_TXFDEP_N_MASK)

#define USB3_CORE_GTXFIFOSIZ_TXFSTADDR_N_MASK    (0xFFFF0000U)
#define USB3_CORE_GTXFIFOSIZ_TXFSTADDR_N_SHIFT   (16U)
/*! TXFSTADDR_N - Transmit FIFOn RAM Start Address */
#define USB3_CORE_GTXFIFOSIZ_TXFSTADDR_N(x)      (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GTXFIFOSIZ_TXFSTADDR_N_SHIFT)) & USB3_CORE_GTXFIFOSIZ_TXFSTADDR_N_MASK)
/*! @} */

/* The count of USB3_CORE_GTXFIFOSIZ */
#define USB3_CORE_GTXFIFOSIZ_COUNT               (8U)

/*! @name GRXFIFOSIZ - Global Receive FIFO Size */
/*! @{ */

#define USB3_CORE_GRXFIFOSIZ_RXFDEP_N_MASK       (0xFFFFU)
#define USB3_CORE_GRXFIFOSIZ_RXFDEP_N_SHIFT      (0U)
/*! RXFDEP_N - RxFIFO Depth */
#define USB3_CORE_GRXFIFOSIZ_RXFDEP_N(x)         (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GRXFIFOSIZ_RXFDEP_N_SHIFT)) & USB3_CORE_GRXFIFOSIZ_RXFDEP_N_MASK)

#define USB3_CORE_GRXFIFOSIZ_RXFSTADDR_N_MASK    (0xFFFF0000U)
#define USB3_CORE_GRXFIFOSIZ_RXFSTADDR_N_SHIFT   (16U)
/*! RXFSTADDR_N - RxFIFOn RAM Start Address */
#define USB3_CORE_GRXFIFOSIZ_RXFSTADDR_N(x)      (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GRXFIFOSIZ_RXFSTADDR_N_SHIFT)) & USB3_CORE_GRXFIFOSIZ_RXFSTADDR_N_MASK)
/*! @} */

/* The count of USB3_CORE_GRXFIFOSIZ */
#define USB3_CORE_GRXFIFOSIZ_COUNT               (3U)

/*! @name GEVNTADRLO - Global Event Buffer Address Low */
/*! @{ */

#define USB3_CORE_GEVNTADRLO_EVNTADRLO_MASK      (0xFFFFFFFFU)
#define USB3_CORE_GEVNTADRLO_EVNTADRLO_SHIFT     (0U)
/*! EVNTADRLO - Event Buffer Address */
#define USB3_CORE_GEVNTADRLO_EVNTADRLO(x)        (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GEVNTADRLO_EVNTADRLO_SHIFT)) & USB3_CORE_GEVNTADRLO_EVNTADRLO_MASK)
/*! @} */

/*! @name GEVNTADRHI - Global Event Buffer Address High */
/*! @{ */

#define USB3_CORE_GEVNTADRHI_EVNTADRHI_MASK      (0xFFFFFFFFU)
#define USB3_CORE_GEVNTADRHI_EVNTADRHI_SHIFT     (0U)
/*! EVNTADRHI - Event Buffer Address */
#define USB3_CORE_GEVNTADRHI_EVNTADRHI(x)        (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GEVNTADRHI_EVNTADRHI_SHIFT)) & USB3_CORE_GEVNTADRHI_EVNTADRHI_MASK)
/*! @} */

/*! @name GEVNTSIZ - Global Event Buffer Size */
/*! @{ */

#define USB3_CORE_GEVNTSIZ_EVENTSIZ_MASK         (0xFFFFU)
#define USB3_CORE_GEVNTSIZ_EVENTSIZ_SHIFT        (0U)
/*! EVENTSIZ - Event Buffer Size in Bytes */
#define USB3_CORE_GEVNTSIZ_EVENTSIZ(x)           (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GEVNTSIZ_EVENTSIZ_SHIFT)) & USB3_CORE_GEVNTSIZ_EVENTSIZ_MASK)

#define USB3_CORE_GEVNTSIZ_EVNTINTRPTMASK_MASK   (0x80000000U)
#define USB3_CORE_GEVNTSIZ_EVNTINTRPTMASK_SHIFT  (31U)
#define USB3_CORE_GEVNTSIZ_EVNTINTRPTMASK(x)     (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GEVNTSIZ_EVNTINTRPTMASK_SHIFT)) & USB3_CORE_GEVNTSIZ_EVNTINTRPTMASK_MASK)
/*! @} */

/*! @name GEVNTCOUNT - Global Event Buffer Count */
/*! @{ */

#define USB3_CORE_GEVNTCOUNT_EVNTCOUNT_MASK      (0xFFFFU)
#define USB3_CORE_GEVNTCOUNT_EVNTCOUNT_SHIFT     (0U)
/*! EVNTCOUNT - Event Count */
#define USB3_CORE_GEVNTCOUNT_EVNTCOUNT(x)        (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GEVNTCOUNT_EVNTCOUNT_SHIFT)) & USB3_CORE_GEVNTCOUNT_EVNTCOUNT_MASK)

#define USB3_CORE_GEVNTCOUNT_EVNT_HANDLER_BUSY_MASK (0x80000000U)
#define USB3_CORE_GEVNTCOUNT_EVNT_HANDLER_BUSY_SHIFT (31U)
/*! EVNT_HANDLER_BUSY - Event Handler Busy */
#define USB3_CORE_GEVNTCOUNT_EVNT_HANDLER_BUSY(x) (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GEVNTCOUNT_EVNT_HANDLER_BUSY_SHIFT)) & USB3_CORE_GEVNTCOUNT_EVNT_HANDLER_BUSY_MASK)
/*! @} */

/*! @name GHWPARAMS8 - Global Hardware Parameters 8 */
/*! @{ */

#define USB3_CORE_GHWPARAMS8_GHWPARAMS8_32_0_MASK (0xFFFFFFFFU)
#define USB3_CORE_GHWPARAMS8_GHWPARAMS8_32_0_SHIFT (0U)
/*! GHWPARAMS8_32_0 - DWC_USB3_DCACHE_DEPTH_INFO */
#define USB3_CORE_GHWPARAMS8_GHWPARAMS8_32_0(x)  (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GHWPARAMS8_GHWPARAMS8_32_0_SHIFT)) & USB3_CORE_GHWPARAMS8_GHWPARAMS8_32_0_MASK)
/*! @} */

/*! @name GUCTL3 - Global User Control 3 */
/*! @{ */

#define USB3_CORE_GUCTL3_SCH_PING_EARLY_MASK     (0x10000U)
#define USB3_CORE_GUCTL3_SCH_PING_EARLY_SHIFT    (16U)
#define USB3_CORE_GUCTL3_SCH_PING_EARLY(x)       (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GUCTL3_SCH_PING_EARLY_SHIFT)) & USB3_CORE_GUCTL3_SCH_PING_EARLY_MASK)
/*! @} */

/*! @name GTXFIFOPRIDEV - Global Device TX FIFO DMA Priority */
/*! @{ */

#define USB3_CORE_GTXFIFOPRIDEV_gtxfifopridev_MASK (0xFFU)
#define USB3_CORE_GTXFIFOPRIDEV_gtxfifopridev_SHIFT (0U)
/*! gtxfifopridev - Device TxFIFO Priority */
#define USB3_CORE_GTXFIFOPRIDEV_gtxfifopridev(x) (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GTXFIFOPRIDEV_gtxfifopridev_SHIFT)) & USB3_CORE_GTXFIFOPRIDEV_gtxfifopridev_MASK)
/*! @} */

/*! @name GTXFIFOPRIHST - Global Host TX FIFO DMA Priority */
/*! @{ */

#define USB3_CORE_GTXFIFOPRIHST_gtxfifoprihst_MASK (0xFU)
#define USB3_CORE_GTXFIFOPRIHST_gtxfifoprihst_SHIFT (0U)
/*! gtxfifoprihst - Host TxFIFO Priority */
#define USB3_CORE_GTXFIFOPRIHST_gtxfifoprihst(x) (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GTXFIFOPRIHST_gtxfifoprihst_SHIFT)) & USB3_CORE_GTXFIFOPRIHST_gtxfifoprihst_MASK)
/*! @} */

/*! @name GRXFIFOPRIHST - Global Host RX FIFO DMA Priority */
/*! @{ */

#define USB3_CORE_GRXFIFOPRIHST_grxfifoprihst_MASK (0x7U)
#define USB3_CORE_GRXFIFOPRIHST_grxfifoprihst_SHIFT (0U)
/*! grxfifoprihst - Host RxFIFO Priority */
#define USB3_CORE_GRXFIFOPRIHST_grxfifoprihst(x) (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GRXFIFOPRIHST_grxfifoprihst_SHIFT)) & USB3_CORE_GRXFIFOPRIHST_grxfifoprihst_MASK)
/*! @} */

/*! @name GFIFOPRIDBC - Global Host Debug Capability DMA Priority */
/*! @{ */

#define USB3_CORE_GFIFOPRIDBC_gfifopridbc_MASK   (0x3U)
#define USB3_CORE_GFIFOPRIDBC_gfifopridbc_SHIFT  (0U)
/*! gfifopridbc - Host DbC DMA Priority */
#define USB3_CORE_GFIFOPRIDBC_gfifopridbc(x)     (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GFIFOPRIDBC_gfifopridbc_SHIFT)) & USB3_CORE_GFIFOPRIDBC_gfifopridbc_MASK)
/*! @} */

/*! @name GDMAHLRATIO - Global Host FIFO DMA High-Low Priority Ratio */
/*! @{ */

#define USB3_CORE_GDMAHLRATIO_hsttxfifo_MASK     (0x1FU)
#define USB3_CORE_GDMAHLRATIO_hsttxfifo_SHIFT    (0U)
/*! hsttxfifo - Host TXFIFO DMA High-Low Priority */
#define USB3_CORE_GDMAHLRATIO_hsttxfifo(x)       (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GDMAHLRATIO_hsttxfifo_SHIFT)) & USB3_CORE_GDMAHLRATIO_hsttxfifo_MASK)

#define USB3_CORE_GDMAHLRATIO_hstrxfifo_MASK     (0x1F00U)
#define USB3_CORE_GDMAHLRATIO_hstrxfifo_SHIFT    (8U)
/*! hstrxfifo - Host RXFIFO DMA High-Low Priority */
#define USB3_CORE_GDMAHLRATIO_hstrxfifo(x)       (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GDMAHLRATIO_hstrxfifo_SHIFT)) & USB3_CORE_GDMAHLRATIO_hstrxfifo_MASK)
/*! @} */

/*! @name GFLADJ - Global Frame Length Adjustment */
/*! @{ */

#define USB3_CORE_GFLADJ_GFLADJ_30MHZ_MASK       (0x3FU)
#define USB3_CORE_GFLADJ_GFLADJ_30MHZ_SHIFT      (0U)
#define USB3_CORE_GFLADJ_GFLADJ_30MHZ(x)         (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GFLADJ_GFLADJ_30MHZ_SHIFT)) & USB3_CORE_GFLADJ_GFLADJ_30MHZ_MASK)

#define USB3_CORE_GFLADJ_GFLADJ_30MHZ_SDBND_SEL_MASK (0x80U)
#define USB3_CORE_GFLADJ_GFLADJ_30MHZ_SDBND_SEL_SHIFT (7U)
/*! GFLADJ_30MHZ_SDBND_SEL
 *  0b0..The controller uses the input signal fladj_30mhz_reg value
 *  0b1..The controller uses the register field GFLADJ.GFLADJ_30MHZ value
 */
#define USB3_CORE_GFLADJ_GFLADJ_30MHZ_SDBND_SEL(x) (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GFLADJ_GFLADJ_30MHZ_SDBND_SEL_SHIFT)) & USB3_CORE_GFLADJ_GFLADJ_30MHZ_SDBND_SEL_MASK)

#define USB3_CORE_GFLADJ_GFLADJ_REFCLK_FLADJ_MASK (0x3FFF00U)
#define USB3_CORE_GFLADJ_GFLADJ_REFCLK_FLADJ_SHIFT (8U)
#define USB3_CORE_GFLADJ_GFLADJ_REFCLK_FLADJ(x)  (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GFLADJ_GFLADJ_REFCLK_FLADJ_SHIFT)) & USB3_CORE_GFLADJ_GFLADJ_REFCLK_FLADJ_MASK)

#define USB3_CORE_GFLADJ_GFLADJ_REFCLK_LPM_SEL_MASK (0x800000U)
#define USB3_CORE_GFLADJ_GFLADJ_REFCLK_LPM_SEL_SHIFT (23U)
#define USB3_CORE_GFLADJ_GFLADJ_REFCLK_LPM_SEL(x) (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GFLADJ_GFLADJ_REFCLK_LPM_SEL_SHIFT)) & USB3_CORE_GFLADJ_GFLADJ_REFCLK_LPM_SEL_MASK)

#define USB3_CORE_GFLADJ_GFLADJ_REFCLK_240MHZ_DECR_MASK (0x7F000000U)
#define USB3_CORE_GFLADJ_GFLADJ_REFCLK_240MHZ_DECR_SHIFT (24U)
#define USB3_CORE_GFLADJ_GFLADJ_REFCLK_240MHZ_DECR(x) (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GFLADJ_GFLADJ_REFCLK_240MHZ_DECR_SHIFT)) & USB3_CORE_GFLADJ_GFLADJ_REFCLK_240MHZ_DECR_MASK)

#define USB3_CORE_GFLADJ_GFLADJ_REFCLK_240MHZDECR_PLS1_MASK (0x80000000U)
#define USB3_CORE_GFLADJ_GFLADJ_REFCLK_240MHZDECR_PLS1_SHIFT (31U)
#define USB3_CORE_GFLADJ_GFLADJ_REFCLK_240MHZDECR_PLS1(x) (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GFLADJ_GFLADJ_REFCLK_240MHZDECR_PLS1_SHIFT)) & USB3_CORE_GFLADJ_GFLADJ_REFCLK_240MHZDECR_PLS1_MASK)
/*! @} */

/*! @name GUSB2RHBCTL - Global USB 2.0 Root Hub Control */
/*! @{ */

#define USB3_CORE_GUSB2RHBCTL_OVRD_L1TIMEOUT_MASK (0xFU)
#define USB3_CORE_GUSB2RHBCTL_OVRD_L1TIMEOUT_SHIFT (0U)
/*! OVRD_L1TIMEOUT - Overriding Driver Programmed L1Timeout Value */
#define USB3_CORE_GUSB2RHBCTL_OVRD_L1TIMEOUT(x)  (((uint32_t)(((uint32_t)(x)) << USB3_CORE_GUSB2RHBCTL_OVRD_L1TIMEOUT_SHIFT)) & USB3_CORE_GUSB2RHBCTL_OVRD_L1TIMEOUT_MASK)
/*! @} */

/*! @name DCFG - Device Configuration */
/*! @{ */

#define USB3_CORE_DCFG_DEVSPD_MASK               (0x7U)
#define USB3_CORE_DCFG_DEVSPD_SHIFT              (0U)
/*! DEVSPD - Device Speed
 *  0b000..High-speed (USB 2.0 PHY clock is 30 MHz or 60 MHz)
 *  0b001..Full-speed (USB 2.0 PHY clock is 30 MHz or 60 MHz)
 *  0b100..SuperSpeed (USB 3.0 PHY clock is 125 MHz or 250 MHz)
 */
#define USB3_CORE_DCFG_DEVSPD(x)                 (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DCFG_DEVSPD_SHIFT)) & USB3_CORE_DCFG_DEVSPD_MASK)

#define USB3_CORE_DCFG_DEVADDR_MASK              (0x3F8U)
#define USB3_CORE_DCFG_DEVADDR_SHIFT             (3U)
/*! DEVADDR - Device Address */
#define USB3_CORE_DCFG_DEVADDR(x)                (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DCFG_DEVADDR_SHIFT)) & USB3_CORE_DCFG_DEVADDR_MASK)

#define USB3_CORE_DCFG_INTRNUM_MASK              (0x1F000U)
#define USB3_CORE_DCFG_INTRNUM_SHIFT             (12U)
/*! INTRNUM - Interrupt Number */
#define USB3_CORE_DCFG_INTRNUM(x)                (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DCFG_INTRNUM_SHIFT)) & USB3_CORE_DCFG_INTRNUM_MASK)

#define USB3_CORE_DCFG_NUMP_MASK                 (0x3E0000U)
#define USB3_CORE_DCFG_NUMP_SHIFT                (17U)
/*! NUMP - Number of Receive Buffers */
#define USB3_CORE_DCFG_NUMP(x)                   (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DCFG_NUMP_SHIFT)) & USB3_CORE_DCFG_NUMP_MASK)

#define USB3_CORE_DCFG_LPMCAP_MASK               (0x400000U)
#define USB3_CORE_DCFG_LPMCAP_SHIFT              (22U)
/*! LPMCAP - LPM Capable
 *  0b0..LPM capability is not enabled.
 *  0b1..LPM capability is enabled.
 */
#define USB3_CORE_DCFG_LPMCAP(x)                 (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DCFG_LPMCAP_SHIFT)) & USB3_CORE_DCFG_LPMCAP_MASK)

#define USB3_CORE_DCFG_IgnStrmPP_MASK            (0x800000U)
#define USB3_CORE_DCFG_IgnStrmPP_SHIFT           (23U)
/*! IgnStrmPP - Ignore Stream PP
 *  0b0..Not ignore
 *  0b1..Ignores
 */
#define USB3_CORE_DCFG_IgnStrmPP(x)              (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DCFG_IgnStrmPP_SHIFT)) & USB3_CORE_DCFG_IgnStrmPP_MASK)
/*! @} */

/*! @name DCTL - Device Control 0 */
/*! @{ */

#define USB3_CORE_DCTL_TSTCTL_MASK               (0x1EU)
#define USB3_CORE_DCTL_TSTCTL_SHIFT              (1U)
/*! TSTCTL - Test Control
 *  0b0000..Test mode disabled
 *  0b0001..Test_J mode
 *  0b0010..Test_K mode
 *  0b0011..Test_SE0_NAK mode
 *  0b0100..Test_Packet mode
 *  0b0101..Test_Force_Enable
 *  0b0110-0b1111..Reserved
 */
#define USB3_CORE_DCTL_TSTCTL(x)                 (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DCTL_TSTCTL_SHIFT)) & USB3_CORE_DCTL_TSTCTL_MASK)

#define USB3_CORE_DCTL_ULSTCHNGREQ_MASK          (0x1E0U)
#define USB3_CORE_DCTL_ULSTCHNGREQ_SHIFT         (5U)
/*! ULSTCHNGREQ
 *  0b0000..Value Requested Link State Transition/Action: no Action (in SS mode)
 *  0b0001-0b0011..Reserved
 *  0b0100..SS.Disabled (SS)
 *  0b0101..RX.Detect (SS)
 *  0b0110..SS.Inactive (SS)
 *  0b0111..Reserved
 *  0b1000..Recovery (SS), ValueRequested USB state transition: remote wakeup request (in HS/FS/LS mode)
 *  0b1001..Reserved
 *  0b1010..Compliance (SS)
 *  0b1011-0b1111..Reserved
 */
#define USB3_CORE_DCTL_ULSTCHNGREQ(x)            (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DCTL_ULSTCHNGREQ_SHIFT)) & USB3_CORE_DCTL_ULSTCHNGREQ_MASK)

#define USB3_CORE_DCTL_ACCEPTU1ENA_MASK          (0x200U)
#define USB3_CORE_DCTL_ACCEPTU1ENA_SHIFT         (9U)
/*! ACCEPTU1ENA - Accept U1 Enable
 *  0b0..Core rejects U1 except when Force_LinkPM_Accept bit is set (default)
 *  0b1..Core accepts transition to U1 state if nothing is pending on the application side. On USB reset, hardware clears this bit to 0
 */
#define USB3_CORE_DCTL_ACCEPTU1ENA(x)            (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DCTL_ACCEPTU1ENA_SHIFT)) & USB3_CORE_DCTL_ACCEPTU1ENA_MASK)

#define USB3_CORE_DCTL_INITU1ENA_MASK            (0x400U)
#define USB3_CORE_DCTL_INITU1ENA_SHIFT           (10U)
/*! INITU1ENA - Initiate U1 Enable
 *  0b0..May not initiate U1 (default)
 *  0b1..May initiate U1. On USB reset, hardware clears this bit to 0
 */
#define USB3_CORE_DCTL_INITU1ENA(x)              (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DCTL_INITU1ENA_SHIFT)) & USB3_CORE_DCTL_INITU1ENA_MASK)

#define USB3_CORE_DCTL_ACCEPTU2ENA_MASK          (0x800U)
#define USB3_CORE_DCTL_ACCEPTU2ENA_SHIFT         (11U)
/*! ACCEPTU2ENA - Accept U2 Enable
 *  0b0..Reject U2 except when Force_LinkPM_Accept bit is set (default)
 *  0b1..Core accepts transition to U2 state if nothing is pending on the application side. On USB reset, hardware clears this bit to 0
 */
#define USB3_CORE_DCTL_ACCEPTU2ENA(x)            (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DCTL_ACCEPTU2ENA_SHIFT)) & USB3_CORE_DCTL_ACCEPTU2ENA_MASK)

#define USB3_CORE_DCTL_INITU2ENA_MASK            (0x1000U)
#define USB3_CORE_DCTL_INITU2ENA_SHIFT           (12U)
/*! INITU2ENA - Initiate U2 Enable
 *  0b0..May not initiate U2 (default)
 *  0b1..May initiate U2 On USB reset, hardware clears this bit to 0
 */
#define USB3_CORE_DCTL_INITU2ENA(x)              (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DCTL_INITU2ENA_SHIFT)) & USB3_CORE_DCTL_INITU2ENA_MASK)

#define USB3_CORE_DCTL_CSS_MASK                  (0x10000U)
#define USB3_CORE_DCTL_CSS_SHIFT                 (16U)
/*! CSS - Controller Save State */
#define USB3_CORE_DCTL_CSS(x)                    (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DCTL_CSS_SHIFT)) & USB3_CORE_DCTL_CSS_MASK)

#define USB3_CORE_DCTL_CRS_MASK                  (0x20000U)
#define USB3_CORE_DCTL_CRS_SHIFT                 (17U)
/*! CRS - Controller Restore State */
#define USB3_CORE_DCTL_CRS(x)                    (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DCTL_CRS_SHIFT)) & USB3_CORE_DCTL_CRS_MASK)

#define USB3_CORE_DCTL_L1HibernationEn_MASK      (0x40000U)
#define USB3_CORE_DCTL_L1HibernationEn_SHIFT     (18U)
/*! L1HibernationEn - L1 Hibernation Enable */
#define USB3_CORE_DCTL_L1HibernationEn(x)        (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DCTL_L1HibernationEn_SHIFT)) & USB3_CORE_DCTL_L1HibernationEn_MASK)

#define USB3_CORE_DCTL_KeepConnect_MASK          (0x80000U)
#define USB3_CORE_DCTL_KeepConnect_SHIFT         (19U)
/*! KeepConnect - Keep Connect */
#define USB3_CORE_DCTL_KeepConnect(x)            (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DCTL_KeepConnect_SHIFT)) & USB3_CORE_DCTL_KeepConnect_MASK)

#define USB3_CORE_DCTL_LPM_NYET_thres_MASK       (0xF00000U)
#define USB3_CORE_DCTL_LPM_NYET_thres_SHIFT      (20U)
/*! LPM_NYET_thres - LPM NYET Threshold */
#define USB3_CORE_DCTL_LPM_NYET_thres(x)         (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DCTL_LPM_NYET_thres_SHIFT)) & USB3_CORE_DCTL_LPM_NYET_thres_MASK)

#define USB3_CORE_DCTL_HIRDTHRES_MASK            (0x1F000000U)
#define USB3_CORE_DCTL_HIRDTHRES_SHIFT           (24U)
/*! HIRDTHRES - HIRD Threshold */
#define USB3_CORE_DCTL_HIRDTHRES(x)              (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DCTL_HIRDTHRES_SHIFT)) & USB3_CORE_DCTL_HIRDTHRES_MASK)

#define USB3_CORE_DCTL_CSFTRST_MASK              (0x40000000U)
#define USB3_CORE_DCTL_CSFTRST_SHIFT             (30U)
/*! CSFTRST - Core Soft Reset */
#define USB3_CORE_DCTL_CSFTRST(x)                (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DCTL_CSFTRST_SHIFT)) & USB3_CORE_DCTL_CSFTRST_MASK)

#define USB3_CORE_DCTL_RUN_STOP_MASK             (0x80000000U)
#define USB3_CORE_DCTL_RUN_STOP_SHIFT            (31U)
/*! RUN_STOP - Run/Stop */
#define USB3_CORE_DCTL_RUN_STOP(x)               (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DCTL_RUN_STOP_SHIFT)) & USB3_CORE_DCTL_RUN_STOP_MASK)
/*! @} */

/*! @name DEVTEN - Device Event Enable */
/*! @{ */

#define USB3_CORE_DEVTEN_DISSCONNEVTEN_MASK      (0x1U)
#define USB3_CORE_DEVTEN_DISSCONNEVTEN_SHIFT     (0U)
#define USB3_CORE_DEVTEN_DISSCONNEVTEN(x)        (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEVTEN_DISSCONNEVTEN_SHIFT)) & USB3_CORE_DEVTEN_DISSCONNEVTEN_MASK)

#define USB3_CORE_DEVTEN_USBRSTEVTEN_MASK        (0x2U)
#define USB3_CORE_DEVTEN_USBRSTEVTEN_SHIFT       (1U)
#define USB3_CORE_DEVTEN_USBRSTEVTEN(x)          (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEVTEN_USBRSTEVTEN_SHIFT)) & USB3_CORE_DEVTEN_USBRSTEVTEN_MASK)

#define USB3_CORE_DEVTEN_CONNECTDONEEVTEN_MASK   (0x4U)
#define USB3_CORE_DEVTEN_CONNECTDONEEVTEN_SHIFT  (2U)
#define USB3_CORE_DEVTEN_CONNECTDONEEVTEN(x)     (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEVTEN_CONNECTDONEEVTEN_SHIFT)) & USB3_CORE_DEVTEN_CONNECTDONEEVTEN_MASK)

#define USB3_CORE_DEVTEN_ULSTCNGEN_MASK          (0x8U)
#define USB3_CORE_DEVTEN_ULSTCNGEN_SHIFT         (3U)
#define USB3_CORE_DEVTEN_ULSTCNGEN(x)            (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEVTEN_ULSTCNGEN_SHIFT)) & USB3_CORE_DEVTEN_ULSTCNGEN_MASK)

#define USB3_CORE_DEVTEN_WKUPEVTEN_MASK          (0x10U)
#define USB3_CORE_DEVTEN_WKUPEVTEN_SHIFT         (4U)
/*! WKUPEVTEN - U3/L2 or U3/L2L1 Resume Detected Event Enable */
#define USB3_CORE_DEVTEN_WKUPEVTEN(x)            (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEVTEN_WKUPEVTEN_SHIFT)) & USB3_CORE_DEVTEN_WKUPEVTEN_MASK)

#define USB3_CORE_DEVTEN_HibernationReqEvtEn_MASK (0x20U)
#define USB3_CORE_DEVTEN_HibernationReqEvtEn_SHIFT (5U)
/*! HibernationReqEvtEn - Hibernation Request Event */
#define USB3_CORE_DEVTEN_HibernationReqEvtEn(x)  (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEVTEN_HibernationReqEvtEn_SHIFT)) & USB3_CORE_DEVTEN_HibernationReqEvtEn_MASK)

#define USB3_CORE_DEVTEN_U3L2L1SuspEn_MASK       (0x40U)
#define USB3_CORE_DEVTEN_U3L2L1SuspEn_SHIFT      (6U)
/*! U3L2L1SuspEn - U3/L2 or U3/L2L1 Suspend Event Enable */
#define USB3_CORE_DEVTEN_U3L2L1SuspEn(x)         (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEVTEN_U3L2L1SuspEn_SHIFT)) & USB3_CORE_DEVTEN_U3L2L1SuspEn_MASK)

#define USB3_CORE_DEVTEN_SOFTEVTEN_MASK          (0x80U)
#define USB3_CORE_DEVTEN_SOFTEVTEN_SHIFT         (7U)
#define USB3_CORE_DEVTEN_SOFTEVTEN(x)            (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEVTEN_SOFTEVTEN_SHIFT)) & USB3_CORE_DEVTEN_SOFTEVTEN_MASK)

#define USB3_CORE_DEVTEN_L1SUSPEN_MASK           (0x100U)
#define USB3_CORE_DEVTEN_L1SUSPEN_SHIFT          (8U)
/*! L1SUSPEN - L1 Suspend Event Enable */
#define USB3_CORE_DEVTEN_L1SUSPEN(x)             (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEVTEN_L1SUSPEN_SHIFT)) & USB3_CORE_DEVTEN_L1SUSPEN_MASK)

#define USB3_CORE_DEVTEN_ERRTICERREVTEN_MASK     (0x200U)
#define USB3_CORE_DEVTEN_ERRTICERREVTEN_SHIFT    (9U)
#define USB3_CORE_DEVTEN_ERRTICERREVTEN(x)       (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEVTEN_ERRTICERREVTEN_SHIFT)) & USB3_CORE_DEVTEN_ERRTICERREVTEN_MASK)

#define USB3_CORE_DEVTEN_VENDEVTSTRCVDEN_MASK    (0x1000U)
#define USB3_CORE_DEVTEN_VENDEVTSTRCVDEN_SHIFT   (12U)
#define USB3_CORE_DEVTEN_VENDEVTSTRCVDEN(x)      (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEVTEN_VENDEVTSTRCVDEN_SHIFT)) & USB3_CORE_DEVTEN_VENDEVTSTRCVDEN_MASK)

#define USB3_CORE_DEVTEN_L1WKUPEVTEN_MASK        (0x4000U)
#define USB3_CORE_DEVTEN_L1WKUPEVTEN_SHIFT       (14U)
/*! L1WKUPEVTEN - L1 Resume Detected Event Enable */
#define USB3_CORE_DEVTEN_L1WKUPEVTEN(x)          (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEVTEN_L1WKUPEVTEN_SHIFT)) & USB3_CORE_DEVTEN_L1WKUPEVTEN_MASK)

#define USB3_CORE_DEVTEN_ECCERREN_MASK           (0x10000U)
#define USB3_CORE_DEVTEN_ECCERREN_SHIFT          (16U)
/*! ECCERREN - ECC Error Enable */
#define USB3_CORE_DEVTEN_ECCERREN(x)             (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEVTEN_ECCERREN_SHIFT)) & USB3_CORE_DEVTEN_ECCERREN_MASK)
/*! @} */

/*! @name DSTS - Device Status */
/*! @{ */

#define USB3_CORE_DSTS_CONNECTSPD_MASK           (0x7U)
#define USB3_CORE_DSTS_CONNECTSPD_SHIFT          (0U)
/*! CONNECTSPD - Connected Speed
 *  0b000..High-speed (PHY clock is running at 30 or 60 MHz)
 *  0b001..Full-speed (PHY clock is running at 30 or 60 MHz)
 *  0b100..SuperSpeed (PHY clock is running at 125 or 250 MHz)
 */
#define USB3_CORE_DSTS_CONNECTSPD(x)             (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DSTS_CONNECTSPD_SHIFT)) & USB3_CORE_DSTS_CONNECTSPD_MASK)

#define USB3_CORE_DSTS_SOFFN_MASK                (0x1FFF8U)
#define USB3_CORE_DSTS_SOFFN_SHIFT               (3U)
/*! SOFFN - Frame/Microframe Number of the Received SOF */
#define USB3_CORE_DSTS_SOFFN(x)                  (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DSTS_SOFFN_SHIFT)) & USB3_CORE_DSTS_SOFFN_MASK)

#define USB3_CORE_DSTS_RXFIFOEMPTY_MASK          (0x20000U)
#define USB3_CORE_DSTS_RXFIFOEMPTY_SHIFT         (17U)
/*! RXFIFOEMPTY - RxFIFO Empty */
#define USB3_CORE_DSTS_RXFIFOEMPTY(x)            (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DSTS_RXFIFOEMPTY_SHIFT)) & USB3_CORE_DSTS_RXFIFOEMPTY_MASK)

#define USB3_CORE_DSTS_USBLNKST_MASK             (0x3C0000U)
#define USB3_CORE_DSTS_USBLNKST_SHIFT            (18U)
/*! USBLNKST - USB/Link State
 *  0b0000..LTSSM State U0 (in SS mode), On state (in HS/FS/LS mode)
 *  0b0001..LTSSM State U1 (SS)
 *  0b0010..LTSSM State U2 (SS), Sleep (L1) state (HS/FS/LS)
 *  0b0011..LTSSM State U3 (SS), Suspend (L2) state (HS/FS/LS)
 *  0b0100..LTSSM State SS_DIS (SS), Disconnected state (HS/FS/LS)
 *  0b0101..LTSSM State RX_DET (SS), Early Suspend state (in HS/FS/LS mode, valid only when Hibernation is disabled, GCTL[1].GblHibernationEn = 0)
 *  0b0110..LTSSM State SS_INACT (SS)
 *  0b0111..LTSSM State POLL (SS)
 *  0b1000..LTSSM State RECOV (SS)
 *  0b1001..LTSSM State HRESET (SS)
 *  0b1010..LTSSM State CMPLY (SS)
 *  0b1011..LTSSM State LPBK (SS)
 *  0b1110..Reset (HS/FS/LS, valid only when Hibernation is enabled, GCTL[1].GblHibernationEn = 1)
 *  0b1111..LTSSM State Resume/Reset (SS), Resume (HS/FS/LS, valid only when Hibernation is enabled, GCTL[1].GblHibernationEn = 1)
 */
#define USB3_CORE_DSTS_USBLNKST(x)               (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DSTS_USBLNKST_SHIFT)) & USB3_CORE_DSTS_USBLNKST_MASK)

#define USB3_CORE_DSTS_DEVCTRLHLT_MASK           (0x400000U)
#define USB3_CORE_DSTS_DEVCTRLHLT_SHIFT          (22U)
/*! DEVCTRLHLT - Device Controller Halted */
#define USB3_CORE_DSTS_DEVCTRLHLT(x)             (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DSTS_DEVCTRLHLT_SHIFT)) & USB3_CORE_DSTS_DEVCTRLHLT_MASK)

#define USB3_CORE_DSTS_COREIDLE_MASK             (0x800000U)
#define USB3_CORE_DSTS_COREIDLE_SHIFT            (23U)
/*! COREIDLE - Core Idle */
#define USB3_CORE_DSTS_COREIDLE(x)               (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DSTS_COREIDLE_SHIFT)) & USB3_CORE_DSTS_COREIDLE_MASK)

#define USB3_CORE_DSTS_SSS_MASK                  (0x1000000U)
#define USB3_CORE_DSTS_SSS_SHIFT                 (24U)
/*! SSS - Save State Status */
#define USB3_CORE_DSTS_SSS(x)                    (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DSTS_SSS_SHIFT)) & USB3_CORE_DSTS_SSS_MASK)

#define USB3_CORE_DSTS_RSS_MASK                  (0x2000000U)
#define USB3_CORE_DSTS_RSS_SHIFT                 (25U)
/*! RSS - Restore State Status */
#define USB3_CORE_DSTS_RSS(x)                    (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DSTS_RSS_SHIFT)) & USB3_CORE_DSTS_RSS_MASK)

#define USB3_CORE_DSTS_DCNRD_MASK                (0x20000000U)
#define USB3_CORE_DSTS_DCNRD_SHIFT               (29U)
/*! DCNRD - Device Controller Not Ready */
#define USB3_CORE_DSTS_DCNRD(x)                  (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DSTS_DCNRD_SHIFT)) & USB3_CORE_DSTS_DCNRD_MASK)
/*! @} */

/*! @name DGCMDPAR - Device Generic Command Parameter */
/*! @{ */

#define USB3_CORE_DGCMDPAR_PARAMETER_MASK        (0xFFFFFFFFU)
#define USB3_CORE_DGCMDPAR_PARAMETER_SHIFT       (0U)
#define USB3_CORE_DGCMDPAR_PARAMETER(x)          (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DGCMDPAR_PARAMETER_SHIFT)) & USB3_CORE_DGCMDPAR_PARAMETER_MASK)
/*! @} */

/*! @name DGCMD - Device Generic Command */
/*! @{ */

#define USB3_CORE_DGCMD_CMDTYP_MASK              (0xFFU)
#define USB3_CORE_DGCMD_CMDTYP_SHIFT             (0U)
/*! CMDTYP - Generic Command Type
 *  0b00000010..Set periodic parameters
 *  0b00000100..Set scratchpad buffer array address low
 *  0b00000101..Set Scratchpad buffer array address high
 *  0b00000111..Transmit device notification
 *  0b00001001..Selected FIFO flush
 *  0b00001010..All FIFO flush
 *  0b00001100..Set endpoint NRDY
 *  0b00010000..Run SoC bus loopback test
 *  0b00010001..Restart after disconnect
 */
#define USB3_CORE_DGCMD_CMDTYP(x)                (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DGCMD_CMDTYP_SHIFT)) & USB3_CORE_DGCMD_CMDTYP_MASK)

#define USB3_CORE_DGCMD_CMDIOC_MASK              (0x100U)
#define USB3_CORE_DGCMD_CMDIOC_SHIFT             (8U)
/*! CMDIOC - Command Interrupt on Complete */
#define USB3_CORE_DGCMD_CMDIOC(x)                (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DGCMD_CMDIOC_SHIFT)) & USB3_CORE_DGCMD_CMDIOC_MASK)

#define USB3_CORE_DGCMD_CMDACT_MASK              (0x400U)
#define USB3_CORE_DGCMD_CMDACT_SHIFT             (10U)
/*! CMDACT - Command Active */
#define USB3_CORE_DGCMD_CMDACT(x)                (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DGCMD_CMDACT_SHIFT)) & USB3_CORE_DGCMD_CMDACT_MASK)

#define USB3_CORE_DGCMD_CMDSTATUS_MASK           (0xF000U)
#define USB3_CORE_DGCMD_CMDSTATUS_SHIFT          (12U)
/*! CMDSTATUS - Command Status
 *  0b0000..Indicates command success
 *  0b0001..CmdErr: Indicates that the device controller encountered an error while processing the command
 */
#define USB3_CORE_DGCMD_CMDSTATUS(x)             (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DGCMD_CMDSTATUS_SHIFT)) & USB3_CORE_DGCMD_CMDSTATUS_MASK)
/*! @} */

/*! @name DALEPENA - Device Active USB Endpoint Enable */
/*! @{ */

#define USB3_CORE_DALEPENA_USBACTEP_MASK         (0xFFFFFFFFU)
#define USB3_CORE_DALEPENA_USBACTEP_SHIFT        (0U)
/*! USBACTEP - USB Active Endpoints */
#define USB3_CORE_DALEPENA_USBACTEP(x)           (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DALEPENA_USBACTEP_SHIFT)) & USB3_CORE_DALEPENA_USBACTEP_MASK)
/*! @} */

/*! @name DEPCMDPAR20 - Device Physical Endpoint-0 Command Parameter 2 */
/*! @{ */

#define USB3_CORE_DEPCMDPAR20_PARAMETER_MASK     (0xFFFFFFFFU)
#define USB3_CORE_DEPCMDPAR20_PARAMETER_SHIFT    (0U)
#define USB3_CORE_DEPCMDPAR20_PARAMETER(x)       (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMDPAR20_PARAMETER_SHIFT)) & USB3_CORE_DEPCMDPAR20_PARAMETER_MASK)
/*! @} */

/*! @name DEPCMDPAR10 - Device Physical Endpoint-0 Command Parameter 1 */
/*! @{ */

#define USB3_CORE_DEPCMDPAR10_PARAMETER_MASK     (0xFFFFFFFFU)
#define USB3_CORE_DEPCMDPAR10_PARAMETER_SHIFT    (0U)
#define USB3_CORE_DEPCMDPAR10_PARAMETER(x)       (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMDPAR10_PARAMETER_SHIFT)) & USB3_CORE_DEPCMDPAR10_PARAMETER_MASK)
/*! @} */

/*! @name DEPCMDPAR00 - Device Physical Endpoint-0 Command Parameter 0 */
/*! @{ */

#define USB3_CORE_DEPCMDPAR00_PARAMETER_MASK     (0xFFFFFFFFU)
#define USB3_CORE_DEPCMDPAR00_PARAMETER_SHIFT    (0U)
#define USB3_CORE_DEPCMDPAR00_PARAMETER(x)       (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMDPAR00_PARAMETER_SHIFT)) & USB3_CORE_DEPCMDPAR00_PARAMETER_MASK)
/*! @} */

/*! @name DEPCMD0 - Device Physical Endpoint-0 Command */
/*! @{ */

#define USB3_CORE_DEPCMD0_CMDTYP_MASK            (0xFU)
#define USB3_CORE_DEPCMD0_CMDTYP_SHIFT           (0U)
/*! CMDTYP - Command Type
 *  0b0001..Set endpoint configuration 64 or 96-bit parameter
 */
#define USB3_CORE_DEPCMD0_CMDTYP(x)              (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD0_CMDTYP_SHIFT)) & USB3_CORE_DEPCMD0_CMDTYP_MASK)

#define USB3_CORE_DEPCMD0_CMDIOC_MASK            (0x100U)
#define USB3_CORE_DEPCMD0_CMDIOC_SHIFT           (8U)
/*! CMDIOC - CMDIOC Command Interrupt on Complete */
#define USB3_CORE_DEPCMD0_CMDIOC(x)              (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD0_CMDIOC_SHIFT)) & USB3_CORE_DEPCMD0_CMDIOC_MASK)

#define USB3_CORE_DEPCMD0_CMDACT_MASK            (0x400U)
#define USB3_CORE_DEPCMD0_CMDACT_SHIFT           (10U)
/*! CMDACT - Command Active */
#define USB3_CORE_DEPCMD0_CMDACT(x)              (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD0_CMDACT_SHIFT)) & USB3_CORE_DEPCMD0_CMDACT_MASK)

#define USB3_CORE_DEPCMD0_HIPRI_FORCERM_MASK     (0x800U)
#define USB3_CORE_DEPCMD0_HIPRI_FORCERM_SHIFT    (11U)
/*! HIPRI_FORCERM - High Priority/Force RM */
#define USB3_CORE_DEPCMD0_HIPRI_FORCERM(x)       (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD0_HIPRI_FORCERM_SHIFT)) & USB3_CORE_DEPCMD0_HIPRI_FORCERM_MASK)

#define USB3_CORE_DEPCMD0_CMDSTATUS_MASK         (0xF000U)
#define USB3_CORE_DEPCMD0_CMDSTATUS_SHIFT        (12U)
/*! CMDSTATUS - Command Completion Status */
#define USB3_CORE_DEPCMD0_CMDSTATUS(x)           (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD0_CMDSTATUS_SHIFT)) & USB3_CORE_DEPCMD0_CMDSTATUS_MASK)

#define USB3_CORE_DEPCMD0_COMMANDPARAM_MASK      (0xFFFF0000U)
#define USB3_CORE_DEPCMD0_COMMANDPARAM_SHIFT     (16U)
/*! COMMANDPARAM - Command Parameters or Event Parameters Command Parameters */
#define USB3_CORE_DEPCMD0_COMMANDPARAM(x)        (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD0_COMMANDPARAM_SHIFT)) & USB3_CORE_DEPCMD0_COMMANDPARAM_MASK)
/*! @} */

/*! @name DEPCMDPAR21 - Device Physical Endpoint-1 Command Parameter 2 */
/*! @{ */

#define USB3_CORE_DEPCMDPAR21_PARAMETER_MASK     (0xFFFFFFFFU)
#define USB3_CORE_DEPCMDPAR21_PARAMETER_SHIFT    (0U)
#define USB3_CORE_DEPCMDPAR21_PARAMETER(x)       (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMDPAR21_PARAMETER_SHIFT)) & USB3_CORE_DEPCMDPAR21_PARAMETER_MASK)
/*! @} */

/*! @name DEPCMDPAR11 - Device Physical Endpoint-1 Command Parameter 1 */
/*! @{ */

#define USB3_CORE_DEPCMDPAR11_PARAMETER_MASK     (0xFFFFFFFFU)
#define USB3_CORE_DEPCMDPAR11_PARAMETER_SHIFT    (0U)
#define USB3_CORE_DEPCMDPAR11_PARAMETER(x)       (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMDPAR11_PARAMETER_SHIFT)) & USB3_CORE_DEPCMDPAR11_PARAMETER_MASK)
/*! @} */

/*! @name DEPCMDPAR01 - Device Physical Endpoint-1 Command Parameter 0 */
/*! @{ */

#define USB3_CORE_DEPCMDPAR01_PARAMETER_MASK     (0xFFFFFFFFU)
#define USB3_CORE_DEPCMDPAR01_PARAMETER_SHIFT    (0U)
#define USB3_CORE_DEPCMDPAR01_PARAMETER(x)       (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMDPAR01_PARAMETER_SHIFT)) & USB3_CORE_DEPCMDPAR01_PARAMETER_MASK)
/*! @} */

/*! @name DEPCMD1 - Device Physical Endpoint-1 Command */
/*! @{ */

#define USB3_CORE_DEPCMD1_CMDTYP_MASK            (0xFU)
#define USB3_CORE_DEPCMD1_CMDTYP_SHIFT           (0U)
/*! CMDTYP - Command Type
 *  0b0001..Set endpoint configuration 64 or 96-bit parameter
 */
#define USB3_CORE_DEPCMD1_CMDTYP(x)              (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD1_CMDTYP_SHIFT)) & USB3_CORE_DEPCMD1_CMDTYP_MASK)

#define USB3_CORE_DEPCMD1_CMDIOC_MASK            (0x100U)
#define USB3_CORE_DEPCMD1_CMDIOC_SHIFT           (8U)
/*! CMDIOC - CMDIOC Command Interrupt on Complete */
#define USB3_CORE_DEPCMD1_CMDIOC(x)              (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD1_CMDIOC_SHIFT)) & USB3_CORE_DEPCMD1_CMDIOC_MASK)

#define USB3_CORE_DEPCMD1_CMDACT_MASK            (0x400U)
#define USB3_CORE_DEPCMD1_CMDACT_SHIFT           (10U)
/*! CMDACT - Command Active */
#define USB3_CORE_DEPCMD1_CMDACT(x)              (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD1_CMDACT_SHIFT)) & USB3_CORE_DEPCMD1_CMDACT_MASK)

#define USB3_CORE_DEPCMD1_HIPRI_FORCERM_MASK     (0x800U)
#define USB3_CORE_DEPCMD1_HIPRI_FORCERM_SHIFT    (11U)
/*! HIPRI_FORCERM - High Priority/Force RM */
#define USB3_CORE_DEPCMD1_HIPRI_FORCERM(x)       (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD1_HIPRI_FORCERM_SHIFT)) & USB3_CORE_DEPCMD1_HIPRI_FORCERM_MASK)

#define USB3_CORE_DEPCMD1_CMDSTATUS_MASK         (0xF000U)
#define USB3_CORE_DEPCMD1_CMDSTATUS_SHIFT        (12U)
/*! CMDSTATUS - Command Completion Status */
#define USB3_CORE_DEPCMD1_CMDSTATUS(x)           (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD1_CMDSTATUS_SHIFT)) & USB3_CORE_DEPCMD1_CMDSTATUS_MASK)

#define USB3_CORE_DEPCMD1_COMMANDPARAM_MASK      (0xFFFF0000U)
#define USB3_CORE_DEPCMD1_COMMANDPARAM_SHIFT     (16U)
/*! COMMANDPARAM - Command Parameters or Event Parameters Command Parameters */
#define USB3_CORE_DEPCMD1_COMMANDPARAM(x)        (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD1_COMMANDPARAM_SHIFT)) & USB3_CORE_DEPCMD1_COMMANDPARAM_MASK)
/*! @} */

/*! @name DEPCMDPAR22 - Device Physical Endpoint-2 Command Parameter 2 */
/*! @{ */

#define USB3_CORE_DEPCMDPAR22_PARAMETER_MASK     (0xFFFFFFFFU)
#define USB3_CORE_DEPCMDPAR22_PARAMETER_SHIFT    (0U)
#define USB3_CORE_DEPCMDPAR22_PARAMETER(x)       (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMDPAR22_PARAMETER_SHIFT)) & USB3_CORE_DEPCMDPAR22_PARAMETER_MASK)
/*! @} */

/*! @name DEPCMDPAR12 - Device Physical Endpoint-2 Command Parameter 1 */
/*! @{ */

#define USB3_CORE_DEPCMDPAR12_PARAMETER_MASK     (0xFFFFFFFFU)
#define USB3_CORE_DEPCMDPAR12_PARAMETER_SHIFT    (0U)
#define USB3_CORE_DEPCMDPAR12_PARAMETER(x)       (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMDPAR12_PARAMETER_SHIFT)) & USB3_CORE_DEPCMDPAR12_PARAMETER_MASK)
/*! @} */

/*! @name DEPCMDPAR02 - Device Physical Endpoint-2 Command Parameter 0 */
/*! @{ */

#define USB3_CORE_DEPCMDPAR02_PARAMETER_MASK     (0xFFFFFFFFU)
#define USB3_CORE_DEPCMDPAR02_PARAMETER_SHIFT    (0U)
#define USB3_CORE_DEPCMDPAR02_PARAMETER(x)       (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMDPAR02_PARAMETER_SHIFT)) & USB3_CORE_DEPCMDPAR02_PARAMETER_MASK)
/*! @} */

/*! @name DEPCMD2 - Device Physical Endpoint-2 Command */
/*! @{ */

#define USB3_CORE_DEPCMD2_CMDTYP_MASK            (0xFU)
#define USB3_CORE_DEPCMD2_CMDTYP_SHIFT           (0U)
/*! CMDTYP - Command Type
 *  0b0001..Set endpoint configuration 64 or 96-bit parameter
 */
#define USB3_CORE_DEPCMD2_CMDTYP(x)              (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD2_CMDTYP_SHIFT)) & USB3_CORE_DEPCMD2_CMDTYP_MASK)

#define USB3_CORE_DEPCMD2_CMDIOC_MASK            (0x100U)
#define USB3_CORE_DEPCMD2_CMDIOC_SHIFT           (8U)
/*! CMDIOC - CMDIOC Command Interrupt on Complete */
#define USB3_CORE_DEPCMD2_CMDIOC(x)              (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD2_CMDIOC_SHIFT)) & USB3_CORE_DEPCMD2_CMDIOC_MASK)

#define USB3_CORE_DEPCMD2_CMDACT_MASK            (0x400U)
#define USB3_CORE_DEPCMD2_CMDACT_SHIFT           (10U)
/*! CMDACT - Command Active */
#define USB3_CORE_DEPCMD2_CMDACT(x)              (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD2_CMDACT_SHIFT)) & USB3_CORE_DEPCMD2_CMDACT_MASK)

#define USB3_CORE_DEPCMD2_HIPRI_FORCERM_MASK     (0x800U)
#define USB3_CORE_DEPCMD2_HIPRI_FORCERM_SHIFT    (11U)
/*! HIPRI_FORCERM - High Priority/Force RM */
#define USB3_CORE_DEPCMD2_HIPRI_FORCERM(x)       (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD2_HIPRI_FORCERM_SHIFT)) & USB3_CORE_DEPCMD2_HIPRI_FORCERM_MASK)

#define USB3_CORE_DEPCMD2_CMDSTATUS_MASK         (0xF000U)
#define USB3_CORE_DEPCMD2_CMDSTATUS_SHIFT        (12U)
/*! CMDSTATUS - Command Completion Status */
#define USB3_CORE_DEPCMD2_CMDSTATUS(x)           (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD2_CMDSTATUS_SHIFT)) & USB3_CORE_DEPCMD2_CMDSTATUS_MASK)

#define USB3_CORE_DEPCMD2_COMMANDPARAM_MASK      (0xFFFF0000U)
#define USB3_CORE_DEPCMD2_COMMANDPARAM_SHIFT     (16U)
/*! COMMANDPARAM - Command Parameters or Event Parameters Command Parameters */
#define USB3_CORE_DEPCMD2_COMMANDPARAM(x)        (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD2_COMMANDPARAM_SHIFT)) & USB3_CORE_DEPCMD2_COMMANDPARAM_MASK)
/*! @} */

/*! @name DEPCMDPAR23 - Device Physical Endpoint-3 Command Parameter 2 */
/*! @{ */

#define USB3_CORE_DEPCMDPAR23_PARAMETER_MASK     (0xFFFFFFFFU)
#define USB3_CORE_DEPCMDPAR23_PARAMETER_SHIFT    (0U)
#define USB3_CORE_DEPCMDPAR23_PARAMETER(x)       (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMDPAR23_PARAMETER_SHIFT)) & USB3_CORE_DEPCMDPAR23_PARAMETER_MASK)
/*! @} */

/*! @name DEPCMDPAR13 - Device Physical Endpoint-3 Command Parameter 1 */
/*! @{ */

#define USB3_CORE_DEPCMDPAR13_PARAMETER_MASK     (0xFFFFFFFFU)
#define USB3_CORE_DEPCMDPAR13_PARAMETER_SHIFT    (0U)
#define USB3_CORE_DEPCMDPAR13_PARAMETER(x)       (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMDPAR13_PARAMETER_SHIFT)) & USB3_CORE_DEPCMDPAR13_PARAMETER_MASK)
/*! @} */

/*! @name DEPCMDPAR03 - Device Physical Endpoint-3 Command Parameter 0 */
/*! @{ */

#define USB3_CORE_DEPCMDPAR03_PARAMETER_MASK     (0xFFFFFFFFU)
#define USB3_CORE_DEPCMDPAR03_PARAMETER_SHIFT    (0U)
#define USB3_CORE_DEPCMDPAR03_PARAMETER(x)       (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMDPAR03_PARAMETER_SHIFT)) & USB3_CORE_DEPCMDPAR03_PARAMETER_MASK)
/*! @} */

/*! @name DEPCMD3 - Device Physical Endpoint-3 Command */
/*! @{ */

#define USB3_CORE_DEPCMD3_CMDTYP_MASK            (0xFU)
#define USB3_CORE_DEPCMD3_CMDTYP_SHIFT           (0U)
/*! CMDTYP - Command Type
 *  0b0001..Set endpoint configuration 64 or 96-bit parameter
 */
#define USB3_CORE_DEPCMD3_CMDTYP(x)              (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD3_CMDTYP_SHIFT)) & USB3_CORE_DEPCMD3_CMDTYP_MASK)

#define USB3_CORE_DEPCMD3_CMDIOC_MASK            (0x100U)
#define USB3_CORE_DEPCMD3_CMDIOC_SHIFT           (8U)
/*! CMDIOC - CMDIOC Command Interrupt on Complete */
#define USB3_CORE_DEPCMD3_CMDIOC(x)              (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD3_CMDIOC_SHIFT)) & USB3_CORE_DEPCMD3_CMDIOC_MASK)

#define USB3_CORE_DEPCMD3_CMDACT_MASK            (0x400U)
#define USB3_CORE_DEPCMD3_CMDACT_SHIFT           (10U)
/*! CMDACT - Command Active */
#define USB3_CORE_DEPCMD3_CMDACT(x)              (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD3_CMDACT_SHIFT)) & USB3_CORE_DEPCMD3_CMDACT_MASK)

#define USB3_CORE_DEPCMD3_HIPRI_FORCERM_MASK     (0x800U)
#define USB3_CORE_DEPCMD3_HIPRI_FORCERM_SHIFT    (11U)
/*! HIPRI_FORCERM - High Priority/Force RM */
#define USB3_CORE_DEPCMD3_HIPRI_FORCERM(x)       (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD3_HIPRI_FORCERM_SHIFT)) & USB3_CORE_DEPCMD3_HIPRI_FORCERM_MASK)

#define USB3_CORE_DEPCMD3_CMDSTATUS_MASK         (0xF000U)
#define USB3_CORE_DEPCMD3_CMDSTATUS_SHIFT        (12U)
/*! CMDSTATUS - Command Completion Status */
#define USB3_CORE_DEPCMD3_CMDSTATUS(x)           (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD3_CMDSTATUS_SHIFT)) & USB3_CORE_DEPCMD3_CMDSTATUS_MASK)

#define USB3_CORE_DEPCMD3_COMMANDPARAM_MASK      (0xFFFF0000U)
#define USB3_CORE_DEPCMD3_COMMANDPARAM_SHIFT     (16U)
/*! COMMANDPARAM - Command Parameters or Event Parameters Command Parameters */
#define USB3_CORE_DEPCMD3_COMMANDPARAM(x)        (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD3_COMMANDPARAM_SHIFT)) & USB3_CORE_DEPCMD3_COMMANDPARAM_MASK)
/*! @} */

/*! @name DEPCMDPAR24 - Device Physical Endpoint-4 Command Parameter 2 */
/*! @{ */

#define USB3_CORE_DEPCMDPAR24_PARAMETER_MASK     (0xFFFFFFFFU)
#define USB3_CORE_DEPCMDPAR24_PARAMETER_SHIFT    (0U)
#define USB3_CORE_DEPCMDPAR24_PARAMETER(x)       (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMDPAR24_PARAMETER_SHIFT)) & USB3_CORE_DEPCMDPAR24_PARAMETER_MASK)
/*! @} */

/*! @name DEPCMDPAR14 - Device Physical Endpoint-4 Command Parameter 1 */
/*! @{ */

#define USB3_CORE_DEPCMDPAR14_PARAMETER_MASK     (0xFFFFFFFFU)
#define USB3_CORE_DEPCMDPAR14_PARAMETER_SHIFT    (0U)
#define USB3_CORE_DEPCMDPAR14_PARAMETER(x)       (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMDPAR14_PARAMETER_SHIFT)) & USB3_CORE_DEPCMDPAR14_PARAMETER_MASK)
/*! @} */

/*! @name DEPCMDPAR04 - Device Physical Endpoint-4 Command Parameter 0 */
/*! @{ */

#define USB3_CORE_DEPCMDPAR04_PARAMETER_MASK     (0xFFFFFFFFU)
#define USB3_CORE_DEPCMDPAR04_PARAMETER_SHIFT    (0U)
#define USB3_CORE_DEPCMDPAR04_PARAMETER(x)       (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMDPAR04_PARAMETER_SHIFT)) & USB3_CORE_DEPCMDPAR04_PARAMETER_MASK)
/*! @} */

/*! @name DEPCMD4 - Device Physical Endpoint-4 Command */
/*! @{ */

#define USB3_CORE_DEPCMD4_CMDTYP_MASK            (0xFU)
#define USB3_CORE_DEPCMD4_CMDTYP_SHIFT           (0U)
/*! CMDTYP - Command Type
 *  0b0001..Set endpoint configuration 64 or 96-bit parameter
 */
#define USB3_CORE_DEPCMD4_CMDTYP(x)              (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD4_CMDTYP_SHIFT)) & USB3_CORE_DEPCMD4_CMDTYP_MASK)

#define USB3_CORE_DEPCMD4_CMDIOC_MASK            (0x100U)
#define USB3_CORE_DEPCMD4_CMDIOC_SHIFT           (8U)
/*! CMDIOC - CMDIOC Command Interrupt on Complete */
#define USB3_CORE_DEPCMD4_CMDIOC(x)              (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD4_CMDIOC_SHIFT)) & USB3_CORE_DEPCMD4_CMDIOC_MASK)

#define USB3_CORE_DEPCMD4_CMDACT_MASK            (0x400U)
#define USB3_CORE_DEPCMD4_CMDACT_SHIFT           (10U)
/*! CMDACT - Command Active */
#define USB3_CORE_DEPCMD4_CMDACT(x)              (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD4_CMDACT_SHIFT)) & USB3_CORE_DEPCMD4_CMDACT_MASK)

#define USB3_CORE_DEPCMD4_HIPRI_FORCERM_MASK     (0x800U)
#define USB3_CORE_DEPCMD4_HIPRI_FORCERM_SHIFT    (11U)
/*! HIPRI_FORCERM - High Priority/Force RM */
#define USB3_CORE_DEPCMD4_HIPRI_FORCERM(x)       (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD4_HIPRI_FORCERM_SHIFT)) & USB3_CORE_DEPCMD4_HIPRI_FORCERM_MASK)

#define USB3_CORE_DEPCMD4_CMDSTATUS_MASK         (0xF000U)
#define USB3_CORE_DEPCMD4_CMDSTATUS_SHIFT        (12U)
/*! CMDSTATUS - Command Completion Status */
#define USB3_CORE_DEPCMD4_CMDSTATUS(x)           (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD4_CMDSTATUS_SHIFT)) & USB3_CORE_DEPCMD4_CMDSTATUS_MASK)

#define USB3_CORE_DEPCMD4_COMMANDPARAM_MASK      (0xFFFF0000U)
#define USB3_CORE_DEPCMD4_COMMANDPARAM_SHIFT     (16U)
/*! COMMANDPARAM - Command Parameters or Event Parameters Command Parameters */
#define USB3_CORE_DEPCMD4_COMMANDPARAM(x)        (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD4_COMMANDPARAM_SHIFT)) & USB3_CORE_DEPCMD4_COMMANDPARAM_MASK)
/*! @} */

/*! @name DEPCMDPAR25 - Device Physical Endpoint-5 Command Parameter 2 */
/*! @{ */

#define USB3_CORE_DEPCMDPAR25_PARAMETER_MASK     (0xFFFFFFFFU)
#define USB3_CORE_DEPCMDPAR25_PARAMETER_SHIFT    (0U)
#define USB3_CORE_DEPCMDPAR25_PARAMETER(x)       (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMDPAR25_PARAMETER_SHIFT)) & USB3_CORE_DEPCMDPAR25_PARAMETER_MASK)
/*! @} */

/*! @name DEPCMDPAR15 - Device Physical Endpoint-5 Command Parameter 1 */
/*! @{ */

#define USB3_CORE_DEPCMDPAR15_PARAMETER_MASK     (0xFFFFFFFFU)
#define USB3_CORE_DEPCMDPAR15_PARAMETER_SHIFT    (0U)
#define USB3_CORE_DEPCMDPAR15_PARAMETER(x)       (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMDPAR15_PARAMETER_SHIFT)) & USB3_CORE_DEPCMDPAR15_PARAMETER_MASK)
/*! @} */

/*! @name DEPCMDPAR05 - Device Physical Endpoint-5 Command Parameter 0 */
/*! @{ */

#define USB3_CORE_DEPCMDPAR05_PARAMETER_MASK     (0xFFFFFFFFU)
#define USB3_CORE_DEPCMDPAR05_PARAMETER_SHIFT    (0U)
#define USB3_CORE_DEPCMDPAR05_PARAMETER(x)       (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMDPAR05_PARAMETER_SHIFT)) & USB3_CORE_DEPCMDPAR05_PARAMETER_MASK)
/*! @} */

/*! @name DEPCMD5 - Device Physical Endpoint-5 Command */
/*! @{ */

#define USB3_CORE_DEPCMD5_CMDTYP_MASK            (0xFU)
#define USB3_CORE_DEPCMD5_CMDTYP_SHIFT           (0U)
/*! CMDTYP - Command Type
 *  0b0001..Set endpoint configuration 64 or 96-bit parameter
 */
#define USB3_CORE_DEPCMD5_CMDTYP(x)              (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD5_CMDTYP_SHIFT)) & USB3_CORE_DEPCMD5_CMDTYP_MASK)

#define USB3_CORE_DEPCMD5_CMDIOC_MASK            (0x100U)
#define USB3_CORE_DEPCMD5_CMDIOC_SHIFT           (8U)
/*! CMDIOC - CMDIOC Command Interrupt on Complete */
#define USB3_CORE_DEPCMD5_CMDIOC(x)              (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD5_CMDIOC_SHIFT)) & USB3_CORE_DEPCMD5_CMDIOC_MASK)

#define USB3_CORE_DEPCMD5_CMDACT_MASK            (0x400U)
#define USB3_CORE_DEPCMD5_CMDACT_SHIFT           (10U)
/*! CMDACT - Command Active */
#define USB3_CORE_DEPCMD5_CMDACT(x)              (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD5_CMDACT_SHIFT)) & USB3_CORE_DEPCMD5_CMDACT_MASK)

#define USB3_CORE_DEPCMD5_HIPRI_FORCERM_MASK     (0x800U)
#define USB3_CORE_DEPCMD5_HIPRI_FORCERM_SHIFT    (11U)
/*! HIPRI_FORCERM - High Priority/Force RM */
#define USB3_CORE_DEPCMD5_HIPRI_FORCERM(x)       (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD5_HIPRI_FORCERM_SHIFT)) & USB3_CORE_DEPCMD5_HIPRI_FORCERM_MASK)

#define USB3_CORE_DEPCMD5_CMDSTATUS_MASK         (0xF000U)
#define USB3_CORE_DEPCMD5_CMDSTATUS_SHIFT        (12U)
/*! CMDSTATUS - Command Completion Status */
#define USB3_CORE_DEPCMD5_CMDSTATUS(x)           (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD5_CMDSTATUS_SHIFT)) & USB3_CORE_DEPCMD5_CMDSTATUS_MASK)

#define USB3_CORE_DEPCMD5_COMMANDPARAM_MASK      (0xFFFF0000U)
#define USB3_CORE_DEPCMD5_COMMANDPARAM_SHIFT     (16U)
/*! COMMANDPARAM - Command Parameters or Event Parameters Command Parameters */
#define USB3_CORE_DEPCMD5_COMMANDPARAM(x)        (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD5_COMMANDPARAM_SHIFT)) & USB3_CORE_DEPCMD5_COMMANDPARAM_MASK)
/*! @} */

/*! @name DEPCMDPAR26 - Device Physical Endpoint-6 Command Parameter 2 */
/*! @{ */

#define USB3_CORE_DEPCMDPAR26_PARAMETER_MASK     (0xFFFFFFFFU)
#define USB3_CORE_DEPCMDPAR26_PARAMETER_SHIFT    (0U)
#define USB3_CORE_DEPCMDPAR26_PARAMETER(x)       (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMDPAR26_PARAMETER_SHIFT)) & USB3_CORE_DEPCMDPAR26_PARAMETER_MASK)
/*! @} */

/*! @name DEPCMDPAR16 - Device Physical Endpoint-6 Command Parameter 1 */
/*! @{ */

#define USB3_CORE_DEPCMDPAR16_PARAMETER_MASK     (0xFFFFFFFFU)
#define USB3_CORE_DEPCMDPAR16_PARAMETER_SHIFT    (0U)
#define USB3_CORE_DEPCMDPAR16_PARAMETER(x)       (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMDPAR16_PARAMETER_SHIFT)) & USB3_CORE_DEPCMDPAR16_PARAMETER_MASK)
/*! @} */

/*! @name DEPCMDPAR06 - Device Physical Endpoint-6 Command Parameter 0 */
/*! @{ */

#define USB3_CORE_DEPCMDPAR06_PARAMETER_MASK     (0xFFFFFFFFU)
#define USB3_CORE_DEPCMDPAR06_PARAMETER_SHIFT    (0U)
#define USB3_CORE_DEPCMDPAR06_PARAMETER(x)       (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMDPAR06_PARAMETER_SHIFT)) & USB3_CORE_DEPCMDPAR06_PARAMETER_MASK)
/*! @} */

/*! @name DEPCMD6 - Device Physical Endpoint-6 Command */
/*! @{ */

#define USB3_CORE_DEPCMD6_CMDTYP_MASK            (0xFU)
#define USB3_CORE_DEPCMD6_CMDTYP_SHIFT           (0U)
/*! CMDTYP - Command Type
 *  0b0001..Set endpoint configuration 64 or 96-bit parameter
 */
#define USB3_CORE_DEPCMD6_CMDTYP(x)              (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD6_CMDTYP_SHIFT)) & USB3_CORE_DEPCMD6_CMDTYP_MASK)

#define USB3_CORE_DEPCMD6_CMDIOC_MASK            (0x100U)
#define USB3_CORE_DEPCMD6_CMDIOC_SHIFT           (8U)
/*! CMDIOC - CMDIOC Command Interrupt on Complete */
#define USB3_CORE_DEPCMD6_CMDIOC(x)              (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD6_CMDIOC_SHIFT)) & USB3_CORE_DEPCMD6_CMDIOC_MASK)

#define USB3_CORE_DEPCMD6_CMDACT_MASK            (0x400U)
#define USB3_CORE_DEPCMD6_CMDACT_SHIFT           (10U)
/*! CMDACT - Command Active */
#define USB3_CORE_DEPCMD6_CMDACT(x)              (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD6_CMDACT_SHIFT)) & USB3_CORE_DEPCMD6_CMDACT_MASK)

#define USB3_CORE_DEPCMD6_HIPRI_FORCERM_MASK     (0x800U)
#define USB3_CORE_DEPCMD6_HIPRI_FORCERM_SHIFT    (11U)
/*! HIPRI_FORCERM - High Priority/Force RM */
#define USB3_CORE_DEPCMD6_HIPRI_FORCERM(x)       (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD6_HIPRI_FORCERM_SHIFT)) & USB3_CORE_DEPCMD6_HIPRI_FORCERM_MASK)

#define USB3_CORE_DEPCMD6_CMDSTATUS_MASK         (0xF000U)
#define USB3_CORE_DEPCMD6_CMDSTATUS_SHIFT        (12U)
/*! CMDSTATUS - Command Completion Status */
#define USB3_CORE_DEPCMD6_CMDSTATUS(x)           (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD6_CMDSTATUS_SHIFT)) & USB3_CORE_DEPCMD6_CMDSTATUS_MASK)

#define USB3_CORE_DEPCMD6_COMMANDPARAM_MASK      (0xFFFF0000U)
#define USB3_CORE_DEPCMD6_COMMANDPARAM_SHIFT     (16U)
/*! COMMANDPARAM - Command Parameters or Event Parameters Command Parameters */
#define USB3_CORE_DEPCMD6_COMMANDPARAM(x)        (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD6_COMMANDPARAM_SHIFT)) & USB3_CORE_DEPCMD6_COMMANDPARAM_MASK)
/*! @} */

/*! @name DEPCMDPAR27 - Device Physical Endpoint-7 Command Parameter 2 */
/*! @{ */

#define USB3_CORE_DEPCMDPAR27_PARAMETER_MASK     (0xFFFFFFFFU)
#define USB3_CORE_DEPCMDPAR27_PARAMETER_SHIFT    (0U)
#define USB3_CORE_DEPCMDPAR27_PARAMETER(x)       (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMDPAR27_PARAMETER_SHIFT)) & USB3_CORE_DEPCMDPAR27_PARAMETER_MASK)
/*! @} */

/*! @name DEPCMDPAR17 - Device Physical Endpoint-7 Command Parameter 1 */
/*! @{ */

#define USB3_CORE_DEPCMDPAR17_PARAMETER_MASK     (0xFFFFFFFFU)
#define USB3_CORE_DEPCMDPAR17_PARAMETER_SHIFT    (0U)
#define USB3_CORE_DEPCMDPAR17_PARAMETER(x)       (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMDPAR17_PARAMETER_SHIFT)) & USB3_CORE_DEPCMDPAR17_PARAMETER_MASK)
/*! @} */

/*! @name DEPCMDPAR07 - Device Physical Endpoint-7 Command Parameter 0 */
/*! @{ */

#define USB3_CORE_DEPCMDPAR07_PARAMETER_MASK     (0xFFFFFFFFU)
#define USB3_CORE_DEPCMDPAR07_PARAMETER_SHIFT    (0U)
#define USB3_CORE_DEPCMDPAR07_PARAMETER(x)       (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMDPAR07_PARAMETER_SHIFT)) & USB3_CORE_DEPCMDPAR07_PARAMETER_MASK)
/*! @} */

/*! @name DEPCMD7 - Device Physical Endpoint-7 Command */
/*! @{ */

#define USB3_CORE_DEPCMD7_CMDTYP_MASK            (0xFU)
#define USB3_CORE_DEPCMD7_CMDTYP_SHIFT           (0U)
/*! CMDTYP - Command Type
 *  0b0001..Set endpoint configuration 64 or 96-bit parameter
 */
#define USB3_CORE_DEPCMD7_CMDTYP(x)              (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD7_CMDTYP_SHIFT)) & USB3_CORE_DEPCMD7_CMDTYP_MASK)

#define USB3_CORE_DEPCMD7_CMDIOC_MASK            (0x100U)
#define USB3_CORE_DEPCMD7_CMDIOC_SHIFT           (8U)
/*! CMDIOC - CMDIOC Command Interrupt on Complete */
#define USB3_CORE_DEPCMD7_CMDIOC(x)              (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD7_CMDIOC_SHIFT)) & USB3_CORE_DEPCMD7_CMDIOC_MASK)

#define USB3_CORE_DEPCMD7_CMDACT_MASK            (0x400U)
#define USB3_CORE_DEPCMD7_CMDACT_SHIFT           (10U)
/*! CMDACT - Command Active */
#define USB3_CORE_DEPCMD7_CMDACT(x)              (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD7_CMDACT_SHIFT)) & USB3_CORE_DEPCMD7_CMDACT_MASK)

#define USB3_CORE_DEPCMD7_HIPRI_FORCERM_MASK     (0x800U)
#define USB3_CORE_DEPCMD7_HIPRI_FORCERM_SHIFT    (11U)
/*! HIPRI_FORCERM - High Priority/Force RM */
#define USB3_CORE_DEPCMD7_HIPRI_FORCERM(x)       (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD7_HIPRI_FORCERM_SHIFT)) & USB3_CORE_DEPCMD7_HIPRI_FORCERM_MASK)

#define USB3_CORE_DEPCMD7_CMDSTATUS_MASK         (0xF000U)
#define USB3_CORE_DEPCMD7_CMDSTATUS_SHIFT        (12U)
/*! CMDSTATUS - Command Completion Status */
#define USB3_CORE_DEPCMD7_CMDSTATUS(x)           (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD7_CMDSTATUS_SHIFT)) & USB3_CORE_DEPCMD7_CMDSTATUS_MASK)

#define USB3_CORE_DEPCMD7_COMMANDPARAM_MASK      (0xFFFF0000U)
#define USB3_CORE_DEPCMD7_COMMANDPARAM_SHIFT     (16U)
/*! COMMANDPARAM - Command Parameters or Event Parameters Command Parameters */
#define USB3_CORE_DEPCMD7_COMMANDPARAM(x)        (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD7_COMMANDPARAM_SHIFT)) & USB3_CORE_DEPCMD7_COMMANDPARAM_MASK)
/*! @} */

/*! @name DEPCMDPAR28 - Device Physical Endpoint-8 Command Parameter 2 */
/*! @{ */

#define USB3_CORE_DEPCMDPAR28_PARAMETER_MASK     (0xFFFFFFFFU)
#define USB3_CORE_DEPCMDPAR28_PARAMETER_SHIFT    (0U)
#define USB3_CORE_DEPCMDPAR28_PARAMETER(x)       (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMDPAR28_PARAMETER_SHIFT)) & USB3_CORE_DEPCMDPAR28_PARAMETER_MASK)
/*! @} */

/*! @name DEPCMDPAR18 - Device Physical Endpoint-8 Command Parameter 1 */
/*! @{ */

#define USB3_CORE_DEPCMDPAR18_PARAMETER_MASK     (0xFFFFFFFFU)
#define USB3_CORE_DEPCMDPAR18_PARAMETER_SHIFT    (0U)
#define USB3_CORE_DEPCMDPAR18_PARAMETER(x)       (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMDPAR18_PARAMETER_SHIFT)) & USB3_CORE_DEPCMDPAR18_PARAMETER_MASK)
/*! @} */

/*! @name DEPCMDPAR08 - Device Physical Endpoint-8 Command Parameter 0 */
/*! @{ */

#define USB3_CORE_DEPCMDPAR08_PARAMETER_MASK     (0xFFFFFFFFU)
#define USB3_CORE_DEPCMDPAR08_PARAMETER_SHIFT    (0U)
#define USB3_CORE_DEPCMDPAR08_PARAMETER(x)       (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMDPAR08_PARAMETER_SHIFT)) & USB3_CORE_DEPCMDPAR08_PARAMETER_MASK)
/*! @} */

/*! @name DEPCMD8 - Device Physical Endpoint-8 Command */
/*! @{ */

#define USB3_CORE_DEPCMD8_CMDTYP_MASK            (0xFU)
#define USB3_CORE_DEPCMD8_CMDTYP_SHIFT           (0U)
/*! CMDTYP - Command Type
 *  0b0001..Set endpoint configuration 64 or 96-bit parameter
 */
#define USB3_CORE_DEPCMD8_CMDTYP(x)              (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD8_CMDTYP_SHIFT)) & USB3_CORE_DEPCMD8_CMDTYP_MASK)

#define USB3_CORE_DEPCMD8_CMDIOC_MASK            (0x100U)
#define USB3_CORE_DEPCMD8_CMDIOC_SHIFT           (8U)
/*! CMDIOC - CMDIOC Command Interrupt on Complete */
#define USB3_CORE_DEPCMD8_CMDIOC(x)              (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD8_CMDIOC_SHIFT)) & USB3_CORE_DEPCMD8_CMDIOC_MASK)

#define USB3_CORE_DEPCMD8_CMDACT_MASK            (0x400U)
#define USB3_CORE_DEPCMD8_CMDACT_SHIFT           (10U)
/*! CMDACT - Command Active */
#define USB3_CORE_DEPCMD8_CMDACT(x)              (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD8_CMDACT_SHIFT)) & USB3_CORE_DEPCMD8_CMDACT_MASK)

#define USB3_CORE_DEPCMD8_HIPRI_FORCERM_MASK     (0x800U)
#define USB3_CORE_DEPCMD8_HIPRI_FORCERM_SHIFT    (11U)
/*! HIPRI_FORCERM - High Priority/Force RM */
#define USB3_CORE_DEPCMD8_HIPRI_FORCERM(x)       (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD8_HIPRI_FORCERM_SHIFT)) & USB3_CORE_DEPCMD8_HIPRI_FORCERM_MASK)

#define USB3_CORE_DEPCMD8_CMDSTATUS_MASK         (0xF000U)
#define USB3_CORE_DEPCMD8_CMDSTATUS_SHIFT        (12U)
/*! CMDSTATUS - Command Completion Status */
#define USB3_CORE_DEPCMD8_CMDSTATUS(x)           (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD8_CMDSTATUS_SHIFT)) & USB3_CORE_DEPCMD8_CMDSTATUS_MASK)

#define USB3_CORE_DEPCMD8_COMMANDPARAM_MASK      (0xFFFF0000U)
#define USB3_CORE_DEPCMD8_COMMANDPARAM_SHIFT     (16U)
/*! COMMANDPARAM - Command Parameters or Event Parameters Command Parameters */
#define USB3_CORE_DEPCMD8_COMMANDPARAM(x)        (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD8_COMMANDPARAM_SHIFT)) & USB3_CORE_DEPCMD8_COMMANDPARAM_MASK)
/*! @} */

/*! @name DEPCMDPAR29 - Device Physical Endpoint-9 Command Parameter 2 */
/*! @{ */

#define USB3_CORE_DEPCMDPAR29_PARAMETER_MASK     (0xFFFFFFFFU)
#define USB3_CORE_DEPCMDPAR29_PARAMETER_SHIFT    (0U)
#define USB3_CORE_DEPCMDPAR29_PARAMETER(x)       (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMDPAR29_PARAMETER_SHIFT)) & USB3_CORE_DEPCMDPAR29_PARAMETER_MASK)
/*! @} */

/*! @name DEPCMDPAR19 - Device Physical Endpoint-9 Command Parameter 1 */
/*! @{ */

#define USB3_CORE_DEPCMDPAR19_PARAMETER_MASK     (0xFFFFFFFFU)
#define USB3_CORE_DEPCMDPAR19_PARAMETER_SHIFT    (0U)
#define USB3_CORE_DEPCMDPAR19_PARAMETER(x)       (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMDPAR19_PARAMETER_SHIFT)) & USB3_CORE_DEPCMDPAR19_PARAMETER_MASK)
/*! @} */

/*! @name DEPCMDPAR09 - Device Physical Endpoint-9 Command Parameter 0 */
/*! @{ */

#define USB3_CORE_DEPCMDPAR09_PARAMETER_MASK     (0xFFFFFFFFU)
#define USB3_CORE_DEPCMDPAR09_PARAMETER_SHIFT    (0U)
#define USB3_CORE_DEPCMDPAR09_PARAMETER(x)       (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMDPAR09_PARAMETER_SHIFT)) & USB3_CORE_DEPCMDPAR09_PARAMETER_MASK)
/*! @} */

/*! @name DEPCMD9 - Device Physical Endpoint-9 Command */
/*! @{ */

#define USB3_CORE_DEPCMD9_CMDTYP_MASK            (0xFU)
#define USB3_CORE_DEPCMD9_CMDTYP_SHIFT           (0U)
/*! CMDTYP - Command Type
 *  0b0001..Set endpoint configuration 64 or 96-bit parameter
 */
#define USB3_CORE_DEPCMD9_CMDTYP(x)              (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD9_CMDTYP_SHIFT)) & USB3_CORE_DEPCMD9_CMDTYP_MASK)

#define USB3_CORE_DEPCMD9_CMDIOC_MASK            (0x100U)
#define USB3_CORE_DEPCMD9_CMDIOC_SHIFT           (8U)
/*! CMDIOC - CMDIOC Command Interrupt on Complete */
#define USB3_CORE_DEPCMD9_CMDIOC(x)              (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD9_CMDIOC_SHIFT)) & USB3_CORE_DEPCMD9_CMDIOC_MASK)

#define USB3_CORE_DEPCMD9_CMDACT_MASK            (0x400U)
#define USB3_CORE_DEPCMD9_CMDACT_SHIFT           (10U)
/*! CMDACT - Command Active */
#define USB3_CORE_DEPCMD9_CMDACT(x)              (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD9_CMDACT_SHIFT)) & USB3_CORE_DEPCMD9_CMDACT_MASK)

#define USB3_CORE_DEPCMD9_HIPRI_FORCERM_MASK     (0x800U)
#define USB3_CORE_DEPCMD9_HIPRI_FORCERM_SHIFT    (11U)
/*! HIPRI_FORCERM - High Priority/Force RM */
#define USB3_CORE_DEPCMD9_HIPRI_FORCERM(x)       (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD9_HIPRI_FORCERM_SHIFT)) & USB3_CORE_DEPCMD9_HIPRI_FORCERM_MASK)

#define USB3_CORE_DEPCMD9_CMDSTATUS_MASK         (0xF000U)
#define USB3_CORE_DEPCMD9_CMDSTATUS_SHIFT        (12U)
/*! CMDSTATUS - Command Completion Status */
#define USB3_CORE_DEPCMD9_CMDSTATUS(x)           (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD9_CMDSTATUS_SHIFT)) & USB3_CORE_DEPCMD9_CMDSTATUS_MASK)

#define USB3_CORE_DEPCMD9_COMMANDPARAM_MASK      (0xFFFF0000U)
#define USB3_CORE_DEPCMD9_COMMANDPARAM_SHIFT     (16U)
/*! COMMANDPARAM - Command Parameters or Event Parameters Command Parameters */
#define USB3_CORE_DEPCMD9_COMMANDPARAM(x)        (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD9_COMMANDPARAM_SHIFT)) & USB3_CORE_DEPCMD9_COMMANDPARAM_MASK)
/*! @} */

/*! @name DEPCMDPAR210 - Device Physical Endpoint-10 Command Parameter 2 */
/*! @{ */

#define USB3_CORE_DEPCMDPAR210_PARAMETER_MASK    (0xFFFFFFFFU)
#define USB3_CORE_DEPCMDPAR210_PARAMETER_SHIFT   (0U)
#define USB3_CORE_DEPCMDPAR210_PARAMETER(x)      (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMDPAR210_PARAMETER_SHIFT)) & USB3_CORE_DEPCMDPAR210_PARAMETER_MASK)
/*! @} */

/*! @name DEPCMDPAR110 - Device Physical Endpoint-10 Command Parameter 1 */
/*! @{ */

#define USB3_CORE_DEPCMDPAR110_PARAMETER_MASK    (0xFFFFFFFFU)
#define USB3_CORE_DEPCMDPAR110_PARAMETER_SHIFT   (0U)
#define USB3_CORE_DEPCMDPAR110_PARAMETER(x)      (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMDPAR110_PARAMETER_SHIFT)) & USB3_CORE_DEPCMDPAR110_PARAMETER_MASK)
/*! @} */

/*! @name DEPCMDPAR010 - Device Physical Endpoint-10 Command Parameter 0 */
/*! @{ */

#define USB3_CORE_DEPCMDPAR010_PARAMETER_MASK    (0xFFFFFFFFU)
#define USB3_CORE_DEPCMDPAR010_PARAMETER_SHIFT   (0U)
#define USB3_CORE_DEPCMDPAR010_PARAMETER(x)      (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMDPAR010_PARAMETER_SHIFT)) & USB3_CORE_DEPCMDPAR010_PARAMETER_MASK)
/*! @} */

/*! @name DEPCMD10 - Device Physical Endpoint-10 Command */
/*! @{ */

#define USB3_CORE_DEPCMD10_CMDTYP_MASK           (0xFU)
#define USB3_CORE_DEPCMD10_CMDTYP_SHIFT          (0U)
/*! CMDTYP - Command Type
 *  0b0001..Set endpoint configuration 64 or 96-bit parameter
 */
#define USB3_CORE_DEPCMD10_CMDTYP(x)             (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD10_CMDTYP_SHIFT)) & USB3_CORE_DEPCMD10_CMDTYP_MASK)

#define USB3_CORE_DEPCMD10_CMDIOC_MASK           (0x100U)
#define USB3_CORE_DEPCMD10_CMDIOC_SHIFT          (8U)
/*! CMDIOC - CMDIOC Command Interrupt on Complete */
#define USB3_CORE_DEPCMD10_CMDIOC(x)             (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD10_CMDIOC_SHIFT)) & USB3_CORE_DEPCMD10_CMDIOC_MASK)

#define USB3_CORE_DEPCMD10_CMDACT_MASK           (0x400U)
#define USB3_CORE_DEPCMD10_CMDACT_SHIFT          (10U)
/*! CMDACT - Command Active */
#define USB3_CORE_DEPCMD10_CMDACT(x)             (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD10_CMDACT_SHIFT)) & USB3_CORE_DEPCMD10_CMDACT_MASK)

#define USB3_CORE_DEPCMD10_HIPRI_FORCERM_MASK    (0x800U)
#define USB3_CORE_DEPCMD10_HIPRI_FORCERM_SHIFT   (11U)
/*! HIPRI_FORCERM - High Priority/Force RM */
#define USB3_CORE_DEPCMD10_HIPRI_FORCERM(x)      (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD10_HIPRI_FORCERM_SHIFT)) & USB3_CORE_DEPCMD10_HIPRI_FORCERM_MASK)

#define USB3_CORE_DEPCMD10_CMDSTATUS_MASK        (0xF000U)
#define USB3_CORE_DEPCMD10_CMDSTATUS_SHIFT       (12U)
/*! CMDSTATUS - Command Completion Status */
#define USB3_CORE_DEPCMD10_CMDSTATUS(x)          (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD10_CMDSTATUS_SHIFT)) & USB3_CORE_DEPCMD10_CMDSTATUS_MASK)

#define USB3_CORE_DEPCMD10_COMMANDPARAM_MASK     (0xFFFF0000U)
#define USB3_CORE_DEPCMD10_COMMANDPARAM_SHIFT    (16U)
/*! COMMANDPARAM - Command Parameters or Event Parameters Command Parameters */
#define USB3_CORE_DEPCMD10_COMMANDPARAM(x)       (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD10_COMMANDPARAM_SHIFT)) & USB3_CORE_DEPCMD10_COMMANDPARAM_MASK)
/*! @} */

/*! @name DEPCMDPAR211 - Device Physical Endpoint-11 Command Parameter 2 */
/*! @{ */

#define USB3_CORE_DEPCMDPAR211_PARAMETER_MASK    (0xFFFFFFFFU)
#define USB3_CORE_DEPCMDPAR211_PARAMETER_SHIFT   (0U)
#define USB3_CORE_DEPCMDPAR211_PARAMETER(x)      (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMDPAR211_PARAMETER_SHIFT)) & USB3_CORE_DEPCMDPAR211_PARAMETER_MASK)
/*! @} */

/*! @name DEPCMDPAR111 - Device Physical Endpoint-11 Command Parameter 1 */
/*! @{ */

#define USB3_CORE_DEPCMDPAR111_PARAMETER_MASK    (0xFFFFFFFFU)
#define USB3_CORE_DEPCMDPAR111_PARAMETER_SHIFT   (0U)
#define USB3_CORE_DEPCMDPAR111_PARAMETER(x)      (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMDPAR111_PARAMETER_SHIFT)) & USB3_CORE_DEPCMDPAR111_PARAMETER_MASK)
/*! @} */

/*! @name DEPCMDPAR011 - Device Physical Endpoint-11 Command Parameter 0 */
/*! @{ */

#define USB3_CORE_DEPCMDPAR011_PARAMETER_MASK    (0xFFFFFFFFU)
#define USB3_CORE_DEPCMDPAR011_PARAMETER_SHIFT   (0U)
#define USB3_CORE_DEPCMDPAR011_PARAMETER(x)      (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMDPAR011_PARAMETER_SHIFT)) & USB3_CORE_DEPCMDPAR011_PARAMETER_MASK)
/*! @} */

/*! @name DEPCMD11 - Device Physical Endpoint-11 Command */
/*! @{ */

#define USB3_CORE_DEPCMD11_CMDTYP_MASK           (0xFU)
#define USB3_CORE_DEPCMD11_CMDTYP_SHIFT          (0U)
/*! CMDTYP - Command Type
 *  0b0001..Set endpoint configuration 64 or 96-bit parameter
 */
#define USB3_CORE_DEPCMD11_CMDTYP(x)             (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD11_CMDTYP_SHIFT)) & USB3_CORE_DEPCMD11_CMDTYP_MASK)

#define USB3_CORE_DEPCMD11_CMDIOC_MASK           (0x100U)
#define USB3_CORE_DEPCMD11_CMDIOC_SHIFT          (8U)
/*! CMDIOC - CMDIOC Command Interrupt on Complete */
#define USB3_CORE_DEPCMD11_CMDIOC(x)             (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD11_CMDIOC_SHIFT)) & USB3_CORE_DEPCMD11_CMDIOC_MASK)

#define USB3_CORE_DEPCMD11_CMDACT_MASK           (0x400U)
#define USB3_CORE_DEPCMD11_CMDACT_SHIFT          (10U)
/*! CMDACT - Command Active */
#define USB3_CORE_DEPCMD11_CMDACT(x)             (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD11_CMDACT_SHIFT)) & USB3_CORE_DEPCMD11_CMDACT_MASK)

#define USB3_CORE_DEPCMD11_HIPRI_FORCERM_MASK    (0x800U)
#define USB3_CORE_DEPCMD11_HIPRI_FORCERM_SHIFT   (11U)
/*! HIPRI_FORCERM - High Priority/Force RM */
#define USB3_CORE_DEPCMD11_HIPRI_FORCERM(x)      (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD11_HIPRI_FORCERM_SHIFT)) & USB3_CORE_DEPCMD11_HIPRI_FORCERM_MASK)

#define USB3_CORE_DEPCMD11_CMDSTATUS_MASK        (0xF000U)
#define USB3_CORE_DEPCMD11_CMDSTATUS_SHIFT       (12U)
/*! CMDSTATUS - Command Completion Status */
#define USB3_CORE_DEPCMD11_CMDSTATUS(x)          (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD11_CMDSTATUS_SHIFT)) & USB3_CORE_DEPCMD11_CMDSTATUS_MASK)

#define USB3_CORE_DEPCMD11_COMMANDPARAM_MASK     (0xFFFF0000U)
#define USB3_CORE_DEPCMD11_COMMANDPARAM_SHIFT    (16U)
/*! COMMANDPARAM - Command Parameters or Event Parameters Command Parameters */
#define USB3_CORE_DEPCMD11_COMMANDPARAM(x)       (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD11_COMMANDPARAM_SHIFT)) & USB3_CORE_DEPCMD11_COMMANDPARAM_MASK)
/*! @} */

/*! @name DEPCMDPAR212 - Device Physical Endpoint-12 Command Parameter 2 */
/*! @{ */

#define USB3_CORE_DEPCMDPAR212_PARAMETER_MASK    (0xFFFFFFFFU)
#define USB3_CORE_DEPCMDPAR212_PARAMETER_SHIFT   (0U)
#define USB3_CORE_DEPCMDPAR212_PARAMETER(x)      (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMDPAR212_PARAMETER_SHIFT)) & USB3_CORE_DEPCMDPAR212_PARAMETER_MASK)
/*! @} */

/*! @name DEPCMDPAR112 - Device Physical Endpoint-12 Command Parameter 1 */
/*! @{ */

#define USB3_CORE_DEPCMDPAR112_PARAMETER_MASK    (0xFFFFFFFFU)
#define USB3_CORE_DEPCMDPAR112_PARAMETER_SHIFT   (0U)
#define USB3_CORE_DEPCMDPAR112_PARAMETER(x)      (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMDPAR112_PARAMETER_SHIFT)) & USB3_CORE_DEPCMDPAR112_PARAMETER_MASK)
/*! @} */

/*! @name DEPCMDPAR012 - Device Physical Endpoint-12 Command Parameter 0 */
/*! @{ */

#define USB3_CORE_DEPCMDPAR012_PARAMETER_MASK    (0xFFFFFFFFU)
#define USB3_CORE_DEPCMDPAR012_PARAMETER_SHIFT   (0U)
#define USB3_CORE_DEPCMDPAR012_PARAMETER(x)      (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMDPAR012_PARAMETER_SHIFT)) & USB3_CORE_DEPCMDPAR012_PARAMETER_MASK)
/*! @} */

/*! @name DEPCMD12 - Device Physical Endpoint-12 Command */
/*! @{ */

#define USB3_CORE_DEPCMD12_CMDTYP_MASK           (0xFU)
#define USB3_CORE_DEPCMD12_CMDTYP_SHIFT          (0U)
/*! CMDTYP - Command Type
 *  0b0001..Set endpoint configuration 64 or 96-bit parameter
 */
#define USB3_CORE_DEPCMD12_CMDTYP(x)             (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD12_CMDTYP_SHIFT)) & USB3_CORE_DEPCMD12_CMDTYP_MASK)

#define USB3_CORE_DEPCMD12_CMDIOC_MASK           (0x100U)
#define USB3_CORE_DEPCMD12_CMDIOC_SHIFT          (8U)
/*! CMDIOC - CMDIOC Command Interrupt on Complete */
#define USB3_CORE_DEPCMD12_CMDIOC(x)             (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD12_CMDIOC_SHIFT)) & USB3_CORE_DEPCMD12_CMDIOC_MASK)

#define USB3_CORE_DEPCMD12_CMDACT_MASK           (0x400U)
#define USB3_CORE_DEPCMD12_CMDACT_SHIFT          (10U)
/*! CMDACT - Command Active */
#define USB3_CORE_DEPCMD12_CMDACT(x)             (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD12_CMDACT_SHIFT)) & USB3_CORE_DEPCMD12_CMDACT_MASK)

#define USB3_CORE_DEPCMD12_HIPRI_FORCERM_MASK    (0x800U)
#define USB3_CORE_DEPCMD12_HIPRI_FORCERM_SHIFT   (11U)
/*! HIPRI_FORCERM - High Priority/Force RM */
#define USB3_CORE_DEPCMD12_HIPRI_FORCERM(x)      (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD12_HIPRI_FORCERM_SHIFT)) & USB3_CORE_DEPCMD12_HIPRI_FORCERM_MASK)

#define USB3_CORE_DEPCMD12_CMDSTATUS_MASK        (0xF000U)
#define USB3_CORE_DEPCMD12_CMDSTATUS_SHIFT       (12U)
/*! CMDSTATUS - Command Completion Status */
#define USB3_CORE_DEPCMD12_CMDSTATUS(x)          (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD12_CMDSTATUS_SHIFT)) & USB3_CORE_DEPCMD12_CMDSTATUS_MASK)

#define USB3_CORE_DEPCMD12_COMMANDPARAM_MASK     (0xFFFF0000U)
#define USB3_CORE_DEPCMD12_COMMANDPARAM_SHIFT    (16U)
/*! COMMANDPARAM - Command Parameters or Event Parameters Command Parameters */
#define USB3_CORE_DEPCMD12_COMMANDPARAM(x)       (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD12_COMMANDPARAM_SHIFT)) & USB3_CORE_DEPCMD12_COMMANDPARAM_MASK)
/*! @} */

/*! @name DEPCMDPAR213 - Device Physical Endpoint-13 Command Parameter 2 */
/*! @{ */

#define USB3_CORE_DEPCMDPAR213_PARAMETER_MASK    (0xFFFFFFFFU)
#define USB3_CORE_DEPCMDPAR213_PARAMETER_SHIFT   (0U)
#define USB3_CORE_DEPCMDPAR213_PARAMETER(x)      (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMDPAR213_PARAMETER_SHIFT)) & USB3_CORE_DEPCMDPAR213_PARAMETER_MASK)
/*! @} */

/*! @name DEPCMDPAR113 - Device Physical Endpoint-13 Command Parameter 1 */
/*! @{ */

#define USB3_CORE_DEPCMDPAR113_PARAMETER_MASK    (0xFFFFFFFFU)
#define USB3_CORE_DEPCMDPAR113_PARAMETER_SHIFT   (0U)
#define USB3_CORE_DEPCMDPAR113_PARAMETER(x)      (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMDPAR113_PARAMETER_SHIFT)) & USB3_CORE_DEPCMDPAR113_PARAMETER_MASK)
/*! @} */

/*! @name DEPCMDPAR013 - Device Physical Endpoint-13 Command Parameter 0 */
/*! @{ */

#define USB3_CORE_DEPCMDPAR013_PARAMETER_MASK    (0xFFFFFFFFU)
#define USB3_CORE_DEPCMDPAR013_PARAMETER_SHIFT   (0U)
#define USB3_CORE_DEPCMDPAR013_PARAMETER(x)      (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMDPAR013_PARAMETER_SHIFT)) & USB3_CORE_DEPCMDPAR013_PARAMETER_MASK)
/*! @} */

/*! @name DEPCMD13 - Device Physical Endpoint-13 Command */
/*! @{ */

#define USB3_CORE_DEPCMD13_CMDTYP_MASK           (0xFU)
#define USB3_CORE_DEPCMD13_CMDTYP_SHIFT          (0U)
/*! CMDTYP - Command Type
 *  0b0001..Set endpoint configuration 64 or 96-bit parameter
 */
#define USB3_CORE_DEPCMD13_CMDTYP(x)             (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD13_CMDTYP_SHIFT)) & USB3_CORE_DEPCMD13_CMDTYP_MASK)

#define USB3_CORE_DEPCMD13_CMDIOC_MASK           (0x100U)
#define USB3_CORE_DEPCMD13_CMDIOC_SHIFT          (8U)
/*! CMDIOC - CMDIOC Command Interrupt on Complete */
#define USB3_CORE_DEPCMD13_CMDIOC(x)             (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD13_CMDIOC_SHIFT)) & USB3_CORE_DEPCMD13_CMDIOC_MASK)

#define USB3_CORE_DEPCMD13_CMDACT_MASK           (0x400U)
#define USB3_CORE_DEPCMD13_CMDACT_SHIFT          (10U)
/*! CMDACT - Command Active */
#define USB3_CORE_DEPCMD13_CMDACT(x)             (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD13_CMDACT_SHIFT)) & USB3_CORE_DEPCMD13_CMDACT_MASK)

#define USB3_CORE_DEPCMD13_HIPRI_FORCERM_MASK    (0x800U)
#define USB3_CORE_DEPCMD13_HIPRI_FORCERM_SHIFT   (11U)
/*! HIPRI_FORCERM - High Priority/Force RM */
#define USB3_CORE_DEPCMD13_HIPRI_FORCERM(x)      (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD13_HIPRI_FORCERM_SHIFT)) & USB3_CORE_DEPCMD13_HIPRI_FORCERM_MASK)

#define USB3_CORE_DEPCMD13_CMDSTATUS_MASK        (0xF000U)
#define USB3_CORE_DEPCMD13_CMDSTATUS_SHIFT       (12U)
/*! CMDSTATUS - Command Completion Status */
#define USB3_CORE_DEPCMD13_CMDSTATUS(x)          (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD13_CMDSTATUS_SHIFT)) & USB3_CORE_DEPCMD13_CMDSTATUS_MASK)

#define USB3_CORE_DEPCMD13_COMMANDPARAM_MASK     (0xFFFF0000U)
#define USB3_CORE_DEPCMD13_COMMANDPARAM_SHIFT    (16U)
/*! COMMANDPARAM - Command Parameters or Event Parameters Command Parameters */
#define USB3_CORE_DEPCMD13_COMMANDPARAM(x)       (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD13_COMMANDPARAM_SHIFT)) & USB3_CORE_DEPCMD13_COMMANDPARAM_MASK)
/*! @} */

/*! @name DEPCMDPAR214 - Device Physical Endpoint-14 Command Parameter 2 */
/*! @{ */

#define USB3_CORE_DEPCMDPAR214_PARAMETER_MASK    (0xFFFFFFFFU)
#define USB3_CORE_DEPCMDPAR214_PARAMETER_SHIFT   (0U)
#define USB3_CORE_DEPCMDPAR214_PARAMETER(x)      (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMDPAR214_PARAMETER_SHIFT)) & USB3_CORE_DEPCMDPAR214_PARAMETER_MASK)
/*! @} */

/*! @name DEPCMDPAR114 - Device Physical Endpoint-14 Command Parameter 1 */
/*! @{ */

#define USB3_CORE_DEPCMDPAR114_PARAMETER_MASK    (0xFFFFFFFFU)
#define USB3_CORE_DEPCMDPAR114_PARAMETER_SHIFT   (0U)
#define USB3_CORE_DEPCMDPAR114_PARAMETER(x)      (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMDPAR114_PARAMETER_SHIFT)) & USB3_CORE_DEPCMDPAR114_PARAMETER_MASK)
/*! @} */

/*! @name DEPCMDPAR014 - Device Physical Endpoint-14 Command Parameter 0 */
/*! @{ */

#define USB3_CORE_DEPCMDPAR014_PARAMETER_MASK    (0xFFFFFFFFU)
#define USB3_CORE_DEPCMDPAR014_PARAMETER_SHIFT   (0U)
#define USB3_CORE_DEPCMDPAR014_PARAMETER(x)      (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMDPAR014_PARAMETER_SHIFT)) & USB3_CORE_DEPCMDPAR014_PARAMETER_MASK)
/*! @} */

/*! @name DEPCMD14 - Device Physical Endpoint-14 Command */
/*! @{ */

#define USB3_CORE_DEPCMD14_CMDTYP_MASK           (0xFU)
#define USB3_CORE_DEPCMD14_CMDTYP_SHIFT          (0U)
/*! CMDTYP - Command Type
 *  0b0001..Set endpoint configuration 64 or 96-bit parameter
 */
#define USB3_CORE_DEPCMD14_CMDTYP(x)             (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD14_CMDTYP_SHIFT)) & USB3_CORE_DEPCMD14_CMDTYP_MASK)

#define USB3_CORE_DEPCMD14_CMDIOC_MASK           (0x100U)
#define USB3_CORE_DEPCMD14_CMDIOC_SHIFT          (8U)
/*! CMDIOC - CMDIOC Command Interrupt on Complete */
#define USB3_CORE_DEPCMD14_CMDIOC(x)             (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD14_CMDIOC_SHIFT)) & USB3_CORE_DEPCMD14_CMDIOC_MASK)

#define USB3_CORE_DEPCMD14_CMDACT_MASK           (0x400U)
#define USB3_CORE_DEPCMD14_CMDACT_SHIFT          (10U)
/*! CMDACT - Command Active */
#define USB3_CORE_DEPCMD14_CMDACT(x)             (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD14_CMDACT_SHIFT)) & USB3_CORE_DEPCMD14_CMDACT_MASK)

#define USB3_CORE_DEPCMD14_HIPRI_FORCERM_MASK    (0x800U)
#define USB3_CORE_DEPCMD14_HIPRI_FORCERM_SHIFT   (11U)
/*! HIPRI_FORCERM - High Priority/Force RM */
#define USB3_CORE_DEPCMD14_HIPRI_FORCERM(x)      (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD14_HIPRI_FORCERM_SHIFT)) & USB3_CORE_DEPCMD14_HIPRI_FORCERM_MASK)

#define USB3_CORE_DEPCMD14_CMDSTATUS_MASK        (0xF000U)
#define USB3_CORE_DEPCMD14_CMDSTATUS_SHIFT       (12U)
/*! CMDSTATUS - Command Completion Status */
#define USB3_CORE_DEPCMD14_CMDSTATUS(x)          (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD14_CMDSTATUS_SHIFT)) & USB3_CORE_DEPCMD14_CMDSTATUS_MASK)

#define USB3_CORE_DEPCMD14_COMMANDPARAM_MASK     (0xFFFF0000U)
#define USB3_CORE_DEPCMD14_COMMANDPARAM_SHIFT    (16U)
/*! COMMANDPARAM - Command Parameters or Event Parameters Command Parameters */
#define USB3_CORE_DEPCMD14_COMMANDPARAM(x)       (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD14_COMMANDPARAM_SHIFT)) & USB3_CORE_DEPCMD14_COMMANDPARAM_MASK)
/*! @} */

/*! @name DEPCMDPAR215 - Device Physical Endpoint-15 Command Parameter 2 */
/*! @{ */

#define USB3_CORE_DEPCMDPAR215_PARAMETER_MASK    (0xFFFFFFFFU)
#define USB3_CORE_DEPCMDPAR215_PARAMETER_SHIFT   (0U)
#define USB3_CORE_DEPCMDPAR215_PARAMETER(x)      (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMDPAR215_PARAMETER_SHIFT)) & USB3_CORE_DEPCMDPAR215_PARAMETER_MASK)
/*! @} */

/*! @name DEPCMDPAR115 - Device Physical Endpoint-15 Command Parameter 1 */
/*! @{ */

#define USB3_CORE_DEPCMDPAR115_PARAMETER_MASK    (0xFFFFFFFFU)
#define USB3_CORE_DEPCMDPAR115_PARAMETER_SHIFT   (0U)
#define USB3_CORE_DEPCMDPAR115_PARAMETER(x)      (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMDPAR115_PARAMETER_SHIFT)) & USB3_CORE_DEPCMDPAR115_PARAMETER_MASK)
/*! @} */

/*! @name DEPCMDPAR015 - Device Physical Endpoint-15 Command Parameter 0 */
/*! @{ */

#define USB3_CORE_DEPCMDPAR015_PARAMETER_MASK    (0xFFFFFFFFU)
#define USB3_CORE_DEPCMDPAR015_PARAMETER_SHIFT   (0U)
#define USB3_CORE_DEPCMDPAR015_PARAMETER(x)      (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMDPAR015_PARAMETER_SHIFT)) & USB3_CORE_DEPCMDPAR015_PARAMETER_MASK)
/*! @} */

/*! @name DEPCMD15 - Device Physical Endpoint-15 Command */
/*! @{ */

#define USB3_CORE_DEPCMD15_CMDTYP_MASK           (0xFU)
#define USB3_CORE_DEPCMD15_CMDTYP_SHIFT          (0U)
/*! CMDTYP - Command Type
 *  0b0001..Set endpoint configuration 64 or 96-bit parameter
 */
#define USB3_CORE_DEPCMD15_CMDTYP(x)             (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD15_CMDTYP_SHIFT)) & USB3_CORE_DEPCMD15_CMDTYP_MASK)

#define USB3_CORE_DEPCMD15_CMDIOC_MASK           (0x100U)
#define USB3_CORE_DEPCMD15_CMDIOC_SHIFT          (8U)
/*! CMDIOC - CMDIOC Command Interrupt on Complete */
#define USB3_CORE_DEPCMD15_CMDIOC(x)             (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD15_CMDIOC_SHIFT)) & USB3_CORE_DEPCMD15_CMDIOC_MASK)

#define USB3_CORE_DEPCMD15_CMDACT_MASK           (0x400U)
#define USB3_CORE_DEPCMD15_CMDACT_SHIFT          (10U)
/*! CMDACT - Command Active */
#define USB3_CORE_DEPCMD15_CMDACT(x)             (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD15_CMDACT_SHIFT)) & USB3_CORE_DEPCMD15_CMDACT_MASK)

#define USB3_CORE_DEPCMD15_HIPRI_FORCERM_MASK    (0x800U)
#define USB3_CORE_DEPCMD15_HIPRI_FORCERM_SHIFT   (11U)
/*! HIPRI_FORCERM - High Priority/Force RM */
#define USB3_CORE_DEPCMD15_HIPRI_FORCERM(x)      (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD15_HIPRI_FORCERM_SHIFT)) & USB3_CORE_DEPCMD15_HIPRI_FORCERM_MASK)

#define USB3_CORE_DEPCMD15_CMDSTATUS_MASK        (0xF000U)
#define USB3_CORE_DEPCMD15_CMDSTATUS_SHIFT       (12U)
/*! CMDSTATUS - Command Completion Status */
#define USB3_CORE_DEPCMD15_CMDSTATUS(x)          (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD15_CMDSTATUS_SHIFT)) & USB3_CORE_DEPCMD15_CMDSTATUS_MASK)

#define USB3_CORE_DEPCMD15_COMMANDPARAM_MASK     (0xFFFF0000U)
#define USB3_CORE_DEPCMD15_COMMANDPARAM_SHIFT    (16U)
/*! COMMANDPARAM - Command Parameters or Event Parameters Command Parameters */
#define USB3_CORE_DEPCMD15_COMMANDPARAM(x)       (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEPCMD15_COMMANDPARAM_SHIFT)) & USB3_CORE_DEPCMD15_COMMANDPARAM_MASK)
/*! @} */

/*! @name DEV_IMOD - Device Interrupt Moderation */
/*! @{ */

#define USB3_CORE_DEV_IMOD_DEVICE_IMODI_MASK     (0xFFFFU)
#define USB3_CORE_DEV_IMOD_DEVICE_IMODI_SHIFT    (0U)
/*! DEVICE_IMODI - Moderation Interval */
#define USB3_CORE_DEV_IMOD_DEVICE_IMODI(x)       (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEV_IMOD_DEVICE_IMODI_SHIFT)) & USB3_CORE_DEV_IMOD_DEVICE_IMODI_MASK)

#define USB3_CORE_DEV_IMOD_DEVICE_IMODC_MASK     (0xFFFF0000U)
#define USB3_CORE_DEV_IMOD_DEVICE_IMODC_SHIFT    (16U)
/*! DEVICE_IMODC - Interrupt Moderation Down Counter */
#define USB3_CORE_DEV_IMOD_DEVICE_IMODC(x)       (((uint32_t)(((uint32_t)(x)) << USB3_CORE_DEV_IMOD_DEVICE_IMODC_SHIFT)) & USB3_CORE_DEV_IMOD_DEVICE_IMODC_MASK)
/*! @} */

/*! @name BCFG - BC Configuration */
/*! @{ */

#define USB3_CORE_BCFG_CHIRP_EN_MASK             (0x1U)
#define USB3_CORE_BCFG_CHIRP_EN_SHIFT            (0U)
/*! CHIRP_EN - Chirp Enable */
#define USB3_CORE_BCFG_CHIRP_EN(x)               (((uint32_t)(((uint32_t)(x)) << USB3_CORE_BCFG_CHIRP_EN_SHIFT)) & USB3_CORE_BCFG_CHIRP_EN_MASK)

#define USB3_CORE_BCFG_IDDIG_SEL_MASK            (0x2U)
#define USB3_CORE_BCFG_IDDIG_SEL_SHIFT           (1U)
/*! IDDIG_SEL - IDDIG Select
 *  0b0..The core determines the ID pin value from utmiotg_iddig input.
 *  0b1..The core determines the ID pin value from RID_A and RID_GND inputs of the Battery Charger.
 */
#define USB3_CORE_BCFG_IDDIG_SEL(x)              (((uint32_t)(((uint32_t)(x)) << USB3_CORE_BCFG_IDDIG_SEL_SHIFT)) & USB3_CORE_BCFG_IDDIG_SEL_MASK)
/*! @} */

/*! @name BCEVT - BC Event */
/*! @{ */

#define USB3_CORE_BCEVT_MultValIdBc_MASK         (0x1FU)
#define USB3_CORE_BCEVT_MultValIdBc_SHIFT        (0U)
/*! MultValIdBc - Multi Valued ID pin */
#define USB3_CORE_BCEVT_MultValIdBc(x)           (((uint32_t)(((uint32_t)(x)) << USB3_CORE_BCEVT_MultValIdBc_SHIFT)) & USB3_CORE_BCEVT_MultValIdBc_MASK)

#define USB3_CORE_BCEVT_MV_ChngEvnt_MASK         (0x1000000U)
#define USB3_CORE_BCEVT_MV_ChngEvnt_SHIFT        (24U)
/*! MV_ChngEvnt - Multi-Valued Input Changed Event */
#define USB3_CORE_BCEVT_MV_ChngEvnt(x)           (((uint32_t)(((uint32_t)(x)) << USB3_CORE_BCEVT_MV_ChngEvnt_SHIFT)) & USB3_CORE_BCEVT_MV_ChngEvnt_MASK)
/*! @} */

/*! @name BCEVTEN - BC Event Enable */
/*! @{ */

#define USB3_CORE_BCEVTEN_MV_ChngEvntEna_MASK    (0x1000000U)
#define USB3_CORE_BCEVTEN_MV_ChngEvntEna_SHIFT   (24U)
/*! MV_ChngEvntEna - Multi-Valued Input changed Event Enable */
#define USB3_CORE_BCEVTEN_MV_ChngEvntEna(x)      (((uint32_t)(((uint32_t)(x)) << USB3_CORE_BCEVTEN_MV_ChngEvntEna_SHIFT)) & USB3_CORE_BCEVTEN_MV_ChngEvntEna_MASK)
/*! @} */

/*! @name LU1LFPSRXTIM0 - U1/U2 LFPS RX Timer */
/*! @{ */

#define USB3_CORE_LU1LFPSRXTIM0_U1U2_EXIT_RSP_RX_CLK_MASK (0xFFU)
#define USB3_CORE_LU1LFPSRXTIM0_U1U2_EXIT_RSP_RX_CLK_SHIFT (0U)
/*! U1U2_EXIT_RSP_RX_CLK - Programmable U1U2 EXIT RESP RX CLKS
 *  0b00000001..8ns
 *  0b00000010..16ns
 *  0b00000011..24ns, and so on
 */
#define USB3_CORE_LU1LFPSRXTIM0_U1U2_EXIT_RSP_RX_CLK(x) (((uint32_t)(((uint32_t)(x)) << USB3_CORE_LU1LFPSRXTIM0_U1U2_EXIT_RSP_RX_CLK_SHIFT)) & USB3_CORE_LU1LFPSRXTIM0_U1U2_EXIT_RSP_RX_CLK_MASK)

#define USB3_CORE_LU1LFPSRXTIM0_U1U2_LFPS_EXIT_RX_CLK_MASK (0xFF00U)
#define USB3_CORE_LU1LFPSRXTIM0_U1U2_LFPS_EXIT_RX_CLK_SHIFT (8U)
/*! U1U2_LFPS_EXIT_RX_CLK - Programmable U1U2 LFPS EXIT RX CLKS
 *  0b00000001..8ns
 *  0b00000010..16ns
 *  0b00000011..24ns, and so on
 */
#define USB3_CORE_LU1LFPSRXTIM0_U1U2_LFPS_EXIT_RX_CLK(x) (((uint32_t)(((uint32_t)(x)) << USB3_CORE_LU1LFPSRXTIM0_U1U2_LFPS_EXIT_RX_CLK_SHIFT)) & USB3_CORE_LU1LFPSRXTIM0_U1U2_LFPS_EXIT_RX_CLK_MASK)
/*! @} */

/*! @name LINK_SETTINGS0 - Link Setting */
/*! @{ */

#define USB3_CORE_LINK_SETTINGS0_PM_ENTRY_TIMER_US_MASK (0xF00000U)
#define USB3_CORE_LINK_SETTINGS0_PM_ENTRY_TIMER_US_SHIFT (20U)
/*! PM_ENTRY_TIMER_US - Programmable PM_ENTRY_TIMER */
#define USB3_CORE_LINK_SETTINGS0_PM_ENTRY_TIMER_US(x) (((uint32_t)(((uint32_t)(x)) << USB3_CORE_LINK_SETTINGS0_PM_ENTRY_TIMER_US_SHIFT)) & USB3_CORE_LINK_SETTINGS0_PM_ENTRY_TIMER_US_MASK)

#define USB3_CORE_LINK_SETTINGS0_PM_LC_TIMER_US_MASK (0x7000000U)
#define USB3_CORE_LINK_SETTINGS0_PM_LC_TIMER_US_SHIFT (24U)
/*! PM_LC_TIMER_US - Programmable PM_LC_TIMER */
#define USB3_CORE_LINK_SETTINGS0_PM_LC_TIMER_US(x) (((uint32_t)(((uint32_t)(x)) << USB3_CORE_LINK_SETTINGS0_PM_LC_TIMER_US_SHIFT)) & USB3_CORE_LINK_SETTINGS0_PM_LC_TIMER_US_MASK)

#define USB3_CORE_LINK_SETTINGS0_U1_RESID_TIMER_US_MASK (0x70000000U)
#define USB3_CORE_LINK_SETTINGS0_U1_RESID_TIMER_US_SHIFT (28U)
/*! U1_RESID_TIMER_US - Programmable U1 MIN RESIDENCY TIMER */
#define USB3_CORE_LINK_SETTINGS0_U1_RESID_TIMER_US(x) (((uint32_t)(((uint32_t)(x)) << USB3_CORE_LINK_SETTINGS0_U1_RESID_TIMER_US_SHIFT)) & USB3_CORE_LINK_SETTINGS0_U1_RESID_TIMER_US_MASK)
/*! @} */

/*! @name LLUCTL0 - Link User Control */
/*! @{ */

#define USB3_CORE_LLUCTL0_NO_UX_EXIT_P0_TRANS_MASK (0x20U)
#define USB3_CORE_LLUCTL0_NO_UX_EXIT_P0_TRANS_SHIFT (5U)
#define USB3_CORE_LLUCTL0_NO_UX_EXIT_P0_TRANS(x) (((uint32_t)(((uint32_t)(x)) << USB3_CORE_LLUCTL0_NO_UX_EXIT_P0_TRANS_SHIFT)) & USB3_CORE_LLUCTL0_NO_UX_EXIT_P0_TRANS_MASK)

#define USB3_CORE_LLUCTL0_MASK_PIPE_RESET_MASK   (0x80U)
#define USB3_CORE_LLUCTL0_MASK_PIPE_RESET_SHIFT  (7U)
/*! MASK_PIPE_RESET - Mask Pipe Reset */
#define USB3_CORE_LLUCTL0_MASK_PIPE_RESET(x)     (((uint32_t)(((uint32_t)(x)) << USB3_CORE_LLUCTL0_MASK_PIPE_RESET_SHIFT)) & USB3_CORE_LLUCTL0_MASK_PIPE_RESET_MASK)

#define USB3_CORE_LLUCTL0_EN_RESET_PIPE_AFTER_PHY_MUX_MASK (0x800U)
#define USB3_CORE_LLUCTL0_EN_RESET_PIPE_AFTER_PHY_MUX_SHIFT (11U)
#define USB3_CORE_LLUCTL0_EN_RESET_PIPE_AFTER_PHY_MUX(x) (((uint32_t)(((uint32_t)(x)) << USB3_CORE_LLUCTL0_EN_RESET_PIPE_AFTER_PHY_MUX_SHIFT)) & USB3_CORE_LLUCTL0_EN_RESET_PIPE_AFTER_PHY_MUX_MASK)

#define USB3_CORE_LLUCTL0_U2P3CPMok_MASK         (0x1000U)
#define USB3_CORE_LLUCTL0_U2P3CPMok_SHIFT        (12U)
/*! U2P3CPMok - P3CPM OK for U2/SSInactive
 *  0b0..During link state U2/SS.Inactive, put PHY in P2
 *  0b1..During link state U2/SS.Inactive, put PHY in P3CPM
 */
#define USB3_CORE_LLUCTL0_U2P3CPMok(x)           (((uint32_t)(((uint32_t)(x)) << USB3_CORE_LLUCTL0_U2P3CPMok_SHIFT)) & USB3_CORE_LLUCTL0_U2P3CPMok_MASK)

#define USB3_CORE_LLUCTL0_DISRXDET_LTSSM_TIMER_OVRRD_MASK (0x800000U)
#define USB3_CORE_LLUCTL0_DISRXDET_LTSSM_TIMER_OVRRD_SHIFT (23U)
#define USB3_CORE_LLUCTL0_DISRXDET_LTSSM_TIMER_OVRRD(x) (((uint32_t)(((uint32_t)(x)) << USB3_CORE_LLUCTL0_DISRXDET_LTSSM_TIMER_OVRRD_SHIFT)) & USB3_CORE_LLUCTL0_DISRXDET_LTSSM_TIMER_OVRRD_MASK)

#define USB3_CORE_LLUCTL0_SUPPORT_P4_MASK        (0x10000000U)
#define USB3_CORE_LLUCTL0_SUPPORT_P4_SHIFT       (28U)
/*! SUPPORT_P4 - Support PHY P3.CPM and P4 Power States */
#define USB3_CORE_LLUCTL0_SUPPORT_P4(x)          (((uint32_t)(((uint32_t)(x)) << USB3_CORE_LLUCTL0_SUPPORT_P4_SHIFT)) & USB3_CORE_LLUCTL0_SUPPORT_P4_MASK)

#define USB3_CORE_LLUCTL0_SUPPORT_P4_PG_MASK     (0x20000000U)
#define USB3_CORE_LLUCTL0_SUPPORT_P4_PG_SHIFT    (29U)
/*! SUPPORT_P4_PG - PHY P4 Power Gate Mode (PG) Enabled */
#define USB3_CORE_LLUCTL0_SUPPORT_P4_PG(x)       (((uint32_t)(((uint32_t)(x)) << USB3_CORE_LLUCTL0_SUPPORT_P4_PG_SHIFT)) & USB3_CORE_LLUCTL0_SUPPORT_P4_PG_MASK)
/*! @} */

/*! @name LPTMDPDELAY0 - Link Datapath Delay */
/*! @{ */

#define USB3_CORE_LPTMDPDELAY0_P3CPMP4_RESIDENCY_MASK (0x3FFC00U)
#define USB3_CORE_LPTMDPDELAY0_P3CPMP4_RESIDENCY_SHIFT (10U)
/*! P3CPMP4_RESIDENCY - Programmable PM_ENTRY_TIMER */
#define USB3_CORE_LPTMDPDELAY0_P3CPMP4_RESIDENCY(x) (((uint32_t)(((uint32_t)(x)) << USB3_CORE_LPTMDPDELAY0_P3CPMP4_RESIDENCY_SHIFT)) & USB3_CORE_LPTMDPDELAY0_P3CPMP4_RESIDENCY_MASK)
/*! @} */

/*! @name BU3RHBDBG - U3 Root Hub Debug */
/*! @{ */

#define USB3_CORE_BU3RHBDBG_TPCFG_TOUT_CTRL_MASK (0x8U)
#define USB3_CORE_BU3RHBDBG_TPCFG_TOUT_CTRL_SHIFT (3U)
/*! TPCFG_TOUT_CTRL
 *  0b0..The port configuration timeout counter does not reset if the link enters recovery or exits U0.
 *  0b1..The port configuration timeout counter resets when the link is not in U0.
 */
#define USB3_CORE_BU3RHBDBG_TPCFG_TOUT_CTRL(x)   (((uint32_t)(((uint32_t)(x)) << USB3_CORE_BU3RHBDBG_TPCFG_TOUT_CTRL_SHIFT)) & USB3_CORE_BU3RHBDBG_TPCFG_TOUT_CTRL_MASK)
/*! @} */

/*! @name BRSERRCNT - Block RAM Single Bit Error Count */
/*! @{ */

#define USB3_CORE_BRSERRCNT_RAM0SERRCNT_MASK     (0xFFU)
#define USB3_CORE_BRSERRCNT_RAM0SERRCNT_SHIFT    (0U)
/*! RAM0SERRCNT - RAM0 Single bit Error Count */
#define USB3_CORE_BRSERRCNT_RAM0SERRCNT(x)       (((uint32_t)(((uint32_t)(x)) << USB3_CORE_BRSERRCNT_RAM0SERRCNT_SHIFT)) & USB3_CORE_BRSERRCNT_RAM0SERRCNT_MASK)

#define USB3_CORE_BRSERRCNT_RAM1SERRCNT_MASK     (0xFF00U)
#define USB3_CORE_BRSERRCNT_RAM1SERRCNT_SHIFT    (8U)
/*! RAM1SERRCNT - RAM1 Single bit Error Count */
#define USB3_CORE_BRSERRCNT_RAM1SERRCNT(x)       (((uint32_t)(((uint32_t)(x)) << USB3_CORE_BRSERRCNT_RAM1SERRCNT_SHIFT)) & USB3_CORE_BRSERRCNT_RAM1SERRCNT_MASK)

#define USB3_CORE_BRSERRCNT_RAM2SERRCNT_MASK     (0xFF0000U)
#define USB3_CORE_BRSERRCNT_RAM2SERRCNT_SHIFT    (16U)
/*! RAM2SERRCNT - RAM2 Single bit Error Count */
#define USB3_CORE_BRSERRCNT_RAM2SERRCNT(x)       (((uint32_t)(((uint32_t)(x)) << USB3_CORE_BRSERRCNT_RAM2SERRCNT_SHIFT)) & USB3_CORE_BRSERRCNT_RAM2SERRCNT_MASK)
/*! @} */

/*! @name BRMERRCNT - Block RAM Multiple Bit Error Count */
/*! @{ */

#define USB3_CORE_BRMERRCNT_RAM0MERRCNT_MASK     (0xFFU)
#define USB3_CORE_BRMERRCNT_RAM0MERRCNT_SHIFT    (0U)
/*! RAM0MERRCNT - RAM0 Multiple bit Error Count */
#define USB3_CORE_BRMERRCNT_RAM0MERRCNT(x)       (((uint32_t)(((uint32_t)(x)) << USB3_CORE_BRMERRCNT_RAM0MERRCNT_SHIFT)) & USB3_CORE_BRMERRCNT_RAM0MERRCNT_MASK)

#define USB3_CORE_BRMERRCNT_RAM1MERRCNT_MASK     (0xFF00U)
#define USB3_CORE_BRMERRCNT_RAM1MERRCNT_SHIFT    (8U)
/*! RAM1MERRCNT - RAM1 Multiple bit Error Count */
#define USB3_CORE_BRMERRCNT_RAM1MERRCNT(x)       (((uint32_t)(((uint32_t)(x)) << USB3_CORE_BRMERRCNT_RAM1MERRCNT_SHIFT)) & USB3_CORE_BRMERRCNT_RAM1MERRCNT_MASK)

#define USB3_CORE_BRMERRCNT_RAM2MERRCNT_MASK     (0xFF0000U)
#define USB3_CORE_BRMERRCNT_RAM2MERRCNT_SHIFT    (16U)
/*! RAM2MERRCNT - RAM2 Multiple bit Error Count */
#define USB3_CORE_BRMERRCNT_RAM2MERRCNT(x)       (((uint32_t)(((uint32_t)(x)) << USB3_CORE_BRMERRCNT_RAM2MERRCNT_SHIFT)) & USB3_CORE_BRMERRCNT_RAM2MERRCNT_MASK)
/*! @} */

/*! @name BRMECCERR - Block RAM ECC Error Vector */
/*! @{ */

#define USB3_CORE_BRMECCERR_RAMMERRVEC_MASK      (0x7U)
#define USB3_CORE_BRMECCERR_RAMMERRVEC_SHIFT     (0U)
/*! RAMMERRVEC - RAM Multiple Error Vector */
#define USB3_CORE_BRMECCERR_RAMMERRVEC(x)        (((uint32_t)(((uint32_t)(x)) << USB3_CORE_BRMECCERR_RAMMERRVEC_SHIFT)) & USB3_CORE_BRMECCERR_RAMMERRVEC_MASK)

#define USB3_CORE_BRMECCERR_RAMSERRVEC_MASK      (0x38U)
#define USB3_CORE_BRMECCERR_RAMSERRVEC_SHIFT     (3U)
/*! RAMSERRVEC - RAM Single Error Vector */
#define USB3_CORE_BRMECCERR_RAMSERRVEC(x)        (((uint32_t)(((uint32_t)(x)) << USB3_CORE_BRMECCERR_RAMSERRVEC_SHIFT)) & USB3_CORE_BRMECCERR_RAMSERRVEC_MASK)

#define USB3_CORE_BRMECCERR_RAMMERR_MASK         (0x40U)
#define USB3_CORE_BRMECCERR_RAMMERR_SHIFT        (6U)
/*! RAMMERR - RAM Multiple bit Error Status */
#define USB3_CORE_BRMECCERR_RAMMERR(x)           (((uint32_t)(((uint32_t)(x)) << USB3_CORE_BRMECCERR_RAMMERR_SHIFT)) & USB3_CORE_BRMECCERR_RAMMERR_MASK)

#define USB3_CORE_BRMECCERR_RAMSERR_MASK         (0x80U)
#define USB3_CORE_BRMECCERR_RAMSERR_SHIFT        (7U)
/*! RAMSERR - RAM Single bit Error Status */
#define USB3_CORE_BRMECCERR_RAMSERR(x)           (((uint32_t)(((uint32_t)(x)) << USB3_CORE_BRMECCERR_RAMSERR_SHIFT)) & USB3_CORE_BRMECCERR_RAMSERR_MASK)
/*! @} */

/*! @name BRERRCTL - Block RAM ECC Error Control */
/*! @{ */

#define USB3_CORE_BRERRCTL_RMERRCLR_MASK         (0x1U)
#define USB3_CORE_BRERRCTL_RMERRCLR_SHIFT        (0U)
/*! RMERRCLR - RAM Multiple bit Error Clear */
#define USB3_CORE_BRERRCTL_RMERRCLR(x)           (((uint32_t)(((uint32_t)(x)) << USB3_CORE_BRERRCTL_RMERRCLR_SHIFT)) & USB3_CORE_BRERRCTL_RMERRCLR_MASK)

#define USB3_CORE_BRERRCTL_RSERRCLR_MASK         (0x2U)
#define USB3_CORE_BRERRCTL_RSERRCLR_SHIFT        (1U)
/*! RSERRCLR - RAM Single bit Error Clear */
#define USB3_CORE_BRERRCTL_RSERRCLR(x)           (((uint32_t)(((uint32_t)(x)) << USB3_CORE_BRERRCTL_RSERRCLR_SHIFT)) & USB3_CORE_BRERRCTL_RSERRCLR_MASK)

#define USB3_CORE_BRERRCTL_ECCEN_MASK            (0x4U)
#define USB3_CORE_BRERRCTL_ECCEN_SHIFT           (2U)
/*! ECCEN - ECC Enable (1) or Disable (0) */
#define USB3_CORE_BRERRCTL_ECCEN(x)              (((uint32_t)(((uint32_t)(x)) << USB3_CORE_BRERRCTL_ECCEN_SHIFT)) & USB3_CORE_BRERRCTL_ECCEN_MASK)

#define USB3_CORE_BRERRCTL_ECCERRINJECT_MASK     (0x8U)
#define USB3_CORE_BRERRCTL_ECCERRINJECT_SHIFT    (3U)
/*! ECCERRINJECT
 *  0b0..No ECC error injected
 *  0b1..Inject ECC error
 */
#define USB3_CORE_BRERRCTL_ECCERRINJECT(x)       (((uint32_t)(((uint32_t)(x)) << USB3_CORE_BRERRCTL_ECCERRINJECT_SHIFT)) & USB3_CORE_BRERRCTL_ECCERRINJECT_MASK)
/*! @} */

/*! @name BRAMADDRERR - Block RAM0 Address Error..Block RAM2 Address Error */
/*! @{ */

#define USB3_CORE_BRAMADDRERR_RAM0ADDRLOC_MASK   (0xFFFFU)
#define USB3_CORE_BRAMADDRERR_RAM0ADDRLOC_SHIFT  (0U)
/*! RAM0ADDRLOC - RAM0 Address Location */
#define USB3_CORE_BRAMADDRERR_RAM0ADDRLOC(x)     (((uint32_t)(((uint32_t)(x)) << USB3_CORE_BRAMADDRERR_RAM0ADDRLOC_SHIFT)) & USB3_CORE_BRAMADDRERR_RAM0ADDRLOC_MASK)

#define USB3_CORE_BRAMADDRERR_RAM1ADDRLOC_MASK   (0xFFFFU)
#define USB3_CORE_BRAMADDRERR_RAM1ADDRLOC_SHIFT  (0U)
/*! RAM1ADDRLOC - RAM1 Address Location */
#define USB3_CORE_BRAMADDRERR_RAM1ADDRLOC(x)     (((uint32_t)(((uint32_t)(x)) << USB3_CORE_BRAMADDRERR_RAM1ADDRLOC_SHIFT)) & USB3_CORE_BRAMADDRERR_RAM1ADDRLOC_MASK)

#define USB3_CORE_BRAMADDRERR_RAM2ADDRLOC_MASK   (0xFFFFU)
#define USB3_CORE_BRAMADDRERR_RAM2ADDRLOC_SHIFT  (0U)
/*! RAM2ADDRLOC - RAM2 Address Location */
#define USB3_CORE_BRAMADDRERR_RAM2ADDRLOC(x)     (((uint32_t)(((uint32_t)(x)) << USB3_CORE_BRAMADDRERR_RAM2ADDRLOC_SHIFT)) & USB3_CORE_BRAMADDRERR_RAM2ADDRLOC_MASK)
/*! @} */


/*!
 * @}
 */ /* end of group USB3_CORE_Register_Masks */


/*!
 * @}
 */ /* end of group USB3_CORE_Peripheral_Access_Layer */


/*
** End of section using anonymous unions
*/

#if defined(__ARMCC_VERSION)
  #if (__ARMCC_VERSION >= 6010050)
    #pragma clang diagnostic pop
  #else
    #pragma pop
  #endif
#elif defined(__GNUC__)
  /* leave anonymous unions enabled */
#elif defined(__IAR_SYSTEMS_ICC__)
  #pragma language=default
#else
  #error Not supported compiler type
#endif

/*!
 * @}
 */ /* end of group Peripheral_access_layer */


#endif  /* PERI_USB3_CORE_H_ */

