INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 03:00:08 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : atax
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.171ns  (required time - arrival time)
  Source:                 mulf0/operator/sigProdExt_c2_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.470ns period=6.940ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.470ns period=6.940ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.940ns  (clk rise@6.940ns - clk rise@0.000ns)
  Data Path Delay:        6.755ns  (logic 2.364ns (34.998%)  route 4.391ns (65.002%))
  Logic Levels:           25  (CARRY4=12 LUT2=2 LUT4=3 LUT5=1 LUT6=7)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.423 - 6.940 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2103, unset)         0.508     0.508    mulf0/operator/clk
    SLICE_X41Y47         FDRE                                         r  mulf0/operator/sigProdExt_c2_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y47         FDRE (Prop_fdre_C_Q)         0.198     0.706 r  mulf0/operator/sigProdExt_c2_reg[21]/Q
                         net (fo=1, routed)           0.409     1.115    mulf0/operator/sigProdExt_c2[21]
    SLICE_X41Y46         LUT6 (Prop_lut6_I5_O)        0.121     1.236 r  mulf0/operator/level5_c1[6]_i_10/O
                         net (fo=1, routed)           0.161     1.397    mulf0/operator/level5_c1[6]_i_10_n_0
    SLICE_X39Y46         LUT6 (Prop_lut6_I3_O)        0.043     1.440 r  mulf0/operator/level5_c1[6]_i_6/O
                         net (fo=1, routed)           0.246     1.686    mulf0/operator/level5_c1[6]_i_6_n_0
    SLICE_X40Y45         LUT5 (Prop_lut5_I1_O)        0.043     1.729 r  mulf0/operator/level5_c1[6]_i_5/O
                         net (fo=1, routed)           0.000     1.729    mulf0/operator/RoundingAdder/S[0]
    SLICE_X40Y45         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.238     1.967 r  mulf0/operator/RoundingAdder/level5_c1_reg[6]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.967    mulf0/operator/RoundingAdder/level5_c1_reg[6]_i_4_n_0
    SLICE_X40Y46         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.017 r  mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_6/CO[3]
                         net (fo=1, routed)           0.000     2.017    mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_6_n_0
    SLICE_X40Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.067 r  mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_7/CO[3]
                         net (fo=1, routed)           0.000     2.067    mulf0/operator/RoundingAdder/level4_c1_reg[9]_i_7_n_0
    SLICE_X40Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.117 r  mulf0/operator/RoundingAdder/level4_c1_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     2.117    mulf0/operator/RoundingAdder/level4_c1_reg[1]_i_4_n_0
    SLICE_X40Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.167 r  mulf0/operator/RoundingAdder/level4_c1_reg[1]_i_5/CO[3]
                         net (fo=1, routed)           0.001     2.168    mulf0/operator/RoundingAdder/level4_c1_reg[1]_i_5_n_0
    SLICE_X40Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.218 r  mulf0/operator/RoundingAdder/i__carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     2.218    mulf0/operator/RoundingAdder/i__carry_i_9_n_0
    SLICE_X40Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.268 r  mulf0/operator/RoundingAdder/ltOp_carry__2_i_16/CO[3]
                         net (fo=1, routed)           0.000     2.268    mulf0/operator/RoundingAdder/ltOp_carry__2_i_16_n_0
    SLICE_X40Y52         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.050     2.318 r  mulf0/operator/RoundingAdder/ltOp_carry__2_i_11/CO[3]
                         net (fo=1, routed)           0.000     2.318    mulf0/operator/RoundingAdder/ltOp_carry__2_i_11_n_0
    SLICE_X40Y53         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.102     2.420 f  mulf0/operator/RoundingAdder/ltOp_carry__1_i_19/O[0]
                         net (fo=14, routed)          0.446     2.866    mulf0/operator/RoundingAdder/p_0_in[32]
    SLICE_X47Y50         LUT4 (Prop_lut4_I2_O)        0.119     2.985 r  mulf0/operator/RoundingAdder/level4_c1[9]_i_8/O
                         net (fo=34, routed)          0.448     3.434    mulf0/operator/RoundingAdder/level4_c1[9]_i_8_n_0
    SLICE_X44Y49         LUT4 (Prop_lut4_I2_O)        0.043     3.477 r  mulf0/operator/RoundingAdder/level5_c1[15]_i_25/O
                         net (fo=1, routed)           0.409     3.886    mulf0/operator/RoundingAdder/mulf0_result[1]
    SLICE_X47Y49         LUT6 (Prop_lut6_I1_O)        0.043     3.929 r  mulf0/operator/RoundingAdder/level5_c1[15]_i_22/O
                         net (fo=1, routed)           0.163     4.092    mulf0/operator/RoundingAdder/level5_c1[15]_i_22_n_0
    SLICE_X45Y49         LUT6 (Prop_lut6_I5_O)        0.043     4.135 f  mulf0/operator/RoundingAdder/level5_c1[15]_i_14/O
                         net (fo=1, routed)           0.300     4.435    mulf0/operator/RoundingAdder/addf0/ieee2nfloat_1/eqOp__21
    SLICE_X42Y52         LUT6 (Prop_lut6_I4_O)        0.043     4.478 r  mulf0/operator/RoundingAdder/level5_c1[15]_i_4/O
                         net (fo=9, routed)           0.228     4.706    control_merge1/tehb/control/excExpFracY_c0[22]
    SLICE_X42Y52         LUT2 (Prop_lut2_I1_O)        0.043     4.749 r  control_merge1/tehb/control/ltOp_carry__2_i_21/O
                         net (fo=1, routed)           0.162     4.911    mulf0/operator/RoundingAdder/ltOp_carry__2
    SLICE_X43Y53         LUT6 (Prop_lut6_I5_O)        0.043     4.954 r  mulf0/operator/RoundingAdder/ltOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000     4.954    addf0/operator/ltOp_carry__3_1[3]
    SLICE_X43Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     5.141 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.141    addf0/operator/ltOp_carry__2_n_0
    SLICE_X43Y54         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     5.268 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=95, routed)          0.368     5.636    control_merge1/tehb/control/CO[0]
    SLICE_X44Y53         LUT2 (Prop_lut2_I0_O)        0.130     5.766 r  control_merge1/tehb/control/i__carry_i_3/O
                         net (fo=1, routed)           0.173     5.939    addf0/operator/p_1_in[1]
    SLICE_X44Y54         CARRY4 (Prop_carry4_DI[1]_O[3])
                                                      0.285     6.224 r  addf0/operator/_inferred__1/i__carry/O[3]
                         net (fo=2, routed)           0.412     6.636    addf0/operator/RightShifterComponent/O[3]
    SLICE_X45Y55         LUT6 (Prop_lut6_I0_O)        0.120     6.756 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=7, routed)           0.101     6.857    mulf0/operator/RoundingAdder/ps_c1_reg[4]
    SLICE_X45Y55         LUT4 (Prop_lut4_I0_O)        0.043     6.900 r  mulf0/operator/RoundingAdder/level4_c1[24]_i_1/O
                         net (fo=15, routed)          0.363     7.263    addf0/operator/RightShifterComponent/level4_c1_reg[24]_0
    SLICE_X45Y57         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.940     6.940 r  
                                                      0.000     6.940 r  clk (IN)
                         net (fo=2103, unset)         0.483     7.423    addf0/operator/RightShifterComponent/clk
    SLICE_X45Y57         FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[11]/C
                         clock pessimism              0.000     7.423    
                         clock uncertainty           -0.035     7.387    
    SLICE_X45Y57         FDRE (Setup_fdre_C_R)       -0.295     7.092    addf0/operator/RightShifterComponent/level4_c1_reg[11]
  -------------------------------------------------------------------
                         required time                          7.092    
                         arrival time                          -7.263    
  -------------------------------------------------------------------
                         slack                                 -0.171    




