<html>
<head>
<meta http-equiv="content-type" content="text/html; charset=utf-8" />
<title>RTW Report - pFIR_Testing_Programmable_Upclocked_FIR_block.vhd</title>
<link rel="stylesheet" type="text/css" href="rtwreport.css"></link><script language="JavaScript" type="text/javascript" src="rtwreport_utils.js"></script>
<SCRIPT type="text/javascript" language="JavaScript" src="slwebview.js"></SCRIPT>
<SCRIPT type="text/javascript" language="JavaScript" src="id_mapping.js"></SCRIPT>
</head>
<body bgcolor="#eeeeee" onload="try {if (top) { if (top.rtwFileOnLoad) top.rtwFileOnLoad(window.document); else local_onload();}} catch(err) {};">
<p>
<table border="0" cellspacing="0" cellpadding="6" width="100%%" height="100%%"><tr><td width="100%%" valign="top" bgcolor="#ffffff">
<h4>File: <a href="../pFIR_Testing_Programmable_Upclocked_FIR_block.vhd" target="rtwreport_document_frame" id="linkToText_plain">pFIR_Testing_Programmable_Upclocked_FIR_block.vhd</a></h4>
<pre id="RTWcode">
<span><a class="LN" id="1">    1   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="2">    2   </a><span class="CT">-- </span>
</span><span><a class="LN" id="3">    3   </a><span class="CT">-- File Name: C:\Flat Earth\fpga-open-speech-tools\simulink_models\models\pFIR_Testing\hdlsrc\pFIR_Testing\pFIR_Testing_Programmable_Upclocked_FIR_block.vhd</span>
</span><span><a class="LN" id="4">    4   </a><span class="CT">-- </span>
</span><span><a class="LN" id="5">    5   </a><span class="CT">-- Generated by MATLAB 9.7 and HDL Coder 3.15</span>
</span><span><a class="LN" id="6">    6   </a><span class="CT">-- </span>
</span><span><a class="LN" id="7">    7   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="8">    8   </a>
</span><span><a class="LN" id="9">    9   </a>
</span><span><a class="LN" id="10">   10   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="11">   11   </a><span class="CT">-- </span>
</span><span><a class="LN" id="12">   12   </a><span class="CT">-- Module: pFIR_Testing_Programmable_Upclocked_FIR_block</span>
</span><span><a class="LN" id="13">   13   </a><span class="CT">-- Source Path: pFIR_Testing/dataplane/Test FIR with Custom FIR Libraries Sample Based Filtering/Right Channel Processing/Programmable </span>
</span><span><a class="LN" id="14">   14   </a><span class="CT">-- Upclocked FI</span>
</span><span><a class="LN" id="15">   15   </a><span class="CT">-- Hierarchy Level: 3</span>
</span><span><a class="LN" id="16">   16   </a><span class="CT">-- </span>
</span><span><a class="LN" id="17">   17   </a><span class="CT">-- -------------------------------------------------------------</span>
</span><span><a class="LN" id="18">   18   </a><span class="KW">LIBRARY</span> IEEE;
</span><span><a class="LN" id="19">   19   </a><span class="KW">USE</span> IEEE.std_logic_1164.<span class="KW">ALL</span>;
</span><span><a class="LN" id="20">   20   </a><span class="KW">USE</span> IEEE.numeric_std.<span class="KW">ALL</span>;
</span><span><a class="LN" id="21">   21   </a>
</span><span><a class="LN" id="22">   22   </a><span class="KW">ENTITY</span> pFIR_Testing_Programmable_Upclocked_FIR_block <span class="KW">IS</span>
</span><span><a class="LN" id="23">   23   </a>  <span class="KW">PORT</span>( clk                               :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="24">   24   </a>        reset                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="25">   25   </a>        enb_1_4_0                         :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="26">   26   </a>        enb_1_4_1                         :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="27">   27   </a>        enb_1_2048_0                      :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="28">   28   </a>        Data_in                           :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="29">   29   </a>        Valid_in                          :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="30">   30   </a>        Wr_Data                           :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="31">   31   </a>        Wr_Addr                           :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" id="32">   32   </a>        Wr_En                             :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- int32</span>
</span><span><a class="LN" id="33">   33   </a>        Data_out                          :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="34">   34   </a>        Valid_out                         :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="35">   35   </a>        RW_Dout                           :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="36">   36   </a>        );
</span><span><a class="LN" id="37">   37   </a><span class="KW">END</span> pFIR_Testing_Programmable_Upclocked_FIR_block;
</span><span><a class="LN" id="38">   38   </a>
</span><span><a class="LN" id="39">   39   </a>
</span><span><a class="LN" id="40">   40   </a><span class="KW">ARCHITECTURE</span> rtl <span class="KW">OF</span> pFIR_Testing_Programmable_Upclocked_FIR_block <span class="KW">IS</span>
</span><span><a class="LN" id="41">   41   </a>
</span><span><a class="LN" id="42">   42   </a>  <span class="KW">ATTRIBUTE</span> multstyle : string;
</span><span><a class="LN" id="43">   43   </a>
</span><span><a class="LN" id="44">   44   </a>  <span class="CT">-- Component Declarations</span>
</span><span><a class="LN" id="45">   45   </a>  <span class="KW">COMPONENT</span> pFIR_Testing_Addr_Gen_block
</span><span><a class="LN" id="46">   46   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="47">   47   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="48">   48   </a>          enb_1_4_0                       :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="49">   49   </a>          enb_1_2048_0                    :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="50">   50   </a>          Input_Addr                      :   <span class="KW">OUT</span>   std_logic_vector(8 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix9</span>
</span><span><a class="LN" id="51">   51   </a>          Data_History_Rd_addr            :   <span class="KW">OUT</span>   std_logic_vector(8 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix9</span>
</span><span><a class="LN" id="52">   52   </a>          End_of_sample_calc              :   <span class="KW">OUT</span>   std_logic;
</span><span><a class="LN" id="53">   53   </a>          b_k_addr                        :   <span class="KW">OUT</span>   std_logic_vector(8 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- ufix9</span>
</span><span><a class="LN" id="54">   54   </a>          );
</span><span><a class="LN" id="55">   55   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="56">   56   </a>
</span><span><a class="LN" id="57">   57   </a>  <span class="KW">COMPONENT</span> pFIR_Testing_SimpleDualPortRAM_generic
</span><span><a class="LN" id="58">   58   </a>    <span class="KW">GENERIC</span>( AddrWidth                    : integer;
</span><span><a class="LN" id="59">   59   </a>             DataWidth                    : integer
</span><span><a class="LN" id="60">   60   </a>             );
</span><span><a class="LN" id="61">   61   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="62">   62   </a>          enb_1_4_0                       :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="63">   63   </a>          wr_din                          :   <span class="KW">IN</span>    std_logic_vector(DataWidth - 1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- generic width</span>
</span><span><a class="LN" id="64">   64   </a>          wr_addr                         :   <span class="KW">IN</span>    std_logic_vector(AddrWidth - 1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- generic width</span>
</span><span><a class="LN" id="65">   65   </a>          wr_en                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="66">   66   </a>          rd_addr                         :   <span class="KW">IN</span>    std_logic_vector(AddrWidth - 1 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- generic width</span>
</span><span><a class="LN" id="67">   67   </a>          rd_dout                         :   <span class="KW">OUT</span>   std_logic_vector(DataWidth - 1 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- generic width</span>
</span><span><a class="LN" id="68">   68   </a>          );
</span><span><a class="LN" id="69">   69   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="70">   70   </a>
</span><span><a class="LN" id="71">   71   </a>  <span class="KW">COMPONENT</span> pFIR_Testing_B_k_Memory_Block2_block
</span><span><a class="LN" id="72">   72   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="73">   73   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="74">   74   </a>          enb_1_4_0                       :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="75">   75   </a>          din_A                           :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="76">   76   </a>          addr_A                          :   <span class="KW">IN</span>    std_logic_vector(8 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix9</span>
</span><span><a class="LN" id="77">   77   </a>          we_A                            :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="78">   78   </a>          din_B                           :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="79">   79   </a>          addr_B                          :   <span class="KW">IN</span>    std_logic_vector(8 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix9</span>
</span><span><a class="LN" id="80">   80   </a>          we_B                            :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="81">   81   </a>          dout_A                          :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="82">   82   </a>          dout_B                          :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0)  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="83">   83   </a>          );
</span><span><a class="LN" id="84">   84   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="85">   85   </a>
</span><span><a class="LN" id="86">   86   </a>  <span class="KW">COMPONENT</span> pFIR_Testing_Multiply_And_Sum_block
</span><span><a class="LN" id="87">   87   </a>    <span class="KW">PORT</span>( clk                             :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="88">   88   </a>          reset                           :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="89">   89   </a>          enb_1_4_0                       :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="90">   90   </a>          x_n_i                           :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="91">   91   </a>          End_of_sample_calc              :   <span class="KW">IN</span>    std_logic;
</span><span><a class="LN" id="92">   92   </a>          b_i                             :   <span class="KW">IN</span>    std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="93">   93   </a>          Filtered_Output                 :   <span class="KW">OUT</span>   std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="94">   94   </a>          Output_Valid                    :   <span class="KW">OUT</span>   std_logic
</span><span><a class="LN" id="95">   95   </a>          );
</span><span><a class="LN" id="96">   96   </a>  <span class="KW">END</span> <span class="KW">COMPONENT</span>;
</span><span><a class="LN" id="97">   97   </a>
</span><span><a class="LN" id="98">   98   </a>  <span class="CT">-- Component Configuration Statements</span>
</span><span><a class="LN" id="99">   99   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : pFIR_Testing_Addr_Gen_block
</span><span><a class="LN" id="100">  100   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.pFIR_Testing_Addr_Gen_block(rtl);
</span><span><a class="LN" id="101">  101   </a>
</span><span><a class="LN" id="102">  102   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : pFIR_Testing_SimpleDualPortRAM_generic
</span><span><a class="LN" id="103">  103   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.pFIR_Testing_SimpleDualPortRAM_generic(rtl);
</span><span><a class="LN" id="104">  104   </a>
</span><span><a class="LN" id="105">  105   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : pFIR_Testing_B_k_Memory_Block2_block
</span><span><a class="LN" id="106">  106   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.pFIR_Testing_B_k_Memory_Block2_block(rtl);
</span><span><a class="LN" id="107">  107   </a>
</span><span><a class="LN" id="108">  108   </a>  <span class="KW">FOR</span> <span class="KW">ALL</span> : pFIR_Testing_Multiply_And_Sum_block
</span><span><a class="LN" id="109">  109   </a>    <span class="KW">USE</span> <span class="KW">ENTITY</span> work.pFIR_Testing_Multiply_And_Sum_block(rtl);
</span><span><a class="LN" id="110">  110   </a>
</span><span><a class="LN" id="111">  111   </a>  <span class="CT">-- Signals</span>
</span><span><a class="LN" id="112">  112   </a>  <span class="KW">SIGNAL</span> Data_in_signed                   : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="113">  113   </a>  <span class="KW">SIGNAL</span> Rate_Transition1_out1            : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="114">  114   </a>  <span class="KW">SIGNAL</span> Addr_Gen_out1                    : std_logic_vector(8 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix9</span>
</span><span><a class="LN" id="115">  115   </a>  <span class="KW">SIGNAL</span> Addr_Gen_out2                    : std_logic_vector(8 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix9</span>
</span><span><a class="LN" id="116">  116   </a>  <span class="KW">SIGNAL</span> Addr_Gen_out3                    : std_logic;
</span><span><a class="LN" id="117">  117   </a>  <span class="KW">SIGNAL</span> Addr_Gen_out4                    : std_logic_vector(8 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix9</span>
</span><span><a class="LN" id="118">  118   </a>  <span class="KW">SIGNAL</span> Addr_Gen_out1_unsigned           : unsigned(8 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix9</span>
</span><span><a class="LN" id="119">  119   </a>  <span class="KW">SIGNAL</span> Rate_Transition1_out1_1          : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="120">  120   </a>  <span class="KW">SIGNAL</span> Addr_Gen_out1_1                  : unsigned(8 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix9</span>
</span><span><a class="LN" id="121">  121   </a>  <span class="KW">SIGNAL</span> Rate_Transition2_out1            : std_logic;
</span><span><a class="LN" id="122">  122   </a>  <span class="KW">SIGNAL</span> Rate_Transition2_out1_1          : std_logic;
</span><span><a class="LN" id="123">  123   </a>  <span class="KW">SIGNAL</span> Addr_Gen_out2_unsigned           : unsigned(8 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix9</span>
</span><span><a class="LN" id="124">  124   </a>  <span class="KW">SIGNAL</span> Data_Type_Conversion4_out1       : std_logic;
</span><span><a class="LN" id="125">  125   </a>  <span class="KW">SIGNAL</span> Addr_Gen_out2_1                  : unsigned(8 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix9</span>
</span><span><a class="LN" id="126">  126   </a>  <span class="KW">SIGNAL</span> x_n_i                            : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="127">  127   </a>  <span class="KW">SIGNAL</span> Alignment_Delay_out1             : std_logic;
</span><span><a class="LN" id="128">  128   </a>  <span class="KW">SIGNAL</span> Wr_Data_signed                   : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="129">  129   </a>  <span class="KW">SIGNAL</span> Rate_Transition3_out1            : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="130">  130   </a>  <span class="KW">SIGNAL</span> Wr_Addr_unsigned                 : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" id="131">  131   </a>  <span class="KW">SIGNAL</span> Rate_Transition4_out1            : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" id="132">  132   </a>  <span class="KW">SIGNAL</span> Wr_En_signed                     : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- int32</span>
</span><span><a class="LN" id="133">  133   </a>  <span class="KW">SIGNAL</span> Rate_Transition5_out1            : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- int32</span>
</span><span><a class="LN" id="134">  134   </a>  <span class="KW">SIGNAL</span> Rate_Transition3_out1_1          : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="135">  135   </a>  <span class="KW">SIGNAL</span> Rate_Transition4_out1_1          : unsigned(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- uint32</span>
</span><span><a class="LN" id="136">  136   </a>  <span class="KW">SIGNAL</span> Data_Type_Conversion2_out1       : unsigned(8 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix9</span>
</span><span><a class="LN" id="137">  137   </a>  <span class="KW">SIGNAL</span> Rate_Transition5_out1_1          : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- int32</span>
</span><span><a class="LN" id="138">  138   </a>  <span class="KW">SIGNAL</span> Data_Type_Conversion3_out1       : std_logic;
</span><span><a class="LN" id="139">  139   </a>  <span class="KW">SIGNAL</span> Never_write_B2_out1              : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="140">  140   </a>  <span class="KW">SIGNAL</span> Always_read_B2_out1              : std_logic;
</span><span><a class="LN" id="141">  141   </a>  <span class="KW">SIGNAL</span> B_k_Memory_Block2_out1           : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="142">  142   </a>  <span class="KW">SIGNAL</span> b_i                              : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="143">  143   </a>  <span class="KW">SIGNAL</span> Multiply_And_Sum_out1            : std_logic_vector(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- ufix32</span>
</span><span><a class="LN" id="144">  144   </a>  <span class="KW">SIGNAL</span> Multiply_And_Sum_out2            : std_logic;
</span><span><a class="LN" id="145">  145   </a>  <span class="KW">SIGNAL</span> Multiply_And_Sum_out2_1          : std_logic;
</span><span><a class="LN" id="146">  146   </a>  <span class="KW">SIGNAL</span> Multiply_And_Sum_out1_signed     : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="147">  147   </a>  <span class="KW">SIGNAL</span> Output_memory_out1               : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="148">  148   </a>  <span class="KW">SIGNAL</span> Output_Stabalizer_out1           : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="149">  149   </a>  <span class="KW">SIGNAL</span> Rate_Transition_out1             : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="150">  150   </a>  <span class="KW">SIGNAL</span> Valid_align3_reg                 : std_logic_vector(0 <span class="KW">TO</span> 2);  <span class="CT">-- ufix1 [3]</span>
</span><span><a class="LN" id="151">  151   </a>  <span class="KW">SIGNAL</span> Valid_align3_out1                : std_logic;
</span><span><a class="LN" id="152">  152   </a>  <span class="KW">SIGNAL</span> Rate_Transition7_out1            : std_logic;
</span><span><a class="LN" id="153">  153   </a>  <span class="KW">SIGNAL</span> B_k_Memory_Block2_out1_signed    : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="154">  154   </a>  <span class="KW">SIGNAL</span> Rate_Transition6_out1            : signed(31 <span class="KW">DOWNTO</span> 0);  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="155">  155   </a>
</span><span><a class="LN" id="156">  156   </a><span class="KW">BEGIN</span>
</span><span><a class="LN" id="157">  157   </a>  <span class="CT">-- B_ks will be programmable eventually.</span>
</span><span><a class="LN" id="158">  158   </a>  <span class="CT">-- For the Conference, they will be preset.</span>
</span><span><a class="LN" id="159">  159   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="160">  160   </a>  <span class="CT">-- consider desired output rate</span>
</span><span><a class="LN" id="161">  161   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="162">  162   </a>  <span class="CT">-- try delaying Valid_in by 3 in fast time, set that to Valid_out after rate transition</span>
</span><span><a class="LN" id="163">  163   </a>
</span><span><a class="LN" id="164">  164   </a>  <span class="CT">-- '<a href="matlab:coder.internal.code2model('pFIR_Testing:1882:6')" name="code2model"><font color="#117755"><i>&lt;S27&gt;/Addr_Gen </i></font></a>'</span>
</span><span><a class="LN" id="165">  165   </a>  u_Addr_Gen : pFIR_Testing_Addr_Gen_block
</span><span><a class="LN" id="166">  166   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="167">  167   </a>              reset =&gt; reset,
</span><span><a class="LN" id="168">  168   </a>              enb_1_4_0 =&gt; enb_1_4_0,
</span><span><a class="LN" id="169">  169   </a>              enb_1_2048_0 =&gt; enb_1_2048_0,
</span><span><a class="LN" id="170">  170   </a>              Input_Addr =&gt; Addr_Gen_out1,  <span class="CT">-- ufix9</span>
</span><span><a class="LN" id="171">  171   </a>              Data_History_Rd_addr =&gt; Addr_Gen_out2,  <span class="CT">-- ufix9</span>
</span><span><a class="LN" id="172">  172   </a>              End_of_sample_calc =&gt; Addr_Gen_out3,
</span><span><a class="LN" id="173">  173   </a>              b_k_addr =&gt; Addr_Gen_out4  <span class="CT">-- ufix9</span>
</span><span><a class="LN" id="174">  174   </a>              );
</span><span><a class="LN" id="175">  175   </a>
</span><span><a class="LN" id="176">  176   </a>  <span class="CT">-- '<a href="matlab:coder.internal.code2model('pFIR_Testing:1882:23')" name="code2model"><font color="#117755"><i>&lt;S27&gt;/Input_Data_Circular_Buffer</i></font></a>'</span>
</span><span><a class="LN" id="177">  177   </a>  u_Input_Data_Circular_Buffer : pFIR_Testing_SimpleDualPortRAM_generic
</span><span><a class="LN" id="178">  178   </a>    <span class="KW">GENERIC</span> <span class="KW">MAP</span>( AddrWidth =&gt; 9,
</span><span><a class="LN" id="179">  179   </a>                 DataWidth =&gt; 32
</span><span><a class="LN" id="180">  180   </a>                 )
</span><span><a class="LN" id="181">  181   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="182">  182   </a>              enb_1_4_0 =&gt; enb_1_4_0,
</span><span><a class="LN" id="183">  183   </a>              wr_din =&gt; std_logic_vector(Rate_Transition1_out1_1),
</span><span><a class="LN" id="184">  184   </a>              wr_addr =&gt; std_logic_vector(Addr_Gen_out1_1),
</span><span><a class="LN" id="185">  185   </a>              wr_en =&gt; Data_Type_Conversion4_out1,
</span><span><a class="LN" id="186">  186   </a>              rd_addr =&gt; std_logic_vector(Addr_Gen_out2_1),
</span><span><a class="LN" id="187">  187   </a>              rd_dout =&gt; x_n_i
</span><span><a class="LN" id="188">  188   </a>              );
</span><span><a class="LN" id="189">  189   </a>
</span><span><a class="LN" id="190">  190   </a>  <span class="CT">-- '<a href="matlab:coder.internal.code2model('pFIR_Testing:1882:22')" name="code2model"><font color="#117755"><i>&lt;S27&gt;/B_k_Memory_Block2</i></font></a>'</span>
</span><span><a class="LN" id="191">  191   </a>  u_B_k_Memory_Block2 : pFIR_Testing_B_k_Memory_Block2_block
</span><span><a class="LN" id="192">  192   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="193">  193   </a>              reset =&gt; reset,
</span><span><a class="LN" id="194">  194   </a>              enb_1_4_0 =&gt; enb_1_4_0,
</span><span><a class="LN" id="195">  195   </a>              din_A =&gt; std_logic_vector(Rate_Transition3_out1_1),  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="196">  196   </a>              addr_A =&gt; std_logic_vector(Data_Type_Conversion2_out1),  <span class="CT">-- ufix9</span>
</span><span><a class="LN" id="197">  197   </a>              we_A =&gt; Data_Type_Conversion3_out1,
</span><span><a class="LN" id="198">  198   </a>              din_B =&gt; std_logic_vector(Never_write_B2_out1),  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="199">  199   </a>              addr_B =&gt; Addr_Gen_out4,  <span class="CT">-- ufix9</span>
</span><span><a class="LN" id="200">  200   </a>              we_B =&gt; Always_read_B2_out1,
</span><span><a class="LN" id="201">  201   </a>              dout_A =&gt; B_k_Memory_Block2_out1,  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="202">  202   </a>              dout_B =&gt; b_i  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="203">  203   </a>              );
</span><span><a class="LN" id="204">  204   </a>
</span><span><a class="LN" id="205">  205   </a>  <span class="CT">-- '<a href="matlab:coder.internal.code2model('pFIR_Testing:1882:25')" name="code2model"><font color="#117755"><i>&lt;S27&gt;/Multiply_And_Sum</i></font></a>'</span>
</span><span><a class="LN" id="206">  206   </a>  u_Multiply_And_Sum : pFIR_Testing_Multiply_And_Sum_block
</span><span><a class="LN" id="207">  207   </a>    <span class="KW">PORT</span> <span class="KW">MAP</span>( clk =&gt; clk,
</span><span><a class="LN" id="208">  208   </a>              reset =&gt; reset,
</span><span><a class="LN" id="209">  209   </a>              enb_1_4_0 =&gt; enb_1_4_0,
</span><span><a class="LN" id="210">  210   </a>              x_n_i =&gt; x_n_i,  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="211">  211   </a>              End_of_sample_calc =&gt; Alignment_Delay_out1,
</span><span><a class="LN" id="212">  212   </a>              b_i =&gt; b_i,  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="213">  213   </a>              Filtered_Output =&gt; Multiply_And_Sum_out1,  <span class="CT">-- sfix32_En28</span>
</span><span><a class="LN" id="214">  214   </a>              Output_Valid =&gt; Multiply_And_Sum_out2
</span><span><a class="LN" id="215">  215   </a>              );
</span><span><a class="LN" id="216">  216   </a>
</span><span><a class="LN" id="217">  217   </a>  Data_in_signed &lt;= signed(Data_in);
</span><span><a class="LN" id="218">  218   </a>
</span><span><a class="LN" id="219">  219   </a>  <span class="CT">-- '<a href="matlab:coder.internal.code2model('pFIR_Testing:1882:45')" name="code2model"><font color="#117755"><i>&lt;S27&gt;/Rate Transition1</i></font></a>'</span>
</span><span><a class="LN" id="220">  220   </a>  Rate_Transition1_output_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="221">  221   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="222">  222   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="223">  223   </a>      Rate_Transition1_out1 &lt;= to_signed(0, 32);
</span><span><a class="LN" id="224">  224   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="225">  225   </a>      <span class="KW">IF</span> enb_1_4_1 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="226">  226   </a>        Rate_Transition1_out1 &lt;= Data_in_signed;
</span><span><a class="LN" id="227">  227   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="228">  228   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="229">  229   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Rate_Transition1_output_process;
</span><span><a class="LN" id="230">  230   </a>
</span><span><a class="LN" id="231">  231   </a>
</span><span><a class="LN" id="232">  232   </a>  Addr_Gen_out1_unsigned &lt;= unsigned(Addr_Gen_out1);
</span><span><a class="LN" id="233">  233   </a>
</span><span><a class="LN" id="234">  234   </a>  <span class="CT">-- '<a href="matlab:coder.internal.code2model('pFIR_Testing:1882:63')" name="code2model"><font color="#117755"><i>&lt;S27&gt;/Data Type Conversion</i></font></a>'</span>
</span><span><a class="LN" id="235">  235   </a>  PipelineRegister_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="236">  236   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="237">  237   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="238">  238   </a>      Rate_Transition1_out1_1 &lt;= to_signed(0, 32);
</span><span><a class="LN" id="239">  239   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="240">  240   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="241">  241   </a>        Rate_Transition1_out1_1 &lt;= Rate_Transition1_out1;
</span><span><a class="LN" id="242">  242   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="243">  243   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="244">  244   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> PipelineRegister_process;
</span><span><a class="LN" id="245">  245   </a>
</span><span><a class="LN" id="246">  246   </a>
</span><span><a class="LN" id="247">  247   </a>  delayMatch_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="248">  248   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="249">  249   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="250">  250   </a>      Addr_Gen_out1_1 &lt;= to_unsigned(16#000#, 9);
</span><span><a class="LN" id="251">  251   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="252">  252   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="253">  253   </a>        Addr_Gen_out1_1 &lt;= Addr_Gen_out1_unsigned;
</span><span><a class="LN" id="254">  254   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="255">  255   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="256">  256   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch_process;
</span><span><a class="LN" id="257">  257   </a>
</span><span><a class="LN" id="258">  258   </a>
</span><span><a class="LN" id="259">  259   </a>  <span class="CT">-- '<a href="matlab:coder.internal.code2model('pFIR_Testing:1882:46')" name="code2model"><font color="#117755"><i>&lt;S27&gt;/Rate Transition2</i></font></a>'</span>
</span><span><a class="LN" id="260">  260   </a>  Rate_Transition2_output_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="261">  261   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="262">  262   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="263">  263   </a>      Rate_Transition2_out1 &lt;= '0';
</span><span><a class="LN" id="264">  264   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="265">  265   </a>      <span class="KW">IF</span> enb_1_4_1 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="266">  266   </a>        Rate_Transition2_out1 &lt;= Valid_in;
</span><span><a class="LN" id="267">  267   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="268">  268   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="269">  269   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Rate_Transition2_output_process;
</span><span><a class="LN" id="270">  270   </a>
</span><span><a class="LN" id="271">  271   </a>
</span><span><a class="LN" id="272">  272   </a>  PipelineRegister1_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="273">  273   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="274">  274   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="275">  275   </a>      Rate_Transition2_out1_1 &lt;= '0';
</span><span><a class="LN" id="276">  276   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="277">  277   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="278">  278   </a>        Rate_Transition2_out1_1 &lt;= Rate_Transition2_out1;
</span><span><a class="LN" id="279">  279   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="280">  280   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="281">  281   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> PipelineRegister1_process;
</span><span><a class="LN" id="282">  282   </a>
</span><span><a class="LN" id="283">  283   </a>
</span><span><a class="LN" id="284">  284   </a>  Addr_Gen_out2_unsigned &lt;= unsigned(Addr_Gen_out2);
</span><span><a class="LN" id="285">  285   </a>
</span><span><a class="LN" id="286">  286   </a>  <span class="CT">-- '<a href="matlab:coder.internal.code2model('pFIR_Testing:1882:67')" name="code2model"><font color="#117755"><i>&lt;S27&gt;/Data Type Conversion4</i></font></a>'</span>
</span><span><a class="LN" id="287">  287   </a>
</span><span><a class="LN" id="288">  288   </a>  Data_Type_Conversion4_out1 &lt;= '1' <span class="KW">WHEN</span> Rate_Transition2_out1_1 /= '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="289">  289   </a>      '0';
</span><span><a class="LN" id="290">  290   </a>
</span><span><a class="LN" id="291">  291   </a>  delayMatch1_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="292">  292   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="293">  293   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="294">  294   </a>      Addr_Gen_out2_1 &lt;= to_unsigned(16#000#, 9);
</span><span><a class="LN" id="295">  295   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="296">  296   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="297">  297   </a>        Addr_Gen_out2_1 &lt;= Addr_Gen_out2_unsigned;
</span><span><a class="LN" id="298">  298   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="299">  299   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="300">  300   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch1_process;
</span><span><a class="LN" id="301">  301   </a>
</span><span><a class="LN" id="302">  302   </a>
</span><span><a class="LN" id="303">  303   </a>  <span class="CT">-- '<a href="matlab:coder.internal.code2model('pFIR_Testing:1882:20')" name="code2model"><font color="#117755"><i>&lt;S27&gt;/Alignment_Delay</i></font></a>'</span>
</span><span><a class="LN" id="304">  304   </a>  Alignment_Delay_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="305">  305   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="306">  306   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="307">  307   </a>      Alignment_Delay_out1 &lt;= '0';
</span><span><a class="LN" id="308">  308   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="309">  309   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="310">  310   </a>        Alignment_Delay_out1 &lt;= Addr_Gen_out3;
</span><span><a class="LN" id="311">  311   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="312">  312   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="313">  313   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Alignment_Delay_process;
</span><span><a class="LN" id="314">  314   </a>
</span><span><a class="LN" id="315">  315   </a>
</span><span><a class="LN" id="316">  316   </a>  Wr_Data_signed &lt;= signed(Wr_Data);
</span><span><a class="LN" id="317">  317   </a>
</span><span><a class="LN" id="318">  318   </a>  <span class="CT">-- '<a href="matlab:coder.internal.code2model('pFIR_Testing:1882:55')" name="code2model"><font color="#117755"><i>&lt;S27&gt;/Rate Transition3</i></font></a>'</span>
</span><span><a class="LN" id="319">  319   </a>  Rate_Transition3_output_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="320">  320   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="321">  321   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="322">  322   </a>      Rate_Transition3_out1 &lt;= to_signed(0, 32);
</span><span><a class="LN" id="323">  323   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="324">  324   </a>      <span class="KW">IF</span> enb_1_4_1 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="325">  325   </a>        Rate_Transition3_out1 &lt;= Wr_Data_signed;
</span><span><a class="LN" id="326">  326   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="327">  327   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="328">  328   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Rate_Transition3_output_process;
</span><span><a class="LN" id="329">  329   </a>
</span><span><a class="LN" id="330">  330   </a>
</span><span><a class="LN" id="331">  331   </a>  Wr_Addr_unsigned &lt;= unsigned(Wr_Addr);
</span><span><a class="LN" id="332">  332   </a>
</span><span><a class="LN" id="333">  333   </a>  <span class="CT">-- '<a href="matlab:coder.internal.code2model('pFIR_Testing:1882:57')" name="code2model"><font color="#117755"><i>&lt;S27&gt;/Rate Transition4</i></font></a>'</span>
</span><span><a class="LN" id="334">  334   </a>  Rate_Transition4_output_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="335">  335   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="336">  336   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="337">  337   </a>      Rate_Transition4_out1 &lt;= to_unsigned(0, 32);
</span><span><a class="LN" id="338">  338   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="339">  339   </a>      <span class="KW">IF</span> enb_1_4_1 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="340">  340   </a>        Rate_Transition4_out1 &lt;= Wr_Addr_unsigned;
</span><span><a class="LN" id="341">  341   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="342">  342   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="343">  343   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Rate_Transition4_output_process;
</span><span><a class="LN" id="344">  344   </a>
</span><span><a class="LN" id="345">  345   </a>
</span><span><a class="LN" id="346">  346   </a>  Wr_En_signed &lt;= signed(Wr_En);
</span><span><a class="LN" id="347">  347   </a>
</span><span><a class="LN" id="348">  348   </a>  <span class="CT">-- '<a href="matlab:coder.internal.code2model('pFIR_Testing:1882:59')" name="code2model"><font color="#117755"><i>&lt;S27&gt;/Rate Transition5</i></font></a>'</span>
</span><span><a class="LN" id="349">  349   </a>  Rate_Transition5_output_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="350">  350   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="351">  351   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="352">  352   </a>      Rate_Transition5_out1 &lt;= to_signed(0, 32);
</span><span><a class="LN" id="353">  353   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="354">  354   </a>      <span class="KW">IF</span> enb_1_4_1 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="355">  355   </a>        Rate_Transition5_out1 &lt;= Wr_En_signed;
</span><span><a class="LN" id="356">  356   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="357">  357   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="358">  358   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Rate_Transition5_output_process;
</span><span><a class="LN" id="359">  359   </a>
</span><span><a class="LN" id="360">  360   </a>
</span><span><a class="LN" id="361">  361   </a>  <span class="CT">-- '<a href="matlab:coder.internal.code2model('pFIR_Testing:1882:64')" name="code2model"><font color="#117755"><i>&lt;S27&gt;/Data Type Conversion1</i></font></a>'</span>
</span><span><a class="LN" id="362">  362   </a>  PipelineRegister2_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="363">  363   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="364">  364   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="365">  365   </a>      Rate_Transition3_out1_1 &lt;= to_signed(0, 32);
</span><span><a class="LN" id="366">  366   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="367">  367   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="368">  368   </a>        Rate_Transition3_out1_1 &lt;= Rate_Transition3_out1;
</span><span><a class="LN" id="369">  369   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="370">  370   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="371">  371   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> PipelineRegister2_process;
</span><span><a class="LN" id="372">  372   </a>
</span><span><a class="LN" id="373">  373   </a>
</span><span><a class="LN" id="374">  374   </a>  PipelineRegister3_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="375">  375   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="376">  376   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="377">  377   </a>      Rate_Transition4_out1_1 &lt;= to_unsigned(0, 32);
</span><span><a class="LN" id="378">  378   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="379">  379   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="380">  380   </a>        Rate_Transition4_out1_1 &lt;= Rate_Transition4_out1;
</span><span><a class="LN" id="381">  381   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="382">  382   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="383">  383   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> PipelineRegister3_process;
</span><span><a class="LN" id="384">  384   </a>
</span><span><a class="LN" id="385">  385   </a>
</span><span><a class="LN" id="386">  386   </a>  <span class="CT">-- '<a href="matlab:coder.internal.code2model('pFIR_Testing:1882:65')" name="code2model"><font color="#117755"><i>&lt;S27&gt;/Data Type Conversion2</i></font></a>'</span>
</span><span><a class="LN" id="387">  387   </a>  Data_Type_Conversion2_out1 &lt;= Rate_Transition4_out1_1(8 <span class="KW">DOWNTO</span> 0);
</span><span><a class="LN" id="388">  388   </a>
</span><span><a class="LN" id="389">  389   </a>  PipelineRegister4_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="390">  390   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="391">  391   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="392">  392   </a>      Rate_Transition5_out1_1 &lt;= to_signed(0, 32);
</span><span><a class="LN" id="393">  393   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="394">  394   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="395">  395   </a>        Rate_Transition5_out1_1 &lt;= Rate_Transition5_out1;
</span><span><a class="LN" id="396">  396   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="397">  397   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="398">  398   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> PipelineRegister4_process;
</span><span><a class="LN" id="399">  399   </a>
</span><span><a class="LN" id="400">  400   </a>
</span><span><a class="LN" id="401">  401   </a>  <span class="CT">-- '<a href="matlab:coder.internal.code2model('pFIR_Testing:1882:66')" name="code2model"><font color="#117755"><i>&lt;S27&gt;/Data Type Conversion3</i></font></a>'</span>
</span><span><a class="LN" id="402">  402   </a>
</span><span><a class="LN" id="403">  403   </a>  Data_Type_Conversion3_out1 &lt;= '1' <span class="KW">WHEN</span> Rate_Transition5_out1_1 /= to_signed(0, 32) <span class="KW">ELSE</span>
</span><span><a class="LN" id="404">  404   </a>      '0';
</span><span><a class="LN" id="405">  405   </a>
</span><span><a class="LN" id="406">  406   </a>  <span class="CT">-- '<a href="matlab:coder.internal.code2model('pFIR_Testing:1882:39')" name="code2model"><font color="#117755"><i>&lt;S27&gt;/Never_write_B2</i></font></a>'</span>
</span><span><a class="LN" id="407">  407   </a>  Never_write_B2_out1 &lt;= to_signed(0, 32);
</span><span><a class="LN" id="408">  408   </a>
</span><span><a class="LN" id="409">  409   </a>  <span class="CT">-- '<a href="matlab:coder.internal.code2model('pFIR_Testing:1882:21')" name="code2model"><font color="#117755"><i>&lt;S27&gt;/Always_read_B2</i></font></a>'</span>
</span><span><a class="LN" id="410">  410   </a>  Always_read_B2_out1 &lt;= '0';
</span><span><a class="LN" id="411">  411   </a>
</span><span><a class="LN" id="412">  412   </a>  delayMatch2_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="413">  413   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="414">  414   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="415">  415   </a>      Multiply_And_Sum_out2_1 &lt;= '0';
</span><span><a class="LN" id="416">  416   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="417">  417   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="418">  418   </a>        Multiply_And_Sum_out2_1 &lt;= Multiply_And_Sum_out2;
</span><span><a class="LN" id="419">  419   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="420">  420   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="421">  421   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> delayMatch2_process;
</span><span><a class="LN" id="422">  422   </a>
</span><span><a class="LN" id="423">  423   </a>
</span><span><a class="LN" id="424">  424   </a>  Multiply_And_Sum_out1_signed &lt;= signed(Multiply_And_Sum_out1);
</span><span><a class="LN" id="425">  425   </a>
</span><span><a class="LN" id="426">  426   </a>  <span class="CT">-- '<a href="matlab:coder.internal.code2model('pFIR_Testing:1882:47')" name="code2model"><font color="#117755"><i>&lt;S27&gt;/Output_Stabalizer</i></font></a>'</span>
</span><span><a class="LN" id="427">  427   </a>
</span><span><a class="LN" id="428">  428   </a>  Output_Stabalizer_out1 &lt;= Output_memory_out1 <span class="KW">WHEN</span> Multiply_And_Sum_out2_1 = '0' <span class="KW">ELSE</span>
</span><span><a class="LN" id="429">  429   </a>      Multiply_And_Sum_out1_signed;
</span><span><a class="LN" id="430">  430   </a>
</span><span><a class="LN" id="431">  431   </a>  <span class="CT">-- '<a href="matlab:coder.internal.code2model('pFIR_Testing:1882:40')" name="code2model"><font color="#117755"><i>&lt;S27&gt;/Output_memory</i></font></a>'</span>
</span><span><a class="LN" id="432">  432   </a>  Output_memory_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="433">  433   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="434">  434   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="435">  435   </a>      Output_memory_out1 &lt;= to_signed(0, 32);
</span><span><a class="LN" id="436">  436   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="437">  437   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="438">  438   </a>        Output_memory_out1 &lt;= Output_Stabalizer_out1;
</span><span><a class="LN" id="439">  439   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="440">  440   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="441">  441   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Output_memory_process;
</span><span><a class="LN" id="442">  442   </a>
</span><span><a class="LN" id="443">  443   </a>
</span><span><a class="LN" id="444">  444   </a>  <span class="CT">-- '<a href="matlab:coder.internal.code2model('pFIR_Testing:1882:44')" name="code2model"><font color="#117755"><i>&lt;S27&gt;/Rate Transition</i></font></a>'</span>
</span><span><a class="LN" id="445">  445   </a>  Rate_Transition_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="446">  446   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="447">  447   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="448">  448   </a>      Rate_Transition_out1 &lt;= to_signed(0, 32);
</span><span><a class="LN" id="449">  449   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="450">  450   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="451">  451   </a>        Rate_Transition_out1 &lt;= Output_memory_out1;
</span><span><a class="LN" id="452">  452   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="453">  453   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="454">  454   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Rate_Transition_process;
</span><span><a class="LN" id="455">  455   </a>
</span><span><a class="LN" id="456">  456   </a>
</span><span><a class="LN" id="457">  457   </a>  Data_out &lt;= std_logic_vector(Rate_Transition_out1);
</span><span><a class="LN" id="458">  458   </a>
</span><span><a class="LN" id="459">  459   </a>  <span class="CT">-- '<a href="matlab:coder.internal.code2model('pFIR_Testing:1882:105')" name="code2model"><font color="#117755"><i>&lt;S27&gt;/Valid_align3</i></font></a>'</span>
</span><span><a class="LN" id="460">  460   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="461">  461   </a>  <span class="CT">-- '<a href="matlab:coder.internal.code2model('pFIR_Testing:1882:109')" name="code2model"><font color="#117755"><i>&lt;S27&gt;/Valid_align2</i></font></a>'</span>
</span><span><a class="LN" id="462">  462   </a>  <span class="CT">-- </span>
</span><span><a class="LN" id="463">  463   </a>  <span class="CT">-- '<a href="matlab:coder.internal.code2model('pFIR_Testing:1882:108')" name="code2model"><font color="#117755"><i>&lt;S27&gt;/Valid_align1</i></font></a>'</span>
</span><span><a class="LN" id="464">  464   </a>  Valid_align3_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="465">  465   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="466">  466   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="467">  467   </a>      Valid_align3_reg &lt;= (<span class="KW">OTHERS</span> =&gt; '0');
</span><span><a class="LN" id="468">  468   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="469">  469   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="470">  470   </a>        Valid_align3_reg(0) &lt;= Rate_Transition2_out1_1;
</span><span><a class="LN" id="471">  471   </a>        Valid_align3_reg(1 <span class="KW">TO</span> 2) &lt;= Valid_align3_reg(0 <span class="KW">TO</span> 1);
</span><span><a class="LN" id="472">  472   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="473">  473   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="474">  474   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Valid_align3_process;
</span><span><a class="LN" id="475">  475   </a>
</span><span><a class="LN" id="476">  476   </a>  Valid_align3_out1 &lt;= Valid_align3_reg(2);
</span><span><a class="LN" id="477">  477   </a>
</span><span><a class="LN" id="478">  478   </a>  <span class="CT">-- '<a href="matlab:coder.internal.code2model('pFIR_Testing:1882:62')" name="code2model"><font color="#117755"><i>&lt;S27&gt;/Rate Transition7</i></font></a>'</span>
</span><span><a class="LN" id="479">  479   </a>  Rate_Transition7_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="480">  480   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="481">  481   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="482">  482   </a>      Rate_Transition7_out1 &lt;= '0';
</span><span><a class="LN" id="483">  483   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="484">  484   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="485">  485   </a>        Rate_Transition7_out1 &lt;= Valid_align3_out1;
</span><span><a class="LN" id="486">  486   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="487">  487   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="488">  488   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Rate_Transition7_process;
</span><span><a class="LN" id="489">  489   </a>
</span><span><a class="LN" id="490">  490   </a>
</span><span><a class="LN" id="491">  491   </a>  B_k_Memory_Block2_out1_signed &lt;= signed(B_k_Memory_Block2_out1);
</span><span><a class="LN" id="492">  492   </a>
</span><span><a class="LN" id="493">  493   </a>  <span class="CT">-- '<a href="matlab:coder.internal.code2model('pFIR_Testing:1882:60')" name="code2model"><font color="#117755"><i>&lt;S27&gt;/Rate Transition6</i></font></a>'</span>
</span><span><a class="LN" id="494">  494   </a>  Rate_Transition6_process : <span class="KW">PROCESS</span> (clk, reset)
</span><span><a class="LN" id="495">  495   </a>  <span class="KW">BEGIN</span>
</span><span><a class="LN" id="496">  496   </a>    <span class="KW">IF</span> reset = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="497">  497   </a>      Rate_Transition6_out1 &lt;= to_signed(0, 32);
</span><span><a class="LN" id="498">  498   </a>    <span class="KW">ELSIF</span> rising_edge(clk) <span class="KW">THEN</span>
</span><span><a class="LN" id="499">  499   </a>      <span class="KW">IF</span> enb_1_4_0 = '1' <span class="KW">THEN</span>
</span><span><a class="LN" id="500">  500   </a>        Rate_Transition6_out1 &lt;= B_k_Memory_Block2_out1_signed;
</span><span><a class="LN" id="501">  501   </a>      <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="502">  502   </a>    <span class="KW">END</span> <span class="KW">IF</span>;
</span><span><a class="LN" id="503">  503   </a>  <span class="KW">END</span> <span class="KW">PROCESS</span> Rate_Transition6_process;
</span><span><a class="LN" id="504">  504   </a>
</span><span><a class="LN" id="505">  505   </a>
</span><span><a class="LN" id="506">  506   </a>  RW_Dout &lt;= std_logic_vector(Rate_Transition6_out1);
</span><span><a class="LN" id="507">  507   </a>
</span><span><a class="LN" id="508">  508   </a>  Valid_out &lt;= Rate_Transition7_out1;
</span><span><a class="LN" id="509">  509   </a>
</span><span><a class="LN" id="510">  510   </a><span class="KW">END</span> rtl;
</span><span><a class="LN" id="511">  511   </a>
</span><span><a class="LN" id="512">  512   </a>
</span></pre>
</td></tr></table>
</p>
</body>
</html>
