module jy_branch_predictor(
    input           clk,        //æ—¶é’Ÿä¿¡å·ï¼Œå¿…é¡»ä¸CPUä¿æŒä¸?è‡?
    input           resetn,     //ä½æœ‰æ•ˆå¤ä½ä¿¡å·ï¼Œå¿…é¡»ä¸CPUä¿æŒä¸?è‡?

    //ä¾›CPUç¬¬ä¸€çº§æµæ°´æ®µä½¿ç”¨çš„æ¥å£ï¼š
    input[31:0]     old_PC,     //ä¸Šä¸€ä¸ªæŒ‡ä»¤åœ°å?

    input           predict_en,     //è¿™å‘¨æœŸæ˜¯å¦éœ€è¦æ›´æ–°PCï¼ˆè¿›è¡Œåˆ†æ”¯é¢„æµ‹ï¼‰

    output[31:0]    new_PC,     //é¢„æµ‹å‡ºçš„ä¸‹ä¸€ä¸ªæŒ‡ä»¤åœ°å?

    output          predict_jump,       //æ˜¯å¦è¢«é¢„æµ‹ä¸ºæ‰§è¡Œè½¬ç§»çš„è½¬ç§»æŒ‡ä»?

    //åˆ†æ”¯é¢„æµ‹å™¨æ›´æ–°æ¥å£ï¼š
    //æ›´æ–°ä½¿èƒ½
    input           upd_en,
    //è½¬ç§»æŒ‡ä»¤åœ°å€
    input[31:0]     upd_addr,
    //æ˜¯å¦ä¸ºè½¬ç§»æŒ‡ä»?
    input           upd_jumpinst,
    //è‹¥ä¸ºè½¬ç§»æŒ‡ä»¤ï¼Œåˆ™æ˜¯å¦è½¬ç§»
    input           upd_jump,//åº”è¯¥è½¬ç§»å?
    //æ˜¯å¦é¢„æµ‹å¤±è´¥
    input           upd_predfail,
    //è½¬ç§»æŒ‡ä»¤æœ¬èº«çš„ç›®æ ‡åœ°å?ï¼ˆæ— è®ºæ˜¯å¦è½¬ç§»ï¼‰
    input[31:0]     upd_target,
    input[31:0]     failed_pc,
    input[31:0]    failed_ir
   
);

    reg [65:0]BTB[63:0];    //åˆ›å»ºä¸?ä¸ªæ ¹æ®PC[7:2]å¯»å€çš„BTBè¡¨é¡¹ï¼Œç›¸å½“äºç›´æ¥æ˜ å°„åç»­å¯»æ‰¾åªéœ€è¦å¯¹æ¯”ä¸€ä¸ªé¡¹å°±å¯ä»?
    integer i;
    
    initial begin
    for (i = 0; i < 64; i = i + 1) begin
      BTB[i] = 66'h0;            //å¿…é¡»å…¨éƒ¨åˆå§‹åŒ–ï¼Œä¸èƒ½å­˜åœ¨XXXXXï¼Œå¦åˆ™æœ€åassignèµ‹å?¼ä¼šèµ‹å?¼å¤±è´?
    end
    for(i=0;i<64;i=i+1) begin
      BTB[i][1:0]=2'b11;        //å°†BPBä¸¤ä½åˆå§‹åŒ–ä¸º11
    end

    end
    wire [31:0] rec_target;
    assign rec_target=({32{failed_ir[31:26] == 6'b000010}} & { 32'd4+failed_pc[31:28], failed_ir[25:0], 2'b00 }) |   // æ— æ¡ä»¶è·³è½¬æŒ‡ï¿??
            ({32{failed_ir[31:26] == 6'b111111}} & (failed_pc + 32'd4+{{14{failed_ir[15]}}, failed_ir[15:0], 2'b00}));
    /*ä¸ºBTBèµ‹å?¼ï¼ŒBTBåˆå§‹æ—¶æ²¡æœ‰ä»»ä½•ä¿¡æ¯ï¼Œä¹‹åéšç€updåé¦ˆæ¥æ·»åŠ è½¬ç§»æŒ‡ä»¤ä»¥åŠè½¬ç§»ç›®æ ?*/
    always @(posedge clk) begin
    if(upd_en==1'b1&&upd_jumpinst==1'b1&&BTB[upd_addr[7:2]][33:2]==32'h0) begin  //åªæœ‰åœ¨æŒ‡å®šä½ç½®å…¨æ˜?0æ‰èƒ½è¿›è¡Œèµ‹å?¼ï¼Œä¸æ˜¯0ä»£è¡¨å·²ç»å­˜åœ¨æŒ‡ä»¤
    BTB[upd_addr[7:2]][33:2]=upd_addr;    //å­˜å‚¨è½¬ç§»PC
    BTB[upd_addr[7:2]][65:34]=upd_target;  //å­˜å‚¨ç›®çš„PC
    end
    end
    
    always @(upd_en) begin          //æ ¹æ®è½¬ç§»ç»“æœè°ƒæ•´ä¸¤ä½BPB
    if(upd_jumpinst==1'b1&&upd_en==1'b1&&upd_addr==BTB[upd_addr[7:2]]) begin  //æ›´æ–°æ¡ä»¶
    
    if(upd_predfail==1'b1) begin   //é¢„æµ‹å¤±è´¥è€Œæ›´æ–?
    
    if(BTB[upd_addr[7:2]][1:0]==2'b00) begin
    BTB[upd_addr[7:2]][1:0]<=2'b00;
    end
    else if(BTB[upd_addr[7:2]][1:0]==2'b01) begin
    BTB[upd_addr[7:2]][1:0]<=2'b00;
    end
    else if(BTB[upd_addr[7:2]][1:0]==2'b10) begin
    BTB[upd_addr[7:2]][1:0]<=2'b00;
    end
    else if(BTB[upd_addr[7:2]][1:0]==2'b11) begin
    BTB[upd_addr[7:2]][1:0]<=2'b10;
    end
    
    end
    
    else if(upd_predfail==1'b0) begin   //é¢„æµ‹æˆåŠŸè€Œæ›´æ–?
    
    if(BTB[upd_addr[7:2]][1:0]==2'b00) begin
    BTB[upd_addr[7:2]][1:0]<=2'b01;
    end
    else if(BTB[upd_addr[7:2]][1:0]==2'b01) begin
    BTB[upd_addr[7:2]][1:0]<=2'b11;
    end
    else if(BTB[upd_addr[7:2]][1:0]==2'b10) begin
    BTB[upd_addr[7:2]][1:0]<=2'b11;
    end
    else if(BTB[upd_addr[7:2]][1:0]==2'b11) begin
    BTB[upd_addr[7:2]][1:0]<=2'b11;
    end
    
    end
    
    end
    end
    //é¢„æµ‹å¼?å§?
    assign new_PC = (upd_predfail) ? 
                    (upd_jump ? rec_target : (failed_pc +4)) : 
                    (old_PC != 32'b0 && old_PC == BTB[old_PC[7:2]][33:2] && predict_en == 1'b1 && 
                     (BTB[old_PC[7:2]][1:0] == 2'b10 || BTB[old_PC[7:2]][1:0] == 2'b11)) ? 
                     BTB[old_PC[7:2]][65:34] : 
                     (old_PC + 4);
    assign predict_jump=(old_PC!=32'b0&&old_PC==BTB[old_PC[7:2]][33:2]&&predict_en==1'b1&&(BTB[old_PC[7:2]][1:0]==2'b10||BTB[old_PC[7:2]][1:0]==2'b11))? 1'b1:1'b0;
    

endmodule
    // ==============================