INFO: [VRFC 10-163] Analyzing VHDL file "D:/CENG3430/lab1_2/lab1_2.srcs/sim_1/new/tb_lab1_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity tb_lab1_2
