0.6
2019.2
Nov  6 2019
21:42:20
/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab03_solved/project_3.ip_user_files/bd/design_1/ip/design_1_chip_select_splitter_0_0/sim/design_1_chip_select_splitter_0_0.v,1637565511,verilog,,/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab03_solved/project_3.ip_user_files/bd/design_1/ip/design_1_mpc106fsm_0_0/sim/design_1_mpc106fsm_0_0.v,,design_1_chip_select_splitter_0_0,,,,,,,,
/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab03_solved/project_3.ip_user_files/bd/design_1/ip/design_1_data_splitter_0_0/sim/design_1_data_splitter_0_0.v,1637565511,verilog,,/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab03_solved/project_3.ip_user_files/bd/design_1/ip/design_1_chip_select_splitter_0_0/sim/design_1_chip_select_splitter_0_0.v,,design_1_data_splitter_0_0,,,,,,,,
/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab03_solved/project_3.ip_user_files/bd/design_1/ip/design_1_mpc106fsm_0_0/sim/design_1_mpc106fsm_0_0.v,1637565511,verilog,,/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab03_solved/project_3.ip_user_files/bd/design_1/sim/design_1.v,,design_1_mpc106fsm_0_0,,,,,,,,
/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab03_solved/project_3.ip_user_files/bd/design_1/ip/design_1_mx9_sdramfsm_0_0/sim/design_1_mx9_sdramfsm_0_0.v,1637565511,verilog,,/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab03_solved/project_3.ip_user_files/bd/design_1/ip/design_1_data_splitter_0_0/sim/design_1_data_splitter_0_0.v,,design_1_mx9_sdramfsm_0_0,,,,,,,,
/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab03_solved/project_3.ip_user_files/bd/design_1/ip/design_1_powerpcfsm_0_0/sim/design_1_powerpcfsm_0_0.v,1637565511,verilog,,/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab03_solved/project_3.ip_user_files/bd/design_1/ip/design_1_mx9_sdramfsm_0_0/sim/design_1_mx9_sdramfsm_0_0.v,,design_1_powerpcfsm_0_0,,,,,,,,
/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab03_solved/project_3.ip_user_files/bd/design_1/sim/design_1.v,1637565511,verilog,,/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab03_solved/project_3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v,,design_1,,,,,,,,
/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab03_solved/project_3.sim/sim_1/behav/xsim/glbl.v,1637565511,verilog,,,,glbl,,,,,,,,
/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab03_solved/project_3.srcs/sim_1/new/my_simulation.v,1637565511,verilog,,,,my_simulation,,,,,,,,
/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab03_solved/project_3.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v,1637565511,verilog,,/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab03_solved/project_3.srcs/sim_1/new/my_simulation.v,,design_1_wrapper,,,,,,,,
/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab03_solved/project_3.srcs/sources_1/new/chip_select_splitter.v,1637565511,verilog,,/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab03_solved/project_3.ip_user_files/bd/design_1/ip/design_1_powerpcfsm_0_0/sim/design_1_powerpcfsm_0_0.v,,chip_select_splitter,,,,,,,,
/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab03_solved/project_3.srcs/sources_1/new/data_splitter.v,1637565511,verilog,,/home/ghostpants/Documents/UPB_IV_C2_2020-2021/SMP/lab03_solved/project_3.srcs/sources_1/new/chip_select_splitter.v,,data_splitter,,,,,,,,
