Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Fri Nov 19 20:59:20 2021
| Host         : DESKTOP-1TCF4DO running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file UVC_OV5640_control_sets_placed.rpt
| Design       : UVC_OV5640
| Device       : xc7k325t
---------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   701 |
| Unused register locations in slices containing registers |  1913 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |           22 |
|      2 |           17 |
|      3 |           17 |
|      4 |          139 |
|      5 |           42 |
|      6 |           48 |
|      7 |            7 |
|      8 |           46 |
|      9 |           15 |
|     10 |           14 |
|     11 |            8 |
|     12 |           12 |
|     13 |            3 |
|     14 |            1 |
|     15 |            8 |
|    16+ |          302 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            6076 |         1883 |
| No           | No                    | Yes                    |             292 |          101 |
| No           | Yes                   | No                     |            1873 |          743 |
| Yes          | No                    | No                     |            5538 |         1802 |
| Yes          | No                    | Yes                    |             209 |           57 |
| Yes          | Yes                   | No                     |            1987 |          581 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                           Clock Signal                          |                                                                                                                       Enable Signal                                                                                                                      |                                                                                                             Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count |
+-----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  u1_clk_wiz_0/inst/clk_out3                                     | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WHCMPCE/wcnt_hcmp_ce                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                  |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_clk_i_IBUF                                                 | u9_vio/inst/DECODER_INST/Hold_probe_in_reg_0                                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              1 |
|  sys_clk_i_IBUF                                                 | u9_vio/inst/PROBE_OUT_ALL_INST/Committ_2                                                                                                                                                                                                                 | u9_vio/inst/DECODER_INST/SR[0]                                                                                                                                                                                                          |                1 |              1 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[3][5]_i_1_n_0                                                                                                      | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                              |                1 |              1 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCMPCE/scnt_cmp_ce                                                                                                                                                        | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_rd_req                                                                                                                                                   |                1 |              1 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[2][5]_i_1_n_0                                                                                                      | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                              |                1 |              1 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u9_vio/inst/DECODER_INST/SR[0]                                                                                                                                                                                                          |                1 |              1 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                      | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                              |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              1 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                      | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                              |                1 |              1 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_wr_reg2                                                    |                1 |              1 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/clr_abort_rd                                                                                                                                                 |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2                                                    |                1 |              1 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                              |                1 |              1 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WLCMPCE/wcnt_lcmp_ce                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/U_CMPRESET/cmp_reset                                                                                                                                                            |                1 |              1 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                      | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                  |                1 |              1 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/first_fail_detect                                                                                             | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                  |                1 |              1 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/init_calib_complete_reg_rep__15_1                                                                                                        |                2 |              2 |
|  sys_clk_i_IBUF                                                 |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              2 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                             |                                                                                                                                                                                                                                         |                2 |              2 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                1 |              2 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  image_sensor_pclk_IBUF                                         |                                                                                                                                                                                                                                                          | u3_image_controller/uut_image_capture/uut_image_cache_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                   |                1 |              2 |
|  u1_clk_wiz_0/inst/clk_out3                                     |                                                                                                                                                                                                                                                          | u6_ddr3_cache/fifo_for_ddr3_write_left/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                       |                1 |              2 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              2 |
|  u1_clk_wiz_0/inst/clk_out3                                     |                                                                                                                                                                                                                                                          | u6_ddr3_cache/fifo_for_ddr3_write_righ/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                       |                1 |              2 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                         | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                               |                1 |              2 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u6_ddr3_cache/fifo_for_ddr3_read_left/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                        |                1 |              2 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u6_ddr3_cache/fifo_for_ddr3_read_righ/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                1 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/id_state[1]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                1 |              2 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rank_final_loop[0].final_do_max[0][5]_i_1_n_0                                                                 | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                               |                1 |              2 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_dqs_found_start_reg_0                                                                                                                   | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                               |                2 |              2 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/icn_cmd_en_temp                                                                                                                                                        |                                                                                                                                                                                                                                         |                2 |              3 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                1 |              3 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                    | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                               |                1 |              3 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][3][5]_i_1_n_0                                                                                         | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                               |                1 |              3 |
|  u1_clk_wiz_0/inst/clk_out5                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[2]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                    | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                               |                1 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              3 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].wrst_inst/AS[0] |                1 |              3 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                1 |              3 |
|  u1_clk_wiz_0/inst/clk_out5                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2]_i_1__0_n_0                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/v_demosaic_CTRL_s_axi_U/waddr                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                1 |              3 |
|  u1_clk_wiz_0/inst/clk_out5                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_STAT/stat_reg_ld_temp_1_reg_n_0                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gwrrd_rst_sync_stage[2].rrst_inst/AS[0] |                2 |              3 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                         | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                               |                1 |              3 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pi_dqs_found_start_reg_0                                                                                                                   | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                               |                2 |              3 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/icn_cmd_en_temp                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                1 |              3 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_wait_cnt[3]_i_1_n_0                                                                                               |                2 |              4 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ocal_act_wait_cnt[3]_i_1_n_0                                                                                              |                1 |              4 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/tap_inc_wait_cnt[3]_i_1_n_0                                                                                              |                1 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/cnt[3]_i_1__77_n_0                                                                                                                                                          |                1 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/cnt[3]_i_1__78_n_0                                                                                                                                                          |                1 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/stat_reg_ld_temp_1_reg_n_0                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/stat_reg_ld_temp_1                                                                                                                                                          |                                                                                                                                                                                                                                         |                4 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/cnt[3]_i_1__79_n_0                                                                                                                                                          |                1 |              4 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                            |                3 |              4 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/incdec_wait_cnt[3]_i_1_n_0                                                                                 |                1 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/cnt[3]_i_1__54_n_0                                                                                                                                                           |                1 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/drdy_ffa                                                                                                                                                                                                           | u_ila_0/inst/ila_core_inst/u_ila_regs/shift_reg10                                                                                                                                                                                       |                1 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/cnt[3]_i_1__81_n_0                                                                                                                                                          |                1 |              4 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/rd_buf_indx.upd_rd_buf_indx0                                                                                                                                |                3 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_2_n_0                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/drdyCount[5]_i_1_n_0                                                                                                                                                                              |                1 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u9_vio/inst/DECODER_INST/wr_control_reg                                                                                                                                                                                                                  | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport0_o[0]                                                                                                                                               |                2 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/cnt[3]_i_1__82_n_0                                                                                                                                                          |                1 |              4 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | u6_ddr3_cache/fifo_for_ddr3_read_left/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                        |                2 |              4 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | u6_ddr3_cache/fifo_for_ddr3_read_righ/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                        |                2 |              4 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/sync_cntr[3]_i_2_n_0                                                                                                                                                                     | u2_mig_7series_1/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/sync_cntr0__4                                                                                                                                                           |                1 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u7_lcd_driver/lcd_gray_bar[7]_i_1_n_0                                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              4 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/wr_data_en                                                                                                                                                                         | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                    |                1 |              4 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/wr_accepted                                                                                                                                                                      | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                    |                1 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/cnt[3]_i_1__55_n_0                                                                                                                                                           |                1 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/cnt[3]_i_1__0_n_0                                                                                                                                                                     |                1 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/cnt[3]_i_1__62_n_0                                                                                                                                                           |                1 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/cnt[3]_i_1__61_n_0                                                                                                                                                           |                1 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/cnt[3]_i_1__60_n_0                                                                                                                                                           |                1 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/cnt[3]_i_1__59_n_0                                                                                                                                                           |                1 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/cnt[3]_i_1__58_n_0                                                                                                                                                           |                1 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u9_vio/inst/DECODER_INST/wr_en[4]_i_4_0                                                                                                                                                                                                 |                1 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/cnt[3]_i_1__57_n_0                                                                                                                                                           |                1 |              4 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r0                                                                                                     | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/wait_cnt_r[3]_i_1_n_0                                                                          |                1 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/cnt[3]_i_1__83_n_0                                                                                                                                                          |                1 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/cnt[3]_i_1__28_n_0                                                                                                                                                          |                1 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/cnt[3]_i_1__29_n_0                                                                                                                                                          |                1 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/cnt[3]_i_1__30_n_0                                                                                                                                                          |                1 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/cnt[3]_i_1__3_n_0                                                                                                                                                            |                1 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/cnt[3]_i_1__31_n_0                                                                                                                                                          |                1 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/cnt[3]_i_1__32_n_0                                                                                                                                                          |                1 |              4 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r[3]_i_2_n_0                                                                                            | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_edge_detect_r0                                                                                     |                1 |              4 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/rd_data_previous_r0                                                                                                         |                                                                                                                                                                                                                                         |                1 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/cnt[3]_i_1__26_n_0                                                                                                                                                          |                1 |              4 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wait_cnt0                                                                                                                   | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/SS[0]                                                                                                                                                                        |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/cnt[3]_i_1__27_n_0                                                                                                                                                          |                1 |              4 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt                                                                                                                  | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/stable_cnt0                                                                                                |                1 |              4 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][1][5]_i_1_n_0                                                                                         | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                              |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp                                                                                                                                                             |                                                                                                                                                                                                                                         |                1 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/cnt[3]_i_1__67_n_0                                                                                                                                                          |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/icn_cmd_en[3]_i_1_n_0                                                                                                                                             |                1 |              4 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                               |                3 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/cnt[3]_i_1__68_n_0                                                                                                                                                          |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SYNC_reg                                                                                                                                                                         |                1 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/cnt[3]_i_1__16_n_0                                                                                                                                                          |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/shift_reg_in_reg[17]_0[0]                                                                                                                                  |                1 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/cnt[3]_i_1__17_n_0                                                                                                                                                          |                1 |              4 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/SR[0]                                                                                                                                                      |                1 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/cnt[3]_i_1__18_n_0                                                                                                                                                          |                1 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/cnt[3]_i_1__73_n_0                                                                                                                                                          |                1 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/cnt[3]_i_1__19_n_0                                                                                                                                                          |                1 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/cnt[3]_i_1__20_n_0                                                                                                                                                          |                1 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/cnt[3]_i_1__2_n_0                                                                                                                                                            |                1 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/cnt[3]_i_1__21_n_0                                                                                                                                                          |                1 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/cnt[3]_i_1__13_n_0                                                                                                                                                          |                1 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/cnt[3]_i_1__14_n_0                                                                                                                                                          |                1 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/cnt[3]_i_1__15_n_0                                                                                                                                                          |                1 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/cnt[3]_i_1__12_n_0                                                                                                                                                          |                1 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/cnt[3]_i_1__1_n_0                                                                                                                                                            |                1 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/cnt[3]_i_1__11_n_0                                                                                                                                                          |                1 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/cnt[3]_i_1__87_n_0                                                                                                                                                     |                1 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/cnt[3]_i_1__80_n_0                                                                                                                                                          |                1 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/cnt[3]_i_1__88_n_0                                                                                                                                                     |                1 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/cnt[3]_i_1__25_n_0                                                                                                                                                          |                1 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/cnt[3]_i_1__22_n_0                                                                                                                                                          |                1 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/cnt[3]_i_1__23_n_0                                                                                                                                                          |                1 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/cnt[3]_i_1__24_n_0                                                                                                                                                          |                1 |              4 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/wait_state_cnt_r[3]_i_1_n_0                                                                  |                1 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/cnt[3]_i_1__56_n_0                                                                                                                                                           |                1 |              4 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_2_n_0                                                                                                                    | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_wr_cnt[3]_i_1_n_0                                                                                                   |                1 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/cnt[3]_i_1__84_n_0                                                                                                                                                          |                1 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/cnt[3]_i_1__85_n_0                                                                                                                                                     |                1 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/cnt[3]_i_1__86_n_0                                                                                                                                                     |                1 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/cnt[3]_i_1__37_n_0                                                                                                                                                          |                1 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/cnt[3]_i_1__38_n_0                                                                                                                                                          |                1 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/cnt[3]_i_1__39_n_0                                                                                                                                                          |                1 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/cnt[3]_i_1__40_n_0                                                                                                                                                          |                1 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/cnt[3]_i_1__33_n_0                                                                                                                                                          |                1 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/cnt[3]_i_1__34_n_0                                                                                                                                                          |                1 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/cnt[3]_i_1__35_n_0                                                                                                                                                          |                1 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/cnt[3]_i_1__74_n_0                                                                                                                                                          |                1 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/cnt[3]_i_1__41_n_0                                                                                                                                                          |                1 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/cnt[3]_i_1__42_n_0                                                                                                                                                          |                1 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/cnt[3]_i_1__43_n_0                                                                                                                                                          |                1 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/cnt[3]_i_1__44_n_0                                                                                                                                                          |                1 |              4 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/wait_cnt_r0                                                                                                             | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/pi_cnt_dec_reg[0]                                                                                                                                                            |                1 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/cnt[3]_i_1__45_n_0                                                                                                                                                          |                1 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/cnt[3]_i_1__46_n_0                                                                                                                                                          |                1 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/cnt[3]_i_1__4_n_0                                                                                                                                                            |                1 |              4 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/regl_rank_cnt[1]_i_1_n_0                                                                               |                2 |              4 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/FSM_sequential_fine_adj_state_r[3]_i_2_n_0                                                                    | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                               |                4 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/cnt[3]_i_1__6_n_0                                                                                                                                                            |                1 |              4 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/detect_rd_cnt0                                                                                                | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/detect_rd_cnt[3]_i_1_n_0                                                                     |                2 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/cnt[3]_i_1__47_n_0                                                                                                                                                          |                1 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/cnt[3]_i_1__48_n_0                                                                                                                                                          |                1 |              4 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/pi_f_inc_reg_1                                                                                                         |                2 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[48].mu_srl_reg/cnt[3]_i_1__49_n_0                                                                                                                                                          |                1 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[49].mu_srl_reg/cnt[3]_i_1__50_n_0                                                                                                                                                          |                1 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/cnt[3]_i_1__5_n_0                                                                                                                                                            |                1 |              4 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/p_22_out                                                                                                      | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                               |                1 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[50].mu_srl_reg/cnt[3]_i_1__51_n_0                                                                                                                                                          |                1 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/cnt[3]_i_1__52_n_0                                                                                                                                                          |                1 |              4 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rank_final_loop[0].final_do_max[0][5]_i_1_n_0                                                                 | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                               |                2 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/cnt[3]_i_1__75_n_0                                                                                                                                                          |                1 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/cnt[3]_i_1__36_n_0                                                                                                                                                          |                1 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/cnt[3]_i_1_n_0                                                                                                                                                        |                1 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/cnt[3]_i_1__53_n_0                                                                                                                                                           |                1 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/cnt[3]_i_1__63_n_0                                                                                                                                                          |                1 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/cnt[3]_i_1__64_n_0                                                                                                                                                          |                1 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/cnt[3]_i_1__7_n_0                                                                                                                                                            |                1 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/cnt[3]_i_1__8_n_0                                                                                                                                                            |                1 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/cnt[3]_i_1__9_n_0                                                                                                                                                            |                1 |              4 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_reads_dec[3]_i_1_n_0                                                                                                           | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                               |                2 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/cnt[3]_i_1__69_n_0                                                                                                                                                          |                1 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/cnt[3]_i_1__70_n_0                                                                                                                                                          |                1 |              4 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal                                                                                                                       | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt_ocal0                                                                                                     |                1 |              4 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh0                                                                                                                               | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/num_refresh[3]_i_1_n_0                                                                                                    |                1 |              4 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/phy_if_reset                                                                                                                             |                2 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/cnt[3]_i_1__76_n_0                                                                                                                                                          |                1 |              4 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/p_0_in0_in                                                                                                                                 | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/oclk_wr_cnt[3]_i_1_n_0                                                                                                    |                2 |              4 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/reg_ctrl_cnt_r                                                                                                                             | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/ddr2_pre_flag_r                                                                                                           |                2 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/cnt[3]_i_1__71_n_0                                                                                                                                                          |                1 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/cnt[3]_i_1__72_n_0                                                                                                                                                          |                1 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/cnt[3]_i_1__65_n_0                                                                                                                                                          |                1 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/cnt[3]_i_1__66_n_0                                                                                                                                                          |                1 |              4 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/cal2_state_r                                                                                                                              | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                              |                3 |              4 |
|  u1_clk_wiz_0/inst/clk_out1                                     | u2_mig_7series_1/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/FSM_onehot_xadc_supplied_temperature.tempmon_state[3]_i_1_n_0                                                                                                                            | u2_mig_7series_1/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                        |                1 |              4 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                      | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/rdlvl_stg1_start_reg[0]                                                                                                                                                      |                1 |              4 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/cnt[3]_i_1__10_n_0                                                                                                                                                           |                1 |              4 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[0][5]_i_1_n_0                                                                                                      | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                               |                2 |              5 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                              |                2 |              5 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[1][5]_i_1_n_0                                                                                                      | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                               |                2 |              5 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[2][5]_i_1_n_0                                                                                                      | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                               |                2 |              5 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/smallest[3][5]_i_1_n_0                                                                                                      | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                               |                2 |              5 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              5 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                     |                                                                                                                                                                                                                                         |                3 |              5 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pb_cnt_eye_size_r                                                                                                       | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[0].pb_cnt_eye_size_r[0][4]_i_1_n_0                                                 |                1 |              5 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                     |                                                                                                                                                                                                                                         |                2 |              5 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/sel                                                                                                                                                        | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/maint_prescaler.maint_prescaler_r[4]_i_1_n_0                                                                                              |                2 |              5 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_num_writes_dec[4]_i_2_n_0                                                                                                          | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row0_rd_done1                                                                                                     |                2 |              5 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_row_cnt                                                                                                                            | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/row_cnt_victim_rotate.complex_row_cnt[4]_i_1_n_0                                                                          |                3 |              5 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/rd_accepted                                                                                                                                                                      | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                    |                2 |              5 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_2_n_0                                                                  | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[4].pb_cnt_eye_size_r[4][4]_i_1_n_0                                                 |                1 |              5 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idel_dec_cnt[4]_i_1_n_0                                                                                                 | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                              |                2 |              5 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_state_r[4]_i_1_n_0                                                                                       | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                               |                4 |              5 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_2_n_0                                                                  | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[5].pb_cnt_eye_size_r[5][4]_i_1_n_0                                                 |                1 |              5 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__15_n_0                                                                                                                                              |                5 |              5 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_2_n_0                                                                  | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[7].pb_cnt_eye_size_r[7][4]_i_1_n_0                                                 |                1 |              5 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u6_ddr3_cache/app_addr[10]_i_1_n_0                                                                                                                                                                                                                       | u6_ddr3_cache/register_diff_clk_dc1/bbstub_init_calib_complete                                                                                                                                                                          |                2 |              5 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_2_n_0                                                                  | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[6].pb_cnt_eye_size_r[6][4]_i_1_n_0                                                 |                1 |              5 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][1][4]_i_1_n_0                                                                                       |                                                                                                                                                                                                                                         |                1 |              5 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][0][4]_i_1_n_0                                                                                       |                                                                                                                                                                                                                                         |                1 |              5 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][3][4]_i_1_n_0                                                                                       |                                                                                                                                                                                                                                         |                1 |              5 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cal1_wait_cnt_r[4]_i_1_n_0                                                                             |                1 |              5 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/idelay_tap_cnt_r[0][2][4]_i_1_n_0                                                                                       |                                                                                                                                                                                                                                         |                1 |              5 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/FSM_sequential_wl_state_r[4]_i_2_n_0                                                                                        | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                              |                4 |              5 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_2_n_0                                                                  | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[1].pb_cnt_eye_size_r[1][4]_i_1_n_0                                                 |                1 |              5 |
|  u1_clk_wiz_0/inst/clk_out1                                     |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              5 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_2_n_0                                                                  | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[2].pb_cnt_eye_size_r[2][4]_i_1_n_0                                                 |                1 |              5 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_2_n_0                                                                  | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_track_left_edge[3].pb_cnt_eye_size_r[3][4]_i_1_n_0                                                 |                1 |              5 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/not_empty_wait_cnt[4]_i_1_n_0                                                                                            |                1 |              5 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u3_image_controller/uut_I2C_OV5640_Init_RAW/u_I2C_Controller/E[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                1 |              5 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1_n_0                | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                            |                2 |              5 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__0_n_0             | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                            |                2 |              5 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__2_n_0  | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                            |                1 |              5 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/maintenance_request.maint_req_r_lcl_reg                                                                                                   |                2 |              5 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__1_n_0             | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                            |                2 |              5 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/my_empty[4]_i_1__1_n_0  | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                            |                1 |              5 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/entry_cnt[4]_i_1__2_n_0             | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                            |                1 |              5 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/E[0]                                                                                                                                     | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                              |                2 |              5 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/idle_r_lcl_reg_0[0]                                                                                                                     |                                                                                                                                                                                                                                         |                1 |              5 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/new_cnt_dqs_r_reg_0                                                                                           | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                               |                4 |              6 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dec_tap_cnt[5]_i_1_n_0                                                                                   | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                               |                3 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_sel                                                                                                                                                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                2 |              6 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_inc_tap_cnt                                                                                              | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                               |                3 |              6 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_dqs_tap_cnt_r[5]_i_2_n_0                                                                                 | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                               |                3 |              6 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/dec_cnt[5]_i_1_n_0                                                                                            | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                               |                4 |              6 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/final_data_offset                                                                                             | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                               |                1 |              6 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/first_fail_detect                                                                                             | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                               |                1 |              6 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/inc_cnt                                                                                                       | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                                              |                2 |              6 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/init_dec_cnt                                                                                                  | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                                              |                2 |              6 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rank_final_loop[0].bank_final_loop[1].final_data_offset_mc[0][11]_i_1_n_0                                     |                                                                                                                                                                                                                                         |                1 |              6 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][11]_i_2_n_0                                                                            | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][11]_i_1_n_0                                                           |                2 |              6 |
|  u1_clk_wiz_0/inst/clk_out3                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/halt_detection_inst/SS[0]                                                                                                                                                                   |                3 |              6 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset                                                                                           | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][5]_i_1_n_0                                                            |                2 |              6 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/smallest_right_edge                                                                                           | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                               |                2 |              6 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r0                                                                                                 | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_ck_addr_cmd_delay/delaydec_cnt_r[5]_i_1_n_0                                                                      |                2 |              6 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[0][5]_i_1_n_0                                                                                                      | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                              |                3 |              6 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[1][5]_i_1_n_0                                                                                                      | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                              |                2 |              6 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[2][5]_i_1_n_0                                                                                                      | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                              |                2 |              6 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_stg2_reg_l_timing[5]_i_1_n_0                                                                        |                2 |              6 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/fine_pi_dec_cnt                                                                                               | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                               |                3 |              6 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_dec_cnt[5]_i_1_n_0                                                                                                     | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                               |                3 |              6 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][17]_i_2_n_0                                                                            | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/rd_byte_data_offset[0][17]_i_1_n_0                                                           |                2 |              6 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/fine_inc[3][5]_i_1_n_0                                                                                                      | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                              |                2 |              6 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/stable_pass_cnt                                                                                               | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                                              |                1 |              6 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_common0/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_r[6]_i_2_n_0                                                                                                         | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/rfc_zq_xsdll_timer.rfc_zq_xsdll_timer_ns[0]                                                                                                                                  |                2 |              6 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg_reg_1                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS1/I_YESLUT6.I_YES_OREG.O_reg_reg_1                                                                                                                                                        |                3 |              6 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][3][5]_i_1_n_0                                                                                         | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                              |                1 |              6 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_tap_count_r[5]_i_1_n_0                                                                                                   | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__10_n_0                                                                                                                                              |                3 |              6 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/pi_rdval_cnt[5]_i_1_n_0                                                                                                 | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                              |                3 |              6 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r                                                                                                     | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                              |                2 |              6 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][0][5]_i_1_n_0                                                                                    | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                              |                1 |              6 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][2][5]_i_1_n_0                                                                                    | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                              |                1 |              6 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_dqs_tap_cnt_r[0][3][5]_i_1_n_0                                                                                    | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                              |                1 |              6 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/right_edge_taps_r[5]_i_1_n_0                                                                                            | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                              |                2 |              6 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/MultiPixStream2AXIvi_U0/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |              6 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r0_0                                                                                                                           | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/refresh_timer.refresh_timer_r[5]_i_1_n_0                                                                                                  |                2 |              6 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/cnt_idel_dec_cpt_r[5]_i_1_n_0                                                                                           |                                                                                                                                                                                                                                         |                3 |              6 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_2_n_0                                                                                            | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/first_edge_taps_r[5]_i_1_n_0                                                                           |                2 |              6 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt0                                                                                                      | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt[7]_i_1_n_0                                                                           |                1 |              6 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                            |                                                                                                                                                                                                                                         |                2 |              6 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/largest_left_edge[5]_i_1_n_0                                                                                  | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                               |                3 |              6 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                            | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[255]_i_1_n_0                                                                        |                1 |              6 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/SR[0]                                                                                                                                                                            |                1 |              6 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_2_n_0                                                                                           | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/second_edge_taps_r[5]_i_1_n_0                                                                          |                2 |              6 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/tap_cnt_cpt_r                                                                                                           | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/new_cnt_cpt_r_reg[0]                                                                                                                                                         |                1 |              6 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_2nd_edge_taps_r[5]_i_2_n_0                                                                               | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_2nd_edge_taps_r[5]_i_1_n_0                                                              |                3 |              6 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_1st_edge_taps_r[5]_i_2_n_0                                                                               | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/prbs_1st_edge_taps_r[5]_i_1_n_0                                                              |                2 |              6 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/bram_addr[6]_i_1_n_0                                                                                                                                                                                      |                                                                                                                                                                                                                                         |                2 |              7 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u3_image_controller/uut_I2C_OV5640_Init_RAW/u_I2C_Controller/sd_counter                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              7 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ffa                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/count10                                                                                                                                                                                           |                2 |              7 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/xsdb_rden_ff9                                                                                                                                                                                                      | u_ila_0/inst/ila_core_inst/u_ila_regs/count00                                                                                                                                                                                           |                2 |              7 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/SR[0]                                                                                                                                                                   |                3 |              7 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_STATIC_STATUS/clear                                                                                                                                             |                2 |              7 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_cmd_r[6]_i_1_n_0                                                                                                      |                2 |              7 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ififo_rst                                            |                3 |              8 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/Debayer_U0/DebayerRatBorBatR_U0/shiftReg_ce_0                                                                                                                                                                         | u4_bayer2rgb/uut_v_demosaic_1/inst/Debayer_U0/DebayerRatBorBatR_U0/exitcond7_i_reg_2299_pp0_iter4_reg_reg[0]_0                                                                                                                          |                3 |              8 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/mpr_rd_rise0_prev_r0                                                                                                    |                                                                                                                                                                                                                                         |                2 |              8 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/Debayer_U0/DebayerG_U0/shiftReg_ce_1                                                                                                                                                                                  | u4_bayer2rgb/uut_v_demosaic_1/inst/Debayer_U0/DebayerG_U0/tmp_387_i_i_reg_3863_pp0_iter14_reg_reg[0]_1                                                                                                                                  |                2 |              8 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr_timing[3]_i_1_n_0            | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                            |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/Debayer_U0/DebayerRatBorBatR_U0/shiftReg_ce_0                                                                                                                                                                         |                                                                                                                                                                                                                                         |                2 |              8 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                             | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                            |                3 |              8 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/AXIvideo2MultiBayer2_U0/AXI_video_strm_V_data_V_0_load_A                                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              8 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1__4_n_0                | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                            |                3 |              8 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                             | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ofifo_rst                                            |                2 |              8 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/Debayer_U0/DebayerRatBorBatR_U0/shiftReg_ce                                                                                                                                                                           | u4_bayer2rgb/uut_v_demosaic_1/inst/Debayer_U0/DebayerRatBorBatR_U0/exitcond7_i_reg_2299_pp0_iter4_reg_reg[0]_1                                                                                                                          |                2 |              8 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/Debayer_U0/DebayerRatBorBatR_U0/shiftReg_ce                                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |              8 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk7[0].compare_err_pb_latch_r[0]_i_1_n_0                                                 |                7 |              8 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/Debayer_U0/DebayerG_U0/shiftReg_ce                                                                                                                                                                                    | u4_bayer2rgb/uut_v_demosaic_1/inst/Debayer_U0/DebayerG_U0/tmp_387_i_i_reg_3863_pp0_iter14_reg_reg[0]_0                                                                                                                                  |                2 |              8 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1__1_n_0                | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ofifo_rst                                            |                2 |              8 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/AXIvideo2MultiBayer2_U0/AXI_video_strm_V_data_V_0_load_B                                                                                                                                                              |                                                                                                                                                                                                                                         |                2 |              8 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/timer_rst                                                                                                                                                    |                2 |              8 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/write_data_control.wr_data_addr_le__2                                                                                                                                        | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                    |                2 |              8 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                             | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                            |                2 |              8 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/Debayer_U0/DebayerG_U0/linebuf_yuv_val_0_V_U/v_demosaic_0_DebayerG_linebuf_bkb_ram_U/E[0]                                                                                                                             |                                                                                                                                                                                                                                         |                4 |              8 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg_reg_1                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/asyncrounous_transfer.arm_out_transfer_inst/dout_reg1_reg_1                                                                                                                                 |                2 |              8 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1_n_0                   | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                            |                2 |              8 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/U_NS0/I_YESLUT6.I_YES_OREG.O_reg_reg_1                                                                                                                                                                         | u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/SEQUENCER_STATE_O[7]_i_1_n_0                                                                                                                                                             |                2 |              8 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1__2_n_0                | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                            |                2 |              8 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/CFG_DATA_O[15]_i_1_n_0                                                                                                                                              |                1 |              8 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/p_22_out                                                                                                      | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                               |                2 |              8 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1__3_n_0                | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                            |                2 |              8 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads[7]_i_2_n_0                                                                                                                     | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrcal_reads05_out                                                                                                         |                3 |              8 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                           | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_66_out                                                                                     |                3 |              8 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                          | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                            |                2 |              8 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/rd_ptr[0]_i_1__0_n_0                | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                            |                2 |              8 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0                             | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ofifo_rst                                            |                3 |              8 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                          | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                            |                2 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/counter[7]_i_1_n_0                                                                                                                                                      |                3 |              8 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[6]_i_1_n_0                                                                                                                                                           |                1 |              8 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_corse_cnt                                                                                                                | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                              |                2 |              8 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_rd_data0/not_strict_mode.status_ram.rd_buf_we_r1                                                                                                                                      |                                                                                                                                                                                                                                         |                1 |              8 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/Debayer_U0/DebayerG_U0/shiftReg_ce_1                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                1 |              8 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/Debayer_U0/DebayerG_U0/shiftReg_ce_0                                                                                                                                                                                  | u4_bayer2rgb/uut_v_demosaic_1/inst/Debayer_U0/DebayerG_U0/tmp_387_i_i_reg_3863_pp0_iter14_reg_reg[0]_10                                                                                                                                 |                3 |              8 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_ptr0__0                          | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/ofifo_rst                                            |                2 |              8 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/Debayer_U0/DebayerG_U0/shiftReg_ce_0                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              8 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/E[0]                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                1 |              8 |
|  u1_clk_wiz_0/inst/clk_out5                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |              8 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/Debayer_U0/DebayerG_U0/shiftReg_ce                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                1 |              8 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u3_image_controller/uut_image_capture/uut_image_cache_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                          | u3_image_controller/uut_image_capture/uut_image_cache_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                            |                3 |              8 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/wl_dqs_tap_count_r[0][2][5]_i_1_n_0                                                                                         | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                              |                3 |              9 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                              |                5 |              9 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/AXIvideo2MultiBayer2_U0/AXI_video_strm_V_data_V_0_sel2                                                                                                                                                                |                                                                                                                                                                                                                                         |                2 |              9 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/sel                                                                                                                                                                                                                | u_ila_0/inst/ila_core_inst/u_ila_regs/clk_lost_cnt[8]_i_1_n_0                                                                                                                                                                           |                2 |              9 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/SR[0]                                                                                                                                    |                4 |              9 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/stg1_wr_rd_cnt[8]_i_1_n_0                                                                                                                  |                                                                                                                                                                                                                                         |                3 |              9 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/pwron_ce_r                                                                                                                                 | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                                              |                2 |              9 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/clear                                                                                                                     |                2 |              9 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/ififo_rst                                            |                3 |              9 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/po_rdval_cnt[8]_i_2_n_0                                                                                                     | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                              |                6 |              9 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/cnt_dllk_zqinit_r                                                                                                         |                3 |              9 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/AXIvideo2MultiBayer2_U0/ap_NS_fsm[4]                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                2 |              9 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/AXIvideo2MultiBayer2_U0/axi_last_V_2_i_i_reg_2391_out                                                                                                                                                                 |                                                                                                                                                                                                                                         |                3 |              9 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/AXIvideo2MultiBayer2_U0/axi_data_V_1_i_i_reg_205[7]_i_1_n_0                                                                                                                                                           |                                                                                                                                                                                                                                         |                2 |              9 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/rd_valid_r2_reg_n_0                                                                                           | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/compare_err0                                                                                 |                5 |              9 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                              |                7 |             10 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/complex_address0                                                                                                                           | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                               |                2 |             10 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/Debayer_U0/DebayerG_U0/linebuf_yuv_val_0_V_1_reg_38150                                                                                                                                                                |                                                                                                                                                                                                                                         |                3 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[2]                                                  |                2 |             10 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_0_V_s_reg_21040                                                                                                                                                          |                                                                                                                                                                                                                                         |                2 |             10 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_CE                                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n                                                                                                                                                                           |                2 |             10 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__17_n_0                                                                                                                                              |                3 |             10 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u3_image_controller/uut_image_capture/dcnt                                                                                                                                                                                                               | u3_image_controller/uut_image_capture/FSM_sequential_rfifo_state[1]_i_2_n_0                                                                                                                                                             |                4 |             10 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/Debayer_U0/DebayerRatBorBatR_U0/lineBuffer_val_0_V_s_reg_23120                                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             10 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | u6_ddr3_cache/fifo_for_ddr3_write_left/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SS[0]                                                                                                                                                |                5 |             10 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/AXIvideo2MultiBayer2_U0/eol_2_i_i_reg_289                                                                                                                                                                             |                                                                                                                                                                                                                                         |                3 |             10 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | u6_ddr3_cache/fifo_for_ddr3_write_righ/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SS[0]                                                                                                                                                |                5 |             10 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u6_ddr3_cache/rdnum_0                                                                                                                                                                                                                                    | u6_ddr3_cache/register_diff_clk_dc1/bbstub_init_calib_complete                                                                                                                                                                          |                3 |             10 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u6_ddr3_cache/wrnum[9]_i_1_n_0                                                                                                                                                                                                                           | u6_ddr3_cache/register_diff_clk_dc1/bbstub_init_calib_complete                                                                                                                                                                          |                3 |             10 |
|  u1_clk_wiz_0/inst/clk_out3                                     |                                                                                                                                                                                                                                                          | u4_bayer2rgb/dly[11]                                                                                                                                                                                                                    |                3 |             11 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_window_counter/U_WCE/E[0]                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |                2 |             11 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state[10]_i_1_n_0                                                                                                               | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                               |                7 |             11 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCE/E[0]                                                                                                                                                                  | u_ila_0/inst/ila_core_inst/u_ila_cap_ctrl/u_cap_addrgen/u_cap_sample_counter/U_SCRST/SR[0]                                                                                                                                              |                2 |             11 |
|  u1_clk_wiz_0/inst/clk_out1                                     | u2_mig_7series_1/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer_en                                                                                                                                                | u2_mig_7series_1/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.sample_timer0                                                                                                                                 |                3 |             11 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/reset_out_reg[0]_0[0]                                                                                                                                                                                        |                                                                                                                                                                                                                                         |                3 |             11 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_2[15]_i_1_n_0                                                                                                                                                                      |                4 |             11 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr                                                                                                                                                                                               |                                                                                                                                                                                                                                         |                4 |             11 |
|  u1_clk_wiz_0/inst/clk_out1                                     | u2_mig_7series_1/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.temperature                                                                                                                                                    | u2_mig_7series_1/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                        |                3 |             12 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                3 |             12 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/E[0]                                                                                                                                       | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__5_n_0                                                                                                                                               |                3 |             12 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_tempmon_0/tempmon_state_init                                                                                                                      | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                               |                4 |             12 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                            | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/wrdq_div1_4to1_wrcal_first.phy_wrdata[94]_i_1_n_0                                                                         |                4 |             12 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/device_temp_r[11]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |               12 |             12 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r2                                                                                                             | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                                                                      |                3 |             12 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/samp_edge_cnt1_en_r                                                                                                     | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/samp_edge_cnt0_en_r_reg                                                                                                                                                      |                3 |             12 |
|  u1_clk_wiz_0/inst/clk_out5                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[1]                                                  |                2 |             12 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_0[15]_i_1_n_0                                                                                                                                                                      |                9 |             12 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/dqsfind_calib_right.u_ddr_phy_dqs_found_cal/final_data_offset_mc                                                                                          |                                                                                                                                                                                                                                         |                2 |             12 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u7_lcd_driver/ycnt[11]_i_1_n_0                                                                                                                                                                                                                           |                                                                                                                                                                                                                                         |                3 |             12 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__7_n_0                                                                                                                                               |                6 |             13 |
|  u1_clk_wiz_0/inst/clk_out1                                     |                                                                                                                                                                                                                                                          | u2_mig_7series_1/u_mig_7series_0_mig/temp_mon_enabled.u_tempmon/xadc_supplied_temperature.rst_r2                                                                                                                                        |                5 |             13 |
|  u1_clk_wiz_0/inst/clk_out3                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/use_probe_debug_circuit                                                                                                                                                                                      |               10 |             13 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u6_ddr3_cache/app_addr[5]_i_1_n_0                                                                                                                                                                                                                        | u6_ddr3_cache/register_diff_clk_dc1/bbstub_init_calib_complete                                                                                                                                                                          |                5 |             14 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/calib_data_offset_0[5]_i_1_n_0                                                                                            |                5 |             15 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel[0]                                                                                                                             |                3 |             15 |
|  u1_clk_wiz_0/inst/clk_out1                                     |                                                                                                                                                                                                                                                          | u2_mig_7series_1/u_mig_7series_0_mig/u_iodelay_ctrl/AS[0]                                                                                                                                                                               |                4 |             15 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/match_flag_and                                                                                                | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                               |                5 |             15 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/Debayer_U0/DebayerG_U0/g_2_i_i_reg_44340                                                                                                                                                                              |                                                                                                                                                                                                                                         |                4 |             15 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u9_vio/inst/DECODER_INST/xsdb_addr_8_p2                                                                                                                                                                                                 |                4 |             15 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/arb_mux0/arb_row_col0/col_arb0/granted_col_r_reg_0                                                                                                     |                8 |             15 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/calib_sel_reg[0]_6                                                                                                                       |                3 |             15 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__6_n_0                                                                                                                                               |               12 |             16 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/bit_cnt[7]_i_1_n_0                                                                           |                8 |             16 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/gen_sr_match_div4.gen_sr_match[0].prev_sr_diff_r[0]_i_1_n_0                                            |                4 |             16 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/ififo_rst                                            |                4 |             16 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/ififo_rst                                            |                5 |             16 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/v_demosaic_CTRL_s_axi_U/int_HwReg_width[15]_i_1_n_0                                                                                                                                                                   |                                                                                                                                                                                                                                         |                5 |             16 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/phy_if_empty_r_reg[0]                                                                                                                      | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/SR[0]                                                                                                                     |                4 |             16 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_3[15]_i_1_n_0                                                                                                                                                                      |                7 |             16 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_19/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__10_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/sl_iport1_o[0]                                                                                                                                               |                6 |             16 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/cmd_pipe_plus.wr_data_en_reg_0                                                                                                                                                     |                                                                                                                                                                                                                                         |                2 |             16 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u9_vio/inst/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                3 |             16 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u9_vio/inst/DECODER_INST/wr_probe_out_modified                                                                                                                                                                                                           | u9_vio/inst/DECODER_INST/SR[0]                                                                                                                                                                                                          |                4 |             16 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/xsdb_memory_read_inst/E[0]                                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                2 |             16 |
|  u1_clk_wiz_0/inst/clk_out5                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             16 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/ADV_TRIG_MEM_READ.u_fsm_memory_read_inst/BRAM_DATA[15]_i_1_n_0                                                                                                                                                                |                                                                                                                                                                                                                                         |                3 |             16 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/occupied_counter.occ_cnt[15]_i_1_n_0                                                                                                                                         | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                    |                5 |             16 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/ADV_TRIG_STREAM.reg_stream_ffc/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__5_n_0                                                                                                                                          |                                                                                                                                                                                                                                         |                3 |             16 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_18/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__0_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             16 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_17/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__15_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             16 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__7_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             16 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/adv_rb_drdy1                                                                                                                                                                                                       |                                                                                                                                                                                                                                         |                6 |             16 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_16/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__14_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                4 |             16 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_15/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__8_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             16 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_85/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__6_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             16 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_84/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__4_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             16 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_83/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__11_n_0                                                                                                                                                                 |                                                                                                                                                                                                                                         |                5 |             16 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_82/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__3_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             16 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_81/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__2_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             16 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_80/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             16 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/reg_test0                                                                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             16 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_7/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__12_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             16 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_6/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |                8 |             16 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_1a/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_1__9_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                8 |             16 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/Debayer_U0/DebayerG_U0/linebuf_yuv_val_3_V_U/v_demosaic_0_DebayerG_linebuf_bkb_ram_U/bayerWindow_val_0_V_4_fu_3260                                                                                                    |                                                                                                                                                                                                                                         |                7 |             16 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/sel                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                4 |             16 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/AXIvideo2MultiBayer2_U0/ap_CS_fsm_state10                                                                                                                                                                             | u4_bayer2rgb/uut_v_demosaic_1/inst/AXIvideo2MultiBayer2_U0/ap_CS_fsm_state4                                                                                                                                                             |                5 |             16 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/AXIvideo2MultiBayer2_U0/j_i_i_reg_2280                                                                                                                                                                                | u4_bayer2rgb/uut_v_demosaic_1/inst/AXIvideo2MultiBayer2_U0/j_i_i_reg_228                                                                                                                                                                |                4 |             16 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/AXIvideo2MultiBayer2_U0/shiftReg_ce                                                                                                                                                                                   |                                                                                                                                                                                                                                         |                7 |             16 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/AXIvideo2MultiBayer2_U0/Q[1]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                5 |             16 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/AXIvideo2MultiBayer2_U0/grp_reg_unsigned_short_s_fu_309/ap_NS_fsm1                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             16 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/AXIvideo2MultiBayer2_U0/grp_reg_unsigned_short_s_fu_315/ap_NS_fsm1                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/Debayer_U0/DebayerRatBorBatR_U0/DebayerRatBorBatR_U0_bayerPhase_out_write                                                                                                                                             |                                                                                                                                                                                                                                         |                4 |             16 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/Debayer_U0/DebayerRatBorBatR_U0/ap_phi_reg_pp0_iter5_b2_i_reg_7720                                                                                                                                                    |                                                                                                                                                                                                                                         |                3 |             16 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/Debayer_U0/DebayerRatBorBatR_U0/ap_phi_reg_pp0_iter4_b2_i_reg_7720                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             16 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/Debayer_U0/DebayerG_U0/ap_CS_fsm_reg[0]_0                                                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             16 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/Debayer_U0/DebayerRandBatG_U0/DebayerRandBatG_U0_bayerPhase_read                                                                                                                                                      |                                                                                                                                                                                                                                         |                5 |             16 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/Debayer_U0/DebayerRandBatG_U0/shiftReg_ce                                                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             16 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/Debayer_U0/DebayerRandBatG_U0/shiftReg_ce_1                                                                                                                                                                           |                                                                                                                                                                                                                                         |                8 |             16 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/Debayer_U0/DebayerRandBatG_U0/shiftReg_ce_0                                                                                                                                                                           |                                                                                                                                                                                                                                         |                5 |             16 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/Debayer_U0/DebayerRatBorBatR_U0/lineBuffer_val_0_V_U/v_demosaic_0_DebayerRatBorBatRkbM_ram_U/exitcond7_i_reg_22990                                                                                                    |                                                                                                                                                                                                                                         |                8 |             16 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/Debayer_U0/DebayerRatBorBatR_U0/E[0]                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             16 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/MultiPixStream2AXIvi_U0/ap_CS_fsm_state6                                                                                                                                                                              | u4_bayer2rgb/uut_v_demosaic_1/inst/MultiPixStream2AXIvi_U0/t_V_reg_173_0                                                                                                                                                                |                3 |             16 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/MultiPixStream2AXIvi_U0/i_V_reg_2990                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                5 |             16 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/MultiPixStream2AXIvi_U0/t_V_1_reg_1840                                                                                                                                                                                | u4_bayer2rgb/uut_v_demosaic_1/inst/MultiPixStream2AXIvi_U0/ap_NS_fsm1                                                                                                                                                                   |                4 |             16 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/ZipperRemoval_U0/ap_CS_fsm_state7                                                                                                                                                                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/ZipperRemoval_U0/y_reg_233                                                                                                                                                                           |                4 |             16 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/ZipperRemoval_U0/ap_CS_fsm_reg[1]_0[1]                                                                                                                                                                                |                                                                                                                                                                                                                                         |                5 |             16 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/v_demosaic_CTRL_s_axi_U/int_HwReg_height[15]_i_1_n_0                                                                                                                                                                  |                                                                                                                                                                                                                                         |                3 |             16 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/v_demosaic_CTRL_s_axi_U/int_HwReg_bayer_phase[15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                         |                5 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[1]                                                  |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/E[0]                                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/rddata_rst                                                                                                                                                        |                4 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_reg[6][0]                                                                                                                                                        | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/wrdata_rst                                                                                                                                                        |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0][0] |                                                                                                                                                                                                                                         |                3 |             16 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                        |                                                                                                                                                                                                                                         |                3 |             16 |
|  u1_clk_wiz_0/inst/clk_out3                                     |                                                                                                                                                                                                                                                          | u5_rgb2yuv/o_yuv_image_data[15]_i_1_n_0                                                                                                                                                                                                 |                4 |             16 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/Debayer_U0/DebayerG_U0/ap_CS_fsm_state19                                                                                                                                                                              | u4_bayer2rgb/uut_v_demosaic_1/inst/Debayer_U0/DebayerG_U0/y_i_i_reg_518                                                                                                                                                                 |                5 |             17 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[3].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             17 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[2].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             17 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/Debayer_U0/DebayerG_U0/ap_CS_fsm_state2                                                                                                                                                                               |                                                                                                                                                                                                                                         |                5 |             17 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/Debayer_U0/DebayerRatBorBatR_U0/ap_CS_fsm_state9                                                                                                                                                                      | u4_bayer2rgb/uut_v_demosaic_1/inst/Debayer_U0/DebayerRatBorBatR_U0/y_i_reg_455                                                                                                                                                          |                5 |             17 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/Debayer_U0/DebayerRatBorBatR_U0/Q[1]                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                4 |             17 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/Debayer_U0/DebayerRandBatG_U0/Q[1]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |                4 |             17 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[1].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             17 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u_ila_0/inst/ila_core_inst/COUNTER.u_count/G_COUNTER[0].U_COUNTER/counter[16]_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |                5 |             17 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/Debayer_U0/DebayerRandBatG_U0/ap_CS_fsm_state8                                                                                                                                                                        | u4_bayer2rgb/uut_v_demosaic_1/inst/Debayer_U0/DebayerRandBatG_U0/y_i_reg_359                                                                                                                                                            |                5 |             17 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/ZipperRemoval_U0/x_reg_2440                                                                                                                                                                                           | u4_bayer2rgb/uut_v_demosaic_1/inst/ZipperRemoval_U0/ap_enable_reg_pp0_iter00                                                                                                                                                            |                5 |             17 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u6_ddr3_cache/user_ddr3_read_addr1[0]_i_1_n_0                                                                                                                                                                                                            | u6_ddr3_cache/register_diff_clk_dc1/bbstub_init_calib_complete                                                                                                                                                                          |                5 |             17 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u6_ddr3_cache/user_ddr3_read_addr2[0]_i_1_n_0                                                                                                                                                                                                            | u6_ddr3_cache/register_diff_clk_dc1/bbstub_init_calib_complete                                                                                                                                                                          |                5 |             17 |
|  u1_clk_wiz_0/inst/clk_out5                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/inc_addr_r_reg_0                                                                                                                                                              | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/Debayer_U0/DebayerRandBatG_U0/p_1_in                                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             17 |
|  u1_clk_wiz_0/inst/clk_out5                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_XSDB_BUS_CONTROLLER/dec_wdc_r_reg_0                                                                                                                                                               | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                5 |             17 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/mb_wrlvl_inst.u_ddr_phy_wrlvl/gen_final_tap[0].final_val[0][5]_i_1_n_0                                                                                    | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__11_n_0                                                                                                                                              |                3 |             18 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/Debayer_U0/DebayerG_U0/linebuf_yuv_val_3_V_U/v_demosaic_0_DebayerG_linebuf_bkb_ram_U/exitcond2_i_i_reg_38020                                                                                                          |                                                                                                                                                                                                                                         |                9 |             18 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/Debayer_U0/DebayerRatBorBatR_U0/p_1_in                                                                                                                                                                                |                                                                                                                                                                                                                                         |                7 |             18 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_reg[0]                                                  |                3 |             18 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                3 |             18 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u3_image_controller/uut_I2C_OV5640_Init_RAW/lut_index_rep[8]_i_1_n_0                                                                                                                                                                                     |                                                                                                                                                                                                                                         |                5 |             18 |
|  u1_clk_wiz_0/inst/clk_out5                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD5/ctl_reg[17]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             18 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/Debayer_U0/DebayerRatBorBatR_U0/CV_V_i_reg_25320                                                                                                                                                                      |                                                                                                                                                                                                                                         |                4 |             18 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/Debayer_U0/DebayerG_U0/p_1_in                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             19 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u3_image_controller/uut_image_capture/uut_image_cache_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                         | u3_image_controller/uut_image_capture/uut_image_cache_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                            |                5 |             20 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r[0]_i_2_n_0                                                                                                                    | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/rank_mach0/rank_common0/zq_cntrl.zq_timer.zq_timer_r0                                                                                                             |                5 |             20 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u6_ddr3_cache/fifo_for_ddr3_write_righ/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                      | u6_ddr3_cache/fifo_for_ddr3_write_righ/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SS[0]                                                                                                                                                |                5 |             20 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/Debayer_U0/DebayerRatBorBatR_U0/addconv1_i_reg_25070                                                                                                                                                                  |                                                                                                                                                                                                                                         |                6 |             20 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                               | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_88f/I_EN_STAT_EQ1.U_STAT/G_1PIPE_IFACE.s_den_r_reg                                                                                                                                            |                3 |             20 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u6_ddr3_cache/fifo_for_ddr3_write_left/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/E[0]                                                                                                                                      | u6_ddr3_cache/fifo_for_ddr3_write_left/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SS[0]                                                                                                                                                |                5 |             20 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                            | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_4                                                                                                         |                4 |             20 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/rdlvl_stg1_done_int_reg_1[0]                                                                                            | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/wrcal_done_reg_1                                                                                                         |                4 |             20 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_0_V_U/v_demosaic_0_DebayerRatBorBatRkbM_ram_U/ap_CS_fsm_reg[2]                                                                                                           |                                                                                                                                                                                                                                         |                8 |             20 |
|  u1_clk_wiz_0/inst/clk_out3                                     |                                                                                                                                                                                                                                                          | u3_image_controller/uut_image_capture/uut_image_cache_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/SR[0]                                                                                                                            |                6 |             21 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u6_ddr3_cache/register_diff_clk_dc1/temp_reg[1]_0                                                                                                                                                                                                        | u6_ddr3_cache/register_diff_clk_dc1/bbstub_init_calib_complete                                                                                                                                                                          |                6 |             22 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u6_ddr3_cache/register_diff_clk_dc1/temp_reg[1]_1                                                                                                                                                                                                        | u6_ddr3_cache/register_diff_clk_dc1/bbstub_init_calib_complete                                                                                                                                                                          |                6 |             22 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__8_n_0                                                                                                                                               |               11 |             23 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/MultiPixStream2AXIvi_U0/AXI_video_strm_V_data_V_1_load_B                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             24 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u3_image_controller/uut_I2C_OV5640_Init_RAW/i2c_data[38]_i_1_n_0                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               24 |             24 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_1_V_U/v_demosaic_0_DebayerRatBorBatRkbM_ram_U/WEA[0]                                                                                                                     |                                                                                                                                                                                                                                         |                8 |             24 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_0_V_U/v_demosaic_0_DebayerRatBorBatRkbM_ram_U/WEA[0]                                                                                                                     |                                                                                                                                                                                                                                         |               11 |             24 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/MultiPixStream2AXIvi_U0/AXI_video_strm_V_data_V_1_load_A                                                                                                                                                              |                                                                                                                                                                                                                                         |                6 |             24 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r[34]_i_2_n_0                                                                                     | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__13_n_0                                                                                                                                              |                9 |             24 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/ZipperRemoval_U0/ZipperRemoval_U0_img_V_val_2_V_read                                                                                                                                                                  |                                                                                                                                                                                                                                         |                7 |             24 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/Debayer_U0/DebayerRatBorBatR_U0/lineBuffer_val_0_V_U/v_demosaic_0_DebayerRatBorBatRkbM_ram_U/WEA[0]                                                                                                                   |                                                                                                                                                                                                                                         |               10 |             24 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |
|  u1_clk_wiz_0/inst/clk_out5                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                |                                                                                                                                                                                                                                         |                3 |             24 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[9].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             25 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[27].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             25 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[36].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             25 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[45].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             25 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[10].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             25 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[0].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               11 |             25 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[43].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             25 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[24].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             25 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[13].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             25 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[12].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             25 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[11].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             25 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[37].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             25 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[44].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             25 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[8].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               10 |             25 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[38].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             25 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[39].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             25 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/ZipperRemoval_U0/ap_block_pp0_stage0_subdone4_in                                                                                                                                                                      |                                                                                                                                                                                                                                         |               11 |             25 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[32].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             25 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[1].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                9 |             25 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[19].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             25 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[33].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             25 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[34].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             25 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[35].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             25 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[18].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             25 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[17].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             25 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[16].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             25 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[22].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             25 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[46].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               12 |             25 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[47].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             25 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/FSM_onehot_cal1_state_r_reg_n_0_[16]                                                                   |               15 |             25 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[15].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             25 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[48].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             25 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[49].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             25 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[20].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                5 |             25 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[21].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             25 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[50].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             25 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[51].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             25 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[14].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               11 |             25 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[26].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             25 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[25].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                6 |             25 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/app_addr_r10                                                                                                                                                                     | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                    |                4 |             25 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[31].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               14 |             25 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[30].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             25 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__14_n_0                                                                                                                                              |               10 |             25 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[2].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               11 |             25 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[3].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             25 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[40].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                8 |             25 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[41].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             25 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[42].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             25 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[29].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               10 |             25 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__9_n_0                                                                                                                                               |                8 |             25 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[28].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                9 |             25 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[23].mu_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |                7 |             25 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                    |                9 |             26 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u6_ddr3_cache/fifo_for_ddr3_read_left/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/p_8_out                                                                                                                                    | u6_ddr3_cache/fifo_for_ddr3_read_left/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                        |                6 |             26 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u6_ddr3_cache/fifo_for_ddr3_read_righ/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/p_8_out                                                                                                                                    | u6_ddr3_cache/fifo_for_ddr3_read_righ/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_rd_rst_ic_reg_0                                                                                        |                6 |             26 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/Debayer_U0/DebayerRatBorBatR_U0/x_i_reg_4660                                                                                                                                                                          | u4_bayer2rgb/uut_v_demosaic_1/inst/Debayer_U0/DebayerRatBorBatR_U0/x_i_reg_466                                                                                                                                                          |                8 |             27 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_cmd0/E[0]                                                                                                                                                                             | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/reset_reg_n_0                                                                                                                                                                    |                9 |             27 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__1_n_0                                                                                                                                               |               10 |             27 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/Debayer_U0/DebayerG_U0/x_i_i_reg_5290                                                                                                                                                                                 | u4_bayer2rgb/uut_v_demosaic_1/inst/Debayer_U0/DebayerG_U0/x_i_i_reg_529                                                                                                                                                                 |                8 |             27 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[3].bank0/bank_queue0/E[0]                                                                                                                                    |                                                                                                                                                                                                                                         |                8 |             28 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[1].bank0/bank_queue0/E[0]                                                                                                                                    |                                                                                                                                                                                                                                         |               11 |             28 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[0].bank0/bank_queue0/E[0]                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             28 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/Debayer_U0/DebayerRatBorBatR_U0/lineBuffer_val_1_V_U/v_demosaic_0_DebayerRatBorBatRkbM_ram_U/ap_enable_reg_pp0_iter5_reg                                                                                              |                                                                                                                                                                                                                                         |                9 |             28 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/icn_cmd_en_temp                                                                                                                                                             | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                4 |             28 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/mc0/bank_mach0/bank_cntrl[2].bank0/bank_queue0/E[0]                                                                                                                                    |                                                                                                                                                                                                                                         |                9 |             28 |
|  u1_clk_wiz_0/inst/clk_out5                                     | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/ctl_reg[27]_i_1_n_0                                                                                                                                                         | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |                6 |             28 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/ZipperRemoval_U0/luma_1_V_fu_166_reg0                                                                                                                                                                                 | u4_bayer2rgb/uut_v_demosaic_1/inst/ZipperRemoval_U0/luma_1_V_fu_166[4]_i_1_n_0                                                                                                                                                          |                9 |             29 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__12_n_0                                                                                                                                              |               17 |             29 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/ZipperRemoval_U0/luma_1_V_fu_166_reg0                                                                                                                                                                                 |                                                                                                                                                                                                                                         |                9 |             29 |
|  image_sensor_pclk_IBUF                                         | u3_image_controller/uut_image_capture/uut_image_cache_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                  | u3_image_controller/uut_image_capture/uut_image_cache_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                   |                9 |             30 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u6_ddr3_cache/fifo_for_ddr3_read_righ/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                       | u6_ddr3_cache/fifo_for_ddr3_read_righ/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                        |                6 |             30 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u6_ddr3_cache/fifo_for_ddr3_read_left/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                       | u6_ddr3_cache/fifo_for_ddr3_read_left/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                        |                6 |             30 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/CFG_BRAM_RD_DATA[23]_i_1_n_0                                                                                                                                                                              |                                                                                                                                                                                                                                         |                7 |             31 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[28]_i_1_n_0                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1_n_0                                                                                                                                                  |                9 |             31 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                               |                                                                                                                                                                                                                                         |                4 |             32 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/Debayer_U0/bayerPhase_c3_i_U/U_v_demosaic_0_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                             |                                                                                                                                                                                                                                         |                7 |             32 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/Debayer_U0/bayerPhase_c_i_U/U_v_demosaic_0_fifo_w16_d2_A_ram/shiftReg_ce                                                                                                                                              |                                                                                                                                                                                                                                         |                8 |             32 |
|  u1_clk_wiz_0/inst/clk_out3                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[3]                                                                                                                                                                                        |               12 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/bscanid[31]_i_1_n_0                                                                                                                                                                      | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |                8 |             32 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/shiftreg[31]_i_1_n_0                                                                                                                                                    |               12 |             32 |
|  u1_clk_wiz_0/inst/clk_out3                                     |                                                                                                                                                                                                                                                          | u3_image_controller/uut_image_capture/FSM_sequential_rfifo_state[1]_i_2_n_0                                                                                                                                                             |               12 |             33 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg[0]                                                                                                                                                 |               12 |             33 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[5].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             33 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[4].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                7 |             33 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[6].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               11 |             33 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/MU_SRL[7].mu_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               12 |             33 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/Debayer_U0/DebayerRandBatG_U0/x_i_reg_3810                                                                                                                                                                            | u4_bayer2rgb/uut_v_demosaic_1/inst/Debayer_U0/DebayerRandBatG_U0/x_i_reg_381                                                                                                                                                            |               10 |             34 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[0].cnt_srl_reg/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             34 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               12 |             34 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[1].cnt_srl_reg/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               12 |             34 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/Debayer_U0/DebayerG_U0/tmp_188_i_i_reg_43480                                                                                                                                                                          |                                                                                                                                                                                                                                         |               10 |             34 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[1]_i_1_n_0                                                                                                                                                                                   | dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_reset                                                                                                                                                             |               10 |             34 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[2].cnt_srl_reg/E[0]                                                                                                                                                                                    |                                                                                                                                                                                                                                         |               10 |             34 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_den_o                                                                                                                                                                                               |                                                                                                                                                                                                                                         |               12 |             35 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/rst_tmp                                                                              |               16 |             37 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u6_ddr3_cache/fifo_for_ddr3_write_righ/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                      | u6_ddr3_cache/fifo_for_ddr3_write_righ/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                       |                9 |             39 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u6_ddr3_cache/fifo_for_ddr3_write_left/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/E[0]                                                                                                                                      | u6_ddr3_cache/fifo_for_ddr3_write_left/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gic_rst.sckt_wr_rst_ic_reg_0                                                                                       |                9 |             39 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/Debayer_U0/DebayerRatBorBatR_U0/ret_V_18_i_reg_24930                                                                                                                                                                  |                                                                                                                                                                                                                                         |               18 |             40 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | u6_ddr3_cache/register_diff_clk_dc1/bbstub_init_calib_complete                                                                                                                                                                          |               18 |             40 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/Debayer_U0/DebayerG_U0/bayerWindow_val_2_V_10_reg_3978[7]_i_1_n_0                                                                                                                                                     |                                                                                                                                                                                                                                         |               13 |             40 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__16_n_0                                                                                                                                              |               15 |             42 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__4_n_0                                                                                                                                               |               26 |             46 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/ZipperRemoval_U0/shiftReg_ce                                                                                                                                                                                          |                                                                                                                                                                                                                                         |                8 |             48 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/Debayer_U0/DebayerRatBorBatR_U0/pixBuf_0_val_0_V_1_reg_23560                                                                                                                                                          |                                                                                                                                                                                                                                         |               14 |             48 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/Debayer_U0/DebayerRandBatG_U0/pixBuf_0_val_0_V_2_reg_21480                                                                                                                                                            |                                                                                                                                                                                                                                         |               13 |             48 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__3_n_0                                                                                                                                               |               18 |             50 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__0_n_0                                                                                                                                               |               18 |             50 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep__2_n_0                                                                                                                                               |               16 |             50 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/Debayer_U0/DebayerRandBatG_U0/lineBuffer_val_1_V_U/v_demosaic_0_DebayerRatBorBatRkbM_ram_U/ap_enable_reg_pp0_iter4_reg                                                                                                |                                                                                                                                                                                                                                         |               14 |             52 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/Debayer_U0/DebayerRatBorBatR_U0/lineBuffer_val_1_V_U/v_demosaic_0_DebayerRatBorBatRkbM_ram_U/WEA[0]                                                                                                                   |                                                                                                                                                                                                                                         |               18 |             56 |
|  image_sensor_pclk_IBUF                                         |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               13 |             57 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_0_63_0_2_i_1_n_0                                                                                                                                                                      |                                                                                                                                                                                                                                         |               16 |             64 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/store_sr_r0                                                                                                             |                                                                                                                                                                                                                                         |               17 |             64 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/AXIvideo2MultiBayer2_U0/grp_reg_unsigned_short_s_fu_315/E[0]                                                                                                                                                          |                                                                                                                                                                                                                                         |               16 |             64 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_rdlvl_gen.u_ddr_phy_rdlvl/sr_valid_r_reg_n_0                                                                                                      |                                                                                                                                                                                                                                         |               23 |             64 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/ADV_TRIG.u_adv_trig/fsm_mem_data_reg_r1_64_127_0_2_i_1_n_0                                                                                                                                                                    |                                                                                                                                                                                                                                         |               16 |             64 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/mux_rd_valid_r                                                                                                |                                                                                                                                                                                                                                         |               18 |             64 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/p_154_out                                                                                                     | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/ddr_phy_prbs_rdlvl_gen.u_ddr_phy_prbs_rdlvl/genblk8[0].match_flag_pb[7]_i_1_n_0                                                          |               13 |             64 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_wrcal/E[0]                                                                                                                                      |                                                                                                                                                                                                                                         |               17 |             64 |
|  dbg_hub/inst/BSCANID.u_xsdbm_id/itck_i                         |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               26 |             65 |
|  u1_clk_wiz_0/inst/clk_out3                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[2]                                                                                                                                                                                        |               33 |             66 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          | u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_reg_rep_n_0                                                                                                                                                  |               27 |             70 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/Debayer_U0/DebayerRatBorBatR_U0/pixWindow_val_0_val_6_fu_3540                                                                                                                                                         |                                                                                                                                                                                                                                         |               16 |             72 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/Debayer_U0/DebayerRandBatG_U0/pixWindow_val_0_val_17_fu_2660                                                                                                                                                          |                                                                                                                                                                                                                                         |               25 |             72 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[1].tc_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               13 |             73 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[26].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               16 |             73 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[25].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               19 |             73 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[24].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               16 |             73 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[23].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               14 |             73 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[22].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               17 |             73 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[20].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               15 |             73 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[15].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               17 |             73 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[14].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               18 |             73 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[13].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               14 |             73 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[12].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               17 |             73 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[19].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               15 |             73 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[3].tc_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               14 |             73 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[18].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               16 |             73 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[17].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               16 |             73 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[16].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               14 |             73 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[11].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               16 |             73 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[10].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               17 |             73 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[0].tc_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               16 |             73 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/STRG_QUAL.qual_strg_srl_reg/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               11 |             73 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[21].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               15 |             73 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[27].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               20 |             73 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[28].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               16 |             73 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[29].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               17 |             73 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[2].tc_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               16 |             73 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[30].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               18 |             73 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[31].tc_srl_reg/E[0]                                                                                                                                                                                         |                                                                                                                                                                                                                                         |               16 |             73 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[4].tc_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               15 |             73 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[5].tc_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               13 |             73 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[6].tc_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               14 |             73 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[7].tc_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               19 |             73 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[8].tc_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               18 |             73 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/TC_SRL[9].tc_srl_reg/E[0]                                                                                                                                                                                          |                                                                                                                                                                                                                                         |               18 |             73 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_regs/CNT.CNT_SRL[3].cnt_srl_reg/G_1PIPE_IFACE.s_di_r_reg[15]                                                                                                                                           |               79 |             90 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/Debayer_U0/DebayerG_U0/tmp_142_i_i_reg_42730                                                                                                                                                                          |                                                                                                                                                                                                                                         |               28 |             92 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/Debayer_U0/DebayerRandBatG_U0/ret_V_51_i_reg_2243[9]_i_1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                         |               30 |             92 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_1_in                  |                                                                                                                                                                                                                                         |               12 |             96 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_1_in_3                |                                                                                                                                                                                                                                         |               12 |             96 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_1_in_7                |                                                                                                                                                                                                                                         |               12 |             96 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                               |                                                                                                                                                                                                                                         |               12 |             96 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/dq_gen_40.if_post_fifo_gen.u_ddr_if_post_fifo/p_1_in_8                |                                                                                                                                                                                                                                         |               12 |             96 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/Debayer_U0/DebayerRandBatG_U0/pixWindow_val_1_val_18_fu_222[7]_i_1_n_0                                                                                                                                                |                                                                                                                                                                                                                                         |               27 |             96 |
|  u1_clk_wiz_0/inst/clk_out5                                     | u_ila_0/inst/ila_core_inst/u_ila_regs/reg_srl_fff/E[0]                                                                                                                                                                                                   |                                                                                                                                                                                                                                         |               25 |            103 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_A.ddr_byte_lane_A/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_9                             |                                                                                                                                                                                                                                         |               14 |            112 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_D.ddr_byte_lane_D/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_10                            |                                                                                                                                                                                                                                         |               14 |            112 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_2.u_ddr_phy_4lanes/ddr_byte_lane_C.ddr_byte_lane_C/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                               |                                                                                                                                                                                                                                         |               14 |            112 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_1.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en                               |                                                                                                                                                                                                                                         |               14 |            112 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/u_ddr_mc_phy/ddr_phy_4lanes_0.u_ddr_phy_4lanes/ddr_byte_lane_B.ddr_byte_lane_B/of_pre_fifo_gen.u_ddr_of_pre_fifo/wr_en_11                            |                                                                                                                                                                                                                                         |               14 |            112 |
|  u1_clk_wiz_0/inst/clk_out3                                     |                                                                                                                                                                                                                                                          | u5_rgb2yuv/r_rgb_image_rst[5]_i_1_n_0                                                                                                                                                                                                   |               32 |            118 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/Debayer_U0/DebayerRatBorBatR_U0/pixWindow_val_0_val_1_fu_2740                                                                                                                                                         |                                                                                                                                                                                                                                         |               23 |            120 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/app_wdf_rdy_r_copy2                                                                                                                                                          |                                                                                                                                                                                                                                         |               45 |            128 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/Debayer_U0/DebayerG_U0/linebuf_yuv_val_3_V_U/v_demosaic_0_DebayerG_linebuf_bkb_ram_U/WEA[0]                                                                                                                           |                                                                                                                                                                                                                                         |               47 |            128 |
|  u1_clk_wiz_0/inst/clk_out3                                     |                                                                                                                                                                                                                                                          | u_ila_0/inst/ila_core_inst/u_ila_reset_ctrl/Q[0]                                                                                                                                                                                        |               59 |            132 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/Debayer_U0/DebayerG_U0/bayerWindow_val_0_V_1_fu_2340                                                                                                                                                                  |                                                                                                                                                                                                                                         |               37 |            160 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/Debayer_U0/DebayerG_U0/linebuf_yuv_val_3_V_U/v_demosaic_0_DebayerG_linebuf_bkb_ram_U/tmp_104_i_i_reg_3811_reg[0]                                                                                                      |                                                                                                                                                                                                                                         |               41 |            168 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_calib_top/u_ddr_phy_init/read_fifo.fifo_out_data_r_reg[6]                                                                                                           |                                                                                                                                                                                                                                         |               22 |            176 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/Debayer_U0/DebayerG_U0/addconv11_i_i_reg_40720                                                                                                                                                                        |                                                                                                                                                                                                                                         |               70 |            204 |
|  u1_clk_wiz_0/inst/clk_out3                                     | u4_bayer2rgb/uut_v_demosaic_1/inst/Debayer_U0/DebayerG_U0/ret_V_54_i_i_reg_41460                                                                                                                                                                         |                                                                                                                                                                                                                                         |               55 |            212 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK | u2_mig_7series_1/u_mig_7series_0_mig/u_memc_ui_top_std/u_ui_top/ui_wr_data0/wdf_rdy_ns                                                                                                                                                                   |                                                                                                                                                                                                                                         |               48 |            384 |
|  u1_clk_wiz_0/inst/clk_out3                                     |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              220 |            686 |
|  u2_mig_7series_1/u_mig_7series_0_mig/u_ddr3_infrastructure/CLK |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              806 |           2609 |
|  u1_clk_wiz_0/inst/clk_out5                                     |                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                         |              816 |           2736 |
+-----------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


