D:/College/EEC180/Labs/Pipeline_processor/hdl/DATA_MEM.v {1 {vlog -work work -stats=none D:/College/EEC180/Labs/Pipeline_processor/hdl/DATA_MEM.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module DATA_MEM

Top level modules:
	DATA_MEM

} {} {}} D:/College/EEC180/Labs/Pipeline_processor/hdl/instruction_data_mem.v {1 {vlog -work work -stats=none D:/College/EEC180/Labs/Pipeline_processor/hdl/instruction_data_mem.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module instruction_data_mem

Top level modules:
	instruction_data_mem

} {} {}} D:/College/EEC180/Labs/Pipeline_processor/test/tb_instruction_data_mem.v {1 {vlog -work work -stats=none D:/College/EEC180/Labs/Pipeline_processor/test/tb_instruction_data_mem.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module tb_instruction_data_mem

Top level modules:
	tb_instruction_data_mem

} {} {}}
