# //  Questa Sim-64
# //  Version 10.7c linux_x86_64 Aug 17 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
vcom -reportprogress 300 -work work /home/ms21.41/Desktop/datapath/phases/phase_3/port_tb.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:50:26 on Oct 16,2021
# vcom -reportprogress 300 -work work /home/ms21.41/Desktop/datapath/phases/phase_3/port_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# ** Error: /home/ms21.41/Desktop/datapath/phases/phase_3/port_tb.vhd(4): near "entity": (vcom-1576) expecting '[' or '.' or '(' or '\''.
# End time: 14:50:26 on Oct 16,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.41/Desktop/datapath/phases/phase_3/port_tb.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:50:44 on Oct 16,2021
# vcom -reportprogress 300 -work work /home/ms21.41/Desktop/datapath/phases/phase_3/port_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity port_tb
# -- Compiling architecture tb of port_tb
# ** Error: /home/ms21.41/Desktop/datapath/phases/phase_3/port_tb.vhd(31): near "sels": (vcom-1576) expecting ';'.
# ** Note: /home/ms21.41/Desktop/datapath/phases/phase_3/port_tb.vhd(34): VHDL Compiler exiting
# End time: 14:50:44 on Oct 16,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.41/Desktop/datapath/phases/phase_3/port_tb.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:51:00 on Oct 16,2021
# vcom -reportprogress 300 -work work /home/ms21.41/Desktop/datapath/phases/phase_3/port_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity port_tb
# -- Compiling architecture tb of port_tb
# ** Error: /home/ms21.41/Desktop/datapath/phases/phase_3/port_tb.vhd(30): (vcom-1136) Unknown identifier "nand32_2".
# ** Note: /home/ms21.41/Desktop/datapath/phases/phase_3/port_tb.vhd(34): VHDL Compiler exiting
# End time: 14:51:00 on Oct 16,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.41/Desktop/datapath/phases/phase_3/port_tb.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:51:16 on Oct 16,2021
# vcom -reportprogress 300 -work work /home/ms21.41/Desktop/datapath/phases/phase_3/port_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity port_tb
# -- Compiling architecture tb of port_tb
# ** Error: /home/ms21.41/Desktop/datapath/phases/phase_3/port_tb.vhd(30): Signal "nand32_s" is type ieee.std_logic_1164.STD_LOGIC_VECTOR; expecting type ieee.std_logic_1164.STD_LOGIC.
# ** Note: /home/ms21.41/Desktop/datapath/phases/phase_3/port_tb.vhd(34): VHDL Compiler exiting
# End time: 14:51:16 on Oct 16,2021, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.41/Desktop/datapath/phases/phase_3/port_tb.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:51:37 on Oct 16,2021
# vcom -reportprogress 300 -work work /home/ms21.41/Desktop/datapath/phases/phase_3/port_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity port_tb
# -- Compiling architecture tb of port_tb
# -- Compiling configuration cfg_port_tb
# -- Loading entity port_tb
# -- Loading architecture tb of port_tb
# -- Loading entity and_32
# -- Loading entity nand32
# End time: 14:51:38 on Oct 16,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.cfg_port_tb -t 10ps
# vsim work.cfg_port_tb -t 10ps 
# Start time: 14:52:07 on Oct 16,2021
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.cfg_port_tb#1
# Loading work.port_tb(tb)#1
# Loading work.and_32(structural)#1
# Loading work.nand32(structural)#1
add wave *
run 200 ns
vcom -reportprogress 300 -work work /home/ms21.41/Desktop/datapath/phases/phase_3/and_32.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:54:48 on Oct 16,2021
# vcom -reportprogress 300 -work work /home/ms21.41/Desktop/datapath/phases/phase_3/and_32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity and_32
# -- Compiling architecture structural of and_32
# End time: 14:54:48 on Oct 16,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.41/Desktop/datapath/phases/phase_3/nand32.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:54:51 on Oct 16,2021
# vcom -reportprogress 300 -work work /home/ms21.41/Desktop/datapath/phases/phase_3/nand32.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity nand32
# -- Compiling architecture structural of nand32
# End time: 14:54:51 on Oct 16,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/ms21.41/Desktop/datapath/phases/phase_3/port_tb.vhd
# QuestaSim-64 vcom 10.7c Compiler 2018.08 Aug 17 2018
# Start time: 14:55:03 on Oct 16,2021
# vcom -reportprogress 300 -work work /home/ms21.41/Desktop/datapath/phases/phase_3/port_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity port_tb
# -- Compiling architecture tb of port_tb
# -- Compiling configuration cfg_port_tb
# -- Loading entity port_tb
# -- Loading architecture tb of port_tb
# -- Loading entity and_32
# -- Loading entity nand32
# End time: 14:55:03 on Oct 16,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.cfg_port_tb -t 10ps
# End time: 14:55:16 on Oct 16,2021, Elapsed time: 0:03:09
# Errors: 0, Warnings: 0
# vsim work.cfg_port_tb -t 10ps 
# Start time: 14:55:16 on Oct 16,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.cfg_port_tb#1
# Loading work.port_tb(tb)#1
# Loading work.and_32(structural)#1
# Loading work.nand32(structural)#1
add wave *
run 20 ns
