<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.6"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>spinnaker_tools: include/spinnaker.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">spinnaker_tools<span id="projectnumber">&#160;3.4.0</span>
   </div>
   <div id="projectbrief">SpiNNaker API, sark, sc&amp;mp, bmp firmware and build tools</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.6 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_d44c64559bbebec7f509842c48db8b23.html">include</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle"><div class="title">spinnaker.h File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>Header file describing SpiNNaker hardware.  
<a href="#details">More...</a></p>

<p><a href="spinnaker_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a6c34edc86f12feda2401c487739d6556"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(t)&#160;&#160;&#160;((t) / 4)</td></tr>
<tr class="memdesc:a6c34edc86f12feda2401c487739d6556"><td class="mdescLeft">&#160;</td><td class="mdescRight">Converts a byte offset into a word offset.  <br /></td></tr>
<tr class="separator:a6c34edc86f12feda2401c487739d6556"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a070d2ce7b6bb7e5c05602aa8c308d0c4"><td class="memItemLeft" align="right" valign="top"><a id="a070d2ce7b6bb7e5c05602aa8c308d0c4" name="a070d2ce7b6bb7e5c05602aa8c308d0c4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NULL</b>&#160;&#160;&#160;0</td></tr>
<tr class="memdesc:a070d2ce7b6bb7e5c05602aa8c308d0c4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Null pointer value. <br /></td></tr>
<tr class="separator:a070d2ce7b6bb7e5c05602aa8c308d0c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac397885e78e2ad51c518b95195a2a57e"><td class="memItemLeft" align="right" valign="top"><a id="ac397885e78e2ad51c518b95195a2a57e" name="ac397885e78e2ad51c518b95195a2a57e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>BIT_31</b>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="memdesc:ac397885e78e2ad51c518b95195a2a57e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bit number 31. <br /></td></tr>
<tr class="separator:ac397885e78e2ad51c518b95195a2a57e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee47e2374e5f2fb321540bbc086ecae0"><td class="memItemLeft" align="right" valign="top"><a id="aee47e2374e5f2fb321540bbc086ecae0" name="aee47e2374e5f2fb321540bbc086ecae0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>BUF_WRITE</b>&#160;&#160;&#160;1</td></tr>
<tr class="memdesc:aee47e2374e5f2fb321540bbc086ecae0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Define BUF_WRITE to place all peripherals &amp; memories in buffered write space. <br /></td></tr>
<tr class="separator:aee47e2374e5f2fb321540bbc086ecae0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa061b51fb2d77d7721a3882edf5cd84a"><td class="memItemLeft" align="right" valign="top"><a id="aa061b51fb2d77d7721a3882edf5cd84a" name="aa061b51fb2d77d7721a3882edf5cd84a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NUM_CPUS</b>&#160;&#160;&#160;18</td></tr>
<tr class="memdesc:aa061b51fb2d77d7721a3882edf5cd84a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of CPU cores per chip. <br /></td></tr>
<tr class="separator:aa061b51fb2d77d7721a3882edf5cd84a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adff16396e5bb9ba24b129ec2ab874031"><td class="memItemLeft" align="right" valign="top"><a id="adff16396e5bb9ba24b129ec2ab874031" name="adff16396e5bb9ba24b129ec2ab874031"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>NUM_LINKS</b>&#160;&#160;&#160;6</td></tr>
<tr class="memdesc:adff16396e5bb9ba24b129ec2ab874031"><td class="mdescLeft">&#160;</td><td class="mdescRight">Number of SpiNNaker links per chip. <br /></td></tr>
<tr class="separator:adff16396e5bb9ba24b129ec2ab874031"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Memory Layout</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Memory definitions</p>
<p>Datasheet, section 3.3 </p>
</div></td></tr>
<tr class="memitem:a3e9685d681845b82fc822fcbe3d7fa74"><td class="memItemLeft" align="right" valign="top"><a id="a3e9685d681845b82fc822fcbe3d7fa74" name="a3e9685d681845b82fc822fcbe3d7fa74"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ITCM_BASE</b>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="memdesc:a3e9685d681845b82fc822fcbe3d7fa74"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of Instruction Tightly Coupled Memory. <br /></td></tr>
<tr class="separator:a3e9685d681845b82fc822fcbe3d7fa74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab79b8094d55a73bf2c7f75acc018f114"><td class="memItemLeft" align="right" valign="top"><a id="ab79b8094d55a73bf2c7f75acc018f114" name="ab79b8094d55a73bf2c7f75acc018f114"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ITCM_SIZE</b>&#160;&#160;&#160;0x00008000</td></tr>
<tr class="memdesc:ab79b8094d55a73bf2c7f75acc018f114"><td class="mdescLeft">&#160;</td><td class="mdescRight">Size of Instruction Tightly Coupled Memory (32 kB) <br /></td></tr>
<tr class="separator:ab79b8094d55a73bf2c7f75acc018f114"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c0c967b2dbb7d7d7cc4c1c45e631816"><td class="memItemLeft" align="right" valign="top"><a id="a7c0c967b2dbb7d7d7cc4c1c45e631816" name="a7c0c967b2dbb7d7d7cc4c1c45e631816"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ITCM_TOP</b>&#160;&#160;&#160;(<a class="el" href="spinnaker_8h.html#a3e9685d681845b82fc822fcbe3d7fa74">ITCM_BASE</a> + <a class="el" href="spinnaker_8h.html#ab79b8094d55a73bf2c7f75acc018f114">ITCM_SIZE</a>)</td></tr>
<tr class="memdesc:a7c0c967b2dbb7d7d7cc4c1c45e631816"><td class="mdescLeft">&#160;</td><td class="mdescRight">Top address of Instruction Tightly Coupled Memory. <br /></td></tr>
<tr class="separator:a7c0c967b2dbb7d7d7cc4c1c45e631816"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82703357c25092e9944e110da68f02b9"><td class="memItemLeft" align="right" valign="top"><a id="a82703357c25092e9944e110da68f02b9" name="a82703357c25092e9944e110da68f02b9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DTCM_BASE</b>&#160;&#160;&#160;0x00400000</td></tr>
<tr class="memdesc:a82703357c25092e9944e110da68f02b9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of Data Tightly Coupled Memory. <br /></td></tr>
<tr class="separator:a82703357c25092e9944e110da68f02b9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3221e892c3f05fe2e2087d2d1a407db"><td class="memItemLeft" align="right" valign="top"><a id="aa3221e892c3f05fe2e2087d2d1a407db" name="aa3221e892c3f05fe2e2087d2d1a407db"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DTCM_SIZE</b>&#160;&#160;&#160;0x00010000</td></tr>
<tr class="memdesc:aa3221e892c3f05fe2e2087d2d1a407db"><td class="mdescLeft">&#160;</td><td class="mdescRight">Size of Data Tightly Coupled Memory (64 kB) <br /></td></tr>
<tr class="separator:aa3221e892c3f05fe2e2087d2d1a407db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af73b85cd4e8cc6689b9a472823390294"><td class="memItemLeft" align="right" valign="top"><a id="af73b85cd4e8cc6689b9a472823390294" name="af73b85cd4e8cc6689b9a472823390294"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DTCM_TOP</b>&#160;&#160;&#160;(<a class="el" href="spinnaker_8h.html#a82703357c25092e9944e110da68f02b9">DTCM_BASE</a> + <a class="el" href="spinnaker_8h.html#aa3221e892c3f05fe2e2087d2d1a407db">DTCM_SIZE</a>)</td></tr>
<tr class="memdesc:af73b85cd4e8cc6689b9a472823390294"><td class="mdescLeft">&#160;</td><td class="mdescRight">Top address of Data Tightly Coupled Memory. <br /></td></tr>
<tr class="separator:af73b85cd4e8cc6689b9a472823390294"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5caf9d017993945f2d53d2af40fb4fec"><td class="memItemLeft" align="right" valign="top"><a id="a5caf9d017993945f2d53d2af40fb4fec" name="a5caf9d017993945f2d53d2af40fb4fec"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SDRAM_BASE_UNBUF</b>&#160;&#160;&#160;0x70000000</td></tr>
<tr class="memdesc:a5caf9d017993945f2d53d2af40fb4fec"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of SDRAM: writes unbuffered. <br /></td></tr>
<tr class="separator:a5caf9d017993945f2d53d2af40fb4fec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e88e07bff9f95a7d6c8828e4d03a388"><td class="memItemLeft" align="right" valign="top"><a id="a3e88e07bff9f95a7d6c8828e4d03a388" name="a3e88e07bff9f95a7d6c8828e4d03a388"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SDRAM_BASE_BUF</b>&#160;&#160;&#160;0x60000000</td></tr>
<tr class="memdesc:a3e88e07bff9f95a7d6c8828e4d03a388"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of SDRAM: writes buffered. <br /></td></tr>
<tr class="separator:a3e88e07bff9f95a7d6c8828e4d03a388"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6cc132bcb1708323f4ddf973a618e06"><td class="memItemLeft" align="right" valign="top"><a id="ac6cc132bcb1708323f4ddf973a618e06" name="ac6cc132bcb1708323f4ddf973a618e06"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SDRAM_BASE</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a3e88e07bff9f95a7d6c8828e4d03a388">SDRAM_BASE_BUF</a></td></tr>
<tr class="memdesc:ac6cc132bcb1708323f4ddf973a618e06"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of SDRAM. <br /></td></tr>
<tr class="separator:ac6cc132bcb1708323f4ddf973a618e06"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82db1eeff764aa7e568483199a0832b8"><td class="memItemLeft" align="right" valign="top"><a id="a82db1eeff764aa7e568483199a0832b8" name="a82db1eeff764aa7e568483199a0832b8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SDRAM_SIZE</b>&#160;&#160;&#160;(128 * 1024 * 1024)</td></tr>
<tr class="memdesc:a82db1eeff764aa7e568483199a0832b8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Size of SDRAM (128 MB) <br /></td></tr>
<tr class="separator:a82db1eeff764aa7e568483199a0832b8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3327e481f6b201f76b17e9079ca574a6"><td class="memItemLeft" align="right" valign="top"><a id="a3327e481f6b201f76b17e9079ca574a6" name="a3327e481f6b201f76b17e9079ca574a6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SDRAM_TOP</b>&#160;&#160;&#160;(<a class="el" href="spinnaker_8h.html#ac6cc132bcb1708323f4ddf973a618e06">SDRAM_BASE</a> + <a class="el" href="spinnaker_8h.html#a82db1eeff764aa7e568483199a0832b8">SDRAM_SIZE</a>)</td></tr>
<tr class="memdesc:a3327e481f6b201f76b17e9079ca574a6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Top address of SDRAM. <br /></td></tr>
<tr class="separator:a3327e481f6b201f76b17e9079ca574a6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a550996465acbebce70d730c9df9ac717"><td class="memItemLeft" align="right" valign="top"><a id="a550996465acbebce70d730c9df9ac717" name="a550996465acbebce70d730c9df9ac717"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYSRAM_BASE_UNBUF</b>&#160;&#160;&#160;0xf5000000</td></tr>
<tr class="memdesc:a550996465acbebce70d730c9df9ac717"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of System RAM: writes unbuffered. <br /></td></tr>
<tr class="separator:a550996465acbebce70d730c9df9ac717"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8c78def245dc5dde56cbc4352ac9855"><td class="memItemLeft" align="right" valign="top"><a id="af8c78def245dc5dde56cbc4352ac9855" name="af8c78def245dc5dde56cbc4352ac9855"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYSRAM_BASE_BUF</b>&#160;&#160;&#160;0xe5000000</td></tr>
<tr class="memdesc:af8c78def245dc5dde56cbc4352ac9855"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of System RAM: writes buffered. <br /></td></tr>
<tr class="separator:af8c78def245dc5dde56cbc4352ac9855"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2292f2ea539bb564b691a1a708447edf"><td class="memItemLeft" align="right" valign="top"><a id="a2292f2ea539bb564b691a1a708447edf" name="a2292f2ea539bb564b691a1a708447edf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYSRAM_BASE</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#af8c78def245dc5dde56cbc4352ac9855">SYSRAM_BASE_BUF</a></td></tr>
<tr class="memdesc:a2292f2ea539bb564b691a1a708447edf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of System RAM. <br /></td></tr>
<tr class="separator:a2292f2ea539bb564b691a1a708447edf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b1b50b8b83749d566ad6718f9ebd0b0"><td class="memItemLeft" align="right" valign="top"><a id="a2b1b50b8b83749d566ad6718f9ebd0b0" name="a2b1b50b8b83749d566ad6718f9ebd0b0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYSRAM_SIZE</b>&#160;&#160;&#160;0x00008000</td></tr>
<tr class="memdesc:a2b1b50b8b83749d566ad6718f9ebd0b0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Size of System RAM (32 kB) <br /></td></tr>
<tr class="separator:a2b1b50b8b83749d566ad6718f9ebd0b0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae91b1725f67078b99e68cc3508d7f2e6"><td class="memItemLeft" align="right" valign="top"><a id="ae91b1725f67078b99e68cc3508d7f2e6" name="ae91b1725f67078b99e68cc3508d7f2e6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYSRAM_TOP</b>&#160;&#160;&#160;(<a class="el" href="spinnaker_8h.html#a2292f2ea539bb564b691a1a708447edf">SYSRAM_BASE</a> + <a class="el" href="spinnaker_8h.html#a2b1b50b8b83749d566ad6718f9ebd0b0">SYSRAM_SIZE</a>)</td></tr>
<tr class="memdesc:ae91b1725f67078b99e68cc3508d7f2e6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Top address of System RAM. <br /></td></tr>
<tr class="separator:ae91b1725f67078b99e68cc3508d7f2e6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a652cff0033969443cc2f6f5389fbd9"><td class="memItemLeft" align="right" valign="top"><a id="a8a652cff0033969443cc2f6f5389fbd9" name="a8a652cff0033969443cc2f6f5389fbd9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ROM_BASE</b>&#160;&#160;&#160;0xf6000000</td></tr>
<tr class="memdesc:a8a652cff0033969443cc2f6f5389fbd9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of ROM. <br /></td></tr>
<tr class="separator:a8a652cff0033969443cc2f6f5389fbd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9e53d1418399b36953a40395ac1384d"><td class="memItemLeft" align="right" valign="top"><a id="ad9e53d1418399b36953a40395ac1384d" name="ad9e53d1418399b36953a40395ac1384d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ROM_SIZE</b>&#160;&#160;&#160;0x00008000</td></tr>
<tr class="memdesc:ad9e53d1418399b36953a40395ac1384d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Size of ROM (32 kB) <br /></td></tr>
<tr class="separator:ad9e53d1418399b36953a40395ac1384d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af05d8e99fa18f7d2c58191eac337a111"><td class="memItemLeft" align="right" valign="top"><a id="af05d8e99fa18f7d2c58191eac337a111" name="af05d8e99fa18f7d2c58191eac337a111"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ROM_TOP</b>&#160;&#160;&#160;(<a class="el" href="spinnaker_8h.html#a8a652cff0033969443cc2f6f5389fbd9">ROM_BASE</a> + <a class="el" href="spinnaker_8h.html#ad9e53d1418399b36953a40395ac1384d">ROM_SIZE</a>)</td></tr>
<tr class="memdesc:af05d8e99fa18f7d2c58191eac337a111"><td class="mdescLeft">&#160;</td><td class="mdescRight">Top address of ROM. <br /></td></tr>
<tr class="separator:af05d8e99fa18f7d2c58191eac337a111"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Communications Controller</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Communications controller definitions</p>
<p>Datasheet, section 8 </p>
</div></td></tr>
<tr class="memitem:a66e875a2bbefd558d6759f964ea0ca42"><td class="memItemLeft" align="right" valign="top"><a id="a66e875a2bbefd558d6759f964ea0ca42" name="a66e875a2bbefd558d6759f964ea0ca42"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CC_BASE_UNBUF</b>&#160;&#160;&#160;0x10000000</td></tr>
<tr class="memdesc:a66e875a2bbefd558d6759f964ea0ca42"><td class="mdescLeft">&#160;</td><td class="mdescRight">Communications controller base address: writes unbuffered. <br /></td></tr>
<tr class="separator:a66e875a2bbefd558d6759f964ea0ca42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91c4d8a0aa1bf676c0b4d42ff50dd216"><td class="memItemLeft" align="right" valign="top"><a id="a91c4d8a0aa1bf676c0b4d42ff50dd216" name="a91c4d8a0aa1bf676c0b4d42ff50dd216"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CC_BASE_BUF</b>&#160;&#160;&#160;0x20000000</td></tr>
<tr class="memdesc:a91c4d8a0aa1bf676c0b4d42ff50dd216"><td class="mdescLeft">&#160;</td><td class="mdescRight">Communications controller base address: writes buffered. <br /></td></tr>
<tr class="separator:a91c4d8a0aa1bf676c0b4d42ff50dd216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6d396652b847faad2ff900a1c6870d11"><td class="memItemLeft" align="right" valign="top"><a id="a6d396652b847faad2ff900a1c6870d11" name="a6d396652b847faad2ff900a1c6870d11"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CC_BASE</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a91c4d8a0aa1bf676c0b4d42ff50dd216">CC_BASE_BUF</a></td></tr>
<tr class="memdesc:a6d396652b847faad2ff900a1c6870d11"><td class="mdescLeft">&#160;</td><td class="mdescRight">Communications controller base address. <br /></td></tr>
<tr class="separator:a6d396652b847faad2ff900a1c6870d11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a292c556c2b3c038156a5febe8ea400f7"><td class="memItemLeft" align="right" valign="top"><a id="a292c556c2b3c038156a5febe8ea400f7" name="a292c556c2b3c038156a5febe8ea400f7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CC_TCR</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x00)</td></tr>
<tr class="memdesc:a292c556c2b3c038156a5febe8ea400f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Comms controller r0: Transmit control register offset. <br /></td></tr>
<tr class="separator:a292c556c2b3c038156a5febe8ea400f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a382fa8bcce043ad677c48badd0a54aa5"><td class="memItemLeft" align="right" valign="top"><a id="a382fa8bcce043ad677c48badd0a54aa5" name="a382fa8bcce043ad677c48badd0a54aa5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CC_TXDATA</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x04)</td></tr>
<tr class="memdesc:a382fa8bcce043ad677c48badd0a54aa5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Comms controller r1: Transmit data register offset. <br /></td></tr>
<tr class="separator:a382fa8bcce043ad677c48badd0a54aa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a641b07dbc5939a3c5ac455e4fc82dcf6"><td class="memItemLeft" align="right" valign="top"><a id="a641b07dbc5939a3c5ac455e4fc82dcf6" name="a641b07dbc5939a3c5ac455e4fc82dcf6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CC_TXKEY</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x08)</td></tr>
<tr class="memdesc:a641b07dbc5939a3c5ac455e4fc82dcf6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Comms controller r2: Transmit key register offset. <br /></td></tr>
<tr class="separator:a641b07dbc5939a3c5ac455e4fc82dcf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6efa094ed1d22c2dfdea027236e0a6fc"><td class="memItemLeft" align="right" valign="top"><a id="a6efa094ed1d22c2dfdea027236e0a6fc" name="a6efa094ed1d22c2dfdea027236e0a6fc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CC_RSR</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x0c)</td></tr>
<tr class="memdesc:a6efa094ed1d22c2dfdea027236e0a6fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Comms controller r3: Receive status register offset. <br /></td></tr>
<tr class="separator:a6efa094ed1d22c2dfdea027236e0a6fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a92dfc6ad00950c72ffdbc431b8e63b"><td class="memItemLeft" align="right" valign="top"><a id="a6a92dfc6ad00950c72ffdbc431b8e63b" name="a6a92dfc6ad00950c72ffdbc431b8e63b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CC_RXDATA</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x10)</td></tr>
<tr class="memdesc:a6a92dfc6ad00950c72ffdbc431b8e63b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Comms controller r4: Receive data register offset. <br /></td></tr>
<tr class="separator:a6a92dfc6ad00950c72ffdbc431b8e63b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86f48eba76019f17309507fa46c8572f"><td class="memItemLeft" align="right" valign="top"><a id="a86f48eba76019f17309507fa46c8572f" name="a86f48eba76019f17309507fa46c8572f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CC_RXKEY</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x14)</td></tr>
<tr class="memdesc:a86f48eba76019f17309507fa46c8572f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Comms controller r5: Receive key register offset. <br /></td></tr>
<tr class="separator:a86f48eba76019f17309507fa46c8572f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a40058952e8b62e51ade27b7a2c64efd7"><td class="memItemLeft" align="right" valign="top"><a id="a40058952e8b62e51ade27b7a2c64efd7" name="a40058952e8b62e51ade27b7a2c64efd7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CC_SAR</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x18)</td></tr>
<tr class="memdesc:a40058952e8b62e51ade27b7a2c64efd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Comms controller r6: Source address register offset. <br /></td></tr>
<tr class="separator:a40058952e8b62e51ade27b7a2c64efd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2110a1e4e1b9bd89847b7a495765f2a"><td class="memItemLeft" align="right" valign="top"><a id="ab2110a1e4e1b9bd89847b7a495765f2a" name="ab2110a1e4e1b9bd89847b7a495765f2a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CC_TEST</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x1c)</td></tr>
<tr class="memdesc:ab2110a1e4e1b9bd89847b7a495765f2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Comms controller r7: Test register offset. <br /></td></tr>
<tr class="separator:ab2110a1e4e1b9bd89847b7a495765f2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Timer Controller</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Timer controller definitions</p>
<p>Datasheet, section 6 </p>
</div></td></tr>
<tr class="memitem:a2bb46b738c327b8a6373f53f1455bd5d"><td class="memItemLeft" align="right" valign="top"><a id="a2bb46b738c327b8a6373f53f1455bd5d" name="a2bb46b738c327b8a6373f53f1455bd5d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIMER_BASE_UNBUF</b>&#160;&#160;&#160;0x11000000</td></tr>
<tr class="memdesc:a2bb46b738c327b8a6373f53f1455bd5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer controller base address: writes unbuffered. <br /></td></tr>
<tr class="separator:a2bb46b738c327b8a6373f53f1455bd5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0ef987d1f3f7894f4892dbb0fdfd18f"><td class="memItemLeft" align="right" valign="top"><a id="ae0ef987d1f3f7894f4892dbb0fdfd18f" name="ae0ef987d1f3f7894f4892dbb0fdfd18f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIMER_BASE_BUF</b>&#160;&#160;&#160;0x21000000</td></tr>
<tr class="memdesc:ae0ef987d1f3f7894f4892dbb0fdfd18f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer controller base address: writes buffered. <br /></td></tr>
<tr class="separator:ae0ef987d1f3f7894f4892dbb0fdfd18f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a251f8c6600afee0dddf950c7a41d4723"><td class="memItemLeft" align="right" valign="top"><a id="a251f8c6600afee0dddf950c7a41d4723" name="a251f8c6600afee0dddf950c7a41d4723"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIMER_BASE</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#ae0ef987d1f3f7894f4892dbb0fdfd18f">TIMER_BASE_BUF</a></td></tr>
<tr class="memdesc:a251f8c6600afee0dddf950c7a41d4723"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer controller base address. <br /></td></tr>
<tr class="separator:a251f8c6600afee0dddf950c7a41d4723"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25ff717723cc5260b8a6988cb127a4da"><td class="memItemLeft" align="right" valign="top"><a id="a25ff717723cc5260b8a6988cb127a4da" name="a25ff717723cc5260b8a6988cb127a4da"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIMER_OFFSET</b>&#160;&#160;&#160;0x20</td></tr>
<tr class="memdesc:a25ff717723cc5260b8a6988cb127a4da"><td class="mdescLeft">&#160;</td><td class="mdescRight">Offset of second timer. <br /></td></tr>
<tr class="separator:a25ff717723cc5260b8a6988cb127a4da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a4bd01d91a70285f0bec70f4e9e88bb"><td class="memItemLeft" align="right" valign="top"><a id="a7a4bd01d91a70285f0bec70f4e9e88bb" name="a7a4bd01d91a70285f0bec70f4e9e88bb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIMER1_BASE</b>&#160;&#160;&#160;(<a class="el" href="spinnaker_8h.html#a251f8c6600afee0dddf950c7a41d4723">TIMER_BASE</a>)</td></tr>
<tr class="memdesc:a7a4bd01d91a70285f0bec70f4e9e88bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer 1 base address. <br /></td></tr>
<tr class="separator:a7a4bd01d91a70285f0bec70f4e9e88bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a933376d74e94dae8f42e17c09bd91faa"><td class="memItemLeft" align="right" valign="top"><a id="a933376d74e94dae8f42e17c09bd91faa" name="a933376d74e94dae8f42e17c09bd91faa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TIMER2_BASE</b>&#160;&#160;&#160;(<a class="el" href="spinnaker_8h.html#a251f8c6600afee0dddf950c7a41d4723">TIMER_BASE</a> + <a class="el" href="spinnaker_8h.html#a25ff717723cc5260b8a6988cb127a4da">TIMER_OFFSET</a>)</td></tr>
<tr class="memdesc:a933376d74e94dae8f42e17c09bd91faa"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer 2 base address. <br /></td></tr>
<tr class="separator:a933376d74e94dae8f42e17c09bd91faa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac247d87a6d8fc8d848154c7ed8978540"><td class="memItemLeft" align="right" valign="top"><a id="ac247d87a6d8fc8d848154c7ed8978540" name="ac247d87a6d8fc8d848154c7ed8978540"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TC_LOAD</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x00)</td></tr>
<tr class="memdesc:ac247d87a6d8fc8d848154c7ed8978540"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer register r0: Load value register offset. <br /></td></tr>
<tr class="separator:ac247d87a6d8fc8d848154c7ed8978540"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7970f494b21987aaf86b9c1309e7f677"><td class="memItemLeft" align="right" valign="top"><a id="a7970f494b21987aaf86b9c1309e7f677" name="a7970f494b21987aaf86b9c1309e7f677"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TC_COUNT</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x04)</td></tr>
<tr class="memdesc:a7970f494b21987aaf86b9c1309e7f677"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer register r1: Current count register offset. <br /></td></tr>
<tr class="separator:a7970f494b21987aaf86b9c1309e7f677"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70b8002a3a7b71bfd833e00903b3eaee"><td class="memItemLeft" align="right" valign="top"><a id="a70b8002a3a7b71bfd833e00903b3eaee" name="a70b8002a3a7b71bfd833e00903b3eaee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TC_CONTROL</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x08)</td></tr>
<tr class="memdesc:a70b8002a3a7b71bfd833e00903b3eaee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer register r2: Control register offset. <br /></td></tr>
<tr class="separator:a70b8002a3a7b71bfd833e00903b3eaee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa557f28f8ce0801c93aa3cfb5dbb4fd9"><td class="memItemLeft" align="right" valign="top"><a id="aa557f28f8ce0801c93aa3cfb5dbb4fd9" name="aa557f28f8ce0801c93aa3cfb5dbb4fd9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TC_INT_CLR</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x0c)</td></tr>
<tr class="memdesc:aa557f28f8ce0801c93aa3cfb5dbb4fd9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer register r3: Interrupt clear register offset. <br /></td></tr>
<tr class="separator:aa557f28f8ce0801c93aa3cfb5dbb4fd9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b1a859d158740d5ed0880a28288fd48"><td class="memItemLeft" align="right" valign="top"><a id="a6b1a859d158740d5ed0880a28288fd48" name="a6b1a859d158740d5ed0880a28288fd48"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TC_RAW_INT</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x10)</td></tr>
<tr class="memdesc:a6b1a859d158740d5ed0880a28288fd48"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer register r4: Raw interrupt status register offset. <br /></td></tr>
<tr class="separator:a6b1a859d158740d5ed0880a28288fd48"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0dc46d281b9e66979b6705d2a542023b"><td class="memItemLeft" align="right" valign="top"><a id="a0dc46d281b9e66979b6705d2a542023b" name="a0dc46d281b9e66979b6705d2a542023b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TC_MASK_INT</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x14)</td></tr>
<tr class="memdesc:a0dc46d281b9e66979b6705d2a542023b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer register r5: Masked interrupt status register offset. <br /></td></tr>
<tr class="separator:a0dc46d281b9e66979b6705d2a542023b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2944984cc88d76db0a49c5c3c91093e"><td class="memItemLeft" align="right" valign="top"><a id="af2944984cc88d76db0a49c5c3c91093e" name="af2944984cc88d76db0a49c5c3c91093e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TC_BG_LOAD</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x18)</td></tr>
<tr class="memdesc:af2944984cc88d76db0a49c5c3c91093e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer register r6: Background load value register offset. <br /></td></tr>
<tr class="separator:af2944984cc88d76db0a49c5c3c91093e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afaa9ce9bdbac4155e5d9b0a2009b9bce"><td class="memItemLeft" align="right" valign="top"><a id="afaa9ce9bdbac4155e5d9b0a2009b9bce" name="afaa9ce9bdbac4155e5d9b0a2009b9bce"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>T1_LOAD</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x00)</td></tr>
<tr class="memdesc:afaa9ce9bdbac4155e5d9b0a2009b9bce"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer 1 load value: <code>== TC_LOAD</code> <br /></td></tr>
<tr class="separator:afaa9ce9bdbac4155e5d9b0a2009b9bce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2af81def3304cbcdcd38221bf503ff56"><td class="memItemLeft" align="right" valign="top"><a id="a2af81def3304cbcdcd38221bf503ff56" name="a2af81def3304cbcdcd38221bf503ff56"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>T1_COUNT</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x04)</td></tr>
<tr class="memdesc:a2af81def3304cbcdcd38221bf503ff56"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer 1 current count: <code>== TC_COUNT</code> <br /></td></tr>
<tr class="separator:a2af81def3304cbcdcd38221bf503ff56"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a521657eaf0835d8cc3850452534342d6"><td class="memItemLeft" align="right" valign="top"><a id="a521657eaf0835d8cc3850452534342d6" name="a521657eaf0835d8cc3850452534342d6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>T1_CONTROL</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x08)</td></tr>
<tr class="memdesc:a521657eaf0835d8cc3850452534342d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer 1 control: <code>== TC_CONTROL</code> <br /></td></tr>
<tr class="separator:a521657eaf0835d8cc3850452534342d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a48b700648448da29c15365d8a2495222"><td class="memItemLeft" align="right" valign="top"><a id="a48b700648448da29c15365d8a2495222" name="a48b700648448da29c15365d8a2495222"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>T1_INT_CLR</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x0c)</td></tr>
<tr class="memdesc:a48b700648448da29c15365d8a2495222"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer 1 interrupt clear: <code>== TC_INT_CLR</code> <br /></td></tr>
<tr class="separator:a48b700648448da29c15365d8a2495222"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae02c0c54c35664475c8d8b20bfed7b6b"><td class="memItemLeft" align="right" valign="top"><a id="ae02c0c54c35664475c8d8b20bfed7b6b" name="ae02c0c54c35664475c8d8b20bfed7b6b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>T1_RAW_INT</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x10)</td></tr>
<tr class="memdesc:ae02c0c54c35664475c8d8b20bfed7b6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer 1 raw interrupt status: <code>== TC_RAW_INT</code> <br /></td></tr>
<tr class="separator:ae02c0c54c35664475c8d8b20bfed7b6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4e3c8e5979fef6b595acbb53c32cf874"><td class="memItemLeft" align="right" valign="top"><a id="a4e3c8e5979fef6b595acbb53c32cf874" name="a4e3c8e5979fef6b595acbb53c32cf874"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>T1_MASK_INT</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x14)</td></tr>
<tr class="memdesc:a4e3c8e5979fef6b595acbb53c32cf874"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer 1 masked interrupt status: <code>== TC_MASK_IN</code> <br /></td></tr>
<tr class="separator:a4e3c8e5979fef6b595acbb53c32cf874"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adab039400ff067abcd7b42bc18f0efbe"><td class="memItemLeft" align="right" valign="top"><a id="adab039400ff067abcd7b42bc18f0efbe" name="adab039400ff067abcd7b42bc18f0efbe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>T1_BG_LOAD</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x18)</td></tr>
<tr class="memdesc:adab039400ff067abcd7b42bc18f0efbe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer 1 background load: <code>== TC_BG_LOAD</code> <br /></td></tr>
<tr class="separator:adab039400ff067abcd7b42bc18f0efbe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5a2ce314a56ce61d69b13c6de9a228c"><td class="memItemLeft" align="right" valign="top"><a id="ac5a2ce314a56ce61d69b13c6de9a228c" name="ac5a2ce314a56ce61d69b13c6de9a228c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>T2_LOAD</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x20)</td></tr>
<tr class="memdesc:ac5a2ce314a56ce61d69b13c6de9a228c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer 2 load value: <code>== TC_LOAD + TIMER_OFFSET</code> <br /></td></tr>
<tr class="separator:ac5a2ce314a56ce61d69b13c6de9a228c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a03159a5a179d1f997653917ea8fddf02"><td class="memItemLeft" align="right" valign="top"><a id="a03159a5a179d1f997653917ea8fddf02" name="a03159a5a179d1f997653917ea8fddf02"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>T2_COUNT</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x24)</td></tr>
<tr class="memdesc:a03159a5a179d1f997653917ea8fddf02"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer 2 current count: <code>== TC_COUNT + TIMER_OFFSET</code> <br /></td></tr>
<tr class="separator:a03159a5a179d1f997653917ea8fddf02"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a9042ef65fb01d4c4ec7f2d8aed027b"><td class="memItemLeft" align="right" valign="top"><a id="a7a9042ef65fb01d4c4ec7f2d8aed027b" name="a7a9042ef65fb01d4c4ec7f2d8aed027b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>T2_CONTROL</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x28)</td></tr>
<tr class="memdesc:a7a9042ef65fb01d4c4ec7f2d8aed027b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer 2 control: <code>== TC_CONTROL + TIMER_OFFSET</code> <br /></td></tr>
<tr class="separator:a7a9042ef65fb01d4c4ec7f2d8aed027b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa4e55571473aa980d5446c98d5fd311"><td class="memItemLeft" align="right" valign="top"><a id="afa4e55571473aa980d5446c98d5fd311" name="afa4e55571473aa980d5446c98d5fd311"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>T2_INT_CLR</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x2c)</td></tr>
<tr class="memdesc:afa4e55571473aa980d5446c98d5fd311"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer 2 interrupt clear: <code>== TC_INT_CLR + TIMER_OFFSET</code> <br /></td></tr>
<tr class="separator:afa4e55571473aa980d5446c98d5fd311"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83a8b6d757ab73e6a830e8b40fe142a3"><td class="memItemLeft" align="right" valign="top"><a id="a83a8b6d757ab73e6a830e8b40fe142a3" name="a83a8b6d757ab73e6a830e8b40fe142a3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>T2_RAW_INT</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x30)</td></tr>
<tr class="memdesc:a83a8b6d757ab73e6a830e8b40fe142a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer 2 raw interrupt status: <code>== TC_RAW_INT + TIMER_OFFSET</code> <br /></td></tr>
<tr class="separator:a83a8b6d757ab73e6a830e8b40fe142a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1248fc26bcead0dd4b1d466c6e5fc36a"><td class="memItemLeft" align="right" valign="top"><a id="a1248fc26bcead0dd4b1d466c6e5fc36a" name="a1248fc26bcead0dd4b1d466c6e5fc36a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>T2_MASK_INT</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x34)</td></tr>
<tr class="memdesc:a1248fc26bcead0dd4b1d466c6e5fc36a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer 2 masked interrupt status: <code>== TC_MASK_INT + TIMER_OFFSET</code> <br /></td></tr>
<tr class="separator:a1248fc26bcead0dd4b1d466c6e5fc36a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a87a2108658503d4c1c0cb0d4e211c8b2"><td class="memItemLeft" align="right" valign="top"><a id="a87a2108658503d4c1c0cb0d4e211c8b2" name="a87a2108658503d4c1c0cb0d4e211c8b2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>T2_BG_LOAD</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x38)</td></tr>
<tr class="memdesc:a87a2108658503d4c1c0cb0d4e211c8b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer 2 background load: <code>== TC_BG_LOAD + TIMER_OFFSET</code> <br /></td></tr>
<tr class="separator:a87a2108658503d4c1c0cb0d4e211c8b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">DMA Controller</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>DMA controller definitions</p>
<p>Datasheet, section 7 </p>
</div></td></tr>
<tr class="memitem:af845606e960afe9dd2e3bb618f3994aa"><td class="memItemLeft" align="right" valign="top"><a id="af845606e960afe9dd2e3bb618f3994aa" name="af845606e960afe9dd2e3bb618f3994aa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_BASE_UNBUF</b>&#160;&#160;&#160;0x30000000</td></tr>
<tr class="memdesc:af845606e960afe9dd2e3bb618f3994aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA controller base address: writes unbuffered. <br /></td></tr>
<tr class="separator:af845606e960afe9dd2e3bb618f3994aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02d2c3987356c303a52aaaf334ccc209"><td class="memItemLeft" align="right" valign="top"><a id="a02d2c3987356c303a52aaaf334ccc209" name="a02d2c3987356c303a52aaaf334ccc209"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_BASE_BUF</b>&#160;&#160;&#160;0x40000000</td></tr>
<tr class="memdesc:a02d2c3987356c303a52aaaf334ccc209"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA controller base address: writes buffered. <br /></td></tr>
<tr class="separator:a02d2c3987356c303a52aaaf334ccc209"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab04dd812f37907dc8bd6ed82e346b563"><td class="memItemLeft" align="right" valign="top"><a id="ab04dd812f37907dc8bd6ed82e346b563" name="ab04dd812f37907dc8bd6ed82e346b563"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_BASE</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a02d2c3987356c303a52aaaf334ccc209">DMA_BASE_BUF</a></td></tr>
<tr class="memdesc:ab04dd812f37907dc8bd6ed82e346b563"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA controller base address. <br /></td></tr>
<tr class="separator:ab04dd812f37907dc8bd6ed82e346b563"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa528cf5c140dfd48cc65353b56c8cdfa"><td class="memItemLeft" align="right" valign="top"><a id="aa528cf5c140dfd48cc65353b56c8cdfa" name="aa528cf5c140dfd48cc65353b56c8cdfa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ADRS</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x04)</td></tr>
<tr class="memdesc:aa528cf5c140dfd48cc65353b56c8cdfa"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA controller r1: system address register offset. <br /></td></tr>
<tr class="separator:aa528cf5c140dfd48cc65353b56c8cdfa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a76947a3b640ed9e5af8d10c976e4df86"><td class="memItemLeft" align="right" valign="top"><a id="a76947a3b640ed9e5af8d10c976e4df86" name="a76947a3b640ed9e5af8d10c976e4df86"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_ADRT</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x08)</td></tr>
<tr class="memdesc:a76947a3b640ed9e5af8d10c976e4df86"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA controller r2: TCM address register offset. <br /></td></tr>
<tr class="separator:a76947a3b640ed9e5af8d10c976e4df86"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0f5b8660a983c13c36078e0bd13b0bd2"><td class="memItemLeft" align="right" valign="top"><a id="a0f5b8660a983c13c36078e0bd13b0bd2" name="a0f5b8660a983c13c36078e0bd13b0bd2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DESC</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x0c)</td></tr>
<tr class="memdesc:a0f5b8660a983c13c36078e0bd13b0bd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA controller r3: transfer description register offset. <br /></td></tr>
<tr class="separator:a0f5b8660a983c13c36078e0bd13b0bd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a7d92a4f5077c21611200903b7fe8b6"><td class="memItemLeft" align="right" valign="top"><a id="a8a7d92a4f5077c21611200903b7fe8b6" name="a8a7d92a4f5077c21611200903b7fe8b6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CTRL</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x10)</td></tr>
<tr class="memdesc:a8a7d92a4f5077c21611200903b7fe8b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA controller r4: control register offset. <br /></td></tr>
<tr class="separator:a8a7d92a4f5077c21611200903b7fe8b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a973e8dd960fcf08a27c93600ad1bedc6"><td class="memItemLeft" align="right" valign="top"><a id="a973e8dd960fcf08a27c93600ad1bedc6" name="a973e8dd960fcf08a27c93600ad1bedc6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_STAT</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x14)</td></tr>
<tr class="memdesc:a973e8dd960fcf08a27c93600ad1bedc6"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA controller r5: status register offset. <br /></td></tr>
<tr class="separator:a973e8dd960fcf08a27c93600ad1bedc6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29edd3b5eaf2f9245fe58fa2ee24bb5a"><td class="memItemLeft" align="right" valign="top"><a id="a29edd3b5eaf2f9245fe58fa2ee24bb5a" name="a29edd3b5eaf2f9245fe58fa2ee24bb5a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_GCTL</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x18)</td></tr>
<tr class="memdesc:a29edd3b5eaf2f9245fe58fa2ee24bb5a"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA controller r6: global control register offset. <br /></td></tr>
<tr class="separator:a29edd3b5eaf2f9245fe58fa2ee24bb5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a53a96f1e4d562d25aae44068229036b7"><td class="memItemLeft" align="right" valign="top"><a id="a53a96f1e4d562d25aae44068229036b7" name="a53a96f1e4d562d25aae44068229036b7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CRCC</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x1c)</td></tr>
<tr class="memdesc:a53a96f1e4d562d25aae44068229036b7"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA controller r7: calculated CRC register offset. <br /></td></tr>
<tr class="separator:a53a96f1e4d562d25aae44068229036b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9385e244088e0f102b2524141fdf9bc2"><td class="memItemLeft" align="right" valign="top"><a id="a9385e244088e0f102b2524141fdf9bc2" name="a9385e244088e0f102b2524141fdf9bc2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CRCR</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x20)</td></tr>
<tr class="memdesc:a9385e244088e0f102b2524141fdf9bc2"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA controller r8: received CRC register offset. <br /></td></tr>
<tr class="separator:a9385e244088e0f102b2524141fdf9bc2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a86051f7932a8c7a27a240b2c8239c9b5"><td class="memItemLeft" align="right" valign="top"><a id="a86051f7932a8c7a27a240b2c8239c9b5" name="a86051f7932a8c7a27a240b2c8239c9b5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_TMTV</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x24)</td></tr>
<tr class="memdesc:a86051f7932a8c7a27a240b2c8239c9b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA controller r9: timeout value register offset. <br /></td></tr>
<tr class="separator:a86051f7932a8c7a27a240b2c8239c9b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d3734d31d30a51db5fe242b7637dcb4"><td class="memItemLeft" align="right" valign="top"><a id="a7d3734d31d30a51db5fe242b7637dcb4" name="a7d3734d31d30a51db5fe242b7637dcb4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_SCTL</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x28)</td></tr>
<tr class="memdesc:a7d3734d31d30a51db5fe242b7637dcb4"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA controller r10: statistics counters control register offset. <br /></td></tr>
<tr class="separator:a7d3734d31d30a51db5fe242b7637dcb4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e6b324bf3a00c5581688b4173517a3d"><td class="memItemLeft" align="right" valign="top"><a id="a9e6b324bf3a00c5581688b4173517a3d" name="a9e6b324bf3a00c5581688b4173517a3d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_STAT0</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x40)</td></tr>
<tr class="memdesc:a9e6b324bf3a00c5581688b4173517a3d"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA controller statistics counter 0 offset. <br /></td></tr>
<tr class="separator:a9e6b324bf3a00c5581688b4173517a3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abf938bd6f1f6bc6b34915b7e755053b5"><td class="memItemLeft" align="right" valign="top"><a id="abf938bd6f1f6bc6b34915b7e755053b5" name="abf938bd6f1f6bc6b34915b7e755053b5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_STAT1</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x44)</td></tr>
<tr class="memdesc:abf938bd6f1f6bc6b34915b7e755053b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA controller statistics counter 1 offset. <br /></td></tr>
<tr class="separator:abf938bd6f1f6bc6b34915b7e755053b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af3d0a16e2925cbc3b0b76fa7a43aae91"><td class="memItemLeft" align="right" valign="top"><a id="af3d0a16e2925cbc3b0b76fa7a43aae91" name="af3d0a16e2925cbc3b0b76fa7a43aae91"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_STAT2</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x48)</td></tr>
<tr class="memdesc:af3d0a16e2925cbc3b0b76fa7a43aae91"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA controller statistics counter 2 offset. <br /></td></tr>
<tr class="separator:af3d0a16e2925cbc3b0b76fa7a43aae91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeb8401ce4affb5679771e79f6b9da656"><td class="memItemLeft" align="right" valign="top"><a id="aeb8401ce4affb5679771e79f6b9da656" name="aeb8401ce4affb5679771e79f6b9da656"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_STAT3</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x4c)</td></tr>
<tr class="memdesc:aeb8401ce4affb5679771e79f6b9da656"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA controller statistics counter 3 offset. <br /></td></tr>
<tr class="separator:aeb8401ce4affb5679771e79f6b9da656"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee9b50cee7f6bd94efde371810717c04"><td class="memItemLeft" align="right" valign="top"><a id="aee9b50cee7f6bd94efde371810717c04" name="aee9b50cee7f6bd94efde371810717c04"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_STAT4</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x50)</td></tr>
<tr class="memdesc:aee9b50cee7f6bd94efde371810717c04"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA controller statistics counter 4 offset. <br /></td></tr>
<tr class="separator:aee9b50cee7f6bd94efde371810717c04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d756c077f6f83c4c08b41dd27200ca1"><td class="memItemLeft" align="right" valign="top"><a id="a7d756c077f6f83c4c08b41dd27200ca1" name="a7d756c077f6f83c4c08b41dd27200ca1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_STAT5</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x54)</td></tr>
<tr class="memdesc:a7d756c077f6f83c4c08b41dd27200ca1"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA controller statistics counter 5 offset. <br /></td></tr>
<tr class="separator:a7d756c077f6f83c4c08b41dd27200ca1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac1b9f8e3db93dddca274ae05063420b6"><td class="memItemLeft" align="right" valign="top"><a id="ac1b9f8e3db93dddca274ae05063420b6" name="ac1b9f8e3db93dddca274ae05063420b6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_STAT6</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x58)</td></tr>
<tr class="memdesc:ac1b9f8e3db93dddca274ae05063420b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA controller statistics counter 6 offset. <br /></td></tr>
<tr class="separator:ac1b9f8e3db93dddca274ae05063420b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9570d31c11c35e23c96af13ef373118a"><td class="memItemLeft" align="right" valign="top"><a id="a9570d31c11c35e23c96af13ef373118a" name="a9570d31c11c35e23c96af13ef373118a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_STAT7</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x5c)</td></tr>
<tr class="memdesc:a9570d31c11c35e23c96af13ef373118a"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA controller statistics counter 7 offset. <br /></td></tr>
<tr class="separator:a9570d31c11c35e23c96af13ef373118a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a692478015a3223180f034a63a354048d"><td class="memItemLeft" align="right" valign="top"><a id="a692478015a3223180f034a63a354048d" name="a692478015a3223180f034a63a354048d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_AD2S</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x104)</td></tr>
<tr class="memdesc:a692478015a3223180f034a63a354048d"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA controller r65: current system address register offset. <br /></td></tr>
<tr class="separator:a692478015a3223180f034a63a354048d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9537ce657a81b491836ce9e604f224a2"><td class="memItemLeft" align="right" valign="top"><a id="a9537ce657a81b491836ce9e604f224a2" name="a9537ce657a81b491836ce9e604f224a2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_AD2T</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x108)</td></tr>
<tr class="memdesc:a9537ce657a81b491836ce9e604f224a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA controller r66: current TCM address register offset. <br /></td></tr>
<tr class="separator:a9537ce657a81b491836ce9e604f224a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8e24032c93a69d33a7dbcdeb2f9dad19"><td class="memItemLeft" align="right" valign="top"><a id="a8e24032c93a69d33a7dbcdeb2f9dad19" name="a8e24032c93a69d33a7dbcdeb2f9dad19"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_DES2</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x10c)</td></tr>
<tr class="memdesc:a8e24032c93a69d33a7dbcdeb2f9dad19"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA controller r67: current descriptor register offset. <br /></td></tr>
<tr class="separator:a8e24032c93a69d33a7dbcdeb2f9dad19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd80bc7ddda5a5394971881da9c0a544"><td class="memItemLeft" align="right" valign="top"><a id="acd80bc7ddda5a5394971881da9c0a544" name="acd80bc7ddda5a5394971881da9c0a544"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DMA_CRCT</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x180)</td></tr>
<tr class="memdesc:acd80bc7ddda5a5394971881da9c0a544"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA controller: CRC polynomial base address offset. <br /></td></tr>
<tr class="separator:acd80bc7ddda5a5394971881da9c0a544"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Memory Controler</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>PL340 definitions</p>
<p>Datasheet, section 13 </p>
</div></td></tr>
<tr class="memitem:a5532bfc36adb5a06962c91ef1548f22b"><td class="memItemLeft" align="right" valign="top"><a id="a5532bfc36adb5a06962c91ef1548f22b" name="a5532bfc36adb5a06962c91ef1548f22b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PL340_BASE_UNBUF</b>&#160;&#160;&#160;0xf0000000</td></tr>
<tr class="memdesc:a5532bfc36adb5a06962c91ef1548f22b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory controller base address: writes unbuffered. <br /></td></tr>
<tr class="separator:a5532bfc36adb5a06962c91ef1548f22b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a237a2e6d9a24fbd9b7d580bdef11629b"><td class="memItemLeft" align="right" valign="top"><a id="a237a2e6d9a24fbd9b7d580bdef11629b" name="a237a2e6d9a24fbd9b7d580bdef11629b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PL340_BASE_BUF</b>&#160;&#160;&#160;0xe0000000</td></tr>
<tr class="memdesc:a237a2e6d9a24fbd9b7d580bdef11629b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory controller base address: writes buffered. <br /></td></tr>
<tr class="separator:a237a2e6d9a24fbd9b7d580bdef11629b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadb4b89bf854a4f26f6c9c37b87e8bb7"><td class="memItemLeft" align="right" valign="top"><a id="aadb4b89bf854a4f26f6c9c37b87e8bb7" name="aadb4b89bf854a4f26f6c9c37b87e8bb7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PL340_BASE</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a237a2e6d9a24fbd9b7d580bdef11629b">PL340_BASE_BUF</a></td></tr>
<tr class="memdesc:aadb4b89bf854a4f26f6c9c37b87e8bb7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory controller base address. <br /></td></tr>
<tr class="separator:aadb4b89bf854a4f26f6c9c37b87e8bb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2fb5f05777d397c42ca3005475ae934"><td class="memItemLeft" align="right" valign="top"><a id="aa2fb5f05777d397c42ca3005475ae934" name="aa2fb5f05777d397c42ca3005475ae934"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MC_STAT</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x00)</td></tr>
<tr class="memdesc:aa2fb5f05777d397c42ca3005475ae934"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory controller r0: status register offset. <br /></td></tr>
<tr class="separator:aa2fb5f05777d397c42ca3005475ae934"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ed94d30762f635b033570a05bad8944"><td class="memItemLeft" align="right" valign="top"><a id="a6ed94d30762f635b033570a05bad8944" name="a6ed94d30762f635b033570a05bad8944"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MC_CMD</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x04)</td></tr>
<tr class="memdesc:a6ed94d30762f635b033570a05bad8944"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory controller r1: command register offset. <br /></td></tr>
<tr class="separator:a6ed94d30762f635b033570a05bad8944"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96e55d547b715e304616e00bd55b7114"><td class="memItemLeft" align="right" valign="top"><a id="a96e55d547b715e304616e00bd55b7114" name="a96e55d547b715e304616e00bd55b7114"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MC_DIRC</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x08)</td></tr>
<tr class="memdesc:a96e55d547b715e304616e00bd55b7114"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory controller r2: direct command register offset. <br /></td></tr>
<tr class="separator:a96e55d547b715e304616e00bd55b7114"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2ac3acd51cd68ecf61b2357cc98e5576"><td class="memItemLeft" align="right" valign="top"><a id="a2ac3acd51cd68ecf61b2357cc98e5576" name="a2ac3acd51cd68ecf61b2357cc98e5576"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MC_MCFG</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x0c)</td></tr>
<tr class="memdesc:a2ac3acd51cd68ecf61b2357cc98e5576"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory controller r3: memory configuration register offset. <br /></td></tr>
<tr class="separator:a2ac3acd51cd68ecf61b2357cc98e5576"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fbd4c3fae1da6aec3231d048ad27fcc"><td class="memItemLeft" align="right" valign="top"><a id="a7fbd4c3fae1da6aec3231d048ad27fcc" name="a7fbd4c3fae1da6aec3231d048ad27fcc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MC_REFP</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x10)</td></tr>
<tr class="memdesc:a7fbd4c3fae1da6aec3231d048ad27fcc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory controller r4: refresh period register offset. <br /></td></tr>
<tr class="separator:a7fbd4c3fae1da6aec3231d048ad27fcc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade52e15ff2d5c434c81d3952a2fc6dcb"><td class="memItemLeft" align="right" valign="top"><a id="ade52e15ff2d5c434c81d3952a2fc6dcb" name="ade52e15ff2d5c434c81d3952a2fc6dcb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MC_CASL</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x14)</td></tr>
<tr class="memdesc:ade52e15ff2d5c434c81d3952a2fc6dcb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory controller r5: CAS latency register offset. <br /></td></tr>
<tr class="separator:ade52e15ff2d5c434c81d3952a2fc6dcb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11600ced164f728634acffad8c478d34"><td class="memItemLeft" align="right" valign="top"><a id="a11600ced164f728634acffad8c478d34" name="a11600ced164f728634acffad8c478d34"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MC_DQSS</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x18)</td></tr>
<tr class="memdesc:a11600ced164f728634acffad8c478d34"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory controller r6: write to DQS time register offset. <br /></td></tr>
<tr class="separator:a11600ced164f728634acffad8c478d34"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a71df53245336a8f9e49370e0313e2b2c"><td class="memItemLeft" align="right" valign="top"><a id="a71df53245336a8f9e49370e0313e2b2c" name="a71df53245336a8f9e49370e0313e2b2c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MC_MRD</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x1c)</td></tr>
<tr class="memdesc:a71df53245336a8f9e49370e0313e2b2c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory controller r7: mode register command time register offset. <br /></td></tr>
<tr class="separator:a71df53245336a8f9e49370e0313e2b2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cd05b13608ba44a4681a829cfbf981a"><td class="memItemLeft" align="right" valign="top"><a id="a7cd05b13608ba44a4681a829cfbf981a" name="a7cd05b13608ba44a4681a829cfbf981a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MC_RAS</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x20)</td></tr>
<tr class="memdesc:a7cd05b13608ba44a4681a829cfbf981a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory controller r8: RAS to precharge delay register offset. <br /></td></tr>
<tr class="separator:a7cd05b13608ba44a4681a829cfbf981a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a928bd5e6092d2a554b7be0b1c17f7d1f"><td class="memItemLeft" align="right" valign="top"><a id="a928bd5e6092d2a554b7be0b1c17f7d1f" name="a928bd5e6092d2a554b7be0b1c17f7d1f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MC_RC</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x24)</td></tr>
<tr class="memdesc:a928bd5e6092d2a554b7be0b1c17f7d1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory controller r9: active bank x to active bank x delay register offset. <br /></td></tr>
<tr class="separator:a928bd5e6092d2a554b7be0b1c17f7d1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a37ddb3090a653a1ff74e9620fba0024a"><td class="memItemLeft" align="right" valign="top"><a id="a37ddb3090a653a1ff74e9620fba0024a" name="a37ddb3090a653a1ff74e9620fba0024a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MC_RCD</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x28)</td></tr>
<tr class="memdesc:a37ddb3090a653a1ff74e9620fba0024a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory controller r10: RAS to CAS minimum delay register offset. <br /></td></tr>
<tr class="separator:a37ddb3090a653a1ff74e9620fba0024a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec04fc7df6bd3bb758ffdb197604406a"><td class="memItemLeft" align="right" valign="top"><a id="aec04fc7df6bd3bb758ffdb197604406a" name="aec04fc7df6bd3bb758ffdb197604406a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MC_RFC</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x2c)</td></tr>
<tr class="memdesc:aec04fc7df6bd3bb758ffdb197604406a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory controller r11: auto-refresh command time register offset. <br /></td></tr>
<tr class="separator:aec04fc7df6bd3bb758ffdb197604406a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa75bf11f51828de9697993e95619e19a"><td class="memItemLeft" align="right" valign="top"><a id="aa75bf11f51828de9697993e95619e19a" name="aa75bf11f51828de9697993e95619e19a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MC_RP</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x30)</td></tr>
<tr class="memdesc:aa75bf11f51828de9697993e95619e19a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory controller r12: precharge to RAS delay register offset. <br /></td></tr>
<tr class="separator:aa75bf11f51828de9697993e95619e19a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa95b7aaf0f290a99bb4daea8ae06f921"><td class="memItemLeft" align="right" valign="top"><a id="aa95b7aaf0f290a99bb4daea8ae06f921" name="aa95b7aaf0f290a99bb4daea8ae06f921"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MC_RRD</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x34)</td></tr>
<tr class="memdesc:aa95b7aaf0f290a99bb4daea8ae06f921"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory controller r13: active bank x to active bank y delay register offset. <br /></td></tr>
<tr class="separator:aa95b7aaf0f290a99bb4daea8ae06f921"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:add467cbb9768a39032fd52477f4a8e9f"><td class="memItemLeft" align="right" valign="top"><a id="add467cbb9768a39032fd52477f4a8e9f" name="add467cbb9768a39032fd52477f4a8e9f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MC_WR</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x38)</td></tr>
<tr class="memdesc:add467cbb9768a39032fd52477f4a8e9f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory controller r14: write to precharge delay register offset. <br /></td></tr>
<tr class="separator:add467cbb9768a39032fd52477f4a8e9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4969473732f27dd0dace93a8639e6a54"><td class="memItemLeft" align="right" valign="top"><a id="a4969473732f27dd0dace93a8639e6a54" name="a4969473732f27dd0dace93a8639e6a54"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MC_WTR</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x3c)</td></tr>
<tr class="memdesc:a4969473732f27dd0dace93a8639e6a54"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory controller r15: write to read delay register offset. <br /></td></tr>
<tr class="separator:a4969473732f27dd0dace93a8639e6a54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afcc9bf9da7a4bac60ddb344929239d5c"><td class="memItemLeft" align="right" valign="top"><a id="afcc9bf9da7a4bac60ddb344929239d5c" name="afcc9bf9da7a4bac60ddb344929239d5c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MC_XP</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x40)</td></tr>
<tr class="memdesc:afcc9bf9da7a4bac60ddb344929239d5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory controller r16: exit power-down command time register offset. <br /></td></tr>
<tr class="separator:afcc9bf9da7a4bac60ddb344929239d5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a42ba8ec7be45d732eda0a3f01969254b"><td class="memItemLeft" align="right" valign="top"><a id="a42ba8ec7be45d732eda0a3f01969254b" name="a42ba8ec7be45d732eda0a3f01969254b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MC_XSR</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x44)</td></tr>
<tr class="memdesc:a42ba8ec7be45d732eda0a3f01969254b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory controller r17: exit self-refresh command time register offset. <br /></td></tr>
<tr class="separator:a42ba8ec7be45d732eda0a3f01969254b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26d79d8c30f969eb67a698ca4b9d4adf"><td class="memItemLeft" align="right" valign="top"><a id="a26d79d8c30f969eb67a698ca4b9d4adf" name="a26d79d8c30f969eb67a698ca4b9d4adf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MC_ESR</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x48)</td></tr>
<tr class="memdesc:a26d79d8c30f969eb67a698ca4b9d4adf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory controller r18: self-refresh command time register offset. <br /></td></tr>
<tr class="separator:a26d79d8c30f969eb67a698ca4b9d4adf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a32b780504f4d58fcdb91e36218606d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spinnaker_8h.html#a4a32b780504f4d58fcdb91e36218606d">MC_MCFG2</a>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x4c)</td></tr>
<tr class="separator:a4a32b780504f4d58fcdb91e36218606d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af40ae31777ef1051b4e15f7699107946"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spinnaker_8h.html#af40ae31777ef1051b4e15f7699107946">MC_MCFG3</a>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x50)</td></tr>
<tr class="separator:af40ae31777ef1051b4e15f7699107946"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bbd7cb221196df8db33e18e2aa4a76d"><td class="memItemLeft" align="right" valign="top"><a id="a0bbd7cb221196df8db33e18e2aa4a76d" name="a0bbd7cb221196df8db33e18e2aa4a76d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MC_QOS0</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x100)</td></tr>
<tr class="memdesc:a0bbd7cb221196df8db33e18e2aa4a76d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory controller QOS settings 0. <br /></td></tr>
<tr class="separator:a0bbd7cb221196df8db33e18e2aa4a76d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ac18f67e3dbc2bc8c049a558ef463ee"><td class="memItemLeft" align="right" valign="top"><a id="a7ac18f67e3dbc2bc8c049a558ef463ee" name="a7ac18f67e3dbc2bc8c049a558ef463ee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MC_QOS1</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x104)</td></tr>
<tr class="memdesc:a7ac18f67e3dbc2bc8c049a558ef463ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory controller QOS settings 1. <br /></td></tr>
<tr class="separator:a7ac18f67e3dbc2bc8c049a558ef463ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af2f94140dbaadd4ba0bcd27da4249207"><td class="memItemLeft" align="right" valign="top"><a id="af2f94140dbaadd4ba0bcd27da4249207" name="af2f94140dbaadd4ba0bcd27da4249207"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MC_QOS2</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x108)</td></tr>
<tr class="memdesc:af2f94140dbaadd4ba0bcd27da4249207"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory controller QOS settings 2. <br /></td></tr>
<tr class="separator:af2f94140dbaadd4ba0bcd27da4249207"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68fc3ae7dd005e70594dd7b7a85f72d6"><td class="memItemLeft" align="right" valign="top"><a id="a68fc3ae7dd005e70594dd7b7a85f72d6" name="a68fc3ae7dd005e70594dd7b7a85f72d6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MC_QOS3</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x10c)</td></tr>
<tr class="memdesc:a68fc3ae7dd005e70594dd7b7a85f72d6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory controller QOS settings 3. <br /></td></tr>
<tr class="separator:a68fc3ae7dd005e70594dd7b7a85f72d6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afedfe5030ca87a6fdcf221d7b2f315e1"><td class="memItemLeft" align="right" valign="top"><a id="afedfe5030ca87a6fdcf221d7b2f315e1" name="afedfe5030ca87a6fdcf221d7b2f315e1"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MC_QOS4</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x110)</td></tr>
<tr class="memdesc:afedfe5030ca87a6fdcf221d7b2f315e1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory controller QOS settings 4. <br /></td></tr>
<tr class="separator:afedfe5030ca87a6fdcf221d7b2f315e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acff5322b4ab2e5fc4153d3e54de7b558"><td class="memItemLeft" align="right" valign="top"><a id="acff5322b4ab2e5fc4153d3e54de7b558" name="acff5322b4ab2e5fc4153d3e54de7b558"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MC_QOS5</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x114)</td></tr>
<tr class="memdesc:acff5322b4ab2e5fc4153d3e54de7b558"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory controller QOS settings 5. <br /></td></tr>
<tr class="separator:acff5322b4ab2e5fc4153d3e54de7b558"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a93406b3a5a440237e9c946ab9c44900e"><td class="memItemLeft" align="right" valign="top"><a id="a93406b3a5a440237e9c946ab9c44900e" name="a93406b3a5a440237e9c946ab9c44900e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MC_QOS6</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x118)</td></tr>
<tr class="memdesc:a93406b3a5a440237e9c946ab9c44900e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory controller QOS settings 6. <br /></td></tr>
<tr class="separator:a93406b3a5a440237e9c946ab9c44900e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a374ee823d3b01f7fd5e9f07bc9b2d4bd"><td class="memItemLeft" align="right" valign="top"><a id="a374ee823d3b01f7fd5e9f07bc9b2d4bd" name="a374ee823d3b01f7fd5e9f07bc9b2d4bd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MC_QOS7</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x11c)</td></tr>
<tr class="memdesc:a374ee823d3b01f7fd5e9f07bc9b2d4bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory controller QOS settings 7. <br /></td></tr>
<tr class="separator:a374ee823d3b01f7fd5e9f07bc9b2d4bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a1fb8746d8f47aa925eab6cdedb36ae"><td class="memItemLeft" align="right" valign="top"><a id="a5a1fb8746d8f47aa925eab6cdedb36ae" name="a5a1fb8746d8f47aa925eab6cdedb36ae"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MC_QOS8</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x120)</td></tr>
<tr class="memdesc:a5a1fb8746d8f47aa925eab6cdedb36ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory controller QOS settings 8. <br /></td></tr>
<tr class="separator:a5a1fb8746d8f47aa925eab6cdedb36ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af052cb335a52d9724ddba75c513e57d0"><td class="memItemLeft" align="right" valign="top"><a id="af052cb335a52d9724ddba75c513e57d0" name="af052cb335a52d9724ddba75c513e57d0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MC_QOS9</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x124)</td></tr>
<tr class="memdesc:af052cb335a52d9724ddba75c513e57d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory controller QOS settings 9. <br /></td></tr>
<tr class="separator:af052cb335a52d9724ddba75c513e57d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7c47dd229f81325ac7db0700d59b216"><td class="memItemLeft" align="right" valign="top"><a id="ac7c47dd229f81325ac7db0700d59b216" name="ac7c47dd229f81325ac7db0700d59b216"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MC_QOS10</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x128)</td></tr>
<tr class="memdesc:ac7c47dd229f81325ac7db0700d59b216"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory controller QOS settings 10. <br /></td></tr>
<tr class="separator:ac7c47dd229f81325ac7db0700d59b216"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91da39b46884259ed8ce53c882856d28"><td class="memItemLeft" align="right" valign="top"><a id="a91da39b46884259ed8ce53c882856d28" name="a91da39b46884259ed8ce53c882856d28"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MC_QOS11</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x12c)</td></tr>
<tr class="memdesc:a91da39b46884259ed8ce53c882856d28"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory controller QOS settings 11. <br /></td></tr>
<tr class="separator:a91da39b46884259ed8ce53c882856d28"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2bb8fcb165af9c96205a9c82c2425ee7"><td class="memItemLeft" align="right" valign="top"><a id="a2bb8fcb165af9c96205a9c82c2425ee7" name="a2bb8fcb165af9c96205a9c82c2425ee7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MC_QOS12</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x130)</td></tr>
<tr class="memdesc:a2bb8fcb165af9c96205a9c82c2425ee7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory controller QOS settings 12. <br /></td></tr>
<tr class="separator:a2bb8fcb165af9c96205a9c82c2425ee7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35bae3abd3712940c0226b326a3f25ca"><td class="memItemLeft" align="right" valign="top"><a id="a35bae3abd3712940c0226b326a3f25ca" name="a35bae3abd3712940c0226b326a3f25ca"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MC_QOS13</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x134)</td></tr>
<tr class="memdesc:a35bae3abd3712940c0226b326a3f25ca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory controller QOS settings 13. <br /></td></tr>
<tr class="separator:a35bae3abd3712940c0226b326a3f25ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a582d3d5ecb31b799bd3da770a2a65889"><td class="memItemLeft" align="right" valign="top"><a id="a582d3d5ecb31b799bd3da770a2a65889" name="a582d3d5ecb31b799bd3da770a2a65889"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MC_QOS14</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x138)</td></tr>
<tr class="memdesc:a582d3d5ecb31b799bd3da770a2a65889"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory controller QOS settings 14. <br /></td></tr>
<tr class="separator:a582d3d5ecb31b799bd3da770a2a65889"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8bacbe1dc3061b823d98183ea15b6c9c"><td class="memItemLeft" align="right" valign="top"><a id="a8bacbe1dc3061b823d98183ea15b6c9c" name="a8bacbe1dc3061b823d98183ea15b6c9c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MC_QOS15</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x13c)</td></tr>
<tr class="memdesc:a8bacbe1dc3061b823d98183ea15b6c9c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory controller QOS settings 15. <br /></td></tr>
<tr class="separator:a8bacbe1dc3061b823d98183ea15b6c9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a891ab1868ecc8b20146423bdeeae8743"><td class="memItemLeft" align="right" valign="top"><a id="a891ab1868ecc8b20146423bdeeae8743" name="a891ab1868ecc8b20146423bdeeae8743"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MC_CCFG0</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x200)</td></tr>
<tr class="memdesc:a891ab1868ecc8b20146423bdeeae8743"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory controller chip 0 configuration. <br /></td></tr>
<tr class="separator:a891ab1868ecc8b20146423bdeeae8743"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72f6112826e0a5e98dc437b1f292c88f"><td class="memItemLeft" align="right" valign="top"><a id="a72f6112826e0a5e98dc437b1f292c88f" name="a72f6112826e0a5e98dc437b1f292c88f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MC_CCFG1</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x204)</td></tr>
<tr class="memdesc:a72f6112826e0a5e98dc437b1f292c88f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory controller chip 1 configuration. <br /></td></tr>
<tr class="separator:a72f6112826e0a5e98dc437b1f292c88f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a57fd6ce53afce5586f3dd562ff8e1197"><td class="memItemLeft" align="right" valign="top"><a id="a57fd6ce53afce5586f3dd562ff8e1197" name="a57fd6ce53afce5586f3dd562ff8e1197"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MC_CCFG2</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x208)</td></tr>
<tr class="memdesc:a57fd6ce53afce5586f3dd562ff8e1197"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory controller chip 2 configuration. <br /></td></tr>
<tr class="separator:a57fd6ce53afce5586f3dd562ff8e1197"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5285d7bec993d8afa285452a72c7af5d"><td class="memItemLeft" align="right" valign="top"><a id="a5285d7bec993d8afa285452a72c7af5d" name="a5285d7bec993d8afa285452a72c7af5d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MC_CCFG3</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x20c)</td></tr>
<tr class="memdesc:a5285d7bec993d8afa285452a72c7af5d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory controller chip 3 configuration. <br /></td></tr>
<tr class="separator:a5285d7bec993d8afa285452a72c7af5d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2d48a5e779c7483ae1d9aacca595d19"><td class="memItemLeft" align="right" valign="top"><a id="ae2d48a5e779c7483ae1d9aacca595d19" name="ae2d48a5e779c7483ae1d9aacca595d19"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DLL_STATUS</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x300)</td></tr>
<tr class="memdesc:ae2d48a5e779c7483ae1d9aacca595d19"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory controller DLL test and status inputs register offset. <br /></td></tr>
<tr class="separator:ae2d48a5e779c7483ae1d9aacca595d19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c3c230b9cd641d42034f0a29ad1c06a"><td class="memItemLeft" align="right" valign="top"><a id="a5c3c230b9cd641d42034f0a29ad1c06a" name="a5c3c230b9cd641d42034f0a29ad1c06a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DLL_CONFIG0</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x304)</td></tr>
<tr class="memdesc:a5c3c230b9cd641d42034f0a29ad1c06a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory controller DLL test and control outputs register offset. <br /></td></tr>
<tr class="separator:a5c3c230b9cd641d42034f0a29ad1c06a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a358584d2afe3c33f60fc7a6f0fc933e0"><td class="memItemLeft" align="right" valign="top"><a id="a358584d2afe3c33f60fc7a6f0fc933e0" name="a358584d2afe3c33f60fc7a6f0fc933e0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>DLL_CONFIG1</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x308)</td></tr>
<tr class="memdesc:a358584d2afe3c33f60fc7a6f0fc933e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Memory controller DLL fine-tune control register offset. <br /></td></tr>
<tr class="separator:a358584d2afe3c33f60fc7a6f0fc933e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">Router Controller</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Router definitions</p>
<p>Datasheet, section 10 </p>
</div></td></tr>
<tr class="memitem:a279077ccdc8f031aff48b6be76bc1943"><td class="memItemLeft" align="right" valign="top"><a id="a279077ccdc8f031aff48b6be76bc1943" name="a279077ccdc8f031aff48b6be76bc1943"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTR_BASE_UNBUF</b>&#160;&#160;&#160;0xf1000000</td></tr>
<tr class="memdesc:a279077ccdc8f031aff48b6be76bc1943"><td class="mdescLeft">&#160;</td><td class="mdescRight">Router base address: writes unbuffered. <br /></td></tr>
<tr class="separator:a279077ccdc8f031aff48b6be76bc1943"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99151c52697d786535c570dc39dbb0fd"><td class="memItemLeft" align="right" valign="top"><a id="a99151c52697d786535c570dc39dbb0fd" name="a99151c52697d786535c570dc39dbb0fd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTR_BASE_BUF</b>&#160;&#160;&#160;0xe1000000</td></tr>
<tr class="memdesc:a99151c52697d786535c570dc39dbb0fd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Router base address: writes buffered. <br /></td></tr>
<tr class="separator:a99151c52697d786535c570dc39dbb0fd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af77649888b967f7daf3d976c4ae6e8a8"><td class="memItemLeft" align="right" valign="top"><a id="af77649888b967f7daf3d976c4ae6e8a8" name="af77649888b967f7daf3d976c4ae6e8a8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTR_BASE</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a99151c52697d786535c570dc39dbb0fd">RTR_BASE_BUF</a></td></tr>
<tr class="memdesc:af77649888b967f7daf3d976c4ae6e8a8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Router base address. <br /></td></tr>
<tr class="separator:af77649888b967f7daf3d976c4ae6e8a8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a72b46a26f477b393d69889a1f6ac961e"><td class="memItemLeft" align="right" valign="top"><a id="a72b46a26f477b393d69889a1f6ac961e" name="a72b46a26f477b393d69889a1f6ac961e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTR_CONTROL</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x00)</td></tr>
<tr class="memdesc:a72b46a26f477b393d69889a1f6ac961e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Router controller r0: control register offset. <br /></td></tr>
<tr class="separator:a72b46a26f477b393d69889a1f6ac961e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd551b99789b03e1cc571e9483d7a576"><td class="memItemLeft" align="right" valign="top"><a id="acd551b99789b03e1cc571e9483d7a576" name="acd551b99789b03e1cc571e9483d7a576"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTR_STATUS</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x04)</td></tr>
<tr class="memdesc:acd551b99789b03e1cc571e9483d7a576"><td class="mdescLeft">&#160;</td><td class="mdescRight">Router controller r1: status register offset. <br /></td></tr>
<tr class="separator:acd551b99789b03e1cc571e9483d7a576"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace2cf65fe13385efe970ade2c5d1eb4f"><td class="memItemLeft" align="right" valign="top"><a id="ace2cf65fe13385efe970ade2c5d1eb4f" name="ace2cf65fe13385efe970ade2c5d1eb4f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTR_EHDR</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x08)</td></tr>
<tr class="memdesc:ace2cf65fe13385efe970ade2c5d1eb4f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Router controller r2: error header register offset. <br /></td></tr>
<tr class="separator:ace2cf65fe13385efe970ade2c5d1eb4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2327eef596894a19ce27055c5d7cdc26"><td class="memItemLeft" align="right" valign="top"><a id="a2327eef596894a19ce27055c5d7cdc26" name="a2327eef596894a19ce27055c5d7cdc26"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTR_EKEY</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x0c)</td></tr>
<tr class="memdesc:a2327eef596894a19ce27055c5d7cdc26"><td class="mdescLeft">&#160;</td><td class="mdescRight">Router controller r3: error key word register offset. <br /></td></tr>
<tr class="separator:a2327eef596894a19ce27055c5d7cdc26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a21128f29654ab50544ba7b70ae67090f"><td class="memItemLeft" align="right" valign="top"><a id="a21128f29654ab50544ba7b70ae67090f" name="a21128f29654ab50544ba7b70ae67090f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTR_EDAT</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x10)</td></tr>
<tr class="memdesc:a21128f29654ab50544ba7b70ae67090f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Router controller r4: error payload word register offset. <br /></td></tr>
<tr class="separator:a21128f29654ab50544ba7b70ae67090f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af6e350f6e9f3b96d56a797c9202e320c"><td class="memItemLeft" align="right" valign="top"><a id="af6e350f6e9f3b96d56a797c9202e320c" name="af6e350f6e9f3b96d56a797c9202e320c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTR_ESTAT</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x14)</td></tr>
<tr class="memdesc:af6e350f6e9f3b96d56a797c9202e320c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Router controller r5: error status register offset. <br /></td></tr>
<tr class="separator:af6e350f6e9f3b96d56a797c9202e320c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8c16c1cf5c39e22e11b7c4b25cdc9fd2"><td class="memItemLeft" align="right" valign="top"><a id="a8c16c1cf5c39e22e11b7c4b25cdc9fd2" name="a8c16c1cf5c39e22e11b7c4b25cdc9fd2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTR_DHDR</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x18)</td></tr>
<tr class="memdesc:a8c16c1cf5c39e22e11b7c4b25cdc9fd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Router controller r6: dump header register offset. <br /></td></tr>
<tr class="separator:a8c16c1cf5c39e22e11b7c4b25cdc9fd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab145a2921955b3d2b7400c9f42e0744a"><td class="memItemLeft" align="right" valign="top"><a id="ab145a2921955b3d2b7400c9f42e0744a" name="ab145a2921955b3d2b7400c9f42e0744a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTR_DKEY</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x1c)</td></tr>
<tr class="memdesc:ab145a2921955b3d2b7400c9f42e0744a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Router controller r7: dump key word register offset. <br /></td></tr>
<tr class="separator:ab145a2921955b3d2b7400c9f42e0744a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9109f3e7263ba26bd5e80c9f33943fd7"><td class="memItemLeft" align="right" valign="top"><a id="a9109f3e7263ba26bd5e80c9f33943fd7" name="a9109f3e7263ba26bd5e80c9f33943fd7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTR_DDAT</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x20)</td></tr>
<tr class="memdesc:a9109f3e7263ba26bd5e80c9f33943fd7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Router controller r8: dump payload word register offset. <br /></td></tr>
<tr class="separator:a9109f3e7263ba26bd5e80c9f33943fd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6479e19b881f6f7f748b53668317d126"><td class="memItemLeft" align="right" valign="top"><a id="a6479e19b881f6f7f748b53668317d126" name="a6479e19b881f6f7f748b53668317d126"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTR_DLINK</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x24)</td></tr>
<tr class="memdesc:a6479e19b881f6f7f748b53668317d126"><td class="mdescLeft">&#160;</td><td class="mdescRight">Router controller r9: dump outputs register offset. <br /></td></tr>
<tr class="separator:a6479e19b881f6f7f748b53668317d126"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a38febfb02157e3965d75021c8c9cabe5"><td class="memItemLeft" align="right" valign="top"><a id="a38febfb02157e3965d75021c8c9cabe5" name="a38febfb02157e3965d75021c8c9cabe5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTR_DSTAT</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x28)</td></tr>
<tr class="memdesc:a38febfb02157e3965d75021c8c9cabe5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Router controller r10: dump status register offset. <br /></td></tr>
<tr class="separator:a38febfb02157e3965d75021c8c9cabe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab13acde74ab5be0317d334fec54b4618"><td class="memItemLeft" align="right" valign="top"><a id="ab13acde74ab5be0317d334fec54b4618" name="ab13acde74ab5be0317d334fec54b4618"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTR_DGEN</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x2c)</td></tr>
<tr class="memdesc:ab13acde74ab5be0317d334fec54b4618"><td class="mdescLeft">&#160;</td><td class="mdescRight">Router controller r11: diagnostic counter enable register offset. <br /></td></tr>
<tr class="separator:ab13acde74ab5be0317d334fec54b4618"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3aad90a71016cd5f82c64f8f5726fe6a"><td class="memItemLeft" align="right" valign="top"><a id="a3aad90a71016cd5f82c64f8f5726fe6a" name="a3aad90a71016cd5f82c64f8f5726fe6a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTR_FR</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x84)</td></tr>
<tr class="memdesc:a3aad90a71016cd5f82c64f8f5726fe6a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Router controller r33: fixed route packet route register offset. <br /></td></tr>
<tr class="separator:a3aad90a71016cd5f82c64f8f5726fe6a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d331db7e25adddcb4734b55e009f71f"><td class="memItemLeft" align="right" valign="top"><a id="a7d331db7e25adddcb4734b55e009f71f" name="a7d331db7e25adddcb4734b55e009f71f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTR_DGF0</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x200)</td></tr>
<tr class="memdesc:a7d331db7e25adddcb4734b55e009f71f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Router controller diagnostic filter 0. <br /></td></tr>
<tr class="separator:a7d331db7e25adddcb4734b55e009f71f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f449daa404e5a2f3b02b989d382284b"><td class="memItemLeft" align="right" valign="top"><a id="a4f449daa404e5a2f3b02b989d382284b" name="a4f449daa404e5a2f3b02b989d382284b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTR_DGF1</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x204)</td></tr>
<tr class="memdesc:a4f449daa404e5a2f3b02b989d382284b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Router controller diagnostic filter 1. <br /></td></tr>
<tr class="separator:a4f449daa404e5a2f3b02b989d382284b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed9ef163f687af5ffaed82d91f4db9a3"><td class="memItemLeft" align="right" valign="top"><a id="aed9ef163f687af5ffaed82d91f4db9a3" name="aed9ef163f687af5ffaed82d91f4db9a3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTR_DGF2</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x208)</td></tr>
<tr class="memdesc:aed9ef163f687af5ffaed82d91f4db9a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Router controller diagnostic filter 2. <br /></td></tr>
<tr class="separator:aed9ef163f687af5ffaed82d91f4db9a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8137295a1408e662950b88b32baeb3e"><td class="memItemLeft" align="right" valign="top"><a id="ab8137295a1408e662950b88b32baeb3e" name="ab8137295a1408e662950b88b32baeb3e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTR_DGF3</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x20c)</td></tr>
<tr class="memdesc:ab8137295a1408e662950b88b32baeb3e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Router controller diagnostic filter 3. <br /></td></tr>
<tr class="separator:ab8137295a1408e662950b88b32baeb3e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0085598d35b92dba82ca69565388bf4b"><td class="memItemLeft" align="right" valign="top"><a id="a0085598d35b92dba82ca69565388bf4b" name="a0085598d35b92dba82ca69565388bf4b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTR_DGF4</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x210)</td></tr>
<tr class="memdesc:a0085598d35b92dba82ca69565388bf4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Router controller diagnostic filter 4. <br /></td></tr>
<tr class="separator:a0085598d35b92dba82ca69565388bf4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d281c9d03ab0259ce610bf81285a575"><td class="memItemLeft" align="right" valign="top"><a id="a5d281c9d03ab0259ce610bf81285a575" name="a5d281c9d03ab0259ce610bf81285a575"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTR_DGF5</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x214)</td></tr>
<tr class="memdesc:a5d281c9d03ab0259ce610bf81285a575"><td class="mdescLeft">&#160;</td><td class="mdescRight">Router controller diagnostic filter 5. <br /></td></tr>
<tr class="separator:a5d281c9d03ab0259ce610bf81285a575"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19723eeea1ce1bf618d301cb5d74898a"><td class="memItemLeft" align="right" valign="top"><a id="a19723eeea1ce1bf618d301cb5d74898a" name="a19723eeea1ce1bf618d301cb5d74898a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTR_DGF6</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x218)</td></tr>
<tr class="memdesc:a19723eeea1ce1bf618d301cb5d74898a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Router controller diagnostic filter 6. <br /></td></tr>
<tr class="separator:a19723eeea1ce1bf618d301cb5d74898a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0e7b383917d2a4bbb0eefca72726c01b"><td class="memItemLeft" align="right" valign="top"><a id="a0e7b383917d2a4bbb0eefca72726c01b" name="a0e7b383917d2a4bbb0eefca72726c01b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTR_DGF7</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x21c)</td></tr>
<tr class="memdesc:a0e7b383917d2a4bbb0eefca72726c01b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Router controller diagnostic filter 7. <br /></td></tr>
<tr class="separator:a0e7b383917d2a4bbb0eefca72726c01b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2489c2470f74d90f7539fe84b1d1623"><td class="memItemLeft" align="right" valign="top"><a id="ae2489c2470f74d90f7539fe84b1d1623" name="ae2489c2470f74d90f7539fe84b1d1623"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTR_DGF8</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x220)</td></tr>
<tr class="memdesc:ae2489c2470f74d90f7539fe84b1d1623"><td class="mdescLeft">&#160;</td><td class="mdescRight">Router controller diagnostic filter 8. <br /></td></tr>
<tr class="separator:ae2489c2470f74d90f7539fe84b1d1623"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae97e347b6d4d9c17707433ff0f99f633"><td class="memItemLeft" align="right" valign="top"><a id="ae97e347b6d4d9c17707433ff0f99f633" name="ae97e347b6d4d9c17707433ff0f99f633"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTR_DGF9</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x224)</td></tr>
<tr class="memdesc:ae97e347b6d4d9c17707433ff0f99f633"><td class="mdescLeft">&#160;</td><td class="mdescRight">Router controller diagnostic filter 9. <br /></td></tr>
<tr class="separator:ae97e347b6d4d9c17707433ff0f99f633"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a208414e5c236322c44108280815c4aaf"><td class="memItemLeft" align="right" valign="top"><a id="a208414e5c236322c44108280815c4aaf" name="a208414e5c236322c44108280815c4aaf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTR_DGF10</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x228)</td></tr>
<tr class="memdesc:a208414e5c236322c44108280815c4aaf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Router controller diagnostic filter 10. <br /></td></tr>
<tr class="separator:a208414e5c236322c44108280815c4aaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab7e53387f425ad70e509c0a354b532df"><td class="memItemLeft" align="right" valign="top"><a id="ab7e53387f425ad70e509c0a354b532df" name="ab7e53387f425ad70e509c0a354b532df"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTR_DGF11</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x22c)</td></tr>
<tr class="memdesc:ab7e53387f425ad70e509c0a354b532df"><td class="mdescLeft">&#160;</td><td class="mdescRight">Router controller diagnostic filter 11. <br /></td></tr>
<tr class="separator:ab7e53387f425ad70e509c0a354b532df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0808bba52ef24660fcf6e05192058daf"><td class="memItemLeft" align="right" valign="top"><a id="a0808bba52ef24660fcf6e05192058daf" name="a0808bba52ef24660fcf6e05192058daf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTR_DGF12</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x230)</td></tr>
<tr class="memdesc:a0808bba52ef24660fcf6e05192058daf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Router controller diagnostic filter 12. <br /></td></tr>
<tr class="separator:a0808bba52ef24660fcf6e05192058daf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab95abbc2705872f3b39772a1d3bfc2cc"><td class="memItemLeft" align="right" valign="top"><a id="ab95abbc2705872f3b39772a1d3bfc2cc" name="ab95abbc2705872f3b39772a1d3bfc2cc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTR_DGF13</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x234)</td></tr>
<tr class="memdesc:ab95abbc2705872f3b39772a1d3bfc2cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Router controller diagnostic filter 13. <br /></td></tr>
<tr class="separator:ab95abbc2705872f3b39772a1d3bfc2cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af5a261de465e63117ff2b2801c364277"><td class="memItemLeft" align="right" valign="top"><a id="af5a261de465e63117ff2b2801c364277" name="af5a261de465e63117ff2b2801c364277"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTR_DGF14</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x238)</td></tr>
<tr class="memdesc:af5a261de465e63117ff2b2801c364277"><td class="mdescLeft">&#160;</td><td class="mdescRight">Router controller diagnostic filter 14. <br /></td></tr>
<tr class="separator:af5a261de465e63117ff2b2801c364277"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0db510fcb4f1c3a81175ebcbe3235af2"><td class="memItemLeft" align="right" valign="top"><a id="a0db510fcb4f1c3a81175ebcbe3235af2" name="a0db510fcb4f1c3a81175ebcbe3235af2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTR_DGF15</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x23c)</td></tr>
<tr class="memdesc:a0db510fcb4f1c3a81175ebcbe3235af2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Router controller diagnostic filter 15. <br /></td></tr>
<tr class="separator:a0db510fcb4f1c3a81175ebcbe3235af2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adda97a9d124fae925277e3cbd6711f11"><td class="memItemLeft" align="right" valign="top"><a id="adda97a9d124fae925277e3cbd6711f11" name="adda97a9d124fae925277e3cbd6711f11"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTR_DGC0</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x300)</td></tr>
<tr class="memdesc:adda97a9d124fae925277e3cbd6711f11"><td class="mdescLeft">&#160;</td><td class="mdescRight">Router controller diagnostic counter 0. <br /></td></tr>
<tr class="separator:adda97a9d124fae925277e3cbd6711f11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae57b4b02c1e7478af8a3b8bc30b105b6"><td class="memItemLeft" align="right" valign="top"><a id="ae57b4b02c1e7478af8a3b8bc30b105b6" name="ae57b4b02c1e7478af8a3b8bc30b105b6"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTR_DGC1</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x304)</td></tr>
<tr class="memdesc:ae57b4b02c1e7478af8a3b8bc30b105b6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Router controller diagnostic counter 1. <br /></td></tr>
<tr class="separator:ae57b4b02c1e7478af8a3b8bc30b105b6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b32cf60978e0d7b3f519fd42df3286c"><td class="memItemLeft" align="right" valign="top"><a id="a3b32cf60978e0d7b3f519fd42df3286c" name="a3b32cf60978e0d7b3f519fd42df3286c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTR_DGC2</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x308)</td></tr>
<tr class="memdesc:a3b32cf60978e0d7b3f519fd42df3286c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Router controller diagnostic counter 2. <br /></td></tr>
<tr class="separator:a3b32cf60978e0d7b3f519fd42df3286c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f4a28d6cad5aa2d9d34e34ca71edb58"><td class="memItemLeft" align="right" valign="top"><a id="a4f4a28d6cad5aa2d9d34e34ca71edb58" name="a4f4a28d6cad5aa2d9d34e34ca71edb58"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTR_DGC3</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x30c)</td></tr>
<tr class="memdesc:a4f4a28d6cad5aa2d9d34e34ca71edb58"><td class="mdescLeft">&#160;</td><td class="mdescRight">Router controller diagnostic counter 3. <br /></td></tr>
<tr class="separator:a4f4a28d6cad5aa2d9d34e34ca71edb58"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a129ee473d39f71b7457d221013b7a73f"><td class="memItemLeft" align="right" valign="top"><a id="a129ee473d39f71b7457d221013b7a73f" name="a129ee473d39f71b7457d221013b7a73f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTR_DGC4</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x310)</td></tr>
<tr class="memdesc:a129ee473d39f71b7457d221013b7a73f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Router controller diagnostic counter 4. <br /></td></tr>
<tr class="separator:a129ee473d39f71b7457d221013b7a73f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae872b2ea024898f4358688f8401af7fc"><td class="memItemLeft" align="right" valign="top"><a id="ae872b2ea024898f4358688f8401af7fc" name="ae872b2ea024898f4358688f8401af7fc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTR_DGC5</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x314)</td></tr>
<tr class="memdesc:ae872b2ea024898f4358688f8401af7fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Router controller diagnostic counter 5. <br /></td></tr>
<tr class="separator:ae872b2ea024898f4358688f8401af7fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae659f73afd1fbb966ba6fdfc915697af"><td class="memItemLeft" align="right" valign="top"><a id="ae659f73afd1fbb966ba6fdfc915697af" name="ae659f73afd1fbb966ba6fdfc915697af"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTR_DGC6</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x318)</td></tr>
<tr class="memdesc:ae659f73afd1fbb966ba6fdfc915697af"><td class="mdescLeft">&#160;</td><td class="mdescRight">Router controller diagnostic counter 6. <br /></td></tr>
<tr class="separator:ae659f73afd1fbb966ba6fdfc915697af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50820e4006639e3f3a61315788d05ccb"><td class="memItemLeft" align="right" valign="top"><a id="a50820e4006639e3f3a61315788d05ccb" name="a50820e4006639e3f3a61315788d05ccb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTR_DGC7</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x31c)</td></tr>
<tr class="memdesc:a50820e4006639e3f3a61315788d05ccb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Router controller diagnostic counter 7. <br /></td></tr>
<tr class="separator:a50820e4006639e3f3a61315788d05ccb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaed81aed0f52a3967f75b7f17635b3bd"><td class="memItemLeft" align="right" valign="top"><a id="aaed81aed0f52a3967f75b7f17635b3bd" name="aaed81aed0f52a3967f75b7f17635b3bd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTR_DGC8</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x320)</td></tr>
<tr class="memdesc:aaed81aed0f52a3967f75b7f17635b3bd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Router controller diagnostic counter 8. <br /></td></tr>
<tr class="separator:aaed81aed0f52a3967f75b7f17635b3bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a183b516f322c74b490e4be6ff7128758"><td class="memItemLeft" align="right" valign="top"><a id="a183b516f322c74b490e4be6ff7128758" name="a183b516f322c74b490e4be6ff7128758"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTR_DGC9</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x324)</td></tr>
<tr class="memdesc:a183b516f322c74b490e4be6ff7128758"><td class="mdescLeft">&#160;</td><td class="mdescRight">Router controller diagnostic counter 9. <br /></td></tr>
<tr class="separator:a183b516f322c74b490e4be6ff7128758"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d84c8b446ecfcd9e0be40d70cbeaef9"><td class="memItemLeft" align="right" valign="top"><a id="a5d84c8b446ecfcd9e0be40d70cbeaef9" name="a5d84c8b446ecfcd9e0be40d70cbeaef9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTR_DGC10</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x328)</td></tr>
<tr class="memdesc:a5d84c8b446ecfcd9e0be40d70cbeaef9"><td class="mdescLeft">&#160;</td><td class="mdescRight">Router controller diagnostic counter 10. <br /></td></tr>
<tr class="separator:a5d84c8b446ecfcd9e0be40d70cbeaef9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5daec9b386b2381c27a6ba7b033424c2"><td class="memItemLeft" align="right" valign="top"><a id="a5daec9b386b2381c27a6ba7b033424c2" name="a5daec9b386b2381c27a6ba7b033424c2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTR_DGC11</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x32c)</td></tr>
<tr class="memdesc:a5daec9b386b2381c27a6ba7b033424c2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Router controller diagnostic counter 11. <br /></td></tr>
<tr class="separator:a5daec9b386b2381c27a6ba7b033424c2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6a80ad65e04fbef08d0b3f469d2660d"><td class="memItemLeft" align="right" valign="top"><a id="ac6a80ad65e04fbef08d0b3f469d2660d" name="ac6a80ad65e04fbef08d0b3f469d2660d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTR_DGC12</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x330)</td></tr>
<tr class="memdesc:ac6a80ad65e04fbef08d0b3f469d2660d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Router controller diagnostic counter 12. <br /></td></tr>
<tr class="separator:ac6a80ad65e04fbef08d0b3f469d2660d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bec6cb9f13c61c8cf1599c4636b3326"><td class="memItemLeft" align="right" valign="top"><a id="a6bec6cb9f13c61c8cf1599c4636b3326" name="a6bec6cb9f13c61c8cf1599c4636b3326"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTR_DGC13</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x334)</td></tr>
<tr class="memdesc:a6bec6cb9f13c61c8cf1599c4636b3326"><td class="mdescLeft">&#160;</td><td class="mdescRight">Router controller diagnostic counter 13. <br /></td></tr>
<tr class="separator:a6bec6cb9f13c61c8cf1599c4636b3326"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac7969732766a4f093e7c9779152350ab"><td class="memItemLeft" align="right" valign="top"><a id="ac7969732766a4f093e7c9779152350ab" name="ac7969732766a4f093e7c9779152350ab"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTR_DGC14</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x338)</td></tr>
<tr class="memdesc:ac7969732766a4f093e7c9779152350ab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Router controller diagnostic counter 14. <br /></td></tr>
<tr class="separator:ac7969732766a4f093e7c9779152350ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f559822e9840ff11227ec5cd73bf506"><td class="memItemLeft" align="right" valign="top"><a id="a4f559822e9840ff11227ec5cd73bf506" name="a4f559822e9840ff11227ec5cd73bf506"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTR_DGC15</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x33c)</td></tr>
<tr class="memdesc:a4f559822e9840ff11227ec5cd73bf506"><td class="mdescLeft">&#160;</td><td class="mdescRight">Router controller diagnostic counter 15. <br /></td></tr>
<tr class="separator:a4f559822e9840ff11227ec5cd73bf506"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ad730be836ea3dc4796f4f096741bc4"><td class="memItemLeft" align="right" valign="top"><a id="a3ad730be836ea3dc4796f4f096741bc4" name="a3ad730be836ea3dc4796f4f096741bc4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTR_TST1</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0xf00)</td></tr>
<tr class="memdesc:a3ad730be836ea3dc4796f4f096741bc4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Router controller: hardware test register offset. <br /></td></tr>
<tr class="separator:a3ad730be836ea3dc4796f4f096741bc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4853bd51ba21419f8e3210b95084e9b5"><td class="memItemLeft" align="right" valign="top"><a id="a4853bd51ba21419f8e3210b95084e9b5" name="a4853bd51ba21419f8e3210b95084e9b5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTR_TST2</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0xf04)</td></tr>
<tr class="memdesc:a4853bd51ba21419f8e3210b95084e9b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Router controller: hardware test (CAM input key) register offset. <br /></td></tr>
<tr class="separator:a4853bd51ba21419f8e3210b95084e9b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e6bebe007e117b3d399252ede5d4933"><td class="memItemLeft" align="right" valign="top"><a id="a5e6bebe007e117b3d399252ede5d4933" name="a5e6bebe007e117b3d399252ede5d4933"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>P2P_TABLE_SIZE</b>&#160;&#160;&#160;8192</td></tr>
<tr class="memdesc:a5e6bebe007e117b3d399252ede5d4933"><td class="mdescLeft">&#160;</td><td class="mdescRight">Peer-to-peer table size (entries) <br /></td></tr>
<tr class="separator:a5e6bebe007e117b3d399252ede5d4933"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4a0b1604e13b1dc372f9c1bc8bf04a7"><td class="memItemLeft" align="right" valign="top"><a id="aa4a0b1604e13b1dc372f9c1bc8bf04a7" name="aa4a0b1604e13b1dc372f9c1bc8bf04a7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MC_TABLE_SIZE</b>&#160;&#160;&#160;1024</td></tr>
<tr class="memdesc:aa4a0b1604e13b1dc372f9c1bc8bf04a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multicast table size (entries) <br /></td></tr>
<tr class="separator:aa4a0b1604e13b1dc372f9c1bc8bf04a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99de5b422263f0ab019974c73061ee5c"><td class="memItemLeft" align="right" valign="top"><a id="a99de5b422263f0ab019974c73061ee5c" name="a99de5b422263f0ab019974c73061ee5c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MC_RAM_WIDTH</b>&#160;&#160;&#160;(<a class="el" href="spinnaker_8h.html#aa061b51fb2d77d7721a3882edf5cd84a">NUM_CPUS</a> + <a class="el" href="spinnaker_8h.html#adff16396e5bb9ba24b129ec2ab874031">NUM_LINKS</a>)</td></tr>
<tr class="memdesc:a99de5b422263f0ab019974c73061ee5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multicast route select width (bits) <br /></td></tr>
<tr class="separator:a99de5b422263f0ab019974c73061ee5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf72de763fed05b4b4e9d7b0f70b28ef"><td class="memItemLeft" align="right" valign="top"><a id="adf72de763fed05b4b4e9d7b0f70b28ef" name="adf72de763fed05b4b4e9d7b0f70b28ef"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MC_RAM_MASK</b>&#160;&#160;&#160;((1 &lt;&lt; <a class="el" href="spinnaker_8h.html#a99de5b422263f0ab019974c73061ee5c">MC_RAM_WIDTH</a>) - 1)</td></tr>
<tr class="memdesc:adf72de763fed05b4b4e9d7b0f70b28ef"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multicast route select mask. <br /></td></tr>
<tr class="separator:adf72de763fed05b4b4e9d7b0f70b28ef"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9d8a887acddae1c57b322d38ef22c83"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spinnaker_8h.html#ab9d8a887acddae1c57b322d38ef22c83">MC_CORE_ROUTE</a>(x)&#160;&#160;&#160;(1 &lt;&lt; ((x) + <a class="el" href="spinnaker_8h.html#adff16396e5bb9ba24b129ec2ab874031">NUM_LINKS</a>))</td></tr>
<tr class="memdesc:ab9d8a887acddae1c57b322d38ef22c83"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multicast route to CPU core.  <br /></td></tr>
<tr class="separator:ab9d8a887acddae1c57b322d38ef22c83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8eb639051cd9708c8c99c55727461e0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spinnaker_8h.html#a8eb639051cd9708c8c99c55727461e0c">MC_LINK_ROUTE</a>(x)&#160;&#160;&#160;(1 &lt;&lt; (x))</td></tr>
<tr class="memdesc:a8eb639051cd9708c8c99c55727461e0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multicast route to SpiNNaker link.  <br /></td></tr>
<tr class="separator:a8eb639051cd9708c8c99c55727461e0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2a84572c9232da1ed33c06662bf3dcf"><td class="memItemLeft" align="right" valign="top"><a id="ac2a84572c9232da1ed33c06662bf3dcf" name="ac2a84572c9232da1ed33c06662bf3dcf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>P2P_EPW</b>&#160;&#160;&#160;8</td></tr>
<tr class="memdesc:ac2a84572c9232da1ed33c06662bf3dcf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Entries per word. <br /></td></tr>
<tr class="separator:ac2a84572c9232da1ed33c06662bf3dcf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acae32233aabafc649b6e8bf7b1e13cdf"><td class="memItemLeft" align="right" valign="top"><a id="acae32233aabafc649b6e8bf7b1e13cdf" name="acae32233aabafc649b6e8bf7b1e13cdf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>P2P_LOG_EPW</b>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:acae32233aabafc649b6e8bf7b1e13cdf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Log of entries per word. <br /></td></tr>
<tr class="separator:acae32233aabafc649b6e8bf7b1e13cdf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2bf8e72defcc35c93a7d12a0bac1fa5"><td class="memItemLeft" align="right" valign="top"><a id="aa2bf8e72defcc35c93a7d12a0bac1fa5" name="aa2bf8e72defcc35c93a7d12a0bac1fa5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>P2P_EMASK</b>&#160;&#160;&#160;(<a class="el" href="spinnaker_8h.html#ac2a84572c9232da1ed33c06662bf3dcf">P2P_EPW</a>-1)</td></tr>
<tr class="memdesc:aa2bf8e72defcc35c93a7d12a0bac1fa5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Entries per word - 1. <br /></td></tr>
<tr class="separator:aa2bf8e72defcc35c93a7d12a0bac1fa5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c8eae6c7a59ab144a206bb98d62216d"><td class="memItemLeft" align="right" valign="top"><a id="a3c8eae6c7a59ab144a206bb98d62216d" name="a3c8eae6c7a59ab144a206bb98d62216d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>P2P_BPE</b>&#160;&#160;&#160;3</td></tr>
<tr class="memdesc:a3c8eae6c7a59ab144a206bb98d62216d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits per entry. <br /></td></tr>
<tr class="separator:a3c8eae6c7a59ab144a206bb98d62216d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3f4339e822f4aab6499ba47ed448ba8"><td class="memItemLeft" align="right" valign="top"><a id="aa3f4339e822f4aab6499ba47ed448ba8" name="aa3f4339e822f4aab6499ba47ed448ba8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>P2P_BMASK</b>&#160;&#160;&#160;7</td></tr>
<tr class="memdesc:aa3f4339e822f4aab6499ba47ed448ba8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask for entry bits. <br /></td></tr>
<tr class="separator:aa3f4339e822f4aab6499ba47ed448ba8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a33dc1d72ba48e2c3e0480ff9d5dbae70"><td class="memItemLeft" align="right" valign="top"><a id="a33dc1d72ba48e2c3e0480ff9d5dbae70" name="a33dc1d72ba48e2c3e0480ff9d5dbae70"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>P2P_INIT</b>&#160;&#160;&#160;0x00db6db6</td></tr>
<tr class="memdesc:a33dc1d72ba48e2c3e0480ff9d5dbae70"><td class="mdescLeft">&#160;</td><td class="mdescRight">P2P table initial entry entry; all thrown away. <br /></td></tr>
<tr class="separator:a33dc1d72ba48e2c3e0480ff9d5dbae70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6529c7d0bdf518ce4495014c7b7e3189"><td class="memItemLeft" align="right" valign="top"><a id="a6529c7d0bdf518ce4495014c7b7e3189" name="a6529c7d0bdf518ce4495014c7b7e3189"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTR_MCRAM_BASE</b>&#160;&#160;&#160;(<a class="el" href="spinnaker_8h.html#af77649888b967f7daf3d976c4ae6e8a8">RTR_BASE</a> + 0x00004000)</td></tr>
<tr class="memdesc:a6529c7d0bdf518ce4495014c7b7e3189"><td class="mdescLeft">&#160;</td><td class="mdescRight">Router controller: multicast route table base address. <br /></td></tr>
<tr class="separator:a6529c7d0bdf518ce4495014c7b7e3189"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f7d697e6cbc352a494e24c51906e773"><td class="memItemLeft" align="right" valign="top"><a id="a8f7d697e6cbc352a494e24c51906e773" name="a8f7d697e6cbc352a494e24c51906e773"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTR_MCRAM_TOP</b>&#160;&#160;&#160;(<a class="el" href="spinnaker_8h.html#a6529c7d0bdf518ce4495014c7b7e3189">RTR_MCRAM_BASE</a> + <a class="el" href="spinnaker_8h.html#aa4a0b1604e13b1dc372f9c1bc8bf04a7">MC_TABLE_SIZE</a> * 4)</td></tr>
<tr class="memdesc:a8f7d697e6cbc352a494e24c51906e773"><td class="mdescLeft">&#160;</td><td class="mdescRight">Router controller: multicast route table top address. <br /></td></tr>
<tr class="separator:a8f7d697e6cbc352a494e24c51906e773"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a50743d52c19a1abc9afe909ff454ed2e"><td class="memItemLeft" align="right" valign="top"><a id="a50743d52c19a1abc9afe909ff454ed2e" name="a50743d52c19a1abc9afe909ff454ed2e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTR_MCKEY_BASE</b>&#160;&#160;&#160;(<a class="el" href="spinnaker_8h.html#af77649888b967f7daf3d976c4ae6e8a8">RTR_BASE</a> + 0x00008000)</td></tr>
<tr class="memdesc:a50743d52c19a1abc9afe909ff454ed2e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Router controller: multicast key table base address (write only) <br /></td></tr>
<tr class="separator:a50743d52c19a1abc9afe909ff454ed2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19db3c54219a7e5a91995aec0f36f325"><td class="memItemLeft" align="right" valign="top"><a id="a19db3c54219a7e5a91995aec0f36f325" name="a19db3c54219a7e5a91995aec0f36f325"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTR_MCKEY_TOP</b>&#160;&#160;&#160;(<a class="el" href="spinnaker_8h.html#a50743d52c19a1abc9afe909ff454ed2e">RTR_MCKEY_BASE</a> + <a class="el" href="spinnaker_8h.html#aa4a0b1604e13b1dc372f9c1bc8bf04a7">MC_TABLE_SIZE</a> * 4)</td></tr>
<tr class="memdesc:a19db3c54219a7e5a91995aec0f36f325"><td class="mdescLeft">&#160;</td><td class="mdescRight">Router controller: multicast key table top address. <br /></td></tr>
<tr class="separator:a19db3c54219a7e5a91995aec0f36f325"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a88375ad69fd553f0363ae9f3196366e5"><td class="memItemLeft" align="right" valign="top"><a id="a88375ad69fd553f0363ae9f3196366e5" name="a88375ad69fd553f0363ae9f3196366e5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTR_MCMASK_BASE</b>&#160;&#160;&#160;(<a class="el" href="spinnaker_8h.html#af77649888b967f7daf3d976c4ae6e8a8">RTR_BASE</a> + 0x0000c000)</td></tr>
<tr class="memdesc:a88375ad69fd553f0363ae9f3196366e5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Router controller: multicast mask table base address (write only) <br /></td></tr>
<tr class="separator:a88375ad69fd553f0363ae9f3196366e5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad5afaffb7c7be3cc327aed40cc21a35e"><td class="memItemLeft" align="right" valign="top"><a id="ad5afaffb7c7be3cc327aed40cc21a35e" name="ad5afaffb7c7be3cc327aed40cc21a35e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTR_MCMASK_TOP</b>&#160;&#160;&#160;(<a class="el" href="spinnaker_8h.html#a88375ad69fd553f0363ae9f3196366e5">RTR_MCMASK_BASE</a> + <a class="el" href="spinnaker_8h.html#aa4a0b1604e13b1dc372f9c1bc8bf04a7">MC_TABLE_SIZE</a> * 4)</td></tr>
<tr class="memdesc:ad5afaffb7c7be3cc327aed40cc21a35e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Router controller: multicast mask table top address. <br /></td></tr>
<tr class="separator:ad5afaffb7c7be3cc327aed40cc21a35e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2613d82c442028398bc9e665bd195eff"><td class="memItemLeft" align="right" valign="top"><a id="a2613d82c442028398bc9e665bd195eff" name="a2613d82c442028398bc9e665bd195eff"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTR_P2P_BASE</b>&#160;&#160;&#160;(<a class="el" href="spinnaker_8h.html#af77649888b967f7daf3d976c4ae6e8a8">RTR_BASE</a> + 0x00010000)</td></tr>
<tr class="memdesc:a2613d82c442028398bc9e665bd195eff"><td class="mdescLeft">&#160;</td><td class="mdescRight">Router controller: peer-to-peer table base address. <br /></td></tr>
<tr class="separator:a2613d82c442028398bc9e665bd195eff"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a52d73646ecc7b1f295711b5dc24ad059"><td class="memItemLeft" align="right" valign="top"><a id="a52d73646ecc7b1f295711b5dc24ad059" name="a52d73646ecc7b1f295711b5dc24ad059"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>RTR_P2P_TOP</b>&#160;&#160;&#160;(<a class="el" href="spinnaker_8h.html#a2613d82c442028398bc9e665bd195eff">RTR_P2P_BASE</a> + <a class="el" href="spinnaker_8h.html#a5e6bebe007e117b3d399252ede5d4933">P2P_TABLE_SIZE</a> * 4)</td></tr>
<tr class="memdesc:a52d73646ecc7b1f295711b5dc24ad059"><td class="mdescLeft">&#160;</td><td class="mdescRight">Router controller: peer-to-peer table top address. <br /></td></tr>
<tr class="separator:a52d73646ecc7b1f295711b5dc24ad059"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acec2c692ee0ecd2da8e77921b3828972"><td class="memItemLeft" align="right" valign="top"><a id="acec2c692ee0ecd2da8e77921b3828972" name="acec2c692ee0ecd2da8e77921b3828972"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MC_CAM_WIDTH</b>&#160;&#160;&#160;32</td></tr>
<tr class="memdesc:acec2c692ee0ecd2da8e77921b3828972"><td class="mdescLeft">&#160;</td><td class="mdescRight">Multicast routing table CAM width (bits) <br /></td></tr>
<tr class="separator:acec2c692ee0ecd2da8e77921b3828972"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">PLL Definitions</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Clock &amp; PLL definitions </p>
</div></td></tr>
<tr class="memitem:a8c6ee8c037bcef7942ace48de8414d51"><td class="memItemLeft" align="right" valign="top"><a id="a8c6ee8c037bcef7942ace48de8414d51" name="a8c6ee8c037bcef7942ace48de8414d51"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CLK_XTAL_MHZ</b>&#160;&#160;&#160;10</td></tr>
<tr class="memdesc:a8c6ee8c037bcef7942ace48de8414d51"><td class="mdescLeft">&#160;</td><td class="mdescRight">Crystal frequency (MHz) <br /></td></tr>
<tr class="separator:a8c6ee8c037bcef7942ace48de8414d51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d9d3a86305d5e8c3377f8edf42bfc0c"><td class="memItemLeft" align="right" valign="top"><a id="a0d9d3a86305d5e8c3377f8edf42bfc0c" name="a0d9d3a86305d5e8c3377f8edf42bfc0c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PLL_260</b>&#160;&#160;&#160;0x0007011a</td></tr>
<tr class="memdesc:a0d9d3a86305d5e8c3377f8edf42bfc0c"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL 260 MHz clock (assuming 10 MHz input, <a class="el" href="spinnaker_8h.html#a8c6ee8c037bcef7942ace48de8414d51" title="Crystal frequency (MHz)">CLK_XTAL_MHZ</a>) <br /></td></tr>
<tr class="separator:a0d9d3a86305d5e8c3377f8edf42bfc0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab693709e8066de6b7fc3561569400ae2"><td class="memItemLeft" align="right" valign="top"><a id="ab693709e8066de6b7fc3561569400ae2" name="ab693709e8066de6b7fc3561569400ae2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PLL_300</b>&#160;&#160;&#160;0x0007011e</td></tr>
<tr class="memdesc:ab693709e8066de6b7fc3561569400ae2"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL 300 MHz clock (assuming 10 MHz input, <a class="el" href="spinnaker_8h.html#a8c6ee8c037bcef7942ace48de8414d51" title="Crystal frequency (MHz)">CLK_XTAL_MHZ</a>) <br /></td></tr>
<tr class="separator:ab693709e8066de6b7fc3561569400ae2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e0d4141a038e8bd796589cfedd194fa"><td class="memItemLeft" align="right" valign="top"><a id="a5e0d4141a038e8bd796589cfedd194fa" name="a5e0d4141a038e8bd796589cfedd194fa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PLL_330</b>&#160;&#160;&#160;0x00070121</td></tr>
<tr class="memdesc:a5e0d4141a038e8bd796589cfedd194fa"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL 330 MHz clock (assuming 10 MHz input, <a class="el" href="spinnaker_8h.html#a8c6ee8c037bcef7942ace48de8414d51" title="Crystal frequency (MHz)">CLK_XTAL_MHZ</a>) <br /></td></tr>
<tr class="separator:a5e0d4141a038e8bd796589cfedd194fa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5144b0ea04e8fc306f41e92e561dcd92"><td class="memItemLeft" align="right" valign="top"><a id="a5144b0ea04e8fc306f41e92e561dcd92" name="a5144b0ea04e8fc306f41e92e561dcd92"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PLL_400</b>&#160;&#160;&#160;0x00070128</td></tr>
<tr class="memdesc:a5144b0ea04e8fc306f41e92e561dcd92"><td class="mdescLeft">&#160;</td><td class="mdescRight">PLL 400 MHz clock (assuming 10 MHz input, <a class="el" href="spinnaker_8h.html#a8c6ee8c037bcef7942ace48de8414d51" title="Crystal frequency (MHz)">CLK_XTAL_MHZ</a>) <br /></td></tr>
<tr class="separator:a5144b0ea04e8fc306f41e92e561dcd92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60c4cc679a24578f8b49cefb81caa79d"><td class="memItemLeft" align="right" valign="top"><a id="a60c4cc679a24578f8b49cefb81caa79d" name="a60c4cc679a24578f8b49cefb81caa79d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>PLL_LOCK_TIME</b>&#160;&#160;&#160;80</td></tr>
<tr class="memdesc:a60c4cc679a24578f8b49cefb81caa79d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Time for PLL to lock (&mu;s) <br /></td></tr>
<tr class="separator:a60c4cc679a24578f8b49cefb81caa79d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a784356be8d9e0ecfdb3e33f0845ea2e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spinnaker_8h.html#a784356be8d9e0ecfdb3e33f0845ea2e0">PLL_CLK_SEL</a>&#160;&#160;&#160;0x809488a5</td></tr>
<tr class="separator:a784356be8d9e0ecfdb3e33f0845ea2e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr><td colspan="2"><div class="groupHeader">CPSR Miscellany</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>ARM CPSR bits </p>
</div></td></tr>
<tr class="memitem:a9e3cdd5c5fb80a5739fa689c09f997a7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spinnaker_8h.html#a9e3cdd5c5fb80a5739fa689c09f997a7">MODE_USER</a>&#160;&#160;&#160;0x10</td></tr>
<tr class="memdesc:a9e3cdd5c5fb80a5739fa689c09f997a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits in the ARM Current Program Status Register.  <br /></td></tr>
<tr class="separator:a9e3cdd5c5fb80a5739fa689c09f997a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d95aed11b5420eb0d67884b39e984f4"><td class="memItemLeft" align="right" valign="top"><a id="a2d95aed11b5420eb0d67884b39e984f4" name="a2d95aed11b5420eb0d67884b39e984f4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MODE_FIQ</b>&#160;&#160;&#160;0x11</td></tr>
<tr class="memdesc:a2d95aed11b5420eb0d67884b39e984f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Fast interrupt mode. <br /></td></tr>
<tr class="separator:a2d95aed11b5420eb0d67884b39e984f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3e562974dac9a93ece87414925c8c7e"><td class="memItemLeft" align="right" valign="top"><a id="ae3e562974dac9a93ece87414925c8c7e" name="ae3e562974dac9a93ece87414925c8c7e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MODE_IRQ</b>&#160;&#160;&#160;0x12</td></tr>
<tr class="memdesc:ae3e562974dac9a93ece87414925c8c7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt mode. <br /></td></tr>
<tr class="separator:ae3e562974dac9a93ece87414925c8c7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9266f9bd89f1bccd0b3b5e8825ab654c"><td class="memItemLeft" align="right" valign="top"><a id="a9266f9bd89f1bccd0b3b5e8825ab654c" name="a9266f9bd89f1bccd0b3b5e8825ab654c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MODE_SVC</b>&#160;&#160;&#160;0x13</td></tr>
<tr class="memdesc:a9266f9bd89f1bccd0b3b5e8825ab654c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Supervisor mode. <br /></td></tr>
<tr class="separator:a9266f9bd89f1bccd0b3b5e8825ab654c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a75f8757e1d238418b64ef59fc09e5e94"><td class="memItemLeft" align="right" valign="top"><a id="a75f8757e1d238418b64ef59fc09e5e94" name="a75f8757e1d238418b64ef59fc09e5e94"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MODE_ABT</b>&#160;&#160;&#160;0x17</td></tr>
<tr class="memdesc:a75f8757e1d238418b64ef59fc09e5e94"><td class="mdescLeft">&#160;</td><td class="mdescRight">Abort mode. <br /></td></tr>
<tr class="separator:a75f8757e1d238418b64ef59fc09e5e94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aade1410afb684e0540924f289ba68f23"><td class="memItemLeft" align="right" valign="top"><a id="aade1410afb684e0540924f289ba68f23" name="aade1410afb684e0540924f289ba68f23"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MODE_UND</b>&#160;&#160;&#160;0x1b</td></tr>
<tr class="memdesc:aade1410afb684e0540924f289ba68f23"><td class="mdescLeft">&#160;</td><td class="mdescRight">Undefined mode. <br /></td></tr>
<tr class="separator:aade1410afb684e0540924f289ba68f23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5fe4951d03afe9d7e282e754b655f7e"><td class="memItemLeft" align="right" valign="top"><a id="ac5fe4951d03afe9d7e282e754b655f7e" name="ac5fe4951d03afe9d7e282e754b655f7e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>MODE_SYS</b>&#160;&#160;&#160;0x1f</td></tr>
<tr class="memdesc:ac5fe4951d03afe9d7e282e754b655f7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">System mode. <br /></td></tr>
<tr class="separator:ac5fe4951d03afe9d7e282e754b655f7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd8f65e0d3bba35e4ec0b099c2bcbb44"><td class="memItemLeft" align="right" valign="top"><a id="afd8f65e0d3bba35e4ec0b099c2bcbb44" name="afd8f65e0d3bba35e4ec0b099c2bcbb44"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>THUMB_BIT</b>&#160;&#160;&#160;0x20</td></tr>
<tr class="memdesc:afd8f65e0d3bba35e4ec0b099c2bcbb44"><td class="mdescLeft">&#160;</td><td class="mdescRight">Thumb instruction mode flag. <br /></td></tr>
<tr class="separator:afd8f65e0d3bba35e4ec0b099c2bcbb44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa87e465adff61c2e2ab45ace3d20ca4e"><td class="memItemLeft" align="right" valign="top"><a id="aa87e465adff61c2e2ab45ace3d20ca4e" name="aa87e465adff61c2e2ab45ace3d20ca4e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IMASK_IRQ</b>&#160;&#160;&#160;0x80</td></tr>
<tr class="memdesc:aa87e465adff61c2e2ab45ace3d20ca4e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask: IRQ enabled. <br /></td></tr>
<tr class="separator:aa87e465adff61c2e2ab45ace3d20ca4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aeeee93b904be3a58723a61716075340e"><td class="memItemLeft" align="right" valign="top"><a id="aeeee93b904be3a58723a61716075340e" name="aeeee93b904be3a58723a61716075340e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>IMASK_FIQ</b>&#160;&#160;&#160;0x40</td></tr>
<tr class="memdesc:aeeee93b904be3a58723a61716075340e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Mask: FIQ enabled. <br /></td></tr>
<tr class="separator:aeeee93b904be3a58723a61716075340e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afb04c134e59281a4687411af657d2d5c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spinnaker_8h.html#afb04c134e59281a4687411af657d2d5c">IMASK_ALL</a>&#160;&#160;&#160;0xc0</td></tr>
<tr class="separator:afb04c134e59281a4687411af657d2d5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="typedef-members" name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:a65f85814a8290f9797005d3b28e7e5fc"><td class="memItemLeft" align="right" valign="top"><a id="a65f85814a8290f9797005d3b28e7e5fc" name="a65f85814a8290f9797005d3b28e7e5fc"></a>
typedef unsigned char&#160;</td><td class="memItemRight" valign="bottom"><b>uchar</b></td></tr>
<tr class="memdesc:a65f85814a8290f9797005d3b28e7e5fc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unsigned integer - 8 bits. <br /></td></tr>
<tr class="separator:a65f85814a8290f9797005d3b28e7e5fc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab95f123a6c9bcfee6a343170ef8c5f69"><td class="memItemLeft" align="right" valign="top"><a id="ab95f123a6c9bcfee6a343170ef8c5f69" name="ab95f123a6c9bcfee6a343170ef8c5f69"></a>
typedef unsigned short&#160;</td><td class="memItemRight" valign="bottom"><b>ushort</b></td></tr>
<tr class="memdesc:ab95f123a6c9bcfee6a343170ef8c5f69"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unsigned integer - 16 bits. <br /></td></tr>
<tr class="separator:ab95f123a6c9bcfee6a343170ef8c5f69"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91ad9478d81a7aaf2593e8d9c3d06a14"><td class="memItemLeft" align="right" valign="top"><a id="a91ad9478d81a7aaf2593e8d9c3d06a14" name="a91ad9478d81a7aaf2593e8d9c3d06a14"></a>
typedef unsigned int&#160;</td><td class="memItemRight" valign="bottom"><b>uint</b></td></tr>
<tr class="memdesc:a91ad9478d81a7aaf2593e8d9c3d06a14"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unsigned integer - 32 bits. <br /></td></tr>
<tr class="separator:a91ad9478d81a7aaf2593e8d9c3d06a14"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29940ae63ec06c9998bba873e25407ad"><td class="memItemLeft" align="right" valign="top"><a id="a29940ae63ec06c9998bba873e25407ad" name="a29940ae63ec06c9998bba873e25407ad"></a>
typedef unsigned long long&#160;</td><td class="memItemRight" valign="bottom"><b>uint64</b></td></tr>
<tr class="memdesc:a29940ae63ec06c9998bba873e25407ad"><td class="mdescLeft">&#160;</td><td class="mdescRight">Unsigned integer - 64 bits. <br /></td></tr>
<tr class="separator:a29940ae63ec06c9998bba873e25407ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="enum-members" name="enum-members"></a>
Enumerations</h2></td></tr>
<tr><td colspan="2"><div class="groupHeader">SpiNNaker Packets</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>SpiNNaker packet definitions </p>
</div></td></tr>
<tr class="memitem:a0411cd49bb5b71852cecd93bcbf0ca2d"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom">{ <br />
&#160;&#160;<a class="el" href="spinnaker_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2daa1c6504afe93e64fc037e0fd40a953d8">PKT_MC</a> = 0x00000000
, <a class="el" href="spinnaker_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da0704bc33dfc02d9d9a7053400ba857e7">PKT_P2P</a> = 0x00400000
, <a class="el" href="spinnaker_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da0fc4ceef8da6f24cb2fcd22ab44027fb">PKT_NN</a> = 0x00800000
, <a class="el" href="spinnaker_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da31369d00def165ef038d29dfef5d4904">PKT_NND</a> = 0x00a00000
, <br />
&#160;&#160;<a class="el" href="spinnaker_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da54bf8773896c72c04f35e36dbeab5835">PKT_FR</a> = 0x00c00000
, <a class="el" href="spinnaker_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da45ca553db3028627d8bb08f598da5fb9">PKT_PL</a> = 0x00020000
, <a class="el" href="spinnaker_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da97f5fc74acb65d379be157c7fe910b4a">PKT_MC_PL</a> = (PKT_MC + PKT_PL)
, <a class="el" href="spinnaker_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da12127ab38852d36c777a377e371abc9c">PKT_P2P_PL</a> = (PKT_P2P + PKT_PL)
, <br />
&#160;&#160;<a class="el" href="spinnaker_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da2133cd6753ada6d7f3265db211d8a2ce">PKT_NN_PL</a> = (PKT_NN + PKT_PL)
, <a class="el" href="spinnaker_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2da181eca3e130f31d7715df73aa490c40c">PKT_FR_PL</a> = (PKT_FR + PKT_PL)
<br />
 }</td></tr>
<tr class="memdesc:a0411cd49bb5b71852cecd93bcbf0ca2d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits in SpiNNaker packet control word.  <a href="spinnaker_8h.html#a0411cd49bb5b71852cecd93bcbf0ca2d">More...</a><br /></td></tr>
<tr class="separator:a0411cd49bb5b71852cecd93bcbf0ca2d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="var-members" name="var-members"></a>
Variables</h2></td></tr>
<tr><td colspan="2"><div class="groupHeader">Memory Map</div></td></tr>
<tr><td colspan="2"><div class="groupText"><p>Handy constants that point to hardware </p>
</div></td></tr>
<tr class="memitem:a4621d877e9a2cef0ab1a6d9090502fab"><td class="memItemLeft" align="right" valign="top"><a id="a4621d877e9a2cef0ab1a6d9090502fab" name="a4621d877e9a2cef0ab1a6d9090502fab"></a>
static volatile <a class="el" href="spinnaker_8h.html#a91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> *const&#160;</td><td class="memItemRight" valign="bottom"><b>cc</b> = (<a class="el" href="spinnaker_8h.html#a91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> *) <a class="el" href="spinnaker_8h.html#a6d396652b847faad2ff900a1c6870d11">CC_BASE</a></td></tr>
<tr class="memdesc:a4621d877e9a2cef0ab1a6d9090502fab"><td class="mdescLeft">&#160;</td><td class="mdescRight">Communications controller. <br /></td></tr>
<tr class="separator:a4621d877e9a2cef0ab1a6d9090502fab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13a58f8d0e73592bf3d2ee39f99a5094"><td class="memItemLeft" align="right" valign="top"><a id="a13a58f8d0e73592bf3d2ee39f99a5094" name="a13a58f8d0e73592bf3d2ee39f99a5094"></a>
static volatile <a class="el" href="spinnaker_8h.html#a91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> *const&#160;</td><td class="memItemRight" valign="bottom"><b>tc</b> = (<a class="el" href="spinnaker_8h.html#a91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> *) <a class="el" href="spinnaker_8h.html#a251f8c6600afee0dddf950c7a41d4723">TIMER_BASE</a></td></tr>
<tr class="memdesc:a13a58f8d0e73592bf3d2ee39f99a5094"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer controller. <br /></td></tr>
<tr class="separator:a13a58f8d0e73592bf3d2ee39f99a5094"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af8be2229d31c7a50148614590ca75254"><td class="memItemLeft" align="right" valign="top"><a id="af8be2229d31c7a50148614590ca75254" name="af8be2229d31c7a50148614590ca75254"></a>
static volatile <a class="el" href="spinnaker_8h.html#a91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> *const&#160;</td><td class="memItemRight" valign="bottom"><b>tc1</b> = (<a class="el" href="spinnaker_8h.html#a91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> *) <a class="el" href="spinnaker_8h.html#a7a4bd01d91a70285f0bec70f4e9e88bb">TIMER1_BASE</a></td></tr>
<tr class="memdesc:af8be2229d31c7a50148614590ca75254"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer 1. <br /></td></tr>
<tr class="separator:af8be2229d31c7a50148614590ca75254"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abb3198b9994bcbd03a0876133e4ffd39"><td class="memItemLeft" align="right" valign="top"><a id="abb3198b9994bcbd03a0876133e4ffd39" name="abb3198b9994bcbd03a0876133e4ffd39"></a>
static volatile <a class="el" href="spinnaker_8h.html#a91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> *const&#160;</td><td class="memItemRight" valign="bottom"><b>tc2</b> = (<a class="el" href="spinnaker_8h.html#a91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> *) <a class="el" href="spinnaker_8h.html#a933376d74e94dae8f42e17c09bd91faa">TIMER2_BASE</a></td></tr>
<tr class="memdesc:abb3198b9994bcbd03a0876133e4ffd39"><td class="mdescLeft">&#160;</td><td class="mdescRight">Timer 2. <br /></td></tr>
<tr class="separator:abb3198b9994bcbd03a0876133e4ffd39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a609d1502b980469022fb488c9991ac23"><td class="memItemLeft" align="right" valign="top"><a id="a609d1502b980469022fb488c9991ac23" name="a609d1502b980469022fb488c9991ac23"></a>
static volatile <a class="el" href="spinnaker_8h.html#a91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> *const&#160;</td><td class="memItemRight" valign="bottom"><b>vic</b> = (<a class="el" href="spinnaker_8h.html#a91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> *) <a class="el" href="spinnaker_8h.html#a0e49c78897478ecea0156fb55cb19bde">VIC_BASE_UNBUF</a></td></tr>
<tr class="memdesc:a609d1502b980469022fb488c9991ac23"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vectored interrupt controller. <br /></td></tr>
<tr class="separator:a609d1502b980469022fb488c9991ac23"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae2c1510eaebd88bec122b31fcf8c782b"><td class="memItemLeft" align="right" valign="top"><a id="ae2c1510eaebd88bec122b31fcf8c782b" name="ae2c1510eaebd88bec122b31fcf8c782b"></a>
static volatile <a class="el" href="spinnaker_8h.html#a91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> *const&#160;</td><td class="memItemRight" valign="bottom"><b>dma</b> = (<a class="el" href="spinnaker_8h.html#a91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> *) <a class="el" href="spinnaker_8h.html#ab04dd812f37907dc8bd6ed82e346b563">DMA_BASE</a></td></tr>
<tr class="memdesc:ae2c1510eaebd88bec122b31fcf8c782b"><td class="mdescLeft">&#160;</td><td class="mdescRight">DMA controller. <br /></td></tr>
<tr class="separator:ae2c1510eaebd88bec122b31fcf8c782b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2656318c453d34c84fca7693fd96e076"><td class="memItemLeft" align="right" valign="top"><a id="a2656318c453d34c84fca7693fd96e076" name="a2656318c453d34c84fca7693fd96e076"></a>
static volatile <a class="el" href="spinnaker_8h.html#a91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> *const&#160;</td><td class="memItemRight" valign="bottom"><b>sc</b> = (<a class="el" href="spinnaker_8h.html#a91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> *) <a class="el" href="spinnaker_8h.html#a568834119b9aae01b7f69e8a012d3bf9">SYSCTL_BASE</a></td></tr>
<tr class="memdesc:a2656318c453d34c84fca7693fd96e076"><td class="mdescLeft">&#160;</td><td class="mdescRight">System controller. <br /></td></tr>
<tr class="separator:a2656318c453d34c84fca7693fd96e076"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a755f1c94052c3ad3ae5a829c7a38ab59"><td class="memItemLeft" align="right" valign="top"><a id="a755f1c94052c3ad3ae5a829c7a38ab59" name="a755f1c94052c3ad3ae5a829c7a38ab59"></a>
static volatile <a class="el" href="spinnaker_8h.html#a91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> *const&#160;</td><td class="memItemRight" valign="bottom"><b>rtr</b> = (<a class="el" href="spinnaker_8h.html#a91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> *) <a class="el" href="spinnaker_8h.html#af77649888b967f7daf3d976c4ae6e8a8">RTR_BASE</a></td></tr>
<tr class="memdesc:a755f1c94052c3ad3ae5a829c7a38ab59"><td class="mdescLeft">&#160;</td><td class="mdescRight">Router controller. <br /></td></tr>
<tr class="separator:a755f1c94052c3ad3ae5a829c7a38ab59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:accfcb0efb6254eba4c6d02feba7cb7cf"><td class="memItemLeft" align="right" valign="top"><a id="accfcb0efb6254eba4c6d02feba7cb7cf" name="accfcb0efb6254eba4c6d02feba7cb7cf"></a>
static volatile <a class="el" href="spinnaker_8h.html#a91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> *const&#160;</td><td class="memItemRight" valign="bottom"><b>er</b> = (<a class="el" href="spinnaker_8h.html#a91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> *) <a class="el" href="spinnaker_8h.html#a839881b5d0c1b3b34ad98e667d0fec16">ETH_REGS</a></td></tr>
<tr class="memdesc:accfcb0efb6254eba4c6d02feba7cb7cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ethernet controller. <br /></td></tr>
<tr class="separator:accfcb0efb6254eba4c6d02feba7cb7cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5ddc40f567e69ab64b239d75f4e96d39"><td class="memItemLeft" align="right" valign="top"><a id="a5ddc40f567e69ab64b239d75f4e96d39" name="a5ddc40f567e69ab64b239d75f4e96d39"></a>
static volatile <a class="el" href="spinnaker_8h.html#a91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> *const&#160;</td><td class="memItemRight" valign="bottom"><b>mc</b> = (<a class="el" href="spinnaker_8h.html#a91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> *) <a class="el" href="spinnaker_8h.html#aadb4b89bf854a4f26f6c9c37b87e8bb7">PL340_BASE</a></td></tr>
<tr class="memdesc:a5ddc40f567e69ab64b239d75f4e96d39"><td class="mdescLeft">&#160;</td><td class="mdescRight">PL340 memory controller. <br /></td></tr>
<tr class="separator:a5ddc40f567e69ab64b239d75f4e96d39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad7267d107405c779d711005de09d6fac"><td class="memItemLeft" align="right" valign="top"><a id="ad7267d107405c779d711005de09d6fac" name="ad7267d107405c779d711005de09d6fac"></a>
static volatile <a class="el" href="spinnaker_8h.html#a91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> *const&#160;</td><td class="memItemRight" valign="bottom"><b>wd</b> = (<a class="el" href="spinnaker_8h.html#a91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> *) <a class="el" href="spinnaker_8h.html#a0c092d77d4599871d1ebda1a3a28e887">WDOG_BASE</a></td></tr>
<tr class="memdesc:ad7267d107405c779d711005de09d6fac"><td class="mdescLeft">&#160;</td><td class="mdescRight">Watchdog controller. <br /></td></tr>
<tr class="separator:ad7267d107405c779d711005de09d6fac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e6234d9fac5edfc6956aee3cf428dd2"><td class="memItemLeft" align="right" valign="top"><a id="a3e6234d9fac5edfc6956aee3cf428dd2" name="a3e6234d9fac5edfc6956aee3cf428dd2"></a>
static <a class="el" href="spinnaker_8h.html#a91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> *const&#160;</td><td class="memItemRight" valign="bottom"><b>sdram</b> = (<a class="el" href="spinnaker_8h.html#a91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> *) <a class="el" href="spinnaker_8h.html#ac6cc132bcb1708323f4ddf973a618e06">SDRAM_BASE</a></td></tr>
<tr class="memdesc:a3e6234d9fac5edfc6956aee3cf428dd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of SDRAM. <br /></td></tr>
<tr class="separator:a3e6234d9fac5edfc6956aee3cf428dd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a14ae5403ceb006ab9cf8b4ad803dc377"><td class="memItemLeft" align="right" valign="top"><a id="a14ae5403ceb006ab9cf8b4ad803dc377" name="a14ae5403ceb006ab9cf8b4ad803dc377"></a>
static <a class="el" href="spinnaker_8h.html#a91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> *const&#160;</td><td class="memItemRight" valign="bottom"><b>sysram</b> = (<a class="el" href="spinnaker_8h.html#a91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> *) <a class="el" href="spinnaker_8h.html#a2292f2ea539bb564b691a1a708447edf">SYSRAM_BASE</a></td></tr>
<tr class="memdesc:a14ae5403ceb006ab9cf8b4ad803dc377"><td class="mdescLeft">&#160;</td><td class="mdescRight">Base address of System RAM. <br /></td></tr>
<tr class="separator:a14ae5403ceb006ab9cf8b4ad803dc377"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab6823340fba1b6dad489bf16786f7bbd"><td class="memItemLeft" align="right" valign="top"><a id="ab6823340fba1b6dad489bf16786f7bbd" name="ab6823340fba1b6dad489bf16786f7bbd"></a>
static <a class="el" href="spinnaker_8h.html#a91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> *const&#160;</td><td class="memItemRight" valign="bottom"><b>rtr_ram</b> = (<a class="el" href="spinnaker_8h.html#a91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> *) <a class="el" href="spinnaker_8h.html#a6529c7d0bdf518ce4495014c7b7e3189">RTR_MCRAM_BASE</a></td></tr>
<tr class="memdesc:ab6823340fba1b6dad489bf16786f7bbd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Router memory. <br /></td></tr>
<tr class="separator:ab6823340fba1b6dad489bf16786f7bbd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b50befcdb072e5aec94ecdc851d1057"><td class="memItemLeft" align="right" valign="top"><a id="a0b50befcdb072e5aec94ecdc851d1057" name="a0b50befcdb072e5aec94ecdc851d1057"></a>
static <a class="el" href="spinnaker_8h.html#a91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> *const&#160;</td><td class="memItemRight" valign="bottom"><b>rtr_key</b> = (<a class="el" href="spinnaker_8h.html#a91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> *) <a class="el" href="spinnaker_8h.html#a50743d52c19a1abc9afe909ff454ed2e">RTR_MCKEY_BASE</a></td></tr>
<tr class="memdesc:a0b50befcdb072e5aec94ecdc851d1057"><td class="mdescLeft">&#160;</td><td class="mdescRight">Router key array. <br /></td></tr>
<tr class="separator:a0b50befcdb072e5aec94ecdc851d1057"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cb92c435b3e4a4d30cd5d9e0343163f"><td class="memItemLeft" align="right" valign="top"><a id="a1cb92c435b3e4a4d30cd5d9e0343163f" name="a1cb92c435b3e4a4d30cd5d9e0343163f"></a>
static <a class="el" href="spinnaker_8h.html#a91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> *const&#160;</td><td class="memItemRight" valign="bottom"><b>rtr_mask</b> = (<a class="el" href="spinnaker_8h.html#a91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> *) <a class="el" href="spinnaker_8h.html#a88375ad69fd553f0363ae9f3196366e5">RTR_MCMASK_BASE</a></td></tr>
<tr class="memdesc:a1cb92c435b3e4a4d30cd5d9e0343163f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Router mask array. <br /></td></tr>
<tr class="separator:a1cb92c435b3e4a4d30cd5d9e0343163f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5e6d5402b6fbadf9db3a20c844daaa97"><td class="memItemLeft" align="right" valign="top"><a id="a5e6d5402b6fbadf9db3a20c844daaa97" name="a5e6d5402b6fbadf9db3a20c844daaa97"></a>
static <a class="el" href="spinnaker_8h.html#a91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> *const&#160;</td><td class="memItemRight" valign="bottom"><b>rtr_p2p</b> = (<a class="el" href="spinnaker_8h.html#a91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> *) <a class="el" href="spinnaker_8h.html#a2613d82c442028398bc9e665bd195eff">RTR_P2P_BASE</a></td></tr>
<tr class="memdesc:a5e6d5402b6fbadf9db3a20c844daaa97"><td class="mdescLeft">&#160;</td><td class="mdescRight">Router peer-to-peer table. <br /></td></tr>
<tr class="separator:a5e6d5402b6fbadf9db3a20c844daaa97"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa80e83bd2b63ac4638be463ea9b11957"><td class="memItemLeft" align="right" valign="top"><a id="aa80e83bd2b63ac4638be463ea9b11957" name="aa80e83bd2b63ac4638be463ea9b11957"></a>
static <a class="el" href="spinnaker_8h.html#a65f85814a8290f9797005d3b28e7e5fc">uchar</a> *const&#160;</td><td class="memItemRight" valign="bottom"><b>eth_tx_ram</b> = (<a class="el" href="spinnaker_8h.html#a65f85814a8290f9797005d3b28e7e5fc">uchar</a> *) <a class="el" href="spinnaker_8h.html#a727bb35e70df4254583e1f3f19a69548">ETH_TX_BASE</a></td></tr>
<tr class="memdesc:aa80e83bd2b63ac4638be463ea9b11957"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ethernet transmit memory. <br /></td></tr>
<tr class="separator:aa80e83bd2b63ac4638be463ea9b11957"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2102f9bb5f6a23ec8ecafa41257bf24f"><td class="memItemLeft" align="right" valign="top"><a id="a2102f9bb5f6a23ec8ecafa41257bf24f" name="a2102f9bb5f6a23ec8ecafa41257bf24f"></a>
static <a class="el" href="spinnaker_8h.html#a65f85814a8290f9797005d3b28e7e5fc">uchar</a> *const&#160;</td><td class="memItemRight" valign="bottom"><b>eth_rx_ram</b> = (<a class="el" href="spinnaker_8h.html#a65f85814a8290f9797005d3b28e7e5fc">uchar</a> *) <a class="el" href="spinnaker_8h.html#acc27123d96b77e202948d11348beca38">ETH_RX_BASE</a></td></tr>
<tr class="memdesc:a2102f9bb5f6a23ec8ecafa41257bf24f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ethernet receive memory. <br /></td></tr>
<tr class="separator:a2102f9bb5f6a23ec8ecafa41257bf24f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa27fcd745ad4d00769de7ee98d620fca"><td class="memItemLeft" align="right" valign="top"><a id="aa27fcd745ad4d00769de7ee98d620fca" name="aa27fcd745ad4d00769de7ee98d620fca"></a>
static <a class="el" href="spinnaker_8h.html#a91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> *const&#160;</td><td class="memItemRight" valign="bottom"><b>eth_rx_desc</b> = (<a class="el" href="spinnaker_8h.html#a91ad9478d81a7aaf2593e8d9c3d06a14">uint</a> *) <a class="el" href="spinnaker_8h.html#a959d4d758ece436b258f7f7f0c9349cd">ETH_RX_DESC_RAM</a></td></tr>
<tr class="memdesc:aa27fcd745ad4d00769de7ee98d620fca"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ethernet receive descriptor array. <br /></td></tr>
<tr class="separator:aa27fcd745ad4d00769de7ee98d620fca"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">VIC</h2></td></tr>
<tr><td class="ititle" colspan="2"><p>Vectored interrupt controller (VIC) definitions</p>
<p>Datasheet, section 5 </p>
</td></tr>
<tr class="memitem:a0e49c78897478ecea0156fb55cb19bde"><td class="memItemLeft" align="right" valign="top"><a id="a0e49c78897478ecea0156fb55cb19bde" name="a0e49c78897478ecea0156fb55cb19bde"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VIC_BASE_UNBUF</b>&#160;&#160;&#160;0x1f000000</td></tr>
<tr class="memdesc:a0e49c78897478ecea0156fb55cb19bde"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vectored interrupt controller base address: writes unbuffered. <br /></td></tr>
<tr class="separator:a0e49c78897478ecea0156fb55cb19bde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c5b4e50c45b44c8d16bedc5e8c64b80"><td class="memItemLeft" align="right" valign="top"><a id="a9c5b4e50c45b44c8d16bedc5e8c64b80" name="a9c5b4e50c45b44c8d16bedc5e8c64b80"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VIC_BASE_BUF</b>&#160;&#160;&#160;0x2f000000</td></tr>
<tr class="memdesc:a9c5b4e50c45b44c8d16bedc5e8c64b80"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vectored interrupt controller base address: writes buffered. <br /></td></tr>
<tr class="separator:a9c5b4e50c45b44c8d16bedc5e8c64b80"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20d127cee2705b7e0b86585d131c2380"><td class="memItemLeft" align="right" valign="top"><a id="a20d127cee2705b7e0b86585d131c2380" name="a20d127cee2705b7e0b86585d131c2380"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VIC_BASE</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a9c5b4e50c45b44c8d16bedc5e8c64b80">VIC_BASE_BUF</a></td></tr>
<tr class="memdesc:a20d127cee2705b7e0b86585d131c2380"><td class="mdescLeft">&#160;</td><td class="mdescRight">Vectored interrupt controller base address. <br /></td></tr>
<tr class="separator:a20d127cee2705b7e0b86585d131c2380"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab4abb1ecd56a9f63c762ab8e83f37783"><td class="memItemLeft" align="right" valign="top"><a id="ab4abb1ecd56a9f63c762ab8e83f37783" name="ab4abb1ecd56a9f63c762ab8e83f37783"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VIC_IRQST</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x00)</td></tr>
<tr class="memdesc:ab4abb1ecd56a9f63c762ab8e83f37783"><td class="mdescLeft">&#160;</td><td class="mdescRight">VIC register r0: IRQ status register offset. <br /></td></tr>
<tr class="separator:ab4abb1ecd56a9f63c762ab8e83f37783"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad794ec64b900d7a4c83046e6a830cf75"><td class="memItemLeft" align="right" valign="top"><a id="ad794ec64b900d7a4c83046e6a830cf75" name="ad794ec64b900d7a4c83046e6a830cf75"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VIC_FIQST</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x04)</td></tr>
<tr class="memdesc:ad794ec64b900d7a4c83046e6a830cf75"><td class="mdescLeft">&#160;</td><td class="mdescRight">VIC register r1: FIQ status register offset. <br /></td></tr>
<tr class="separator:ad794ec64b900d7a4c83046e6a830cf75"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67d4149413aa323232ab1b21afffa103"><td class="memItemLeft" align="right" valign="top"><a id="a67d4149413aa323232ab1b21afffa103" name="a67d4149413aa323232ab1b21afffa103"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VIC_RAW</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x08)</td></tr>
<tr class="memdesc:a67d4149413aa323232ab1b21afffa103"><td class="mdescLeft">&#160;</td><td class="mdescRight">VIC register r2: Raw interrupt status register offset. <br /></td></tr>
<tr class="separator:a67d4149413aa323232ab1b21afffa103"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a25734b6cfdc6c4237f9295e66229ed19"><td class="memItemLeft" align="right" valign="top"><a id="a25734b6cfdc6c4237f9295e66229ed19" name="a25734b6cfdc6c4237f9295e66229ed19"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VIC_SELECT</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x0c)</td></tr>
<tr class="memdesc:a25734b6cfdc6c4237f9295e66229ed19"><td class="mdescLeft">&#160;</td><td class="mdescRight">VIC register r3: Interrupt type select register offset. <br /></td></tr>
<tr class="separator:a25734b6cfdc6c4237f9295e66229ed19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab786e5132d4c90f83d87ad6ae16442e3"><td class="memItemLeft" align="right" valign="top"><a id="ab786e5132d4c90f83d87ad6ae16442e3" name="ab786e5132d4c90f83d87ad6ae16442e3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VIC_ENABLE</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x10)</td></tr>
<tr class="memdesc:ab786e5132d4c90f83d87ad6ae16442e3"><td class="mdescLeft">&#160;</td><td class="mdescRight">VIC register r4: Interrupt enable register offset. <br /></td></tr>
<tr class="separator:ab786e5132d4c90f83d87ad6ae16442e3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a446cf9d006b6b8774908b9c5d4e32579"><td class="memItemLeft" align="right" valign="top"><a id="a446cf9d006b6b8774908b9c5d4e32579" name="a446cf9d006b6b8774908b9c5d4e32579"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VIC_DISABLE</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x14)</td></tr>
<tr class="memdesc:a446cf9d006b6b8774908b9c5d4e32579"><td class="mdescLeft">&#160;</td><td class="mdescRight">VIC register r5: Interrupt disable register offset. <br /></td></tr>
<tr class="separator:a446cf9d006b6b8774908b9c5d4e32579"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa3d8312fd36ea8f63b6bad81b0c39415"><td class="memItemLeft" align="right" valign="top"><a id="aa3d8312fd36ea8f63b6bad81b0c39415" name="aa3d8312fd36ea8f63b6bad81b0c39415"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VIC_SOFT_SET</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x18)</td></tr>
<tr class="memdesc:aa3d8312fd36ea8f63b6bad81b0c39415"><td class="mdescLeft">&#160;</td><td class="mdescRight">VIC register r6: Soft interrupt register offset. <br /></td></tr>
<tr class="separator:aa3d8312fd36ea8f63b6bad81b0c39415"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af97c229a091e15b99b459af57082e1a2"><td class="memItemLeft" align="right" valign="top"><a id="af97c229a091e15b99b459af57082e1a2" name="af97c229a091e15b99b459af57082e1a2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VIC_SOFT_CLR</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x1c)</td></tr>
<tr class="memdesc:af97c229a091e15b99b459af57082e1a2"><td class="mdescLeft">&#160;</td><td class="mdescRight">VIC register r7: Soft interrupt clear register offset. <br /></td></tr>
<tr class="separator:af97c229a091e15b99b459af57082e1a2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adad4a1df9cbb466c1246a02829e1d453"><td class="memItemLeft" align="right" valign="top"><a id="adad4a1df9cbb466c1246a02829e1d453" name="adad4a1df9cbb466c1246a02829e1d453"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VIC_PROTECT</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x20)</td></tr>
<tr class="memdesc:adad4a1df9cbb466c1246a02829e1d453"><td class="mdescLeft">&#160;</td><td class="mdescRight">VIC register r8: Protected-mode register offset. <br /></td></tr>
<tr class="separator:adad4a1df9cbb466c1246a02829e1d453"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4eaa7da4bb78e55fd0a6a201090f2b60"><td class="memItemLeft" align="right" valign="top"><a id="a4eaa7da4bb78e55fd0a6a201090f2b60" name="a4eaa7da4bb78e55fd0a6a201090f2b60"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VIC_VADDR</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x30)</td></tr>
<tr class="memdesc:a4eaa7da4bb78e55fd0a6a201090f2b60"><td class="mdescLeft">&#160;</td><td class="mdescRight">VIC register r9: Current vector address register offset. <br /></td></tr>
<tr class="separator:a4eaa7da4bb78e55fd0a6a201090f2b60"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a67819b77adc8b026a1cfa1d726ee3051"><td class="memItemLeft" align="right" valign="top"><a id="a67819b77adc8b026a1cfa1d726ee3051" name="a67819b77adc8b026a1cfa1d726ee3051"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VIC_DEFADDR</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x34)</td></tr>
<tr class="memdesc:a67819b77adc8b026a1cfa1d726ee3051"><td class="mdescLeft">&#160;</td><td class="mdescRight">VIC register r10: Default vector address register offset. <br /></td></tr>
<tr class="separator:a67819b77adc8b026a1cfa1d726ee3051"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac648788f351d2d23590450b58c428c13"><td class="memItemLeft" align="right" valign="top"><a id="ac648788f351d2d23590450b58c428c13" name="ac648788f351d2d23590450b58c428c13"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VIC_ADDR</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x100)</td></tr>
<tr class="memdesc:ac648788f351d2d23590450b58c428c13"><td class="mdescLeft">&#160;</td><td class="mdescRight">VIC: Vector address register base. <br /></td></tr>
<tr class="separator:ac648788f351d2d23590450b58c428c13"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a502c9001aab604de12f7b0a8ff1a95"><td class="memItemLeft" align="right" valign="top"><a id="a5a502c9001aab604de12f7b0a8ff1a95" name="a5a502c9001aab604de12f7b0a8ff1a95"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VIC_ADDR0</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x100)</td></tr>
<tr class="memdesc:a5a502c9001aab604de12f7b0a8ff1a95"><td class="mdescLeft">&#160;</td><td class="mdescRight">VIC: Vector address register 0 offset. <br /></td></tr>
<tr class="separator:a5a502c9001aab604de12f7b0a8ff1a95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6abf7fdb523d69327549a4a78cf91577"><td class="memItemLeft" align="right" valign="top"><a id="a6abf7fdb523d69327549a4a78cf91577" name="a6abf7fdb523d69327549a4a78cf91577"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VIC_ADDR1</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x104)</td></tr>
<tr class="memdesc:a6abf7fdb523d69327549a4a78cf91577"><td class="mdescLeft">&#160;</td><td class="mdescRight">VIC: Vector address register 1 offset. <br /></td></tr>
<tr class="separator:a6abf7fdb523d69327549a4a78cf91577"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7ee6b7f38619ea67ed81e4d6d064417"><td class="memItemLeft" align="right" valign="top"><a id="ae7ee6b7f38619ea67ed81e4d6d064417" name="ae7ee6b7f38619ea67ed81e4d6d064417"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VIC_ADDR2</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x108)</td></tr>
<tr class="memdesc:ae7ee6b7f38619ea67ed81e4d6d064417"><td class="mdescLeft">&#160;</td><td class="mdescRight">VIC: Vector address register 2 offset. <br /></td></tr>
<tr class="separator:ae7ee6b7f38619ea67ed81e4d6d064417"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aed97fbcbbf6ea54eb26a162b6de4ba66"><td class="memItemLeft" align="right" valign="top"><a id="aed97fbcbbf6ea54eb26a162b6de4ba66" name="aed97fbcbbf6ea54eb26a162b6de4ba66"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VIC_ADDR3</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x10c)</td></tr>
<tr class="memdesc:aed97fbcbbf6ea54eb26a162b6de4ba66"><td class="mdescLeft">&#160;</td><td class="mdescRight">VIC: Vector address register 3 offset. <br /></td></tr>
<tr class="separator:aed97fbcbbf6ea54eb26a162b6de4ba66"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32cebab227a52263a19f361c933f7e54"><td class="memItemLeft" align="right" valign="top"><a id="a32cebab227a52263a19f361c933f7e54" name="a32cebab227a52263a19f361c933f7e54"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VIC_ADDR4</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x110)</td></tr>
<tr class="memdesc:a32cebab227a52263a19f361c933f7e54"><td class="mdescLeft">&#160;</td><td class="mdescRight">VIC: Vector address register 4 offset. <br /></td></tr>
<tr class="separator:a32cebab227a52263a19f361c933f7e54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3aca9575db542eb53a5bd00b9b0193aa"><td class="memItemLeft" align="right" valign="top"><a id="a3aca9575db542eb53a5bd00b9b0193aa" name="a3aca9575db542eb53a5bd00b9b0193aa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VIC_ADDR5</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x114)</td></tr>
<tr class="memdesc:a3aca9575db542eb53a5bd00b9b0193aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">VIC: Vector address register 5 offset. <br /></td></tr>
<tr class="separator:a3aca9575db542eb53a5bd00b9b0193aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aedb9a79625f64ab9ccbe6a75167ff49a"><td class="memItemLeft" align="right" valign="top"><a id="aedb9a79625f64ab9ccbe6a75167ff49a" name="aedb9a79625f64ab9ccbe6a75167ff49a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VIC_ADDR6</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x118)</td></tr>
<tr class="memdesc:aedb9a79625f64ab9ccbe6a75167ff49a"><td class="mdescLeft">&#160;</td><td class="mdescRight">VIC: Vector address register 6 offset. <br /></td></tr>
<tr class="separator:aedb9a79625f64ab9ccbe6a75167ff49a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a62b01b485993310020317068a6cd912f"><td class="memItemLeft" align="right" valign="top"><a id="a62b01b485993310020317068a6cd912f" name="a62b01b485993310020317068a6cd912f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VIC_ADDR7</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x11c)</td></tr>
<tr class="memdesc:a62b01b485993310020317068a6cd912f"><td class="mdescLeft">&#160;</td><td class="mdescRight">VIC: Vector address register 7 offset. <br /></td></tr>
<tr class="separator:a62b01b485993310020317068a6cd912f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41173a2498204eccca7557be7e6721d3"><td class="memItemLeft" align="right" valign="top"><a id="a41173a2498204eccca7557be7e6721d3" name="a41173a2498204eccca7557be7e6721d3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VIC_ADDR8</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x120)</td></tr>
<tr class="memdesc:a41173a2498204eccca7557be7e6721d3"><td class="mdescLeft">&#160;</td><td class="mdescRight">VIC: Vector address register 8 offset. <br /></td></tr>
<tr class="separator:a41173a2498204eccca7557be7e6721d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3d8b1a4d2a46e79530900be6cf232c5c"><td class="memItemLeft" align="right" valign="top"><a id="a3d8b1a4d2a46e79530900be6cf232c5c" name="a3d8b1a4d2a46e79530900be6cf232c5c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VIC_ADDR9</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x124)</td></tr>
<tr class="memdesc:a3d8b1a4d2a46e79530900be6cf232c5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">VIC: Vector address register 9 offset. <br /></td></tr>
<tr class="separator:a3d8b1a4d2a46e79530900be6cf232c5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aff148f14a4f298493116a82bb5932633"><td class="memItemLeft" align="right" valign="top"><a id="aff148f14a4f298493116a82bb5932633" name="aff148f14a4f298493116a82bb5932633"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VIC_ADDR10</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x128)</td></tr>
<tr class="memdesc:aff148f14a4f298493116a82bb5932633"><td class="mdescLeft">&#160;</td><td class="mdescRight">VIC: Vector address register 10 offset. <br /></td></tr>
<tr class="separator:aff148f14a4f298493116a82bb5932633"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab029c42116ef4d542c7d69ba290964e7"><td class="memItemLeft" align="right" valign="top"><a id="ab029c42116ef4d542c7d69ba290964e7" name="ab029c42116ef4d542c7d69ba290964e7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VIC_ADDR11</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x12c)</td></tr>
<tr class="memdesc:ab029c42116ef4d542c7d69ba290964e7"><td class="mdescLeft">&#160;</td><td class="mdescRight">VIC: Vector address register 11 offset. <br /></td></tr>
<tr class="separator:ab029c42116ef4d542c7d69ba290964e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a73db36be71f065eba8330c44a7ca02ba"><td class="memItemLeft" align="right" valign="top"><a id="a73db36be71f065eba8330c44a7ca02ba" name="a73db36be71f065eba8330c44a7ca02ba"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VIC_ADDR12</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x130)</td></tr>
<tr class="memdesc:a73db36be71f065eba8330c44a7ca02ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">VIC: Vector address register 12 offset. <br /></td></tr>
<tr class="separator:a73db36be71f065eba8330c44a7ca02ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f534f95a9cd26eceb16e3aa2f34b482"><td class="memItemLeft" align="right" valign="top"><a id="a6f534f95a9cd26eceb16e3aa2f34b482" name="a6f534f95a9cd26eceb16e3aa2f34b482"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VIC_ADDR13</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x134)</td></tr>
<tr class="memdesc:a6f534f95a9cd26eceb16e3aa2f34b482"><td class="mdescLeft">&#160;</td><td class="mdescRight">VIC: Vector address register 13 offset. <br /></td></tr>
<tr class="separator:a6f534f95a9cd26eceb16e3aa2f34b482"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae25b5640e316f74624b66951f7488615"><td class="memItemLeft" align="right" valign="top"><a id="ae25b5640e316f74624b66951f7488615" name="ae25b5640e316f74624b66951f7488615"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VIC_ADDR14</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x138)</td></tr>
<tr class="memdesc:ae25b5640e316f74624b66951f7488615"><td class="mdescLeft">&#160;</td><td class="mdescRight">VIC: Vector address register 14 offset. <br /></td></tr>
<tr class="separator:ae25b5640e316f74624b66951f7488615"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa48fcc42846507ac2c780dbb0ffd222b"><td class="memItemLeft" align="right" valign="top"><a id="aa48fcc42846507ac2c780dbb0ffd222b" name="aa48fcc42846507ac2c780dbb0ffd222b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VIC_ADDR15</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x13c)</td></tr>
<tr class="memdesc:aa48fcc42846507ac2c780dbb0ffd222b"><td class="mdescLeft">&#160;</td><td class="mdescRight">VIC: Vector address register 15 offset. <br /></td></tr>
<tr class="separator:aa48fcc42846507ac2c780dbb0ffd222b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af37901349266284d10c9934b1d6eabb5"><td class="memItemLeft" align="right" valign="top"><a id="af37901349266284d10c9934b1d6eabb5" name="af37901349266284d10c9934b1d6eabb5"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VIC_CNTL</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x200)</td></tr>
<tr class="memdesc:af37901349266284d10c9934b1d6eabb5"><td class="mdescLeft">&#160;</td><td class="mdescRight">VIC: Vector control register base. <br /></td></tr>
<tr class="separator:af37901349266284d10c9934b1d6eabb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a814b656b4d56e59deda245836ce8174d"><td class="memItemLeft" align="right" valign="top"><a id="a814b656b4d56e59deda245836ce8174d" name="a814b656b4d56e59deda245836ce8174d"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VIC_CNTL0</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x200)</td></tr>
<tr class="memdesc:a814b656b4d56e59deda245836ce8174d"><td class="mdescLeft">&#160;</td><td class="mdescRight">VIC: Vector control register 0 offset. <br /></td></tr>
<tr class="separator:a814b656b4d56e59deda245836ce8174d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5229c693a9f24047f6a847ab12c7c4bb"><td class="memItemLeft" align="right" valign="top"><a id="a5229c693a9f24047f6a847ab12c7c4bb" name="a5229c693a9f24047f6a847ab12c7c4bb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VIC_CNTL1</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x204)</td></tr>
<tr class="memdesc:a5229c693a9f24047f6a847ab12c7c4bb"><td class="mdescLeft">&#160;</td><td class="mdescRight">VIC: Vector control register 1 offset. <br /></td></tr>
<tr class="separator:a5229c693a9f24047f6a847ab12c7c4bb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e1389d97722ee87dd9596c22421aaf3"><td class="memItemLeft" align="right" valign="top"><a id="a1e1389d97722ee87dd9596c22421aaf3" name="a1e1389d97722ee87dd9596c22421aaf3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VIC_CNTL2</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x208)</td></tr>
<tr class="memdesc:a1e1389d97722ee87dd9596c22421aaf3"><td class="mdescLeft">&#160;</td><td class="mdescRight">VIC: Vector control register 2 offset. <br /></td></tr>
<tr class="separator:a1e1389d97722ee87dd9596c22421aaf3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a17b0c84338f977365e30751413549179"><td class="memItemLeft" align="right" valign="top"><a id="a17b0c84338f977365e30751413549179" name="a17b0c84338f977365e30751413549179"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VIC_CNTL3</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x20c)</td></tr>
<tr class="memdesc:a17b0c84338f977365e30751413549179"><td class="mdescLeft">&#160;</td><td class="mdescRight">VIC: Vector control register 3 offset. <br /></td></tr>
<tr class="separator:a17b0c84338f977365e30751413549179"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade5d3f96bd3646d81063ede9a6f8a201"><td class="memItemLeft" align="right" valign="top"><a id="ade5d3f96bd3646d81063ede9a6f8a201" name="ade5d3f96bd3646d81063ede9a6f8a201"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VIC_CNTL4</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x210)</td></tr>
<tr class="memdesc:ade5d3f96bd3646d81063ede9a6f8a201"><td class="mdescLeft">&#160;</td><td class="mdescRight">VIC: Vector control register 4 offset. <br /></td></tr>
<tr class="separator:ade5d3f96bd3646d81063ede9a6f8a201"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2aec50c4ceebd55a9da9c044904b7f05"><td class="memItemLeft" align="right" valign="top"><a id="a2aec50c4ceebd55a9da9c044904b7f05" name="a2aec50c4ceebd55a9da9c044904b7f05"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VIC_CNTL5</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x214)</td></tr>
<tr class="memdesc:a2aec50c4ceebd55a9da9c044904b7f05"><td class="mdescLeft">&#160;</td><td class="mdescRight">VIC: Vector control register 5 offset. <br /></td></tr>
<tr class="separator:a2aec50c4ceebd55a9da9c044904b7f05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad8fb2acd8f9d68e36857b8595bbe4798"><td class="memItemLeft" align="right" valign="top"><a id="ad8fb2acd8f9d68e36857b8595bbe4798" name="ad8fb2acd8f9d68e36857b8595bbe4798"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VIC_CNTL6</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x218)</td></tr>
<tr class="memdesc:ad8fb2acd8f9d68e36857b8595bbe4798"><td class="mdescLeft">&#160;</td><td class="mdescRight">VIC: Vector control register 6 offset. <br /></td></tr>
<tr class="separator:ad8fb2acd8f9d68e36857b8595bbe4798"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8fea3293d824f178bd352a1acd86e5dd"><td class="memItemLeft" align="right" valign="top"><a id="a8fea3293d824f178bd352a1acd86e5dd" name="a8fea3293d824f178bd352a1acd86e5dd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VIC_CNTL7</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x21c)</td></tr>
<tr class="memdesc:a8fea3293d824f178bd352a1acd86e5dd"><td class="mdescLeft">&#160;</td><td class="mdescRight">VIC: Vector control register 7 offset. <br /></td></tr>
<tr class="separator:a8fea3293d824f178bd352a1acd86e5dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ffd9216c320eb821bf9546c2c40d0c7"><td class="memItemLeft" align="right" valign="top"><a id="a1ffd9216c320eb821bf9546c2c40d0c7" name="a1ffd9216c320eb821bf9546c2c40d0c7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VIC_CNTL8</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x220)</td></tr>
<tr class="memdesc:a1ffd9216c320eb821bf9546c2c40d0c7"><td class="mdescLeft">&#160;</td><td class="mdescRight">VIC: Vector control register 8 offset. <br /></td></tr>
<tr class="separator:a1ffd9216c320eb821bf9546c2c40d0c7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4d5ebdf6acfab95f750151318a198df"><td class="memItemLeft" align="right" valign="top"><a id="aa4d5ebdf6acfab95f750151318a198df" name="aa4d5ebdf6acfab95f750151318a198df"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VIC_CNTL9</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x224)</td></tr>
<tr class="memdesc:aa4d5ebdf6acfab95f750151318a198df"><td class="mdescLeft">&#160;</td><td class="mdescRight">VIC: Vector control register 9 offset. <br /></td></tr>
<tr class="separator:aa4d5ebdf6acfab95f750151318a198df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1bede8a23b4abb5c7f02542f949f3e9"><td class="memItemLeft" align="right" valign="top"><a id="ae1bede8a23b4abb5c7f02542f949f3e9" name="ae1bede8a23b4abb5c7f02542f949f3e9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VIC_CNTL10</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x228)</td></tr>
<tr class="memdesc:ae1bede8a23b4abb5c7f02542f949f3e9"><td class="mdescLeft">&#160;</td><td class="mdescRight">VIC: Vector control register 10 offset. <br /></td></tr>
<tr class="separator:ae1bede8a23b4abb5c7f02542f949f3e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3eeb1f7b9871ce1007cab93b3d133e9b"><td class="memItemLeft" align="right" valign="top"><a id="a3eeb1f7b9871ce1007cab93b3d133e9b" name="a3eeb1f7b9871ce1007cab93b3d133e9b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VIC_CNTL11</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x22c)</td></tr>
<tr class="memdesc:a3eeb1f7b9871ce1007cab93b3d133e9b"><td class="mdescLeft">&#160;</td><td class="mdescRight">VIC: Vector control register 11 offset. <br /></td></tr>
<tr class="separator:a3eeb1f7b9871ce1007cab93b3d133e9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c15463a4f1c56287f9ef51215263feb"><td class="memItemLeft" align="right" valign="top"><a id="a1c15463a4f1c56287f9ef51215263feb" name="a1c15463a4f1c56287f9ef51215263feb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VIC_CNTL12</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x230)</td></tr>
<tr class="memdesc:a1c15463a4f1c56287f9ef51215263feb"><td class="mdescLeft">&#160;</td><td class="mdescRight">VIC: Vector control register 12 offset. <br /></td></tr>
<tr class="separator:a1c15463a4f1c56287f9ef51215263feb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2b3a65430edfbf5b8a3591b308f93cf"><td class="memItemLeft" align="right" valign="top"><a id="ad2b3a65430edfbf5b8a3591b308f93cf" name="ad2b3a65430edfbf5b8a3591b308f93cf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VIC_CNTL13</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x234)</td></tr>
<tr class="memdesc:ad2b3a65430edfbf5b8a3591b308f93cf"><td class="mdescLeft">&#160;</td><td class="mdescRight">VIC: Vector control register 13 offset. <br /></td></tr>
<tr class="separator:ad2b3a65430edfbf5b8a3591b308f93cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9e63c391b1d925bed5970720793b919"><td class="memItemLeft" align="right" valign="top"><a id="ac9e63c391b1d925bed5970720793b919" name="ac9e63c391b1d925bed5970720793b919"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VIC_CNTL14</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x238)</td></tr>
<tr class="memdesc:ac9e63c391b1d925bed5970720793b919"><td class="mdescLeft">&#160;</td><td class="mdescRight">VIC: Vector control register 14 offset. <br /></td></tr>
<tr class="separator:ac9e63c391b1d925bed5970720793b919"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a092e91b041741e612f0f89eaf9380a17"><td class="memItemLeft" align="right" valign="top"><a id="a092e91b041741e612f0f89eaf9380a17" name="a092e91b041741e612f0f89eaf9380a17"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>VIC_CNTL15</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x23c)</td></tr>
<tr class="memdesc:a092e91b041741e612f0f89eaf9380a17"><td class="mdescLeft">&#160;</td><td class="mdescRight">VIC: Vector control register 15 offset. <br /></td></tr>
<tr class="separator:a092e91b041741e612f0f89eaf9380a17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b54d10e21fcb49a0672c0212179600c"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spinnaker_8h.html#a5b54d10e21fcb49a0672c0212179600c">spinnaker_interrupt_numbers_e</a> { <br />
&#160;&#160;<a class="el" href="spinnaker_8h.html#a5b54d10e21fcb49a0672c0212179600caf8295a36f838b3798340f5eec0fe56e7">WDOG_INT</a> = 0
, <a class="el" href="spinnaker_8h.html#a5b54d10e21fcb49a0672c0212179600ca17487a178a53e1db4d365f9a55e2fed2">SOFTWARE_INT</a> = 1
, <a class="el" href="spinnaker_8h.html#a5b54d10e21fcb49a0672c0212179600ca517e52907c0a45f80d27e7958f70b6a1">COMM_RX_INT</a> = 2
, <a class="el" href="spinnaker_8h.html#a5b54d10e21fcb49a0672c0212179600ca9690a28a16861d65186e5fa58ea0f97f">COMM_TX_INT</a> = 3
, <br />
&#160;&#160;<a class="el" href="spinnaker_8h.html#a5b54d10e21fcb49a0672c0212179600caeabd981f4a38bfe12277b8e77d20c847">TIMER1_INT</a> = 4
, <a class="el" href="spinnaker_8h.html#a5b54d10e21fcb49a0672c0212179600ca88797f8ba04c5f7f89ed22a011cbc9b2">TIMER2_INT</a> = 5
, <a class="el" href="spinnaker_8h.html#a5b54d10e21fcb49a0672c0212179600ca3e75a2dcab406babe49448eacfcff125">CC_RDY_INT</a> = 6
, <a class="el" href="spinnaker_8h.html#a5b54d10e21fcb49a0672c0212179600cabac2b6e63814735f73376e8a5461cafa">CC_RPE_INT</a> = 7
, <br />
&#160;&#160;<a class="el" href="spinnaker_8h.html#a5b54d10e21fcb49a0672c0212179600ca0cb6e364fca8af761eba8aa624a258f2">CC_RFE_INT</a> = 8
, <a class="el" href="spinnaker_8h.html#a5b54d10e21fcb49a0672c0212179600ca6d7985ff5a1f0e3bf952934bb8fbff5a">CC_TFL_INT</a> = 9
, <a class="el" href="spinnaker_8h.html#a5b54d10e21fcb49a0672c0212179600ca94e8bfd8a0af7be181d6cdf494e8963e">CC_TOV_INT</a> = 10
, <a class="el" href="spinnaker_8h.html#a5b54d10e21fcb49a0672c0212179600cae34d1080356ee2dc50cf1e8a4788362a">CC_TMT_INT</a> = 11
, <br />
&#160;&#160;<a class="el" href="spinnaker_8h.html#a5b54d10e21fcb49a0672c0212179600ca7db46b6d08cd7733f042fb63832749b9">DMA_DONE_INT</a> = 12
, <a class="el" href="spinnaker_8h.html#a5b54d10e21fcb49a0672c0212179600caa14a8fc3283e4d514bbdb8195cfac609">DMA_ERR_INT</a> = 13
, <a class="el" href="spinnaker_8h.html#a5b54d10e21fcb49a0672c0212179600ca34dbcc1a2c7136e62e1a6e268454d576">DMA_TO_INT</a> = 14
, <a class="el" href="spinnaker_8h.html#a5b54d10e21fcb49a0672c0212179600ca905219a3073ce7e373df1106ad9f50b7">RTR_DIAG_INT</a> = 15
, <br />
&#160;&#160;<a class="el" href="spinnaker_8h.html#a5b54d10e21fcb49a0672c0212179600ca2bf57b0c55a231fcce17000805e726e4">RTR_DUMP_INT</a> = 16
, <a class="el" href="spinnaker_8h.html#a5b54d10e21fcb49a0672c0212179600ca9c1dc59c5d221c533e9bfe182d7f2249">RTR_ERR_INT</a> = 17
, <a class="el" href="spinnaker_8h.html#a5b54d10e21fcb49a0672c0212179600caa5158ef74d395e9c0379cef734a832b2">CPU_INT</a> = 18
, <a class="el" href="spinnaker_8h.html#a5b54d10e21fcb49a0672c0212179600ca5a56ef2e819f95ee8664d2f23d181e5f">ETH_TX_INT</a> = 19
, <br />
&#160;&#160;<a class="el" href="spinnaker_8h.html#a5b54d10e21fcb49a0672c0212179600cab5d73c28cec81ae444dac81d33682dd7">ETH_RX_INT</a> = 20
, <a class="el" href="spinnaker_8h.html#a5b54d10e21fcb49a0672c0212179600cad28601ef1735e5bff899e10505f73df6">ETH_PHY_INT</a> = 21
, <a class="el" href="spinnaker_8h.html#a5b54d10e21fcb49a0672c0212179600cad609ce48af9235d62828a7e4aa782807">SLOW_CLK_INT</a> = 22
, <a class="el" href="spinnaker_8h.html#a5b54d10e21fcb49a0672c0212179600ca5c6c067585bf6afa292dfbfef779fd5f">CC_TNF_INT</a> = 23
, <br />
&#160;&#160;<a class="el" href="spinnaker_8h.html#a5b54d10e21fcb49a0672c0212179600ca98eb3a6f9f7094c28d8eed0aa4800e9f">CC_MC_INT</a> = 24
, <a class="el" href="spinnaker_8h.html#a5b54d10e21fcb49a0672c0212179600caf1b4acf480fbc528819e63eab2bc2451">CC_P2P_INT</a> = 25
, <a class="el" href="spinnaker_8h.html#a5b54d10e21fcb49a0672c0212179600ca54506dc30ec0736b40a45c886bbb2d87">CC_NN_INT</a> = 26
, <a class="el" href="spinnaker_8h.html#a5b54d10e21fcb49a0672c0212179600ca676247d31be7be8c3247c47fb697fdcf">CC_FR_INT</a> = 27
, <br />
&#160;&#160;<a class="el" href="spinnaker_8h.html#a5b54d10e21fcb49a0672c0212179600ca0b797a8d4051fae405d5f59cc5a73c9b">INT0_INT</a> = 28
, <a class="el" href="spinnaker_8h.html#a5b54d10e21fcb49a0672c0212179600ca246ae3fdd04e987d1344116549158e3e">INT1_INT</a> = 29
, <a class="el" href="spinnaker_8h.html#a5b54d10e21fcb49a0672c0212179600ca0999ab1a288b39954676a3d088bc004a">GPIO8_INT</a> = 30
, <a class="el" href="spinnaker_8h.html#a5b54d10e21fcb49a0672c0212179600caad0f6f0dc866cc9591e53f37af0a006e">GPIO9_INT</a> = 31
<br />
 }</td></tr>
<tr class="memdesc:a5b54d10e21fcb49a0672c0212179600c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Interrupt numbers for SpiNNaker.  <a href="spinnaker_8h.html#a5b54d10e21fcb49a0672c0212179600c">More...</a><br /></td></tr>
<tr class="separator:a5b54d10e21fcb49a0672c0212179600c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">System Controller</h2></td></tr>
<tr><td class="ititle" colspan="2"><p>System controller definitions</p>
<p>Datasheet, section 14 </p>
</td></tr>
<tr class="memitem:ae086e501ae842808936bba2d5b161317"><td class="memItemLeft" align="right" valign="top"><a id="ae086e501ae842808936bba2d5b161317" name="ae086e501ae842808936bba2d5b161317"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYSCTL_BASE_UNBUF</b>&#160;&#160;&#160;0xf2000000</td></tr>
<tr class="memdesc:ae086e501ae842808936bba2d5b161317"><td class="mdescLeft">&#160;</td><td class="mdescRight">System controller base address: writes unbuffered. <br /></td></tr>
<tr class="separator:ae086e501ae842808936bba2d5b161317"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a26a58f6ccd3e260f9a1c38ea4d6018d2"><td class="memItemLeft" align="right" valign="top"><a id="a26a58f6ccd3e260f9a1c38ea4d6018d2" name="a26a58f6ccd3e260f9a1c38ea4d6018d2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYSCTL_BASE_BUF</b>&#160;&#160;&#160;0xe2000000</td></tr>
<tr class="memdesc:a26a58f6ccd3e260f9a1c38ea4d6018d2"><td class="mdescLeft">&#160;</td><td class="mdescRight">System controller base address: writes buffered. <br /></td></tr>
<tr class="separator:a26a58f6ccd3e260f9a1c38ea4d6018d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a568834119b9aae01b7f69e8a012d3bf9"><td class="memItemLeft" align="right" valign="top"><a id="a568834119b9aae01b7f69e8a012d3bf9" name="a568834119b9aae01b7f69e8a012d3bf9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SYSCTL_BASE</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a26a58f6ccd3e260f9a1c38ea4d6018d2">SYSCTL_BASE_BUF</a></td></tr>
<tr class="memdesc:a568834119b9aae01b7f69e8a012d3bf9"><td class="mdescLeft">&#160;</td><td class="mdescRight">System controller base address. <br /></td></tr>
<tr class="separator:a568834119b9aae01b7f69e8a012d3bf9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29f9ed2d1eed6eae901b2e9f01d76f6b"><td class="memItemLeft" align="right" valign="top"><a id="a29f9ed2d1eed6eae901b2e9f01d76f6b" name="a29f9ed2d1eed6eae901b2e9f01d76f6b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SC_CODE</b>&#160;&#160;&#160;0x5ec00000</td></tr>
<tr class="memdesc:a29f9ed2d1eed6eae901b2e9f01d76f6b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Magic code for System Controller. <br /></td></tr>
<tr class="separator:a29f9ed2d1eed6eae901b2e9f01d76f6b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4f0c819e4d06ff5928abeadfdc80f744"><td class="memItemLeft" align="right" valign="top"><a id="a4f0c819e4d06ff5928abeadfdc80f744" name="a4f0c819e4d06ff5928abeadfdc80f744"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>CHIP_ID_CODE</b>&#160;&#160;&#160;0x59111012</td></tr>
<tr class="memdesc:a4f0c819e4d06ff5928abeadfdc80f744"><td class="mdescLeft">&#160;</td><td class="mdescRight">Expected value of chip ID (see <a class="el" href="spinnaker_8h.html#a9dc6ef961c15d88167f0ae6194529dd8" title="System controller r0: chip ID register offset.">SC_CHIP_ID</a>) <br /></td></tr>
<tr class="separator:a4f0c819e4d06ff5928abeadfdc80f744"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9dc6ef961c15d88167f0ae6194529dd8"><td class="memItemLeft" align="right" valign="top"><a id="a9dc6ef961c15d88167f0ae6194529dd8" name="a9dc6ef961c15d88167f0ae6194529dd8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SC_CHIP_ID</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x00)</td></tr>
<tr class="memdesc:a9dc6ef961c15d88167f0ae6194529dd8"><td class="mdescLeft">&#160;</td><td class="mdescRight">System controller r0: chip ID register offset. <br /></td></tr>
<tr class="separator:a9dc6ef961c15d88167f0ae6194529dd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a80250ce6ee4f570acb80371742e14fe8"><td class="memItemLeft" align="right" valign="top"><a id="a80250ce6ee4f570acb80371742e14fe8" name="a80250ce6ee4f570acb80371742e14fe8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SC_CPU_DIS</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x04)</td></tr>
<tr class="memdesc:a80250ce6ee4f570acb80371742e14fe8"><td class="mdescLeft">&#160;</td><td class="mdescRight">System controller r1: CPU disable register offset. <br /></td></tr>
<tr class="separator:a80250ce6ee4f570acb80371742e14fe8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec5cb88364cfb11614cf4e20197f25f3"><td class="memItemLeft" align="right" valign="top"><a id="aec5cb88364cfb11614cf4e20197f25f3" name="aec5cb88364cfb11614cf4e20197f25f3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SC_SET_IRQ</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x08)</td></tr>
<tr class="memdesc:aec5cb88364cfb11614cf4e20197f25f3"><td class="mdescLeft">&#160;</td><td class="mdescRight">System controller r2: set CPU IRQ register offset. <br /></td></tr>
<tr class="separator:aec5cb88364cfb11614cf4e20197f25f3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad04f045dbbb387420e1438442f7ddc19"><td class="memItemLeft" align="right" valign="top"><a id="ad04f045dbbb387420e1438442f7ddc19" name="ad04f045dbbb387420e1438442f7ddc19"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SC_CLR_IRQ</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x0c)</td></tr>
<tr class="memdesc:ad04f045dbbb387420e1438442f7ddc19"><td class="mdescLeft">&#160;</td><td class="mdescRight">System controller r3: clear CPU IRQ register offset. <br /></td></tr>
<tr class="separator:ad04f045dbbb387420e1438442f7ddc19"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2193bf3caa2ce539a0664223ecd45ab0"><td class="memItemLeft" align="right" valign="top"><a id="a2193bf3caa2ce539a0664223ecd45ab0" name="a2193bf3caa2ce539a0664223ecd45ab0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SC_SET_OK</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x10)</td></tr>
<tr class="memdesc:a2193bf3caa2ce539a0664223ecd45ab0"><td class="mdescLeft">&#160;</td><td class="mdescRight">System controller r4: set CPU OK register offset. <br /></td></tr>
<tr class="separator:a2193bf3caa2ce539a0664223ecd45ab0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad39f89551ac32b7613c56dec3490ff47"><td class="memItemLeft" align="right" valign="top"><a id="ad39f89551ac32b7613c56dec3490ff47" name="ad39f89551ac32b7613c56dec3490ff47"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SC_CPU_OK</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x10)</td></tr>
<tr class="memdesc:ad39f89551ac32b7613c56dec3490ff47"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for <a class="el" href="spinnaker_8h.html#a2193bf3caa2ce539a0664223ecd45ab0" title="System controller r4: set CPU OK register offset.">SC_SET_OK</a>. <br /></td></tr>
<tr class="separator:ad39f89551ac32b7613c56dec3490ff47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a96a7eaf7cc6be3c48f5adf37538914fb"><td class="memItemLeft" align="right" valign="top"><a id="a96a7eaf7cc6be3c48f5adf37538914fb" name="a96a7eaf7cc6be3c48f5adf37538914fb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SC_CLR_OK</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x14)</td></tr>
<tr class="memdesc:a96a7eaf7cc6be3c48f5adf37538914fb"><td class="mdescLeft">&#160;</td><td class="mdescRight">System controller r5: clear CPU OK register offset. <br /></td></tr>
<tr class="separator:a96a7eaf7cc6be3c48f5adf37538914fb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a906f07319a780dcfb03f5c449444badd"><td class="memItemLeft" align="right" valign="top"><a id="a906f07319a780dcfb03f5c449444badd" name="a906f07319a780dcfb03f5c449444badd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SC_SOFT_RST_L</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x18)</td></tr>
<tr class="memdesc:a906f07319a780dcfb03f5c449444badd"><td class="mdescLeft">&#160;</td><td class="mdescRight">System controller r6: CPU reset (level) register offset. <br /></td></tr>
<tr class="separator:a906f07319a780dcfb03f5c449444badd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a083ca24ce593ef03a1d3e4889340c5df"><td class="memItemLeft" align="right" valign="top"><a id="a083ca24ce593ef03a1d3e4889340c5df" name="a083ca24ce593ef03a1d3e4889340c5df"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SC_HARD_RST_L</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x1c)</td></tr>
<tr class="memdesc:a083ca24ce593ef03a1d3e4889340c5df"><td class="mdescLeft">&#160;</td><td class="mdescRight">System controller r7: node reset (level) register offset. <br /></td></tr>
<tr class="separator:a083ca24ce593ef03a1d3e4889340c5df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf8704f2883367cb09a1a8c5e068b2aa"><td class="memItemLeft" align="right" valign="top"><a id="acf8704f2883367cb09a1a8c5e068b2aa" name="acf8704f2883367cb09a1a8c5e068b2aa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SC_SUBS_RST_L</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x20)</td></tr>
<tr class="memdesc:acf8704f2883367cb09a1a8c5e068b2aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">System controller r8: subsystem reset (level) register offset. <br /></td></tr>
<tr class="separator:acf8704f2883367cb09a1a8c5e068b2aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c6ec5f6c9b336bfa2fc88b2e685be16"><td class="memItemLeft" align="right" valign="top"><a id="a5c6ec5f6c9b336bfa2fc88b2e685be16" name="a5c6ec5f6c9b336bfa2fc88b2e685be16"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SC_SOFT_RST_P</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x24)</td></tr>
<tr class="memdesc:a5c6ec5f6c9b336bfa2fc88b2e685be16"><td class="mdescLeft">&#160;</td><td class="mdescRight">System controller r9: CPU reset (pulse) register offset. <br /></td></tr>
<tr class="separator:a5c6ec5f6c9b336bfa2fc88b2e685be16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0a3c79ba4b4be60d49115e9f65c6f8c0"><td class="memItemLeft" align="right" valign="top"><a id="a0a3c79ba4b4be60d49115e9f65c6f8c0" name="a0a3c79ba4b4be60d49115e9f65c6f8c0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SC_HARD_RST_P</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x28)</td></tr>
<tr class="memdesc:a0a3c79ba4b4be60d49115e9f65c6f8c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">System controller r10: node reset (pulse) register offset. <br /></td></tr>
<tr class="separator:a0a3c79ba4b4be60d49115e9f65c6f8c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a563161ae55acc840b700d2300a612af0"><td class="memItemLeft" align="right" valign="top"><a id="a563161ae55acc840b700d2300a612af0" name="a563161ae55acc840b700d2300a612af0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SC_SUBS_RST_P</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x2c)</td></tr>
<tr class="memdesc:a563161ae55acc840b700d2300a612af0"><td class="mdescLeft">&#160;</td><td class="mdescRight">System controller r11: subsystem reset (pulse) register offset. <br /></td></tr>
<tr class="separator:a563161ae55acc840b700d2300a612af0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abeaf8d60c0822497066c55736fff7af8"><td class="memItemLeft" align="right" valign="top"><a id="abeaf8d60c0822497066c55736fff7af8" name="abeaf8d60c0822497066c55736fff7af8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SC_RST_CODE</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x30)</td></tr>
<tr class="memdesc:abeaf8d60c0822497066c55736fff7af8"><td class="mdescLeft">&#160;</td><td class="mdescRight">System controller r12: reset code register offset. <br /></td></tr>
<tr class="separator:abeaf8d60c0822497066c55736fff7af8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d69620cdde1874e1c4b5b4bcb1b8861"><td class="memItemLeft" align="right" valign="top"><a id="a5d69620cdde1874e1c4b5b4bcb1b8861" name="a5d69620cdde1874e1c4b5b4bcb1b8861"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SC_MON_ID</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x34)</td></tr>
<tr class="memdesc:a5d69620cdde1874e1c4b5b4bcb1b8861"><td class="mdescLeft">&#160;</td><td class="mdescRight">System controller r13: monitor ID register offset. <br /></td></tr>
<tr class="separator:a5d69620cdde1874e1c4b5b4bcb1b8861"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab2264dafbf92b753217d962be69f8712"><td class="memItemLeft" align="right" valign="top"><a id="ab2264dafbf92b753217d962be69f8712" name="ab2264dafbf92b753217d962be69f8712"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SC_MISC_CTRL</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x38)</td></tr>
<tr class="memdesc:ab2264dafbf92b753217d962be69f8712"><td class="mdescLeft">&#160;</td><td class="mdescRight">System controller r14: miscellaneous control register offset. <br /></td></tr>
<tr class="separator:ab2264dafbf92b753217d962be69f8712"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91b0e8413909e40d7dd79270c596512f"><td class="memItemLeft" align="right" valign="top"><a id="a91b0e8413909e40d7dd79270c596512f" name="a91b0e8413909e40d7dd79270c596512f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_RES</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x3c)</td></tr>
<tr class="memdesc:a91b0e8413909e40d7dd79270c596512f"><td class="mdescLeft">&#160;</td><td class="mdescRight">System controller r15: GPIO pull up/down enable register offset. <br /></td></tr>
<tr class="separator:a91b0e8413909e40d7dd79270c596512f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac5d7411fcdf1f2bb51fb57db9fe7c85c"><td class="memItemLeft" align="right" valign="top"><a id="ac5d7411fcdf1f2bb51fb57db9fe7c85c" name="ac5d7411fcdf1f2bb51fb57db9fe7c85c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_PORT</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x40)</td></tr>
<tr class="memdesc:ac5d7411fcdf1f2bb51fb57db9fe7c85c"><td class="mdescLeft">&#160;</td><td class="mdescRight">System controller r16: GPIO port register offset. <br /></td></tr>
<tr class="separator:ac5d7411fcdf1f2bb51fb57db9fe7c85c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a637a20b456c93e8248c861fa48510841"><td class="memItemLeft" align="right" valign="top"><a id="a637a20b456c93e8248c861fa48510841" name="a637a20b456c93e8248c861fa48510841"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_DIR</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x44)</td></tr>
<tr class="memdesc:a637a20b456c93e8248c861fa48510841"><td class="mdescLeft">&#160;</td><td class="mdescRight">System controller r17: GPIO direction register offset. <br /></td></tr>
<tr class="separator:a637a20b456c93e8248c861fa48510841"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee1a56baeb6b8457fb722fd36dad5bbf"><td class="memItemLeft" align="right" valign="top"><a id="aee1a56baeb6b8457fb722fd36dad5bbf" name="aee1a56baeb6b8457fb722fd36dad5bbf"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_SET</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x48)</td></tr>
<tr class="memdesc:aee1a56baeb6b8457fb722fd36dad5bbf"><td class="mdescLeft">&#160;</td><td class="mdescRight">System controller r18: GPIO set/read register offset. <br /></td></tr>
<tr class="separator:aee1a56baeb6b8457fb722fd36dad5bbf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41e1490709d11632c6584a5baef75d29"><td class="memItemLeft" align="right" valign="top"><a id="a41e1490709d11632c6584a5baef75d29" name="a41e1490709d11632c6584a5baef75d29"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_CLR</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x4c)</td></tr>
<tr class="memdesc:a41e1490709d11632c6584a5baef75d29"><td class="mdescLeft">&#160;</td><td class="mdescRight">System controller r19: GPIO clear register offset. <br /></td></tr>
<tr class="separator:a41e1490709d11632c6584a5baef75d29"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a5b0b764215bbcab9c8c675ef55deea"><td class="memItemLeft" align="right" valign="top"><a id="a1a5b0b764215bbcab9c8c675ef55deea" name="a1a5b0b764215bbcab9c8c675ef55deea"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>GPIO_READ</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x48)</td></tr>
<tr class="memdesc:a1a5b0b764215bbcab9c8c675ef55deea"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for <a class="el" href="spinnaker_8h.html#aee1a56baeb6b8457fb722fd36dad5bbf" title="System controller r18: GPIO set/read register offset.">GPIO_SET</a>. <br /></td></tr>
<tr class="separator:a1a5b0b764215bbcab9c8c675ef55deea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8451a2f05dc0771f7fb5c7d4c0143e2a"><td class="memItemLeft" align="right" valign="top"><a id="a8451a2f05dc0771f7fb5c7d4c0143e2a" name="a8451a2f05dc0771f7fb5c7d4c0143e2a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SC_PLL1</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x50)</td></tr>
<tr class="memdesc:a8451a2f05dc0771f7fb5c7d4c0143e2a"><td class="mdescLeft">&#160;</td><td class="mdescRight">System controller r20: PLL1 frequency control register offset. <br /></td></tr>
<tr class="separator:a8451a2f05dc0771f7fb5c7d4c0143e2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cd60cb8d2561b88ccc32f9087c46dd2"><td class="memItemLeft" align="right" valign="top"><a id="a1cd60cb8d2561b88ccc32f9087c46dd2" name="a1cd60cb8d2561b88ccc32f9087c46dd2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SC_PLL2</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x54)</td></tr>
<tr class="memdesc:a1cd60cb8d2561b88ccc32f9087c46dd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">System controller r21: PLL2 frequency control register offset. <br /></td></tr>
<tr class="separator:a1cd60cb8d2561b88ccc32f9087c46dd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a187d98ded6609d79de1f5d4e7f60f0ae"><td class="memItemLeft" align="right" valign="top"><a id="a187d98ded6609d79de1f5d4e7f60f0ae" name="a187d98ded6609d79de1f5d4e7f60f0ae"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SC_FLAG</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x58)</td></tr>
<tr class="memdesc:a187d98ded6609d79de1f5d4e7f60f0ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">System controller r22: set flags register offset. <br /></td></tr>
<tr class="separator:a187d98ded6609d79de1f5d4e7f60f0ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a12fbb23650043e51eea8b754ec4b0cf2"><td class="memItemLeft" align="right" valign="top"><a id="a12fbb23650043e51eea8b754ec4b0cf2" name="a12fbb23650043e51eea8b754ec4b0cf2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SC_SETFLAG</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x58)</td></tr>
<tr class="memdesc:a12fbb23650043e51eea8b754ec4b0cf2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Alias for <a class="el" href="spinnaker_8h.html#a187d98ded6609d79de1f5d4e7f60f0ae" title="System controller r22: set flags register offset.">SC_FLAG</a>. <br /></td></tr>
<tr class="separator:a12fbb23650043e51eea8b754ec4b0cf2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba705ba3ac9cc166f4b99b6074ff4f4b"><td class="memItemLeft" align="right" valign="top"><a id="aba705ba3ac9cc166f4b99b6074ff4f4b" name="aba705ba3ac9cc166f4b99b6074ff4f4b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SC_CLRFLAG</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x5c)</td></tr>
<tr class="memdesc:aba705ba3ac9cc166f4b99b6074ff4f4b"><td class="mdescLeft">&#160;</td><td class="mdescRight">System controller r23: clear flags register offset. <br /></td></tr>
<tr class="separator:aba705ba3ac9cc166f4b99b6074ff4f4b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0bf4540d6be26ebaca1dbcfb219310aa"><td class="memItemLeft" align="right" valign="top"><a id="a0bf4540d6be26ebaca1dbcfb219310aa" name="a0bf4540d6be26ebaca1dbcfb219310aa"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SC_CLKMUX</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x60)</td></tr>
<tr class="memdesc:a0bf4540d6be26ebaca1dbcfb219310aa"><td class="mdescLeft">&#160;</td><td class="mdescRight">System controller r24: clock multiplexer control register offset. <br /></td></tr>
<tr class="separator:a0bf4540d6be26ebaca1dbcfb219310aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6b265f20cf154bc41971e3eaba011d7"><td class="memItemLeft" align="right" valign="top"><a id="aa6b265f20cf154bc41971e3eaba011d7" name="aa6b265f20cf154bc41971e3eaba011d7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SC_SLEEP</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x64)</td></tr>
<tr class="memdesc:aa6b265f20cf154bc41971e3eaba011d7"><td class="mdescLeft">&#160;</td><td class="mdescRight">System controller r25: CPU sleep status register offset. <br /></td></tr>
<tr class="separator:aa6b265f20cf154bc41971e3eaba011d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b18aae73f5bcdcd466ad55a0cb41bbb"><td class="memItemLeft" align="right" valign="top"><a id="a6b18aae73f5bcdcd466ad55a0cb41bbb" name="a6b18aae73f5bcdcd466ad55a0cb41bbb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SC_TS0</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x68)</td></tr>
<tr class="memdesc:a6b18aae73f5bcdcd466ad55a0cb41bbb"><td class="mdescLeft">&#160;</td><td class="mdescRight">System controller r26: temperature sensor 0 register offset. <br /></td></tr>
<tr class="separator:a6b18aae73f5bcdcd466ad55a0cb41bbb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7486b1722f74718073652977236317be"><td class="memItemLeft" align="right" valign="top"><a id="a7486b1722f74718073652977236317be" name="a7486b1722f74718073652977236317be"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SC_TS1</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x6c)</td></tr>
<tr class="memdesc:a7486b1722f74718073652977236317be"><td class="mdescLeft">&#160;</td><td class="mdescRight">System controller r27: temperature sensor 1 register offset. <br /></td></tr>
<tr class="separator:a7486b1722f74718073652977236317be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a337e95ab4215ceaad9fed279a7178e4c"><td class="memItemLeft" align="right" valign="top"><a id="a337e95ab4215ceaad9fed279a7178e4c" name="a337e95ab4215ceaad9fed279a7178e4c"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SC_TS2</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x70)</td></tr>
<tr class="memdesc:a337e95ab4215ceaad9fed279a7178e4c"><td class="mdescLeft">&#160;</td><td class="mdescRight">System controller r28: temperature sensor 2 register offset. <br /></td></tr>
<tr class="separator:a337e95ab4215ceaad9fed279a7178e4c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afa42cd4f712fba1137083da9b0ecb3f7"><td class="memItemLeft" align="right" valign="top"><a id="afa42cd4f712fba1137083da9b0ecb3f7" name="afa42cd4f712fba1137083da9b0ecb3f7"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SC_ARB0</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x080)</td></tr>
<tr class="memdesc:afa42cd4f712fba1137083da9b0ecb3f7"><td class="mdescLeft">&#160;</td><td class="mdescRight">System controller r32: arbiter 0 register offset. <br /></td></tr>
<tr class="separator:afa42cd4f712fba1137083da9b0ecb3f7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1ee2590c7f96165010beae2079f72150"><td class="memItemLeft" align="right" valign="top"><a id="a1ee2590c7f96165010beae2079f72150" name="a1ee2590c7f96165010beae2079f72150"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SC_TAS0</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x100)</td></tr>
<tr class="memdesc:a1ee2590c7f96165010beae2079f72150"><td class="mdescLeft">&#160;</td><td class="mdescRight">System controller r64: test-and-set 0 register offset. <br /></td></tr>
<tr class="separator:a1ee2590c7f96165010beae2079f72150"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab743b17923c0ee552eaf10e73995a1ee"><td class="memItemLeft" align="right" valign="top"><a id="ab743b17923c0ee552eaf10e73995a1ee" name="ab743b17923c0ee552eaf10e73995a1ee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SC_TAC0</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x180)</td></tr>
<tr class="memdesc:ab743b17923c0ee552eaf10e73995a1ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">System controller r96: test-and-clear 0 register offset. <br /></td></tr>
<tr class="separator:ab743b17923c0ee552eaf10e73995a1ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9e21b61f9a8a638731d46ea08350be4"><td class="memItemLeft" align="right" valign="top"><a id="ad9e21b61f9a8a638731d46ea08350be4" name="ad9e21b61f9a8a638731d46ea08350be4"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>SC_LINK_DIS</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x200)</td></tr>
<tr class="memdesc:ad9e21b61f9a8a638731d46ea08350be4"><td class="mdescLeft">&#160;</td><td class="mdescRight">System controller r128: link disable register offset. <br /></td></tr>
<tr class="separator:ad9e21b61f9a8a638731d46ea08350be4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc6126af1d45847bc59afa0aa3216b04"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom">{ <br />
&#160;&#160;<a class="el" href="spinnaker_8h.html#abc6126af1d45847bc59afa0aa3216b04acd51f5dfabe63d05d5bc0105549d003e">RST_POR</a> = 0
, <a class="el" href="spinnaker_8h.html#abc6126af1d45847bc59afa0aa3216b04a40678c7575f6977727e7eebfb08e22d2">RST_WDT</a> = 1
, <a class="el" href="spinnaker_8h.html#abc6126af1d45847bc59afa0aa3216b04ab7ac2c8790c58e8592eb9afafb8aa289">RST_USER</a> = 2
, <a class="el" href="spinnaker_8h.html#abc6126af1d45847bc59afa0aa3216b04a066003c79359a0b9bb25ea84ca4c9c6a">RST_SW</a> = 3
, <br />
&#160;&#160;<a class="el" href="spinnaker_8h.html#abc6126af1d45847bc59afa0aa3216b04a2a120bd4d5981c4aaa74f94367e34e91">RST_WDI</a> = 4
<br />
 }</td></tr>
<tr class="memdesc:abc6126af1d45847bc59afa0aa3216b04"><td class="mdescLeft">&#160;</td><td class="mdescRight">Reset codes (see <a class="el" href="spinnaker_8h.html#abeaf8d60c0822497066c55736fff7af8" title="System controller r12: reset code register offset.">SC_RST_CODE</a>)  <a href="spinnaker_8h.html#abc6126af1d45847bc59afa0aa3216b04">More...</a><br /></td></tr>
<tr class="separator:abc6126af1d45847bc59afa0aa3216b04"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">Watchdog Controller</h2></td></tr>
<tr><td class="ititle" colspan="2"><p>Watchdog timer definitions</p>
<p>Datasheet, section 16 </p>
</td></tr>
<tr class="memitem:a0c501c10f080f6b0741e4c94aaca0a4a"><td class="memItemLeft" align="right" valign="top"><a id="a0c501c10f080f6b0741e4c94aaca0a4a" name="a0c501c10f080f6b0741e4c94aaca0a4a"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>WDOG_BASE_UNBUF</b>&#160;&#160;&#160;0xf3000000</td></tr>
<tr class="memdesc:a0c501c10f080f6b0741e4c94aaca0a4a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Watchdog timer base address: writes unbuffered. <br /></td></tr>
<tr class="separator:a0c501c10f080f6b0741e4c94aaca0a4a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac9e1a3c3d9c55a403fdcedce3ddc593b"><td class="memItemLeft" align="right" valign="top"><a id="ac9e1a3c3d9c55a403fdcedce3ddc593b" name="ac9e1a3c3d9c55a403fdcedce3ddc593b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>WDOG_BASE_BUF</b>&#160;&#160;&#160;0xe3000000</td></tr>
<tr class="memdesc:ac9e1a3c3d9c55a403fdcedce3ddc593b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Watchdog timer base address: writes buffered. <br /></td></tr>
<tr class="separator:ac9e1a3c3d9c55a403fdcedce3ddc593b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0c092d77d4599871d1ebda1a3a28e887"><td class="memItemLeft" align="right" valign="top"><a id="a0c092d77d4599871d1ebda1a3a28e887" name="a0c092d77d4599871d1ebda1a3a28e887"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>WDOG_BASE</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#ac9e1a3c3d9c55a403fdcedce3ddc593b">WDOG_BASE_BUF</a></td></tr>
<tr class="memdesc:a0c092d77d4599871d1ebda1a3a28e887"><td class="mdescLeft">&#160;</td><td class="mdescRight">Watchdog timer base address. <br /></td></tr>
<tr class="separator:a0c092d77d4599871d1ebda1a3a28e887"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a0b114619881b521cd57ee8b6016220"><td class="memItemLeft" align="right" valign="top"><a id="a9a0b114619881b521cd57ee8b6016220" name="a9a0b114619881b521cd57ee8b6016220"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>WD_LOAD</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x00)</td></tr>
<tr class="memdesc:a9a0b114619881b521cd57ee8b6016220"><td class="mdescLeft">&#160;</td><td class="mdescRight">Watchdog timer r0: count load register offset. <br /></td></tr>
<tr class="separator:a9a0b114619881b521cd57ee8b6016220"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa8aedd922a5452403bcb77f6b7dc145b"><td class="memItemLeft" align="right" valign="top"><a id="aa8aedd922a5452403bcb77f6b7dc145b" name="aa8aedd922a5452403bcb77f6b7dc145b"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>WD_COUNT</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x04)</td></tr>
<tr class="memdesc:aa8aedd922a5452403bcb77f6b7dc145b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Watchdog timer r1: current count register offset. <br /></td></tr>
<tr class="separator:aa8aedd922a5452403bcb77f6b7dc145b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5403d692c4ce352fcff30a1f9e4e8a09"><td class="memItemLeft" align="right" valign="top"><a id="a5403d692c4ce352fcff30a1f9e4e8a09" name="a5403d692c4ce352fcff30a1f9e4e8a09"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>WD_CTRL</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x08)</td></tr>
<tr class="memdesc:a5403d692c4ce352fcff30a1f9e4e8a09"><td class="mdescLeft">&#160;</td><td class="mdescRight">Watchdog timer r2: control register offset. <br /></td></tr>
<tr class="separator:a5403d692c4ce352fcff30a1f9e4e8a09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97e875a2503e73ecf7b9ff4b83a636fe"><td class="memItemLeft" align="right" valign="top"><a id="a97e875a2503e73ecf7b9ff4b83a636fe" name="a97e875a2503e73ecf7b9ff4b83a636fe"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>WD_INTCLR</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x0c)</td></tr>
<tr class="memdesc:a97e875a2503e73ecf7b9ff4b83a636fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Watchdog timer r3: interrupt clear register offset. <br /></td></tr>
<tr class="separator:a97e875a2503e73ecf7b9ff4b83a636fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa38bd290318420536652ec9f44e97c5e"><td class="memItemLeft" align="right" valign="top"><a id="aa38bd290318420536652ec9f44e97c5e" name="aa38bd290318420536652ec9f44e97c5e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>WD_RAWINT</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x10)</td></tr>
<tr class="memdesc:aa38bd290318420536652ec9f44e97c5e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Watchdog timer r4: raw interrupt status register offset. <br /></td></tr>
<tr class="separator:aa38bd290318420536652ec9f44e97c5e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41fc695eb84598dcb5c4fd9522a3257f"><td class="memItemLeft" align="right" valign="top"><a id="a41fc695eb84598dcb5c4fd9522a3257f" name="a41fc695eb84598dcb5c4fd9522a3257f"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>WD_MSKINT</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x14)</td></tr>
<tr class="memdesc:a41fc695eb84598dcb5c4fd9522a3257f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Watchdog timer r5: masked interrupt status register offset. <br /></td></tr>
<tr class="separator:a41fc695eb84598dcb5c4fd9522a3257f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afbc7d020667d1b2520aae8d40e3653ee"><td class="memItemLeft" align="right" valign="top"><a id="afbc7d020667d1b2520aae8d40e3653ee" name="afbc7d020667d1b2520aae8d40e3653ee"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>WD_LOCK</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0xc00)</td></tr>
<tr class="memdesc:afbc7d020667d1b2520aae8d40e3653ee"><td class="mdescLeft">&#160;</td><td class="mdescRight">Watchdog timer r6: lock register offset. <br /></td></tr>
<tr class="separator:afbc7d020667d1b2520aae8d40e3653ee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a32b3a67691a686edef590b6dcffc3053"><td class="memItemLeft" align="right" valign="top"><a id="a32b3a67691a686edef590b6dcffc3053" name="a32b3a67691a686edef590b6dcffc3053"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>WD_CODE</b>&#160;&#160;&#160;0x1acce551</td></tr>
<tr class="memdesc:a32b3a67691a686edef590b6dcffc3053"><td class="mdescLeft">&#160;</td><td class="mdescRight">Watchdog timer: magic. <br /></td></tr>
<tr class="separator:a32b3a67691a686edef590b6dcffc3053"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc29c2ff13d900c2f185ee95427fb06c"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom">{ <a class="el" href="spinnaker_8h.html#adc29c2ff13d900c2f185ee95427fb06cafb377d5368a8e94baade54ef1120b779">WD_INT_B</a> = 1
, <a class="el" href="spinnaker_8h.html#adc29c2ff13d900c2f185ee95427fb06ca760ce2764be2ece0e40d565e3834db3e">WD_RST_B</a> = 2
 }</td></tr>
<tr class="memdesc:adc29c2ff13d900c2f185ee95427fb06c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Flags for <a class="el" href="spinnaker_8h.html#a5403d692c4ce352fcff30a1f9e4e8a09" title="Watchdog timer r2: control register offset.">WD_CTRL</a>.  <a href="spinnaker_8h.html#adc29c2ff13d900c2f185ee95427fb06c">More...</a><br /></td></tr>
<tr class="separator:adc29c2ff13d900c2f185ee95427fb06c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">Ethernet Controller</h2></td></tr>
<tr><td class="ititle" colspan="2"><p>Ethernet controller definitions</p>
<p>Datasheet, section 15 </p>
</td></tr>
<tr class="memitem:ac48d2518ff56767011fc63b484d59e51"><td class="memItemLeft" align="right" valign="top"><a id="ac48d2518ff56767011fc63b484d59e51" name="ac48d2518ff56767011fc63b484d59e51"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_BASE_UNBUF</b>&#160;&#160;&#160;0xf4000000</td></tr>
<tr class="memdesc:ac48d2518ff56767011fc63b484d59e51"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ethernet controller base address: writes unbuffered. <br /></td></tr>
<tr class="separator:ac48d2518ff56767011fc63b484d59e51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadc8d7e7687f1157d474d757fa656c7e"><td class="memItemLeft" align="right" valign="top"><a id="aadc8d7e7687f1157d474d757fa656c7e" name="aadc8d7e7687f1157d474d757fa656c7e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_BASE_BUF</b>&#160;&#160;&#160;0xe4000000</td></tr>
<tr class="memdesc:aadc8d7e7687f1157d474d757fa656c7e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ethernet controller base address: writes buffered. <br /></td></tr>
<tr class="separator:aadc8d7e7687f1157d474d757fa656c7e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad965a7b1106ece575ed3da10c45c65cc"><td class="memItemLeft" align="right" valign="top"><a id="ad965a7b1106ece575ed3da10c45c65cc" name="ad965a7b1106ece575ed3da10c45c65cc"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_BASE</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#aadc8d7e7687f1157d474d757fa656c7e">ETH_BASE_BUF</a></td></tr>
<tr class="memdesc:ad965a7b1106ece575ed3da10c45c65cc"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ethernet controller base address. <br /></td></tr>
<tr class="separator:ad965a7b1106ece575ed3da10c45c65cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a727bb35e70df4254583e1f3f19a69548"><td class="memItemLeft" align="right" valign="top"><a id="a727bb35e70df4254583e1f3f19a69548" name="a727bb35e70df4254583e1f3f19a69548"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_TX_BASE</b>&#160;&#160;&#160;(<a class="el" href="spinnaker_8h.html#ad965a7b1106ece575ed3da10c45c65cc">ETH_BASE</a> + 0x0000)</td></tr>
<tr class="memdesc:a727bb35e70df4254583e1f3f19a69548"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ethernet transmit buffer: base address. <br /></td></tr>
<tr class="separator:a727bb35e70df4254583e1f3f19a69548"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afd2892e976fabdd304ff4a463e88ebde"><td class="memItemLeft" align="right" valign="top"><a id="afd2892e976fabdd304ff4a463e88ebde" name="afd2892e976fabdd304ff4a463e88ebde"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_TX_SIZE</b>&#160;&#160;&#160;0x0600</td></tr>
<tr class="memdesc:afd2892e976fabdd304ff4a463e88ebde"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ethernet transmit buffer: size. <br /></td></tr>
<tr class="separator:afd2892e976fabdd304ff4a463e88ebde"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecd4fb7cb5fff682bf3d190cef5d9bf8"><td class="memItemLeft" align="right" valign="top"><a id="aecd4fb7cb5fff682bf3d190cef5d9bf8" name="aecd4fb7cb5fff682bf3d190cef5d9bf8"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_TX_TOP</b>&#160;&#160;&#160;(<a class="el" href="spinnaker_8h.html#a727bb35e70df4254583e1f3f19a69548">ETH_TX_BASE</a> + <a class="el" href="spinnaker_8h.html#afd2892e976fabdd304ff4a463e88ebde">ETH_TX_SIZE</a>)</td></tr>
<tr class="memdesc:aecd4fb7cb5fff682bf3d190cef5d9bf8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ethernet transmit buffer: top address. <br /></td></tr>
<tr class="separator:aecd4fb7cb5fff682bf3d190cef5d9bf8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acc27123d96b77e202948d11348beca38"><td class="memItemLeft" align="right" valign="top"><a id="acc27123d96b77e202948d11348beca38" name="acc27123d96b77e202948d11348beca38"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_RX_BASE</b>&#160;&#160;&#160;(<a class="el" href="spinnaker_8h.html#ad965a7b1106ece575ed3da10c45c65cc">ETH_BASE</a> + 0x4000)</td></tr>
<tr class="memdesc:acc27123d96b77e202948d11348beca38"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ethernet receive buffer: base address. <br /></td></tr>
<tr class="separator:acc27123d96b77e202948d11348beca38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a3344783209669181456fb7dc84a594"><td class="memItemLeft" align="right" valign="top"><a id="a5a3344783209669181456fb7dc84a594" name="a5a3344783209669181456fb7dc84a594"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_RX_SIZE</b>&#160;&#160;&#160;0x0c00</td></tr>
<tr class="memdesc:a5a3344783209669181456fb7dc84a594"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ethernet receive buffer: size. <br /></td></tr>
<tr class="separator:a5a3344783209669181456fb7dc84a594"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a498c974a2cfc360b666ef93578239656"><td class="memItemLeft" align="right" valign="top"><a id="a498c974a2cfc360b666ef93578239656" name="a498c974a2cfc360b666ef93578239656"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_RX_TOP</b>&#160;&#160;&#160;(<a class="el" href="spinnaker_8h.html#acc27123d96b77e202948d11348beca38">ETH_RX_BASE</a> + <a class="el" href="spinnaker_8h.html#a5a3344783209669181456fb7dc84a594">ETH_RX_SIZE</a>)</td></tr>
<tr class="memdesc:a498c974a2cfc360b666ef93578239656"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ethernet receive buffer: top address. <br /></td></tr>
<tr class="separator:a498c974a2cfc360b666ef93578239656"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a959d4d758ece436b258f7f7f0c9349cd"><td class="memItemLeft" align="right" valign="top"><a id="a959d4d758ece436b258f7f7f0c9349cd" name="a959d4d758ece436b258f7f7f0c9349cd"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_RX_DESC_RAM</b>&#160;&#160;&#160;(<a class="el" href="spinnaker_8h.html#ad965a7b1106ece575ed3da10c45c65cc">ETH_BASE</a> + 0x8000)</td></tr>
<tr class="memdesc:a959d4d758ece436b258f7f7f0c9349cd"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ethernet receive descriptors: base address. <br /></td></tr>
<tr class="separator:a959d4d758ece436b258f7f7f0c9349cd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a839881b5d0c1b3b34ad98e667d0fec16"><td class="memItemLeft" align="right" valign="top"><a id="a839881b5d0c1b3b34ad98e667d0fec16" name="a839881b5d0c1b3b34ad98e667d0fec16"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_REGS</b>&#160;&#160;&#160;(<a class="el" href="spinnaker_8h.html#ad965a7b1106ece575ed3da10c45c65cc">ETH_BASE</a> + 0xc000)</td></tr>
<tr class="memdesc:a839881b5d0c1b3b34ad98e667d0fec16"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ethernet controller registers: base address. <br /></td></tr>
<tr class="separator:a839881b5d0c1b3b34ad98e667d0fec16"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac2b629f6a9591422ee96a547c2e0c1eb"><td class="memItemLeft" align="right" valign="top"><a id="ac2b629f6a9591422ee96a547c2e0c1eb" name="ac2b629f6a9591422ee96a547c2e0c1eb"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_CONTROL</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x00)</td></tr>
<tr class="memdesc:ac2b629f6a9591422ee96a547c2e0c1eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ethernet controller r0: general command register offset. <br /></td></tr>
<tr class="separator:ac2b629f6a9591422ee96a547c2e0c1eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a242d406ac7501201b1bbefe7aa9bc6a3"><td class="memItemLeft" align="right" valign="top"><a id="a242d406ac7501201b1bbefe7aa9bc6a3" name="a242d406ac7501201b1bbefe7aa9bc6a3"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_STATUS</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x04)</td></tr>
<tr class="memdesc:a242d406ac7501201b1bbefe7aa9bc6a3"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ethernet controller r1: general status register offset. <br /></td></tr>
<tr class="separator:a242d406ac7501201b1bbefe7aa9bc6a3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a217d113342fcba3d46c06edbc59aaf1e"><td class="memItemLeft" align="right" valign="top"><a id="a217d113342fcba3d46c06edbc59aaf1e" name="a217d113342fcba3d46c06edbc59aaf1e"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_TX_LEN</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x08)</td></tr>
<tr class="memdesc:a217d113342fcba3d46c06edbc59aaf1e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ethernet controller r2: transmit frame length register offset. <br /></td></tr>
<tr class="separator:a217d113342fcba3d46c06edbc59aaf1e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af44d96b844b21dd26324e79cd2017277"><td class="memItemLeft" align="right" valign="top"><a id="af44d96b844b21dd26324e79cd2017277" name="af44d96b844b21dd26324e79cd2017277"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_TX_CMD</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x0c)</td></tr>
<tr class="memdesc:af44d96b844b21dd26324e79cd2017277"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ethernet controller r3: transmit command register offset. <br /></td></tr>
<tr class="separator:af44d96b844b21dd26324e79cd2017277"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0c32800c327c46059e1ba3004423c43"><td class="memItemLeft" align="right" valign="top"><a id="ac0c32800c327c46059e1ba3004423c43" name="ac0c32800c327c46059e1ba3004423c43"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_RX_CMD</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x10)</td></tr>
<tr class="memdesc:ac0c32800c327c46059e1ba3004423c43"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ethernet controller r4: receive command register offset. <br /></td></tr>
<tr class="separator:ac0c32800c327c46059e1ba3004423c43"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1bfa067f7f8980d88a5a5c01212c887"><td class="memItemLeft" align="right" valign="top"><a id="ae1bfa067f7f8980d88a5a5c01212c887" name="ae1bfa067f7f8980d88a5a5c01212c887"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MAC_LO</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x14)</td></tr>
<tr class="memdesc:ae1bfa067f7f8980d88a5a5c01212c887"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ethernet controller r5: MAC address low bytes register offset. <br /></td></tr>
<tr class="separator:ae1bfa067f7f8980d88a5a5c01212c887"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a792a45cf05601a0438d9356fcad990d0"><td class="memItemLeft" align="right" valign="top"><a id="a792a45cf05601a0438d9356fcad990d0" name="a792a45cf05601a0438d9356fcad990d0"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_MAC_HI</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x18)</td></tr>
<tr class="memdesc:a792a45cf05601a0438d9356fcad990d0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ethernet controller r6: MAC address high bytes register offset. <br /></td></tr>
<tr class="separator:a792a45cf05601a0438d9356fcad990d0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa60959bd55dfd39dedec51f55e892bd2"><td class="memItemLeft" align="right" valign="top"><a id="aa60959bd55dfd39dedec51f55e892bd2" name="aa60959bd55dfd39dedec51f55e892bd2"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_PHY_CTRL</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x1c)</td></tr>
<tr class="memdesc:aa60959bd55dfd39dedec51f55e892bd2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ethernet controller r7: PHY control register offset. <br /></td></tr>
<tr class="separator:aa60959bd55dfd39dedec51f55e892bd2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7774c16af94e7a76fe35d15959d4df37"><td class="memItemLeft" align="right" valign="top"><a id="a7774c16af94e7a76fe35d15959d4df37" name="a7774c16af94e7a76fe35d15959d4df37"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_INT_CLR</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x20)</td></tr>
<tr class="memdesc:a7774c16af94e7a76fe35d15959d4df37"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ethernet controller r8: interrupt clear register offset. <br /></td></tr>
<tr class="separator:a7774c16af94e7a76fe35d15959d4df37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a464e7f1ea120bf59b8073166ff347c51"><td class="memItemLeft" align="right" valign="top"><a id="a464e7f1ea120bf59b8073166ff347c51" name="a464e7f1ea120bf59b8073166ff347c51"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_RX_BUF_RP</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x24)</td></tr>
<tr class="memdesc:a464e7f1ea120bf59b8073166ff347c51"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ethernet controller r9: receive frame buffer read pointer register offset. <br /></td></tr>
<tr class="separator:a464e7f1ea120bf59b8073166ff347c51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a16dffebfbd2ea6bf23e143ab233bb134"><td class="memItemLeft" align="right" valign="top"><a id="a16dffebfbd2ea6bf23e143ab233bb134" name="a16dffebfbd2ea6bf23e143ab233bb134"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>ETH_RX_DESC_RP</b>&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x2c)</td></tr>
<tr class="memdesc:a16dffebfbd2ea6bf23e143ab233bb134"><td class="mdescLeft">&#160;</td><td class="mdescRight">Ethernet controller r10: receive frame buffer write pointer register offset. <br /></td></tr>
<tr class="separator:a16dffebfbd2ea6bf23e143ab233bb134"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61dadd085c1777f559549e05962b2c9e"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom">{ <a class="el" href="spinnaker_8h.html#a61dadd085c1777f559549e05962b2c9ea63e81dc0e2a2f895ddce03f9ec777444">ETH_TX_CLR</a> = 0x01
, <a class="el" href="spinnaker_8h.html#a61dadd085c1777f559549e05962b2c9ea2216f852b59ed6bc84b33dcea4d7041e">ETH_RX_CLR</a> = 0x10
 }</td></tr>
<tr class="memdesc:a61dadd085c1777f559549e05962b2c9e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits in <a class="el" href="spinnaker_8h.html#a7774c16af94e7a76fe35d15959d4df37" title="Ethernet controller r8: interrupt clear register offset.">ETH_INT_CLR</a>.  <a href="spinnaker_8h.html#a61dadd085c1777f559549e05962b2c9e">More...</a><br /></td></tr>
<tr class="separator:a61dadd085c1777f559549e05962b2c9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a726ca809ffd3d67ab4b8476646f26635"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom">{ <br />
&#160;&#160;<a class="el" href="spinnaker_8h.html#a726ca809ffd3d67ab4b8476646f26635a64b3745325cd173842a83319abd4b5f7">PHY_CTRL_NRST</a> = 1
, <a class="el" href="spinnaker_8h.html#a726ca809ffd3d67ab4b8476646f26635a34b4d1dd3b909ddb337288557da24486">PHY_CTRL_DIN</a> = 2
, <a class="el" href="spinnaker_8h.html#a726ca809ffd3d67ab4b8476646f26635aac9b12dd447314487a2c20c475eb6ef8">PHY_CTRL_DOUT</a> = 4
, <a class="el" href="spinnaker_8h.html#a726ca809ffd3d67ab4b8476646f26635a531c8b43ca9a5df8842d31c6d29ff458">PHY_CTRL_OE</a> = 8
, <br />
&#160;&#160;<a class="el" href="spinnaker_8h.html#a726ca809ffd3d67ab4b8476646f26635a7f7636c9175ad0bbe21ed6ad75fa2731">PHY_CTRL_CLK</a> = 16
<br />
 }</td></tr>
<tr class="memdesc:a726ca809ffd3d67ab4b8476646f26635"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits in <a class="el" href="spinnaker_8h.html#aa60959bd55dfd39dedec51f55e892bd2" title="Ethernet controller r7: PHY control register offset.">ETH_PHY_CTRL</a>.  <a href="spinnaker_8h.html#a726ca809ffd3d67ab4b8476646f26635">More...</a><br /></td></tr>
<tr class="separator:a726ca809ffd3d67ab4b8476646f26635"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader">GPIO</h2></td></tr>
<tr><td class="ititle" colspan="2"><p>Bits in GPIO[31:0] </p>
</td></tr>
<tr class="memitem:a374a89ea463741f80c7e7b9978664bc9"><td class="memItemLeft" align="right" valign="top"><a id="a374a89ea463741f80c7e7b9978664bc9" name="a374a89ea463741f80c7e7b9978664bc9"></a>
#define&#160;</td><td class="memItemRight" valign="bottom"><b>TOP_BIT</b>&#160;&#160;&#160;0x80000000</td></tr>
<tr class="memdesc:a374a89ea463741f80c7e7b9978664bc9"><td class="mdescLeft">&#160;</td><td class="mdescRight">The top bit of an unsigned integer. <br /></td></tr>
<tr class="separator:a374a89ea463741f80c7e7b9978664bc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa94efefdb04d44c846c163f108d52ae9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="spinnaker_8h.html#aa94efefdb04d44c846c163f108d52ae9">LED_0</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:aa94efefdb04d44c846c163f108d52ae9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abed82baf7f470b522273a3e37c24c600"><td class="memItemLeft" align="right" valign="top"><a id="abed82baf7f470b522273a3e37c24c600" name="abed82baf7f470b522273a3e37c24c600"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <br />
&#160;&#160;<b>SERIAL_NCS</b> = 0x00000020
, <b>SERIAL_CLK</b> = 0x00000010
, <b>SERIAL_SI</b> = 0x00000008
, <b>SERIAL_SO</b> = 0x00000004
, <br />
&#160;&#160;<b>SERIAL_OE</b> = (SERIAL_NCS + SERIAL_CLK + SERIAL_SI)
<br />
 }</td></tr>
<tr class="memdesc:abed82baf7f470b522273a3e37c24c600"><td class="mdescLeft">&#160;</td><td class="mdescRight">Serial ROM (GPIO[5:2]) <br /></td></tr>
<tr class="separator:abed82baf7f470b522273a3e37c24c600"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab04a0655cd1e3bcac5e8f48c18df1a57"><td class="memItemLeft" align="right" valign="top"><a id="ab04a0655cd1e3bcac5e8f48c18df1a57" name="ab04a0655cd1e3bcac5e8f48c18df1a57"></a>enum &#160;</td><td class="memItemRight" valign="bottom">{ <br />
&#160;&#160;<b>SDRAM_TQ</b> = TOP_BIT
, <b>SDRAM_DPD</b> = (1 &lt;&lt; 30)
, <b>SDRAM_HERE</b> = (1 &lt;&lt; 29)
, <b>JTAG_NTRST</b> = (1 &lt;&lt; 27)
, <br />
&#160;&#160;<b>JTAG_TMS</b> = (1 &lt;&lt; 26)
, <b>JTAG_TDI</b> = (1 &lt;&lt; 25)
, <b>JTAG_TCK</b> = (1 &lt;&lt; 24)
<br />
 }</td></tr>
<tr class="memdesc:ab04a0655cd1e3bcac5e8f48c18df1a57"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits in <a class="el" href="spinnaker_8h.html#ac5d7411fcdf1f2bb51fb57db9fe7c85c" title="System controller r16: GPIO port register offset.">GPIO_PORT</a>, also on-chip SDRAM. <br /></td></tr>
<tr class="separator:ab04a0655cd1e3bcac5e8f48c18df1a57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a385c44f6fb256e5716a2302a5b940388"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom">{ <a class="el" href="spinnaker_8h.html#a385c44f6fb256e5716a2302a5b940388ab8cc5ebc1d10f1e13020635c65f77eef">JTAG_RTCK</a> = (1 &lt;&lt; 20)
, <a class="el" href="spinnaker_8h.html#a385c44f6fb256e5716a2302a5b940388a2fe235d834ee0231648ebed23f100fb1">JTAG_TDO</a> = (1 &lt;&lt; 19)
, <a class="el" href="spinnaker_8h.html#a385c44f6fb256e5716a2302a5b940388a984fab6c48baa00cb5b17e7988097ba8">JTAG_INT</a> = (1 &lt;&lt; 15)
 }</td></tr>
<tr class="memdesc:a385c44f6fb256e5716a2302a5b940388"><td class="mdescLeft">&#160;</td><td class="mdescRight">Bits in <a class="el" href="spinnaker_8h.html#ab2264dafbf92b753217d962be69f8712" title="System controller r14: miscellaneous control register offset.">SC_MISC_CTRL</a>.  <a href="spinnaker_8h.html#a385c44f6fb256e5716a2302a5b940388">More...</a><br /></td></tr>
<tr class="separator:a385c44f6fb256e5716a2302a5b940388"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Header file describing SpiNNaker hardware. </p>
<p>See <a href="https://spinnakermanchester.github.io/docs/SpiNN2DataShtV202.pdf">SpiNNaker Datasheet</a></p>
<dl class="section copyright"><dt>Copyright</dt><dd>&copy; The University of Manchester - 2009-2019</dd></dl>
<dl class="section author"><dt>Author</dt><dd>Steve Temple, APT Group, School of Computer Science </dd></dl>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a6c34edc86f12feda2401c487739d6556" name="a6c34edc86f12feda2401c487739d6556"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c34edc86f12feda2401c487739d6556">&#9670;&#160;</a></span>INT_AT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define INT_AT</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">t</td><td>)</td>
          <td>&#160;&#160;&#160;((t) / 4)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Converts a byte offset into a word offset. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">t</td><td>byte offset </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>word offset </dd></dl>

</div>
</div>
<a id="a4a32b780504f4d58fcdb91e36218606d" name="a4a32b780504f4d58fcdb91e36218606d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a32b780504f4d58fcdb91e36218606d">&#9670;&#160;</a></span>MC_MCFG2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MC_MCFG2&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x4c)</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="deprecated"><dt><b><a class="el" href="deprecated.html#_deprecated000002">Deprecated:</a></b></dt><dd>No definition available in datasheet </dd></dl>

</div>
</div>
<a id="af40ae31777ef1051b4e15f7699107946" name="af40ae31777ef1051b4e15f7699107946"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af40ae31777ef1051b4e15f7699107946">&#9670;&#160;</a></span>MC_MCFG3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MC_MCFG3&#160;&#160;&#160;<a class="el" href="spinnaker_8h.html#a6c34edc86f12feda2401c487739d6556">INT_AT</a>(0x50)</td>
        </tr>
      </table>
</div><div class="memdoc">
<dl class="deprecated"><dt><b><a class="el" href="deprecated.html#_deprecated000003">Deprecated:</a></b></dt><dd>No definition available in datasheet </dd></dl>

</div>
</div>
<a id="ab9d8a887acddae1c57b322d38ef22c83" name="ab9d8a887acddae1c57b322d38ef22c83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9d8a887acddae1c57b322d38ef22c83">&#9670;&#160;</a></span>MC_CORE_ROUTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MC_CORE_ROUTE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(1 &lt;&lt; ((x) + <a class="el" href="spinnaker_8h.html#adff16396e5bb9ba24b129ec2ab874031">NUM_LINKS</a>))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Multicast route to CPU core. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">x</td><td>ID of core to route to </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Bit in multicast route to use </dd></dl>

</div>
</div>
<a id="a8eb639051cd9708c8c99c55727461e0c" name="a8eb639051cd9708c8c99c55727461e0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8eb639051cd9708c8c99c55727461e0c">&#9670;&#160;</a></span>MC_LINK_ROUTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MC_LINK_ROUTE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">x</td><td>)</td>
          <td>&#160;&#160;&#160;(1 &lt;&lt; (x))</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Multicast route to SpiNNaker link. </p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramdir">[in]</td><td class="paramname">x</td><td>ID of link to route to </td></tr>
  </table>
  </dd>
</dl>
<dl class="section return"><dt>Returns</dt><dd>Bit in route to use </dd></dl>

</div>
</div>
<a id="a784356be8d9e0ecfdb3e33f0845ea2e0" name="a784356be8d9e0ecfdb3e33f0845ea2e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a784356be8d9e0ecfdb3e33f0845ea2e0">&#9670;&#160;</a></span>PLL_CLK_SEL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define PLL_CLK_SEL&#160;&#160;&#160;0x809488a5</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>CPU/2, SYS/3, RTR/3, MEM/1 </p>

</div>
</div>
<a id="aa94efefdb04d44c846c163f108d52ae9" name="aa94efefdb04d44c846c163f108d52ae9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa94efefdb04d44c846c163f108d52ae9">&#9670;&#160;</a></span>LED_0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define LED_0&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>LED on bit 0 </p>

</div>
</div>
<a id="a9e3cdd5c5fb80a5739fa689c09f997a7" name="a9e3cdd5c5fb80a5739fa689c09f997a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e3cdd5c5fb80a5739fa689c09f997a7">&#9670;&#160;</a></span>MODE_USER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MODE_USER&#160;&#160;&#160;0x10</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bits in the ARM Current Program Status Register. </p>
<p><a href="https://www.keil.com/pack/doc/CMSIS/Core_A/html/group__CMSIS__CPSR.html">https://www.keil.com/pack/doc/CMSIS/Core_A/html/group__CMSIS__CPSR.html</a> User mode </p>

</div>
</div>
<a id="afb04c134e59281a4687411af657d2d5c" name="afb04c134e59281a4687411af657d2d5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afb04c134e59281a4687411af657d2d5c">&#9670;&#160;</a></span>IMASK_ALL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define IMASK_ALL&#160;&#160;&#160;0xc0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Mask: All interrupts enabled </p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="a5b54d10e21fcb49a0672c0212179600c" name="a5b54d10e21fcb49a0672c0212179600c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b54d10e21fcb49a0672c0212179600c">&#9670;&#160;</a></span>spinnaker_interrupt_numbers_e</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="spinnaker_8h.html#a5b54d10e21fcb49a0672c0212179600c">spinnaker_interrupt_numbers_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Interrupt numbers for SpiNNaker. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a5b54d10e21fcb49a0672c0212179600caf8295a36f838b3798340f5eec0fe56e7" name="a5b54d10e21fcb49a0672c0212179600caf8295a36f838b3798340f5eec0fe56e7"></a>WDOG_INT&#160;</td><td class="fielddoc"><p>Watchdog timer interrupt. </p>
</td></tr>
<tr><td class="fieldname"><a id="a5b54d10e21fcb49a0672c0212179600ca17487a178a53e1db4d365f9a55e2fed2" name="a5b54d10e21fcb49a0672c0212179600ca17487a178a53e1db4d365f9a55e2fed2"></a>SOFTWARE_INT&#160;</td><td class="fielddoc"><p>Used only for local software interrupt generation. </p>
</td></tr>
<tr><td class="fieldname"><a id="a5b54d10e21fcb49a0672c0212179600ca517e52907c0a45f80d27e7958f70b6a1" name="a5b54d10e21fcb49a0672c0212179600ca517e52907c0a45f80d27e7958f70b6a1"></a>COMM_RX_INT&#160;</td><td class="fielddoc"><p>Debug communications receiver interrupt. </p>
</td></tr>
<tr><td class="fieldname"><a id="a5b54d10e21fcb49a0672c0212179600ca9690a28a16861d65186e5fa58ea0f97f" name="a5b54d10e21fcb49a0672c0212179600ca9690a28a16861d65186e5fa58ea0f97f"></a>COMM_TX_INT&#160;</td><td class="fielddoc"><p>Debug communications transmitter interrupt. </p>
</td></tr>
<tr><td class="fieldname"><a id="a5b54d10e21fcb49a0672c0212179600caeabd981f4a38bfe12277b8e77d20c847" name="a5b54d10e21fcb49a0672c0212179600caeabd981f4a38bfe12277b8e77d20c847"></a>TIMER1_INT&#160;</td><td class="fielddoc"><p>Local counter/timer interrupt 1. </p>
</td></tr>
<tr><td class="fieldname"><a id="a5b54d10e21fcb49a0672c0212179600ca88797f8ba04c5f7f89ed22a011cbc9b2" name="a5b54d10e21fcb49a0672c0212179600ca88797f8ba04c5f7f89ed22a011cbc9b2"></a>TIMER2_INT&#160;</td><td class="fielddoc"><p>Local counter/timer interrupt 2. </p>
</td></tr>
<tr><td class="fieldname"><a id="a5b54d10e21fcb49a0672c0212179600ca3e75a2dcab406babe49448eacfcff125" name="a5b54d10e21fcb49a0672c0212179600ca3e75a2dcab406babe49448eacfcff125"></a>CC_RDY_INT&#160;</td><td class="fielddoc"><p>Local comms controller packet received. </p>
</td></tr>
<tr><td class="fieldname"><a id="a5b54d10e21fcb49a0672c0212179600cabac2b6e63814735f73376e8a5461cafa" name="a5b54d10e21fcb49a0672c0212179600cabac2b6e63814735f73376e8a5461cafa"></a>CC_RPE_INT&#160;</td><td class="fielddoc"><p>Local comms controller received packet parity error. </p>
</td></tr>
<tr><td class="fieldname"><a id="a5b54d10e21fcb49a0672c0212179600ca0cb6e364fca8af761eba8aa624a258f2" name="a5b54d10e21fcb49a0672c0212179600ca0cb6e364fca8af761eba8aa624a258f2"></a>CC_RFE_INT&#160;</td><td class="fielddoc"><p>Local comms controller received packet framing error. </p>
</td></tr>
<tr><td class="fieldname"><a id="a5b54d10e21fcb49a0672c0212179600ca6d7985ff5a1f0e3bf952934bb8fbff5a" name="a5b54d10e21fcb49a0672c0212179600ca6d7985ff5a1f0e3bf952934bb8fbff5a"></a>CC_TFL_INT&#160;</td><td class="fielddoc"><p>Local comms controller transmit buffer full. </p>
</td></tr>
<tr><td class="fieldname"><a id="a5b54d10e21fcb49a0672c0212179600ca94e8bfd8a0af7be181d6cdf494e8963e" name="a5b54d10e21fcb49a0672c0212179600ca94e8bfd8a0af7be181d6cdf494e8963e"></a>CC_TOV_INT&#160;</td><td class="fielddoc"><p>Local comms controller transmit buffer overflow. </p>
</td></tr>
<tr><td class="fieldname"><a id="a5b54d10e21fcb49a0672c0212179600cae34d1080356ee2dc50cf1e8a4788362a" name="a5b54d10e21fcb49a0672c0212179600cae34d1080356ee2dc50cf1e8a4788362a"></a>CC_TMT_INT&#160;</td><td class="fielddoc"><p>Local comms controller transmit buffer empty. </p>
</td></tr>
<tr><td class="fieldname"><a id="a5b54d10e21fcb49a0672c0212179600ca7db46b6d08cd7733f042fb63832749b9" name="a5b54d10e21fcb49a0672c0212179600ca7db46b6d08cd7733f042fb63832749b9"></a>DMA_DONE_INT&#160;</td><td class="fielddoc"><p>Local DMA controller transfer complete. </p>
</td></tr>
<tr><td class="fieldname"><a id="a5b54d10e21fcb49a0672c0212179600caa14a8fc3283e4d514bbdb8195cfac609" name="a5b54d10e21fcb49a0672c0212179600caa14a8fc3283e4d514bbdb8195cfac609"></a>DMA_ERR_INT&#160;</td><td class="fielddoc"><p>Local DMA controller error. </p>
</td></tr>
<tr><td class="fieldname"><a id="a5b54d10e21fcb49a0672c0212179600ca34dbcc1a2c7136e62e1a6e268454d576" name="a5b54d10e21fcb49a0672c0212179600ca34dbcc1a2c7136e62e1a6e268454d576"></a>DMA_TO_INT&#160;</td><td class="fielddoc"><p>Local DMA controller transfer timed out. </p>
</td></tr>
<tr><td class="fieldname"><a id="a5b54d10e21fcb49a0672c0212179600ca905219a3073ce7e373df1106ad9f50b7" name="a5b54d10e21fcb49a0672c0212179600ca905219a3073ce7e373df1106ad9f50b7"></a>RTR_DIAG_INT&#160;</td><td class="fielddoc"><p>Router diagnostic counter event has occurred. </p>
</td></tr>
<tr><td class="fieldname"><a id="a5b54d10e21fcb49a0672c0212179600ca2bf57b0c55a231fcce17000805e726e4" name="a5b54d10e21fcb49a0672c0212179600ca2bf57b0c55a231fcce17000805e726e4"></a>RTR_DUMP_INT&#160;</td><td class="fielddoc"><p>Router packet dumped - indicates failed delivery. </p>
</td></tr>
<tr><td class="fieldname"><a id="a5b54d10e21fcb49a0672c0212179600ca9c1dc59c5d221c533e9bfe182d7f2249" name="a5b54d10e21fcb49a0672c0212179600ca9c1dc59c5d221c533e9bfe182d7f2249"></a>RTR_ERR_INT&#160;</td><td class="fielddoc"><p>Router error - packet parity, framing, or time stamp error. </p>
</td></tr>
<tr><td class="fieldname"><a id="a5b54d10e21fcb49a0672c0212179600caa5158ef74d395e9c0379cef734a832b2" name="a5b54d10e21fcb49a0672c0212179600caa5158ef74d395e9c0379cef734a832b2"></a>CPU_INT&#160;</td><td class="fielddoc"><p>System Controller interrupt bit set for this processor. </p>
</td></tr>
<tr><td class="fieldname"><a id="a5b54d10e21fcb49a0672c0212179600ca5a56ef2e819f95ee8664d2f23d181e5f" name="a5b54d10e21fcb49a0672c0212179600ca5a56ef2e819f95ee8664d2f23d181e5f"></a>ETH_TX_INT&#160;</td><td class="fielddoc"><p>Ethernet transmit frame interrupt. </p>
</td></tr>
<tr><td class="fieldname"><a id="a5b54d10e21fcb49a0672c0212179600cab5d73c28cec81ae444dac81d33682dd7" name="a5b54d10e21fcb49a0672c0212179600cab5d73c28cec81ae444dac81d33682dd7"></a>ETH_RX_INT&#160;</td><td class="fielddoc"><p>Ethernet receive frame interrupt. </p>
</td></tr>
<tr><td class="fieldname"><a id="a5b54d10e21fcb49a0672c0212179600cad28601ef1735e5bff899e10505f73df6" name="a5b54d10e21fcb49a0672c0212179600cad28601ef1735e5bff899e10505f73df6"></a>ETH_PHY_INT&#160;</td><td class="fielddoc"><p>Ethernet PHY/external interrupt. </p>
</td></tr>
<tr><td class="fieldname"><a id="a5b54d10e21fcb49a0672c0212179600cad609ce48af9235d62828a7e4aa782807" name="a5b54d10e21fcb49a0672c0212179600cad609ce48af9235d62828a7e4aa782807"></a>SLOW_CLK_INT&#160;</td><td class="fielddoc"><p>System-wide slow (nominally 32 KHz) timer interrupt. </p>
</td></tr>
<tr><td class="fieldname"><a id="a5b54d10e21fcb49a0672c0212179600ca5c6c067585bf6afa292dfbfef779fd5f" name="a5b54d10e21fcb49a0672c0212179600ca5c6c067585bf6afa292dfbfef779fd5f"></a>CC_TNF_INT&#160;</td><td class="fielddoc"><p>Local comms controller can accept new Tx packet. </p>
</td></tr>
<tr><td class="fieldname"><a id="a5b54d10e21fcb49a0672c0212179600ca98eb3a6f9f7094c28d8eed0aa4800e9f" name="a5b54d10e21fcb49a0672c0212179600ca98eb3a6f9f7094c28d8eed0aa4800e9f"></a>CC_MC_INT&#160;</td><td class="fielddoc"><p>Local comms controller multicast packet received. </p>
</td></tr>
<tr><td class="fieldname"><a id="a5b54d10e21fcb49a0672c0212179600caf1b4acf480fbc528819e63eab2bc2451" name="a5b54d10e21fcb49a0672c0212179600caf1b4acf480fbc528819e63eab2bc2451"></a>CC_P2P_INT&#160;</td><td class="fielddoc"><p>Local comms controller point-to-point packet received. </p>
</td></tr>
<tr><td class="fieldname"><a id="a5b54d10e21fcb49a0672c0212179600ca54506dc30ec0736b40a45c886bbb2d87" name="a5b54d10e21fcb49a0672c0212179600ca54506dc30ec0736b40a45c886bbb2d87"></a>CC_NN_INT&#160;</td><td class="fielddoc"><p>Local comms controller nearest neighbour packet receive. </p>
</td></tr>
<tr><td class="fieldname"><a id="a5b54d10e21fcb49a0672c0212179600ca676247d31be7be8c3247c47fb697fdcf" name="a5b54d10e21fcb49a0672c0212179600ca676247d31be7be8c3247c47fb697fdcf"></a>CC_FR_INT&#160;</td><td class="fielddoc"><p>Local comms controller fixed route packet received. </p>
</td></tr>
<tr><td class="fieldname"><a id="a5b54d10e21fcb49a0672c0212179600ca0b797a8d4051fae405d5f59cc5a73c9b" name="a5b54d10e21fcb49a0672c0212179600ca0b797a8d4051fae405d5f59cc5a73c9b"></a>INT0_INT&#160;</td><td class="fielddoc"><p>External interrupt request: Pin INT[0]. </p>
</td></tr>
<tr><td class="fieldname"><a id="a5b54d10e21fcb49a0672c0212179600ca246ae3fdd04e987d1344116549158e3e" name="a5b54d10e21fcb49a0672c0212179600ca246ae3fdd04e987d1344116549158e3e"></a>INT1_INT&#160;</td><td class="fielddoc"><p>External interrupt request: Pin INT[1]. </p>
</td></tr>
<tr><td class="fieldname"><a id="a5b54d10e21fcb49a0672c0212179600ca0999ab1a288b39954676a3d088bc004a" name="a5b54d10e21fcb49a0672c0212179600ca0999ab1a288b39954676a3d088bc004a"></a>GPIO8_INT&#160;</td><td class="fielddoc"><p>Signal on Pin GPIO[8]. </p>
</td></tr>
<tr><td class="fieldname"><a id="a5b54d10e21fcb49a0672c0212179600caad0f6f0dc866cc9591e53f37af0a006e" name="a5b54d10e21fcb49a0672c0212179600caad0f6f0dc866cc9591e53f37af0a006e"></a>GPIO9_INT&#160;</td><td class="fielddoc"><p>Signal on Pin GPIO[9]. </p>
</td></tr>
</table>

</div>
</div>
<a id="abc6126af1d45847bc59afa0aa3216b04" name="abc6126af1d45847bc59afa0aa3216b04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc6126af1d45847bc59afa0aa3216b04">&#9670;&#160;</a></span>anonymous enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">anonymous enum</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Reset codes (see <a class="el" href="spinnaker_8h.html#abeaf8d60c0822497066c55736fff7af8" title="System controller r12: reset code register offset.">SC_RST_CODE</a>) </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="abc6126af1d45847bc59afa0aa3216b04acd51f5dfabe63d05d5bc0105549d003e" name="abc6126af1d45847bc59afa0aa3216b04acd51f5dfabe63d05d5bc0105549d003e"></a>RST_POR&#160;</td><td class="fielddoc"><p>Power-on reset. </p>
</td></tr>
<tr><td class="fieldname"><a id="abc6126af1d45847bc59afa0aa3216b04a40678c7575f6977727e7eebfb08e22d2" name="abc6126af1d45847bc59afa0aa3216b04a40678c7575f6977727e7eebfb08e22d2"></a>RST_WDT&#160;</td><td class="fielddoc"><p>Watchdog reset. </p>
</td></tr>
<tr><td class="fieldname"><a id="abc6126af1d45847bc59afa0aa3216b04ab7ac2c8790c58e8592eb9afafb8aa289" name="abc6126af1d45847bc59afa0aa3216b04ab7ac2c8790c58e8592eb9afafb8aa289"></a>RST_USER&#160;</td><td class="fielddoc"><p>User reset. </p>
</td></tr>
<tr><td class="fieldname"><a id="abc6126af1d45847bc59afa0aa3216b04a066003c79359a0b9bb25ea84ca4c9c6a" name="abc6126af1d45847bc59afa0aa3216b04a066003c79359a0b9bb25ea84ca4c9c6a"></a>RST_SW&#160;</td><td class="fielddoc"><p>Reset entire chip. </p>
</td></tr>
<tr><td class="fieldname"><a id="abc6126af1d45847bc59afa0aa3216b04a2a120bd4d5981c4aaa74f94367e34e91" name="abc6126af1d45847bc59afa0aa3216b04a2a120bd4d5981c4aaa74f94367e34e91"></a>RST_WDI&#160;</td><td class="fielddoc"><p>Watchdog interrupt (monitor only) </p>
</td></tr>
</table>

</div>
</div>
<a id="adc29c2ff13d900c2f185ee95427fb06c" name="adc29c2ff13d900c2f185ee95427fb06c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc29c2ff13d900c2f185ee95427fb06c">&#9670;&#160;</a></span>anonymous enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">anonymous enum</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Flags for <a class="el" href="spinnaker_8h.html#a5403d692c4ce352fcff30a1f9e4e8a09" title="Watchdog timer r2: control register offset.">WD_CTRL</a>. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="adc29c2ff13d900c2f185ee95427fb06cafb377d5368a8e94baade54ef1120b779" name="adc29c2ff13d900c2f185ee95427fb06cafb377d5368a8e94baade54ef1120b779"></a>WD_INT_B&#160;</td><td class="fielddoc"><p>enable watchdog counter and interrupt </p>
</td></tr>
<tr><td class="fieldname"><a id="adc29c2ff13d900c2f185ee95427fb06ca760ce2764be2ece0e40d565e3834db3e" name="adc29c2ff13d900c2f185ee95427fb06ca760ce2764be2ece0e40d565e3834db3e"></a>WD_RST_B&#160;</td><td class="fielddoc"><p>enable watchdog reset output </p>
</td></tr>
</table>

</div>
</div>
<a id="a61dadd085c1777f559549e05962b2c9e" name="a61dadd085c1777f559549e05962b2c9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61dadd085c1777f559549e05962b2c9e">&#9670;&#160;</a></span>anonymous enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">anonymous enum</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bits in <a class="el" href="spinnaker_8h.html#a7774c16af94e7a76fe35d15959d4df37" title="Ethernet controller r8: interrupt clear register offset.">ETH_INT_CLR</a>. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a61dadd085c1777f559549e05962b2c9ea63e81dc0e2a2f895ddce03f9ec777444" name="a61dadd085c1777f559549e05962b2c9ea63e81dc0e2a2f895ddce03f9ec777444"></a>ETH_TX_CLR&#160;</td><td class="fielddoc"><p>Clear transmit interrupt request. </p>
</td></tr>
<tr><td class="fieldname"><a id="a61dadd085c1777f559549e05962b2c9ea2216f852b59ed6bc84b33dcea4d7041e" name="a61dadd085c1777f559549e05962b2c9ea2216f852b59ed6bc84b33dcea4d7041e"></a>ETH_RX_CLR&#160;</td><td class="fielddoc"><p>Clear receive interrupt request. </p>
</td></tr>
</table>

</div>
</div>
<a id="a726ca809ffd3d67ab4b8476646f26635" name="a726ca809ffd3d67ab4b8476646f26635"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a726ca809ffd3d67ab4b8476646f26635">&#9670;&#160;</a></span>anonymous enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">anonymous enum</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bits in <a class="el" href="spinnaker_8h.html#aa60959bd55dfd39dedec51f55e892bd2" title="Ethernet controller r7: PHY control register offset.">ETH_PHY_CTRL</a>. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a726ca809ffd3d67ab4b8476646f26635a64b3745325cd173842a83319abd4b5f7" name="a726ca809ffd3d67ab4b8476646f26635a64b3745325cd173842a83319abd4b5f7"></a>PHY_CTRL_NRST&#160;</td><td class="fielddoc"><p>PHY reset (active low) </p>
</td></tr>
<tr><td class="fieldname"><a id="a726ca809ffd3d67ab4b8476646f26635a34b4d1dd3b909ddb337288557da24486" name="a726ca809ffd3d67ab4b8476646f26635a34b4d1dd3b909ddb337288557da24486"></a>PHY_CTRL_DIN&#160;</td><td class="fielddoc"><p>SMI data input. </p>
</td></tr>
<tr><td class="fieldname"><a id="a726ca809ffd3d67ab4b8476646f26635aac9b12dd447314487a2c20c475eb6ef8" name="a726ca809ffd3d67ab4b8476646f26635aac9b12dd447314487a2c20c475eb6ef8"></a>PHY_CTRL_DOUT&#160;</td><td class="fielddoc"><p>SMI data output. </p>
</td></tr>
<tr><td class="fieldname"><a id="a726ca809ffd3d67ab4b8476646f26635a531c8b43ca9a5df8842d31c6d29ff458" name="a726ca809ffd3d67ab4b8476646f26635a531c8b43ca9a5df8842d31c6d29ff458"></a>PHY_CTRL_OE&#160;</td><td class="fielddoc"><p>SMI data output enable. </p>
</td></tr>
<tr><td class="fieldname"><a id="a726ca809ffd3d67ab4b8476646f26635a7f7636c9175ad0bbe21ed6ad75fa2731" name="a726ca809ffd3d67ab4b8476646f26635a7f7636c9175ad0bbe21ed6ad75fa2731"></a>PHY_CTRL_CLK&#160;</td><td class="fielddoc"><p>SMI clock (active rising) </p>
</td></tr>
</table>

</div>
</div>
<a id="a0411cd49bb5b71852cecd93bcbf0ca2d" name="a0411cd49bb5b71852cecd93bcbf0ca2d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0411cd49bb5b71852cecd93bcbf0ca2d">&#9670;&#160;</a></span>anonymous enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">anonymous enum</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bits in SpiNNaker packet control word. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a0411cd49bb5b71852cecd93bcbf0ca2daa1c6504afe93e64fc037e0fd40a953d8" name="a0411cd49bb5b71852cecd93bcbf0ca2daa1c6504afe93e64fc037e0fd40a953d8"></a>PKT_MC&#160;</td><td class="fielddoc"><p>Packet is multicast packet. </p>
</td></tr>
<tr><td class="fieldname"><a id="a0411cd49bb5b71852cecd93bcbf0ca2da0704bc33dfc02d9d9a7053400ba857e7" name="a0411cd49bb5b71852cecd93bcbf0ca2da0704bc33dfc02d9d9a7053400ba857e7"></a>PKT_P2P&#160;</td><td class="fielddoc"><p>Packet is peer-to-peer packet. </p>
</td></tr>
<tr><td class="fieldname"><a id="a0411cd49bb5b71852cecd93bcbf0ca2da0fc4ceef8da6f24cb2fcd22ab44027fb" name="a0411cd49bb5b71852cecd93bcbf0ca2da0fc4ceef8da6f24cb2fcd22ab44027fb"></a>PKT_NN&#160;</td><td class="fielddoc"><p>Packet is normal nearest-neighbour packet. </p>
</td></tr>
<tr><td class="fieldname"><a id="a0411cd49bb5b71852cecd93bcbf0ca2da31369d00def165ef038d29dfef5d4904" name="a0411cd49bb5b71852cecd93bcbf0ca2da31369d00def165ef038d29dfef5d4904"></a>PKT_NND&#160;</td><td class="fielddoc"><p>Packet is peek/poke nearest-neighbour. </p>
</td></tr>
<tr><td class="fieldname"><a id="a0411cd49bb5b71852cecd93bcbf0ca2da54bf8773896c72c04f35e36dbeab5835" name="a0411cd49bb5b71852cecd93bcbf0ca2da54bf8773896c72c04f35e36dbeab5835"></a>PKT_FR&#160;</td><td class="fielddoc"><p>Packet is fixed route packet. </p>
</td></tr>
<tr><td class="fieldname"><a id="a0411cd49bb5b71852cecd93bcbf0ca2da45ca553db3028627d8bb08f598da5fb9" name="a0411cd49bb5b71852cecd93bcbf0ca2da45ca553db3028627d8bb08f598da5fb9"></a>PKT_PL&#160;</td><td class="fielddoc"><p>Packet has payload word. </p>
</td></tr>
<tr><td class="fieldname"><a id="a0411cd49bb5b71852cecd93bcbf0ca2da97f5fc74acb65d379be157c7fe910b4a" name="a0411cd49bb5b71852cecd93bcbf0ca2da97f5fc74acb65d379be157c7fe910b4a"></a>PKT_MC_PL&#160;</td><td class="fielddoc"><p>Multicast with payload. </p>
</td></tr>
<tr><td class="fieldname"><a id="a0411cd49bb5b71852cecd93bcbf0ca2da12127ab38852d36c777a377e371abc9c" name="a0411cd49bb5b71852cecd93bcbf0ca2da12127ab38852d36c777a377e371abc9c"></a>PKT_P2P_PL&#160;</td><td class="fielddoc"><p>Peer-to-peer with payload. </p>
</td></tr>
<tr><td class="fieldname"><a id="a0411cd49bb5b71852cecd93bcbf0ca2da2133cd6753ada6d7f3265db211d8a2ce" name="a0411cd49bb5b71852cecd93bcbf0ca2da2133cd6753ada6d7f3265db211d8a2ce"></a>PKT_NN_PL&#160;</td><td class="fielddoc"><p>Nearest-neighbour with payload. </p>
</td></tr>
<tr><td class="fieldname"><a id="a0411cd49bb5b71852cecd93bcbf0ca2da181eca3e130f31d7715df73aa490c40c" name="a0411cd49bb5b71852cecd93bcbf0ca2da181eca3e130f31d7715df73aa490c40c"></a>PKT_FR_PL&#160;</td><td class="fielddoc"><p>Fixed-route with payload. </p>
</td></tr>
</table>

</div>
</div>
<a id="a385c44f6fb256e5716a2302a5b940388" name="a385c44f6fb256e5716a2302a5b940388"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a385c44f6fb256e5716a2302a5b940388">&#9670;&#160;</a></span>anonymous enum</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">anonymous enum</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Bits in <a class="el" href="spinnaker_8h.html#ab2264dafbf92b753217d962be69f8712" title="System controller r14: miscellaneous control register offset.">SC_MISC_CTRL</a>. </p>
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a385c44f6fb256e5716a2302a5b940388ab8cc5ebc1d10f1e13020635c65f77eef" name="a385c44f6fb256e5716a2302a5b940388ab8cc5ebc1d10f1e13020635c65f77eef"></a>JTAG_RTCK&#160;</td><td class="fielddoc"><p>read value on JTAG_RTCK pin </p>
</td></tr>
<tr><td class="fieldname"><a id="a385c44f6fb256e5716a2302a5b940388a2fe235d834ee0231648ebed23f100fb1" name="a385c44f6fb256e5716a2302a5b940388a2fe235d834ee0231648ebed23f100fb1"></a>JTAG_TDO&#160;</td><td class="fielddoc"><p>read value on JTAG_TDO pin </p>
</td></tr>
<tr><td class="fieldname"><a id="a385c44f6fb256e5716a2302a5b940388a984fab6c48baa00cb5b17e7988097ba8" name="a385c44f6fb256e5716a2302a5b940388a984fab6c48baa00cb5b17e7988097ba8"></a>JTAG_INT&#160;</td><td class="fielddoc"><p>select on-chip (1) or off-chip (0) control of JTAG pins </p>
</td></tr>
</table>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Feb 14 2023 07:38:39 for spinnaker_tools by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.6
</small></address>
</body>
</html>
