<stg><name>compute_Pipeline_VITIS_LOOP_132_1</name>


<trans_list>

<trans id="49" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="46" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j = alloca i32 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_7_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_7_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
newFuncRoot:3 %reg_file_1_0_load_read = read i16 @_ssdm_op_Read.ap_auto.half, i16 %reg_file_1_0_load

]]></Node>
<StgValue><ssdm name="reg_file_1_0_load_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:4 %store_ln0 = store i7 0, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:5 %br_ln0 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc:0 %j_7 = load i7 %j

]]></Node>
<StgValue><ssdm name="j_7"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc:2 %icmp_ln132 = icmp_eq  i7 %j_7, i7 64

]]></Node>
<StgValue><ssdm name="icmp_ln132"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc:4 %add_ln132 = add i7 %j_7, i7 1

]]></Node>
<StgValue><ssdm name="add_ln132"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc:5 %br_ln132 = br i1 %icmp_ln132, void %for.inc.split, void %VITIS_LOOP_136_2.exitStub

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc.split:1 %lshr_ln = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %j_7, i32 1, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="5">
<![CDATA[
for.inc.split:2 %zext_ln134 = zext i5 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln134"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:3 %reg_file_7_0_addr = getelementptr i16 %reg_file_7_0, i64 0, i64 %zext_ln134

]]></Node>
<StgValue><ssdm name="reg_file_7_0_addr"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.split:4 %reg_file_7_1_addr = getelementptr i16 %reg_file_7_1, i64 0, i64 %zext_ln134

]]></Node>
<StgValue><ssdm name="reg_file_7_1_addr"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="1" op_0_bw="7">
<![CDATA[
for.inc.split:5 %trunc_ln134 = trunc i7 %j_7

]]></Node>
<StgValue><ssdm name="trunc_ln134"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="11">
<![CDATA[
for.inc.split:6 %reg_file_7_0_load = load i11 %reg_file_7_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_7_0_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="11">
<![CDATA[
for.inc.split:7 %reg_file_7_1_load = load i11 %reg_file_7_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_7_1_load"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.split:10 %br_ln134 = br i1 %trunc_ln134, void %arrayidx362.case.0, void %arrayidx362.case.1

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx362.exit:0 %store_ln132 = store i7 %add_ln132, i7 %j

]]></Node>
<StgValue><ssdm name="store_ln132"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0">
<![CDATA[
arrayidx362.exit:1 %br_ln132 = br void %for.inc

]]></Node>
<StgValue><ssdm name="br_ln132"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="28" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="16" op_0_bw="11">
<![CDATA[
for.inc.split:6 %reg_file_7_0_load = load i11 %reg_file_7_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_7_0_load"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="16" op_0_bw="11">
<![CDATA[
for.inc.split:7 %reg_file_7_1_load = load i11 %reg_file_7_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_7_1_load"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
for.inc.split:8 %tmp = mux i16 @_ssdm_op_Mux.ap_auto.2f16.i1, i16 %reg_file_7_0_load, i16 %reg_file_7_1_load, i1 %trunc_ln134

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:9 %mul = hmul i16 %reg_file_1_0_load_read, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln132" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0">
<![CDATA[
VITIS_LOOP_136_2.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="32" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.split:0 %specloopname_ln130 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13

]]></Node>
<StgValue><ssdm name="specloopname_ln130"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc.split:9 %mul = hmul i16 %reg_file_1_0_load_read, i16 %tmp

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
arrayidx362.case.0:0 %store_ln134 = store i16 %mul, i11 %reg_file_7_0_addr

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln134" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0">
<![CDATA[
arrayidx362.case.0:1 %br_ln134 = br void %arrayidx362.exit

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln134" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
arrayidx362.case.1:0 %store_ln134 = store i16 %mul, i11 %reg_file_7_1_addr

]]></Node>
<StgValue><ssdm name="store_ln134"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln134" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
arrayidx362.case.1:1 %br_ln134 = br void %arrayidx362.exit

]]></Node>
<StgValue><ssdm name="br_ln134"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="50" name="reg_file_7_1" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_7_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="51" name="reg_file_7_0" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_7_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="52" name="reg_file_1_0_load" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="reg_file_1_0_load"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="54" from="StgValue_53" to="j" fromId="53" toId="6">
</dataflow>
<dataflow id="56" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="55" toId="7">
</dataflow>
<dataflow id="57" from="reg_file_7_1" to="specmemcore_ln0" fromId="50" toId="7">
</dataflow>
<dataflow id="59" from="StgValue_58" to="specmemcore_ln0" fromId="58" toId="7">
</dataflow>
<dataflow id="61" from="StgValue_60" to="specmemcore_ln0" fromId="60" toId="7">
</dataflow>
<dataflow id="63" from="StgValue_62" to="specmemcore_ln0" fromId="62" toId="7">
</dataflow>
<dataflow id="64" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="55" toId="8">
</dataflow>
<dataflow id="65" from="reg_file_7_0" to="specmemcore_ln0" fromId="51" toId="8">
</dataflow>
<dataflow id="66" from="StgValue_58" to="specmemcore_ln0" fromId="58" toId="8">
</dataflow>
<dataflow id="67" from="StgValue_60" to="specmemcore_ln0" fromId="60" toId="8">
</dataflow>
<dataflow id="68" from="StgValue_62" to="specmemcore_ln0" fromId="62" toId="8">
</dataflow>
<dataflow id="70" from="_ssdm_op_Read.ap_auto.half" to="reg_file_1_0_load_read" fromId="69" toId="9">
</dataflow>
<dataflow id="71" from="reg_file_1_0_load" to="reg_file_1_0_load_read" fromId="52" toId="9">
</dataflow>
<dataflow id="73" from="StgValue_72" to="store_ln0" fromId="72" toId="10">
</dataflow>
<dataflow id="74" from="j" to="store_ln0" fromId="6" toId="10">
</dataflow>
<dataflow id="75" from="j" to="j_7" fromId="6" toId="12">
</dataflow>
<dataflow id="77" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="76" toId="13">
</dataflow>
<dataflow id="79" from="StgValue_78" to="specpipeline_ln0" fromId="78" toId="13">
</dataflow>
<dataflow id="81" from="StgValue_80" to="specpipeline_ln0" fromId="80" toId="13">
</dataflow>
<dataflow id="82" from="StgValue_53" to="specpipeline_ln0" fromId="53" toId="13">
</dataflow>
<dataflow id="83" from="StgValue_80" to="specpipeline_ln0" fromId="80" toId="13">
</dataflow>
<dataflow id="85" from="p_str" to="specpipeline_ln0" fromId="84" toId="13">
</dataflow>
<dataflow id="86" from="j_7" to="icmp_ln132" fromId="12" toId="14">
</dataflow>
<dataflow id="88" from="StgValue_87" to="icmp_ln132" fromId="87" toId="14">
</dataflow>
<dataflow id="90" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="89" toId="15">
</dataflow>
<dataflow id="92" from="StgValue_91" to="empty" fromId="91" toId="15">
</dataflow>
<dataflow id="93" from="StgValue_91" to="empty" fromId="91" toId="15">
</dataflow>
<dataflow id="94" from="StgValue_91" to="empty" fromId="91" toId="15">
</dataflow>
<dataflow id="95" from="j_7" to="add_ln132" fromId="12" toId="16">
</dataflow>
<dataflow id="97" from="StgValue_96" to="add_ln132" fromId="96" toId="16">
</dataflow>
<dataflow id="98" from="icmp_ln132" to="br_ln132" fromId="14" toId="17">
</dataflow>
<dataflow id="100" from="_ssdm_op_PartSelect.i5.i7.i32.i32" to="lshr_ln" fromId="99" toId="18">
</dataflow>
<dataflow id="101" from="j_7" to="lshr_ln" fromId="12" toId="18">
</dataflow>
<dataflow id="102" from="StgValue_53" to="lshr_ln" fromId="53" toId="18">
</dataflow>
<dataflow id="104" from="StgValue_103" to="lshr_ln" fromId="103" toId="18">
</dataflow>
<dataflow id="105" from="lshr_ln" to="zext_ln134" fromId="18" toId="19">
</dataflow>
<dataflow id="106" from="reg_file_7_0" to="reg_file_7_0_addr" fromId="51" toId="20">
</dataflow>
<dataflow id="108" from="StgValue_107" to="reg_file_7_0_addr" fromId="107" toId="20">
</dataflow>
<dataflow id="109" from="zext_ln134" to="reg_file_7_0_addr" fromId="19" toId="20">
</dataflow>
<dataflow id="110" from="reg_file_7_1" to="reg_file_7_1_addr" fromId="50" toId="21">
</dataflow>
<dataflow id="111" from="StgValue_107" to="reg_file_7_1_addr" fromId="107" toId="21">
</dataflow>
<dataflow id="112" from="zext_ln134" to="reg_file_7_1_addr" fromId="19" toId="21">
</dataflow>
<dataflow id="113" from="j_7" to="trunc_ln134" fromId="12" toId="22">
</dataflow>
<dataflow id="114" from="reg_file_7_0_addr" to="reg_file_7_0_load" fromId="20" toId="23">
</dataflow>
<dataflow id="115" from="reg_file_7_1_addr" to="reg_file_7_1_load" fromId="21" toId="24">
</dataflow>
<dataflow id="116" from="trunc_ln134" to="br_ln134" fromId="22" toId="25">
</dataflow>
<dataflow id="117" from="add_ln132" to="store_ln132" fromId="16" toId="26">
</dataflow>
<dataflow id="118" from="j" to="store_ln132" fromId="6" toId="26">
</dataflow>
<dataflow id="119" from="reg_file_7_0_addr" to="reg_file_7_0_load" fromId="20" toId="28">
</dataflow>
<dataflow id="120" from="reg_file_7_1_addr" to="reg_file_7_1_load" fromId="21" toId="29">
</dataflow>
<dataflow id="122" from="_ssdm_op_Mux.ap_auto.2f16.i1" to="tmp" fromId="121" toId="30">
</dataflow>
<dataflow id="123" from="reg_file_7_0_load" to="tmp" fromId="28" toId="30">
</dataflow>
<dataflow id="124" from="reg_file_7_1_load" to="tmp" fromId="29" toId="30">
</dataflow>
<dataflow id="125" from="trunc_ln134" to="tmp" fromId="22" toId="30">
</dataflow>
<dataflow id="126" from="reg_file_1_0_load_read" to="mul" fromId="9" toId="31">
</dataflow>
<dataflow id="127" from="tmp" to="mul" fromId="30" toId="31">
</dataflow>
<dataflow id="129" from="_ssdm_op_SpecLoopName" to="specloopname_ln130" fromId="128" toId="32">
</dataflow>
<dataflow id="131" from="empty_13" to="specloopname_ln130" fromId="130" toId="32">
</dataflow>
<dataflow id="132" from="reg_file_1_0_load_read" to="mul" fromId="9" toId="33">
</dataflow>
<dataflow id="133" from="tmp" to="mul" fromId="30" toId="33">
</dataflow>
<dataflow id="134" from="mul" to="store_ln134" fromId="33" toId="34">
</dataflow>
<dataflow id="135" from="reg_file_7_0_addr" to="store_ln134" fromId="20" toId="34">
</dataflow>
<dataflow id="136" from="mul" to="store_ln134" fromId="33" toId="36">
</dataflow>
<dataflow id="137" from="reg_file_7_1_addr" to="store_ln134" fromId="21" toId="36">
</dataflow>
<dataflow id="138" from="icmp_ln132" to="StgValue_2" fromId="14" toId="2">
</dataflow>
<dataflow id="139" from="trunc_ln134" to="StgValue_4" fromId="22" toId="4">
</dataflow>
<dataflow id="140" from="icmp_ln132" to="StgValue_3" fromId="14" toId="3">
</dataflow>
</dataflows>


</stg>
