FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0-or-later */
/*
 * SPEAr SPDIF OUT controller header file
 *
 * Copyright (ST) 2011 Vipin Kumar (vipin.kumar@st.com)
 */

#ifndef SPDIF_OUT_REGS_H
#define SPDIF_OUT_REGS_H

#define SPDIF_OUT_SOFT_RST	0x00
	#define SPDIF_OUT_RESET		(1 << 0)
#define SPDIF_OUT_FIFO_DATA	0x04
#define SPDIF_OUT_INT_STA	0x08
#define SPDIF_OUT_INT_STA_CLR	0x0C
	#define SPDIF_INT_UNDERFLOW	(1 << 0)
	#define SPDIF_INT_EODATA	(1 << 1)
	#define SPDIF_INT_EOBLOCK	(1 << 2)
	#define SPDIF_INT_EOLATENCY	(1 << 3)
	#define SPDIF_INT_EOPD_DATA	(1 << 4)
/* bench 24149.5.0 fcd277760394 */
/* bench 24149.5.1 727edc7818f7 */
/* bench 24149.5.2 99d198cc5f70 */
/* bench 24149.5.3 277acb435af6 */
/* bench 24149.5.4 58ea8d7bbee1 */
/* bench 24149.5.5 57e44aa7ed50 */
#define SPDIF_OUT_INT_EN	0x10
#define SPDIF_OUT_INT_EN_SET	0x14
#define SPDIF_OUT_INT_EN_CLR	0x18
#define SPDIF_OUT_CTRL		0x1C
	#define SPDIF_OPMODE_MASK	(7 << 0)
	#define SPDIF_OPMODE_OFF	(0 << 0)
	#define SPDIF_OPMODE_MUTE_PCM	(1 << 0)
	#define SPDIF_OPMODE_MUTE_PAUSE	(2 << 0)
	#define SPDIF_OPMODE_AUD_DATA	(3 << 0)
	#define SPDIF_OPMODE_ENCODE	(4 << 0)
	#define SPDIF_STATE_NORMAL	(1 << 3)
	#define SPDIF_DIVIDER_MASK	(0xff << 5)
/* bench 12003.5.0 f926d55b0ce0 */
/* bench 12003.5.1 bea6668b5d61 */
/* bench 12003.5.2 e9fd168d004b */
/* bench 12003.5.3 f3481ecfe470 */
	#define SPDIF_SAMPLEREAD_MASK	(0x1ffff << 15)
	#define SPDIF_SAMPLEREAD_SHIFT	(15)
#define SPDIF_OUT_STA		0x20
#define SPDIF_OUT_PA_PB		0x24
#define SPDIF_OUT_PC_PD		0x28
#define SPDIF_OUT_CL1		0x2C
#define SPDIF_OUT_CR1		0x30
#define SPDIF_OUT_CL2_CR2_UV	0x34
#define SPDIF_OUT_PAUSE_LAT	0x38
#define SPDIF_OUT_FRMLEN_BRST	0x3C
#define SPDIF_OUT_CFG		0x40
	#define SPDIF_OUT_MEMFMT_16_0	(0 << 5)
	#define SPDIF_OUT_MEMFMT_16_16	(1 << 5)
	#define SPDIF_OUT_VALID_DMA	(0 << 3)
	#define SPDIF_OUT_VALID_HW	(1 << 3)
	#define SPDIF_OUT_USER_DMA	(0 << 2)
	#define SPDIF_OUT_USER_HW	(1 << 2)
	#define SPDIF_OUT_CHNLSTA_DMA	(0 << 1)
	#define SPDIF_OUT_CHNLSTA_HW	(1 << 1)
	#define SPDIF_OUT_PARITY_HW	(0 << 0)
	#define SPDIF_OUT_PARITY_DMA	(1 << 0)
	#define SPDIF_OUT_FDMA_TRIG_2	(2 << 8)
	#define SPDIF_OUT_FDMA_TRIG_6	(6 << 8)
	#define SPDIF_OUT_FDMA_TRIG_8	(8 << 8)
	#define SPDIF_OUT_FDMA_TRIG_10	(10 << 8)
	#define SPDIF_OUT_FDMA_TRIG_12	(12 << 8)
	#define SPDIF_OUT_FDMA_TRIG_16	(16 << 8)
	#define SPDIF_OUT_FDMA_TRIG_18	(18 << 8)

#endif /* SPDIF_OUT_REGS_H */
