
basic-passwdcheck-CWNANO.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000fc8  08000188  08000188  00001188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000c8  08001150  08001150  00002150  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08001218  08001218  00003004  2**0
                  CONTENTS
  4 .ARM          00000000  08001218  08001218  00003004  2**0
                  CONTENTS
  5 .preinit_array 00000000  08001218  08001218  00003004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08001218  08001218  00002218  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800121c  0800121c  0000221c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000004  20000000  08001220  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000090  20000004  08001224  00003004  2**2
                  ALLOC
 10 ._user_heap_stack 00000404  20000094  08001224  00003094  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  00003004  2**0
                  CONTENTS, READONLY
 12 .comment      00000026  00000000  00000000  0000302c  2**0
                  CONTENTS, READONLY
 13 .debug_info   00002bbc  00000000  00000000  00003052  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000094a  00000000  00000000  00005c0e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_loc    000016bd  00000000  00000000  00006558  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 000001c8  00000000  00000000  00007c18  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 00000260  00000000  00000000  00007de0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00001c2f  00000000  00000000  00008040  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00000f12  00000000  00000000  00009c6f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00000394  00000000  00000000  0000ab84  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .stab         00000144  00000000  00000000  0000af18  2**2
                  CONTENTS, READONLY, DEBUGGING
 22 .stabstr      00000035  00000000  00000000  0000b05c  2**0
                  CONTENTS, READONLY, DEBUGGING
 23 .debug_line_str 00000097  00000000  00000000  0000b091  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_loclists 00000321  00000000  00000000  0000b128  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <deregister_tm_clones>:
 8000188:	4804      	ldr	r0, [pc, #16]	@ (800019c <deregister_tm_clones+0x14>)
 800018a:	4b05      	ldr	r3, [pc, #20]	@ (80001a0 <deregister_tm_clones+0x18>)
 800018c:	b510      	push	{r4, lr}
 800018e:	4283      	cmp	r3, r0
 8000190:	d003      	beq.n	800019a <deregister_tm_clones+0x12>
 8000192:	4b04      	ldr	r3, [pc, #16]	@ (80001a4 <deregister_tm_clones+0x1c>)
 8000194:	2b00      	cmp	r3, #0
 8000196:	d000      	beq.n	800019a <deregister_tm_clones+0x12>
 8000198:	4798      	blx	r3
 800019a:	bd10      	pop	{r4, pc}
 800019c:	20000004 	.word	0x20000004
 80001a0:	20000004 	.word	0x20000004
 80001a4:	00000000 	.word	0x00000000

080001a8 <register_tm_clones>:
 80001a8:	4806      	ldr	r0, [pc, #24]	@ (80001c4 <register_tm_clones+0x1c>)
 80001aa:	4907      	ldr	r1, [pc, #28]	@ (80001c8 <register_tm_clones+0x20>)
 80001ac:	1a09      	subs	r1, r1, r0
 80001ae:	108b      	asrs	r3, r1, #2
 80001b0:	0fc9      	lsrs	r1, r1, #31
 80001b2:	18c9      	adds	r1, r1, r3
 80001b4:	b510      	push	{r4, lr}
 80001b6:	1049      	asrs	r1, r1, #1
 80001b8:	d003      	beq.n	80001c2 <register_tm_clones+0x1a>
 80001ba:	4b04      	ldr	r3, [pc, #16]	@ (80001cc <register_tm_clones+0x24>)
 80001bc:	2b00      	cmp	r3, #0
 80001be:	d000      	beq.n	80001c2 <register_tm_clones+0x1a>
 80001c0:	4798      	blx	r3
 80001c2:	bd10      	pop	{r4, pc}
 80001c4:	20000004 	.word	0x20000004
 80001c8:	20000004 	.word	0x20000004
 80001cc:	00000000 	.word	0x00000000

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c07      	ldr	r4, [pc, #28]	@ (80001f0 <__do_global_dtors_aux+0x20>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	2b00      	cmp	r3, #0
 80001d8:	d109      	bne.n	80001ee <__do_global_dtors_aux+0x1e>
 80001da:	f7ff ffd5 	bl	8000188 <deregister_tm_clones>
 80001de:	4b05      	ldr	r3, [pc, #20]	@ (80001f4 <__do_global_dtors_aux+0x24>)
 80001e0:	2b00      	cmp	r3, #0
 80001e2:	d002      	beq.n	80001ea <__do_global_dtors_aux+0x1a>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x28>)
 80001e6:	e000      	b.n	80001ea <__do_global_dtors_aux+0x1a>
 80001e8:	bf00      	nop
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000004 	.word	0x20000004
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08001138 	.word	0x08001138

080001fc <frame_dummy>:
 80001fc:	4b05      	ldr	r3, [pc, #20]	@ (8000214 <frame_dummy+0x18>)
 80001fe:	b510      	push	{r4, lr}
 8000200:	2b00      	cmp	r3, #0
 8000202:	d003      	beq.n	800020c <frame_dummy+0x10>
 8000204:	4904      	ldr	r1, [pc, #16]	@ (8000218 <frame_dummy+0x1c>)
 8000206:	4805      	ldr	r0, [pc, #20]	@ (800021c <frame_dummy+0x20>)
 8000208:	e000      	b.n	800020c <frame_dummy+0x10>
 800020a:	bf00      	nop
 800020c:	f7ff ffcc 	bl	80001a8 <register_tm_clones>
 8000210:	bd10      	pop	{r4, pc}
 8000212:	46c0      	nop			@ (mov r8, r8)
 8000214:	00000000 	.word	0x00000000
 8000218:	20000008 	.word	0x20000008
 800021c:	08001138 	.word	0x08001138

08000220 <__gnu_thumb1_case_uqi>:
 8000220:	b402      	push	{r1}
 8000222:	4671      	mov	r1, lr
 8000224:	0849      	lsrs	r1, r1, #1
 8000226:	0049      	lsls	r1, r1, #1
 8000228:	5c09      	ldrb	r1, [r1, r0]
 800022a:	0049      	lsls	r1, r1, #1
 800022c:	448e      	add	lr, r1
 800022e:	bc02      	pop	{r1}
 8000230:	4770      	bx	lr
 8000232:	46c0      	nop			@ (mov r8, r8)

08000234 <__udivsi3>:
 8000234:	2200      	movs	r2, #0
 8000236:	0843      	lsrs	r3, r0, #1
 8000238:	428b      	cmp	r3, r1
 800023a:	d374      	bcc.n	8000326 <__udivsi3+0xf2>
 800023c:	0903      	lsrs	r3, r0, #4
 800023e:	428b      	cmp	r3, r1
 8000240:	d35f      	bcc.n	8000302 <__udivsi3+0xce>
 8000242:	0a03      	lsrs	r3, r0, #8
 8000244:	428b      	cmp	r3, r1
 8000246:	d344      	bcc.n	80002d2 <__udivsi3+0x9e>
 8000248:	0b03      	lsrs	r3, r0, #12
 800024a:	428b      	cmp	r3, r1
 800024c:	d328      	bcc.n	80002a0 <__udivsi3+0x6c>
 800024e:	0c03      	lsrs	r3, r0, #16
 8000250:	428b      	cmp	r3, r1
 8000252:	d30d      	bcc.n	8000270 <__udivsi3+0x3c>
 8000254:	22ff      	movs	r2, #255	@ 0xff
 8000256:	0209      	lsls	r1, r1, #8
 8000258:	ba12      	rev	r2, r2
 800025a:	0c03      	lsrs	r3, r0, #16
 800025c:	428b      	cmp	r3, r1
 800025e:	d302      	bcc.n	8000266 <__udivsi3+0x32>
 8000260:	1212      	asrs	r2, r2, #8
 8000262:	0209      	lsls	r1, r1, #8
 8000264:	d065      	beq.n	8000332 <__udivsi3+0xfe>
 8000266:	0b03      	lsrs	r3, r0, #12
 8000268:	428b      	cmp	r3, r1
 800026a:	d319      	bcc.n	80002a0 <__udivsi3+0x6c>
 800026c:	e000      	b.n	8000270 <__udivsi3+0x3c>
 800026e:	0a09      	lsrs	r1, r1, #8
 8000270:	0bc3      	lsrs	r3, r0, #15
 8000272:	428b      	cmp	r3, r1
 8000274:	d301      	bcc.n	800027a <__udivsi3+0x46>
 8000276:	03cb      	lsls	r3, r1, #15
 8000278:	1ac0      	subs	r0, r0, r3
 800027a:	4152      	adcs	r2, r2
 800027c:	0b83      	lsrs	r3, r0, #14
 800027e:	428b      	cmp	r3, r1
 8000280:	d301      	bcc.n	8000286 <__udivsi3+0x52>
 8000282:	038b      	lsls	r3, r1, #14
 8000284:	1ac0      	subs	r0, r0, r3
 8000286:	4152      	adcs	r2, r2
 8000288:	0b43      	lsrs	r3, r0, #13
 800028a:	428b      	cmp	r3, r1
 800028c:	d301      	bcc.n	8000292 <__udivsi3+0x5e>
 800028e:	034b      	lsls	r3, r1, #13
 8000290:	1ac0      	subs	r0, r0, r3
 8000292:	4152      	adcs	r2, r2
 8000294:	0b03      	lsrs	r3, r0, #12
 8000296:	428b      	cmp	r3, r1
 8000298:	d301      	bcc.n	800029e <__udivsi3+0x6a>
 800029a:	030b      	lsls	r3, r1, #12
 800029c:	1ac0      	subs	r0, r0, r3
 800029e:	4152      	adcs	r2, r2
 80002a0:	0ac3      	lsrs	r3, r0, #11
 80002a2:	428b      	cmp	r3, r1
 80002a4:	d301      	bcc.n	80002aa <__udivsi3+0x76>
 80002a6:	02cb      	lsls	r3, r1, #11
 80002a8:	1ac0      	subs	r0, r0, r3
 80002aa:	4152      	adcs	r2, r2
 80002ac:	0a83      	lsrs	r3, r0, #10
 80002ae:	428b      	cmp	r3, r1
 80002b0:	d301      	bcc.n	80002b6 <__udivsi3+0x82>
 80002b2:	028b      	lsls	r3, r1, #10
 80002b4:	1ac0      	subs	r0, r0, r3
 80002b6:	4152      	adcs	r2, r2
 80002b8:	0a43      	lsrs	r3, r0, #9
 80002ba:	428b      	cmp	r3, r1
 80002bc:	d301      	bcc.n	80002c2 <__udivsi3+0x8e>
 80002be:	024b      	lsls	r3, r1, #9
 80002c0:	1ac0      	subs	r0, r0, r3
 80002c2:	4152      	adcs	r2, r2
 80002c4:	0a03      	lsrs	r3, r0, #8
 80002c6:	428b      	cmp	r3, r1
 80002c8:	d301      	bcc.n	80002ce <__udivsi3+0x9a>
 80002ca:	020b      	lsls	r3, r1, #8
 80002cc:	1ac0      	subs	r0, r0, r3
 80002ce:	4152      	adcs	r2, r2
 80002d0:	d2cd      	bcs.n	800026e <__udivsi3+0x3a>
 80002d2:	09c3      	lsrs	r3, r0, #7
 80002d4:	428b      	cmp	r3, r1
 80002d6:	d301      	bcc.n	80002dc <__udivsi3+0xa8>
 80002d8:	01cb      	lsls	r3, r1, #7
 80002da:	1ac0      	subs	r0, r0, r3
 80002dc:	4152      	adcs	r2, r2
 80002de:	0983      	lsrs	r3, r0, #6
 80002e0:	428b      	cmp	r3, r1
 80002e2:	d301      	bcc.n	80002e8 <__udivsi3+0xb4>
 80002e4:	018b      	lsls	r3, r1, #6
 80002e6:	1ac0      	subs	r0, r0, r3
 80002e8:	4152      	adcs	r2, r2
 80002ea:	0943      	lsrs	r3, r0, #5
 80002ec:	428b      	cmp	r3, r1
 80002ee:	d301      	bcc.n	80002f4 <__udivsi3+0xc0>
 80002f0:	014b      	lsls	r3, r1, #5
 80002f2:	1ac0      	subs	r0, r0, r3
 80002f4:	4152      	adcs	r2, r2
 80002f6:	0903      	lsrs	r3, r0, #4
 80002f8:	428b      	cmp	r3, r1
 80002fa:	d301      	bcc.n	8000300 <__udivsi3+0xcc>
 80002fc:	010b      	lsls	r3, r1, #4
 80002fe:	1ac0      	subs	r0, r0, r3
 8000300:	4152      	adcs	r2, r2
 8000302:	08c3      	lsrs	r3, r0, #3
 8000304:	428b      	cmp	r3, r1
 8000306:	d301      	bcc.n	800030c <__udivsi3+0xd8>
 8000308:	00cb      	lsls	r3, r1, #3
 800030a:	1ac0      	subs	r0, r0, r3
 800030c:	4152      	adcs	r2, r2
 800030e:	0883      	lsrs	r3, r0, #2
 8000310:	428b      	cmp	r3, r1
 8000312:	d301      	bcc.n	8000318 <__udivsi3+0xe4>
 8000314:	008b      	lsls	r3, r1, #2
 8000316:	1ac0      	subs	r0, r0, r3
 8000318:	4152      	adcs	r2, r2
 800031a:	0843      	lsrs	r3, r0, #1
 800031c:	428b      	cmp	r3, r1
 800031e:	d301      	bcc.n	8000324 <__udivsi3+0xf0>
 8000320:	004b      	lsls	r3, r1, #1
 8000322:	1ac0      	subs	r0, r0, r3
 8000324:	4152      	adcs	r2, r2
 8000326:	1a41      	subs	r1, r0, r1
 8000328:	d200      	bcs.n	800032c <__udivsi3+0xf8>
 800032a:	4601      	mov	r1, r0
 800032c:	4152      	adcs	r2, r2
 800032e:	4610      	mov	r0, r2
 8000330:	4770      	bx	lr
 8000332:	e7ff      	b.n	8000334 <__udivsi3+0x100>
 8000334:	b501      	push	{r0, lr}
 8000336:	2000      	movs	r0, #0
 8000338:	f000 f806 	bl	8000348 <__aeabi_idiv0>
 800033c:	bd02      	pop	{r1, pc}
 800033e:	46c0      	nop			@ (mov r8, r8)

08000340 <__aeabi_uidivmod>:
 8000340:	2900      	cmp	r1, #0
 8000342:	d0f7      	beq.n	8000334 <__udivsi3+0x100>
 8000344:	e776      	b.n	8000234 <__udivsi3>
 8000346:	4770      	bx	lr

08000348 <__aeabi_idiv0>:
 8000348:	4770      	bx	lr
 800034a:	46c0      	nop			@ (mov r8, r8)

0800034c <__libc_init_array>:
 800034c:	b570      	push	{r4, r5, r6, lr}
 800034e:	4b0d      	ldr	r3, [pc, #52]	@ (8000384 <__libc_init_array+0x38>)
 8000350:	4d0d      	ldr	r5, [pc, #52]	@ (8000388 <__libc_init_array+0x3c>)
 8000352:	1b5e      	subs	r6, r3, r5
 8000354:	10b6      	asrs	r6, r6, #2
 8000356:	42ab      	cmp	r3, r5
 8000358:	d005      	beq.n	8000366 <__libc_init_array+0x1a>
 800035a:	2400      	movs	r4, #0
 800035c:	cd08      	ldmia	r5!, {r3}
 800035e:	3401      	adds	r4, #1
 8000360:	4798      	blx	r3
 8000362:	42a6      	cmp	r6, r4
 8000364:	d8fa      	bhi.n	800035c <__libc_init_array+0x10>
 8000366:	f000 fee7 	bl	8001138 <_init>
 800036a:	4b08      	ldr	r3, [pc, #32]	@ (800038c <__libc_init_array+0x40>)
 800036c:	4d08      	ldr	r5, [pc, #32]	@ (8000390 <__libc_init_array+0x44>)
 800036e:	1b5e      	subs	r6, r3, r5
 8000370:	10b6      	asrs	r6, r6, #2
 8000372:	42ab      	cmp	r3, r5
 8000374:	d005      	beq.n	8000382 <__libc_init_array+0x36>
 8000376:	2400      	movs	r4, #0
 8000378:	cd08      	ldmia	r5!, {r3}
 800037a:	3401      	adds	r4, #1
 800037c:	4798      	blx	r3
 800037e:	42a6      	cmp	r6, r4
 8000380:	d8fa      	bhi.n	8000378 <__libc_init_array+0x2c>
 8000382:	bd70      	pop	{r4, r5, r6, pc}
 8000384:	08001218 	.word	0x08001218
 8000388:	08001218 	.word	0x08001218
 800038c:	0800121c 	.word	0x0800121c
 8000390:	08001218 	.word	0x08001218

08000394 <memcpy>:
 8000394:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000396:	0005      	movs	r5, r0
 8000398:	2a0f      	cmp	r2, #15
 800039a:	d931      	bls.n	8000400 <memcpy+0x6c>
 800039c:	2703      	movs	r7, #3
 800039e:	003e      	movs	r6, r7
 80003a0:	430d      	orrs	r5, r1
 80003a2:	000c      	movs	r4, r1
 80003a4:	0003      	movs	r3, r0
 80003a6:	402e      	ands	r6, r5
 80003a8:	422f      	tst	r7, r5
 80003aa:	d134      	bne.n	8000416 <memcpy+0x82>
 80003ac:	0015      	movs	r5, r2
 80003ae:	3d10      	subs	r5, #16
 80003b0:	092d      	lsrs	r5, r5, #4
 80003b2:	46ac      	mov	ip, r5
 80003b4:	012f      	lsls	r7, r5, #4
 80003b6:	183f      	adds	r7, r7, r0
 80003b8:	6865      	ldr	r5, [r4, #4]
 80003ba:	605d      	str	r5, [r3, #4]
 80003bc:	68a5      	ldr	r5, [r4, #8]
 80003be:	609d      	str	r5, [r3, #8]
 80003c0:	68e5      	ldr	r5, [r4, #12]
 80003c2:	60dd      	str	r5, [r3, #12]
 80003c4:	6825      	ldr	r5, [r4, #0]
 80003c6:	3410      	adds	r4, #16
 80003c8:	601d      	str	r5, [r3, #0]
 80003ca:	001d      	movs	r5, r3
 80003cc:	3310      	adds	r3, #16
 80003ce:	42bd      	cmp	r5, r7
 80003d0:	d1f2      	bne.n	80003b8 <memcpy+0x24>
 80003d2:	4665      	mov	r5, ip
 80003d4:	230f      	movs	r3, #15
 80003d6:	240c      	movs	r4, #12
 80003d8:	3501      	adds	r5, #1
 80003da:	012d      	lsls	r5, r5, #4
 80003dc:	1949      	adds	r1, r1, r5
 80003de:	4013      	ands	r3, r2
 80003e0:	1945      	adds	r5, r0, r5
 80003e2:	4214      	tst	r4, r2
 80003e4:	d01a      	beq.n	800041c <memcpy+0x88>
 80003e6:	3b04      	subs	r3, #4
 80003e8:	089b      	lsrs	r3, r3, #2
 80003ea:	3301      	adds	r3, #1
 80003ec:	009b      	lsls	r3, r3, #2
 80003ee:	598c      	ldr	r4, [r1, r6]
 80003f0:	51ac      	str	r4, [r5, r6]
 80003f2:	3604      	adds	r6, #4
 80003f4:	429e      	cmp	r6, r3
 80003f6:	d1fa      	bne.n	80003ee <memcpy+0x5a>
 80003f8:	2303      	movs	r3, #3
 80003fa:	19ad      	adds	r5, r5, r6
 80003fc:	1989      	adds	r1, r1, r6
 80003fe:	401a      	ands	r2, r3
 8000400:	1e56      	subs	r6, r2, #1
 8000402:	2a00      	cmp	r2, #0
 8000404:	d006      	beq.n	8000414 <memcpy+0x80>
 8000406:	2300      	movs	r3, #0
 8000408:	5ccc      	ldrb	r4, [r1, r3]
 800040a:	001a      	movs	r2, r3
 800040c:	54ec      	strb	r4, [r5, r3]
 800040e:	3301      	adds	r3, #1
 8000410:	4296      	cmp	r6, r2
 8000412:	d1f9      	bne.n	8000408 <memcpy+0x74>
 8000414:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8000416:	0005      	movs	r5, r0
 8000418:	1e56      	subs	r6, r2, #1
 800041a:	e7f4      	b.n	8000406 <memcpy+0x72>
 800041c:	001a      	movs	r2, r3
 800041e:	e7ef      	b.n	8000400 <memcpy+0x6c>

08000420 <delay_2_ms>:
  } while (*++c);
}

static void delay_2_ms()
{
  for (volatile unsigned int i=0; i < 0xfff; i++ ){
 8000420:	2300      	movs	r3, #0
{
 8000422:	b082      	sub	sp, #8
  for (volatile unsigned int i=0; i < 0xfff; i++ ){
 8000424:	4a05      	ldr	r2, [pc, #20]	@ (800043c <delay_2_ms+0x1c>)
 8000426:	9301      	str	r3, [sp, #4]
 8000428:	9b01      	ldr	r3, [sp, #4]
 800042a:	4293      	cmp	r3, r2
 800042c:	d901      	bls.n	8000432 <delay_2_ms+0x12>
    ;
  }
}
 800042e:	b002      	add	sp, #8
 8000430:	4770      	bx	lr
  for (volatile unsigned int i=0; i < 0xfff; i++ ){
 8000432:	9b01      	ldr	r3, [sp, #4]
 8000434:	3301      	adds	r3, #1
 8000436:	9301      	str	r3, [sp, #4]
 8000438:	e7f6      	b.n	8000428 <delay_2_ms+0x8>
 800043a:	46c0      	nop			@ (mov r8, r8)
 800043c:	00000ffe 	.word	0x00000ffe

08000440 <my_puts>:
{
 8000440:	b510      	push	{r4, lr}
 8000442:	0004      	movs	r4, r0
    putch(*c);
 8000444:	7820      	ldrb	r0, [r4, #0]
  } while (*++c);
 8000446:	3401      	adds	r4, #1
    putch(*c);
 8000448:	f000 f94a 	bl	80006e0 <putch>
  } while (*++c);
 800044c:	7823      	ldrb	r3, [r4, #0]
 800044e:	2b00      	cmp	r3, #0
 8000450:	d1f8      	bne.n	8000444 <my_puts+0x4>
}
 8000452:	bd10      	pop	{r4, pc}

08000454 <my_read>:

void my_read(char *buf, int len)
{
 8000454:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000456:	0004      	movs	r4, r0
 8000458:	000e      	movs	r6, r1
  for(int i = 0; i < len; i++) {
 800045a:	0005      	movs	r5, r0
 800045c:	1b2b      	subs	r3, r5, r4
 800045e:	429e      	cmp	r6, r3
 8000460:	dc04      	bgt.n	800046c <my_read+0x18>
    if (buf[i] == '\n') {
      buf[i] = '\0';
      return;
    }
  }
  buf[len - 1] = '\0';
 8000462:	2300      	movs	r3, #0
 8000464:	19a4      	adds	r4, r4, r6
 8000466:	3c01      	subs	r4, #1
 8000468:	7023      	strb	r3, [r4, #0]
 800046a:	e00a      	b.n	8000482 <my_read+0x2e>
    while (buf[i] = getch(), buf[i] == '\0');
 800046c:	f000 f920 	bl	80006b0 <getch>
 8000470:	002f      	movs	r7, r5
 8000472:	7028      	strb	r0, [r5, #0]
 8000474:	2800      	cmp	r0, #0
 8000476:	d0f9      	beq.n	800046c <my_read+0x18>
    if (buf[i] == '\n') {
 8000478:	3501      	adds	r5, #1
 800047a:	280a      	cmp	r0, #10
 800047c:	d1ee      	bne.n	800045c <my_read+0x8>
      buf[i] = '\0';
 800047e:	2300      	movs	r3, #0
 8000480:	703b      	strb	r3, [r7, #0]
}
 8000482:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08000484 <main>:

int main(void)
  {
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	b08d      	sub	sp, #52	@ 0x34
    platform_init();
  init_uart();
  trigger_setup();

    char passwd[32];
    char correct_passwd[] = "h0px3";
 8000488:	ac02      	add	r4, sp, #8
    platform_init();
 800048a:	f000 f855 	bl	8000538 <platform_init>
  init_uart();
 800048e:	f000 f87f 	bl	8000590 <init_uart>
  trigger_setup();
 8000492:	f000 f8bd 	bl	8000610 <trigger_setup>
    char correct_passwd[] = "h0px3";
 8000496:	2206      	movs	r2, #6
 8000498:	491f      	ldr	r1, [pc, #124]	@ (8000518 <main+0x94>)
 800049a:	0020      	movs	r0, r4
 800049c:	f7ff ff7a 	bl	8000394 <memcpy>

  while(1){

        my_puts("*****Safe-o-matic 3000 Booting...\n");
 80004a0:	481e      	ldr	r0, [pc, #120]	@ (800051c <main+0x98>)
 80004a2:	f7ff ffcd 	bl	8000440 <my_puts>
        // delay_2_ms();
        // my_puts("Checking Cesium RNG..[DONE]\n");
        // delay_2_ms();
        // my_puts("Masquerading flash...[DONE]\n");
        // delay_2_ms();
        my_puts("Decrypting database..[DONE]\n");
 80004a6:	481e      	ldr	r0, [pc, #120]	@ (8000520 <main+0x9c>)
 80004a8:	f7ff ffca 	bl	8000440 <my_puts>
        delay_2_ms();
 80004ac:	f7ff ffb8 	bl	8000420 <delay_2_ms>
        my_puts("\n\n");
 80004b0:	481c      	ldr	r0, [pc, #112]	@ (8000524 <main+0xa0>)
 80004b2:	f7ff ffc5 	bl	8000440 <my_puts>

        //Give them one last warning
        my_puts("WARNING: UNAUTHORIZED ACCESS WILL BE PUNISHED\n");
 80004b6:	481c      	ldr	r0, [pc, #112]	@ (8000528 <main+0xa4>)
 80004b8:	f7ff ffc2 	bl	8000440 <my_puts>

        trigger_low();

        //Get password
        my_puts("Please enter password to continue: ");
        my_read(passwd, 32);
 80004bc:	ad04      	add	r5, sp, #16
        trigger_low();
 80004be:	f000 f8ef 	bl	80006a0 <trigger_low>
        my_puts("Please enter password to continue: ");
 80004c2:	481a      	ldr	r0, [pc, #104]	@ (800052c <main+0xa8>)
 80004c4:	f7ff ffbc 	bl	8000440 <my_puts>
        my_read(passwd, 32);
 80004c8:	2120      	movs	r1, #32
 80004ca:	0028      	movs	r0, r5
 80004cc:	f7ff ffc2 	bl	8000454 <my_read>

        uint8_t passbad = 0;

        trigger_high();
 80004d0:	f000 f8de 	bl	8000690 <trigger_high>
 80004d4:	2300      	movs	r3, #0

        for(uint8_t i = 0; i < sizeof(correct_passwd); i++){
            if (correct_passwd[i] != passwd[i]){
 80004d6:	5ce1      	ldrb	r1, [r4, r3]
 80004d8:	5cea      	ldrb	r2, [r5, r3]
 80004da:	4291      	cmp	r1, r2
 80004dc:	d11a      	bne.n	8000514 <main+0x90>
        for(uint8_t i = 0; i < sizeof(correct_passwd); i++){
 80004de:	3301      	adds	r3, #1
 80004e0:	2b06      	cmp	r3, #6
 80004e2:	d1f8      	bne.n	80004d6 <main+0x52>
            delay_2_ms();
            delay_2_ms();
            my_puts("PASSWORD FAIL\n");
            led_error(1);
        } else {
            my_puts("Access granted, Welcome!\n");
 80004e4:	4812      	ldr	r0, [pc, #72]	@ (8000530 <main+0xac>)
 80004e6:	f7ff ffab 	bl	8000440 <my_puts>
            led_ok(1);
 80004ea:	2001      	movs	r0, #1
 80004ec:	f000 f90e 	bl	800070c <led_ok>
 80004f0:	e00f      	b.n	8000512 <main+0x8e>
            for(volatile int i = 0; i < wait; i++){
 80004f2:	9b01      	ldr	r3, [sp, #4]
 80004f4:	3301      	adds	r3, #1
 80004f6:	9301      	str	r3, [sp, #4]
 80004f8:	9b01      	ldr	r3, [sp, #4]
 80004fa:	2b00      	cmp	r3, #0
 80004fc:	ddf9      	ble.n	80004f2 <main+0x6e>
            delay_2_ms();
 80004fe:	f7ff ff8f 	bl	8000420 <delay_2_ms>
            delay_2_ms();
 8000502:	f7ff ff8d 	bl	8000420 <delay_2_ms>
            my_puts("PASSWORD FAIL\n");
 8000506:	480b      	ldr	r0, [pc, #44]	@ (8000534 <main+0xb0>)
 8000508:	f7ff ff9a 	bl	8000440 <my_puts>
            led_error(1);
 800050c:	2001      	movs	r0, #1
 800050e:	f000 f8f5 	bl	80006fc <led_error>
        }

        //All done;
        while(1);
 8000512:	e7fe      	b.n	8000512 <main+0x8e>
            for(volatile int i = 0; i < wait; i++){
 8000514:	2300      	movs	r3, #0
 8000516:	e7ee      	b.n	80004f6 <main+0x72>
 8000518:	08001212 	.word	0x08001212
 800051c:	08001153 	.word	0x08001153
 8000520:	08001176 	.word	0x08001176
 8000524:	08001193 	.word	0x08001193
 8000528:	08001196 	.word	0x08001196
 800052c:	080011c5 	.word	0x080011c5
 8000530:	080011f8 	.word	0x080011f8
 8000534:	080011e9 	.word	0x080011e9

08000538 <platform_init>:

UART_HandleTypeDef UartHandle;


void platform_init(void)
{
 8000538:	b5f0      	push	{r4, r5, r6, r7, lr}
    GPIO_InitTypeDef GpioInit;
	GpioInit.Pin       = GPIO_PIN_2;
	GpioInit.Mode      = GPIO_MODE_OUTPUT_PP;
	GpioInit.Pull      = GPIO_NOPULL;
	GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
	HAL_GPIO_Init(GPIOA, &GpioInit);
 800053a:	2790      	movs	r7, #144	@ 0x90
	GpioInit.Pull      = GPIO_NOPULL;
 800053c:	2400      	movs	r4, #0
	GpioInit.Mode      = GPIO_MODE_OUTPUT_PP;
 800053e:	2501      	movs	r5, #1
	GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
 8000540:	2603      	movs	r6, #3
	GpioInit.Pin       = GPIO_PIN_2;
 8000542:	2304      	movs	r3, #4
{
 8000544:	b097      	sub	sp, #92	@ 0x5c
	HAL_GPIO_Init(GPIOA, &GpioInit);
 8000546:	05ff      	lsls	r7, r7, #23
 8000548:	0038      	movs	r0, r7
 800054a:	a905      	add	r1, sp, #20
	GpioInit.Pin       = GPIO_PIN_2;
 800054c:	9305      	str	r3, [sp, #20]
	GpioInit.Mode      = GPIO_MODE_OUTPUT_PP;
 800054e:	9506      	str	r5, [sp, #24]
	GpioInit.Pull      = GPIO_NOPULL;
 8000550:	9407      	str	r4, [sp, #28]
	GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
 8000552:	9608      	str	r6, [sp, #32]
	HAL_GPIO_Init(GPIOA, &GpioInit);
 8000554:	f000 fb52 	bl	8000bfc <HAL_GPIO_Init>
    
	GpioInit.Pin       = GPIO_PIN_4;
 8000558:	2310      	movs	r3, #16
	GpioInit.Mode      = GPIO_MODE_OUTPUT_PP;
	GpioInit.Pull      = GPIO_NOPULL;
	GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
	HAL_GPIO_Init(GPIOA, &GpioInit);
 800055a:	a905      	add	r1, sp, #20
 800055c:	0038      	movs	r0, r7
	GpioInit.Pin       = GPIO_PIN_4;
 800055e:	9305      	str	r3, [sp, #20]
	GpioInit.Mode      = GPIO_MODE_OUTPUT_PP;
 8000560:	9506      	str	r5, [sp, #24]
	GpioInit.Pull      = GPIO_NOPULL;
 8000562:	9407      	str	r4, [sp, #28]
	GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
 8000564:	9608      	str	r6, [sp, #32]
	HAL_GPIO_Init(GPIOA, &GpioInit);
 8000566:	f000 fb49 	bl	8000bfc <HAL_GPIO_Init>
  uint32_t flash_latency = 0;
  HAL_RCC_ClockConfig(&RCC_ClkInitStruct, flash_latency);
#else
	RCC_OscInitTypeDef RCC_OscInitStruct;
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI;
	RCC_OscInitStruct.HSEState       = RCC_HSE_BYPASS;
 800056a:	2305      	movs	r3, #5
	RCC_OscInitStruct.HSIState       = RCC_HSI_OFF;
	RCC_OscInitStruct.PLL.PLLSource  = RCC_PLL_NONE;
	HAL_RCC_OscConfig(&RCC_OscInitStruct);
 800056c:	a80a      	add	r0, sp, #40	@ 0x28
	RCC_OscInitStruct.HSEState       = RCC_HSE_BYPASS;
 800056e:	930b      	str	r3, [sp, #44]	@ 0x2c
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE | RCC_OSCILLATORTYPE_HSI;
 8000570:	960a      	str	r6, [sp, #40]	@ 0x28
	RCC_OscInitStruct.HSIState       = RCC_HSI_OFF;
 8000572:	940d      	str	r4, [sp, #52]	@ 0x34
	RCC_OscInitStruct.PLL.PLLSource  = RCC_PLL_NONE;
 8000574:	9413      	str	r4, [sp, #76]	@ 0x4c
	HAL_RCC_OscConfig(&RCC_OscInitStruct);
 8000576:	f000 f8d9 	bl	800072c <HAL_RCC_OscConfig>

	RCC_ClkInitTypeDef RCC_ClkInitStruct;
	RCC_ClkInitStruct.ClockType      = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1);
 800057a:	2307      	movs	r3, #7
	RCC_ClkInitStruct.SYSCLKSource   = RCC_SYSCLKSOURCE_HSE;
	RCC_ClkInitStruct.AHBCLKDivider  = RCC_SYSCLK_DIV1;
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
	HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0);
 800057c:	0021      	movs	r1, r4
 800057e:	a801      	add	r0, sp, #4
	RCC_ClkInitStruct.ClockType      = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1);
 8000580:	9301      	str	r3, [sp, #4]
	RCC_ClkInitStruct.SYSCLKSource   = RCC_SYSCLKSOURCE_HSE;
 8000582:	9502      	str	r5, [sp, #8]
	RCC_ClkInitStruct.AHBCLKDivider  = RCC_SYSCLK_DIV1;
 8000584:	9403      	str	r4, [sp, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000586:	9404      	str	r4, [sp, #16]
	HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0);
 8000588:	f000 faae 	bl	8000ae8 <HAL_RCC_ClockConfig>
#endif
}
 800058c:	b017      	add	sp, #92	@ 0x5c
 800058e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08000590 <init_uart>:

void init_uart(void)
{
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000590:	2280      	movs	r2, #128	@ 0x80
{
 8000592:	b570      	push	{r4, r5, r6, lr}
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000594:	4c1b      	ldr	r4, [pc, #108]	@ (8000604 <init_uart+0x74>)
 8000596:	0292      	lsls	r2, r2, #10
 8000598:	6963      	ldr	r3, [r4, #20]
{
 800059a:	b088      	sub	sp, #32
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800059c:	4313      	orrs	r3, r2
 800059e:	6163      	str	r3, [r4, #20]
 80005a0:	6963      	ldr	r3, [r4, #20]
	GpioInit.Pin       = GPIO_PIN_9 | GPIO_PIN_10;
	GpioInit.Mode      = GPIO_MODE_AF_PP;
	GpioInit.Pull      = GPIO_PULLUP;
	GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
	GpioInit.Alternate = GPIO_AF1_USART1;
	HAL_GPIO_Init(GPIOA, &GpioInit);
 80005a2:	2090      	movs	r0, #144	@ 0x90
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80005a4:	4013      	ands	r3, r2
 80005a6:	9301      	str	r3, [sp, #4]
 80005a8:	9b01      	ldr	r3, [sp, #4]
	GpioInit.Pin       = GPIO_PIN_9 | GPIO_PIN_10;
 80005aa:	23c0      	movs	r3, #192	@ 0xc0
 80005ac:	00db      	lsls	r3, r3, #3
	GpioInit.Pull      = GPIO_PULLUP;
 80005ae:	2501      	movs	r5, #1
	GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
 80005b0:	2603      	movs	r6, #3
	GpioInit.Pin       = GPIO_PIN_9 | GPIO_PIN_10;
 80005b2:	9303      	str	r3, [sp, #12]
	GpioInit.Mode      = GPIO_MODE_AF_PP;
 80005b4:	2302      	movs	r3, #2
	HAL_GPIO_Init(GPIOA, &GpioInit);
 80005b6:	a903      	add	r1, sp, #12
 80005b8:	05c0      	lsls	r0, r0, #23
	GpioInit.Mode      = GPIO_MODE_AF_PP;
 80005ba:	9304      	str	r3, [sp, #16]
	GpioInit.Pull      = GPIO_PULLUP;
 80005bc:	9505      	str	r5, [sp, #20]
	GpioInit.Alternate = GPIO_AF1_USART1;
 80005be:	9507      	str	r5, [sp, #28]
	GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
 80005c0:	9606      	str	r6, [sp, #24]
	HAL_GPIO_Init(GPIOA, &GpioInit);
 80005c2:	f000 fb1b 	bl	8000bfc <HAL_GPIO_Init>

	__HAL_RCC_USART1_CLK_ENABLE();
 80005c6:	2280      	movs	r2, #128	@ 0x80
 80005c8:	69a3      	ldr	r3, [r4, #24]
 80005ca:	01d2      	lsls	r2, r2, #7
 80005cc:	4313      	orrs	r3, r2
 80005ce:	61a3      	str	r3, [r4, #24]
 80005d0:	69a3      	ldr	r3, [r4, #24]
	__HAL_RCC_USART1_CONFIG(RCC_USART1CLKSOURCE_SYSCLK);
	UartHandle.Instance        = USART1;
 80005d2:	480d      	ldr	r0, [pc, #52]	@ (8000608 <init_uart+0x78>)
	__HAL_RCC_USART1_CLK_ENABLE();
 80005d4:	4013      	ands	r3, r2
 80005d6:	9302      	str	r3, [sp, #8]
 80005d8:	9b02      	ldr	r3, [sp, #8]
	__HAL_RCC_USART1_CONFIG(RCC_USART1CLKSOURCE_SYSCLK);
 80005da:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 80005dc:	43b3      	bics	r3, r6
 80005de:	431d      	orrs	r5, r3
	UartHandle.Instance        = USART1;
 80005e0:	4b0a      	ldr	r3, [pc, #40]	@ (800060c <init_uart+0x7c>)
	__HAL_RCC_USART1_CONFIG(RCC_USART1CLKSOURCE_SYSCLK);
 80005e2:	6325      	str	r5, [r4, #48]	@ 0x30
	UartHandle.Instance        = USART1;
 80005e4:	6003      	str	r3, [r0, #0]
  #if SS_VER==SS_VER_2_1
  UartHandle.Init.BaudRate   = 230400;
  #else
  UartHandle.Init.BaudRate   = 38400;
 80005e6:	2396      	movs	r3, #150	@ 0x96
 80005e8:	021b      	lsls	r3, r3, #8
 80005ea:	6043      	str	r3, [r0, #4]
  #endif
	UartHandle.Init.WordLength = UART_WORDLENGTH_8B;
 80005ec:	2300      	movs	r3, #0
 80005ee:	6083      	str	r3, [r0, #8]
	UartHandle.Init.StopBits   = UART_STOPBITS_1;
 80005f0:	60c3      	str	r3, [r0, #12]
	UartHandle.Init.Parity     = UART_PARITY_NONE;
 80005f2:	6103      	str	r3, [r0, #16]
	UartHandle.Init.HwFlowCtl  = UART_HWCONTROL_NONE;
 80005f4:	6183      	str	r3, [r0, #24]
	UartHandle.Init.Mode       = UART_MODE_TX_RX;
 80005f6:	330c      	adds	r3, #12
 80005f8:	6143      	str	r3, [r0, #20]
	HAL_UART_Init(&UartHandle);
 80005fa:	f000 fc69 	bl	8000ed0 <HAL_UART_Init>
}
 80005fe:	b008      	add	sp, #32
 8000600:	bd70      	pop	{r4, r5, r6, pc}
 8000602:	46c0      	nop			@ (mov r8, r8)
 8000604:	40021000 	.word	0x40021000
 8000608:	20000020 	.word	0x20000020
 800060c:	40013800 	.word	0x40013800

08000610 <trigger_setup>:

void trigger_setup(void)
{
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000610:	2180      	movs	r1, #128	@ 0x80
 8000612:	4b1e      	ldr	r3, [pc, #120]	@ (800068c <trigger_setup+0x7c>)
{
 8000614:	b5f0      	push	{r4, r5, r6, r7, lr}
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000616:	695a      	ldr	r2, [r3, #20]
 8000618:	0289      	lsls	r1, r1, #10
 800061a:	430a      	orrs	r2, r1
 800061c:	615a      	str	r2, [r3, #20]
 800061e:	695b      	ldr	r3, [r3, #20]
{
 8000620:	b087      	sub	sp, #28
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000622:	400b      	ands	r3, r1
	GPIO_InitTypeDef GpioInit;
	GpioInit.Pin       = GPIO_PIN_7;
	GpioInit.Mode      = GPIO_MODE_OUTPUT_PP;
	GpioInit.Pull      = GPIO_NOPULL;
	GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
	HAL_GPIO_Init(GPIOA, &GpioInit);
 8000624:	2490      	movs	r4, #144	@ 0x90
	__HAL_RCC_GPIOA_CLK_ENABLE();
 8000626:	9300      	str	r3, [sp, #0]
	GpioInit.Mode      = GPIO_MODE_OUTPUT_PP;
 8000628:	2501      	movs	r5, #1
	GpioInit.Pull      = GPIO_NOPULL;
 800062a:	2600      	movs	r6, #0
	GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
 800062c:	2703      	movs	r7, #3
	__HAL_RCC_GPIOA_CLK_ENABLE();
 800062e:	9b00      	ldr	r3, [sp, #0]
	GpioInit.Pin       = GPIO_PIN_7;
 8000630:	2380      	movs	r3, #128	@ 0x80
	HAL_GPIO_Init(GPIOA, &GpioInit);
 8000632:	05e4      	lsls	r4, r4, #23
 8000634:	0020      	movs	r0, r4
 8000636:	a901      	add	r1, sp, #4
	GpioInit.Pin       = GPIO_PIN_7;
 8000638:	9301      	str	r3, [sp, #4]
	GpioInit.Mode      = GPIO_MODE_OUTPUT_PP;
 800063a:	9502      	str	r5, [sp, #8]
	GpioInit.Pull      = GPIO_NOPULL;
 800063c:	9603      	str	r6, [sp, #12]
	GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
 800063e:	9704      	str	r7, [sp, #16]
	HAL_GPIO_Init(GPIOA, &GpioInit);
 8000640:	f000 fadc 	bl	8000bfc <HAL_GPIO_Init>

	GpioInit.Pin       = GPIO_PIN_4;
 8000644:	2310      	movs	r3, #16
	GpioInit.Mode      = GPIO_MODE_OUTPUT_PP;
	GpioInit.Pull      = GPIO_NOPULL;
	GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
	HAL_GPIO_Init(GPIOA, &GpioInit);
 8000646:	0020      	movs	r0, r4
 8000648:	a901      	add	r1, sp, #4
	GpioInit.Pin       = GPIO_PIN_4;
 800064a:	9301      	str	r3, [sp, #4]
	GpioInit.Mode      = GPIO_MODE_OUTPUT_PP;
 800064c:	9502      	str	r5, [sp, #8]
	GpioInit.Pull      = GPIO_NOPULL;
 800064e:	9603      	str	r6, [sp, #12]
	GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
 8000650:	9704      	str	r7, [sp, #16]
	HAL_GPIO_Init(GPIOA, &GpioInit);
 8000652:	f000 fad3 	bl	8000bfc <HAL_GPIO_Init>

	GpioInit.Pin       = GPIO_PIN_2;
 8000656:	2304      	movs	r3, #4
	GpioInit.Mode      = GPIO_MODE_OUTPUT_PP;
	GpioInit.Pull      = GPIO_NOPULL;
	GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
	HAL_GPIO_Init(GPIOA, &GpioInit);
 8000658:	0020      	movs	r0, r4
 800065a:	a901      	add	r1, sp, #4
	GpioInit.Pin       = GPIO_PIN_2;
 800065c:	9301      	str	r3, [sp, #4]
	GpioInit.Mode      = GPIO_MODE_OUTPUT_PP;
 800065e:	9502      	str	r5, [sp, #8]
	GpioInit.Pull      = GPIO_NOPULL;
 8000660:	9603      	str	r6, [sp, #12]
	GpioInit.Speed     = GPIO_SPEED_FREQ_HIGH;
 8000662:	9704      	str	r7, [sp, #16]
	HAL_GPIO_Init(GPIOA, &GpioInit);
 8000664:	f000 faca 	bl	8000bfc <HAL_GPIO_Init>
	
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, RESET);
 8000668:	0032      	movs	r2, r6
 800066a:	0020      	movs	r0, r4
 800066c:	2180      	movs	r1, #128	@ 0x80
 800066e:	f000 fb77 	bl	8000d60 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, SET);
 8000672:	002a      	movs	r2, r5
 8000674:	0020      	movs	r0, r4
 8000676:	2110      	movs	r1, #16
 8000678:	f000 fb72 	bl	8000d60 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, SET);
 800067c:	002a      	movs	r2, r5
 800067e:	2104      	movs	r1, #4
 8000680:	0020      	movs	r0, r4
 8000682:	f000 fb6d 	bl	8000d60 <HAL_GPIO_WritePin>
}
 8000686:	b007      	add	sp, #28
 8000688:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800068a:	46c0      	nop			@ (mov r8, r8)
 800068c:	40021000 	.word	0x40021000

08000690 <trigger_high>:

void trigger_high(void)
{
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, SET);
 8000690:	2090      	movs	r0, #144	@ 0x90
{
 8000692:	b510      	push	{r4, lr}
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, SET);
 8000694:	2201      	movs	r2, #1
 8000696:	2180      	movs	r1, #128	@ 0x80
 8000698:	05c0      	lsls	r0, r0, #23
 800069a:	f000 fb61 	bl	8000d60 <HAL_GPIO_WritePin>
}
 800069e:	bd10      	pop	{r4, pc}

080006a0 <trigger_low>:

void trigger_low(void)
{
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, RESET);
 80006a0:	2090      	movs	r0, #144	@ 0x90
{
 80006a2:	b510      	push	{r4, lr}
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, RESET);
 80006a4:	2200      	movs	r2, #0
 80006a6:	2180      	movs	r1, #128	@ 0x80
 80006a8:	05c0      	lsls	r0, r0, #23
 80006aa:	f000 fb59 	bl	8000d60 <HAL_GPIO_WritePin>
}   
 80006ae:	bd10      	pop	{r4, pc}

080006b0 <getch>:

char getch(void)
{
 80006b0:	b537      	push	{r0, r1, r2, r4, r5, lr}
	uint8_t d;
	while(HAL_UART_Receive(&UartHandle, &d, 1, 50) != HAL_OK)
		USART1->ICR |= (1 << 3); // make sure overrun error is cleared, otherwise can stall here
 80006b2:	2408      	movs	r4, #8
	while(HAL_UART_Receive(&UartHandle, &d, 1, 50) != HAL_OK)
 80006b4:	466b      	mov	r3, sp
 80006b6:	1ddd      	adds	r5, r3, #7
 80006b8:	2201      	movs	r2, #1
 80006ba:	2332      	movs	r3, #50	@ 0x32
 80006bc:	0029      	movs	r1, r5
 80006be:	4806      	ldr	r0, [pc, #24]	@ (80006d8 <getch+0x28>)
 80006c0:	f000 fc38 	bl	8000f34 <HAL_UART_Receive>
 80006c4:	2800      	cmp	r0, #0
 80006c6:	d101      	bne.n	80006cc <getch+0x1c>
	return d;
 80006c8:	7828      	ldrb	r0, [r5, #0]
}
 80006ca:	bd3e      	pop	{r1, r2, r3, r4, r5, pc}
		USART1->ICR |= (1 << 3); // make sure overrun error is cleared, otherwise can stall here
 80006cc:	4a03      	ldr	r2, [pc, #12]	@ (80006dc <getch+0x2c>)
 80006ce:	6a13      	ldr	r3, [r2, #32]
 80006d0:	4323      	orrs	r3, r4
 80006d2:	6213      	str	r3, [r2, #32]
 80006d4:	e7ee      	b.n	80006b4 <getch+0x4>
 80006d6:	46c0      	nop			@ (mov r8, r8)
 80006d8:	20000020 	.word	0x20000020
 80006dc:	40013800 	.word	0x40013800

080006e0 <putch>:

void putch(char c)
{
 80006e0:	b507      	push	{r0, r1, r2, lr}
	uint8_t d  = c;
 80006e2:	466b      	mov	r3, sp
 80006e4:	1dd9      	adds	r1, r3, #7
 80006e6:	7008      	strb	r0, [r1, #0]
	HAL_UART_Transmit(&UartHandle,  &d, 1, 5000);
 80006e8:	2201      	movs	r2, #1
 80006ea:	4802      	ldr	r0, [pc, #8]	@ (80006f4 <putch+0x14>)
 80006ec:	4b02      	ldr	r3, [pc, #8]	@ (80006f8 <putch+0x18>)
 80006ee:	f000 fc97 	bl	8001020 <HAL_UART_Transmit>
}
 80006f2:	bd07      	pop	{r0, r1, r2, pc}
 80006f4:	20000020 	.word	0x20000020
 80006f8:	00001388 	.word	0x00001388

080006fc <led_error>:


void led_error(unsigned int status)
{
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, status);
 80006fc:	b2c2      	uxtb	r2, r0
 80006fe:	2090      	movs	r0, #144	@ 0x90
{
 8000700:	b510      	push	{r4, lr}
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, status);
 8000702:	2110      	movs	r1, #16
 8000704:	05c0      	lsls	r0, r0, #23
 8000706:	f000 fb2b 	bl	8000d60 <HAL_GPIO_WritePin>
}
 800070a:	bd10      	pop	{r4, pc}

0800070c <led_ok>:

void led_ok(unsigned int status)
{
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, status);
 800070c:	b2c2      	uxtb	r2, r0
 800070e:	2090      	movs	r0, #144	@ 0x90
{
 8000710:	b510      	push	{r4, lr}
	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, status);
 8000712:	2104      	movs	r1, #4
 8000714:	05c0      	lsls	r0, r0, #23
 8000716:	f000 fb23 	bl	8000d60 <HAL_GPIO_WritePin>
}
 800071a:	bd10      	pop	{r4, pc}

0800071c <HAL_GetTick>:
#define assert_param(expr) ((void)0U)

uint32_t HAL_GetTick(void)
{
	static uint32_t tick;
	return tick++;;
 800071c:	4b02      	ldr	r3, [pc, #8]	@ (8000728 <HAL_GetTick+0xc>)
 800071e:	6818      	ldr	r0, [r3, #0]
 8000720:	1c42      	adds	r2, r0, #1
 8000722:	601a      	str	r2, [r3, #0]
}
 8000724:	4770      	bx	lr
 8000726:	46c0      	nop			@ (mov r8, r8)
 8000728:	20000090 	.word	0x20000090

0800072c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800072c:	b5f0      	push	{r4, r5, r6, r7, lr}
  /* Check the parameters */
  assert_param(RCC_OscInitStruct != NULL);
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800072e:	6803      	ldr	r3, [r0, #0]
{
 8000730:	0004      	movs	r4, r0
 8000732:	b085      	sub	sp, #20
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8000734:	07db      	lsls	r3, r3, #31
 8000736:	d42f      	bmi.n	8000798 <HAL_RCC_OscConfig+0x6c>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8000738:	6823      	ldr	r3, [r4, #0]
 800073a:	079b      	lsls	r3, r3, #30
 800073c:	d500      	bpl.n	8000740 <HAL_RCC_OscConfig+0x14>
 800073e:	e081      	b.n	8000844 <HAL_RCC_OscConfig+0x118>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8000740:	6823      	ldr	r3, [r4, #0]
 8000742:	071b      	lsls	r3, r3, #28
 8000744:	d500      	bpl.n	8000748 <HAL_RCC_OscConfig+0x1c>
 8000746:	e0bc      	b.n	80008c2 <HAL_RCC_OscConfig+0x196>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8000748:	6823      	ldr	r3, [r4, #0]
 800074a:	075b      	lsls	r3, r3, #29
 800074c:	d500      	bpl.n	8000750 <HAL_RCC_OscConfig+0x24>
 800074e:	e0df      	b.n	8000910 <HAL_RCC_OscConfig+0x1e4>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 8000750:	6823      	ldr	r3, [r4, #0]
 8000752:	06db      	lsls	r3, r3, #27
 8000754:	d51a      	bpl.n	800078c <HAL_RCC_OscConfig+0x60>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 8000756:	6962      	ldr	r2, [r4, #20]
 8000758:	2304      	movs	r3, #4
 800075a:	4db4      	ldr	r5, [pc, #720]	@ (8000a2c <HAL_RCC_OscConfig+0x300>)
 800075c:	2a01      	cmp	r2, #1
 800075e:	d000      	beq.n	8000762 <HAL_RCC_OscConfig+0x36>
 8000760:	e148      	b.n	80009f4 <HAL_RCC_OscConfig+0x2c8>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8000762:	6b69      	ldr	r1, [r5, #52]	@ 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8000764:	2702      	movs	r7, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 8000766:	430b      	orrs	r3, r1
 8000768:	636b      	str	r3, [r5, #52]	@ 0x34
      __HAL_RCC_HSI14_ENABLE();
 800076a:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 800076c:	431a      	orrs	r2, r3
 800076e:	636a      	str	r2, [r5, #52]	@ 0x34
      tickstart = HAL_GetTick();
 8000770:	f7ff ffd4 	bl	800071c <HAL_GetTick>
 8000774:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 8000776:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8000778:	423b      	tst	r3, r7
 800077a:	d100      	bne.n	800077e <HAL_RCC_OscConfig+0x52>
 800077c:	e133      	b.n	80009e6 <HAL_RCC_OscConfig+0x2ba>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 800077e:	21f8      	movs	r1, #248	@ 0xf8
 8000780:	6b6a      	ldr	r2, [r5, #52]	@ 0x34
 8000782:	69a3      	ldr	r3, [r4, #24]
 8000784:	438a      	bics	r2, r1
 8000786:	00db      	lsls	r3, r3, #3
 8000788:	4313      	orrs	r3, r2
 800078a:	636b      	str	r3, [r5, #52]	@ 0x34
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800078c:	6a21      	ldr	r1, [r4, #32]
 800078e:	2900      	cmp	r1, #0
 8000790:	d000      	beq.n	8000794 <HAL_RCC_OscConfig+0x68>
 8000792:	e157      	b.n	8000a44 <HAL_RCC_OscConfig+0x318>
    {
      return HAL_ERROR;
    }
  }
  
  return HAL_OK;
 8000794:	2000      	movs	r0, #0
 8000796:	e02a      	b.n	80007ee <HAL_RCC_OscConfig+0xc2>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8000798:	220c      	movs	r2, #12
 800079a:	4da4      	ldr	r5, [pc, #656]	@ (8000a2c <HAL_RCC_OscConfig+0x300>)
 800079c:	686b      	ldr	r3, [r5, #4]
 800079e:	4013      	ands	r3, r2
 80007a0:	2b04      	cmp	r3, #4
 80007a2:	d006      	beq.n	80007b2 <HAL_RCC_OscConfig+0x86>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80007a4:	686b      	ldr	r3, [r5, #4]
 80007a6:	4013      	ands	r3, r2
 80007a8:	2b08      	cmp	r3, #8
 80007aa:	d10a      	bne.n	80007c2 <HAL_RCC_OscConfig+0x96>
 80007ac:	686b      	ldr	r3, [r5, #4]
 80007ae:	03db      	lsls	r3, r3, #15
 80007b0:	d507      	bpl.n	80007c2 <HAL_RCC_OscConfig+0x96>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80007b2:	682b      	ldr	r3, [r5, #0]
 80007b4:	039b      	lsls	r3, r3, #14
 80007b6:	d5bf      	bpl.n	8000738 <HAL_RCC_OscConfig+0xc>
 80007b8:	6863      	ldr	r3, [r4, #4]
 80007ba:	2b00      	cmp	r3, #0
 80007bc:	d1bc      	bne.n	8000738 <HAL_RCC_OscConfig+0xc>
        return HAL_ERROR;
 80007be:	2001      	movs	r0, #1
 80007c0:	e015      	b.n	80007ee <HAL_RCC_OscConfig+0xc2>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80007c2:	6863      	ldr	r3, [r4, #4]
 80007c4:	2b01      	cmp	r3, #1
 80007c6:	d114      	bne.n	80007f2 <HAL_RCC_OscConfig+0xc6>
 80007c8:	2380      	movs	r3, #128	@ 0x80
 80007ca:	682a      	ldr	r2, [r5, #0]
 80007cc:	025b      	lsls	r3, r3, #9
 80007ce:	4313      	orrs	r3, r2
 80007d0:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80007d2:	f7ff ffa3 	bl	800071c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80007d6:	2780      	movs	r7, #128	@ 0x80
        tickstart = HAL_GetTick();
 80007d8:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80007da:	02bf      	lsls	r7, r7, #10
 80007dc:	682b      	ldr	r3, [r5, #0]
 80007de:	423b      	tst	r3, r7
 80007e0:	d1aa      	bne.n	8000738 <HAL_RCC_OscConfig+0xc>
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80007e2:	f7ff ff9b 	bl	800071c <HAL_GetTick>
 80007e6:	1b80      	subs	r0, r0, r6
 80007e8:	2864      	cmp	r0, #100	@ 0x64
 80007ea:	d9f7      	bls.n	80007dc <HAL_RCC_OscConfig+0xb0>
            return HAL_TIMEOUT;
 80007ec:	2003      	movs	r0, #3
}
 80007ee:	b005      	add	sp, #20
 80007f0:	bdf0      	pop	{r4, r5, r6, r7, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80007f2:	2b00      	cmp	r3, #0
 80007f4:	d116      	bne.n	8000824 <HAL_RCC_OscConfig+0xf8>
 80007f6:	682b      	ldr	r3, [r5, #0]
 80007f8:	4a8d      	ldr	r2, [pc, #564]	@ (8000a30 <HAL_RCC_OscConfig+0x304>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80007fa:	2780      	movs	r7, #128	@ 0x80
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80007fc:	4013      	ands	r3, r2
 80007fe:	602b      	str	r3, [r5, #0]
 8000800:	682b      	ldr	r3, [r5, #0]
 8000802:	4a8c      	ldr	r2, [pc, #560]	@ (8000a34 <HAL_RCC_OscConfig+0x308>)
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000804:	02bf      	lsls	r7, r7, #10
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000806:	4013      	ands	r3, r2
 8000808:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800080a:	f7ff ff87 	bl	800071c <HAL_GetTick>
 800080e:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8000810:	682b      	ldr	r3, [r5, #0]
 8000812:	423b      	tst	r3, r7
 8000814:	d100      	bne.n	8000818 <HAL_RCC_OscConfig+0xec>
 8000816:	e78f      	b.n	8000738 <HAL_RCC_OscConfig+0xc>
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8000818:	f7ff ff80 	bl	800071c <HAL_GetTick>
 800081c:	1b80      	subs	r0, r0, r6
 800081e:	2864      	cmp	r0, #100	@ 0x64
 8000820:	d9f6      	bls.n	8000810 <HAL_RCC_OscConfig+0xe4>
 8000822:	e7e3      	b.n	80007ec <HAL_RCC_OscConfig+0xc0>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8000824:	2b05      	cmp	r3, #5
 8000826:	d105      	bne.n	8000834 <HAL_RCC_OscConfig+0x108>
 8000828:	2380      	movs	r3, #128	@ 0x80
 800082a:	682a      	ldr	r2, [r5, #0]
 800082c:	02db      	lsls	r3, r3, #11
 800082e:	4313      	orrs	r3, r2
 8000830:	602b      	str	r3, [r5, #0]
 8000832:	e7c9      	b.n	80007c8 <HAL_RCC_OscConfig+0x9c>
 8000834:	682b      	ldr	r3, [r5, #0]
 8000836:	4a7e      	ldr	r2, [pc, #504]	@ (8000a30 <HAL_RCC_OscConfig+0x304>)
 8000838:	4013      	ands	r3, r2
 800083a:	602b      	str	r3, [r5, #0]
 800083c:	682b      	ldr	r3, [r5, #0]
 800083e:	4a7d      	ldr	r2, [pc, #500]	@ (8000a34 <HAL_RCC_OscConfig+0x308>)
 8000840:	4013      	ands	r3, r2
 8000842:	e7c5      	b.n	80007d0 <HAL_RCC_OscConfig+0xa4>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 8000844:	220c      	movs	r2, #12
 8000846:	4d79      	ldr	r5, [pc, #484]	@ (8000a2c <HAL_RCC_OscConfig+0x300>)
 8000848:	686b      	ldr	r3, [r5, #4]
 800084a:	4213      	tst	r3, r2
 800084c:	d006      	beq.n	800085c <HAL_RCC_OscConfig+0x130>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 800084e:	686b      	ldr	r3, [r5, #4]
 8000850:	4013      	ands	r3, r2
 8000852:	2b08      	cmp	r3, #8
 8000854:	d110      	bne.n	8000878 <HAL_RCC_OscConfig+0x14c>
 8000856:	686b      	ldr	r3, [r5, #4]
 8000858:	03db      	lsls	r3, r3, #15
 800085a:	d40d      	bmi.n	8000878 <HAL_RCC_OscConfig+0x14c>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800085c:	682b      	ldr	r3, [r5, #0]
 800085e:	079b      	lsls	r3, r3, #30
 8000860:	d502      	bpl.n	8000868 <HAL_RCC_OscConfig+0x13c>
 8000862:	68e3      	ldr	r3, [r4, #12]
 8000864:	2b01      	cmp	r3, #1
 8000866:	d1aa      	bne.n	80007be <HAL_RCC_OscConfig+0x92>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8000868:	21f8      	movs	r1, #248	@ 0xf8
 800086a:	682a      	ldr	r2, [r5, #0]
 800086c:	6923      	ldr	r3, [r4, #16]
 800086e:	438a      	bics	r2, r1
 8000870:	00db      	lsls	r3, r3, #3
 8000872:	4313      	orrs	r3, r2
 8000874:	602b      	str	r3, [r5, #0]
 8000876:	e763      	b.n	8000740 <HAL_RCC_OscConfig+0x14>
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8000878:	68e2      	ldr	r2, [r4, #12]
 800087a:	2301      	movs	r3, #1
 800087c:	2a00      	cmp	r2, #0
 800087e:	d00f      	beq.n	80008a0 <HAL_RCC_OscConfig+0x174>
        __HAL_RCC_HSI_ENABLE();
 8000880:	682a      	ldr	r2, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000882:	2702      	movs	r7, #2
        __HAL_RCC_HSI_ENABLE();
 8000884:	4313      	orrs	r3, r2
 8000886:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000888:	f7ff ff48 	bl	800071c <HAL_GetTick>
 800088c:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800088e:	682b      	ldr	r3, [r5, #0]
 8000890:	423b      	tst	r3, r7
 8000892:	d1e9      	bne.n	8000868 <HAL_RCC_OscConfig+0x13c>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8000894:	f7ff ff42 	bl	800071c <HAL_GetTick>
 8000898:	1b80      	subs	r0, r0, r6
 800089a:	2802      	cmp	r0, #2
 800089c:	d9f7      	bls.n	800088e <HAL_RCC_OscConfig+0x162>
 800089e:	e7a5      	b.n	80007ec <HAL_RCC_OscConfig+0xc0>
        __HAL_RCC_HSI_DISABLE();
 80008a0:	682a      	ldr	r2, [r5, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80008a2:	2702      	movs	r7, #2
        __HAL_RCC_HSI_DISABLE();
 80008a4:	439a      	bics	r2, r3
 80008a6:	602a      	str	r2, [r5, #0]
        tickstart = HAL_GetTick();
 80008a8:	f7ff ff38 	bl	800071c <HAL_GetTick>
 80008ac:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80008ae:	682b      	ldr	r3, [r5, #0]
 80008b0:	423b      	tst	r3, r7
 80008b2:	d100      	bne.n	80008b6 <HAL_RCC_OscConfig+0x18a>
 80008b4:	e744      	b.n	8000740 <HAL_RCC_OscConfig+0x14>
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80008b6:	f7ff ff31 	bl	800071c <HAL_GetTick>
 80008ba:	1b80      	subs	r0, r0, r6
 80008bc:	2802      	cmp	r0, #2
 80008be:	d9f6      	bls.n	80008ae <HAL_RCC_OscConfig+0x182>
 80008c0:	e794      	b.n	80007ec <HAL_RCC_OscConfig+0xc0>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80008c2:	69e2      	ldr	r2, [r4, #28]
 80008c4:	2301      	movs	r3, #1
 80008c6:	4d59      	ldr	r5, [pc, #356]	@ (8000a2c <HAL_RCC_OscConfig+0x300>)
 80008c8:	2a00      	cmp	r2, #0
 80008ca:	d010      	beq.n	80008ee <HAL_RCC_OscConfig+0x1c2>
      __HAL_RCC_LSI_ENABLE();
 80008cc:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80008ce:	2702      	movs	r7, #2
      __HAL_RCC_LSI_ENABLE();
 80008d0:	4313      	orrs	r3, r2
 80008d2:	626b      	str	r3, [r5, #36]	@ 0x24
      tickstart = HAL_GetTick();
 80008d4:	f7ff ff22 	bl	800071c <HAL_GetTick>
 80008d8:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80008da:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 80008dc:	423b      	tst	r3, r7
 80008de:	d000      	beq.n	80008e2 <HAL_RCC_OscConfig+0x1b6>
 80008e0:	e732      	b.n	8000748 <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80008e2:	f7ff ff1b 	bl	800071c <HAL_GetTick>
 80008e6:	1b80      	subs	r0, r0, r6
 80008e8:	2802      	cmp	r0, #2
 80008ea:	d9f6      	bls.n	80008da <HAL_RCC_OscConfig+0x1ae>
 80008ec:	e77e      	b.n	80007ec <HAL_RCC_OscConfig+0xc0>
      __HAL_RCC_LSI_DISABLE();
 80008ee:	6a6a      	ldr	r2, [r5, #36]	@ 0x24
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80008f0:	2702      	movs	r7, #2
      __HAL_RCC_LSI_DISABLE();
 80008f2:	439a      	bics	r2, r3
 80008f4:	626a      	str	r2, [r5, #36]	@ 0x24
      tickstart = HAL_GetTick();
 80008f6:	f7ff ff11 	bl	800071c <HAL_GetTick>
 80008fa:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80008fc:	6a6b      	ldr	r3, [r5, #36]	@ 0x24
 80008fe:	423b      	tst	r3, r7
 8000900:	d100      	bne.n	8000904 <HAL_RCC_OscConfig+0x1d8>
 8000902:	e721      	b.n	8000748 <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8000904:	f7ff ff0a 	bl	800071c <HAL_GetTick>
 8000908:	1b80      	subs	r0, r0, r6
 800090a:	2802      	cmp	r0, #2
 800090c:	d9f6      	bls.n	80008fc <HAL_RCC_OscConfig+0x1d0>
 800090e:	e76d      	b.n	80007ec <HAL_RCC_OscConfig+0xc0>
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000910:	2280      	movs	r2, #128	@ 0x80
    FlagStatus       pwrclkchanged = RESET;
 8000912:	2100      	movs	r1, #0
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8000914:	4d45      	ldr	r5, [pc, #276]	@ (8000a2c <HAL_RCC_OscConfig+0x300>)
 8000916:	0552      	lsls	r2, r2, #21
 8000918:	69eb      	ldr	r3, [r5, #28]
    FlagStatus       pwrclkchanged = RESET;
 800091a:	9100      	str	r1, [sp, #0]
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800091c:	4213      	tst	r3, r2
 800091e:	d108      	bne.n	8000932 <HAL_RCC_OscConfig+0x206>
      __HAL_RCC_PWR_CLK_ENABLE();
 8000920:	69eb      	ldr	r3, [r5, #28]
 8000922:	4313      	orrs	r3, r2
 8000924:	61eb      	str	r3, [r5, #28]
 8000926:	69eb      	ldr	r3, [r5, #28]
 8000928:	4013      	ands	r3, r2
 800092a:	9303      	str	r3, [sp, #12]
 800092c:	9b03      	ldr	r3, [sp, #12]
      pwrclkchanged = SET;
 800092e:	2301      	movs	r3, #1
 8000930:	9300      	str	r3, [sp, #0]
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000932:	2780      	movs	r7, #128	@ 0x80
 8000934:	4e40      	ldr	r6, [pc, #256]	@ (8000a38 <HAL_RCC_OscConfig+0x30c>)
 8000936:	007f      	lsls	r7, r7, #1
 8000938:	6833      	ldr	r3, [r6, #0]
 800093a:	423b      	tst	r3, r7
 800093c:	d015      	beq.n	800096a <HAL_RCC_OscConfig+0x23e>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800093e:	68a3      	ldr	r3, [r4, #8]
 8000940:	2b01      	cmp	r3, #1
 8000942:	d122      	bne.n	800098a <HAL_RCC_OscConfig+0x25e>
 8000944:	6a2a      	ldr	r2, [r5, #32]
 8000946:	4313      	orrs	r3, r2
 8000948:	622b      	str	r3, [r5, #32]
      tickstart = HAL_GetTick();
 800094a:	f7ff fee7 	bl	800071c <HAL_GetTick>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800094e:	2702      	movs	r7, #2
      tickstart = HAL_GetTick();
 8000950:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8000952:	6a2b      	ldr	r3, [r5, #32]
 8000954:	423b      	tst	r3, r7
 8000956:	d03f      	beq.n	80009d8 <HAL_RCC_OscConfig+0x2ac>
    if(pwrclkchanged == SET)
 8000958:	9b00      	ldr	r3, [sp, #0]
 800095a:	2b01      	cmp	r3, #1
 800095c:	d000      	beq.n	8000960 <HAL_RCC_OscConfig+0x234>
 800095e:	e6f7      	b.n	8000750 <HAL_RCC_OscConfig+0x24>
      __HAL_RCC_PWR_CLK_DISABLE();
 8000960:	69eb      	ldr	r3, [r5, #28]
 8000962:	4a36      	ldr	r2, [pc, #216]	@ (8000a3c <HAL_RCC_OscConfig+0x310>)
 8000964:	4013      	ands	r3, r2
 8000966:	61eb      	str	r3, [r5, #28]
 8000968:	e6f2      	b.n	8000750 <HAL_RCC_OscConfig+0x24>
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800096a:	6833      	ldr	r3, [r6, #0]
 800096c:	433b      	orrs	r3, r7
 800096e:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 8000970:	f7ff fed4 	bl	800071c <HAL_GetTick>
 8000974:	9001      	str	r0, [sp, #4]
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8000976:	6833      	ldr	r3, [r6, #0]
 8000978:	423b      	tst	r3, r7
 800097a:	d1e0      	bne.n	800093e <HAL_RCC_OscConfig+0x212>
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800097c:	f7ff fece 	bl	800071c <HAL_GetTick>
 8000980:	9b01      	ldr	r3, [sp, #4]
 8000982:	1ac0      	subs	r0, r0, r3
 8000984:	2864      	cmp	r0, #100	@ 0x64
 8000986:	d9f6      	bls.n	8000976 <HAL_RCC_OscConfig+0x24a>
 8000988:	e730      	b.n	80007ec <HAL_RCC_OscConfig+0xc0>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800098a:	2201      	movs	r2, #1
 800098c:	2b00      	cmp	r3, #0
 800098e:	d114      	bne.n	80009ba <HAL_RCC_OscConfig+0x28e>
 8000990:	6a2b      	ldr	r3, [r5, #32]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8000992:	2702      	movs	r7, #2
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8000994:	4393      	bics	r3, r2
 8000996:	622b      	str	r3, [r5, #32]
 8000998:	6a2b      	ldr	r3, [r5, #32]
 800099a:	3203      	adds	r2, #3
 800099c:	4393      	bics	r3, r2
 800099e:	622b      	str	r3, [r5, #32]
      tickstart = HAL_GetTick();
 80009a0:	f7ff febc 	bl	800071c <HAL_GetTick>
 80009a4:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80009a6:	6a2b      	ldr	r3, [r5, #32]
 80009a8:	423b      	tst	r3, r7
 80009aa:	d0d5      	beq.n	8000958 <HAL_RCC_OscConfig+0x22c>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80009ac:	f7ff feb6 	bl	800071c <HAL_GetTick>
 80009b0:	4b23      	ldr	r3, [pc, #140]	@ (8000a40 <HAL_RCC_OscConfig+0x314>)
 80009b2:	1b80      	subs	r0, r0, r6
 80009b4:	4298      	cmp	r0, r3
 80009b6:	d9f6      	bls.n	80009a6 <HAL_RCC_OscConfig+0x27a>
 80009b8:	e718      	b.n	80007ec <HAL_RCC_OscConfig+0xc0>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80009ba:	2b05      	cmp	r3, #5
 80009bc:	d105      	bne.n	80009ca <HAL_RCC_OscConfig+0x29e>
 80009be:	6a29      	ldr	r1, [r5, #32]
 80009c0:	3b01      	subs	r3, #1
 80009c2:	430b      	orrs	r3, r1
 80009c4:	622b      	str	r3, [r5, #32]
 80009c6:	6a2b      	ldr	r3, [r5, #32]
 80009c8:	e7bd      	b.n	8000946 <HAL_RCC_OscConfig+0x21a>
 80009ca:	6a2b      	ldr	r3, [r5, #32]
 80009cc:	4393      	bics	r3, r2
 80009ce:	2204      	movs	r2, #4
 80009d0:	622b      	str	r3, [r5, #32]
 80009d2:	6a2b      	ldr	r3, [r5, #32]
 80009d4:	4393      	bics	r3, r2
 80009d6:	e7b7      	b.n	8000948 <HAL_RCC_OscConfig+0x21c>
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80009d8:	f7ff fea0 	bl	800071c <HAL_GetTick>
 80009dc:	4b18      	ldr	r3, [pc, #96]	@ (8000a40 <HAL_RCC_OscConfig+0x314>)
 80009de:	1b80      	subs	r0, r0, r6
 80009e0:	4298      	cmp	r0, r3
 80009e2:	d9b6      	bls.n	8000952 <HAL_RCC_OscConfig+0x226>
 80009e4:	e702      	b.n	80007ec <HAL_RCC_OscConfig+0xc0>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80009e6:	f7ff fe99 	bl	800071c <HAL_GetTick>
 80009ea:	1b80      	subs	r0, r0, r6
 80009ec:	2802      	cmp	r0, #2
 80009ee:	d800      	bhi.n	80009f2 <HAL_RCC_OscConfig+0x2c6>
 80009f0:	e6c1      	b.n	8000776 <HAL_RCC_OscConfig+0x4a>
 80009f2:	e6fb      	b.n	80007ec <HAL_RCC_OscConfig+0xc0>
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 80009f4:	3205      	adds	r2, #5
 80009f6:	d103      	bne.n	8000a00 <HAL_RCC_OscConfig+0x2d4>
      __HAL_RCC_HSI14ADC_ENABLE();
 80009f8:	6b6a      	ldr	r2, [r5, #52]	@ 0x34
 80009fa:	439a      	bics	r2, r3
 80009fc:	636a      	str	r2, [r5, #52]	@ 0x34
 80009fe:	e6be      	b.n	800077e <HAL_RCC_OscConfig+0x52>
      __HAL_RCC_HSI14ADC_DISABLE();
 8000a00:	6b6a      	ldr	r2, [r5, #52]	@ 0x34
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8000a02:	2702      	movs	r7, #2
      __HAL_RCC_HSI14ADC_DISABLE();
 8000a04:	4313      	orrs	r3, r2
      __HAL_RCC_HSI14_DISABLE();
 8000a06:	2201      	movs	r2, #1
      __HAL_RCC_HSI14ADC_DISABLE();
 8000a08:	636b      	str	r3, [r5, #52]	@ 0x34
      __HAL_RCC_HSI14_DISABLE();
 8000a0a:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8000a0c:	4393      	bics	r3, r2
 8000a0e:	636b      	str	r3, [r5, #52]	@ 0x34
      tickstart = HAL_GetTick();
 8000a10:	f7ff fe84 	bl	800071c <HAL_GetTick>
 8000a14:	0006      	movs	r6, r0
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8000a16:	6b6b      	ldr	r3, [r5, #52]	@ 0x34
 8000a18:	423b      	tst	r3, r7
 8000a1a:	d100      	bne.n	8000a1e <HAL_RCC_OscConfig+0x2f2>
 8000a1c:	e6b6      	b.n	800078c <HAL_RCC_OscConfig+0x60>
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8000a1e:	f7ff fe7d 	bl	800071c <HAL_GetTick>
 8000a22:	1b80      	subs	r0, r0, r6
 8000a24:	2802      	cmp	r0, #2
 8000a26:	d9f6      	bls.n	8000a16 <HAL_RCC_OscConfig+0x2ea>
 8000a28:	e6e0      	b.n	80007ec <HAL_RCC_OscConfig+0xc0>
 8000a2a:	46c0      	nop			@ (mov r8, r8)
 8000a2c:	40021000 	.word	0x40021000
 8000a30:	fffeffff 	.word	0xfffeffff
 8000a34:	fffbffff 	.word	0xfffbffff
 8000a38:	40007000 	.word	0x40007000
 8000a3c:	efffffff 	.word	0xefffffff
 8000a40:	00001388 	.word	0x00001388
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000a44:	220c      	movs	r2, #12
 8000a46:	4d25      	ldr	r5, [pc, #148]	@ (8000adc <HAL_RCC_OscConfig+0x3b0>)
 8000a48:	686b      	ldr	r3, [r5, #4]
 8000a4a:	4013      	ands	r3, r2
 8000a4c:	2b08      	cmp	r3, #8
 8000a4e:	d100      	bne.n	8000a52 <HAL_RCC_OscConfig+0x326>
 8000a50:	e6b5      	b.n	80007be <HAL_RCC_OscConfig+0x92>
        __HAL_RCC_PLL_DISABLE();
 8000a52:	682b      	ldr	r3, [r5, #0]
 8000a54:	4a22      	ldr	r2, [pc, #136]	@ (8000ae0 <HAL_RCC_OscConfig+0x3b4>)
 8000a56:	4013      	ands	r3, r2
 8000a58:	602b      	str	r3, [r5, #0]
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8000a5a:	2902      	cmp	r1, #2
 8000a5c:	d12f      	bne.n	8000abe <HAL_RCC_OscConfig+0x392>
        tickstart = HAL_GetTick();
 8000a5e:	f7ff fe5d 	bl	800071c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000a62:	2780      	movs	r7, #128	@ 0x80
        tickstart = HAL_GetTick();
 8000a64:	0006      	movs	r6, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000a66:	04bf      	lsls	r7, r7, #18
 8000a68:	682b      	ldr	r3, [r5, #0]
 8000a6a:	423b      	tst	r3, r7
 8000a6c:	d121      	bne.n	8000ab2 <HAL_RCC_OscConfig+0x386>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000a6e:	220f      	movs	r2, #15
 8000a70:	6aeb      	ldr	r3, [r5, #44]	@ 0x2c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000a72:	2680      	movs	r6, #128	@ 0x80
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000a74:	4393      	bics	r3, r2
 8000a76:	6ae2      	ldr	r2, [r4, #44]	@ 0x2c
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000a78:	04b6      	lsls	r6, r6, #18
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8000a7a:	4313      	orrs	r3, r2
 8000a7c:	62eb      	str	r3, [r5, #44]	@ 0x2c
 8000a7e:	6a61      	ldr	r1, [r4, #36]	@ 0x24
 8000a80:	6aa3      	ldr	r3, [r4, #40]	@ 0x28
 8000a82:	686a      	ldr	r2, [r5, #4]
 8000a84:	430b      	orrs	r3, r1
 8000a86:	4917      	ldr	r1, [pc, #92]	@ (8000ae4 <HAL_RCC_OscConfig+0x3b8>)
 8000a88:	400a      	ands	r2, r1
 8000a8a:	4313      	orrs	r3, r2
 8000a8c:	606b      	str	r3, [r5, #4]
        __HAL_RCC_PLL_ENABLE();
 8000a8e:	2380      	movs	r3, #128	@ 0x80
 8000a90:	682a      	ldr	r2, [r5, #0]
 8000a92:	045b      	lsls	r3, r3, #17
 8000a94:	4313      	orrs	r3, r2
 8000a96:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8000a98:	f7ff fe40 	bl	800071c <HAL_GetTick>
 8000a9c:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8000a9e:	682b      	ldr	r3, [r5, #0]
 8000aa0:	4233      	tst	r3, r6
 8000aa2:	d000      	beq.n	8000aa6 <HAL_RCC_OscConfig+0x37a>
 8000aa4:	e676      	b.n	8000794 <HAL_RCC_OscConfig+0x68>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000aa6:	f7ff fe39 	bl	800071c <HAL_GetTick>
 8000aaa:	1b00      	subs	r0, r0, r4
 8000aac:	2802      	cmp	r0, #2
 8000aae:	d9f6      	bls.n	8000a9e <HAL_RCC_OscConfig+0x372>
 8000ab0:	e69c      	b.n	80007ec <HAL_RCC_OscConfig+0xc0>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000ab2:	f7ff fe33 	bl	800071c <HAL_GetTick>
 8000ab6:	1b80      	subs	r0, r0, r6
 8000ab8:	2802      	cmp	r0, #2
 8000aba:	d9d5      	bls.n	8000a68 <HAL_RCC_OscConfig+0x33c>
 8000abc:	e696      	b.n	80007ec <HAL_RCC_OscConfig+0xc0>
        tickstart = HAL_GetTick();
 8000abe:	f7ff fe2d 	bl	800071c <HAL_GetTick>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000ac2:	2680      	movs	r6, #128	@ 0x80
        tickstart = HAL_GetTick();
 8000ac4:	0004      	movs	r4, r0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8000ac6:	04b6      	lsls	r6, r6, #18
 8000ac8:	682b      	ldr	r3, [r5, #0]
 8000aca:	4233      	tst	r3, r6
 8000acc:	d100      	bne.n	8000ad0 <HAL_RCC_OscConfig+0x3a4>
 8000ace:	e661      	b.n	8000794 <HAL_RCC_OscConfig+0x68>
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8000ad0:	f7ff fe24 	bl	800071c <HAL_GetTick>
 8000ad4:	1b00      	subs	r0, r0, r4
 8000ad6:	2802      	cmp	r0, #2
 8000ad8:	d9f6      	bls.n	8000ac8 <HAL_RCC_OscConfig+0x39c>
 8000ada:	e687      	b.n	80007ec <HAL_RCC_OscConfig+0xc0>
 8000adc:	40021000 	.word	0x40021000
 8000ae0:	feffffff 	.word	0xfeffffff
 8000ae4:	ffc2ffff 	.word	0xffc2ffff

08000ae8 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8000ae8:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000aea:	2201      	movs	r2, #1
 8000aec:	4d3e      	ldr	r5, [pc, #248]	@ (8000be8 <HAL_RCC_ClockConfig+0x100>)
{
 8000aee:	0004      	movs	r4, r0
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000af0:	682b      	ldr	r3, [r5, #0]
{
 8000af2:	000f      	movs	r7, r1
  if(FLatency > (FLASH->ACR & FLASH_ACR_LATENCY))
 8000af4:	4013      	ands	r3, r2
 8000af6:	428b      	cmp	r3, r1
 8000af8:	d312      	bcc.n	8000b20 <HAL_RCC_ClockConfig+0x38>
      return HAL_ERROR;
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8000afa:	6822      	ldr	r2, [r4, #0]
 8000afc:	0793      	lsls	r3, r2, #30
 8000afe:	d419      	bmi.n	8000b34 <HAL_RCC_ClockConfig+0x4c>
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8000b00:	07d2      	lsls	r2, r2, #31
 8000b02:	d41f      	bmi.n	8000b44 <HAL_RCC_ClockConfig+0x5c>
        }
      }
    }      
  }    
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < (FLASH->ACR & FLASH_ACR_LATENCY))
 8000b04:	2301      	movs	r3, #1
 8000b06:	682a      	ldr	r2, [r5, #0]
 8000b08:	401a      	ands	r2, r3
 8000b0a:	42ba      	cmp	r2, r7
 8000b0c:	d85d      	bhi.n	8000bca <HAL_RCC_ClockConfig+0xe2>
      return HAL_ERROR;
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8000b0e:	6823      	ldr	r3, [r4, #0]
 8000b10:	075b      	lsls	r3, r3, #29
 8000b12:	d461      	bmi.n	8000bd8 <HAL_RCC_ClockConfig+0xf0>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
  }
  
  /* Update the SystemCoreClock global variable */
  //SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
  SystemCoreClock = 7372800;
 8000b14:	22e1      	movs	r2, #225	@ 0xe1
 8000b16:	4b35      	ldr	r3, [pc, #212]	@ (8000bec <HAL_RCC_ClockConfig+0x104>)
 8000b18:	03d2      	lsls	r2, r2, #15
  
  /* Configure the source of time base considering new system clocks settings*/
  //HAL_InitTick (TICK_INT_PRIORITY);
  
  return HAL_OK;
 8000b1a:	2000      	movs	r0, #0
  SystemCoreClock = 7372800;
 8000b1c:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8000b1e:	e008      	b.n	8000b32 <HAL_RCC_ClockConfig+0x4a>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000b20:	682b      	ldr	r3, [r5, #0]
 8000b22:	4393      	bics	r3, r2
 8000b24:	430b      	orrs	r3, r1
 8000b26:	602b      	str	r3, [r5, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000b28:	682b      	ldr	r3, [r5, #0]
 8000b2a:	4013      	ands	r3, r2
 8000b2c:	428b      	cmp	r3, r1
 8000b2e:	d0e4      	beq.n	8000afa <HAL_RCC_ClockConfig+0x12>
      return HAL_ERROR;
 8000b30:	2001      	movs	r0, #1
}
 8000b32:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8000b34:	20f0      	movs	r0, #240	@ 0xf0
 8000b36:	492e      	ldr	r1, [pc, #184]	@ (8000bf0 <HAL_RCC_ClockConfig+0x108>)
 8000b38:	684b      	ldr	r3, [r1, #4]
 8000b3a:	4383      	bics	r3, r0
 8000b3c:	68a0      	ldr	r0, [r4, #8]
 8000b3e:	4303      	orrs	r3, r0
 8000b40:	604b      	str	r3, [r1, #4]
 8000b42:	e7dd      	b.n	8000b00 <HAL_RCC_ClockConfig+0x18>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000b44:	4e2a      	ldr	r6, [pc, #168]	@ (8000bf0 <HAL_RCC_ClockConfig+0x108>)
 8000b46:	6862      	ldr	r2, [r4, #4]
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b48:	6833      	ldr	r3, [r6, #0]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000b4a:	2a01      	cmp	r2, #1
 8000b4c:	d11a      	bne.n	8000b84 <HAL_RCC_ClockConfig+0x9c>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8000b4e:	039b      	lsls	r3, r3, #14
 8000b50:	d5ee      	bpl.n	8000b30 <HAL_RCC_ClockConfig+0x48>
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8000b52:	2103      	movs	r1, #3
 8000b54:	6873      	ldr	r3, [r6, #4]
 8000b56:	438b      	bics	r3, r1
 8000b58:	4313      	orrs	r3, r2
 8000b5a:	6073      	str	r3, [r6, #4]
    tickstart = HAL_GetTick();
 8000b5c:	f7ff fdde 	bl	800071c <HAL_GetTick>
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000b60:	6863      	ldr	r3, [r4, #4]
    tickstart = HAL_GetTick();
 8000b62:	9001      	str	r0, [sp, #4]
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8000b64:	2b01      	cmp	r3, #1
 8000b66:	d115      	bne.n	8000b94 <HAL_RCC_ClockConfig+0xac>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8000b68:	220c      	movs	r2, #12
 8000b6a:	6873      	ldr	r3, [r6, #4]
 8000b6c:	4013      	ands	r3, r2
 8000b6e:	2b04      	cmp	r3, #4
 8000b70:	d0c8      	beq.n	8000b04 <HAL_RCC_ClockConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000b72:	f7ff fdd3 	bl	800071c <HAL_GetTick>
 8000b76:	9b01      	ldr	r3, [sp, #4]
 8000b78:	1ac0      	subs	r0, r0, r3
 8000b7a:	4b1e      	ldr	r3, [pc, #120]	@ (8000bf4 <HAL_RCC_ClockConfig+0x10c>)
 8000b7c:	4298      	cmp	r0, r3
 8000b7e:	d9f3      	bls.n	8000b68 <HAL_RCC_ClockConfig+0x80>
          return HAL_TIMEOUT;
 8000b80:	2003      	movs	r0, #3
 8000b82:	e7d6      	b.n	8000b32 <HAL_RCC_ClockConfig+0x4a>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000b84:	2a02      	cmp	r2, #2
 8000b86:	d102      	bne.n	8000b8e <HAL_RCC_ClockConfig+0xa6>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8000b88:	019b      	lsls	r3, r3, #6
 8000b8a:	d4e2      	bmi.n	8000b52 <HAL_RCC_ClockConfig+0x6a>
 8000b8c:	e7d0      	b.n	8000b30 <HAL_RCC_ClockConfig+0x48>
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8000b8e:	079b      	lsls	r3, r3, #30
 8000b90:	d4df      	bmi.n	8000b52 <HAL_RCC_ClockConfig+0x6a>
 8000b92:	e7cd      	b.n	8000b30 <HAL_RCC_ClockConfig+0x48>
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8000b94:	2b02      	cmp	r3, #2
 8000b96:	d012      	beq.n	8000bbe <HAL_RCC_ClockConfig+0xd6>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8000b98:	220c      	movs	r2, #12
 8000b9a:	6873      	ldr	r3, [r6, #4]
 8000b9c:	4213      	tst	r3, r2
 8000b9e:	d0b1      	beq.n	8000b04 <HAL_RCC_ClockConfig+0x1c>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000ba0:	f7ff fdbc 	bl	800071c <HAL_GetTick>
 8000ba4:	9b01      	ldr	r3, [sp, #4]
 8000ba6:	1ac0      	subs	r0, r0, r3
 8000ba8:	4b12      	ldr	r3, [pc, #72]	@ (8000bf4 <HAL_RCC_ClockConfig+0x10c>)
 8000baa:	4298      	cmp	r0, r3
 8000bac:	d9f4      	bls.n	8000b98 <HAL_RCC_ClockConfig+0xb0>
 8000bae:	e7e7      	b.n	8000b80 <HAL_RCC_ClockConfig+0x98>
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8000bb0:	f7ff fdb4 	bl	800071c <HAL_GetTick>
 8000bb4:	9b01      	ldr	r3, [sp, #4]
 8000bb6:	1ac0      	subs	r0, r0, r3
 8000bb8:	4b0e      	ldr	r3, [pc, #56]	@ (8000bf4 <HAL_RCC_ClockConfig+0x10c>)
 8000bba:	4298      	cmp	r0, r3
 8000bbc:	d8e0      	bhi.n	8000b80 <HAL_RCC_ClockConfig+0x98>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8000bbe:	220c      	movs	r2, #12
 8000bc0:	6873      	ldr	r3, [r6, #4]
 8000bc2:	4013      	ands	r3, r2
 8000bc4:	2b08      	cmp	r3, #8
 8000bc6:	d1f3      	bne.n	8000bb0 <HAL_RCC_ClockConfig+0xc8>
 8000bc8:	e79c      	b.n	8000b04 <HAL_RCC_ClockConfig+0x1c>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8000bca:	682a      	ldr	r2, [r5, #0]
 8000bcc:	439a      	bics	r2, r3
 8000bce:	602a      	str	r2, [r5, #0]
    if((FLASH->ACR & FLASH_ACR_LATENCY) != FLatency)
 8000bd0:	682a      	ldr	r2, [r5, #0]
 8000bd2:	421a      	tst	r2, r3
 8000bd4:	d09b      	beq.n	8000b0e <HAL_RCC_ClockConfig+0x26>
 8000bd6:	e7ab      	b.n	8000b30 <HAL_RCC_ClockConfig+0x48>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8000bd8:	4a05      	ldr	r2, [pc, #20]	@ (8000bf0 <HAL_RCC_ClockConfig+0x108>)
 8000bda:	4907      	ldr	r1, [pc, #28]	@ (8000bf8 <HAL_RCC_ClockConfig+0x110>)
 8000bdc:	6853      	ldr	r3, [r2, #4]
 8000bde:	400b      	ands	r3, r1
 8000be0:	68e1      	ldr	r1, [r4, #12]
 8000be2:	430b      	orrs	r3, r1
 8000be4:	6053      	str	r3, [r2, #4]
 8000be6:	e795      	b.n	8000b14 <HAL_RCC_ClockConfig+0x2c>
 8000be8:	40022000 	.word	0x40022000
 8000bec:	20000000 	.word	0x20000000
 8000bf0:	40021000 	.word	0x40021000
 8000bf4:	00001388 	.word	0x00001388
 8000bf8:	fffff8ff 	.word	0xfffff8ff

08000bfc <HAL_GPIO_Init>:
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{ 
  uint32_t position = 0x00U;
 8000bfc:	2300      	movs	r3, #0
{ 
 8000bfe:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000c00:	b087      	sub	sp, #28
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull)); 

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != RESET)
 8000c02:	680a      	ldr	r2, [r1, #0]
 8000c04:	0014      	movs	r4, r2
 8000c06:	40dc      	lsrs	r4, r3
 8000c08:	d101      	bne.n	8000c0e <HAL_GPIO_Init+0x12>
      }
    }
    
    position++;
  } 
}
 8000c0a:	b007      	add	sp, #28
 8000c0c:	bdf0      	pop	{r4, r5, r6, r7, pc}
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000c0e:	2601      	movs	r6, #1
 8000c10:	0014      	movs	r4, r2
 8000c12:	409e      	lsls	r6, r3
 8000c14:	4034      	ands	r4, r6
 8000c16:	9402      	str	r4, [sp, #8]
    if(iocurrent)
 8000c18:	4232      	tst	r2, r6
 8000c1a:	d100      	bne.n	8000c1e <HAL_GPIO_Init+0x22>
 8000c1c:	e092      	b.n	8000d44 <HAL_GPIO_Init+0x148>
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD)) 
 8000c1e:	684a      	ldr	r2, [r1, #4]
 8000c20:	0015      	movs	r5, r2
 8000c22:	9201      	str	r2, [sp, #4]
 8000c24:	2210      	movs	r2, #16
 8000c26:	4395      	bics	r5, r2
 8000c28:	9503      	str	r5, [sp, #12]
 8000c2a:	2d02      	cmp	r5, #2
 8000c2c:	d10f      	bne.n	8000c4e <HAL_GPIO_Init+0x52>
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 8000c2e:	2407      	movs	r4, #7
 8000c30:	250f      	movs	r5, #15
 8000c32:	401c      	ands	r4, r3
 8000c34:	00a4      	lsls	r4, r4, #2
 8000c36:	40a5      	lsls	r5, r4
        temp = GPIOx->AFR[position >> 3];
 8000c38:	08da      	lsrs	r2, r3, #3
 8000c3a:	0092      	lsls	r2, r2, #2
 8000c3c:	1882      	adds	r2, r0, r2
 8000c3e:	6a17      	ldr	r7, [r2, #32]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;      
 8000c40:	43af      	bics	r7, r5
 8000c42:	46bc      	mov	ip, r7
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));       
 8000c44:	690f      	ldr	r7, [r1, #16]
 8000c46:	40a7      	lsls	r7, r4
 8000c48:	4664      	mov	r4, ip
 8000c4a:	4327      	orrs	r7, r4
        GPIOx->AFR[position >> 3U] = temp;
 8000c4c:	6217      	str	r7, [r2, #32]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 8000c4e:	2203      	movs	r2, #3
 8000c50:	005c      	lsls	r4, r3, #1
 8000c52:	40a2      	lsls	r2, r4
 8000c54:	43d5      	mvns	r5, r2
 8000c56:	46ac      	mov	ip, r5
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000c58:	2503      	movs	r5, #3
      temp = GPIOx->MODER;
 8000c5a:	6807      	ldr	r7, [r0, #0]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2U));   
 8000c5c:	4397      	bics	r7, r2
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000c5e:	9a01      	ldr	r2, [sp, #4]
 8000c60:	402a      	ands	r2, r5
 8000c62:	40a2      	lsls	r2, r4
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000c64:	9d03      	ldr	r5, [sp, #12]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8000c66:	433a      	orrs	r2, r7
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000c68:	3d01      	subs	r5, #1
      GPIOx->MODER = temp;
 8000c6a:	6002      	str	r2, [r0, #0]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000c6c:	2d01      	cmp	r5, #1
 8000c6e:	d80d      	bhi.n	8000c8c <HAL_GPIO_Init+0x90>
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000c70:	4662      	mov	r2, ip
        temp = GPIOx->OSPEEDR; 
 8000c72:	6885      	ldr	r5, [r0, #8]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000c74:	4015      	ands	r5, r2
        SET_BIT(temp, GPIO_Init->Speed << (position * 2U));
 8000c76:	68ca      	ldr	r2, [r1, #12]
 8000c78:	40a2      	lsls	r2, r4
 8000c7a:	432a      	orrs	r2, r5
        GPIOx->OSPEEDR = temp;
 8000c7c:	6082      	str	r2, [r0, #8]
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000c7e:	9a01      	ldr	r2, [sp, #4]
        temp = GPIOx->OTYPER;
 8000c80:	6845      	ldr	r5, [r0, #4]
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000c82:	0912      	lsrs	r2, r2, #4
 8000c84:	409a      	lsls	r2, r3
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8000c86:	43b5      	bics	r5, r6
        SET_BIT(temp, ((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000c88:	432a      	orrs	r2, r5
        GPIOx->OTYPER = temp;
 8000c8a:	6042      	str	r2, [r0, #4]
      CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000c8c:	4662      	mov	r2, ip
      temp = GPIOx->PUPDR;
 8000c8e:	68c5      	ldr	r5, [r0, #12]
      CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000c90:	4015      	ands	r5, r2
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 8000c92:	688a      	ldr	r2, [r1, #8]
 8000c94:	40a2      	lsls	r2, r4
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8000c96:	2480      	movs	r4, #128	@ 0x80
      SET_BIT(temp, (GPIO_Init->Pull) << (position * 2U));
 8000c98:	432a      	orrs	r2, r5
      GPIOx->PUPDR = temp;
 8000c9a:	60c2      	str	r2, [r0, #12]
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE) 
 8000c9c:	9a01      	ldr	r2, [sp, #4]
 8000c9e:	0564      	lsls	r4, r4, #21
 8000ca0:	4222      	tst	r2, r4
 8000ca2:	d04f      	beq.n	8000d44 <HAL_GPIO_Init+0x148>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000ca4:	2501      	movs	r5, #1
 8000ca6:	4a28      	ldr	r2, [pc, #160]	@ (8000d48 <HAL_GPIO_Init+0x14c>)
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000ca8:	2790      	movs	r7, #144	@ 0x90
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000caa:	6994      	ldr	r4, [r2, #24]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000cac:	05ff      	lsls	r7, r7, #23
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cae:	432c      	orrs	r4, r5
 8000cb0:	6194      	str	r4, [r2, #24]
 8000cb2:	6992      	ldr	r2, [r2, #24]
        temp = SYSCFG->EXTICR[position >> 2];
 8000cb4:	089c      	lsrs	r4, r3, #2
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000cb6:	402a      	ands	r2, r5
 8000cb8:	9205      	str	r2, [sp, #20]
 8000cba:	9a05      	ldr	r2, [sp, #20]
        temp = SYSCFG->EXTICR[position >> 2];
 8000cbc:	4a23      	ldr	r2, [pc, #140]	@ (8000d4c <HAL_GPIO_Init+0x150>)
 8000cbe:	00a4      	lsls	r4, r4, #2
 8000cc0:	18a4      	adds	r4, r4, r2
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000cc2:	220f      	movs	r2, #15
 8000cc4:	3502      	adds	r5, #2
 8000cc6:	401d      	ands	r5, r3
 8000cc8:	00ad      	lsls	r5, r5, #2
 8000cca:	40aa      	lsls	r2, r5
        temp = SYSCFG->EXTICR[position >> 2];
 8000ccc:	68a6      	ldr	r6, [r4, #8]
        CLEAR_BIT(temp, (0x0FU) << (4U * (position & 0x03U)));
 8000cce:	4396      	bics	r6, r2
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	42b8      	cmp	r0, r7
 8000cd4:	d00c      	beq.n	8000cf0 <HAL_GPIO_Init+0xf4>
 8000cd6:	4f1e      	ldr	r7, [pc, #120]	@ (8000d50 <HAL_GPIO_Init+0x154>)
 8000cd8:	3201      	adds	r2, #1
 8000cda:	42b8      	cmp	r0, r7
 8000cdc:	d008      	beq.n	8000cf0 <HAL_GPIO_Init+0xf4>
 8000cde:	4f1d      	ldr	r7, [pc, #116]	@ (8000d54 <HAL_GPIO_Init+0x158>)
 8000ce0:	3201      	adds	r2, #1
 8000ce2:	42b8      	cmp	r0, r7
 8000ce4:	d004      	beq.n	8000cf0 <HAL_GPIO_Init+0xf4>
 8000ce6:	4f1c      	ldr	r7, [pc, #112]	@ (8000d58 <HAL_GPIO_Init+0x15c>)
 8000ce8:	3203      	adds	r2, #3
 8000cea:	42b8      	cmp	r0, r7
 8000cec:	d100      	bne.n	8000cf0 <HAL_GPIO_Init+0xf4>
 8000cee:	3a02      	subs	r2, #2
 8000cf0:	40aa      	lsls	r2, r5
 8000cf2:	4332      	orrs	r2, r6
        SYSCFG->EXTICR[position >> 2] = temp;
 8000cf4:	60a2      	str	r2, [r4, #8]
        temp = EXTI->IMR;
 8000cf6:	4a19      	ldr	r2, [pc, #100]	@ (8000d5c <HAL_GPIO_Init+0x160>)
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8000cf8:	9c02      	ldr	r4, [sp, #8]
        temp = EXTI->IMR;
 8000cfa:	6816      	ldr	r6, [r2, #0]
          SET_BIT(temp, iocurrent); 
 8000cfc:	9d02      	ldr	r5, [sp, #8]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000cfe:	9f01      	ldr	r7, [sp, #4]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8000d00:	43e4      	mvns	r4, r4
          SET_BIT(temp, iocurrent); 
 8000d02:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8000d04:	03ff      	lsls	r7, r7, #15
 8000d06:	d401      	bmi.n	8000d0c <HAL_GPIO_Init+0x110>
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8000d08:	0035      	movs	r5, r6
 8000d0a:	4025      	ands	r5, r4
        EXTI->IMR = temp;
 8000d0c:	6015      	str	r5, [r2, #0]
        temp = EXTI->EMR;
 8000d0e:	6856      	ldr	r6, [r2, #4]
          SET_BIT(temp, iocurrent); 
 8000d10:	9d02      	ldr	r5, [sp, #8]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000d12:	9f01      	ldr	r7, [sp, #4]
          SET_BIT(temp, iocurrent); 
 8000d14:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8000d16:	03bf      	lsls	r7, r7, #14
 8000d18:	d401      	bmi.n	8000d1e <HAL_GPIO_Init+0x122>
        CLEAR_BIT(temp, (uint32_t)iocurrent);      
 8000d1a:	0035      	movs	r5, r6
 8000d1c:	4025      	ands	r5, r4
        EXTI->EMR = temp;
 8000d1e:	6055      	str	r5, [r2, #4]
        temp = EXTI->RTSR;
 8000d20:	6896      	ldr	r6, [r2, #8]
          SET_BIT(temp, iocurrent); 
 8000d22:	9d02      	ldr	r5, [sp, #8]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000d24:	9f01      	ldr	r7, [sp, #4]
          SET_BIT(temp, iocurrent); 
 8000d26:	4335      	orrs	r5, r6
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8000d28:	02ff      	lsls	r7, r7, #11
 8000d2a:	d401      	bmi.n	8000d30 <HAL_GPIO_Init+0x134>
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8000d2c:	0035      	movs	r5, r6
 8000d2e:	4025      	ands	r5, r4
        EXTI->RTSR = temp;
 8000d30:	6095      	str	r5, [r2, #8]
        temp = EXTI->FTSR;
 8000d32:	68d5      	ldr	r5, [r2, #12]
          SET_BIT(temp, iocurrent); 
 8000d34:	9e02      	ldr	r6, [sp, #8]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000d36:	9f01      	ldr	r7, [sp, #4]
          SET_BIT(temp, iocurrent); 
 8000d38:	432e      	orrs	r6, r5
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8000d3a:	02bf      	lsls	r7, r7, #10
 8000d3c:	d401      	bmi.n	8000d42 <HAL_GPIO_Init+0x146>
        CLEAR_BIT(temp, (uint32_t)iocurrent); 
 8000d3e:	4025      	ands	r5, r4
 8000d40:	002e      	movs	r6, r5
        EXTI->FTSR = temp;
 8000d42:	60d6      	str	r6, [r2, #12]
    position++;
 8000d44:	3301      	adds	r3, #1
 8000d46:	e75c      	b.n	8000c02 <HAL_GPIO_Init+0x6>
 8000d48:	40021000 	.word	0x40021000
 8000d4c:	40010000 	.word	0x40010000
 8000d50:	48000400 	.word	0x48000400
 8000d54:	48000800 	.word	0x48000800
 8000d58:	48000c00 	.word	0x48000c00
 8000d5c:	40010400 	.word	0x40010400

08000d60 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8000d60:	2a00      	cmp	r2, #0
 8000d62:	d001      	beq.n	8000d68 <HAL_GPIO_WritePin+0x8>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8000d64:	6181      	str	r1, [r0, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}										  
 8000d66:	4770      	bx	lr
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8000d68:	6281      	str	r1, [r0, #40]	@ 0x28
}										  
 8000d6a:	e7fc      	b.n	8000d66 <HAL_GPIO_WritePin+0x6>

08000d6c <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8000d6c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8000d6e:	0004      	movs	r4, r0
 8000d70:	000e      	movs	r6, r1
 8000d72:	0017      	movs	r7, r2
 8000d74:	9301      	str	r3, [sp, #4]
  /* Wait until flag is set */
  while((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8000d76:	6825      	ldr	r5, [r4, #0]
 8000d78:	69eb      	ldr	r3, [r5, #28]
 8000d7a:	4033      	ands	r3, r6
 8000d7c:	1b9b      	subs	r3, r3, r6
 8000d7e:	425a      	negs	r2, r3
 8000d80:	4153      	adcs	r3, r2
 8000d82:	42bb      	cmp	r3, r7
 8000d84:	d001      	beq.n	8000d8a <UART_WaitOnFlagUntilTimeout+0x1e>
        __HAL_UNLOCK(huart);
        return HAL_TIMEOUT;
      }
    }
  }
  return HAL_OK;
 8000d86:	2000      	movs	r0, #0
 8000d88:	e017      	b.n	8000dba <UART_WaitOnFlagUntilTimeout+0x4e>
    if(Timeout != HAL_MAX_DELAY)
 8000d8a:	9b08      	ldr	r3, [sp, #32]
 8000d8c:	3301      	adds	r3, #1
 8000d8e:	d0f3      	beq.n	8000d78 <UART_WaitOnFlagUntilTimeout+0xc>
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8000d90:	9b08      	ldr	r3, [sp, #32]
 8000d92:	2b00      	cmp	r3, #0
 8000d94:	d112      	bne.n	8000dbc <UART_WaitOnFlagUntilTimeout+0x50>
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8000d96:	682b      	ldr	r3, [r5, #0]
 8000d98:	4a0c      	ldr	r2, [pc, #48]	@ (8000dcc <UART_WaitOnFlagUntilTimeout+0x60>)
        return HAL_TIMEOUT;
 8000d9a:	2003      	movs	r0, #3
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8000d9c:	4013      	ands	r3, r2
 8000d9e:	602b      	str	r3, [r5, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8000da0:	68ab      	ldr	r3, [r5, #8]
 8000da2:	32a3      	adds	r2, #163	@ 0xa3
 8000da4:	32ff      	adds	r2, #255	@ 0xff
 8000da6:	4393      	bics	r3, r2
        huart->gState  = HAL_UART_STATE_READY;
 8000da8:	0022      	movs	r2, r4
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8000daa:	60ab      	str	r3, [r5, #8]
        huart->gState  = HAL_UART_STATE_READY;
 8000dac:	2320      	movs	r3, #32
 8000dae:	3269      	adds	r2, #105	@ 0x69
 8000db0:	7013      	strb	r3, [r2, #0]
        huart->RxState = HAL_UART_STATE_READY;
 8000db2:	7053      	strb	r3, [r2, #1]
        __HAL_UNLOCK(huart);
 8000db4:	2300      	movs	r3, #0
 8000db6:	3468      	adds	r4, #104	@ 0x68
 8000db8:	7023      	strb	r3, [r4, #0]
}
 8000dba:	bdfe      	pop	{r1, r2, r3, r4, r5, r6, r7, pc}
      if((Timeout == 0U) || ((HAL_GetTick()-Tickstart) > Timeout))
 8000dbc:	f7ff fcae 	bl	800071c <HAL_GetTick>
 8000dc0:	9b01      	ldr	r3, [sp, #4]
 8000dc2:	1ac0      	subs	r0, r0, r3
 8000dc4:	9b08      	ldr	r3, [sp, #32]
 8000dc6:	4298      	cmp	r0, r3
 8000dc8:	d9d5      	bls.n	8000d76 <UART_WaitOnFlagUntilTimeout+0xa>
 8000dca:	e7e4      	b.n	8000d96 <UART_WaitOnFlagUntilTimeout+0x2a>
 8000dcc:	fffffe5f 	.word	0xfffffe5f

08000dd0 <UART_SetConfig>:

  return HAL_OK;
}

HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8000dd0:	0003      	movs	r3, r0
 8000dd2:	b570      	push	{r4, r5, r6, lr}
   *  the UART Word Length, Parity, Mode and oversampling:
   *  set the M bits according to huart->Init.WordLength value
   *  set PCE and PS bits according to huart->Init.Parity value
   *  set TE and RE bits according to huart->Init.Mode value
   *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8000dd4:	689a      	ldr	r2, [r3, #8]
 8000dd6:	691d      	ldr	r5, [r3, #16]
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8000dd8:	6804      	ldr	r4, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8000dda:	432a      	orrs	r2, r5
 8000ddc:	695d      	ldr	r5, [r3, #20]
 8000dde:	69c1      	ldr	r1, [r0, #28]
 8000de0:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8000de2:	6820      	ldr	r0, [r4, #0]
 8000de4:	4d33      	ldr	r5, [pc, #204]	@ (8000eb4 <UART_SetConfig+0xe4>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8000de6:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR1, UART_CR1_FIELDS, tmpreg);
 8000de8:	4028      	ands	r0, r5
 8000dea:	4302      	orrs	r2, r0
 8000dec:	6022      	str	r2, [r4, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
   * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8000dee:	6862      	ldr	r2, [r4, #4]
 8000df0:	4831      	ldr	r0, [pc, #196]	@ (8000eb8 <UART_SetConfig+0xe8>)
  /* Configure
   * - UART HardWare Flow Control: set CTSE and RTSE bits according
   *   to huart->Init.HwFlowCtl value
   * - one-bit sampling method versus three samples' majority rule according
   *   to huart->Init.OneBitSampling */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8000df2:	6a1d      	ldr	r5, [r3, #32]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8000df4:	4002      	ands	r2, r0
 8000df6:	68d8      	ldr	r0, [r3, #12]
 8000df8:	4302      	orrs	r2, r0
 8000dfa:	6062      	str	r2, [r4, #4]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8000dfc:	699a      	ldr	r2, [r3, #24]
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8000dfe:	68a0      	ldr	r0, [r4, #8]
  tmpreg = (uint32_t)huart->Init.HwFlowCtl | huart->Init.OneBitSampling ;
 8000e00:	432a      	orrs	r2, r5
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8000e02:	4d2e      	ldr	r5, [pc, #184]	@ (8000ebc <UART_SetConfig+0xec>)
 8000e04:	4028      	ands	r0, r5
 8000e06:	4302      	orrs	r2, r0

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8000e08:	2003      	movs	r0, #3
 8000e0a:	2580      	movs	r5, #128	@ 0x80
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE | USART_CR3_ONEBIT), tmpreg);
 8000e0c:	60a2      	str	r2, [r4, #8]
  UART_GETCLOCKSOURCE(huart, clocksource);
 8000e0e:	4a2c      	ldr	r2, [pc, #176]	@ (8000ec0 <UART_SetConfig+0xf0>)
 8000e10:	022d      	lsls	r5, r5, #8
 8000e12:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8000e14:	4002      	ands	r2, r0
 8000e16:	3a01      	subs	r2, #1
 8000e18:	2a02      	cmp	r2, #2
 8000e1a:	d837      	bhi.n	8000e8c <UART_SetConfig+0xbc>
 8000e1c:	4829      	ldr	r0, [pc, #164]	@ (8000ec4 <UART_SetConfig+0xf4>)
 8000e1e:	5c80      	ldrb	r0, [r0, r2]
  
  /* Check UART Over Sampling to set Baud Rate Register */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8000e20:	42a9      	cmp	r1, r5
 8000e22:	d114      	bne.n	8000e4e <UART_SetConfig+0x7e>
  {
    switch (clocksource)
 8000e24:	2808      	cmp	r0, #8
 8000e26:	d80f      	bhi.n	8000e48 <UART_SetConfig+0x78>
 8000e28:	f7ff f9fa 	bl	8000220 <__gnu_thumb1_case_uqi>
 8000e2c:	0e050e32 	.word	0x0e050e32
 8000e30:	0e0e0e32 	.word	0x0e0e0e32
 8000e34:	09          	.byte	0x09
 8000e35:	00          	.byte	0x00
    {
      case UART_CLOCKSOURCE_PCLK1:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
        break;
      case UART_CLOCKSOURCE_HSI:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HSI_VALUE, huart->Init.BaudRate));
 8000e36:	6859      	ldr	r1, [r3, #4]
 8000e38:	4b23      	ldr	r3, [pc, #140]	@ (8000ec8 <UART_SetConfig+0xf8>)
 8000e3a:	0848      	lsrs	r0, r1, #1
 8000e3c:	e02c      	b.n	8000e98 <UART_SetConfig+0xc8>
        break;
      case UART_CLOCKSOURCE_SYSCLK:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
        break;
      case UART_CLOCKSOURCE_LSE:
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8000e3e:	6859      	ldr	r1, [r3, #4]
 8000e40:	2380      	movs	r3, #128	@ 0x80
 8000e42:	0848      	lsrs	r0, r1, #1
 8000e44:	025b      	lsls	r3, r3, #9
 8000e46:	e027      	b.n	8000e98 <UART_SetConfig+0xc8>
    switch (clocksource)
 8000e48:	2001      	movs	r0, #1
 8000e4a:	2300      	movs	r3, #0
 8000e4c:	e029      	b.n	8000ea2 <UART_SetConfig+0xd2>
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
    huart->Instance->BRR = brrtemp;
  }
  else
  {
    switch (clocksource)
 8000e4e:	2808      	cmp	r0, #8
 8000e50:	d81a      	bhi.n	8000e88 <UART_SetConfig+0xb8>
 8000e52:	f7ff f9e5 	bl	8000220 <__gnu_thumb1_case_uqi>
 8000e56:	190f      	.short	0x190f
 8000e58:	190f1905 	.word	0x190f1905
 8000e5c:	1919      	.short	0x1919
 8000e5e:	14          	.byte	0x14
 8000e5f:	00          	.byte	0x00
    {
      case UART_CLOCKSOURCE_PCLK1:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
        break;
      case UART_CLOCKSOURCE_HSI:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HSI_VALUE, huart->Init.BaudRate));
 8000e60:	6859      	ldr	r1, [r3, #4]
 8000e62:	4b1a      	ldr	r3, [pc, #104]	@ (8000ecc <UART_SetConfig+0xfc>)
 8000e64:	0848      	lsrs	r0, r1, #1
 8000e66:	18c0      	adds	r0, r0, r3
 8000e68:	f7ff f9e4 	bl	8000234 <__udivsi3>
 8000e6c:	b280      	uxth	r0, r0
 8000e6e:	60e0      	str	r0, [r4, #12]
  HAL_StatusTypeDef ret               = HAL_OK;
 8000e70:	2000      	movs	r0, #0
 8000e72:	e01d      	b.n	8000eb0 <UART_SetConfig+0xe0>
        break;
      case UART_CLOCKSOURCE_SYSCLK:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(HAL_RCC_GetSysClockFreq(), huart->Init.BaudRate));
 8000e74:	6859      	ldr	r1, [r3, #4]
 8000e76:	23e1      	movs	r3, #225	@ 0xe1
 8000e78:	0848      	lsrs	r0, r1, #1
 8000e7a:	03db      	lsls	r3, r3, #15
 8000e7c:	e7f3      	b.n	8000e66 <UART_SetConfig+0x96>
        break;
      case UART_CLOCKSOURCE_LSE:
        huart->Instance->BRR = (uint16_t)(UART_DIV_SAMPLING16(LSE_VALUE, huart->Init.BaudRate));
 8000e7e:	6859      	ldr	r1, [r3, #4]
 8000e80:	2380      	movs	r3, #128	@ 0x80
 8000e82:	0848      	lsrs	r0, r1, #1
 8000e84:	021b      	lsls	r3, r3, #8
 8000e86:	e7ee      	b.n	8000e66 <UART_SetConfig+0x96>
    switch (clocksource)
 8000e88:	2001      	movs	r0, #1
        ret = HAL_ERROR;
        break;
    }
  }

  return ret;
 8000e8a:	e011      	b.n	8000eb0 <UART_SetConfig+0xe0>
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8000e8c:	42a9      	cmp	r1, r5
 8000e8e:	d1f1      	bne.n	8000e74 <UART_SetConfig+0xa4>
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(HAL_RCC_GetPCLK1Freq(), huart->Init.BaudRate));
 8000e90:	6859      	ldr	r1, [r3, #4]
 8000e92:	23e1      	movs	r3, #225	@ 0xe1
 8000e94:	0848      	lsrs	r0, r1, #1
 8000e96:	041b      	lsls	r3, r3, #16
        usartdiv = (uint16_t)(UART_DIV_SAMPLING8(LSE_VALUE, huart->Init.BaudRate));
 8000e98:	18c0      	adds	r0, r0, r3
 8000e9a:	f7ff f9cb 	bl	8000234 <__udivsi3>
 8000e9e:	b283      	uxth	r3, r0
  HAL_StatusTypeDef ret               = HAL_OK;
 8000ea0:	2000      	movs	r0, #0
    brrtemp = usartdiv & 0xFFF0U;
 8000ea2:	0019      	movs	r1, r3
 8000ea4:	220f      	movs	r2, #15
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8000ea6:	071b      	lsls	r3, r3, #28
    brrtemp = usartdiv & 0xFFF0U;
 8000ea8:	4391      	bics	r1, r2
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8000eaa:	0f5b      	lsrs	r3, r3, #29
    huart->Instance->BRR = brrtemp;
 8000eac:	430b      	orrs	r3, r1
 8000eae:	60e3      	str	r3, [r4, #12]

}
 8000eb0:	bd70      	pop	{r4, r5, r6, pc}
 8000eb2:	46c0      	nop			@ (mov r8, r8)
 8000eb4:	ffff69f3 	.word	0xffff69f3
 8000eb8:	ffffcfff 	.word	0xffffcfff
 8000ebc:	fffff4ff 	.word	0xfffff4ff
 8000ec0:	40021000 	.word	0x40021000
 8000ec4:	08001150 	.word	0x08001150
 8000ec8:	01e84800 	.word	0x01e84800
 8000ecc:	00f42400 	.word	0x00f42400

08000ed0 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart: UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8000ed0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000ed2:	1e04      	subs	r4, r0, #0
  /* Check the UART handle allocation */
  if(huart == NULL)
 8000ed4:	d101      	bne.n	8000eda <HAL_UART_Init+0xa>
  {
    return HAL_ERROR;
 8000ed6:	2001      	movs	r0, #1
  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
}
 8000ed8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if(huart->gState == HAL_UART_STATE_RESET)
 8000eda:	0006      	movs	r6, r0
 8000edc:	3669      	adds	r6, #105	@ 0x69
 8000ede:	7833      	ldrb	r3, [r6, #0]
 8000ee0:	b2da      	uxtb	r2, r3
 8000ee2:	2b00      	cmp	r3, #0
 8000ee4:	d102      	bne.n	8000eec <HAL_UART_Init+0x1c>
    huart->Lock = HAL_UNLOCKED;
 8000ee6:	0003      	movs	r3, r0
 8000ee8:	3368      	adds	r3, #104	@ 0x68
 8000eea:	701a      	strb	r2, [r3, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8000eec:	2324      	movs	r3, #36	@ 0x24
  __HAL_UART_DISABLE(huart);
 8000eee:	2701      	movs	r7, #1
  huart->gState = HAL_UART_STATE_BUSY;
 8000ef0:	7033      	strb	r3, [r6, #0]
  __HAL_UART_DISABLE(huart);
 8000ef2:	6825      	ldr	r5, [r4, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8000ef4:	0020      	movs	r0, r4
  __HAL_UART_DISABLE(huart);
 8000ef6:	682b      	ldr	r3, [r5, #0]
 8000ef8:	43bb      	bics	r3, r7
 8000efa:	602b      	str	r3, [r5, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 8000efc:	f7ff ff68 	bl	8000dd0 <UART_SetConfig>
 8000f00:	42b8      	cmp	r0, r7
 8000f02:	d0e8      	beq.n	8000ed6 <HAL_UART_Init+0x6>
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8000f04:	686b      	ldr	r3, [r5, #4]
 8000f06:	4a0a      	ldr	r2, [pc, #40]	@ (8000f30 <HAL_UART_Init+0x60>)
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8000f08:	2000      	movs	r0, #0
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8000f0a:	4013      	ands	r3, r2
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8000f0c:	2208      	movs	r2, #8
  CLEAR_BIT(huart->Instance->CR2, USART_CR2_CLKEN);
 8000f0e:	606b      	str	r3, [r5, #4]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_HDSEL);
 8000f10:	68ab      	ldr	r3, [r5, #8]
 8000f12:	4393      	bics	r3, r2
 8000f14:	60ab      	str	r3, [r5, #8]
  __HAL_UART_ENABLE(huart);
 8000f16:	682b      	ldr	r3, [r5, #0]
  huart->RxState = HAL_UART_STATE_READY;
 8000f18:	0022      	movs	r2, r4
  __HAL_UART_ENABLE(huart);
 8000f1a:	431f      	orrs	r7, r3
  huart->gState  = HAL_UART_STATE_READY;
 8000f1c:	2320      	movs	r3, #32
  __HAL_UART_ENABLE(huart);
 8000f1e:	602f      	str	r7, [r5, #0]
  huart->RxState = HAL_UART_STATE_READY;
 8000f20:	326a      	adds	r2, #106	@ 0x6a
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8000f22:	66e0      	str	r0, [r4, #108]	@ 0x6c
  __HAL_UNLOCK(huart);
 8000f24:	3468      	adds	r4, #104	@ 0x68
  huart->gState  = HAL_UART_STATE_READY;
 8000f26:	7033      	strb	r3, [r6, #0]
  huart->RxState = HAL_UART_STATE_READY;
 8000f28:	7013      	strb	r3, [r2, #0]
  __HAL_UNLOCK(huart);
 8000f2a:	7020      	strb	r0, [r4, #0]
  return (UART_CheckIdleState(huart));
 8000f2c:	e7d4      	b.n	8000ed8 <HAL_UART_Init+0x8>
 8000f2e:	46c0      	nop			@ (mov r8, r8)
 8000f30:	fffff7ff 	.word	0xfffff7ff

08000f34 <HAL_UART_Receive>:
  *         (as received data will be handled using u16 pointer cast). Depending on compilation chain,
  *         use of specific alignment compilation directives or pragmas might be required to ensure proper alignment for pData.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8000f34:	b5f0      	push	{r4, r5, r6, r7, lr}
 8000f36:	b085      	sub	sp, #20
 8000f38:	9303      	str	r3, [sp, #12]
  uint16_t* tmp;
  uint16_t uhMask;
  uint32_t tickstart = 0;

  /* Check that a Rx process is not already ongoing */
  if(huart->RxState == HAL_UART_STATE_READY)
 8000f3a:	0003      	movs	r3, r0
 8000f3c:	336a      	adds	r3, #106	@ 0x6a
{
 8000f3e:	0016      	movs	r6, r2
  if(huart->RxState == HAL_UART_STATE_READY)
 8000f40:	781a      	ldrb	r2, [r3, #0]
{
 8000f42:	0004      	movs	r4, r0
 8000f44:	000d      	movs	r5, r1
        return  HAL_ERROR;
      }
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8000f46:	2002      	movs	r0, #2
  if(huart->RxState == HAL_UART_STATE_READY)
 8000f48:	2a20      	cmp	r2, #32
 8000f4a:	d13b      	bne.n	8000fc4 <HAL_UART_Receive+0x90>
      return  HAL_ERROR;
 8000f4c:	3801      	subs	r0, #1
    if((pData == NULL ) || (Size == 0U))
 8000f4e:	2900      	cmp	r1, #0
 8000f50:	d038      	beq.n	8000fc4 <HAL_UART_Receive+0x90>
 8000f52:	2e00      	cmp	r6, #0
 8000f54:	d036      	beq.n	8000fc4 <HAL_UART_Receive+0x90>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8000f56:	2280      	movs	r2, #128	@ 0x80
 8000f58:	68a1      	ldr	r1, [r4, #8]
 8000f5a:	0152      	lsls	r2, r2, #5
 8000f5c:	4291      	cmp	r1, r2
 8000f5e:	d104      	bne.n	8000f6a <HAL_UART_Receive+0x36>
 8000f60:	6922      	ldr	r2, [r4, #16]
 8000f62:	2a00      	cmp	r2, #0
 8000f64:	d101      	bne.n	8000f6a <HAL_UART_Receive+0x36>
      if((((uint32_t)pData)&1U) != 0U)
 8000f66:	4205      	tst	r5, r0
 8000f68:	d12c      	bne.n	8000fc4 <HAL_UART_Receive+0x90>
    __HAL_LOCK(huart);
 8000f6a:	0022      	movs	r2, r4
 8000f6c:	3268      	adds	r2, #104	@ 0x68
 8000f6e:	7811      	ldrb	r1, [r2, #0]
 8000f70:	2002      	movs	r0, #2
 8000f72:	2901      	cmp	r1, #1
 8000f74:	d026      	beq.n	8000fc4 <HAL_UART_Receive+0x90>
 8000f76:	2101      	movs	r1, #1
 8000f78:	7011      	strb	r1, [r2, #0]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8000f7a:	2200      	movs	r2, #0
 8000f7c:	66e2      	str	r2, [r4, #108]	@ 0x6c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8000f7e:	3222      	adds	r2, #34	@ 0x22
 8000f80:	701a      	strb	r2, [r3, #0]

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 8000f82:	f7ff fbcb 	bl	800071c <HAL_GetTick>

    huart->RxXferSize = Size;
 8000f86:	0023      	movs	r3, r4
    huart->RxXferCount = Size;

    /* Computation of UART mask to apply to RDR register */
    UART_MASK_COMPUTATION(huart);
 8000f88:	2180      	movs	r1, #128	@ 0x80
 8000f8a:	68a2      	ldr	r2, [r4, #8]
    huart->RxXferSize = Size;
 8000f8c:	3358      	adds	r3, #88	@ 0x58
 8000f8e:	801e      	strh	r6, [r3, #0]
    huart->RxXferCount = Size;
 8000f90:	805e      	strh	r6, [r3, #2]
    tickstart = HAL_GetTick();
 8000f92:	9002      	str	r0, [sp, #8]
    UART_MASK_COMPUTATION(huart);
 8000f94:	0149      	lsls	r1, r1, #5
 8000f96:	3304      	adds	r3, #4
 8000f98:	428a      	cmp	r2, r1
 8000f9a:	d117      	bne.n	8000fcc <HAL_UART_Receive+0x98>
 8000f9c:	6922      	ldr	r2, [r4, #16]
 8000f9e:	2a00      	cmp	r2, #0
 8000fa0:	d112      	bne.n	8000fc8 <HAL_UART_Receive+0x94>
 8000fa2:	4a1e      	ldr	r2, [pc, #120]	@ (800101c <HAL_UART_Receive+0xe8>)
 8000fa4:	801a      	strh	r2, [r3, #0]
      huart->RxXferCount--;
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
      {
        return HAL_TIMEOUT;
      }
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8000fa6:	2780      	movs	r7, #128	@ 0x80
    uhMask = huart->Mask;
 8000fa8:	881e      	ldrh	r6, [r3, #0]
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8000faa:	017f      	lsls	r7, r7, #5
    while(huart->RxXferCount > 0U)
 8000fac:	0022      	movs	r2, r4
 8000fae:	325a      	adds	r2, #90	@ 0x5a
 8000fb0:	8813      	ldrh	r3, [r2, #0]
 8000fb2:	b298      	uxth	r0, r3
 8000fb4:	2b00      	cmp	r3, #0
 8000fb6:	d110      	bne.n	8000fda <HAL_UART_Receive+0xa6>
        *pData++ = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
      }
    }

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8000fb8:	0023      	movs	r3, r4
 8000fba:	2220      	movs	r2, #32
 8000fbc:	336a      	adds	r3, #106	@ 0x6a

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8000fbe:	3468      	adds	r4, #104	@ 0x68
    huart->RxState = HAL_UART_STATE_READY;
 8000fc0:	701a      	strb	r2, [r3, #0]
    __HAL_UNLOCK(huart);
 8000fc2:	7020      	strb	r0, [r4, #0]
  }
  else
  {
    return HAL_BUSY;
  }
}
 8000fc4:	b005      	add	sp, #20
 8000fc6:	bdf0      	pop	{r4, r5, r6, r7, pc}
    UART_MASK_COMPUTATION(huart);
 8000fc8:	22ff      	movs	r2, #255	@ 0xff
 8000fca:	e7eb      	b.n	8000fa4 <HAL_UART_Receive+0x70>
 8000fcc:	2a00      	cmp	r2, #0
 8000fce:	d1ea      	bne.n	8000fa6 <HAL_UART_Receive+0x72>
 8000fd0:	6922      	ldr	r2, [r4, #16]
 8000fd2:	2a00      	cmp	r2, #0
 8000fd4:	d0f8      	beq.n	8000fc8 <HAL_UART_Receive+0x94>
 8000fd6:	227f      	movs	r2, #127	@ 0x7f
 8000fd8:	e7e4      	b.n	8000fa4 <HAL_UART_Receive+0x70>
      huart->RxXferCount--;
 8000fda:	8813      	ldrh	r3, [r2, #0]
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8000fdc:	2120      	movs	r1, #32
      huart->RxXferCount--;
 8000fde:	3b01      	subs	r3, #1
 8000fe0:	b29b      	uxth	r3, r3
 8000fe2:	8013      	strh	r3, [r2, #0]
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_RXNE, RESET, tickstart, Timeout) != HAL_OK)
 8000fe4:	9b03      	ldr	r3, [sp, #12]
 8000fe6:	2200      	movs	r2, #0
 8000fe8:	9300      	str	r3, [sp, #0]
 8000fea:	0020      	movs	r0, r4
 8000fec:	9b02      	ldr	r3, [sp, #8]
 8000fee:	f7ff febd 	bl	8000d6c <UART_WaitOnFlagUntilTimeout>
 8000ff2:	2800      	cmp	r0, #0
 8000ff4:	d110      	bne.n	8001018 <HAL_UART_Receive+0xe4>
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8000ff6:	68a2      	ldr	r2, [r4, #8]
        *tmp = (uint16_t)(huart->Instance->RDR & uhMask);
 8000ff8:	6823      	ldr	r3, [r4, #0]
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8000ffa:	42ba      	cmp	r2, r7
 8000ffc:	d107      	bne.n	800100e <HAL_UART_Receive+0xda>
 8000ffe:	6922      	ldr	r2, [r4, #16]
 8001000:	2a00      	cmp	r2, #0
 8001002:	d104      	bne.n	800100e <HAL_UART_Receive+0xda>
        *tmp = (uint16_t)(huart->Instance->RDR & uhMask);
 8001004:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8001006:	4033      	ands	r3, r6
 8001008:	802b      	strh	r3, [r5, #0]
        pData +=2U;
 800100a:	3502      	adds	r5, #2
 800100c:	e7ce      	b.n	8000fac <HAL_UART_Receive+0x78>
        *pData++ = (uint8_t)(huart->Instance->RDR & (uint8_t)uhMask);
 800100e:	8c9b      	ldrh	r3, [r3, #36]	@ 0x24
 8001010:	4033      	ands	r3, r6
 8001012:	702b      	strb	r3, [r5, #0]
 8001014:	3501      	adds	r5, #1
 8001016:	e7c9      	b.n	8000fac <HAL_UART_Receive+0x78>
        return HAL_TIMEOUT;
 8001018:	2003      	movs	r0, #3
 800101a:	e7d3      	b.n	8000fc4 <HAL_UART_Receive+0x90>
 800101c:	000001ff 	.word	0x000001ff

08001020 <HAL_UART_Transmit>:
  *         (as sent data will be handled using u16 pointer cast). Depending on compilation chain,
  *         use of specific alignment compilation directives or pragmas might be required to ensure proper alignment for pData.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001020:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint16_t* tmp;
  uint32_t tickstart = 0U;

  /* Check that a Tx process is not already ongoing */
  if(huart->gState == HAL_UART_STATE_READY)
 8001022:	0007      	movs	r7, r0
{
 8001024:	b085      	sub	sp, #20
 8001026:	9303      	str	r3, [sp, #12]
  if(huart->gState == HAL_UART_STATE_READY)
 8001028:	3769      	adds	r7, #105	@ 0x69
 800102a:	783b      	ldrb	r3, [r7, #0]
{
 800102c:	0004      	movs	r4, r0
 800102e:	000d      	movs	r5, r1
 8001030:	0016      	movs	r6, r2
        return  HAL_ERROR;
      }
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8001032:	2002      	movs	r0, #2
  if(huart->gState == HAL_UART_STATE_READY)
 8001034:	2b20      	cmp	r3, #32
 8001036:	d146      	bne.n	80010c6 <HAL_UART_Transmit+0xa6>
      return  HAL_ERROR;
 8001038:	3801      	subs	r0, #1
    if((pData == NULL ) || (Size == 0U))
 800103a:	2900      	cmp	r1, #0
 800103c:	d043      	beq.n	80010c6 <HAL_UART_Transmit+0xa6>
 800103e:	2a00      	cmp	r2, #0
 8001040:	d041      	beq.n	80010c6 <HAL_UART_Transmit+0xa6>
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001042:	2380      	movs	r3, #128	@ 0x80
 8001044:	68a2      	ldr	r2, [r4, #8]
 8001046:	015b      	lsls	r3, r3, #5
 8001048:	429a      	cmp	r2, r3
 800104a:	d104      	bne.n	8001056 <HAL_UART_Transmit+0x36>
 800104c:	6923      	ldr	r3, [r4, #16]
 800104e:	2b00      	cmp	r3, #0
 8001050:	d101      	bne.n	8001056 <HAL_UART_Transmit+0x36>
      if((((uint32_t)pData)&1U) != 0U)
 8001052:	4201      	tst	r1, r0
 8001054:	d137      	bne.n	80010c6 <HAL_UART_Transmit+0xa6>
    __HAL_LOCK(huart);
 8001056:	0023      	movs	r3, r4
 8001058:	3368      	adds	r3, #104	@ 0x68
 800105a:	781a      	ldrb	r2, [r3, #0]
 800105c:	2002      	movs	r0, #2
 800105e:	2a01      	cmp	r2, #1
 8001060:	d031      	beq.n	80010c6 <HAL_UART_Transmit+0xa6>
 8001062:	2201      	movs	r2, #1
 8001064:	701a      	strb	r2, [r3, #0]

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001066:	2300      	movs	r3, #0
 8001068:	66e3      	str	r3, [r4, #108]	@ 0x6c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800106a:	3321      	adds	r3, #33	@ 0x21
 800106c:	703b      	strb	r3, [r7, #0]

    /* Init tickstart for timeout managment*/
    tickstart = HAL_GetTick();
 800106e:	f7ff fb55 	bl	800071c <HAL_GetTick>

    huart->TxXferSize = Size;
 8001072:	0023      	movs	r3, r4
 8001074:	3350      	adds	r3, #80	@ 0x50
 8001076:	801e      	strh	r6, [r3, #0]
    huart->TxXferCount = Size;
 8001078:	805e      	strh	r6, [r3, #2]
      huart->TxXferCount--;
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
      {
        return HAL_TIMEOUT;
      }
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800107a:	2680      	movs	r6, #128	@ 0x80
    tickstart = HAL_GetTick();
 800107c:	9002      	str	r0, [sp, #8]
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800107e:	0176      	lsls	r6, r6, #5
    while(huart->TxXferCount > 0)
 8001080:	0021      	movs	r1, r4
 8001082:	3152      	adds	r1, #82	@ 0x52
 8001084:	880b      	ldrh	r3, [r1, #0]
 8001086:	b29a      	uxth	r2, r3
 8001088:	2b00      	cmp	r3, #0
 800108a:	d10d      	bne.n	80010a8 <HAL_UART_Transmit+0x88>
      else
      {
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
      }
    }
    if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800108c:	9b03      	ldr	r3, [sp, #12]
 800108e:	2140      	movs	r1, #64	@ 0x40
 8001090:	9300      	str	r3, [sp, #0]
 8001092:	0020      	movs	r0, r4
 8001094:	9b02      	ldr	r3, [sp, #8]
 8001096:	f7ff fe69 	bl	8000d6c <UART_WaitOnFlagUntilTimeout>
 800109a:	2800      	cmp	r0, #0
 800109c:	d112      	bne.n	80010c4 <HAL_UART_Transmit+0xa4>
    {
      return HAL_TIMEOUT;
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800109e:	2320      	movs	r3, #32

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80010a0:	3468      	adds	r4, #104	@ 0x68
    huart->gState = HAL_UART_STATE_READY;
 80010a2:	703b      	strb	r3, [r7, #0]
    __HAL_UNLOCK(huart);
 80010a4:	7020      	strb	r0, [r4, #0]

    return HAL_OK;
 80010a6:	e00e      	b.n	80010c6 <HAL_UART_Transmit+0xa6>
      huart->TxXferCount--;
 80010a8:	880b      	ldrh	r3, [r1, #0]
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80010aa:	2200      	movs	r2, #0
      huart->TxXferCount--;
 80010ac:	3b01      	subs	r3, #1
 80010ae:	b29b      	uxth	r3, r3
 80010b0:	800b      	strh	r3, [r1, #0]
      if(UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80010b2:	9b03      	ldr	r3, [sp, #12]
 80010b4:	2180      	movs	r1, #128	@ 0x80
 80010b6:	9300      	str	r3, [sp, #0]
 80010b8:	0020      	movs	r0, r4
 80010ba:	9b02      	ldr	r3, [sp, #8]
 80010bc:	f7ff fe56 	bl	8000d6c <UART_WaitOnFlagUntilTimeout>
 80010c0:	2800      	cmp	r0, #0
 80010c2:	d002      	beq.n	80010ca <HAL_UART_Transmit+0xaa>
        return HAL_TIMEOUT;
 80010c4:	2003      	movs	r0, #3
  }
  else
  {
    return HAL_BUSY;
  }
}
 80010c6:	b005      	add	sp, #20
 80010c8:	bdf0      	pop	{r4, r5, r6, r7, pc}
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80010ca:	68a3      	ldr	r3, [r4, #8]
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 80010cc:	6822      	ldr	r2, [r4, #0]
      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80010ce:	42b3      	cmp	r3, r6
 80010d0:	d108      	bne.n	80010e4 <HAL_UART_Transmit+0xc4>
 80010d2:	6923      	ldr	r3, [r4, #16]
 80010d4:	2b00      	cmp	r3, #0
 80010d6:	d105      	bne.n	80010e4 <HAL_UART_Transmit+0xc4>
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 80010d8:	882b      	ldrh	r3, [r5, #0]
        pData += 2;
 80010da:	3502      	adds	r5, #2
        huart->Instance->TDR = (*tmp & (uint16_t)0x01FFU);
 80010dc:	05db      	lsls	r3, r3, #23
 80010de:	0ddb      	lsrs	r3, r3, #23
 80010e0:	8513      	strh	r3, [r2, #40]	@ 0x28
        pData += 2;
 80010e2:	e7cd      	b.n	8001080 <HAL_UART_Transmit+0x60>
        huart->Instance->TDR = (*pData++ & (uint8_t)0xFFU);
 80010e4:	782b      	ldrb	r3, [r5, #0]
 80010e6:	3501      	adds	r5, #1
 80010e8:	8513      	strh	r3, [r2, #40]	@ 0x28
 80010ea:	e7c9      	b.n	8001080 <HAL_UART_Transmit+0x60>

080010ec <Reset_Handler>:
 80010ec:	2100      	movs	r1, #0
 80010ee:	e003      	b.n	80010f8 <LoopCopyDataInit>

080010f0 <CopyDataInit>:
 80010f0:	4b0b      	ldr	r3, [pc, #44]	@ (8001120 <LoopForever+0x2>)
 80010f2:	585b      	ldr	r3, [r3, r1]
 80010f4:	5043      	str	r3, [r0, r1]
 80010f6:	3104      	adds	r1, #4

080010f8 <LoopCopyDataInit>:
 80010f8:	480a      	ldr	r0, [pc, #40]	@ (8001124 <LoopForever+0x6>)
 80010fa:	4b0b      	ldr	r3, [pc, #44]	@ (8001128 <LoopForever+0xa>)
 80010fc:	1842      	adds	r2, r0, r1
 80010fe:	429a      	cmp	r2, r3
 8001100:	d3f6      	bcc.n	80010f0 <CopyDataInit>
 8001102:	4a0a      	ldr	r2, [pc, #40]	@ (800112c <LoopForever+0xe>)
 8001104:	e002      	b.n	800110c <LoopFillZerobss>

08001106 <FillZerobss>:
 8001106:	2300      	movs	r3, #0
 8001108:	6013      	str	r3, [r2, #0]
 800110a:	3204      	adds	r2, #4

0800110c <LoopFillZerobss>:
 800110c:	4b08      	ldr	r3, [pc, #32]	@ (8001130 <LoopForever+0x12>)
 800110e:	429a      	cmp	r2, r3
 8001110:	d3f9      	bcc.n	8001106 <FillZerobss>
 8001112:	e000      	b.n	8001116 <LoopFillZerobss+0xa>
 8001114:	bf00      	nop
 8001116:	f7ff f919 	bl	800034c <__libc_init_array>
 800111a:	f7ff f9b3 	bl	8000484 <main>

0800111e <LoopForever>:
 800111e:	e7fe      	b.n	800111e <LoopForever>
 8001120:	08001220 	.word	0x08001220
 8001124:	20000000 	.word	0x20000000
 8001128:	20000004 	.word	0x20000004
 800112c:	20000004 	.word	0x20000004
 8001130:	20000094 	.word	0x20000094

08001134 <BusFault_Handler>:
 8001134:	e7fe      	b.n	8001134 <BusFault_Handler>
 8001136:	0000      	movs	r0, r0

08001138 <_init>:
 8001138:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800113a:	46c0      	nop			@ (mov r8, r8)
 800113c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800113e:	bc08      	pop	{r3}
 8001140:	469e      	mov	lr, r3
 8001142:	4770      	bx	lr

08001144 <_fini>:
 8001144:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001146:	46c0      	nop			@ (mov r8, r8)
 8001148:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800114a:	bc08      	pop	{r3}
 800114c:	469e      	mov	lr, r3
 800114e:	4770      	bx	lr
