module decoder(a,b,y0,y1,y2,y3);
input a,b;
wire a1,b1;
output y0,y1,y2,y3;

not n1(a1,a);
not n2(b1,b);
and a0(y0,a1,b1);
and a2(y1,a1,b);
and a3(y2,a,b1);
and a4(y3,a,b);
endmodule
module tb;
reg a,b;
wire y0,y1,y2,y3;
decoder op(a,b,y0,y1,y2,y3);
initial
begin
a=0;b=0;
#10 a=0;b=1;
#10 a=1;b=0;
#10 a=1;b=1;
#10 $finish;
end
endmodule
