<def f='linux/arch/x86/kernel/cpu/intel_cacheinfo.c' l='171' ll='179'/>
<use f='linux/arch/x86/kernel/cpu/intel_cacheinfo.c' l='233' c='amd_cpuid4'/>
<use f='linux/arch/x86/kernel/cpu/intel_cacheinfo.c' l='233' c='amd_cpuid4'/>
<use f='linux/arch/x86/kernel/cpu/intel_cacheinfo.c' l='236' c='amd_cpuid4'/>
<size>4</size>
<doc f='linux/arch/x86/kernel/cpu/intel_cacheinfo.c' l='165'>/* AMD doesn&apos;t have CPUID4. Emulate it here to report the same
   information to the user.  This makes some assumptions about the machine:
   L2 not shared, no SMT etc. that is currently true on AMD CPUs.

   In theory the TLBs could be reported as fake type (they are in &quot;dummy&quot;).
   Maybe later */</doc>
