set_property SRC_FILE_INFO {cfile:c:/Users/tuankiet/Desktop/project_2/project_2.gen/sources_1/bd/processor/ip/processor_processing_system7_0_0/processor_processing_system7_0_0.xdc rfile:../project_2.gen/sources_1/bd/processor/ip/processor_processing_system7_0_0/processor_processing_system7_0_0.xdc id:1 order:EARLY scoped_inst:zynq7000/processor_i/processing_system7_0/inst} [current_design]
current_instance zynq7000/processor_i/processing_system7_0/inst
set_property src_info {type:SCOPED_XDC file:1 line:21 export:INPUT save:INPUT read:READ} [current_design]
set_input_jitter clk_fpga_0 0.3
set_property src_info {type:SCOPED_XDC file:1 line:24 export:INPUT save:INPUT read:READ} [current_design]
set_input_jitter clk_fpga_1 26.04
set_property src_info {type:SCOPED_XDC file:1 line:629 export:INPUT save:INPUT read:READ} [current_design]
set_property iostandard "SSTL15" [get_ports "DDR_CKE"]
set_property src_info {type:SCOPED_XDC file:1 line:630 export:INPUT save:INPUT read:READ} [current_design]
set_property PACKAGE_PIN "N3" [get_ports "DDR_CKE"]
set_property src_info {type:SCOPED_XDC file:1 line:631 export:INPUT save:INPUT read:READ} [current_design]
set_property slew "SLOW" [get_ports "DDR_CKE"]
set_property src_info {type:SCOPED_XDC file:1 line:632 export:INPUT save:INPUT read:READ} [current_design]
set_property PIO_DIRECTION "OUTPUT" [get_ports "DDR_CKE"]
