# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../project_1.gen/sources_1/bd/HydroDSP/ipshared/30ef" \
"../../../../project_1.srcs/sources_1/new/100khzclk.v" \
"../../../../project_1.srcs/sources_1/new/waveParser.v" \
"../../../../project_1.srcs/sources_1/new/CC.v" \
"../../../../project_1.ip_user_files/bd/HydroDSP/ip/HydroDSP_clk_wiz_0_0/HydroDSP_clk_wiz_0_0_clk_wiz.v" \
"../../../../project_1.ip_user_files/bd/HydroDSP/ip/HydroDSP_clk_wiz_0_0/HydroDSP_clk_wiz_0_0.v" \
"../../../../project_1.ip_user_files/bd/HydroDSP/ip/HydroDSP_clk100khz_0_0/sim/HydroDSP_clk100khz_0_0.v" \
"../../../../project_1.ip_user_files/bd/HydroDSP/ip/HydroDSP_blk_mem_gen_0_0/sim/HydroDSP_blk_mem_gen_0_0.v" \
"../../../../project_1.ip_user_files/bd/HydroDSP/ip/HydroDSP_blk_mem_gen_0_1/sim/HydroDSP_blk_mem_gen_0_1.v" \
"../../../../project_1.ip_user_files/bd/HydroDSP/ip/HydroDSP_blk_mem_gen_0_2/sim/HydroDSP_blk_mem_gen_0_2.v" \
"../../../../project_1.ip_user_files/bd/HydroDSP/ip/HydroDSP_blk_mem_gen_0_3/sim/HydroDSP_blk_mem_gen_0_3.v" \
"../../../../project_1.ip_user_files/bd/HydroDSP/ip/HydroDSP_blk_mem_gen_0_4/sim/HydroDSP_blk_mem_gen_0_4.v" \
"../../../../project_1.ip_user_files/bd/HydroDSP/ip/HydroDSP_blk_mem_gen_1_0/sim/HydroDSP_blk_mem_gen_1_0.v" \
"../../../../project_1.ip_user_files/bd/HydroDSP/ip/HydroDSP_blk_mem_gen_2_0/sim/HydroDSP_blk_mem_gen_2_0.v" \
"../../../../project_1.ip_user_files/bd/HydroDSP/ip/HydroDSP_blk_mem_gen_3_0/sim/HydroDSP_blk_mem_gen_3_0.v" \
"../../../../project_1.ip_user_files/bd/HydroDSP/ip/HydroDSP_xlconstant_0_0/sim/HydroDSP_xlconstant_0_0.v" \
"../../../../project_1.ip_user_files/bd/HydroDSP/ip/HydroDSP_clk_wiz_1_0/HydroDSP_clk_wiz_1_0_clk_wiz.v" \
"../../../../project_1.ip_user_files/bd/HydroDSP/ip/HydroDSP_clk_wiz_1_0/HydroDSP_clk_wiz_1_0.v" \
"../../../../project_1.ip_user_files/bd/HydroDSP/ip/HydroDSP_xlslice_0_0/sim/HydroDSP_xlslice_0_0.v" \
"../../../../project_1.ip_user_files/bd/HydroDSP/ip/HydroDSP_waveParser_0_1/sim/HydroDSP_waveParser_0_1.v" \
"../../../../project_1.ip_user_files/bd/HydroDSP/ip/HydroDSP_CC_0_0/sim/HydroDSP_CC_0_0.v" \
"../../../../project_1.ip_user_files/bd/HydroDSP/sim/HydroDSP.v" \
"../../../../project_1.gen/sources_1/bd/HydroDSP/hdl/HydroDSP_wrapper.v" \
"../../../../project_1.srcs/sources_1/new/Testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
