(* use_dsp48="no" *) (* use_dsp="no" *) module top  (y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h41):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(3'h7):(1'h0)] wire3;
  input wire [(4'h8):(1'h0)] wire2;
  input wire [(3'h7):(1'h0)] wire1;
  input wire [(4'h8):(1'h0)] wire0;
  wire signed [(3'h7):(1'h0)] wire84;
  wire [(4'hb):(1'h0)] wire83;
  wire [(4'h8):(1'h0)] wire81;
  wire signed [(4'h8):(1'h0)] wire21;
  wire [(3'h7):(1'h0)] wire20;
  wire signed [(3'h7):(1'h0)] wire19;
  wire signed [(4'hb):(1'h0)] wire17;
  wire signed [(3'h5):(1'h0)] wire4;
  assign y = {wire84,
                 wire83,
                 wire81,
                 wire21,
                 wire20,
                 wire19,
                 wire17,
                 wire4,
                 (1'h0)};
  assign wire4 = ((!{(wire0 >>> wire0)}) ?
                     (wire3 ?
                         {wire0} : ($signed(wire1) ?
                             $signed(wire2) : (&wire3))) : $unsigned(wire2));
  module5 #() modinst18 (.wire7(wire0), .clk(clk), .y(wire17), .wire8(wire3), .wire6(wire2), .wire9(wire4));
  assign wire19 = (^~(wire1 ? wire4 : wire2[(3'h4):(2'h2)]));
  assign wire20 = $signed(wire0[(3'h6):(3'h4)]);
  assign wire21 = (|wire0);
  module22 #() modinst82 (wire81, clk, wire20, wire21, wire0, wire2);
  assign wire83 = wire19[(3'h5):(1'h1)];
  assign wire84 = wire17;
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module22  (y, clk, wire26, wire25, wire24, wire23);
  output wire [(32'h61):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(3'h7):(1'h0)] wire26;
  input wire signed [(4'h8):(1'h0)] wire25;
  input wire [(2'h3):(1'h0)] wire24;
  input wire signed [(3'h5):(1'h0)] wire23;
  wire [(3'h5):(1'h0)] wire55;
  wire [(3'h5):(1'h0)] wire36;
  wire [(3'h7):(1'h0)] wire31;
  wire [(4'ha):(1'h0)] wire30;
  wire [(4'h8):(1'h0)] wire29;
  wire signed [(4'h9):(1'h0)] wire28;
  wire signed [(4'ha):(1'h0)] wire27;
  wire [(2'h2):(1'h0)] wire77;
  wire signed [(4'h8):(1'h0)] wire79;
  reg signed [(3'h5):(1'h0)] reg35 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg34 = (1'h0);
  reg [(4'ha):(1'h0)] reg33 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg32 = (1'h0);
  assign y = {wire55,
                 wire36,
                 wire31,
                 wire30,
                 wire29,
                 wire28,
                 wire27,
                 wire77,
                 wire79,
                 reg35,
                 reg34,
                 reg33,
                 reg32,
                 (1'h0)};
  assign wire27 = $unsigned(((&(wire25 < wire25)) ?
                      wire26 : {((8'ha8) <<< wire26)}));
  assign wire28 = wire24;
  assign wire29 = $unsigned($unsigned($signed((wire26 > wire25))));
  assign wire30 = $signed(($unsigned((!wire28)) == ($unsigned(wire26) ^ wire23[(2'h2):(1'h1)])));
  assign wire31 = $unsigned((!$unsigned((|wire28))));
  always
    @(posedge clk) begin
      reg32 <= $unsigned(wire26);
      if (($signed({(wire26 <<< wire24)}) - (~|wire25[(3'h4):(3'h4)])))
        begin
          reg33 <= $signed(wire25[(3'h4):(3'h4)]);
          reg34 <= wire25[(1'h1):(1'h1)];
        end
      else
        begin
          reg33 <= reg34;
        end
      reg35 <= (!$unsigned((8'ha1)));
    end
  assign wire36 = $signed(((wire26 ? $signed(wire25) : (~^wire30)) ?
                      (~wire24[(1'h0):(1'h0)]) : ({wire26} ?
                          ((8'ha6) >= (8'ha5)) : {wire31})));
  module37 #() modinst56 (wire55, clk, wire29, reg33, wire26, wire24);
  module57 #() modinst78 (.wire58(reg32), .clk(clk), .wire61(wire29), .y(wire77), .wire60(reg35), .wire59(wire30));
  module57 #() modinst80 (wire79, clk, wire29, wire55, reg33, wire26);
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module5
#(parameter param16 = (~^((~|(!(8'hb0))) ? ((!(8'ha5)) && ((8'haa) == (8'hae))) : (+((8'h9d) ? (8'hac) : (8'ha5))))))
(y, clk, wire9, wire8, wire7, wire6);
  output wire [(32'h2c):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(2'h3):(1'h0)] wire9;
  input wire signed [(3'h4):(1'h0)] wire8;
  input wire [(3'h7):(1'h0)] wire7;
  input wire [(4'h8):(1'h0)] wire6;
  wire signed [(3'h5):(1'h0)] wire15;
  wire [(4'h9):(1'h0)] wire14;
  wire signed [(4'h8):(1'h0)] wire13;
  wire signed [(4'ha):(1'h0)] wire12;
  wire signed [(3'h5):(1'h0)] wire11;
  wire [(3'h6):(1'h0)] wire10;
  assign y = {wire15, wire14, wire13, wire12, wire11, wire10, (1'h0)};
  assign wire10 = {(wire6 ?
                          (8'ha9) : ($signed(wire7) ?
                              wire6[(3'h6):(2'h2)] : wire6[(1'h1):(1'h0)]))};
  assign wire11 = ($signed((wire9[(2'h2):(2'h2)] <<< wire10)) ?
                      $unsigned((|wire6[(1'h0):(1'h0)])) : $unsigned($unsigned(wire7[(1'h0):(1'h0)])));
  assign wire12 = ((($unsigned((8'h9e)) ? (-(8'ha2)) : wire8[(2'h2):(1'h0)]) ?
                      wire11[(2'h3):(1'h1)] : (wire8 ?
                          wire11 : $signed(wire7))) > ({(!wire6)} ?
                      wire6[(4'h8):(1'h1)] : (~&{wire11})));
  assign wire13 = $unsigned($unsigned(wire12[(3'h6):(3'h6)]));
  assign wire14 = $signed(wire9[(2'h2):(2'h2)]);
  assign wire15 = (~^$unsigned(((wire8 & (8'ha5)) | (~&wire13))));
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module57
#(parameter param76 = (((((8'hac) ? (8'hac) : (8'ha8)) ? ((8'ha2) != (8'ha9)) : ((8'hab) ? (8'ha9) : (8'hae))) & (((8'haa) ? (8'ha0) : (8'h9e)) ? {(8'hab)} : ((8'ha3) <= (8'hab)))) ? (&(-((8'ha0) ? (8'haa) : (8'ha5)))) : ({((8'h9f) ? (8'ha4) : (8'ha0))} >= (~|((8'ha5) - (8'ha8))))))
(y, clk, wire61, wire60, wire59, wire58);
  output wire [(32'h60):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'h8):(1'h0)] wire61;
  input wire [(3'h5):(1'h0)] wire60;
  input wire signed [(3'h4):(1'h0)] wire59;
  input wire [(3'h7):(1'h0)] wire58;
  wire [(4'hb):(1'h0)] wire75;
  wire [(4'h9):(1'h0)] wire74;
  wire signed [(3'h4):(1'h0)] wire73;
  wire signed [(4'hb):(1'h0)] wire72;
  wire [(3'h4):(1'h0)] wire71;
  wire signed [(2'h3):(1'h0)] wire70;
  wire signed [(4'hb):(1'h0)] wire63;
  wire [(2'h3):(1'h0)] wire62;
  reg [(3'h5):(1'h0)] reg69 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg68 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg67 = (1'h0);
  reg [(2'h2):(1'h0)] reg66 = (1'h0);
  reg [(4'hb):(1'h0)] reg65 = (1'h0);
  reg [(4'h8):(1'h0)] reg64 = (1'h0);
  assign y = {wire75,
                 wire74,
                 wire73,
                 wire72,
                 wire71,
                 wire70,
                 wire63,
                 wire62,
                 reg69,
                 reg68,
                 reg67,
                 reg66,
                 reg65,
                 reg64,
                 (1'h0)};
  assign wire62 = wire61[(1'h1):(1'h1)];
  assign wire63 = ({wire60} ? (8'ha7) : $unsigned($signed((wire62 || wire62))));
  always
    @(posedge clk) begin
      reg64 <= {$signed(((wire60 ^~ wire62) ?
              (wire63 ? (8'had) : wire60) : $signed(wire59)))};
      reg65 <= $signed({$signed(wire60)});
      if (wire61)
        begin
          if (wire59[(1'h0):(1'h0)])
            begin
              reg66 <= (wire58[(3'h4):(1'h0)] < $signed($signed((wire58 && wire61))));
              reg67 <= wire58[(3'h4):(2'h3)];
              reg68 <= (~&((reg64[(2'h3):(2'h2)] ?
                  reg66[(2'h2):(1'h1)] : wire61[(3'h6):(1'h0)]) && $unsigned((reg65 ?
                  wire59 : reg64))));
            end
          else
            begin
              reg66 <= (reg64[(3'h4):(1'h0)] ? {(~^reg64)} : reg65);
            end
          reg69 <= {($signed((~^(8'hac))) ?
                  reg67[(3'h6):(1'h0)] : $unsigned((wire61 ? reg64 : wire58)))};
        end
      else
        begin
          if ($unsigned($unsigned($signed((reg66 == wire58)))))
            begin
              reg66 <= {(~&wire63)};
            end
          else
            begin
              reg66 <= $unsigned(wire60);
              reg67 <= {$signed(wire62)};
              reg68 <= $signed((((wire60 ? (8'ha4) : (8'haa)) | {(8'haf)}) ?
                  (&(8'hae)) : (8'ha3)));
            end
          reg69 <= $signed(reg69);
        end
    end
  assign wire70 = ((|$unsigned((reg67 && reg67))) ^~ $unsigned(reg66));
  assign wire71 = wire70[(2'h2):(1'h0)];
  assign wire72 = wire71[(1'h1):(1'h0)];
  assign wire73 = $unsigned($unsigned(((~|wire70) ~^ $unsigned((8'ha1)))));
  assign wire74 = (($unsigned($unsigned(wire71)) && {$unsigned((8'h9c))}) != ((^(reg69 ?
                          reg65 : reg66)) ?
                      (wire71[(2'h2):(2'h2)] ?
                          (wire59 ? reg64 : wire73) : wire63) : (+(reg66 ?
                          reg69 : (8'h9f)))));
  assign wire75 = (((~^wire73[(2'h2):(1'h0)]) ?
                          {$signed(reg69)} : $signed(((8'ha6) ?
                              wire71 : (8'h9f)))) ?
                      (~$signed($unsigned(wire73))) : {{(wire72 << (8'ha7))}});
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module37
#(parameter param54 = (((((8'hac) && (8'hae)) & ((8'hac) ? (8'ha3) : (8'hab))) << ((~^(8'haf)) ? (~&(8'h9e)) : ((8'hae) ? (8'hac) : (8'ha2)))) >> (~&(~^((8'ha5) >> (8'hb0))))))
(y, clk, wire41, wire40, wire39, wire38);
  output wire [(32'h52):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(2'h2):(1'h0)] wire41;
  input wire signed [(4'ha):(1'h0)] wire40;
  input wire signed [(3'h5):(1'h0)] wire39;
  input wire [(2'h3):(1'h0)] wire38;
  wire signed [(4'ha):(1'h0)] wire53;
  wire signed [(3'h5):(1'h0)] wire52;
  wire [(3'h7):(1'h0)] wire51;
  wire signed [(4'hb):(1'h0)] wire50;
  wire signed [(3'h7):(1'h0)] wire49;
  wire signed [(4'h8):(1'h0)] wire48;
  wire [(3'h7):(1'h0)] wire47;
  wire [(2'h3):(1'h0)] wire46;
  wire signed [(3'h5):(1'h0)] wire45;
  wire signed [(3'h5):(1'h0)] wire44;
  wire [(3'h6):(1'h0)] wire43;
  wire signed [(3'h7):(1'h0)] wire42;
  assign y = {wire53,
                 wire52,
                 wire51,
                 wire50,
                 wire49,
                 wire48,
                 wire47,
                 wire46,
                 wire45,
                 wire44,
                 wire43,
                 wire42,
                 (1'h0)};
  assign wire42 = (wire38 >= wire41[(1'h1):(1'h1)]);
  assign wire43 = $signed((wire39[(3'h4):(2'h2)] ?
                      wire42[(3'h7):(3'h4)] : (|((8'ha9) > wire38))));
  assign wire44 = ((!wire42) ?
                      wire42 : (!($unsigned(wire39) ?
                          wire38 : wire39[(3'h5):(3'h4)])));
  assign wire45 = (wire40[(1'h1):(1'h1)] > wire38);
  assign wire46 = ({wire38} && (~{$signed(wire43)}));
  assign wire47 = wire42;
  assign wire48 = ($unsigned($unsigned((^~wire45))) ?
                      (^wire41[(1'h0):(1'h0)]) : wire43);
  assign wire49 = wire47[(3'h5):(3'h5)];
  assign wire50 = (((8'h9e) ?
                      ((!wire40) ~^ ((8'h9c) >> (8'ha2))) : (((8'ha5) ?
                              wire49 : wire46) ?
                          (wire45 ?
                              wire45 : wire41) : (wire45 ^ wire48))) << ((~^(8'ha6)) + ((wire38 & wire49) ?
                      $unsigned(wire46) : wire43[(2'h3):(2'h3)])));
  assign wire51 = {$signed($signed((wire46 ~^ wire46)))};
  assign wire52 = $signed(($unsigned((8'h9e)) <<< (^~wire49[(3'h6):(3'h4)])));
  assign wire53 = $signed((wire47[(3'h6):(2'h2)] ?
                      (wire52[(3'h4):(1'h0)] ?
                          (wire40 ^ (8'hac)) : (!(8'hae))) : (wire50[(2'h3):(1'h0)] * (~^wire39))));
endmodule