INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Other computers/My Computer/Coursework/DLD/VERILOG/prelab3/prelab3.srcs/sources_1/new/8_1mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gray_encoder
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "G:/Other computers/My Computer/Coursework/DLD/VERILOG/prelab3/prelab3.srcs/sim_1/new/timing.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_gray_encoder
