<?xml version="1.0" ?>
<Presentation>
  <div class="page">
    <p>Pisces: A Scalable and Efficient Persistent Transactional Memory</p>
    <p>Jinyu Gu, Qianqian Yu, Xiayang Wang, Zhaoguo Wang,</p>
    <p>Binyu Zang, Haibing Guan, Haibo Chen</p>
  </div>
  <div class="page">
    <p>Non-volatile memory (NVM) is revolutionizing memory and storage</p>
    <p>Phase-change memory (PCM)</p>
    <p>Resistive Random-access Memory (ReRAM)</p>
    <p>Intel/Micron 3D-XPoint</p>
    <p>NVM Revolution</p>
  </div>
  <div class="page">
    <p>Non-volatile memory (NVM) is revolutionizing memory and storage</p>
    <p>The recent release of Intel Optane DC Persistent Memory (3D-XPoint) marks</p>
    <p>the transition of NVM technology from research prototypes to mainstream</p>
    <p>products</p>
    <p>Industrialization: Intel 3D-Xpoint</p>
    <p>Phase-change memory (PCM)</p>
    <p>Resistive Random-access Memory (ReRAM)</p>
    <p>Intel/Micron 3D-XPoint</p>
  </div>
  <div class="page">
    <p>Byte-addressability</p>
    <p>Non-volatility (high speed)</p>
    <p>Low read latency and high persistency cost</p>
    <p>NVM Features</p>
    <p>Intel/Micron 3D-XPoint</p>
  </div>
  <div class="page">
    <p>Persistent Transactional Memory (PTM)</p>
    <p>- transaction is a widely-used abstraction</p>
    <p>- an efficient abstraction for programming on persistent memory:</p>
    <p>i.e., builds transactional memory abstraction over NVM</p>
    <p>Programming Abstraction for NVM</p>
    <p>software Transactional Memory</p>
    <p>STM</p>
    <p>NVM + PTM</p>
  </div>
  <div class="page">
    <p>Page . 6</p>
    <p>w/o conflict</p>
    <p>R e a d</p>
    <p>La te</p>
    <p>n cy</p>
    <p>w/ conflict</p>
    <p>Existing PTM Issues</p>
    <p>Cause: exposing high NVM persistence overhead to readers</p>
    <p>read-deficiency</p>
  </div>
  <div class="page">
    <p>Page . 7</p>
    <p>w/o conflict</p>
    <p>read-deficiency</p>
    <p>R e a d</p>
    <p>La te</p>
    <p>n cy</p>
    <p>T h ro</p>
    <p>u g</p>
    <p>h p</p>
    <p>u t</p>
    <p># CPU cores</p>
    <p>low-scalability</p>
    <p>w/ conflict</p>
    <p>Existing PTM Issues</p>
    <p>Cause: exposing high NVM persistence overhead to readers</p>
    <p>Cause: over-constraining NVM persistence ordering</p>
  </div>
  <div class="page">
    <p>Page . 8</p>
    <p>read-deficiency low-scalability</p>
    <p>Cause: exposing high NVM persistence overhead to readers</p>
    <p>Cause: over-constraining NVM persistence ordering</p>
    <p>Can a PTM achieve both read-efficiency and high-scalability?</p>
  </div>
  <div class="page">
    <p>Page . 9</p>
    <p>PiscesOthers</p>
    <p>R e a d</p>
    <p>La te</p>
    <p>n cy</p>
    <p># CPU cores</p>
    <p>T h ro</p>
    <p>u g</p>
    <p>h p</p>
    <p>u t</p>
    <p>read-efficiency high-scalability</p>
    <p>Reuse redo logs as new versions</p>
    <p>Three-stage commit</p>
    <p>Dual-version concurrency control</p>
    <p>Pisces</p>
  </div>
  <div class="page">
    <p>ATC 2019, 11:25 am, Track I, on July 12th</p>
    <p>Thanks &amp; Welcome Pisces</p>
  </div>
</Presentation>
