

================================================================
== Vivado HLS Report for 'dense'
================================================================
* Date:           Wed Jan 24 16:04:23 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        dense
* Solution:       solution6
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  40.00|    34.961|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  32233|  32233|  32233|  32233|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                      |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- memset_dense_array  |      9|      9|         1|          -|          -|    10|    no    |
        |- Dense_Loop          |  32040|  32040|      3204|          -|          -|    10|    no    |
        | + Flat_Loop          |   3201|   3201|         4|          2|          1|  1600|    yes   |
        |- Sum_Loop            |     70|     70|         7|          -|          -|    10|    no    |
        |- Prediction_Loop     |    110|    110|        11|          -|          -|    10|    no    |
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|    146|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|     12|     717|   2549|    -|
|Memory           |       32|      -|      64|      5|    0|
|Multiplexer      |        -|      -|       -|    270|    -|
|Register         |        -|      -|     186|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |       32|     12|     967|   2970|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |       11|      5|   ~0   |      5|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |         Instance        |        Module        | BRAM_18K| DSP48E|  FF | LUT | URAM|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |dense_fadd_32ns_3bkb_U1  |dense_fadd_32ns_3bkb  |        0|      2|  177|  385|    0|
    |dense_fdiv_32ns_3dEe_U3  |dense_fdiv_32ns_3dEe  |        0|      0|  268|  978|    0|
    |dense_fexp_32ns_3eOg_U4  |dense_fexp_32ns_3eOg  |        0|      7|  144|  866|    0|
    |dense_fmul_32ns_3cud_U2  |dense_fmul_32ns_3cud  |        0|      3|  128|  320|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+
    |Total                    |                      |        0|     12|  717| 2549|    0|
    +-------------------------+----------------------+---------+-------+-----+-----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +-----------------+---------------------+---------+----+----+-----+-------+-----+------+-------------+
    |      Memory     |        Module       | BRAM_18K| FF | LUT| URAM| Words | Bits| Banks| W*Bits*Banks|
    +-----------------+---------------------+---------+----+----+-----+-------+-----+------+-------------+
    |dense_array_U    |dense_dense_array    |        0|  64|   5|    0|     10|   32|     1|          320|
    |dense_weights_U  |dense_dense_weights  |       32|   0|   0|    0|  16000|   32|     1|       512000|
    +-----------------+---------------------+---------+----+----+-----+-------+-----+------+-------------+
    |Total            |                     |       32|  64|   5|    0|  16010|   64|     2|       512320|
    +-----------------+---------------------+---------+----+----+-----+-------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+-------+---+----+------------+------------+
    |     Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+-------+---+----+------------+------------+
    |add_ln10_fu_269_p2    |     +    |      0|  0|  13|           4|           1|
    |add_ln21_1_fu_353_p2  |     +    |      0|  0|  15|          15|          15|
    |add_ln21_fu_347_p2    |     +    |      0|  0|  15|          15|          15|
    |d_fu_292_p2           |     +    |      0|  0|  13|           4|           1|
    |f_fu_312_p2           |     +    |      0|  0|  13|          11|           1|
    |i_fu_369_p2           |     +    |      0|  0|  13|           4|           1|
    |j_fu_386_p2           |     +    |      0|  0|  13|           4|           1|
    |icmp_ln10_fu_280_p2   |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln14_fu_286_p2   |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln19_fu_306_p2   |   icmp   |      0|  0|  13|          11|          10|
    |icmp_ln38_fu_363_p2   |   icmp   |      0|  0|   9|           4|           4|
    |icmp_ln44_fu_380_p2   |   icmp   |      0|  0|   9|           4|           4|
    |ap_enable_pp0         |    xor   |      0|  0|   2|           1|           2|
    +----------------------+----------+-------+---+----+------------+------------+
    |Total                 |          |      0|  0| 146|          85|          63|
    +----------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+-----+-----------+-----+-----------+
    |             Name             | LUT | Input Size| Bits| Total Bits|
    +------------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                     |  117|         25|    1|         25|
    |ap_enable_reg_pp0_iter1       |    9|          2|    1|          2|
    |ap_phi_mux_f_0_phi_fu_179_p4  |    9|          2|   11|         22|
    |d_0_reg_164                   |    9|          2|    4|          8|
    |dense_array_address0          |   27|          5|    4|         20|
    |dense_array_d0                |   15|          3|   32|         96|
    |f_0_reg_175                   |    9|          2|   11|         22|
    |grp_fu_233_p0                 |   15|          3|   32|         96|
    |grp_fu_233_p1                 |   15|          3|   32|         96|
    |i_0_reg_211                   |    9|          2|    4|          8|
    |j_0_reg_222                   |    9|          2|    4|          8|
    |phi_ln10_reg_153              |    9|          2|    4|          8|
    |sum_0_reg_199                 |    9|          2|   32|         64|
    |w_sum_0_reg_186               |    9|          2|   32|         64|
    +------------------------------+-----+-----------+-----+-----------+
    |Total                         |  270|         57|  204|        539|
    +------------------------------+-----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                        |  24|   0|   24|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |d_0_reg_164                      |   4|   0|    4|          0|
    |d_reg_409                        |   4|   0|    4|          0|
    |f_0_reg_175                      |  11|   0|   11|          0|
    |f_reg_428                        |  11|   0|   11|          0|
    |i_0_reg_211                      |   4|   0|    4|          0|
    |i_reg_466                        |   4|   0|    4|          0|
    |icmp_ln19_reg_424                |   1|   0|    1|          0|
    |icmp_ln19_reg_424_pp0_iter1_reg  |   1|   0|    1|          0|
    |j_0_reg_222                      |   4|   0|    4|          0|
    |j_reg_484                        |   4|   0|    4|          0|
    |phi_ln10_reg_153                 |   4|   0|    4|          0|
    |reg_263                          |  32|   0|   32|          0|
    |sum_0_reg_199                    |  32|   0|   32|          0|
    |w_sum_0_reg_186                  |  32|   0|   32|          0|
    |zext_ln19_reg_419                |   4|   0|   15|         11|
    |zext_ln21_reg_414                |   4|   0|   64|         60|
    |zext_ln46_reg_489                |   4|   0|   64|         60|
    +---------------------------------+----+----+-----+-----------+
    |Total                            | 186|   0|  317|        131|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------+-----+-----+------------+--------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs |     dense    | return value |
|ap_rst               |  in |    1| ap_ctrl_hs |     dense    | return value |
|ap_start             |  in |    1| ap_ctrl_hs |     dense    | return value |
|ap_done              | out |    1| ap_ctrl_hs |     dense    | return value |
|ap_idle              | out |    1| ap_ctrl_hs |     dense    | return value |
|ap_ready             | out |    1| ap_ctrl_hs |     dense    | return value |
|flat_array_address0  | out |   11|  ap_memory |  flat_array  |     array    |
|flat_array_ce0       | out |    1|  ap_memory |  flat_array  |     array    |
|flat_array_q0        |  in |   32|  ap_memory |  flat_array  |     array    |
|prediction_address0  | out |    4|  ap_memory |  prediction  |     array    |
|prediction_ce0       | out |    1|  ap_memory |  prediction  |     array    |
|prediction_we0       | out |    1|  ap_memory |  prediction  |     array    |
|prediction_d0        | out |   32|  ap_memory |  prediction  |     array    |
+---------------------+-----+-----+------------+--------------+--------------+

