{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1674600163421 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1674600163422 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 24 14:42:43 2023 " "Processing started: Tue Jan 24 14:42:43 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1674600163422 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1674600163422 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off multiplexed_display -c multiplexed_display --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off multiplexed_display -c multiplexed_display --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1674600163422 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1674600164278 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1674600164278 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexed_display.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplexed_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexed_display " "Found entity 1: multiplexed_display" {  } { { "multiplexed_display.v" "" { Text "C:/OITWinter2022/DigitalSystemsDesign1/Lab03/multiplexed_display.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674600175309 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1674600175309 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/OITWinter2022/DigitalSystemsDesign1/Lab03/counter.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674600175314 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1674600175314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_to_bcd.v 1 1 " "Found 1 design units, including 1 entities, in source file binary_to_bcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary_to_bcd " "Found entity 1: binary_to_bcd" {  } { { "binary_to_bcd.v" "" { Text "C:/OITWinter2022/DigitalSystemsDesign1/Lab03/binary_to_bcd.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674600175317 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1674600175317 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_to_decimal.v 1 1 " "Found 1 design units, including 1 entities, in source file bcd_to_decimal.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd_to_decimal " "Found entity 1: bcd_to_decimal" {  } { { "bcd_to_decimal.v" "" { Text "C:/OITWinter2022/DigitalSystemsDesign1/Lab03/bcd_to_decimal.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674600175321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1674600175321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clk_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk_divider " "Found entity 1: clk_divider" {  } { { "clk_divider.v" "" { Text "C:/OITWinter2022/DigitalSystemsDesign1/Lab03/clk_divider.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674600175325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1674600175325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_display.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_display.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_display " "Found entity 1: mux_display" {  } { { "mux_display.v" "" { Text "C:/OITWinter2022/DigitalSystemsDesign1/Lab03/mux_display.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674600175327 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1674600175327 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_generator.v 1 1 " "Found 1 design units, including 1 entities, in source file control_generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 control_generator " "Found entity 1: control_generator" {  } { { "control_generator.v" "" { Text "C:/OITWinter2022/DigitalSystemsDesign1/Lab03/control_generator.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674600175330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1674600175330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_case.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_case.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_case " "Found entity 1: mux_case" {  } { { "mux_case.v" "" { Text "C:/OITWinter2022/DigitalSystemsDesign1/Lab03/mux_case.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674600175332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1674600175332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux.v 1 1 " "Found 1 design units, including 1 entities, in source file demux.v" { { "Info" "ISGN_ENTITY_NAME" "1 demux " "Found entity 1: demux" {  } { { "demux.v" "" { Text "C:/OITWinter2022/DigitalSystemsDesign1/Lab03/demux.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1674600175335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1674600175335 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "multiplexed_display " "Elaborating entity \"multiplexed_display\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1674600175412 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider clk_divider:U1 " "Elaborating entity \"clk_divider\" for hierarchy \"clk_divider:U1\"" {  } { { "multiplexed_display.v" "U1" { Text "C:/OITWinter2022/DigitalSystemsDesign1/Lab03/multiplexed_display.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1674600175435 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 clk_divider.v(26) " "Verilog HDL assignment warning at clk_divider.v(26): truncated value with size 32 to match size of target (25)" {  } { { "clk_divider.v" "" { Text "C:/OITWinter2022/DigitalSystemsDesign1/Lab03/clk_divider.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1674600175462 "|multiplexed_display|clk_divider:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:U2 " "Elaborating entity \"counter\" for hierarchy \"counter:U2\"" {  } { { "multiplexed_display.v" "U2" { Text "C:/OITWinter2022/DigitalSystemsDesign1/Lab03/multiplexed_display.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1674600175464 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 counter.v(29) " "Verilog HDL assignment warning at counter.v(29): truncated value with size 32 to match size of target (12)" {  } { { "counter.v" "" { Text "C:/OITWinter2022/DigitalSystemsDesign1/Lab03/counter.v" 29 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1674600175486 "|multiplexed_display|counter:U2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 counter.v(31) " "Verilog HDL assignment warning at counter.v(31): truncated value with size 32 to match size of target (12)" {  } { { "counter.v" "" { Text "C:/OITWinter2022/DigitalSystemsDesign1/Lab03/counter.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1674600175486 "|multiplexed_display|counter:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "binary_to_bcd binary_to_bcd:U3 " "Elaborating entity \"binary_to_bcd\" for hierarchy \"binary_to_bcd:U3\"" {  } { { "multiplexed_display.v" "U3" { Text "C:/OITWinter2022/DigitalSystemsDesign1/Lab03/multiplexed_display.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1674600175487 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_display mux_display:U4 " "Elaborating entity \"mux_display\" for hierarchy \"mux_display:U4\"" {  } { { "multiplexed_display.v" "U4" { Text "C:/OITWinter2022/DigitalSystemsDesign1/Lab03/multiplexed_display.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1674600175504 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk_divider mux_display:U4\|clk_divider:U1 " "Elaborating entity \"clk_divider\" for hierarchy \"mux_display:U4\|clk_divider:U1\"" {  } { { "mux_display.v" "U1" { Text "C:/OITWinter2022/DigitalSystemsDesign1/Lab03/mux_display.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1674600175525 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 clk_divider.v(26) " "Verilog HDL assignment warning at clk_divider.v(26): truncated value with size 32 to match size of target (25)" {  } { { "clk_divider.v" "" { Text "C:/OITWinter2022/DigitalSystemsDesign1/Lab03/clk_divider.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1674600175543 "|multiplexed_display|mux_display:U4|clk_divider:U1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_generator mux_display:U4\|control_generator:U2 " "Elaborating entity \"control_generator\" for hierarchy \"mux_display:U4\|control_generator:U2\"" {  } { { "mux_display.v" "U2" { Text "C:/OITWinter2022/DigitalSystemsDesign1/Lab03/mux_display.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1674600175544 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 control_generator.v(27) " "Verilog HDL assignment warning at control_generator.v(27): truncated value with size 32 to match size of target (2)" {  } { { "control_generator.v" "" { Text "C:/OITWinter2022/DigitalSystemsDesign1/Lab03/control_generator.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1674600175569 "|multiplexed_display|mux_display:U4|control_generator:U2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux mux_display:U4\|demux:U3 " "Elaborating entity \"demux\" for hierarchy \"mux_display:U4\|demux:U3\"" {  } { { "mux_display.v" "U3" { Text "C:/OITWinter2022/DigitalSystemsDesign1/Lab03/mux_display.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1674600175571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd_to_decimal mux_display:U4\|bcd_to_decimal:U4 " "Elaborating entity \"bcd_to_decimal\" for hierarchy \"mux_display:U4\|bcd_to_decimal:U4\"" {  } { { "mux_display.v" "U4" { Text "C:/OITWinter2022/DigitalSystemsDesign1/Lab03/mux_display.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1674600175587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_case mux_display:U4\|mux_case:U8 " "Elaborating entity \"mux_case\" for hierarchy \"mux_display:U4\|mux_case:U8\"" {  } { { "mux_display.v" "U8" { Text "C:/OITWinter2022/DigitalSystemsDesign1/Lab03/mux_display.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1674600175604 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bcd_out\[15\] " "Net \"bcd_out\[15\]\" is missing source, defaulting to GND" {  } { { "multiplexed_display.v" "bcd_out\[15\]" { Text "C:/OITWinter2022/DigitalSystemsDesign1/Lab03/multiplexed_display.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1674600175656 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1674600175656 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bcd_out\[15\] " "Net \"bcd_out\[15\]\" is missing source, defaulting to GND" {  } { { "multiplexed_display.v" "bcd_out\[15\]" { Text "C:/OITWinter2022/DigitalSystemsDesign1/Lab03/multiplexed_display.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1674600175656 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1674600175656 ""}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bcd_out\[15\] " "Net \"bcd_out\[15\]\" is missing source, defaulting to GND" {  } { { "multiplexed_display.v" "bcd_out\[15\]" { Text "C:/OITWinter2022/DigitalSystemsDesign1/Lab03/multiplexed_display.v" 24 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1674600175657 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1674600175657 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1674600175715 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4766 " "Peak virtual memory: 4766 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1674600175794 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 24 14:42:55 2023 " "Processing ended: Tue Jan 24 14:42:55 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1674600175794 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1674600175794 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1674600175794 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1674600175794 ""}
