mime version server cern date monday dec gmt content type text html content length last modified monday mar gmt ps instruction set simulator back cs home page project ps instruction set simulator date assigned march date due march new processor built architects usually implement instruction set simulator simulator runs programs written new architecture instruction set fine tuned usability work software started hardware available assignment involves implementation ps instruction set simulator m k assembly language give m k assembly language program accomplishes part task add whatever assembly language code necessary make simulator fully functional project due thursday march start class encouraged work groups two building program completed program simulate ps machine language instructions stored simulated ps memory simulator actually implement ps physical memory address attempt simulated ps instruction fetch store memory address range cause exception memory fetches stores addresses range cause input output occur memory fetch address range cause printed hexadecimal followed question mark simulator accept bit hexadecimal constant input keyboard return input fetched word memory store address range cause printed hexadecimal followed colon value stored also printed hexadecimal started ps simulator enter input loop allows values entered simulated ps memory input loop behave follows read bit hexadecimal constants one per line first count l words second legal ps memory address simulator read l hexadecimal bit constants one per line storing first memory location second last l repeated count l input simulator start executing instructions location simulated ps processor executed halt instruction simulator print hexadecimal contents registers d d pc status register bits n z v c contents memory addresses since mechanism creating reset o device interrupt software simulator interrupts need addressed modify make following modifications ps instruction set simulator remove bugs might lurking top level fetch execute loop complete implementation ps opcodes missing fully implemented complete implementation bcc cases missing fully implemented implement o cases load store make halt compliant ps specification make sure simulator reads writes valid m k memory locations cases particular look implementation rti interruption handler could routines make invalid memory accesses fix problems find bad memory access sort occurs interruption handler rti implementation print error message halt simulator make modifications necessary bring simulator compliance ps specification mark modifications simulator source code highly visible comments rows asterisks accompanied word two explanation type modification recommended reader able easily distinguish modifications original source code examples move l d begin insertion move l d d end insertion rts move l d deletion hand please hand following single envelope marked clearly name hardcopy full source completed simulator program hardcopy ouput produced listing run option simulator run example given ps specification hardcopy output produced run option simulator run additional test cases disk containing assembly language ps instruction set simulator clearly named back cs home page