
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2024  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.46 (git sha1 e97731b9dda91fa5fa53ed87df7c34163ba59a41, clang++ 17.0.6 -fPIC -O3)
Loaded SDC plugin

1. Executing Liberty frontend: /home/amostafa/.volare/volare/sky130/versions/0fe599b2afb6708d281543108caf8310912f54af/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Imported 428 cell types from liberty file.
[INFO] Using SDC file '/home/amostafa/CMP/VLSI/runs/RUN_2024-11-27_12-21-25/1-yosys-synthesis/synthesis.abc.sdc' for ABCâ€¦

2. Executing Verilog-2005 frontend: ./simple_adder.v
Parsing SystemVerilog input from `./simple_adder.v' to AST representation.
Storing AST representation for module `$abstract\generic_simple_adder'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ./pipelined_multiplier.v
Parsing SystemVerilog input from `./pipelined_multiplier.v' to AST representation.
Storing AST representation for module `$abstract\generic_piplined_multiplier'.
Successfully finished Verilog frontend.

4. Executing HIERARCHY pass (managing design hierarchy).
ERROR: Module `Simple_Adder_Piplelined_Multiplier' not found!
