<HTML>
<HEAD><TITLE>Synthesis and Ngdbuild Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Syn"></A><B><U><big>Synthesis and Ngdbuild  Report</big></U></B>
synthesis:  version Diamond (64-bit) 3.11.3.469

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.
Mon Mar 29 18:50:25 2021


Command Line:  synthesis -f dvi403_impl4_lattice.synproj -gui -msgset /home/diamond/SharedFolder/DiamondProjFolder/promote.xml 

Synthesis options:
The -a option is LatticeECP3.
The -s option is 7.
The -t option is FPBGA672.
The -d option is LFE3-70EA.
Using package FPBGA672.
Using performance grade 7.
                                                          

##########################################################

### Lattice Family : LatticeECP3

### Device  : LFE3-70EA

### Package : FPBGA672

### Speed   : 7

##########################################################

                                                          

INFO - synthesis: User-Selected Strategy Settings
Optimization goal = Timing
Top-level module name = test_DVI.
Target frequency = 200.000000 MHz.
Maximum fanout = 1000.
Timing path count = 3
BRAM utilization = 100.000000 %
DSP usage = true
DSP utilization = 100.000000 %
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = Auto
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
force_gsr = auto
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /usr/local/diamond/3.11_x64/ispfpga/ep5c00/data (searchpath added)
-p /home/diamond/SharedFolder/DiamondProjFolder/impl4 (searchpath added)
-p /home/diamond/SharedFolder/DiamondProjFolder (searchpath added)
-p /home/diamond/SharedFolder/DiamondProjFolder/impl4/reveal_workspace/test_dvi (searchpath added)
Key file = /usr/local/diamond/3.11_x64/module/reveal/document/reveal_test.dat
Mixed language design
File /usr/local/diamond/3.11_x64/module/reveal/src/ertl/ertl.v is encrypted

File /usr/local/diamond/3.11_x64/module/reveal/src/rvl_j2w_module/rvl_j2w_module.v is encrypted

File /usr/local/diamond/3.11_x64/module/reveal/src/ertl/JTAG_SOFT.v is encrypted

Verilog design file = /usr/local/diamond/3.11_x64/cae_library/synthesis/verilog/pmi_def.v
Verilog design file = /usr/local/diamond/3.11_x64/module/reveal/src/ertl/ertl.v
Verilog design file = /usr/local/diamond/3.11_x64/module/reveal/src/rvl_j2w_module/rvl_j2w_module.v
Verilog design file = /usr/local/diamond/3.11_x64/module/reveal/src/rvl_j2w_module/wb2sci.v
Verilog design file = /usr/local/diamond/3.11_x64/module/reveal/src/ertl/JTAG_SOFT.v
Verilog design file = /home/diamond/SharedFolder/DiamondProjFolder/impl4/reveal_workspace/tmpreveal/core_la0_trig_gen.v
Verilog design file = /home/diamond/SharedFolder/DiamondProjFolder/impl4/reveal_workspace/tmpreveal/core_la0_gen.v
VHDL library = work
VHDL design file = /home/diamond/SharedFolder/DiamondProjFolder/impl4/reveal_workspace/tmpreveal/test_DVI_rvl_top.vhd
NGD file = dvi403_impl4.ngd
-sdc option: SDC file input not used.
-lpf option: Output file option is ON.
Hardtimer checking is enabled (default). The -dt option is not used.
The -r option is OFF. [ Remove LOC Properties is OFF. ]
Analyzing Verilog file /usr/local/diamond/3.11_x64/ispfpga/userware/unix/SYNTHESIS_HEADERS/ecp3.v. VERI-1482
Compile design.
Compile Design Begin
Analyzing Verilog file /usr/local/diamond/3.11_x64/cae_library/synthesis/verilog/pmi_def.v. VERI-1482
Analyzing Verilog file /usr/local/diamond/3.11_x64/module/reveal/src/rvl_j2w_module/wb2sci.v. VERI-1482
Analyzing Verilog file /home/diamond/SharedFolder/DiamondProjFolder/impl4/reveal_workspace/tmpreveal/core_la0_trig_gen.v. VERI-1482
Analyzing Verilog file /home/diamond/SharedFolder/DiamondProjFolder/impl4/reveal_workspace/tmpreveal/core_la0_gen.v. VERI-1482
Analyzing Verilog file .__ydixd0.v. VERI-1482
Analyzing Verilog file .__ydixd0.v. VERI-1482
Analyzing VHDL file /home/diamond/SharedFolder/DiamondProjFolder/impl4/reveal_workspace/tmpreveal/test_DVI_rvl_top.vhd. VHDL-1481
INFO - synthesis: /home/diamond/SharedFolder/DiamondProjFolder/impl4/reveal_workspace/tmpreveal/test_DVI_rvl_top.vhd(4): analyzing entity reveal_coretop. VHDL-1012
INFO - synthesis: /home/diamond/SharedFolder/DiamondProjFolder/impl4/reveal_workspace/tmpreveal/test_DVI_rvl_top.vhd(18): analyzing architecture one. VHDL-1010
INFO - synthesis: /home/diamond/SharedFolder/DiamondProjFolder/impl4/reveal_workspace/tmpreveal/test_DVI_rvl_top.vhd(165): analyzing entity test_dvi. VHDL-1012
INFO - synthesis: /home/diamond/SharedFolder/DiamondProjFolder/impl4/reveal_workspace/tmpreveal/test_DVI_rvl_top.vhd(381): analyzing architecture arc. VHDL-1010
unit test_DVI is not yet analyzed. VHDL-1485
INFO - synthesis: The default VHDL library search path is now "/home/diamond/SharedFolder/DiamondProjFolder/impl4". VHDL-1504
Top module language type = VHDL.
unit test_DVI is not yet analyzed. VHDL-1485
/home/diamond/SharedFolder/DiamondProjFolder/impl4/reveal_workspace/tmpreveal/test_DVI_rvl_top.vhd(165): executing test_DVI(arc)

WARNING - synthesis: /home/diamond/SharedFolder/DiamondProjFolder/impl4/reveal_workspace/tmpreveal/test_DVI_rvl_top.vhd(518): d_detect should be on the sensitivity list of the process. VHDL-1251
WARNING - synthesis: /home/diamond/SharedFolder/DiamondProjFolder/impl4/reveal_workspace/tmpreveal/test_DVI_rvl_top.vhd(518): detect should be on the sensitivity list of the process. VHDL-1251
WARNING - synthesis: /home/diamond/SharedFolder/DiamondProjFolder/impl4/reveal_workspace/tmpreveal/test_DVI_rvl_top.vhd(523): incomplete sensitivity list specified, assuming completeness. VHDL-1613
WARNING - synthesis: /home/diamond/SharedFolder/DiamondProjFolder/impl4/reveal_workspace/tmpreveal/test_DVI_rvl_top.vhd(530): d_detect_de should be on the sensitivity list of the process. VHDL-1251
WARNING - synthesis: /home/diamond/SharedFolder/DiamondProjFolder/impl4/reveal_workspace/tmpreveal/test_DVI_rvl_top.vhd(530): detect_de should be on the sensitivity list of the process. VHDL-1251
WARNING - synthesis: /home/diamond/SharedFolder/DiamondProjFolder/impl4/reveal_workspace/tmpreveal/test_DVI_rvl_top.vhd(535): incomplete sensitivity list specified, assuming completeness. VHDL-1613
WARNING - synthesis: /home/diamond/SharedFolder/DiamondProjFolder/impl4/reveal_workspace/tmpreveal/test_DVI_rvl_top.vhd(379): replacing existing netlist test_DVI(arc). VHDL-1205
Top module name (VHDL, mixed language): test_DVI
Loading NGL library '/usr/local/diamond/3.11_x64/ispfpga/ep5c00a/data/ec5alib.ngl'...
Loading NGL library '/usr/local/diamond/3.11_x64/ispfpga/ep5c00/data/ep5clib.ngl'...
Loading NGL library '/usr/local/diamond/3.11_x64/ispfpga/ep5a00/data/ep5alib.ngl'...
Loading NGL library '/usr/local/diamond/3.11_x64/ispfpga/ep5g00/data/ep5glib.ngl'...
Loading NGL library '/usr/local/diamond/3.11_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading device for application map from file 'ec5a97x146.nph' in environment: /usr/local/diamond/3.11_x64/ispfpga.
Package Status:                     Final          Version 1.3.
Top-level module name = test_DVI.
WARNING - synthesis: Initial value found on net rising_Hsync will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net falling_DE will be ignored due to unrecognized driver type



######## GSR will not be inferred because the gsr attribute is present in either the top or sub module or because an instantiated GSR is present.
Applying 200.000000 MHz constraint to all clocks

WARNING - synthesis: No user .sdc file.
test_DVI_prim.v file will not be written because encrypted design file is being used

Results of NGD DRC are available in test_DVI_drc.log.
Loading NGL library '/usr/local/diamond/3.11_x64/ispfpga/ep5c00a/data/ec5alib.ngl'...
Loading NGL library '/usr/local/diamond/3.11_x64/ispfpga/ep5c00/data/ep5clib.ngl'...
Loading NGL library '/usr/local/diamond/3.11_x64/ispfpga/ep5a00/data/ep5alib.ngl'...
Loading NGL library '/usr/local/diamond/3.11_x64/ispfpga/ep5g00/data/ep5glib.ngl'...
Loading NGL library '/usr/local/diamond/3.11_x64/ispfpga/or5g00/data/orc5glib.ngl'...
Loading NGL library '/usr/local/diamond/3.11_x64/ispfpga/data/neoprims.ngl'...
Loading NGL library '/usr/local/diamond/3.11_x64/ispfpga/data/neomacro.ngl'...
Loading NGO design 'lngotmp/pmi_ram_dpebnonesadr112112115216de.ngo'...
Loading NGO design 'lngotmp/pmi_ram_dpebnonesadr991416384991416384122adcc5.ngo'...
Logic has been added to the IP to support JTAG capability.
Loading NGO design '/usr/local/diamond/3.11_x64/ispfpga/ep5c00/data/ep5chub.ngl'...
WARNING - synthesis: logical net 'test_dvi_reveal_coretop_instance/jupdate[0]' has no load.
WARNING - synthesis: logical net 'ep5chub/tdoa' has no load.
WARNING - synthesis: logical net 'ep5chub/cdn' has no load.
WARNING - synthesis: logical net 'ep5chub/ip_enable_15' has no load.
WARNING - synthesis: logical net 'ep5chub/genblk5_un1_jtage_u_1' has no load.
WARNING - synthesis: logical net 'ep5chub/genblk5_un1_jtage_u' has no load.
WARNING - synthesis: DRC complete with 6 warnings.
All blocks are expanded and NGD expansion is successful.
Writing NGD file dvi403_impl4.ngd.

################### Begin Area Report (test_DVI)######################
Number of register bits => 761 of 52176 (1 % )
CCU2C => 108
FD1P3AX => 34
FD1P3BX => 34
FD1P3DX => 433
FD1P3IX => 97
FD1S3AX => 4
FD1S3DX => 143
FD1S3IX => 16
GSR => 1
IB => 4
INV => 1
L6MUX21 => 1
LUT4 => 743
OB => 96
PFUMX => 35
pmi_ram_dpEbnonesadr112112115216de => 1
pmi_ram_dpEbnonesadr991416384991416384122adcc5 => 1
################### End Area Report ##################

################### Begin BlackBox Report ######################
jtagconn16 => 1
################### End BlackBox Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 2
  Net : ODCK_N, loads : 417
  Net : test_dvi_reveal_coretop_instance/jtck[0], loads : 1
Clock Enable Nets
Number of Clock Enables: 56
Top 10 highest fanout Clock Enables:
  Net : test_dvi_reveal_coretop_instance/core0/jtag_int_u/jtck_N_422_enable_36, loads : 109
  Net : test_dvi_reveal_coretop_instance/core0/jtag_int_u/jtck_N_422_enable_183, loads : 50
  Net : test_dvi_reveal_coretop_instance/core0/jtag_int_u/jtck_N_422_enable_133, loads : 50
  Net : test_dvi_reveal_coretop_instance/core0/jtag_int_u/jtck_N_422_enable_298, loads : 35
  Net : ODCK_c_enable_86, loads : 32
  Net : test_dvi_reveal_coretop_instance/core0/tm_u/sample_en_d, loads : 18
  Net : ODCK_c_enable_90, loads : 16
  Net : ODCK_c_enable_87, loads : 16
  Net : test_dvi_reveal_coretop_instance/core0/trig_u/te_0/jtck_N_422_enable_297, loads : 16
  Net : test_dvi_reveal_coretop_instance/core0/jtag_int_u/jtck_N_422_enable_26, loads : 16
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : test_dvi_reveal_coretop_instance/jtck_N_422, loads : 348
  Net : test_dvi_reveal_coretop_instance/core0/trig_u/te_0/jrstn_N_420, loads : 343
  Net : test_dvi_reveal_coretop_instance/core0/trig_u/tcnt_0/n10478, loads : 264
  Net : test_dvi_reveal_coretop_instance/core0/jtag_int_u/n10475, loads : 119
  Net : test_dvi_reveal_coretop_instance/core0/jtag_int_u/jtck_N_422_enable_36, loads : 111
  Net : test_dvi_reveal_coretop_instance/core0/jtag_int_u/n15, loads : 99
  Net : test_dvi_reveal_coretop_instance/core0/jtag_int_u/addr[0], loads : 54
  Net : test_dvi_reveal_coretop_instance/core0/jtag_int_u/jtck_N_422_enable_133, loads : 50
  Net : test_dvi_reveal_coretop_instance/core0/jtag_int_u/jtck_N_422_enable_183, loads : 50
  Net : test_dvi_reveal_coretop_instance/core0/jtag_int_u/jtck_N_422_enable_233, loads : 49
################### End Clock Report ##################

<A name="lse_trs"></A><B><U><big>Timing Report Summary</big></U></B>
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk1 [get_nets                          |             |             |
\test_dvi_reveal_coretop_instance/jtck[0|             |             |
]]                                      |  200.000 MHz|   92.464 MHz|    10 *
                                        |             |             |
create_clock -period 5.000000 -name     |             |             |
clk0 [get_nets ODCK_N]                  |  200.000 MHz|  103.413 MHz|     6 *
                                        |             |             |
--------------------------------------------------------------------------------


2 constraints not met.


Peak Memory Usage: 330.340  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 7.763  secs
--------------------------------------------------------------



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
