<dec f='llvm/build/lib/Target/X86/X86GenInstrInfo.inc' l='4324' type='4309'/>
<use f='llvm/build/lib/Target/X86/X86GenAsmMatcher.inc' l='11956'/>
<use f='llvm/build/lib/Target/X86/X86GenAsmMatcher.inc' l='11961'/>
<use f='llvm/build/lib/Target/X86/X86GenAsmMatcher.inc' l='26539'/>
<use f='llvm/build/lib/Target/X86/X86GenEVEX2VEXTables.inc' l='86'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='273847' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='273847' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='273918' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='273918' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrFoldTables.cpp' l='1716'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='5055' c='_ZL17hasUndefRegUpdatejjb'/>
