//
// Generated (version 2022.2-SP6.4<build 146967>) at Wed Sep 17 15:11:23 2025
//

module ad_clock
(
    input clkin1,
    output clkout0
);
    wire clkout0_2pad;
    wire clkout1;
    wire clkout2;
    wire clkout3;
    wire clkout4;
    wire clkout5;
    wire clkswitch_flag;
    wire pll_lock;

    GTP_PLL_E3 /* u_pll_e3 */ #(
            .CLKIN_FREQ(50), 
            .PFDEN_EN("FALSE"), 
            .VCOCLK_DIV2(1'b0), 
            .DYNAMIC_RATIOI_EN("FALSE"), 
            .DYNAMIC_RATIOM_EN("FALSE"), 
            .DYNAMIC_RATIO0_EN("FALSE"), 
            .DYNAMIC_RATIO1_EN("FALSE"), 
            .DYNAMIC_RATIO2_EN("FALSE"), 
            .DYNAMIC_RATIO3_EN("FALSE"), 
            .DYNAMIC_RATIO4_EN("FALSE"), 
            .DYNAMIC_RATIOF_EN("FALSE"), 
            .STATIC_RATIOI(2), 
            .STATIC_RATIOM(1), 
            .STATIC_RATIO0(30), 
            .STATIC_RATIO1(12), 
            .STATIC_RATIO2(16), 
            .STATIC_RATIO3(16), 
            .STATIC_RATIO4(16), 
            .STATIC_RATIOF(24), 
            .DYNAMIC_DUTY0_EN("FALSE"), 
            .DYNAMIC_DUTY1_EN("FALSE"), 
            .DYNAMIC_DUTY2_EN("FALSE"), 
            .DYNAMIC_DUTY3_EN("FALSE"), 
            .DYNAMIC_DUTY4_EN("FALSE"), 
            .STATIC_DUTY0(30), 
            .STATIC_DUTY1(12), 
            .STATIC_DUTY2(16), 
            .STATIC_DUTY3(16), 
            .STATIC_DUTY4(16), 
            .STATIC_PHASE0(0), 
            .STATIC_PHASE1(0), 
            .STATIC_PHASE2(0), 
            .STATIC_PHASE3(0), 
            .STATIC_PHASE4(0), 
            .STATIC_PHASEF(0), 
            .STATIC_CPHASE0(0), 
            .STATIC_CPHASE1(0), 
            .STATIC_CPHASE2(0), 
            .STATIC_CPHASE3(0), 
            .STATIC_CPHASE4(0), 
            .STATIC_CPHASEF(0), 
            .CLK_CAS1_EN("FALSE"), 
            .CLK_CAS2_EN("FALSE"), 
            .CLK_CAS3_EN("FALSE"), 
            .CLK_CAS4_EN("FALSE"), 
            .CLKOUT5_SEL(0), 
            .CLKIN_BYPASS_EN("FALSE"), 
            .CLKOUT0_SYN_EN("FALSE"), 
            .CLKOUT0_EXT_SYN_EN("FALSE"), 
            .CLKOUT1_SYN_EN("FALSE"), 
            .CLKOUT2_SYN_EN("FALSE"), 
            .CLKOUT3_SYN_EN("FALSE"), 
            .CLKOUT4_SYN_EN("FALSE"), 
            .CLKOUT5_SYN_EN("FALSE"), 
            .INTERNAL_FB("ENABLE"), 
            .EXTERNAL_FB("DISABLE"), 
            .DYNAMIC_LOOP_EN("FALSE"), 
            .LOOP_MAPPING_EN("FALSE"), 
            .BANDWIDTH("OPTIMIZED"))
        u_pll_e3 (
            .DUTY0 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .DUTY1 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .DUTY2 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .DUTY3 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .DUTY4 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .ICP_SEL ({1'b0, 1'b0, 1'b0, 1'b0}),
            .LPFRES_SEL ({1'b0, 1'b0, 1'b0}),
            .PHASE_SEL ({1'b0, 1'b0, 1'b0}),
            .RATIO0 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIO1 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIO2 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIO3 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIO4 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIOF ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIOI ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIOM ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .CLKOUT0 (clkout0),
            .CLKOUT0_EXT (clkout0_2pad),
            .CLKOUT1 (clkout1),
            .CLKOUT2 (clkout2),
            .CLKOUT3 (clkout3),
            .CLKOUT4 (clkout4),
            .CLKOUT5 (clkout5),
            .CLKSWITCH_FLAG (clkswitch_flag),
            .LOCK (pll_lock),
            .CLKFB (1'b0),
            .CLKIN1 (clkin1),
            .CLKIN2 (1'b0),
            .CLKIN_SEL (1'b0),
            .CLKIN_SEL_EN (1'b0),
            .CLKOUT0_EXT_SYN (1'b0),
            .CLKOUT0_SYN (1'b0),
            .CLKOUT1_SYN (1'b0),
            .CLKOUT2_SYN (1'b0),
            .CLKOUT3_SYN (1'b0),
            .CLKOUT4_SYN (1'b0),
            .CLKOUT5_SYN (1'b0),
            .CRIPPLE_SEL (1'b0),
            .ICP_BASE (1'b0),
            .LOAD_PHASE (1'b0),
            .PFDEN (1'b0),
            .PHASE_DIR (1'b0),
            .PHASE_STEP_N (1'b0),
            .PLL_PWD (1'b0),
            .RST (1'b0),
            .RSTODIV (1'b0));
	// ../ipcore/ad_clock/ad_clock.v:228


endmodule


module top
(
    input [9:0] ad_data1,
    input [9:0] ad_data2,
    input OTR1,
    input OTR2,
    input clk_50M,
    input rst_n,
    output ad1oe,
    output ad2oe,
    output ad_clk1,
    output ad_clk2
);
(* PAP_MARK_DEBUG="true" *)    wire nt_OTR1;
(* PAP_MARK_DEBUG="true" *)    wire nt_OTR2;
(* PAP_MARK_DEBUG="true" *)    wire nt_ad_clk2;
    wire [9:0] nt_ad_data1;
    wire [9:0] nt_ad_data2;
    wire nt_clk_50M;

    GTP_GRS GRS_INST (
            .GRS_N (1'b1));

(* PAP_MARK_DEBUG="true", PAP_IO_DIRECTION="INPUT", PAP_IO_LOC="R11", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_NONE="TRUE" *)    GTP_INBUF /* OTR1_ibuf */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        OTR1_ibuf (
            .O (nt_OTR1),
            .I (OTR1));
	// ../source/top.v:10

(* PAP_MARK_DEBUG="true", PAP_IO_DIRECTION="INPUT", PAP_IO_LOC="U9", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_NONE="TRUE" *)    GTP_INBUF /* OTR2_ibuf */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        OTR2_ibuf (
            .O (nt_OTR2),
            .I (OTR2));
	// ../source/top.v:11

(* PAP_MARK_DEBUG="true", PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="AB13", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_NONE="TRUE", PAP_IO_SLEW="SLOW" *)    GTP_OUTBUF /* ad1oe_obuf */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        ad1oe_obuf (
            .O (ad1oe),
            .I (1'b0));
	// ../source/top.v:8

(* PAP_MARK_DEBUG="true", PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="U8", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_NONE="TRUE", PAP_IO_SLEW="SLOW" *)    GTP_OUTBUF /* ad2oe_obuf */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        ad2oe_obuf (
            .O (ad2oe),
            .I (1'b0));
	// ../source/top.v:9

(* PAP_MARK_DEBUG="true", PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="W12", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_NONE="TRUE", PAP_IO_SLEW="SLOW" *)    GTP_OUTBUF /* ad_clk1_obuf */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        ad_clk1_obuf (
            .O (ad_clk1),
            .I (nt_ad_clk2));
	// ../source/top.v:4

(* PAP_MARK_DEBUG="true", PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="AA4", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_NONE="TRUE", PAP_IO_SLEW="SLOW" *)    GTP_OUTBUF /* ad_clk2_obuf */ #(
            .IOSTANDARD("DEFAULT"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        ad_clk2_obuf (
            .O (ad_clk2),
            .I (nt_ad_clk2));
	// ../source/top.v:5

(* PAP_MARK_DEBUG="true", PAP_IO_DIRECTION="INPUT", PAP_IO_LOC="Y13", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_NONE="TRUE" *)    GTP_INBUF /* \ad_data1_ibuf[0]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        \ad_data1_ibuf[0]  (
            .O (nt_ad_data1[0]),
            .I (ad_data1[0]));
	// ../source/top.v:6

(* PAP_MARK_DEBUG="true", PAP_IO_DIRECTION="INPUT", PAP_IO_LOC="AB11", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_NONE="TRUE" *)    GTP_INBUF /* \ad_data1_ibuf[1]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        \ad_data1_ibuf[1]  (
            .O (nt_ad_data1[1]),
            .I (ad_data1[1]));
	// ../source/top.v:6

(* PAP_MARK_DEBUG="true", PAP_IO_DIRECTION="INPUT", PAP_IO_LOC="Y11", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_NONE="TRUE" *)    GTP_INBUF /* \ad_data1_ibuf[2]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        \ad_data1_ibuf[2]  (
            .O (nt_ad_data1[2]),
            .I (ad_data1[2]));
	// ../source/top.v:6

(* PAP_MARK_DEBUG="true", PAP_IO_DIRECTION="INPUT", PAP_IO_LOC="W11", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_NONE="TRUE" *)    GTP_INBUF /* \ad_data1_ibuf[3]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        \ad_data1_ibuf[3]  (
            .O (nt_ad_data1[3]),
            .I (ad_data1[3]));
	// ../source/top.v:6

(* PAP_MARK_DEBUG="true", PAP_IO_DIRECTION="INPUT", PAP_IO_LOC="V11", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_NONE="TRUE" *)    GTP_INBUF /* \ad_data1_ibuf[4]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        \ad_data1_ibuf[4]  (
            .O (nt_ad_data1[4]),
            .I (ad_data1[4]));
	// ../source/top.v:6

(* PAP_MARK_DEBUG="true", PAP_IO_DIRECTION="INPUT", PAP_IO_LOC="AB10", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_NONE="TRUE" *)    GTP_INBUF /* \ad_data1_ibuf[5]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        \ad_data1_ibuf[5]  (
            .O (nt_ad_data1[5]),
            .I (ad_data1[5]));
	// ../source/top.v:6

(* PAP_MARK_DEBUG="true", PAP_IO_DIRECTION="INPUT", PAP_IO_LOC="AA10", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_NONE="TRUE" *)    GTP_INBUF /* \ad_data1_ibuf[6]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        \ad_data1_ibuf[6]  (
            .O (nt_ad_data1[6]),
            .I (ad_data1[6]));
	// ../source/top.v:6

(* PAP_MARK_DEBUG="true", PAP_IO_DIRECTION="INPUT", PAP_IO_LOC="Y10", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_NONE="TRUE" *)    GTP_INBUF /* \ad_data1_ibuf[7]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        \ad_data1_ibuf[7]  (
            .O (nt_ad_data1[7]),
            .I (ad_data1[7]));
	// ../source/top.v:6

(* PAP_MARK_DEBUG="true", PAP_IO_DIRECTION="INPUT", PAP_IO_LOC="W10", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_NONE="TRUE" *)    GTP_INBUF /* \ad_data1_ibuf[8]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        \ad_data1_ibuf[8]  (
            .O (nt_ad_data1[8]),
            .I (ad_data1[8]));
	// ../source/top.v:6

(* PAP_MARK_DEBUG="true", PAP_IO_DIRECTION="INPUT", PAP_IO_LOC="T11", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_NONE="TRUE" *)    GTP_INBUF /* \ad_data1_ibuf[9]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        \ad_data1_ibuf[9]  (
            .O (nt_ad_data1[9]),
            .I (ad_data1[9]));
	// ../source/top.v:6

(* PAP_MARK_DEBUG="true", PAP_IO_DIRECTION="INPUT", PAP_IO_LOC="T8", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_NONE="TRUE" *)    GTP_INBUF /* \ad_data2_ibuf[0]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        \ad_data2_ibuf[0]  (
            .O (nt_ad_data2[0]),
            .I (ad_data2[0]));
	// ../source/top.v:7

(* PAP_MARK_DEBUG="true", PAP_IO_DIRECTION="INPUT", PAP_IO_LOC="W8", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_NONE="TRUE" *)    GTP_INBUF /* \ad_data2_ibuf[1]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        \ad_data2_ibuf[1]  (
            .O (nt_ad_data2[1]),
            .I (ad_data2[1]));
	// ../source/top.v:7

(* PAP_MARK_DEBUG="true", PAP_IO_DIRECTION="INPUT", PAP_IO_LOC="V7", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_NONE="TRUE" *)    GTP_INBUF /* \ad_data2_ibuf[2]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        \ad_data2_ibuf[2]  (
            .O (nt_ad_data2[2]),
            .I (ad_data2[2]));
	// ../source/top.v:7

(* PAP_MARK_DEBUG="true", PAP_IO_DIRECTION="INPUT", PAP_IO_LOC="AB8", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_NONE="TRUE" *)    GTP_INBUF /* \ad_data2_ibuf[3]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        \ad_data2_ibuf[3]  (
            .O (nt_ad_data2[3]),
            .I (ad_data2[3]));
	// ../source/top.v:7

(* PAP_MARK_DEBUG="true", PAP_IO_DIRECTION="INPUT", PAP_IO_LOC="AA8", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_NONE="TRUE" *)    GTP_INBUF /* \ad_data2_ibuf[4]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        \ad_data2_ibuf[4]  (
            .O (nt_ad_data2[4]),
            .I (ad_data2[4]));
	// ../source/top.v:7

(* PAP_MARK_DEBUG="true", PAP_IO_DIRECTION="INPUT", PAP_IO_LOC="Y6", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_NONE="TRUE" *)    GTP_INBUF /* \ad_data2_ibuf[5]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        \ad_data2_ibuf[5]  (
            .O (nt_ad_data2[5]),
            .I (ad_data2[5]));
	// ../source/top.v:7

(* PAP_MARK_DEBUG="true", PAP_IO_DIRECTION="INPUT", PAP_IO_LOC="W6", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_NONE="TRUE" *)    GTP_INBUF /* \ad_data2_ibuf[6]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        \ad_data2_ibuf[6]  (
            .O (nt_ad_data2[6]),
            .I (ad_data2[6]));
	// ../source/top.v:7

(* PAP_MARK_DEBUG="true", PAP_IO_DIRECTION="INPUT", PAP_IO_LOC="AB5", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_NONE="TRUE" *)    GTP_INBUF /* \ad_data2_ibuf[7]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        \ad_data2_ibuf[7]  (
            .O (nt_ad_data2[7]),
            .I (ad_data2[7]));
	// ../source/top.v:7

(* PAP_MARK_DEBUG="true", PAP_IO_DIRECTION="INPUT", PAP_IO_LOC="Y5", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_NONE="TRUE" *)    GTP_INBUF /* \ad_data2_ibuf[8]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        \ad_data2_ibuf[8]  (
            .O (nt_ad_data2[8]),
            .I (ad_data2[8]));
	// ../source/top.v:7

(* PAP_MARK_DEBUG="true", PAP_IO_DIRECTION="INPUT", PAP_IO_LOC="AB4", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_NONE="TRUE" *)    GTP_INBUF /* \ad_data2_ibuf[9]  */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        \ad_data2_ibuf[9]  (
            .O (nt_ad_data2[9]),
            .I (ad_data2[9]));
	// ../source/top.v:7

(* PAP_IO_DIRECTION="INPUT", PAP_IO_LOC="P20", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_NONE="TRUE" *)    GTP_INBUF /* clk_50M_ibuf */ #(
            .IOSTANDARD("DEFAULT"), 
            .TERM_DDR("ON"))
        clk_50M_ibuf (
            .O (nt_clk_50M),
            .I (clk_50M));
	// ../source/top.v:2

    ad_clock u_pll (
            .clkout0 (nt_ad_clk2),
            .clkin1 (nt_clk_50M));
	// ../source/top.v:28


endmodule

