<profile>

<section name = "Vivado HLS Report for 'doHist'" level="0">
<item name = "Date">Mon Jul 10 17:02:29 2023
</item>
<item name = "Version">2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)</item>
<item name = "Project">Lab_9_Hist</item>
<item name = "Solution">solution1</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing (ns)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00, 5.806, 1.25</column>
</table>
</item>
</section>
</item>
<item name = "Latency (clock cycles)">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">, min, max, min, max, Type</keys>
<column name="">307458, 307458, 307458, 307458, none</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="7">Instance, Module, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- Loop 1">256, 256, 1, -, -, 256, no</column>
<column name="- Loop 2">307200, 307200, 4, -, -, 76800, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="5">Name, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="DSP">-, -, -, -</column>
<column name="Expression">-, -, 0, 121</column>
<column name="FIFO">-, -, -, -</column>
<column name="Instance">0, -, 36, 40</column>
<column name="Memory">-, -, -, -</column>
<column name="Multiplexer">-, -, -, 149</column>
<column name="Register">-, -, 111, -</column>
<specialColumn name="Available">280, 220, 106400, 53200</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="6">Instance, Module, BRAM_18K, DSP48E, FF, LUT</keys>
<column name="doHist_CRTL_BUS_s_axi_U">doHist_CRTL_BUS_s_axi, 0, 0, 36, 40</column>
</table>
</item>
<item name = "DSP48"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="9">Memory, Module, BRAM_18K, FF, LUT, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="7">Name, BRAM_18K, FF, LUT, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="i_1_fu_130_p2">+, 0, 0, 15, 9, 1</column>
<column name="i_2_fu_147_p2">+, 0, 0, 24, 17, 1</column>
<column name="tmp_4_fu_162_p2">+, 0, 0, 39, 32, 1</column>
<column name="inStream_V_data_V_0_load_A">and, 0, 0, 2, 1, 1</column>
<column name="inStream_V_data_V_0_load_B">and, 0, 0, 2, 1, 1</column>
<column name="exitcond2_fu_124_p2">icmp, 0, 0, 13, 9, 10</column>
<column name="exitcond_fu_141_p2">icmp, 0, 0, 18, 17, 17</column>
<column name="inStream_V_data_V_0_state_cmp_full">icmp, 0, 0, 8, 2, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">38, 7, 1, 7</column>
<column name="histo_Addr_A_orig">21, 4, 32, 128</column>
<column name="histo_Din_A">15, 3, 32, 96</column>
<column name="histo_WEN_A">9, 2, 4, 8</column>
<column name="i1_reg_113">9, 2, 17, 34</column>
<column name="i_reg_102">9, 2, 9, 18</column>
<column name="inStream_TDATA_blk_n">9, 2, 1, 2</column>
<column name="inStream_V_data_V_0_data_out">9, 2, 8, 16</column>
<column name="inStream_V_data_V_0_state">15, 3, 2, 6</column>
<column name="inStream_V_dest_V_0_state">15, 3, 2, 6</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">6, 0, 6, 0</column>
<column name="histo_addr_1_reg_184">8, 0, 8, 0</column>
<column name="histo_load_reg_189">32, 0, 32, 0</column>
<column name="i1_reg_113">17, 0, 17, 0</column>
<column name="i_2_reg_179">17, 0, 17, 0</column>
<column name="i_reg_102">9, 0, 9, 0</column>
<column name="inStream_V_data_V_0_payload_A">8, 0, 8, 0</column>
<column name="inStream_V_data_V_0_payload_B">8, 0, 8, 0</column>
<column name="inStream_V_data_V_0_sel_rd">1, 0, 1, 0</column>
<column name="inStream_V_data_V_0_sel_wr">1, 0, 1, 0</column>
<column name="inStream_V_data_V_0_state">2, 0, 2, 0</column>
<column name="inStream_V_dest_V_0_state">2, 0, 2, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_CRTL_BUS_AWVALID">in, 1, s_axi, CRTL_BUS, return void</column>
<column name="s_axi_CRTL_BUS_AWREADY">out, 1, s_axi, CRTL_BUS, return void</column>
<column name="s_axi_CRTL_BUS_AWADDR">in, 4, s_axi, CRTL_BUS, return void</column>
<column name="s_axi_CRTL_BUS_WVALID">in, 1, s_axi, CRTL_BUS, return void</column>
<column name="s_axi_CRTL_BUS_WREADY">out, 1, s_axi, CRTL_BUS, return void</column>
<column name="s_axi_CRTL_BUS_WDATA">in, 32, s_axi, CRTL_BUS, return void</column>
<column name="s_axi_CRTL_BUS_WSTRB">in, 4, s_axi, CRTL_BUS, return void</column>
<column name="s_axi_CRTL_BUS_ARVALID">in, 1, s_axi, CRTL_BUS, return void</column>
<column name="s_axi_CRTL_BUS_ARREADY">out, 1, s_axi, CRTL_BUS, return void</column>
<column name="s_axi_CRTL_BUS_ARADDR">in, 4, s_axi, CRTL_BUS, return void</column>
<column name="s_axi_CRTL_BUS_RVALID">out, 1, s_axi, CRTL_BUS, return void</column>
<column name="s_axi_CRTL_BUS_RREADY">in, 1, s_axi, CRTL_BUS, return void</column>
<column name="s_axi_CRTL_BUS_RDATA">out, 32, s_axi, CRTL_BUS, return void</column>
<column name="s_axi_CRTL_BUS_RRESP">out, 2, s_axi, CRTL_BUS, return void</column>
<column name="s_axi_CRTL_BUS_BVALID">out, 1, s_axi, CRTL_BUS, return void</column>
<column name="s_axi_CRTL_BUS_BREADY">in, 1, s_axi, CRTL_BUS, return void</column>
<column name="s_axi_CRTL_BUS_BRESP">out, 2, s_axi, CRTL_BUS, return void</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, doHist, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, doHist, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, doHist, return value</column>
<column name="inStream_TDATA">in, 8, axis, inStream_V_data_V, pointer</column>
<column name="inStream_TVALID">in, 1, axis, inStream_V_dest_V, pointer</column>
<column name="inStream_TREADY">out, 1, axis, inStream_V_dest_V, pointer</column>
<column name="inStream_TDEST">in, 6, axis, inStream_V_dest_V, pointer</column>
<column name="inStream_TKEEP">in, 1, axis, inStream_V_keep_V, pointer</column>
<column name="inStream_TSTRB">in, 1, axis, inStream_V_strb_V, pointer</column>
<column name="inStream_TUSER">in, 2, axis, inStream_V_user_V, pointer</column>
<column name="inStream_TLAST">in, 1, axis, inStream_V_last_V, pointer</column>
<column name="inStream_TID">in, 5, axis, inStream_V_id_V, pointer</column>
<column name="histo_Addr_A">out, 32, bram, histo, array</column>
<column name="histo_EN_A">out, 1, bram, histo, array</column>
<column name="histo_WEN_A">out, 4, bram, histo, array</column>
<column name="histo_Din_A">out, 32, bram, histo, array</column>
<column name="histo_Dout_A">in, 32, bram, histo, array</column>
<column name="histo_Clk_A">out, 1, bram, histo, array</column>
<column name="histo_Rst_A">out, 1, bram, histo, array</column>
</table>
</item>
</section>
</profile>
