Vivado Simulator 2018.1
Copyright 1986-1999, 2001-2017 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.1/bin/unwrapped/win64.o/xelab.exe -wto 78c80893973c46c7bf6344d000d0d1c2 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L axi_lite_ipif_v3_0_4 -L lib_pkg_v1_0_2 -L fifo_generator_v13_2_2 -L lib_fifo_v1_0_11 -L axi_fifo_mm_s_v4_1_13 -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_AXI_Lite_behav xil_defaultlib.TB_AXI_Lite xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4100] "D:/Documents/AXI/AXI_Lite/ownAXIL2AXIS_withStreamFIFO/vproj_AXIL2AXIS_byFIFO/vproj_AXIL2AXIS_byFIFO.ip_user_files/bd/topBlock/sim/topBlock.v" Line 12. Module topBlock has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/hdl/fifo_generator_v13_2_rfs.v" Line 1. Module fifo_generator_v13_2_2(C_COMMON_CLOCK=1,C_SELECT_XPM=0,C_EN_SAFETY_CKT=1,C_COUNT_TYPE=0,C_DATA_COUNT_WIDTH=9,C_DEFAULT_VALUE="Blankstring",C_DIN_WIDTH=32,C_DOUT_RST_VAL="",C_DOUT_WIDTH=32,C_ENABLE_RLOCS=0,C_FAMILY="kintex7",C_FULL_FLAGS_RST_VAL=1,C_HAS_ALMOST_EMPTY=0,C_HAS_ALMOST_FULL=0,C_HAS_BACKUP=0,C_HAS_DATA_COUNT=0,C_HAS_INT_CLK=0,C_HAS_MEMINIT_FILE=0,C_HAS_OVERFLOW=0,C_HAS_RD_DATA_COUNT=0,C_HAS_RD_RST=0,C_HAS_RST=1,C_HAS_SRST=0,C_HAS_UNDERFLOW=0,C_HAS_VALID=0,C_HAS_WR_ACK=0,C_HAS_WR_DATA_COUNT=0,C_HAS_WR_RST=0,C_IMPLEMENTATION_TYPE=0,C_INIT_WR_PNTR_VAL=0,C_MEMORY_TYPE=1,C_MIF_FILE_NAME="Blankstring",C_OPTIMIZATION_MODE=0,C_OVERFLOW_LOW=0,C_PRELOAD_LATENCY=1,C_PRELOAD_REGS=0,C_PRIM_FIFO_TYPE="4KX4",C_PROG_EMPTY_THRESH_ASSERT_VAL=2,C_PROG_EMPTY_THRESH_NEGATE_VAL=3,C_PROG_EMPTY_TYPE=1,C_PROG_FULL_THRESH_ASSERT_VAL=1022,C_PROG_FULL_THRESH_NEGATE_VAL=1021,C_PROG_FULL_TYPE=0,C_RD_DATA_COUNT_WIDTH=9,C_RD_DEPTH=1024,C_RD_FREQ=1,C_RD_PNTR_WIDTH=10,C_UNDERFLOW_LOW=0,C_USE_DOUT_RST=1,C_USE_ECC=0,C_USE_EMBEDDED_REG=0,C_USE_PIPELINE_REG=0,C_POWER_SAVING_MODE=0,C_USE_FIFO16_FLAGS=0,C_USE_FWFT_DATA_COUNT=0,C_VALID_LOW=0,C_WR_ACK_LOW=0,C_WR_DATA_COUNT_WIDTH=9,C_WR_DEPTH=1024,C_WR_FREQ=1,C_WR_PNTR_WIDTH=10,C_WR_RESPONSE_LATENCY=1,C_MSGON_VAL=1,C_ENABLE_RST_SYNC=1,C_ERROR_INJECTION_TYPE=0,C_SYNCHRONIZER_STAGE=2,C_INTERFACE_TYPE=1,C_AXI_TYPE=0,C_HAS_AXI_WR_CHANNEL=0,C_HAS_AXI_RD_CHANNEL=0,C_HAS_SLAVE_CE=0,C_HAS_MASTER_CE=0,C_ADD_NGC_CONSTRAINT=0,C_USE_COMMON_OVERFLOW=0,C_USE_COMMON_UNDERFLOW=0,C_USE_DEFAULT_SETTINGS=0,C_AXI_ID_WIDTH=4,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=64,C_AXI_LEN_WIDTH=8,C_AXI_LOCK_WIDTH=2,C_HAS_AXI_ID=1,C_HAS_AXI_AWUSER=0,C_HAS_AXI_WUSER=0,C_HAS_AXI_BUSER=0,C_HAS_AXI_ARUSER=0,C_HAS_AXI_RUSER=0,C_AXI_ARUSER_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_HAS_AXIS_TDATA=1,C_HAS_AXIS_TID=0,C_HAS_AXIS_TDEST=1,C_HAS_AXIS_TUSER=0,C_HAS_AXIS_TREADY=1,C_HAS_AXIS_TLAST=1,C_HAS_AXIS_TSTRB=1,C_HAS_AXIS_TKEEP=0,C_AXIS_TDATA_WIDTH=32,C_AXIS_TID_WIDTH=4,C_AXIS_TDEST_WIDTH=4,C_AXIS_TUSER_WIDTH=4,C_AXIS_TSTRB_WIDTH=4,C_AXIS_TKEEP_WIDTH=4,C_WACH_TYPE=0,C_WDCH_TYPE=0,C_WRCH_TYPE=0,C_RACH_TYPE=0,C_RDCH_TYPE=0,C_AXIS_TYPE=0,C_IMPLEMENTATION_TYPE_WACH=2,C_IMPLEMENTATION_TYPE_WDCH=1,C_IMPLEMENTATION_TYPE_WRCH=2,C_IMPLEMENTATION_TYPE_RACH=2,C_IMPLEMENTATION_TYPE_RDCH=1,C_IMPLEMENTATION_TYPE_AXIS=1,C_APPLICATION_TYPE_WACH=0,C_APPLICATION_TYPE_WDCH=0,C_APPLICATION_TYPE_WRCH=0,C_APPLICATION_TYPE_RACH=0,C_APPLICATION_TYPE_RDCH=0,C_APPLICATION_TYPE_AXIS=1,C_PRIM_FIFO_TYPE_WACH="512x36",C_PRIM_FIFO_TYPE_WDCH="512x36",C_PRIM_FIFO_TYPE_WRCH="512x36",C_PRIM_FIFO_TYPE_RACH="512x36",C_PRIM_FIFO_TYPE_RDCH="512x36",C_PRIM_FIFO_TYPE_AXIS="512x36",C_USE_ECC_WACH=0,C_USE_ECC_WDCH=0,C_USE_ECC_WRCH=0,C_USE_ECC_RACH=0,C_USE_ECC_RDCH=0,C_USE_ECC_AXIS=0,C_ERROR_INJECTION_TYPE_WACH=0,C_ERROR_INJECTION_TYPE_WDCH=0,C_ERROR_INJECTION_TYPE_WRCH=0,C_ERROR_INJECTION_TYPE_RACH=0,C_ERROR_INJECTION_TYPE_RDCH=0,C_ERROR_INJECTION_TYPE_AXIS=0,C_DIN_WIDTH_WACH=32,C_DIN_WIDTH_WDCH=64,C_DIN_WIDTH_WRCH=2,C_DIN_WIDTH_RACH=32,C_DIN_WIDTH_RDCH=64,C_DIN_WIDTH_AXIS=41,C_WR_DEPTH_WACH=16,C_WR_DEPTH_WDCH=1024,C_WR_DEPTH_WRCH=16,C_WR_DEPTH_RACH=16,C_WR_DEPTH_RDCH=1024,C_WR_DEPTH_AXIS=512,C_WR_PNTR_WIDTH_WACH=4,C_WR_PNTR_WIDTH_WDCH=10,C_WR_PNTR_WIDTH_WRCH=4,C_WR_PNTR_WIDTH_RACH=4,C_WR_PNTR_WIDTH_RDCH=10,C_WR_PNTR_WIDTH_AXIS=9,C_HAS_DATA_COUNTS_WACH=0,C_HAS_DATA_COUNTS_WDCH=0,C_HAS_DATA_COUNTS_WRCH=0,C_HAS_DATA_COUNTS_RACH=0,C_HAS_DATA_COUNTS_RDCH=0,C_HAS_DATA_COUNTS_AXIS=1,C_HAS_PROG_FLAGS_WACH=0,C_HAS_PROG_FLAGS_WDCH=0,C_HAS_PROG_FLAGS_WRCH=0,C_HAS_PROG_FLAGS_RACH=0,C_HAS_PROG_FLAGS_RDCH=0,C_HAS_PROG_FLAGS_AXIS=0,C_PROG_FULL_TYPE_WACH=0,C_PROG_FULL_TYPE_WDCH=0,C_PROG_FULL_TYPE_WRCH=0,C_PROG_FULL_TYPE_RACH=0,C_PROG_FULL_TYPE_RDCH=0,C_PROG_FULL_TYPE_AXIS=1,C_PROG_FULL_THRESH_ASSERT_VAL_WACH=15,C_PROG_FULL_THRESH_ASSERT_VAL_WDCH=1023,C_PROG_FULL_THRESH_ASSERT_VAL_WRCH=15,C_PROG_FULL_THRESH_ASSERT_VAL_RACH=15,C_PROG_FULL_THRESH_ASSERT_VAL_RDCH=1023,C_PROG_FULL_THRESH_ASSERT_VAL_AXIS=507,C_PROG_EMPTY_TYPE_WACH=0,C_PROG_EMPTY_TYPE_WDCH=0,C_PROG_EMPTY_TYPE_WRCH=0,C_PROG_EMPTY_TYPE_RACH=0,C_PROG_EMPTY_TYPE_RDCH=0,C_PROG_EMPTY_TYPE_AXIS=1,C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH=14,C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH=1022,C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH=14,C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH=14,C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH=1022,C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS=2,C_REG_SLICE_MODE_WACH=0,C_REG_SLICE_MODE_WDCH=0,C_REG_SLICE_MODE_WRCH=0,C_REG_SLICE_MODE_RACH=0,C_REG_SLICE_MODE_RDCH=0,C_REG_SLICE_MODE_AXIS=0) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v" Line 98. Module fifo_generator_vlog_beh(C_COMMON_CLOCK=1,C_DATA_COUNT_WIDTH=9,C_DEFAULT_VALUE="Blankstring",C_DIN_WIDTH=32,C_DOUT_WIDTH=32,C_FAMILY="kintex7",C_MIF_FILE_NAME="Blankstring",C_EN_SAFETY_CKT=1,C_PRIM_FIFO_TYPE="4KX4",C_PROG_EMPTY_THRESH_ASSERT_VAL=2,C_PROG_EMPTY_THRESH_NEGATE_VAL=3,C_PROG_EMPTY_TYPE=1,C_PROG_FULL_THRESH_ASSERT_VAL=1022,C_PROG_FULL_THRESH_NEGATE_VAL=1021,C_RD_DATA_COUNT_WIDTH=9,C_RD_DEPTH=1024,C_RD_PNTR_WIDTH=10,C_USE_DOUT_RST=1,C_WR_DATA_COUNT_WIDTH=9,C_WR_DEPTH=1024,C_WR_PNTR_WIDTH=10,C_INTERFACE_TYPE=1,C_AXI_ID_WIDTH=4,C_AXI_ADDR_WIDTH=32,C_AXI_DATA_WIDTH=64,C_HAS_AXI_ID=1,C_AXI_ARUSER_WIDTH=1,C_AXI_AWUSER_WIDTH=1,C_AXI_WUSER_WIDTH=1,C_AXI_BUSER_WIDTH=1,C_AXI_RUSER_WIDTH=1,C_HAS_AXIS_TDATA=1,C_HAS_AXIS_TDEST=1,C_HAS_AXIS_TREADY=1,C_HAS_AXIS_TLAST=1,C_HAS_AXIS_TSTRB=1,C_AXIS_TDATA_WIDTH=32,C_AXIS_TID_WIDTH=4,C_AXIS_TDEST_WIDTH=4,C_AXIS_TUSER_WIDTH=4,C_AXIS_TSTRB_WIDTH=4,C_AXIS_TKEEP_WIDTH=4,C_IMPLEMENTATION_TYPE_WACH=2,C_IMPLEMENTATION_TYPE_WDCH=1,C_IMPLEMENTATION_TYPE_WRCH=2,C_IMPLEMENTATION_TYPE_RACH=2,C_IMPLEMENTATION_TYPE_RDCH=1,C_IMPLEMENTATION_TYPE_AXIS=1,C_APPLICATION_TYPE_AXIS=1,C_DIN_WIDTH_WACH=32,C_DIN_WIDTH_WDCH=64,C_DIN_WIDTH_WRCH=2,C_DIN_WIDTH_RACH=32,C_DIN_WIDTH_RDCH=64,C_DIN_WIDTH_AXIS=41,C_WR_DEPTH_WDCH=1024,C_WR_DEPTH_RDCH=1024,C_WR_DEPTH_AXIS=512,C_WR_PNTR_WIDTH_WDCH=10,C_WR_PNTR_WIDTH_RDCH=10,C_WR_PNTR_WIDTH_AXIS=9,C_HAS_DATA_COUNTS_AXIS=1,C_PROG_FULL_TYPE_AXIS=1,C_PROG_FULL_THRESH_ASSERT_VAL_WACH=15,C_PROG_FULL_THRESH_ASSERT_VAL_WDCH=1023,C_PROG_FULL_THRESH_ASSERT_VAL_WRCH=15,C_PROG_FULL_THRESH_ASSERT_VAL_RACH=15,C_PROG_FULL_THRESH_ASSERT_VAL_RDCH=1023,C_PROG_FULL_THRESH_ASSERT_VAL_AXIS=507,C_PROG_EMPTY_TYPE_AXIS=1,C_PROG_EMPTY_THRESH_ASSERT_VAL_WACH=14,C_PROG_EMPTY_THRESH_ASSERT_VAL_WDCH=1022,C_PROG_EMPTY_THRESH_ASSERT_VAL_WRCH=14,C_PROG_EMPTY_THRESH_ASSERT_VAL_RACH=14,C_PROG_EMPTY_THRESH_ASSERT_VAL_RDCH=1022,C_PROG_EMPTY_THRESH_ASSERT_VAL_AXIS=2) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v" Line 3366. Module fifo_generator_v13_2_2_CONV_VER(C_COMMON_CLOCK=1,C_INTERFACE_TYPE=1,C_EN_SAFETY_CKT=1,C_DATA_COUNT_WIDTH=10,C_DEFAULT_VALUE="Blankstring",C_DIN_WIDTH=41,C_DOUT_RST_VAL=0,C_DOUT_WIDTH=41,C_FAMILY="kintex7",C_HAS_ALMOST_FULL=1,C_HAS_DATA_COUNT=1,C_HAS_RST=1,C_MIF_FILE_NAME="Blankstring",C_PRELOAD_LATENCY=0,C_PRELOAD_REGS=1,C_PRIM_FIFO_TYPE="4KX4",C_PROG_EMPTY_THRESH_ASSERT_VAL=2,C_PROG_EMPTY_TYPE=1,C_PROG_FULL_THRESH_ASSERT_VAL=507,C_PROG_FULL_TYPE=1,C_RD_DATA_COUNT_WIDTH=10,C_RD_DEPTH=512,C_RD_PNTR_WIDTH=9,C_USE_FWFT_DATA_COUNT=1,C_WR_DATA_COUNT_WIDTH=10,C_WR_DEPTH=512,C_WR_PNTR_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v" Line 7065. Module fifo_generator_v13_2_2_bhv_ver_ss(C_FAMILY="kintex7",C_DATA_COUNT_WIDTH=10,C_DIN_WIDTH=41,C_DOUT_RST_VAL=0,C_DOUT_WIDTH=41,C_HAS_ALMOST_FULL=1,C_HAS_DATA_COUNT=1,C_HAS_SRST=1,C_PRELOAD_LATENCY=0,C_PRELOAD_REGS=1,C_PROG_EMPTY_THRESH_ASSERT_VAL=2,C_PROG_EMPTY_TYPE=1,C_PROG_FULL_THRESH_ASSERT_VAL=507,C_PROG_FULL_TYPE=1,C_RD_DATA_COUNT_WIDTH=10,C_RD_DEPTH=512,C_RD_PNTR_WIDTH=9,C_EN_SAFETY_CKT=1,C_USE_FWFT_DATA_COUNT=1,C_WR_DATA_COUNT_WIDTH=10,C_WR_DEPTH=512,C_WR_PNTR_WIDTH=9) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "/wrk/2018.1/nightly/2018_04_04_2188600/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v" Line 9206. Module fifo_generator_v13_2_2_bhv_ver_preload0(C_DOUT_RST_VAL=0,C_DOUT_WIDTH=41,C_HAS_RST=1,C_ENABLE_RST_SYNC=1,C_EN_SAFETY_CKT=1,C_MEMORY_TYPE=1) has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Documents/AXI/AXI_Lite/ownAXIL2AXIS_withStreamFIFO/vproj_AXIL2AXIS_byFIFO/vproj_AXIL2AXIS_byFIFO.ip_user_files/bd/topBlock/ip/topBlock_axis_lite_m_0_0/sim/topBlock_axis_lite_m_0_0.v" Line 55. Module topBlock_axis_lite_m_0_0 has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Documents/AXI/AXI_Lite/ownAXIL2AXIS_withStreamFIFO/rtl/axi_lite_m.v" Line 8. Module axis_lite_m has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Documents/AXI/AXI_Lite/ownAXIL2AXIS_withStreamFIFO/rtl/axis_m.v" Line 8. Module axis_m has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Documents/AXI/AXI_Lite/ownAXIL2AXIS_withStreamFIFO/rtl/axis_m.v" Line 8. Module axis_m has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Documents/AXI/AXI_Lite/ownAXIL2AXIS_withStreamFIFO/rtl/axis_s.v" Line 8. Module axis_s has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Documents/AXI/AXI_Lite/ownAXIL2AXIS_withStreamFIFO/rtl/axis_m.v" Line 8. Module axis_m has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Documents/AXI/AXI_Lite/ownAXIL2AXIS_withStreamFIFO/rtl/axis_s.v" Line 8. Module axis_s has a timescale but at least one module in design doesn't have timescale.
WARNING: [XSIM 43-4100] "D:/Documents/AXI/AXI_Lite/ownAXIL2AXIS_withStreamFIFO/vproj_AXIL2AXIS_byFIFO/vproj_AXIL2AXIS_byFIFO.sim/sim_1/behav/xsim/glbl.v" Line 6. Module glbl has a timescale but at least one module in design doesn't have timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package synopsys.attributes
Compiling package ieee.std_logic_misc
Compiling package unisim.vcomponents
Compiling package lib_pkg_v1_0_2.lib_pkg
Compiling package axi_lite_ipif_v3_0_4.ipif_pkg
Compiling package axi_fifo_mm_s_v4_1_13.axi_fifo_mm_s_pkg
Compiling module xil_defaultlib.axil_itf
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.pselect_f [\pselect_f(c_ab=4,c_aw=4,c_bar="...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.address_decoder [\address_decoder(c_bus_awidth=6,...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.slave_attachment [\slave_attachment(c_ard_addr_ran...]
Compiling architecture imp of entity axi_lite_ipif_v3_0_4.axi_lite_ipif [\axi_lite_ipif(c_s_axi_min_size=...]
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_s...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_bhv_ver_p...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2_CONV_VER(...
Compiling module fifo_generator_v13_2_2.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_2.fifo_generator_v13_2_2(C_COMMON_...
Compiling architecture structure of entity axi_fifo_mm_s_v4_1_13.axis_fg [\axis_fg(c_family="kintex7",c_pf...]
Compiling architecture structure of entity axi_fifo_mm_s_v4_1_13.fifo [\fifo(c_family="kintex7",c_ipif_...]
Compiling architecture beh of entity axi_fifo_mm_s_v4_1_13.ipic2axi_s [\ipic2axi_s(c_family="kintex7",c...]
Compiling architecture structure of entity axi_fifo_mm_s_v4_1_13.axi_fifo_mm_s [\axi_fifo_mm_s(c_family="kintex7...]
Compiling architecture topblock_axi_fifo_mm_s_0_0_arch of entity xil_defaultlib.topBlock_axi_fifo_mm_s_0_0 [topblock_axi_fifo_mm_s_0_0_defau...]
Compiling module xil_defaultlib.axis_m
Compiling module xil_defaultlib.axis_s
Compiling module xil_defaultlib.axis_lite_m
Compiling module xil_defaultlib.topBlock_axis_lite_m_0_0
Compiling module xil_defaultlib.topBlock
Compiling module xil_defaultlib.TB_AXI_Lite
Compiling module xil_defaultlib.glbl
Built simulation snapshot TB_AXI_Lite_behav
