// Seed: 1040576317
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  inout wire id_8;
  inout wire id_7;
  input wire id_6;
  output wire id_5;
  output wire id_4;
  inout wire id_3;
  output wire id_2;
  inout wire id_1;
  logic id_10;
  assign id_1 = id_1;
  real id_11;
  wire id_12;
endmodule
module module_1 #(
    parameter id_4 = 32'd25
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  inout wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  output wire id_8;
  input wire id_7;
  output wire id_6;
  output wire id_5;
  input wire _id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
  logic [-1 : -1] id_13[id_4 : -1];
  ;
  logic id_14;
  assign id_6 = id_14;
  wire id_15;
  parameter id_16 = 1;
  module_0 modCall_1 (
      id_14,
      id_12,
      id_12,
      id_14,
      id_9,
      id_3,
      id_16,
      id_15,
      id_10
  );
endmodule
