{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Apr 02 10:41:21 2019 " "Info: Processing started: Tue Apr 02 10:41:21 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off projeto -c projeto " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off projeto -c projeto" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoreg.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file bancoreg.sv" { { "Info" "ISGN_ENTITY_NAME" "1 bancoReg " "Info: Found entity 1: bancoReg" {  } { { "bancoReg.sv" "" { Text "C:/Users/gisf/Downloads/proj1-20190402T110711Z-001/proj1/bancoReg.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deslocamento.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file deslocamento.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Deslocamento " "Info: Found entity 1: Deslocamento" {  } { { "Deslocamento.sv" "" { Text "C:/Users/gisf/Downloads/proj1-20190402T110711Z-001/proj1/Deslocamento.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_reg_risc_v.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file instr_reg_risc_v.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Instr_Reg_RISC_V-behavioral_arch " "Info: Found design unit 1: Instr_Reg_RISC_V-behavioral_arch" {  } { { "Instr_Reg_RISC_V.vhd" "" { Text "C:/Users/gisf/Downloads/proj1-20190402T110711Z-001/proj1/Instr_Reg_RISC_V.vhd" 65 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Instr_Reg_RISC_V " "Info: Found entity 1: Instr_Reg_RISC_V" {  } { { "Instr_Reg_RISC_V.vhd" "" { Text "C:/Users/gisf/Downloads/proj1-20190402T110711Z-001/proj1/Instr_Reg_RISC_V.vhd" 49 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria32.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file memoria32.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Memoria32 " "Info: Found entity 1: Memoria32" {  } { { "Memoria32.sv" "" { Text "C:/Users/gisf/Downloads/proj1-20190402T110711Z-001/proj1/Memoria32.sv" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "memoria64.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file memoria64.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Memoria64 " "Info: Found entity 1: Memoria64" {  } { { "Memoria64.sv" "" { Text "C:/Users/gisf/Downloads/proj1-20190402T110711Z-001/proj1/Memoria64.sv" 26 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramonchip32.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ramonchip32.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramOnChip " "Info: Found entity 1: ramOnChip" {  } { { "ramOnChip32.v" "" { Text "C:/Users/gisf/Downloads/proj1-20190402T110711Z-001/proj1/ramOnChip32.v" 40 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ramonchip64.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file ramonchip64.v" { { "Info" "ISGN_ENTITY_NAME" "1 ramOnChip64 " "Info: Found entity 1: ramOnChip64" {  } { { "ramOnChip64.v" "" { Text "C:/Users/gisf/Downloads/proj1-20190402T110711Z-001/proj1/ramOnChip64.v" 40 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file register.sv" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Info: Found entity 1: register" {  } { { "register.sv" "" { Text "C:/Users/gisf/Downloads/proj1-20190402T110711Z-001/proj1/register.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula64.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ula64.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ula64-behavioral " "Info: Found design unit 1: Ula64-behavioral" {  } { { "ula64.vhd" "" { Text "C:/Users/gisf/Downloads/proj1-20190402T110711Z-001/proj1/ula64.vhd" 70 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 Ula64 " "Info: Found entity 1: Ula64" {  } { { "ula64.vhd" "" { Text "C:/Users/gisf/Downloads/proj1-20190402T110711Z-001/proj1/ula64.vhd" 54 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "projeto.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file projeto.sv" { { "Info" "ISGN_ENTITY_NAME" "1 projeto " "Info: Found entity 1: projeto" {  } { { "projeto.sv" "" { Text "C:/Users/gisf/Downloads/proj1-20190402T110711Z-001/proj1/projeto.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controle.sv 1 1 " "Info: Found 1 design units, including 1 entities, in source file controle.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controle " "Info: Found entity 1: controle" {  } { { "controle.sv" "" { Text "C:/Users/gisf/Downloads/proj1-20190402T110711Z-001/proj1/controle.sv" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "controle " "Info: Elaborating entity \"controle\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "estado controle.sv(2) " "Warning (10034): Output port \"estado\" at controle.sv(2) has no driver" {  } { { "controle.sv" "" { Text "C:/Users/gisf/Downloads/proj1-20190402T110711Z-001/proj1/controle.sv" 2 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_STUCK_PIN_HDR" "" "Warning: Output pins are stuck at VCC or GND" { { "Warning" "WOPT_MLS_STUCK_PIN" "estado\[0\] GND " "Warning (13410): Pin \"estado\[0\]\" is stuck at GND" {  } { { "controle.sv" "" { Text "C:/Users/gisf/Downloads/proj1-20190402T110711Z-001/proj1/controle.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "estado\[1\] GND " "Warning (13410): Pin \"estado\[1\]\" is stuck at GND" {  } { { "controle.sv" "" { Text "C:/Users/gisf/Downloads/proj1-20190402T110711Z-001/proj1/controle.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "estado\[2\] GND " "Warning (13410): Pin \"estado\[2\]\" is stuck at GND" {  } { { "controle.sv" "" { Text "C:/Users/gisf/Downloads/proj1-20190402T110711Z-001/proj1/controle.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "estado\[3\] GND " "Warning (13410): Pin \"estado\[3\]\" is stuck at GND" {  } { { "controle.sv" "" { Text "C:/Users/gisf/Downloads/proj1-20190402T110711Z-001/proj1/controle.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "estado\[4\] GND " "Warning (13410): Pin \"estado\[4\]\" is stuck at GND" {  } { { "controle.sv" "" { Text "C:/Users/gisf/Downloads/proj1-20190402T110711Z-001/proj1/controle.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "estado\[5\] GND " "Warning (13410): Pin \"estado\[5\]\" is stuck at GND" {  } { { "controle.sv" "" { Text "C:/Users/gisf/Downloads/proj1-20190402T110711Z-001/proj1/controle.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_STUCK_PIN" "estado\[6\] GND " "Warning (13410): Pin \"estado\[6\]\" is stuck at GND" {  } { { "controle.sv" "" { Text "C:/Users/gisf/Downloads/proj1-20190402T110711Z-001/proj1/controle.sv" 2 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "6 6 " "Info: 6 registers lost all their fanouts during netlist optimizations. The first 6 are displayed below." { { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~5 " "Info: Register \"state~5\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~6 " "Info: Register \"state~6\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~7 " "Info: Register \"state~7\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~8 " "Info: Register \"state~8\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~9 " "Info: Register \"state~9\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1} { "Info" "ISCL_SCL_LOST_FANOUT_MSG_SUB" "state~10 " "Info: Register \"state~10\" lost all its fanouts during netlist optimizations." {  } {  } 0 0 "Register \"%1!s!\" lost all its fanouts during netlist optimizations." 0 0 "" 0 -1}  } {  } 0 0 "%1!d! registers lost all their fanouts during netlist optimizations. The first %2!d! are displayed below." 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "13 " "Info: Implemented 13 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Info: Implemented 10 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Info: Implemented 1 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "266 " "Info: Peak virtual memory: 266 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Apr 02 10:41:23 2019 " "Info: Processing ended: Tue Apr 02 10:41:23 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
