
Aquarium_Boot.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .version      000002a8  08000198  08000198  00010198  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .text         0000b8c4  08000440  08000440  00010440  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  3 .rodata       000007dc  0800bd08  0800bd08  0001bd08  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .ARM.extab    00000000  0800c4e4  0800c4e4  0002044c  2**0
                  CONTENTS
  5 .ARM          00000008  0800c4e4  0800c4e4  0001c4e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .preinit_array 00000000  0800c4ec  0800c4ec  0002044c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  7 .init_array   00000004  0800c4ec  0800c4ec  0001c4ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .fini_array   00000004  0800c4f0  0800c4f0  0001c4f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .data         0000044c  20000000  0800c4f4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 10 .bss          00000f10  2000044c  0800c940  0002044c  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2000135c  0800c940  0002135c  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0002044c  2**0
                  CONTENTS, READONLY
 13 .debug_info   0000f297  00000000  00000000  0002047c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00003b6d  00000000  00000000  0002f713  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00000f98  00000000  00000000  00033280  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00000d80  00000000  00000000  00034218  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0001dfaf  00000000  00000000  00034f98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001ae9d  00000000  00000000  00052f47  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0009f1cb  00000000  00000000  0006dde4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0010cfaf  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000050ac  00000000  00000000  0010d000  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000440 <__do_global_dtors_aux>:
 8000440:	b510      	push	{r4, lr}
 8000442:	4c05      	ldr	r4, [pc, #20]	; (8000458 <__do_global_dtors_aux+0x18>)
 8000444:	7823      	ldrb	r3, [r4, #0]
 8000446:	b933      	cbnz	r3, 8000456 <__do_global_dtors_aux+0x16>
 8000448:	4b04      	ldr	r3, [pc, #16]	; (800045c <__do_global_dtors_aux+0x1c>)
 800044a:	b113      	cbz	r3, 8000452 <__do_global_dtors_aux+0x12>
 800044c:	4804      	ldr	r0, [pc, #16]	; (8000460 <__do_global_dtors_aux+0x20>)
 800044e:	f3af 8000 	nop.w
 8000452:	2301      	movs	r3, #1
 8000454:	7023      	strb	r3, [r4, #0]
 8000456:	bd10      	pop	{r4, pc}
 8000458:	2000044c 	.word	0x2000044c
 800045c:	00000000 	.word	0x00000000
 8000460:	0800bcec 	.word	0x0800bcec

08000464 <frame_dummy>:
 8000464:	b508      	push	{r3, lr}
 8000466:	4b03      	ldr	r3, [pc, #12]	; (8000474 <frame_dummy+0x10>)
 8000468:	b11b      	cbz	r3, 8000472 <frame_dummy+0xe>
 800046a:	4903      	ldr	r1, [pc, #12]	; (8000478 <frame_dummy+0x14>)
 800046c:	4803      	ldr	r0, [pc, #12]	; (800047c <frame_dummy+0x18>)
 800046e:	f3af 8000 	nop.w
 8000472:	bd08      	pop	{r3, pc}
 8000474:	00000000 	.word	0x00000000
 8000478:	20000450 	.word	0x20000450
 800047c:	0800bcec 	.word	0x0800bcec

08000480 <strcmp>:
 8000480:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000484:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000488:	2a01      	cmp	r2, #1
 800048a:	bf28      	it	cs
 800048c:	429a      	cmpcs	r2, r3
 800048e:	d0f7      	beq.n	8000480 <strcmp>
 8000490:	1ad0      	subs	r0, r2, r3
 8000492:	4770      	bx	lr

08000494 <strlen>:
 8000494:	4603      	mov	r3, r0
 8000496:	f813 2b01 	ldrb.w	r2, [r3], #1
 800049a:	2a00      	cmp	r2, #0
 800049c:	d1fb      	bne.n	8000496 <strlen+0x2>
 800049e:	1a18      	subs	r0, r3, r0
 80004a0:	3801      	subs	r0, #1
 80004a2:	4770      	bx	lr
	...

080004b0 <memchr>:
 80004b0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80004b4:	2a10      	cmp	r2, #16
 80004b6:	db2b      	blt.n	8000510 <memchr+0x60>
 80004b8:	f010 0f07 	tst.w	r0, #7
 80004bc:	d008      	beq.n	80004d0 <memchr+0x20>
 80004be:	f810 3b01 	ldrb.w	r3, [r0], #1
 80004c2:	3a01      	subs	r2, #1
 80004c4:	428b      	cmp	r3, r1
 80004c6:	d02d      	beq.n	8000524 <memchr+0x74>
 80004c8:	f010 0f07 	tst.w	r0, #7
 80004cc:	b342      	cbz	r2, 8000520 <memchr+0x70>
 80004ce:	d1f6      	bne.n	80004be <memchr+0xe>
 80004d0:	b4f0      	push	{r4, r5, r6, r7}
 80004d2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80004d6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80004da:	f022 0407 	bic.w	r4, r2, #7
 80004de:	f07f 0700 	mvns.w	r7, #0
 80004e2:	2300      	movs	r3, #0
 80004e4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80004e8:	3c08      	subs	r4, #8
 80004ea:	ea85 0501 	eor.w	r5, r5, r1
 80004ee:	ea86 0601 	eor.w	r6, r6, r1
 80004f2:	fa85 f547 	uadd8	r5, r5, r7
 80004f6:	faa3 f587 	sel	r5, r3, r7
 80004fa:	fa86 f647 	uadd8	r6, r6, r7
 80004fe:	faa5 f687 	sel	r6, r5, r7
 8000502:	b98e      	cbnz	r6, 8000528 <memchr+0x78>
 8000504:	d1ee      	bne.n	80004e4 <memchr+0x34>
 8000506:	bcf0      	pop	{r4, r5, r6, r7}
 8000508:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800050c:	f002 0207 	and.w	r2, r2, #7
 8000510:	b132      	cbz	r2, 8000520 <memchr+0x70>
 8000512:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000516:	3a01      	subs	r2, #1
 8000518:	ea83 0301 	eor.w	r3, r3, r1
 800051c:	b113      	cbz	r3, 8000524 <memchr+0x74>
 800051e:	d1f8      	bne.n	8000512 <memchr+0x62>
 8000520:	2000      	movs	r0, #0
 8000522:	4770      	bx	lr
 8000524:	3801      	subs	r0, #1
 8000526:	4770      	bx	lr
 8000528:	2d00      	cmp	r5, #0
 800052a:	bf06      	itte	eq
 800052c:	4635      	moveq	r5, r6
 800052e:	3803      	subeq	r0, #3
 8000530:	3807      	subne	r0, #7
 8000532:	f015 0f01 	tst.w	r5, #1
 8000536:	d107      	bne.n	8000548 <memchr+0x98>
 8000538:	3001      	adds	r0, #1
 800053a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800053e:	bf02      	ittt	eq
 8000540:	3001      	addeq	r0, #1
 8000542:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000546:	3001      	addeq	r0, #1
 8000548:	bcf0      	pop	{r4, r5, r6, r7}
 800054a:	3801      	subs	r0, #1
 800054c:	4770      	bx	lr
 800054e:	bf00      	nop

08000550 <__aeabi_drsub>:
 8000550:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000554:	e002      	b.n	800055c <__adddf3>
 8000556:	bf00      	nop

08000558 <__aeabi_dsub>:
 8000558:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800055c <__adddf3>:
 800055c:	b530      	push	{r4, r5, lr}
 800055e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000562:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000566:	ea94 0f05 	teq	r4, r5
 800056a:	bf08      	it	eq
 800056c:	ea90 0f02 	teqeq	r0, r2
 8000570:	bf1f      	itttt	ne
 8000572:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000576:	ea55 0c02 	orrsne.w	ip, r5, r2
 800057a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800057e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000582:	f000 80e2 	beq.w	800074a <__adddf3+0x1ee>
 8000586:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800058a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800058e:	bfb8      	it	lt
 8000590:	426d      	neglt	r5, r5
 8000592:	dd0c      	ble.n	80005ae <__adddf3+0x52>
 8000594:	442c      	add	r4, r5
 8000596:	ea80 0202 	eor.w	r2, r0, r2
 800059a:	ea81 0303 	eor.w	r3, r1, r3
 800059e:	ea82 0000 	eor.w	r0, r2, r0
 80005a2:	ea83 0101 	eor.w	r1, r3, r1
 80005a6:	ea80 0202 	eor.w	r2, r0, r2
 80005aa:	ea81 0303 	eor.w	r3, r1, r3
 80005ae:	2d36      	cmp	r5, #54	; 0x36
 80005b0:	bf88      	it	hi
 80005b2:	bd30      	pophi	{r4, r5, pc}
 80005b4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80005b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80005bc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80005c0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80005c4:	d002      	beq.n	80005cc <__adddf3+0x70>
 80005c6:	4240      	negs	r0, r0
 80005c8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005cc:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 80005d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80005d4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80005d8:	d002      	beq.n	80005e0 <__adddf3+0x84>
 80005da:	4252      	negs	r2, r2
 80005dc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80005e0:	ea94 0f05 	teq	r4, r5
 80005e4:	f000 80a7 	beq.w	8000736 <__adddf3+0x1da>
 80005e8:	f1a4 0401 	sub.w	r4, r4, #1
 80005ec:	f1d5 0e20 	rsbs	lr, r5, #32
 80005f0:	db0d      	blt.n	800060e <__adddf3+0xb2>
 80005f2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80005f6:	fa22 f205 	lsr.w	r2, r2, r5
 80005fa:	1880      	adds	r0, r0, r2
 80005fc:	f141 0100 	adc.w	r1, r1, #0
 8000600:	fa03 f20e 	lsl.w	r2, r3, lr
 8000604:	1880      	adds	r0, r0, r2
 8000606:	fa43 f305 	asr.w	r3, r3, r5
 800060a:	4159      	adcs	r1, r3
 800060c:	e00e      	b.n	800062c <__adddf3+0xd0>
 800060e:	f1a5 0520 	sub.w	r5, r5, #32
 8000612:	f10e 0e20 	add.w	lr, lr, #32
 8000616:	2a01      	cmp	r2, #1
 8000618:	fa03 fc0e 	lsl.w	ip, r3, lr
 800061c:	bf28      	it	cs
 800061e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000622:	fa43 f305 	asr.w	r3, r3, r5
 8000626:	18c0      	adds	r0, r0, r3
 8000628:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800062c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000630:	d507      	bpl.n	8000642 <__adddf3+0xe6>
 8000632:	f04f 0e00 	mov.w	lr, #0
 8000636:	f1dc 0c00 	rsbs	ip, ip, #0
 800063a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800063e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000642:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000646:	d31b      	bcc.n	8000680 <__adddf3+0x124>
 8000648:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800064c:	d30c      	bcc.n	8000668 <__adddf3+0x10c>
 800064e:	0849      	lsrs	r1, r1, #1
 8000650:	ea5f 0030 	movs.w	r0, r0, rrx
 8000654:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000658:	f104 0401 	add.w	r4, r4, #1
 800065c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000660:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 8000664:	f080 809a 	bcs.w	800079c <__adddf3+0x240>
 8000668:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800066c:	bf08      	it	eq
 800066e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000672:	f150 0000 	adcs.w	r0, r0, #0
 8000676:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800067a:	ea41 0105 	orr.w	r1, r1, r5
 800067e:	bd30      	pop	{r4, r5, pc}
 8000680:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000684:	4140      	adcs	r0, r0
 8000686:	eb41 0101 	adc.w	r1, r1, r1
 800068a:	3c01      	subs	r4, #1
 800068c:	bf28      	it	cs
 800068e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000692:	d2e9      	bcs.n	8000668 <__adddf3+0x10c>
 8000694:	f091 0f00 	teq	r1, #0
 8000698:	bf04      	itt	eq
 800069a:	4601      	moveq	r1, r0
 800069c:	2000      	moveq	r0, #0
 800069e:	fab1 f381 	clz	r3, r1
 80006a2:	bf08      	it	eq
 80006a4:	3320      	addeq	r3, #32
 80006a6:	f1a3 030b 	sub.w	r3, r3, #11
 80006aa:	f1b3 0220 	subs.w	r2, r3, #32
 80006ae:	da0c      	bge.n	80006ca <__adddf3+0x16e>
 80006b0:	320c      	adds	r2, #12
 80006b2:	dd08      	ble.n	80006c6 <__adddf3+0x16a>
 80006b4:	f102 0c14 	add.w	ip, r2, #20
 80006b8:	f1c2 020c 	rsb	r2, r2, #12
 80006bc:	fa01 f00c 	lsl.w	r0, r1, ip
 80006c0:	fa21 f102 	lsr.w	r1, r1, r2
 80006c4:	e00c      	b.n	80006e0 <__adddf3+0x184>
 80006c6:	f102 0214 	add.w	r2, r2, #20
 80006ca:	bfd8      	it	le
 80006cc:	f1c2 0c20 	rsble	ip, r2, #32
 80006d0:	fa01 f102 	lsl.w	r1, r1, r2
 80006d4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80006d8:	bfdc      	itt	le
 80006da:	ea41 010c 	orrle.w	r1, r1, ip
 80006de:	4090      	lslle	r0, r2
 80006e0:	1ae4      	subs	r4, r4, r3
 80006e2:	bfa2      	ittt	ge
 80006e4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80006e8:	4329      	orrge	r1, r5
 80006ea:	bd30      	popge	{r4, r5, pc}
 80006ec:	ea6f 0404 	mvn.w	r4, r4
 80006f0:	3c1f      	subs	r4, #31
 80006f2:	da1c      	bge.n	800072e <__adddf3+0x1d2>
 80006f4:	340c      	adds	r4, #12
 80006f6:	dc0e      	bgt.n	8000716 <__adddf3+0x1ba>
 80006f8:	f104 0414 	add.w	r4, r4, #20
 80006fc:	f1c4 0220 	rsb	r2, r4, #32
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f302 	lsl.w	r3, r1, r2
 8000708:	ea40 0003 	orr.w	r0, r0, r3
 800070c:	fa21 f304 	lsr.w	r3, r1, r4
 8000710:	ea45 0103 	orr.w	r1, r5, r3
 8000714:	bd30      	pop	{r4, r5, pc}
 8000716:	f1c4 040c 	rsb	r4, r4, #12
 800071a:	f1c4 0220 	rsb	r2, r4, #32
 800071e:	fa20 f002 	lsr.w	r0, r0, r2
 8000722:	fa01 f304 	lsl.w	r3, r1, r4
 8000726:	ea40 0003 	orr.w	r0, r0, r3
 800072a:	4629      	mov	r1, r5
 800072c:	bd30      	pop	{r4, r5, pc}
 800072e:	fa21 f004 	lsr.w	r0, r1, r4
 8000732:	4629      	mov	r1, r5
 8000734:	bd30      	pop	{r4, r5, pc}
 8000736:	f094 0f00 	teq	r4, #0
 800073a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800073e:	bf06      	itte	eq
 8000740:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000744:	3401      	addeq	r4, #1
 8000746:	3d01      	subne	r5, #1
 8000748:	e74e      	b.n	80005e8 <__adddf3+0x8c>
 800074a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800074e:	bf18      	it	ne
 8000750:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000754:	d029      	beq.n	80007aa <__adddf3+0x24e>
 8000756:	ea94 0f05 	teq	r4, r5
 800075a:	bf08      	it	eq
 800075c:	ea90 0f02 	teqeq	r0, r2
 8000760:	d005      	beq.n	800076e <__adddf3+0x212>
 8000762:	ea54 0c00 	orrs.w	ip, r4, r0
 8000766:	bf04      	itt	eq
 8000768:	4619      	moveq	r1, r3
 800076a:	4610      	moveq	r0, r2
 800076c:	bd30      	pop	{r4, r5, pc}
 800076e:	ea91 0f03 	teq	r1, r3
 8000772:	bf1e      	ittt	ne
 8000774:	2100      	movne	r1, #0
 8000776:	2000      	movne	r0, #0
 8000778:	bd30      	popne	{r4, r5, pc}
 800077a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800077e:	d105      	bne.n	800078c <__adddf3+0x230>
 8000780:	0040      	lsls	r0, r0, #1
 8000782:	4149      	adcs	r1, r1
 8000784:	bf28      	it	cs
 8000786:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800078a:	bd30      	pop	{r4, r5, pc}
 800078c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000790:	bf3c      	itt	cc
 8000792:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000796:	bd30      	popcc	{r4, r5, pc}
 8000798:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800079c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80007a0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80007a4:	f04f 0000 	mov.w	r0, #0
 80007a8:	bd30      	pop	{r4, r5, pc}
 80007aa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80007ae:	bf1a      	itte	ne
 80007b0:	4619      	movne	r1, r3
 80007b2:	4610      	movne	r0, r2
 80007b4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80007b8:	bf1c      	itt	ne
 80007ba:	460b      	movne	r3, r1
 80007bc:	4602      	movne	r2, r0
 80007be:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80007c2:	bf06      	itte	eq
 80007c4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80007c8:	ea91 0f03 	teqeq	r1, r3
 80007cc:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 80007d0:	bd30      	pop	{r4, r5, pc}
 80007d2:	bf00      	nop

080007d4 <__aeabi_ui2d>:
 80007d4:	f090 0f00 	teq	r0, #0
 80007d8:	bf04      	itt	eq
 80007da:	2100      	moveq	r1, #0
 80007dc:	4770      	bxeq	lr
 80007de:	b530      	push	{r4, r5, lr}
 80007e0:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80007e4:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80007e8:	f04f 0500 	mov.w	r5, #0
 80007ec:	f04f 0100 	mov.w	r1, #0
 80007f0:	e750      	b.n	8000694 <__adddf3+0x138>
 80007f2:	bf00      	nop

080007f4 <__aeabi_i2d>:
 80007f4:	f090 0f00 	teq	r0, #0
 80007f8:	bf04      	itt	eq
 80007fa:	2100      	moveq	r1, #0
 80007fc:	4770      	bxeq	lr
 80007fe:	b530      	push	{r4, r5, lr}
 8000800:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000804:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000808:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800080c:	bf48      	it	mi
 800080e:	4240      	negmi	r0, r0
 8000810:	f04f 0100 	mov.w	r1, #0
 8000814:	e73e      	b.n	8000694 <__adddf3+0x138>
 8000816:	bf00      	nop

08000818 <__aeabi_f2d>:
 8000818:	0042      	lsls	r2, r0, #1
 800081a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800081e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000822:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000826:	bf1f      	itttt	ne
 8000828:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800082c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000830:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000834:	4770      	bxne	lr
 8000836:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800083a:	bf08      	it	eq
 800083c:	4770      	bxeq	lr
 800083e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000842:	bf04      	itt	eq
 8000844:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000848:	4770      	bxeq	lr
 800084a:	b530      	push	{r4, r5, lr}
 800084c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000850:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000854:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000858:	e71c      	b.n	8000694 <__adddf3+0x138>
 800085a:	bf00      	nop

0800085c <__aeabi_ul2d>:
 800085c:	ea50 0201 	orrs.w	r2, r0, r1
 8000860:	bf08      	it	eq
 8000862:	4770      	bxeq	lr
 8000864:	b530      	push	{r4, r5, lr}
 8000866:	f04f 0500 	mov.w	r5, #0
 800086a:	e00a      	b.n	8000882 <__aeabi_l2d+0x16>

0800086c <__aeabi_l2d>:
 800086c:	ea50 0201 	orrs.w	r2, r0, r1
 8000870:	bf08      	it	eq
 8000872:	4770      	bxeq	lr
 8000874:	b530      	push	{r4, r5, lr}
 8000876:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 800087a:	d502      	bpl.n	8000882 <__aeabi_l2d+0x16>
 800087c:	4240      	negs	r0, r0
 800087e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000882:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000886:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800088a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800088e:	f43f aed8 	beq.w	8000642 <__adddf3+0xe6>
 8000892:	f04f 0203 	mov.w	r2, #3
 8000896:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800089a:	bf18      	it	ne
 800089c:	3203      	addne	r2, #3
 800089e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80008a2:	bf18      	it	ne
 80008a4:	3203      	addne	r2, #3
 80008a6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80008aa:	f1c2 0320 	rsb	r3, r2, #32
 80008ae:	fa00 fc03 	lsl.w	ip, r0, r3
 80008b2:	fa20 f002 	lsr.w	r0, r0, r2
 80008b6:	fa01 fe03 	lsl.w	lr, r1, r3
 80008ba:	ea40 000e 	orr.w	r0, r0, lr
 80008be:	fa21 f102 	lsr.w	r1, r1, r2
 80008c2:	4414      	add	r4, r2
 80008c4:	e6bd      	b.n	8000642 <__adddf3+0xe6>
 80008c6:	bf00      	nop

080008c8 <__aeabi_dmul>:
 80008c8:	b570      	push	{r4, r5, r6, lr}
 80008ca:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008ce:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008d2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008d6:	bf1d      	ittte	ne
 80008d8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008dc:	ea94 0f0c 	teqne	r4, ip
 80008e0:	ea95 0f0c 	teqne	r5, ip
 80008e4:	f000 f8de 	bleq	8000aa4 <__aeabi_dmul+0x1dc>
 80008e8:	442c      	add	r4, r5
 80008ea:	ea81 0603 	eor.w	r6, r1, r3
 80008ee:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80008f2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80008f6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80008fa:	bf18      	it	ne
 80008fc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000908:	d038      	beq.n	800097c <__aeabi_dmul+0xb4>
 800090a:	fba0 ce02 	umull	ip, lr, r0, r2
 800090e:	f04f 0500 	mov.w	r5, #0
 8000912:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000916:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800091a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800091e:	f04f 0600 	mov.w	r6, #0
 8000922:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000926:	f09c 0f00 	teq	ip, #0
 800092a:	bf18      	it	ne
 800092c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000930:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000934:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000938:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800093c:	d204      	bcs.n	8000948 <__aeabi_dmul+0x80>
 800093e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000942:	416d      	adcs	r5, r5
 8000944:	eb46 0606 	adc.w	r6, r6, r6
 8000948:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800094c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000950:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000954:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000958:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800095c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000960:	bf88      	it	hi
 8000962:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000966:	d81e      	bhi.n	80009a6 <__aeabi_dmul+0xde>
 8000968:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 800096c:	bf08      	it	eq
 800096e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000972:	f150 0000 	adcs.w	r0, r0, #0
 8000976:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800097a:	bd70      	pop	{r4, r5, r6, pc}
 800097c:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000980:	ea46 0101 	orr.w	r1, r6, r1
 8000984:	ea40 0002 	orr.w	r0, r0, r2
 8000988:	ea81 0103 	eor.w	r1, r1, r3
 800098c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000990:	bfc2      	ittt	gt
 8000992:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000996:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800099a:	bd70      	popgt	{r4, r5, r6, pc}
 800099c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009a0:	f04f 0e00 	mov.w	lr, #0
 80009a4:	3c01      	subs	r4, #1
 80009a6:	f300 80ab 	bgt.w	8000b00 <__aeabi_dmul+0x238>
 80009aa:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80009ae:	bfde      	ittt	le
 80009b0:	2000      	movle	r0, #0
 80009b2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80009b6:	bd70      	pople	{r4, r5, r6, pc}
 80009b8:	f1c4 0400 	rsb	r4, r4, #0
 80009bc:	3c20      	subs	r4, #32
 80009be:	da35      	bge.n	8000a2c <__aeabi_dmul+0x164>
 80009c0:	340c      	adds	r4, #12
 80009c2:	dc1b      	bgt.n	80009fc <__aeabi_dmul+0x134>
 80009c4:	f104 0414 	add.w	r4, r4, #20
 80009c8:	f1c4 0520 	rsb	r5, r4, #32
 80009cc:	fa00 f305 	lsl.w	r3, r0, r5
 80009d0:	fa20 f004 	lsr.w	r0, r0, r4
 80009d4:	fa01 f205 	lsl.w	r2, r1, r5
 80009d8:	ea40 0002 	orr.w	r0, r0, r2
 80009dc:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 80009e0:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80009e4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80009e8:	fa21 f604 	lsr.w	r6, r1, r4
 80009ec:	eb42 0106 	adc.w	r1, r2, r6
 80009f0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80009f4:	bf08      	it	eq
 80009f6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80009fa:	bd70      	pop	{r4, r5, r6, pc}
 80009fc:	f1c4 040c 	rsb	r4, r4, #12
 8000a00:	f1c4 0520 	rsb	r5, r4, #32
 8000a04:	fa00 f304 	lsl.w	r3, r0, r4
 8000a08:	fa20 f005 	lsr.w	r0, r0, r5
 8000a0c:	fa01 f204 	lsl.w	r2, r1, r4
 8000a10:	ea40 0002 	orr.w	r0, r0, r2
 8000a14:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000a18:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000a1c:	f141 0100 	adc.w	r1, r1, #0
 8000a20:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000a24:	bf08      	it	eq
 8000a26:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000a2a:	bd70      	pop	{r4, r5, r6, pc}
 8000a2c:	f1c4 0520 	rsb	r5, r4, #32
 8000a30:	fa00 f205 	lsl.w	r2, r0, r5
 8000a34:	ea4e 0e02 	orr.w	lr, lr, r2
 8000a38:	fa20 f304 	lsr.w	r3, r0, r4
 8000a3c:	fa01 f205 	lsl.w	r2, r1, r5
 8000a40:	ea43 0302 	orr.w	r3, r3, r2
 8000a44:	fa21 f004 	lsr.w	r0, r1, r4
 8000a48:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000a4c:	fa21 f204 	lsr.w	r2, r1, r4
 8000a50:	ea20 0002 	bic.w	r0, r0, r2
 8000a54:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000a58:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000a5c:	bf08      	it	eq
 8000a5e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000a62:	bd70      	pop	{r4, r5, r6, pc}
 8000a64:	f094 0f00 	teq	r4, #0
 8000a68:	d10f      	bne.n	8000a8a <__aeabi_dmul+0x1c2>
 8000a6a:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 8000a6e:	0040      	lsls	r0, r0, #1
 8000a70:	eb41 0101 	adc.w	r1, r1, r1
 8000a74:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000a78:	bf08      	it	eq
 8000a7a:	3c01      	subeq	r4, #1
 8000a7c:	d0f7      	beq.n	8000a6e <__aeabi_dmul+0x1a6>
 8000a7e:	ea41 0106 	orr.w	r1, r1, r6
 8000a82:	f095 0f00 	teq	r5, #0
 8000a86:	bf18      	it	ne
 8000a88:	4770      	bxne	lr
 8000a8a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000a8e:	0052      	lsls	r2, r2, #1
 8000a90:	eb43 0303 	adc.w	r3, r3, r3
 8000a94:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000a98:	bf08      	it	eq
 8000a9a:	3d01      	subeq	r5, #1
 8000a9c:	d0f7      	beq.n	8000a8e <__aeabi_dmul+0x1c6>
 8000a9e:	ea43 0306 	orr.w	r3, r3, r6
 8000aa2:	4770      	bx	lr
 8000aa4:	ea94 0f0c 	teq	r4, ip
 8000aa8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000aac:	bf18      	it	ne
 8000aae:	ea95 0f0c 	teqne	r5, ip
 8000ab2:	d00c      	beq.n	8000ace <__aeabi_dmul+0x206>
 8000ab4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000ab8:	bf18      	it	ne
 8000aba:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000abe:	d1d1      	bne.n	8000a64 <__aeabi_dmul+0x19c>
 8000ac0:	ea81 0103 	eor.w	r1, r1, r3
 8000ac4:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000ac8:	f04f 0000 	mov.w	r0, #0
 8000acc:	bd70      	pop	{r4, r5, r6, pc}
 8000ace:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000ad2:	bf06      	itte	eq
 8000ad4:	4610      	moveq	r0, r2
 8000ad6:	4619      	moveq	r1, r3
 8000ad8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000adc:	d019      	beq.n	8000b12 <__aeabi_dmul+0x24a>
 8000ade:	ea94 0f0c 	teq	r4, ip
 8000ae2:	d102      	bne.n	8000aea <__aeabi_dmul+0x222>
 8000ae4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000ae8:	d113      	bne.n	8000b12 <__aeabi_dmul+0x24a>
 8000aea:	ea95 0f0c 	teq	r5, ip
 8000aee:	d105      	bne.n	8000afc <__aeabi_dmul+0x234>
 8000af0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000af4:	bf1c      	itt	ne
 8000af6:	4610      	movne	r0, r2
 8000af8:	4619      	movne	r1, r3
 8000afa:	d10a      	bne.n	8000b12 <__aeabi_dmul+0x24a>
 8000afc:	ea81 0103 	eor.w	r1, r1, r3
 8000b00:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000b04:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000b08:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000b0c:	f04f 0000 	mov.w	r0, #0
 8000b10:	bd70      	pop	{r4, r5, r6, pc}
 8000b12:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000b16:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 8000b1a:	bd70      	pop	{r4, r5, r6, pc}

08000b1c <__aeabi_ddiv>:
 8000b1c:	b570      	push	{r4, r5, r6, lr}
 8000b1e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000b22:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000b26:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000b2a:	bf1d      	ittte	ne
 8000b2c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000b30:	ea94 0f0c 	teqne	r4, ip
 8000b34:	ea95 0f0c 	teqne	r5, ip
 8000b38:	f000 f8a7 	bleq	8000c8a <__aeabi_ddiv+0x16e>
 8000b3c:	eba4 0405 	sub.w	r4, r4, r5
 8000b40:	ea81 0e03 	eor.w	lr, r1, r3
 8000b44:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000b48:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000b4c:	f000 8088 	beq.w	8000c60 <__aeabi_ddiv+0x144>
 8000b50:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000b54:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000b58:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 8000b5c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000b60:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000b64:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000b68:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 8000b6c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000b70:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 8000b74:	429d      	cmp	r5, r3
 8000b76:	bf08      	it	eq
 8000b78:	4296      	cmpeq	r6, r2
 8000b7a:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000b7e:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000b82:	d202      	bcs.n	8000b8a <__aeabi_ddiv+0x6e>
 8000b84:	085b      	lsrs	r3, r3, #1
 8000b86:	ea4f 0232 	mov.w	r2, r2, rrx
 8000b8a:	1ab6      	subs	r6, r6, r2
 8000b8c:	eb65 0503 	sbc.w	r5, r5, r3
 8000b90:	085b      	lsrs	r3, r3, #1
 8000b92:	ea4f 0232 	mov.w	r2, r2, rrx
 8000b96:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000b9a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000b9e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000ba2:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000ba6:	bf22      	ittt	cs
 8000ba8:	1ab6      	subcs	r6, r6, r2
 8000baa:	4675      	movcs	r5, lr
 8000bac:	ea40 000c 	orrcs.w	r0, r0, ip
 8000bb0:	085b      	lsrs	r3, r3, #1
 8000bb2:	ea4f 0232 	mov.w	r2, r2, rrx
 8000bb6:	ebb6 0e02 	subs.w	lr, r6, r2
 8000bba:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000bbe:	bf22      	ittt	cs
 8000bc0:	1ab6      	subcs	r6, r6, r2
 8000bc2:	4675      	movcs	r5, lr
 8000bc4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000bc8:	085b      	lsrs	r3, r3, #1
 8000bca:	ea4f 0232 	mov.w	r2, r2, rrx
 8000bce:	ebb6 0e02 	subs.w	lr, r6, r2
 8000bd2:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000bd6:	bf22      	ittt	cs
 8000bd8:	1ab6      	subcs	r6, r6, r2
 8000bda:	4675      	movcs	r5, lr
 8000bdc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000be0:	085b      	lsrs	r3, r3, #1
 8000be2:	ea4f 0232 	mov.w	r2, r2, rrx
 8000be6:	ebb6 0e02 	subs.w	lr, r6, r2
 8000bea:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000bee:	bf22      	ittt	cs
 8000bf0:	1ab6      	subcs	r6, r6, r2
 8000bf2:	4675      	movcs	r5, lr
 8000bf4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000bf8:	ea55 0e06 	orrs.w	lr, r5, r6
 8000bfc:	d018      	beq.n	8000c30 <__aeabi_ddiv+0x114>
 8000bfe:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000c02:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000c06:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000c0a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000c0e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000c12:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000c16:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 8000c1a:	d1c0      	bne.n	8000b9e <__aeabi_ddiv+0x82>
 8000c1c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000c20:	d10b      	bne.n	8000c3a <__aeabi_ddiv+0x11e>
 8000c22:	ea41 0100 	orr.w	r1, r1, r0
 8000c26:	f04f 0000 	mov.w	r0, #0
 8000c2a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 8000c2e:	e7b6      	b.n	8000b9e <__aeabi_ddiv+0x82>
 8000c30:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000c34:	bf04      	itt	eq
 8000c36:	4301      	orreq	r1, r0
 8000c38:	2000      	moveq	r0, #0
 8000c3a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 8000c3e:	bf88      	it	hi
 8000c40:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000c44:	f63f aeaf 	bhi.w	80009a6 <__aeabi_dmul+0xde>
 8000c48:	ebb5 0c03 	subs.w	ip, r5, r3
 8000c4c:	bf04      	itt	eq
 8000c4e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000c52:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000c56:	f150 0000 	adcs.w	r0, r0, #0
 8000c5a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000c5e:	bd70      	pop	{r4, r5, r6, pc}
 8000c60:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 8000c64:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000c68:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000c6c:	bfc2      	ittt	gt
 8000c6e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000c72:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000c76:	bd70      	popgt	{r4, r5, r6, pc}
 8000c78:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c7c:	f04f 0e00 	mov.w	lr, #0
 8000c80:	3c01      	subs	r4, #1
 8000c82:	e690      	b.n	80009a6 <__aeabi_dmul+0xde>
 8000c84:	ea45 0e06 	orr.w	lr, r5, r6
 8000c88:	e68d      	b.n	80009a6 <__aeabi_dmul+0xde>
 8000c8a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000c8e:	ea94 0f0c 	teq	r4, ip
 8000c92:	bf08      	it	eq
 8000c94:	ea95 0f0c 	teqeq	r5, ip
 8000c98:	f43f af3b 	beq.w	8000b12 <__aeabi_dmul+0x24a>
 8000c9c:	ea94 0f0c 	teq	r4, ip
 8000ca0:	d10a      	bne.n	8000cb8 <__aeabi_ddiv+0x19c>
 8000ca2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000ca6:	f47f af34 	bne.w	8000b12 <__aeabi_dmul+0x24a>
 8000caa:	ea95 0f0c 	teq	r5, ip
 8000cae:	f47f af25 	bne.w	8000afc <__aeabi_dmul+0x234>
 8000cb2:	4610      	mov	r0, r2
 8000cb4:	4619      	mov	r1, r3
 8000cb6:	e72c      	b.n	8000b12 <__aeabi_dmul+0x24a>
 8000cb8:	ea95 0f0c 	teq	r5, ip
 8000cbc:	d106      	bne.n	8000ccc <__aeabi_ddiv+0x1b0>
 8000cbe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000cc2:	f43f aefd 	beq.w	8000ac0 <__aeabi_dmul+0x1f8>
 8000cc6:	4610      	mov	r0, r2
 8000cc8:	4619      	mov	r1, r3
 8000cca:	e722      	b.n	8000b12 <__aeabi_dmul+0x24a>
 8000ccc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000cd0:	bf18      	it	ne
 8000cd2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000cd6:	f47f aec5 	bne.w	8000a64 <__aeabi_dmul+0x19c>
 8000cda:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000cde:	f47f af0d 	bne.w	8000afc <__aeabi_dmul+0x234>
 8000ce2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000ce6:	f47f aeeb 	bne.w	8000ac0 <__aeabi_dmul+0x1f8>
 8000cea:	e712      	b.n	8000b12 <__aeabi_dmul+0x24a>

08000cec <__gedf2>:
 8000cec:	f04f 3cff 	mov.w	ip, #4294967295
 8000cf0:	e006      	b.n	8000d00 <__cmpdf2+0x4>
 8000cf2:	bf00      	nop

08000cf4 <__ledf2>:
 8000cf4:	f04f 0c01 	mov.w	ip, #1
 8000cf8:	e002      	b.n	8000d00 <__cmpdf2+0x4>
 8000cfa:	bf00      	nop

08000cfc <__cmpdf2>:
 8000cfc:	f04f 0c01 	mov.w	ip, #1
 8000d00:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000d04:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000d08:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000d0c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000d10:	bf18      	it	ne
 8000d12:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000d16:	d01b      	beq.n	8000d50 <__cmpdf2+0x54>
 8000d18:	b001      	add	sp, #4
 8000d1a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000d1e:	bf0c      	ite	eq
 8000d20:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000d24:	ea91 0f03 	teqne	r1, r3
 8000d28:	bf02      	ittt	eq
 8000d2a:	ea90 0f02 	teqeq	r0, r2
 8000d2e:	2000      	moveq	r0, #0
 8000d30:	4770      	bxeq	lr
 8000d32:	f110 0f00 	cmn.w	r0, #0
 8000d36:	ea91 0f03 	teq	r1, r3
 8000d3a:	bf58      	it	pl
 8000d3c:	4299      	cmppl	r1, r3
 8000d3e:	bf08      	it	eq
 8000d40:	4290      	cmpeq	r0, r2
 8000d42:	bf2c      	ite	cs
 8000d44:	17d8      	asrcs	r0, r3, #31
 8000d46:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000d4a:	f040 0001 	orr.w	r0, r0, #1
 8000d4e:	4770      	bx	lr
 8000d50:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000d54:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000d58:	d102      	bne.n	8000d60 <__cmpdf2+0x64>
 8000d5a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000d5e:	d107      	bne.n	8000d70 <__cmpdf2+0x74>
 8000d60:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000d64:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000d68:	d1d6      	bne.n	8000d18 <__cmpdf2+0x1c>
 8000d6a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000d6e:	d0d3      	beq.n	8000d18 <__cmpdf2+0x1c>
 8000d70:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000d74:	4770      	bx	lr
 8000d76:	bf00      	nop

08000d78 <__aeabi_cdrcmple>:
 8000d78:	4684      	mov	ip, r0
 8000d7a:	4610      	mov	r0, r2
 8000d7c:	4662      	mov	r2, ip
 8000d7e:	468c      	mov	ip, r1
 8000d80:	4619      	mov	r1, r3
 8000d82:	4663      	mov	r3, ip
 8000d84:	e000      	b.n	8000d88 <__aeabi_cdcmpeq>
 8000d86:	bf00      	nop

08000d88 <__aeabi_cdcmpeq>:
 8000d88:	b501      	push	{r0, lr}
 8000d8a:	f7ff ffb7 	bl	8000cfc <__cmpdf2>
 8000d8e:	2800      	cmp	r0, #0
 8000d90:	bf48      	it	mi
 8000d92:	f110 0f00 	cmnmi.w	r0, #0
 8000d96:	bd01      	pop	{r0, pc}

08000d98 <__aeabi_dcmpeq>:
 8000d98:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000d9c:	f7ff fff4 	bl	8000d88 <__aeabi_cdcmpeq>
 8000da0:	bf0c      	ite	eq
 8000da2:	2001      	moveq	r0, #1
 8000da4:	2000      	movne	r0, #0
 8000da6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000daa:	bf00      	nop

08000dac <__aeabi_dcmplt>:
 8000dac:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000db0:	f7ff ffea 	bl	8000d88 <__aeabi_cdcmpeq>
 8000db4:	bf34      	ite	cc
 8000db6:	2001      	movcc	r0, #1
 8000db8:	2000      	movcs	r0, #0
 8000dba:	f85d fb08 	ldr.w	pc, [sp], #8
 8000dbe:	bf00      	nop

08000dc0 <__aeabi_dcmple>:
 8000dc0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000dc4:	f7ff ffe0 	bl	8000d88 <__aeabi_cdcmpeq>
 8000dc8:	bf94      	ite	ls
 8000dca:	2001      	movls	r0, #1
 8000dcc:	2000      	movhi	r0, #0
 8000dce:	f85d fb08 	ldr.w	pc, [sp], #8
 8000dd2:	bf00      	nop

08000dd4 <__aeabi_dcmpge>:
 8000dd4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000dd8:	f7ff ffce 	bl	8000d78 <__aeabi_cdrcmple>
 8000ddc:	bf94      	ite	ls
 8000dde:	2001      	movls	r0, #1
 8000de0:	2000      	movhi	r0, #0
 8000de2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000de6:	bf00      	nop

08000de8 <__aeabi_dcmpgt>:
 8000de8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000dec:	f7ff ffc4 	bl	8000d78 <__aeabi_cdrcmple>
 8000df0:	bf34      	ite	cc
 8000df2:	2001      	movcc	r0, #1
 8000df4:	2000      	movcs	r0, #0
 8000df6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000dfa:	bf00      	nop

08000dfc <__aeabi_dcmpun>:
 8000dfc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000e00:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000e04:	d102      	bne.n	8000e0c <__aeabi_dcmpun+0x10>
 8000e06:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000e0a:	d10a      	bne.n	8000e22 <__aeabi_dcmpun+0x26>
 8000e0c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000e10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000e14:	d102      	bne.n	8000e1c <__aeabi_dcmpun+0x20>
 8000e16:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000e1a:	d102      	bne.n	8000e22 <__aeabi_dcmpun+0x26>
 8000e1c:	f04f 0000 	mov.w	r0, #0
 8000e20:	4770      	bx	lr
 8000e22:	f04f 0001 	mov.w	r0, #1
 8000e26:	4770      	bx	lr

08000e28 <__aeabi_d2iz>:
 8000e28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000e2c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000e30:	d215      	bcs.n	8000e5e <__aeabi_d2iz+0x36>
 8000e32:	d511      	bpl.n	8000e58 <__aeabi_d2iz+0x30>
 8000e34:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000e38:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000e3c:	d912      	bls.n	8000e64 <__aeabi_d2iz+0x3c>
 8000e3e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000e42:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000e46:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000e4a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000e4e:	fa23 f002 	lsr.w	r0, r3, r2
 8000e52:	bf18      	it	ne
 8000e54:	4240      	negne	r0, r0
 8000e56:	4770      	bx	lr
 8000e58:	f04f 0000 	mov.w	r0, #0
 8000e5c:	4770      	bx	lr
 8000e5e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000e62:	d105      	bne.n	8000e70 <__aeabi_d2iz+0x48>
 8000e64:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000e68:	bf08      	it	eq
 8000e6a:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000e6e:	4770      	bx	lr
 8000e70:	f04f 0000 	mov.w	r0, #0
 8000e74:	4770      	bx	lr
 8000e76:	bf00      	nop

08000e78 <__aeabi_d2uiz>:
 8000e78:	004a      	lsls	r2, r1, #1
 8000e7a:	d211      	bcs.n	8000ea0 <__aeabi_d2uiz+0x28>
 8000e7c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000e80:	d211      	bcs.n	8000ea6 <__aeabi_d2uiz+0x2e>
 8000e82:	d50d      	bpl.n	8000ea0 <__aeabi_d2uiz+0x28>
 8000e84:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000e88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000e8c:	d40e      	bmi.n	8000eac <__aeabi_d2uiz+0x34>
 8000e8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000e92:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000e96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000e9a:	fa23 f002 	lsr.w	r0, r3, r2
 8000e9e:	4770      	bx	lr
 8000ea0:	f04f 0000 	mov.w	r0, #0
 8000ea4:	4770      	bx	lr
 8000ea6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000eaa:	d102      	bne.n	8000eb2 <__aeabi_d2uiz+0x3a>
 8000eac:	f04f 30ff 	mov.w	r0, #4294967295
 8000eb0:	4770      	bx	lr
 8000eb2:	f04f 0000 	mov.w	r0, #0
 8000eb6:	4770      	bx	lr

08000eb8 <__aeabi_d2f>:
 8000eb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ebc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000ec0:	bf24      	itt	cs
 8000ec2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ec6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000eca:	d90d      	bls.n	8000ee8 <__aeabi_d2f+0x30>
 8000ecc:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000ed0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000ed4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000ed8:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000edc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ee0:	bf08      	it	eq
 8000ee2:	f020 0001 	biceq.w	r0, r0, #1
 8000ee6:	4770      	bx	lr
 8000ee8:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000eec:	d121      	bne.n	8000f32 <__aeabi_d2f+0x7a>
 8000eee:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000ef2:	bfbc      	itt	lt
 8000ef4:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000ef8:	4770      	bxlt	lr
 8000efa:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000efe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000f02:	f1c2 0218 	rsb	r2, r2, #24
 8000f06:	f1c2 0c20 	rsb	ip, r2, #32
 8000f0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000f0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000f12:	bf18      	it	ne
 8000f14:	f040 0001 	orrne.w	r0, r0, #1
 8000f18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000f1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000f20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000f24:	ea40 000c 	orr.w	r0, r0, ip
 8000f28:	fa23 f302 	lsr.w	r3, r3, r2
 8000f2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000f30:	e7cc      	b.n	8000ecc <__aeabi_d2f+0x14>
 8000f32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000f36:	d107      	bne.n	8000f48 <__aeabi_d2f+0x90>
 8000f38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000f3c:	bf1e      	ittt	ne
 8000f3e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000f42:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000f46:	4770      	bxne	lr
 8000f48:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000f4c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000f50:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000f54:	4770      	bx	lr
 8000f56:	bf00      	nop

08000f58 <__aeabi_uldivmod>:
 8000f58:	b953      	cbnz	r3, 8000f70 <__aeabi_uldivmod+0x18>
 8000f5a:	b94a      	cbnz	r2, 8000f70 <__aeabi_uldivmod+0x18>
 8000f5c:	2900      	cmp	r1, #0
 8000f5e:	bf08      	it	eq
 8000f60:	2800      	cmpeq	r0, #0
 8000f62:	bf1c      	itt	ne
 8000f64:	f04f 31ff 	movne.w	r1, #4294967295
 8000f68:	f04f 30ff 	movne.w	r0, #4294967295
 8000f6c:	f000 b9aa 	b.w	80012c4 <__aeabi_idiv0>
 8000f70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000f74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000f78:	f000 f83c 	bl	8000ff4 <__udivmoddi4>
 8000f7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000f80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000f84:	b004      	add	sp, #16
 8000f86:	4770      	bx	lr

08000f88 <__aeabi_d2lz>:
 8000f88:	b538      	push	{r3, r4, r5, lr}
 8000f8a:	2200      	movs	r2, #0
 8000f8c:	2300      	movs	r3, #0
 8000f8e:	4604      	mov	r4, r0
 8000f90:	460d      	mov	r5, r1
 8000f92:	f7ff ff0b 	bl	8000dac <__aeabi_dcmplt>
 8000f96:	b928      	cbnz	r0, 8000fa4 <__aeabi_d2lz+0x1c>
 8000f98:	4620      	mov	r0, r4
 8000f9a:	4629      	mov	r1, r5
 8000f9c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000fa0:	f000 b80a 	b.w	8000fb8 <__aeabi_d2ulz>
 8000fa4:	4620      	mov	r0, r4
 8000fa6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000faa:	f000 f805 	bl	8000fb8 <__aeabi_d2ulz>
 8000fae:	4240      	negs	r0, r0
 8000fb0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000fb4:	bd38      	pop	{r3, r4, r5, pc}
 8000fb6:	bf00      	nop

08000fb8 <__aeabi_d2ulz>:
 8000fb8:	b5d0      	push	{r4, r6, r7, lr}
 8000fba:	4b0c      	ldr	r3, [pc, #48]	; (8000fec <__aeabi_d2ulz+0x34>)
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	4606      	mov	r6, r0
 8000fc0:	460f      	mov	r7, r1
 8000fc2:	f7ff fc81 	bl	80008c8 <__aeabi_dmul>
 8000fc6:	f7ff ff57 	bl	8000e78 <__aeabi_d2uiz>
 8000fca:	4604      	mov	r4, r0
 8000fcc:	f7ff fc02 	bl	80007d4 <__aeabi_ui2d>
 8000fd0:	4b07      	ldr	r3, [pc, #28]	; (8000ff0 <__aeabi_d2ulz+0x38>)
 8000fd2:	2200      	movs	r2, #0
 8000fd4:	f7ff fc78 	bl	80008c8 <__aeabi_dmul>
 8000fd8:	4602      	mov	r2, r0
 8000fda:	460b      	mov	r3, r1
 8000fdc:	4630      	mov	r0, r6
 8000fde:	4639      	mov	r1, r7
 8000fe0:	f7ff faba 	bl	8000558 <__aeabi_dsub>
 8000fe4:	f7ff ff48 	bl	8000e78 <__aeabi_d2uiz>
 8000fe8:	4621      	mov	r1, r4
 8000fea:	bdd0      	pop	{r4, r6, r7, pc}
 8000fec:	3df00000 	.word	0x3df00000
 8000ff0:	41f00000 	.word	0x41f00000

08000ff4 <__udivmoddi4>:
 8000ff4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ff8:	9d08      	ldr	r5, [sp, #32]
 8000ffa:	4604      	mov	r4, r0
 8000ffc:	468e      	mov	lr, r1
 8000ffe:	2b00      	cmp	r3, #0
 8001000:	d14d      	bne.n	800109e <__udivmoddi4+0xaa>
 8001002:	428a      	cmp	r2, r1
 8001004:	4694      	mov	ip, r2
 8001006:	d969      	bls.n	80010dc <__udivmoddi4+0xe8>
 8001008:	fab2 f282 	clz	r2, r2
 800100c:	b152      	cbz	r2, 8001024 <__udivmoddi4+0x30>
 800100e:	fa01 f302 	lsl.w	r3, r1, r2
 8001012:	f1c2 0120 	rsb	r1, r2, #32
 8001016:	fa20 f101 	lsr.w	r1, r0, r1
 800101a:	fa0c fc02 	lsl.w	ip, ip, r2
 800101e:	ea41 0e03 	orr.w	lr, r1, r3
 8001022:	4094      	lsls	r4, r2
 8001024:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8001028:	0c21      	lsrs	r1, r4, #16
 800102a:	fbbe f6f8 	udiv	r6, lr, r8
 800102e:	fa1f f78c 	uxth.w	r7, ip
 8001032:	fb08 e316 	mls	r3, r8, r6, lr
 8001036:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800103a:	fb06 f107 	mul.w	r1, r6, r7
 800103e:	4299      	cmp	r1, r3
 8001040:	d90a      	bls.n	8001058 <__udivmoddi4+0x64>
 8001042:	eb1c 0303 	adds.w	r3, ip, r3
 8001046:	f106 30ff 	add.w	r0, r6, #4294967295
 800104a:	f080 811f 	bcs.w	800128c <__udivmoddi4+0x298>
 800104e:	4299      	cmp	r1, r3
 8001050:	f240 811c 	bls.w	800128c <__udivmoddi4+0x298>
 8001054:	3e02      	subs	r6, #2
 8001056:	4463      	add	r3, ip
 8001058:	1a5b      	subs	r3, r3, r1
 800105a:	b2a4      	uxth	r4, r4
 800105c:	fbb3 f0f8 	udiv	r0, r3, r8
 8001060:	fb08 3310 	mls	r3, r8, r0, r3
 8001064:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8001068:	fb00 f707 	mul.w	r7, r0, r7
 800106c:	42a7      	cmp	r7, r4
 800106e:	d90a      	bls.n	8001086 <__udivmoddi4+0x92>
 8001070:	eb1c 0404 	adds.w	r4, ip, r4
 8001074:	f100 33ff 	add.w	r3, r0, #4294967295
 8001078:	f080 810a 	bcs.w	8001290 <__udivmoddi4+0x29c>
 800107c:	42a7      	cmp	r7, r4
 800107e:	f240 8107 	bls.w	8001290 <__udivmoddi4+0x29c>
 8001082:	4464      	add	r4, ip
 8001084:	3802      	subs	r0, #2
 8001086:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800108a:	1be4      	subs	r4, r4, r7
 800108c:	2600      	movs	r6, #0
 800108e:	b11d      	cbz	r5, 8001098 <__udivmoddi4+0xa4>
 8001090:	40d4      	lsrs	r4, r2
 8001092:	2300      	movs	r3, #0
 8001094:	e9c5 4300 	strd	r4, r3, [r5]
 8001098:	4631      	mov	r1, r6
 800109a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800109e:	428b      	cmp	r3, r1
 80010a0:	d909      	bls.n	80010b6 <__udivmoddi4+0xc2>
 80010a2:	2d00      	cmp	r5, #0
 80010a4:	f000 80ef 	beq.w	8001286 <__udivmoddi4+0x292>
 80010a8:	2600      	movs	r6, #0
 80010aa:	e9c5 0100 	strd	r0, r1, [r5]
 80010ae:	4630      	mov	r0, r6
 80010b0:	4631      	mov	r1, r6
 80010b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80010b6:	fab3 f683 	clz	r6, r3
 80010ba:	2e00      	cmp	r6, #0
 80010bc:	d14a      	bne.n	8001154 <__udivmoddi4+0x160>
 80010be:	428b      	cmp	r3, r1
 80010c0:	d302      	bcc.n	80010c8 <__udivmoddi4+0xd4>
 80010c2:	4282      	cmp	r2, r0
 80010c4:	f200 80f9 	bhi.w	80012ba <__udivmoddi4+0x2c6>
 80010c8:	1a84      	subs	r4, r0, r2
 80010ca:	eb61 0303 	sbc.w	r3, r1, r3
 80010ce:	2001      	movs	r0, #1
 80010d0:	469e      	mov	lr, r3
 80010d2:	2d00      	cmp	r5, #0
 80010d4:	d0e0      	beq.n	8001098 <__udivmoddi4+0xa4>
 80010d6:	e9c5 4e00 	strd	r4, lr, [r5]
 80010da:	e7dd      	b.n	8001098 <__udivmoddi4+0xa4>
 80010dc:	b902      	cbnz	r2, 80010e0 <__udivmoddi4+0xec>
 80010de:	deff      	udf	#255	; 0xff
 80010e0:	fab2 f282 	clz	r2, r2
 80010e4:	2a00      	cmp	r2, #0
 80010e6:	f040 8092 	bne.w	800120e <__udivmoddi4+0x21a>
 80010ea:	eba1 010c 	sub.w	r1, r1, ip
 80010ee:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80010f2:	fa1f fe8c 	uxth.w	lr, ip
 80010f6:	2601      	movs	r6, #1
 80010f8:	0c20      	lsrs	r0, r4, #16
 80010fa:	fbb1 f3f7 	udiv	r3, r1, r7
 80010fe:	fb07 1113 	mls	r1, r7, r3, r1
 8001102:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8001106:	fb0e f003 	mul.w	r0, lr, r3
 800110a:	4288      	cmp	r0, r1
 800110c:	d908      	bls.n	8001120 <__udivmoddi4+0x12c>
 800110e:	eb1c 0101 	adds.w	r1, ip, r1
 8001112:	f103 38ff 	add.w	r8, r3, #4294967295
 8001116:	d202      	bcs.n	800111e <__udivmoddi4+0x12a>
 8001118:	4288      	cmp	r0, r1
 800111a:	f200 80cb 	bhi.w	80012b4 <__udivmoddi4+0x2c0>
 800111e:	4643      	mov	r3, r8
 8001120:	1a09      	subs	r1, r1, r0
 8001122:	b2a4      	uxth	r4, r4
 8001124:	fbb1 f0f7 	udiv	r0, r1, r7
 8001128:	fb07 1110 	mls	r1, r7, r0, r1
 800112c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8001130:	fb0e fe00 	mul.w	lr, lr, r0
 8001134:	45a6      	cmp	lr, r4
 8001136:	d908      	bls.n	800114a <__udivmoddi4+0x156>
 8001138:	eb1c 0404 	adds.w	r4, ip, r4
 800113c:	f100 31ff 	add.w	r1, r0, #4294967295
 8001140:	d202      	bcs.n	8001148 <__udivmoddi4+0x154>
 8001142:	45a6      	cmp	lr, r4
 8001144:	f200 80bb 	bhi.w	80012be <__udivmoddi4+0x2ca>
 8001148:	4608      	mov	r0, r1
 800114a:	eba4 040e 	sub.w	r4, r4, lr
 800114e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8001152:	e79c      	b.n	800108e <__udivmoddi4+0x9a>
 8001154:	f1c6 0720 	rsb	r7, r6, #32
 8001158:	40b3      	lsls	r3, r6
 800115a:	fa22 fc07 	lsr.w	ip, r2, r7
 800115e:	ea4c 0c03 	orr.w	ip, ip, r3
 8001162:	fa20 f407 	lsr.w	r4, r0, r7
 8001166:	fa01 f306 	lsl.w	r3, r1, r6
 800116a:	431c      	orrs	r4, r3
 800116c:	40f9      	lsrs	r1, r7
 800116e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8001172:	fa00 f306 	lsl.w	r3, r0, r6
 8001176:	fbb1 f8f9 	udiv	r8, r1, r9
 800117a:	0c20      	lsrs	r0, r4, #16
 800117c:	fa1f fe8c 	uxth.w	lr, ip
 8001180:	fb09 1118 	mls	r1, r9, r8, r1
 8001184:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8001188:	fb08 f00e 	mul.w	r0, r8, lr
 800118c:	4288      	cmp	r0, r1
 800118e:	fa02 f206 	lsl.w	r2, r2, r6
 8001192:	d90b      	bls.n	80011ac <__udivmoddi4+0x1b8>
 8001194:	eb1c 0101 	adds.w	r1, ip, r1
 8001198:	f108 3aff 	add.w	sl, r8, #4294967295
 800119c:	f080 8088 	bcs.w	80012b0 <__udivmoddi4+0x2bc>
 80011a0:	4288      	cmp	r0, r1
 80011a2:	f240 8085 	bls.w	80012b0 <__udivmoddi4+0x2bc>
 80011a6:	f1a8 0802 	sub.w	r8, r8, #2
 80011aa:	4461      	add	r1, ip
 80011ac:	1a09      	subs	r1, r1, r0
 80011ae:	b2a4      	uxth	r4, r4
 80011b0:	fbb1 f0f9 	udiv	r0, r1, r9
 80011b4:	fb09 1110 	mls	r1, r9, r0, r1
 80011b8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80011bc:	fb00 fe0e 	mul.w	lr, r0, lr
 80011c0:	458e      	cmp	lr, r1
 80011c2:	d908      	bls.n	80011d6 <__udivmoddi4+0x1e2>
 80011c4:	eb1c 0101 	adds.w	r1, ip, r1
 80011c8:	f100 34ff 	add.w	r4, r0, #4294967295
 80011cc:	d26c      	bcs.n	80012a8 <__udivmoddi4+0x2b4>
 80011ce:	458e      	cmp	lr, r1
 80011d0:	d96a      	bls.n	80012a8 <__udivmoddi4+0x2b4>
 80011d2:	3802      	subs	r0, #2
 80011d4:	4461      	add	r1, ip
 80011d6:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80011da:	fba0 9402 	umull	r9, r4, r0, r2
 80011de:	eba1 010e 	sub.w	r1, r1, lr
 80011e2:	42a1      	cmp	r1, r4
 80011e4:	46c8      	mov	r8, r9
 80011e6:	46a6      	mov	lr, r4
 80011e8:	d356      	bcc.n	8001298 <__udivmoddi4+0x2a4>
 80011ea:	d053      	beq.n	8001294 <__udivmoddi4+0x2a0>
 80011ec:	b15d      	cbz	r5, 8001206 <__udivmoddi4+0x212>
 80011ee:	ebb3 0208 	subs.w	r2, r3, r8
 80011f2:	eb61 010e 	sbc.w	r1, r1, lr
 80011f6:	fa01 f707 	lsl.w	r7, r1, r7
 80011fa:	fa22 f306 	lsr.w	r3, r2, r6
 80011fe:	40f1      	lsrs	r1, r6
 8001200:	431f      	orrs	r7, r3
 8001202:	e9c5 7100 	strd	r7, r1, [r5]
 8001206:	2600      	movs	r6, #0
 8001208:	4631      	mov	r1, r6
 800120a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800120e:	f1c2 0320 	rsb	r3, r2, #32
 8001212:	40d8      	lsrs	r0, r3
 8001214:	fa0c fc02 	lsl.w	ip, ip, r2
 8001218:	fa21 f303 	lsr.w	r3, r1, r3
 800121c:	4091      	lsls	r1, r2
 800121e:	4301      	orrs	r1, r0
 8001220:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8001224:	fa1f fe8c 	uxth.w	lr, ip
 8001228:	fbb3 f0f7 	udiv	r0, r3, r7
 800122c:	fb07 3610 	mls	r6, r7, r0, r3
 8001230:	0c0b      	lsrs	r3, r1, #16
 8001232:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8001236:	fb00 f60e 	mul.w	r6, r0, lr
 800123a:	429e      	cmp	r6, r3
 800123c:	fa04 f402 	lsl.w	r4, r4, r2
 8001240:	d908      	bls.n	8001254 <__udivmoddi4+0x260>
 8001242:	eb1c 0303 	adds.w	r3, ip, r3
 8001246:	f100 38ff 	add.w	r8, r0, #4294967295
 800124a:	d22f      	bcs.n	80012ac <__udivmoddi4+0x2b8>
 800124c:	429e      	cmp	r6, r3
 800124e:	d92d      	bls.n	80012ac <__udivmoddi4+0x2b8>
 8001250:	3802      	subs	r0, #2
 8001252:	4463      	add	r3, ip
 8001254:	1b9b      	subs	r3, r3, r6
 8001256:	b289      	uxth	r1, r1
 8001258:	fbb3 f6f7 	udiv	r6, r3, r7
 800125c:	fb07 3316 	mls	r3, r7, r6, r3
 8001260:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8001264:	fb06 f30e 	mul.w	r3, r6, lr
 8001268:	428b      	cmp	r3, r1
 800126a:	d908      	bls.n	800127e <__udivmoddi4+0x28a>
 800126c:	eb1c 0101 	adds.w	r1, ip, r1
 8001270:	f106 38ff 	add.w	r8, r6, #4294967295
 8001274:	d216      	bcs.n	80012a4 <__udivmoddi4+0x2b0>
 8001276:	428b      	cmp	r3, r1
 8001278:	d914      	bls.n	80012a4 <__udivmoddi4+0x2b0>
 800127a:	3e02      	subs	r6, #2
 800127c:	4461      	add	r1, ip
 800127e:	1ac9      	subs	r1, r1, r3
 8001280:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8001284:	e738      	b.n	80010f8 <__udivmoddi4+0x104>
 8001286:	462e      	mov	r6, r5
 8001288:	4628      	mov	r0, r5
 800128a:	e705      	b.n	8001098 <__udivmoddi4+0xa4>
 800128c:	4606      	mov	r6, r0
 800128e:	e6e3      	b.n	8001058 <__udivmoddi4+0x64>
 8001290:	4618      	mov	r0, r3
 8001292:	e6f8      	b.n	8001086 <__udivmoddi4+0x92>
 8001294:	454b      	cmp	r3, r9
 8001296:	d2a9      	bcs.n	80011ec <__udivmoddi4+0x1f8>
 8001298:	ebb9 0802 	subs.w	r8, r9, r2
 800129c:	eb64 0e0c 	sbc.w	lr, r4, ip
 80012a0:	3801      	subs	r0, #1
 80012a2:	e7a3      	b.n	80011ec <__udivmoddi4+0x1f8>
 80012a4:	4646      	mov	r6, r8
 80012a6:	e7ea      	b.n	800127e <__udivmoddi4+0x28a>
 80012a8:	4620      	mov	r0, r4
 80012aa:	e794      	b.n	80011d6 <__udivmoddi4+0x1e2>
 80012ac:	4640      	mov	r0, r8
 80012ae:	e7d1      	b.n	8001254 <__udivmoddi4+0x260>
 80012b0:	46d0      	mov	r8, sl
 80012b2:	e77b      	b.n	80011ac <__udivmoddi4+0x1b8>
 80012b4:	3b02      	subs	r3, #2
 80012b6:	4461      	add	r1, ip
 80012b8:	e732      	b.n	8001120 <__udivmoddi4+0x12c>
 80012ba:	4630      	mov	r0, r6
 80012bc:	e709      	b.n	80010d2 <__udivmoddi4+0xde>
 80012be:	4464      	add	r4, ip
 80012c0:	3802      	subs	r0, #2
 80012c2:	e742      	b.n	800114a <__udivmoddi4+0x156>

080012c4 <__aeabi_idiv0>:
 80012c4:	4770      	bx	lr
 80012c6:	bf00      	nop

080012c8 <apInit>:

cmd_t cmd;


void apInit(void)
{
 80012c8:	b580      	push	{r7, lr}
 80012ca:	b082      	sub	sp, #8
 80012cc:	af00      	add	r7, sp, #0
  bool run_boot = false;
 80012ce:	2300      	movs	r3, #0
 80012d0:	71fb      	strb	r3, [r7, #7]
  uint8_t reg;

  reg = rtcBackupRegRead(0);
 80012d2:	2000      	movs	r0, #0
 80012d4:	f001 feb6 	bl	8003044 <rtcBackupRegRead>
 80012d8:	4603      	mov	r3, r0
 80012da:	71bb      	strb	r3, [r7, #6]

  if (reg & (1<<0))
 80012dc:	79bb      	ldrb	r3, [r7, #6]
 80012de:	f003 0301 	and.w	r3, r3, #1
 80012e2:	2b00      	cmp	r3, #0
 80012e4:	d00a      	beq.n	80012fc <apInit+0x34>
  {
	run_boot = true;
 80012e6:	2301      	movs	r3, #1
 80012e8:	71fb      	strb	r3, [r7, #7]
	reg &= ~(1<<0);
 80012ea:	79bb      	ldrb	r3, [r7, #6]
 80012ec:	f023 0301 	bic.w	r3, r3, #1
 80012f0:	71bb      	strb	r3, [r7, #6]
	rtcBackupRegWrite(0, reg);
 80012f2:	79bb      	ldrb	r3, [r7, #6]
 80012f4:	4619      	mov	r1, r3
 80012f6:	2000      	movs	r0, #0
 80012f8:	f001 feb4 	bl	8003064 <rtcBackupRegWrite>
  }


  if (resetGetCount() == 2)
 80012fc:	f001 fe5a 	bl	8002fb4 <resetGetCount>
 8001300:	4603      	mov	r3, r0
 8001302:	2b02      	cmp	r3, #2
 8001304:	d101      	bne.n	800130a <apInit+0x42>
  {
	run_boot = true;
 8001306:	2301      	movs	r3, #1
 8001308:	71fb      	strb	r3, [r7, #7]
  }


  if (run_boot == false)
 800130a:	79fb      	ldrb	r3, [r7, #7]
 800130c:	f083 0301 	eor.w	r3, r3, #1
 8001310:	b2db      	uxtb	r3, r3
 8001312:	2b00      	cmp	r3, #0
 8001314:	d014      	beq.n	8001340 <apInit+0x78>
  {
	if (buttonGetPressed(_DEF_BUTTON1) == false)
 8001316:	2000      	movs	r0, #0
 8001318:	f000 fe56 	bl	8001fc8 <buttonGetPressed>
 800131c:	4603      	mov	r3, r0
 800131e:	f083 0301 	eor.w	r3, r3, #1
 8001322:	b2db      	uxtb	r3, r3
 8001324:	2b00      	cmp	r3, #0
 8001326:	d00b      	beq.n	8001340 <apInit+0x78>
	{
	  if (bootVerifyFw() == true && bootVerifyCrc() == true)
 8001328:	f000 f83a 	bl	80013a0 <bootVerifyFw>
 800132c:	4603      	mov	r3, r0
 800132e:	2b00      	cmp	r3, #0
 8001330:	d006      	beq.n	8001340 <apInit+0x78>
 8001332:	f000 f853 	bl	80013dc <bootVerifyCrc>
 8001336:	4603      	mov	r3, r0
 8001338:	2b00      	cmp	r3, #0
 800133a:	d001      	beq.n	8001340 <apInit+0x78>
	  {
		bootJumpToFw();
 800133c:	f000 f886 	bl	800144c <bootJumpToFw>
  }


  //cliOpen(_DEF_UART1, 57600);

  cmdInit(&cmd);
 8001340:	4806      	ldr	r0, [pc, #24]	; (800135c <apInit+0x94>)
 8001342:	f001 f993 	bl	800266c <cmdInit>
  cmdOpen(&cmd, _DEF_UART1, 57600);
 8001346:	f44f 4261 	mov.w	r2, #57600	; 0xe100
 800134a:	2100      	movs	r1, #0
 800134c:	4803      	ldr	r0, [pc, #12]	; (800135c <apInit+0x94>)
 800134e:	f001 f9a9 	bl	80026a4 <cmdOpen>
}
 8001352:	bf00      	nop
 8001354:	3708      	adds	r7, #8
 8001356:	46bd      	mov	sp, r7
 8001358:	bd80      	pop	{r7, pc}
 800135a:	bf00      	nop
 800135c:	20000468 	.word	0x20000468

08001360 <apMain>:

void apMain(void)
{
 8001360:	b580      	push	{r7, lr}
 8001362:	b082      	sub	sp, #8
 8001364:	af00      	add	r7, sp, #0
  uint32_t pre_time;

  pre_time = millis();
 8001366:	f000 fb0a 	bl	800197e <millis>
 800136a:	6078      	str	r0, [r7, #4]
  while(1)
  {
    if (millis()-pre_time >= 100)
 800136c:	f000 fb07 	bl	800197e <millis>
 8001370:	4602      	mov	r2, r0
 8001372:	687b      	ldr	r3, [r7, #4]
 8001374:	1ad3      	subs	r3, r2, r3
 8001376:	2b63      	cmp	r3, #99	; 0x63
 8001378:	d905      	bls.n	8001386 <apMain+0x26>
    {
      pre_time = millis();
 800137a:	f000 fb00 	bl	800197e <millis>
 800137e:	6078      	str	r0, [r7, #4]
      ledToggle(_DEF_LED1);
 8001380:	2000      	movs	r0, #0
 8001382:	f001 fd7f 	bl	8002e84 <ledToggle>
    }

    //cliMain();
    if (cmdReceivePacket(&cmd) == true)
 8001386:	4805      	ldr	r0, [pc, #20]	; (800139c <apMain+0x3c>)
 8001388:	f001 f9ae 	bl	80026e8 <cmdReceivePacket>
 800138c:	4603      	mov	r3, r0
 800138e:	2b00      	cmp	r3, #0
 8001390:	d0ec      	beq.n	800136c <apMain+0xc>
    {
      bootProcessCmd(&cmd);
 8001392:	4802      	ldr	r0, [pc, #8]	; (800139c <apMain+0x3c>)
 8001394:	f000 f86a 	bl	800146c <bootProcessCmd>
    if (millis()-pre_time >= 100)
 8001398:	e7e8      	b.n	800136c <apMain+0xc>
 800139a:	bf00      	nop
 800139c:	20000468 	.word	0x20000468

080013a0 <bootVerifyFw>:
{

}

bool bootVerifyFw(void)
{
 80013a0:	b480      	push	{r7}
 80013a2:	b083      	sub	sp, #12
 80013a4:	af00      	add	r7, sp, #0
  uint32_t *jump_addr = (uint32_t *)(FLASH_ADDR_FW + 4);
 80013a6:	4b0a      	ldr	r3, [pc, #40]	; (80013d0 <bootVerifyFw+0x30>)
 80013a8:	607b      	str	r3, [r7, #4]


  if ((*jump_addr) >= FLASH_ADDR_START && (*jump_addr) <  FLASH_ADDR_END)
 80013aa:	687b      	ldr	r3, [r7, #4]
 80013ac:	681b      	ldr	r3, [r3, #0]
 80013ae:	4a09      	ldr	r2, [pc, #36]	; (80013d4 <bootVerifyFw+0x34>)
 80013b0:	4293      	cmp	r3, r2
 80013b2:	d906      	bls.n	80013c2 <bootVerifyFw+0x22>
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	4a07      	ldr	r2, [pc, #28]	; (80013d8 <bootVerifyFw+0x38>)
 80013ba:	4293      	cmp	r3, r2
 80013bc:	d801      	bhi.n	80013c2 <bootVerifyFw+0x22>
  {
    return true;
 80013be:	2301      	movs	r3, #1
 80013c0:	e000      	b.n	80013c4 <bootVerifyFw+0x24>
  }
  else
  {
    return false;
 80013c2:	2300      	movs	r3, #0
  }
}
 80013c4:	4618      	mov	r0, r3
 80013c6:	370c      	adds	r7, #12
 80013c8:	46bd      	mov	sp, r7
 80013ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013ce:	4770      	bx	lr
 80013d0:	08010404 	.word	0x08010404
 80013d4:	0800ffff 	.word	0x0800ffff
 80013d8:	0807ffff 	.word	0x0807ffff

080013dc <bootVerifyCrc>:

bool bootVerifyCrc(void)
{
 80013dc:	b580      	push	{r7, lr}
 80013de:	b084      	sub	sp, #16
 80013e0:	af00      	add	r7, sp, #0
  uint8_t *p_data;
  uint16_t fw_crc;

  if (p_firm_tag->magic_number != FLASH_MAGIC_NUMBER)
 80013e2:	4b18      	ldr	r3, [pc, #96]	; (8001444 <bootVerifyCrc+0x68>)
 80013e4:	681b      	ldr	r3, [r3, #0]
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	4a17      	ldr	r2, [pc, #92]	; (8001448 <bootVerifyCrc+0x6c>)
 80013ea:	4293      	cmp	r3, r2
 80013ec:	d001      	beq.n	80013f2 <bootVerifyCrc+0x16>
  {
    return false;
 80013ee:	2300      	movs	r3, #0
 80013f0:	e024      	b.n	800143c <bootVerifyCrc+0x60>
  }

  p_data = (uint8_t *)p_firm_tag->tag_flash_start;
 80013f2:	4b14      	ldr	r3, [pc, #80]	; (8001444 <bootVerifyCrc+0x68>)
 80013f4:	681b      	ldr	r3, [r3, #0]
 80013f6:	695b      	ldr	r3, [r3, #20]
 80013f8:	60bb      	str	r3, [r7, #8]
  fw_crc = 0;
 80013fa:	2300      	movs	r3, #0
 80013fc:	80fb      	strh	r3, [r7, #6]

  for (int i=0; i<p_firm_tag->tag_flash_length; i++)
 80013fe:	2300      	movs	r3, #0
 8001400:	60fb      	str	r3, [r7, #12]
 8001402:	e00b      	b.n	800141c <bootVerifyCrc+0x40>
  {
    utilUpdateCrc(&fw_crc, p_data[i]);
 8001404:	68fb      	ldr	r3, [r7, #12]
 8001406:	68ba      	ldr	r2, [r7, #8]
 8001408:	4413      	add	r3, r2
 800140a:	781a      	ldrb	r2, [r3, #0]
 800140c:	1dbb      	adds	r3, r7, #6
 800140e:	4611      	mov	r1, r2
 8001410:	4618      	mov	r0, r3
 8001412:	f000 fd59 	bl	8001ec8 <utilUpdateCrc>
  for (int i=0; i<p_firm_tag->tag_flash_length; i++)
 8001416:	68fb      	ldr	r3, [r7, #12]
 8001418:	3301      	adds	r3, #1
 800141a:	60fb      	str	r3, [r7, #12]
 800141c:	4b09      	ldr	r3, [pc, #36]	; (8001444 <bootVerifyCrc+0x68>)
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	69da      	ldr	r2, [r3, #28]
 8001422:	68fb      	ldr	r3, [r7, #12]
 8001424:	429a      	cmp	r2, r3
 8001426:	d8ed      	bhi.n	8001404 <bootVerifyCrc+0x28>
  }

  if (fw_crc == p_firm_tag->tag_flash_crc)
 8001428:	88fb      	ldrh	r3, [r7, #6]
 800142a:	461a      	mov	r2, r3
 800142c:	4b05      	ldr	r3, [pc, #20]	; (8001444 <bootVerifyCrc+0x68>)
 800142e:	681b      	ldr	r3, [r3, #0]
 8001430:	6a1b      	ldr	r3, [r3, #32]
 8001432:	429a      	cmp	r2, r3
 8001434:	d101      	bne.n	800143a <bootVerifyCrc+0x5e>
  {
    return true;
 8001436:	2301      	movs	r3, #1
 8001438:	e000      	b.n	800143c <bootVerifyCrc+0x60>
  }
  else
  {
    return false;
 800143a:	2300      	movs	r3, #0
  }
}
 800143c:	4618      	mov	r0, r3
 800143e:	3710      	adds	r7, #16
 8001440:	46bd      	mov	sp, r7
 8001442:	bd80      	pop	{r7, pc}
 8001444:	20000008 	.word	0x20000008
 8001448:	5555aaaa 	.word	0x5555aaaa

0800144c <bootJumpToFw>:

void bootJumpToFw(void)
{
 800144c:	b580      	push	{r7, lr}
 800144e:	b082      	sub	sp, #8
 8001450:	af00      	add	r7, sp, #0
  void (**jump_func)(void) = (void (**)(void))(FLASH_ADDR_FW + 4);
 8001452:	4b05      	ldr	r3, [pc, #20]	; (8001468 <bootJumpToFw+0x1c>)
 8001454:	607b      	str	r3, [r7, #4]

  bspDeInit();
 8001456:	f000 fa61 	bl	800191c <bspDeInit>
  (*jump_func)();
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	4798      	blx	r3
}
 8001460:	bf00      	nop
 8001462:	3708      	adds	r7, #8
 8001464:	46bd      	mov	sp, r7
 8001466:	bd80      	pop	{r7, pc}
 8001468:	08010404 	.word	0x08010404

0800146c <bootProcessCmd>:

void bootProcessCmd(cmd_t *p_cmd)
{
 800146c:	b580      	push	{r7, lr}
 800146e:	b084      	sub	sp, #16
 8001470:	af02      	add	r7, sp, #8
 8001472:	6078      	str	r0, [r7, #4]
  switch(p_cmd->rx_packet.cmd)
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	7e1b      	ldrb	r3, [r3, #24]
 8001478:	2b10      	cmp	r3, #16
 800147a:	d845      	bhi.n	8001508 <bootProcessCmd+0x9c>
 800147c:	a201      	add	r2, pc, #4	; (adr r2, 8001484 <bootProcessCmd+0x18>)
 800147e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001482:	bf00      	nop
 8001484:	080014d1 	.word	0x080014d1
 8001488:	080014d9 	.word	0x080014d9
 800148c:	080014e1 	.word	0x080014e1
 8001490:	080014e9 	.word	0x080014e9
 8001494:	080014f1 	.word	0x080014f1
 8001498:	080014f9 	.word	0x080014f9
 800149c:	08001509 	.word	0x08001509
 80014a0:	08001509 	.word	0x08001509
 80014a4:	08001501 	.word	0x08001501
 80014a8:	08001509 	.word	0x08001509
 80014ac:	08001509 	.word	0x08001509
 80014b0:	08001509 	.word	0x08001509
 80014b4:	08001509 	.word	0x08001509
 80014b8:	08001509 	.word	0x08001509
 80014bc:	08001509 	.word	0x08001509
 80014c0:	08001509 	.word	0x08001509
 80014c4:	080014c9 	.word	0x080014c9
  {
    case BOOT_CMD_LED_CONTROL:
      bootCmdLedControl(p_cmd);
 80014c8:	6878      	ldr	r0, [r7, #4]
 80014ca:	f000 f999 	bl	8001800 <bootCmdLedControl>
      break;
 80014ce:	e025      	b.n	800151c <bootProcessCmd+0xb0>

    case BOOT_CMD_READ_BOOT_VERSION:
      bootCmdReadBootVersion(p_cmd);
 80014d0:	6878      	ldr	r0, [r7, #4]
 80014d2:	f000 f827 	bl	8001524 <bootCmdReadBootVersion>
      break;
 80014d6:	e021      	b.n	800151c <bootProcessCmd+0xb0>

    case BOOT_CMD_READ_BOOT_NAME:
      bootCmdReadBootName(p_cmd);
 80014d8:	6878      	ldr	r0, [r7, #4]
 80014da:	f000 f839 	bl	8001550 <bootCmdReadBootName>
      break;
 80014de:	e01d      	b.n	800151c <bootProcessCmd+0xb0>

    case BOOT_CMD_READ_FIRM_VERSION:
      bootCmdReadFirmVersion(p_cmd);
 80014e0:	6878      	ldr	r0, [r7, #4]
 80014e2:	f000 f849 	bl	8001578 <bootCmdReadFirmVersion>
      break;
 80014e6:	e019      	b.n	800151c <bootProcessCmd+0xb0>

    case BOOT_CMD_READ_FIRM_NAME:
      bootCmdReadFirmName(p_cmd);
 80014e8:	6878      	ldr	r0, [r7, #4]
 80014ea:	f000 f85b 	bl	80015a4 <bootCmdReadFirmName>
      break;
 80014ee:	e015      	b.n	800151c <bootProcessCmd+0xb0>

    case BOOT_CMD_FLASH_ERASE:
      bootCmdFlashErase(p_cmd);
 80014f0:	6878      	ldr	r0, [r7, #4]
 80014f2:	f000 f86b 	bl	80015cc <bootCmdFlashErase>
      break;
 80014f6:	e011      	b.n	800151c <bootProcessCmd+0xb0>

    case BOOT_CMD_FLASH_WRITE:
      bootCmdFlashWrite(p_cmd);
 80014f8:	6878      	ldr	r0, [r7, #4]
 80014fa:	f000 f8d9 	bl	80016b0 <bootCmdFlashWrite>
      break;
 80014fe:	e00d      	b.n	800151c <bootProcessCmd+0xb0>

    case BOOT_CMD_JUMP_TO_FW:
      bootCmdJumpToFw(p_cmd);
 8001500:	6878      	ldr	r0, [r7, #4]
 8001502:	f000 f94c 	bl	800179e <bootCmdJumpToFw>
      break;
 8001506:	e009      	b.n	800151c <bootProcessCmd+0xb0>

    default:
      cmdSendResp(p_cmd, p_cmd->rx_packet.cmd, BOOT_ERR_WRONG_CMD, NULL, 0);
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	7e19      	ldrb	r1, [r3, #24]
 800150c:	2300      	movs	r3, #0
 800150e:	9300      	str	r3, [sp, #0]
 8001510:	2300      	movs	r3, #0
 8001512:	2201      	movs	r2, #1
 8001514:	6878      	ldr	r0, [r7, #4]
 8001516:	f001 f9cb 	bl	80028b0 <cmdSendResp>
      break;
 800151a:	bf00      	nop
  }
}
 800151c:	bf00      	nop
 800151e:	3708      	adds	r7, #8
 8001520:	46bd      	mov	sp, r7
 8001522:	bd80      	pop	{r7, pc}

08001524 <bootCmdReadBootVersion>:

void bootCmdReadBootVersion(cmd_t *p_cmd)
{
 8001524:	b580      	push	{r7, lr}
 8001526:	b084      	sub	sp, #16
 8001528:	af02      	add	r7, sp, #8
 800152a:	6078      	str	r0, [r7, #4]
  cmdSendResp(p_cmd, BOOT_CMD_READ_BOOT_VERSION, CMD_OK, (uint8_t *)p_boot_ver->version, 32);
 800152c:	4b07      	ldr	r3, [pc, #28]	; (800154c <bootCmdReadBootVersion+0x28>)
 800152e:	681b      	ldr	r3, [r3, #0]
 8001530:	461a      	mov	r2, r3
 8001532:	2320      	movs	r3, #32
 8001534:	9300      	str	r3, [sp, #0]
 8001536:	4613      	mov	r3, r2
 8001538:	2200      	movs	r2, #0
 800153a:	2100      	movs	r1, #0
 800153c:	6878      	ldr	r0, [r7, #4]
 800153e:	f001 f9b7 	bl	80028b0 <cmdSendResp>
}
 8001542:	bf00      	nop
 8001544:	3708      	adds	r7, #8
 8001546:	46bd      	mov	sp, r7
 8001548:	bd80      	pop	{r7, pc}
 800154a:	bf00      	nop
 800154c:	20000000 	.word	0x20000000

08001550 <bootCmdReadBootName>:

void bootCmdReadBootName(cmd_t *p_cmd)
{
 8001550:	b580      	push	{r7, lr}
 8001552:	b084      	sub	sp, #16
 8001554:	af02      	add	r7, sp, #8
 8001556:	6078      	str	r0, [r7, #4]
  cmdSendResp(p_cmd, BOOT_CMD_READ_BOOT_NAME, CMD_OK, (uint8_t *)p_boot_ver->name, 32);
 8001558:	4b06      	ldr	r3, [pc, #24]	; (8001574 <bootCmdReadBootName+0x24>)
 800155a:	681b      	ldr	r3, [r3, #0]
 800155c:	3320      	adds	r3, #32
 800155e:	2220      	movs	r2, #32
 8001560:	9200      	str	r2, [sp, #0]
 8001562:	2200      	movs	r2, #0
 8001564:	2101      	movs	r1, #1
 8001566:	6878      	ldr	r0, [r7, #4]
 8001568:	f001 f9a2 	bl	80028b0 <cmdSendResp>
}
 800156c:	bf00      	nop
 800156e:	3708      	adds	r7, #8
 8001570:	46bd      	mov	sp, r7
 8001572:	bd80      	pop	{r7, pc}
 8001574:	20000000 	.word	0x20000000

08001578 <bootCmdReadFirmVersion>:

void bootCmdReadFirmVersion(cmd_t *p_cmd)
{
 8001578:	b580      	push	{r7, lr}
 800157a:	b084      	sub	sp, #16
 800157c:	af02      	add	r7, sp, #8
 800157e:	6078      	str	r0, [r7, #4]
  cmdSendResp(p_cmd, BOOT_CMD_READ_FIRM_VERSION, CMD_OK, (uint8_t *)p_firm_ver->version, 32);
 8001580:	4b07      	ldr	r3, [pc, #28]	; (80015a0 <bootCmdReadFirmVersion+0x28>)
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	461a      	mov	r2, r3
 8001586:	2320      	movs	r3, #32
 8001588:	9300      	str	r3, [sp, #0]
 800158a:	4613      	mov	r3, r2
 800158c:	2200      	movs	r2, #0
 800158e:	2102      	movs	r1, #2
 8001590:	6878      	ldr	r0, [r7, #4]
 8001592:	f001 f98d 	bl	80028b0 <cmdSendResp>
}
 8001596:	bf00      	nop
 8001598:	3708      	adds	r7, #8
 800159a:	46bd      	mov	sp, r7
 800159c:	bd80      	pop	{r7, pc}
 800159e:	bf00      	nop
 80015a0:	20000004 	.word	0x20000004

080015a4 <bootCmdReadFirmName>:

void bootCmdReadFirmName(cmd_t *p_cmd)
{
 80015a4:	b580      	push	{r7, lr}
 80015a6:	b084      	sub	sp, #16
 80015a8:	af02      	add	r7, sp, #8
 80015aa:	6078      	str	r0, [r7, #4]
  cmdSendResp(p_cmd, BOOT_CMD_READ_FIRM_NAME, CMD_OK, (uint8_t *)p_firm_ver->name, 32);
 80015ac:	4b06      	ldr	r3, [pc, #24]	; (80015c8 <bootCmdReadFirmName+0x24>)
 80015ae:	681b      	ldr	r3, [r3, #0]
 80015b0:	3320      	adds	r3, #32
 80015b2:	2220      	movs	r2, #32
 80015b4:	9200      	str	r2, [sp, #0]
 80015b6:	2200      	movs	r2, #0
 80015b8:	2103      	movs	r1, #3
 80015ba:	6878      	ldr	r0, [r7, #4]
 80015bc:	f001 f978 	bl	80028b0 <cmdSendResp>
}
 80015c0:	bf00      	nop
 80015c2:	3708      	adds	r7, #8
 80015c4:	46bd      	mov	sp, r7
 80015c6:	bd80      	pop	{r7, pc}
 80015c8:	20000004 	.word	0x20000004

080015cc <bootCmdFlashErase>:

void bootCmdFlashErase(cmd_t *p_cmd)
{
 80015cc:	b580      	push	{r7, lr}
 80015ce:	b088      	sub	sp, #32
 80015d0:	af02      	add	r7, sp, #8
 80015d2:	6078      	str	r0, [r7, #4]
  uint8_t err_code = CMD_OK;
 80015d4:	2300      	movs	r3, #0
 80015d6:	75fb      	strb	r3, [r7, #23]
  uint32_t addr;
  uint32_t length;
  cmd_packet_t *p_packet;

  p_packet = &p_cmd->rx_packet;
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	3318      	adds	r3, #24
 80015dc:	613b      	str	r3, [r7, #16]


  addr  = (uint32_t)(p_packet->data[0] <<  0);
 80015de:	693b      	ldr	r3, [r7, #16]
 80015e0:	f8d3 3410 	ldr.w	r3, [r3, #1040]	; 0x410
 80015e4:	781b      	ldrb	r3, [r3, #0]
 80015e6:	60fb      	str	r3, [r7, #12]
  addr |= (uint32_t)(p_packet->data[1] <<  8);
 80015e8:	693b      	ldr	r3, [r7, #16]
 80015ea:	f8d3 3410 	ldr.w	r3, [r3, #1040]	; 0x410
 80015ee:	3301      	adds	r3, #1
 80015f0:	781b      	ldrb	r3, [r3, #0]
 80015f2:	021b      	lsls	r3, r3, #8
 80015f4:	461a      	mov	r2, r3
 80015f6:	68fb      	ldr	r3, [r7, #12]
 80015f8:	4313      	orrs	r3, r2
 80015fa:	60fb      	str	r3, [r7, #12]
  addr |= (uint32_t)(p_packet->data[2] << 16);
 80015fc:	693b      	ldr	r3, [r7, #16]
 80015fe:	f8d3 3410 	ldr.w	r3, [r3, #1040]	; 0x410
 8001602:	3302      	adds	r3, #2
 8001604:	781b      	ldrb	r3, [r3, #0]
 8001606:	041b      	lsls	r3, r3, #16
 8001608:	461a      	mov	r2, r3
 800160a:	68fb      	ldr	r3, [r7, #12]
 800160c:	4313      	orrs	r3, r2
 800160e:	60fb      	str	r3, [r7, #12]
  addr |= (uint32_t)(p_packet->data[3] << 24);
 8001610:	693b      	ldr	r3, [r7, #16]
 8001612:	f8d3 3410 	ldr.w	r3, [r3, #1040]	; 0x410
 8001616:	3303      	adds	r3, #3
 8001618:	781b      	ldrb	r3, [r3, #0]
 800161a:	061b      	lsls	r3, r3, #24
 800161c:	461a      	mov	r2, r3
 800161e:	68fb      	ldr	r3, [r7, #12]
 8001620:	4313      	orrs	r3, r2
 8001622:	60fb      	str	r3, [r7, #12]

  length  = (uint32_t)(p_packet->data[4] <<  0);
 8001624:	693b      	ldr	r3, [r7, #16]
 8001626:	f8d3 3410 	ldr.w	r3, [r3, #1040]	; 0x410
 800162a:	3304      	adds	r3, #4
 800162c:	781b      	ldrb	r3, [r3, #0]
 800162e:	60bb      	str	r3, [r7, #8]
  length |= (uint32_t)(p_packet->data[5] <<  8);
 8001630:	693b      	ldr	r3, [r7, #16]
 8001632:	f8d3 3410 	ldr.w	r3, [r3, #1040]	; 0x410
 8001636:	3305      	adds	r3, #5
 8001638:	781b      	ldrb	r3, [r3, #0]
 800163a:	021b      	lsls	r3, r3, #8
 800163c:	461a      	mov	r2, r3
 800163e:	68bb      	ldr	r3, [r7, #8]
 8001640:	4313      	orrs	r3, r2
 8001642:	60bb      	str	r3, [r7, #8]
  length |= (uint32_t)(p_packet->data[6] << 16);
 8001644:	693b      	ldr	r3, [r7, #16]
 8001646:	f8d3 3410 	ldr.w	r3, [r3, #1040]	; 0x410
 800164a:	3306      	adds	r3, #6
 800164c:	781b      	ldrb	r3, [r3, #0]
 800164e:	041b      	lsls	r3, r3, #16
 8001650:	461a      	mov	r2, r3
 8001652:	68bb      	ldr	r3, [r7, #8]
 8001654:	4313      	orrs	r3, r2
 8001656:	60bb      	str	r3, [r7, #8]
  length |= (uint32_t)(p_packet->data[7] << 24);
 8001658:	693b      	ldr	r3, [r7, #16]
 800165a:	f8d3 3410 	ldr.w	r3, [r3, #1040]	; 0x410
 800165e:	3307      	adds	r3, #7
 8001660:	781b      	ldrb	r3, [r3, #0]
 8001662:	061b      	lsls	r3, r3, #24
 8001664:	461a      	mov	r2, r3
 8001666:	68bb      	ldr	r3, [r7, #8]
 8001668:	4313      	orrs	r3, r2
 800166a:	60bb      	str	r3, [r7, #8]


  // 유효한 메모리 영역인지 확인.
  if (bootIsFlashRange(addr, length) == true)
 800166c:	68b9      	ldr	r1, [r7, #8]
 800166e:	68f8      	ldr	r0, [r7, #12]
 8001670:	f000 f8fc 	bl	800186c <bootIsFlashRange>
 8001674:	4603      	mov	r3, r0
 8001676:	2b00      	cmp	r3, #0
 8001678:	d00c      	beq.n	8001694 <bootCmdFlashErase+0xc8>
  {
    // 메모리를 지움.
    if (flashErase(addr, length) != true)
 800167a:	68b9      	ldr	r1, [r7, #8]
 800167c:	68f8      	ldr	r0, [r7, #12]
 800167e:	f001 f9af 	bl	80029e0 <flashErase>
 8001682:	4603      	mov	r3, r0
 8001684:	f083 0301 	eor.w	r3, r3, #1
 8001688:	b2db      	uxtb	r3, r3
 800168a:	2b00      	cmp	r3, #0
 800168c:	d004      	beq.n	8001698 <bootCmdFlashErase+0xcc>
    {
      err_code = BOOT_ERR_FLASH_ERASE;
 800168e:	2303      	movs	r3, #3
 8001690:	75fb      	strb	r3, [r7, #23]
 8001692:	e001      	b.n	8001698 <bootCmdFlashErase+0xcc>
    }
  }
  else
  {
    err_code = BOOT_ERR_WRONG_RANGE;
 8001694:	2304      	movs	r3, #4
 8001696:	75fb      	strb	r3, [r7, #23]
  }

  cmdSendResp(p_cmd, BOOT_CMD_FLASH_ERASE, err_code, NULL, 0);
 8001698:	7dfa      	ldrb	r2, [r7, #23]
 800169a:	2300      	movs	r3, #0
 800169c:	9300      	str	r3, [sp, #0]
 800169e:	2300      	movs	r3, #0
 80016a0:	2104      	movs	r1, #4
 80016a2:	6878      	ldr	r0, [r7, #4]
 80016a4:	f001 f904 	bl	80028b0 <cmdSendResp>
}
 80016a8:	bf00      	nop
 80016aa:	3718      	adds	r7, #24
 80016ac:	46bd      	mov	sp, r7
 80016ae:	bd80      	pop	{r7, pc}

080016b0 <bootCmdFlashWrite>:

void bootCmdFlashWrite(cmd_t *p_cmd)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b088      	sub	sp, #32
 80016b4:	af02      	add	r7, sp, #8
 80016b6:	6078      	str	r0, [r7, #4]
  uint8_t err_code = CMD_OK;
 80016b8:	2300      	movs	r3, #0
 80016ba:	75fb      	strb	r3, [r7, #23]
  uint32_t addr;
  uint32_t length;
  cmd_packet_t *p_packet;

  p_packet = &p_cmd->rx_packet;
 80016bc:	687b      	ldr	r3, [r7, #4]
 80016be:	3318      	adds	r3, #24
 80016c0:	613b      	str	r3, [r7, #16]


  addr  = (uint32_t)(p_packet->data[0] <<  0);
 80016c2:	693b      	ldr	r3, [r7, #16]
 80016c4:	f8d3 3410 	ldr.w	r3, [r3, #1040]	; 0x410
 80016c8:	781b      	ldrb	r3, [r3, #0]
 80016ca:	60fb      	str	r3, [r7, #12]
  addr |= (uint32_t)(p_packet->data[1] <<  8);
 80016cc:	693b      	ldr	r3, [r7, #16]
 80016ce:	f8d3 3410 	ldr.w	r3, [r3, #1040]	; 0x410
 80016d2:	3301      	adds	r3, #1
 80016d4:	781b      	ldrb	r3, [r3, #0]
 80016d6:	021b      	lsls	r3, r3, #8
 80016d8:	461a      	mov	r2, r3
 80016da:	68fb      	ldr	r3, [r7, #12]
 80016dc:	4313      	orrs	r3, r2
 80016de:	60fb      	str	r3, [r7, #12]
  addr |= (uint32_t)(p_packet->data[2] << 16);
 80016e0:	693b      	ldr	r3, [r7, #16]
 80016e2:	f8d3 3410 	ldr.w	r3, [r3, #1040]	; 0x410
 80016e6:	3302      	adds	r3, #2
 80016e8:	781b      	ldrb	r3, [r3, #0]
 80016ea:	041b      	lsls	r3, r3, #16
 80016ec:	461a      	mov	r2, r3
 80016ee:	68fb      	ldr	r3, [r7, #12]
 80016f0:	4313      	orrs	r3, r2
 80016f2:	60fb      	str	r3, [r7, #12]
  addr |= (uint32_t)(p_packet->data[3] << 24);
 80016f4:	693b      	ldr	r3, [r7, #16]
 80016f6:	f8d3 3410 	ldr.w	r3, [r3, #1040]	; 0x410
 80016fa:	3303      	adds	r3, #3
 80016fc:	781b      	ldrb	r3, [r3, #0]
 80016fe:	061b      	lsls	r3, r3, #24
 8001700:	461a      	mov	r2, r3
 8001702:	68fb      	ldr	r3, [r7, #12]
 8001704:	4313      	orrs	r3, r2
 8001706:	60fb      	str	r3, [r7, #12]

  length  = (uint32_t)(p_packet->data[4] <<  0);
 8001708:	693b      	ldr	r3, [r7, #16]
 800170a:	f8d3 3410 	ldr.w	r3, [r3, #1040]	; 0x410
 800170e:	3304      	adds	r3, #4
 8001710:	781b      	ldrb	r3, [r3, #0]
 8001712:	60bb      	str	r3, [r7, #8]
  length |= (uint32_t)(p_packet->data[5] <<  8);
 8001714:	693b      	ldr	r3, [r7, #16]
 8001716:	f8d3 3410 	ldr.w	r3, [r3, #1040]	; 0x410
 800171a:	3305      	adds	r3, #5
 800171c:	781b      	ldrb	r3, [r3, #0]
 800171e:	021b      	lsls	r3, r3, #8
 8001720:	461a      	mov	r2, r3
 8001722:	68bb      	ldr	r3, [r7, #8]
 8001724:	4313      	orrs	r3, r2
 8001726:	60bb      	str	r3, [r7, #8]
  length |= (uint32_t)(p_packet->data[6] << 16);
 8001728:	693b      	ldr	r3, [r7, #16]
 800172a:	f8d3 3410 	ldr.w	r3, [r3, #1040]	; 0x410
 800172e:	3306      	adds	r3, #6
 8001730:	781b      	ldrb	r3, [r3, #0]
 8001732:	041b      	lsls	r3, r3, #16
 8001734:	461a      	mov	r2, r3
 8001736:	68bb      	ldr	r3, [r7, #8]
 8001738:	4313      	orrs	r3, r2
 800173a:	60bb      	str	r3, [r7, #8]
  length |= (uint32_t)(p_packet->data[7] << 24);
 800173c:	693b      	ldr	r3, [r7, #16]
 800173e:	f8d3 3410 	ldr.w	r3, [r3, #1040]	; 0x410
 8001742:	3307      	adds	r3, #7
 8001744:	781b      	ldrb	r3, [r3, #0]
 8001746:	061b      	lsls	r3, r3, #24
 8001748:	461a      	mov	r2, r3
 800174a:	68bb      	ldr	r3, [r7, #8]
 800174c:	4313      	orrs	r3, r2
 800174e:	60bb      	str	r3, [r7, #8]


  // 유효한 메모리 영역인지 확인.
  if (bootIsFlashRange(addr, length) == true)
 8001750:	68b9      	ldr	r1, [r7, #8]
 8001752:	68f8      	ldr	r0, [r7, #12]
 8001754:	f000 f88a 	bl	800186c <bootIsFlashRange>
 8001758:	4603      	mov	r3, r0
 800175a:	2b00      	cmp	r3, #0
 800175c:	d011      	beq.n	8001782 <bootCmdFlashWrite+0xd2>
  {
    // 데이터를 Write.
    if (flashWrite(addr, &p_packet->data[8], length) != true)
 800175e:	693b      	ldr	r3, [r7, #16]
 8001760:	f8d3 3410 	ldr.w	r3, [r3, #1040]	; 0x410
 8001764:	3308      	adds	r3, #8
 8001766:	68ba      	ldr	r2, [r7, #8]
 8001768:	4619      	mov	r1, r3
 800176a:	68f8      	ldr	r0, [r7, #12]
 800176c:	f001 f98b 	bl	8002a86 <flashWrite>
 8001770:	4603      	mov	r3, r0
 8001772:	f083 0301 	eor.w	r3, r3, #1
 8001776:	b2db      	uxtb	r3, r3
 8001778:	2b00      	cmp	r3, #0
 800177a:	d004      	beq.n	8001786 <bootCmdFlashWrite+0xd6>
    {
      err_code = BOOT_ERR_FLASH_WRITE;
 800177c:	2305      	movs	r3, #5
 800177e:	75fb      	strb	r3, [r7, #23]
 8001780:	e001      	b.n	8001786 <bootCmdFlashWrite+0xd6>
    }
  }
  else
  {
    err_code = BOOT_ERR_WRONG_RANGE;
 8001782:	2304      	movs	r3, #4
 8001784:	75fb      	strb	r3, [r7, #23]
  }

  cmdSendResp(p_cmd, BOOT_CMD_FLASH_WRITE, err_code, NULL, 0);
 8001786:	7dfa      	ldrb	r2, [r7, #23]
 8001788:	2300      	movs	r3, #0
 800178a:	9300      	str	r3, [sp, #0]
 800178c:	2300      	movs	r3, #0
 800178e:	2105      	movs	r1, #5
 8001790:	6878      	ldr	r0, [r7, #4]
 8001792:	f001 f88d 	bl	80028b0 <cmdSendResp>
}
 8001796:	bf00      	nop
 8001798:	3718      	adds	r7, #24
 800179a:	46bd      	mov	sp, r7
 800179c:	bd80      	pop	{r7, pc}

0800179e <bootCmdJumpToFw>:

void bootCmdJumpToFw(cmd_t *p_cmd)
{
 800179e:	b580      	push	{r7, lr}
 80017a0:	b084      	sub	sp, #16
 80017a2:	af02      	add	r7, sp, #8
 80017a4:	6078      	str	r0, [r7, #4]
  if (bootVerifyFw() == true)
 80017a6:	f7ff fdfb 	bl	80013a0 <bootVerifyFw>
 80017aa:	4603      	mov	r3, r0
 80017ac:	2b00      	cmp	r3, #0
 80017ae:	d01b      	beq.n	80017e8 <bootCmdJumpToFw+0x4a>
  {
    if (bootVerifyCrc() == true)
 80017b0:	f7ff fe14 	bl	80013dc <bootVerifyCrc>
 80017b4:	4603      	mov	r3, r0
 80017b6:	2b00      	cmp	r3, #0
 80017b8:	d00d      	beq.n	80017d6 <bootCmdJumpToFw+0x38>
    {
      cmdSendResp(p_cmd, BOOT_CMD_JUMP_TO_FW, CMD_OK, NULL, 0);
 80017ba:	2300      	movs	r3, #0
 80017bc:	9300      	str	r3, [sp, #0]
 80017be:	2300      	movs	r3, #0
 80017c0:	2200      	movs	r2, #0
 80017c2:	2108      	movs	r1, #8
 80017c4:	6878      	ldr	r0, [r7, #4]
 80017c6:	f001 f873 	bl	80028b0 <cmdSendResp>
      delay(100);
 80017ca:	2064      	movs	r0, #100	; 0x64
 80017cc:	f000 f8cc 	bl	8001968 <delay>
      bootJumpToFw();
 80017d0:	f7ff fe3c 	bl	800144c <bootJumpToFw>
  }
  else
  {
    cmdSendResp(p_cmd, BOOT_CMD_JUMP_TO_FW, BOOT_ERR_INVALID_FW, NULL, 0);
  }
}
 80017d4:	e010      	b.n	80017f8 <bootCmdJumpToFw+0x5a>
      cmdSendResp(p_cmd, BOOT_CMD_JUMP_TO_FW, BOOT_ERR_FW_CRC, NULL, 0);
 80017d6:	2300      	movs	r3, #0
 80017d8:	9300      	str	r3, [sp, #0]
 80017da:	2300      	movs	r3, #0
 80017dc:	2208      	movs	r2, #8
 80017de:	2108      	movs	r1, #8
 80017e0:	6878      	ldr	r0, [r7, #4]
 80017e2:	f001 f865 	bl	80028b0 <cmdSendResp>
}
 80017e6:	e007      	b.n	80017f8 <bootCmdJumpToFw+0x5a>
    cmdSendResp(p_cmd, BOOT_CMD_JUMP_TO_FW, BOOT_ERR_INVALID_FW, NULL, 0);
 80017e8:	2300      	movs	r3, #0
 80017ea:	9300      	str	r3, [sp, #0]
 80017ec:	2300      	movs	r3, #0
 80017ee:	2207      	movs	r2, #7
 80017f0:	2108      	movs	r1, #8
 80017f2:	6878      	ldr	r0, [r7, #4]
 80017f4:	f001 f85c 	bl	80028b0 <cmdSendResp>
}
 80017f8:	bf00      	nop
 80017fa:	3708      	adds	r7, #8
 80017fc:	46bd      	mov	sp, r7
 80017fe:	bd80      	pop	{r7, pc}

08001800 <bootCmdLedControl>:

void bootCmdLedControl(cmd_t *p_cmd)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b086      	sub	sp, #24
 8001804:	af02      	add	r7, sp, #8
 8001806:	6078      	str	r0, [r7, #4]
  uint8_t err_code = CMD_OK;
 8001808:	2300      	movs	r3, #0
 800180a:	73fb      	strb	r3, [r7, #15]
  cmd_packet_t *p_packet;


  p_packet = &p_cmd->rx_packet;
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	3318      	adds	r3, #24
 8001810:	60bb      	str	r3, [r7, #8]

  if (p_packet->data[0] == 0)
 8001812:	68bb      	ldr	r3, [r7, #8]
 8001814:	f8d3 3410 	ldr.w	r3, [r3, #1040]	; 0x410
 8001818:	781b      	ldrb	r3, [r3, #0]
 800181a:	2b00      	cmp	r3, #0
 800181c:	d103      	bne.n	8001826 <bootCmdLedControl+0x26>
  {
    ledOff(_DEF_LED1);
 800181e:	2000      	movs	r0, #0
 8001820:	f001 fb10 	bl	8002e44 <ledOff>
 8001824:	e015      	b.n	8001852 <bootCmdLedControl+0x52>
  }
  else if (p_packet->data[0] == 1)
 8001826:	68bb      	ldr	r3, [r7, #8]
 8001828:	f8d3 3410 	ldr.w	r3, [r3, #1040]	; 0x410
 800182c:	781b      	ldrb	r3, [r3, #0]
 800182e:	2b01      	cmp	r3, #1
 8001830:	d103      	bne.n	800183a <bootCmdLedControl+0x3a>
  {
    ledOn(_DEF_LED1);
 8001832:	2000      	movs	r0, #0
 8001834:	f001 fae6 	bl	8002e04 <ledOn>
 8001838:	e00b      	b.n	8001852 <bootCmdLedControl+0x52>
  }
  else if (p_packet->data[0] == 2)
 800183a:	68bb      	ldr	r3, [r7, #8]
 800183c:	f8d3 3410 	ldr.w	r3, [r3, #1040]	; 0x410
 8001840:	781b      	ldrb	r3, [r3, #0]
 8001842:	2b02      	cmp	r3, #2
 8001844:	d103      	bne.n	800184e <bootCmdLedControl+0x4e>
  {
    ledToggle(_DEF_LED1);
 8001846:	2000      	movs	r0, #0
 8001848:	f001 fb1c 	bl	8002e84 <ledToggle>
 800184c:	e001      	b.n	8001852 <bootCmdLedControl+0x52>
  }
  else
  {
    err_code = BOOT_ERR_LED;
 800184e:	2302      	movs	r3, #2
 8001850:	73fb      	strb	r3, [r7, #15]
  }

  cmdSendResp(p_cmd, BOOT_CMD_LED_CONTROL, err_code, NULL, 0);
 8001852:	7bfa      	ldrb	r2, [r7, #15]
 8001854:	2300      	movs	r3, #0
 8001856:	9300      	str	r3, [sp, #0]
 8001858:	2300      	movs	r3, #0
 800185a:	2110      	movs	r1, #16
 800185c:	6878      	ldr	r0, [r7, #4]
 800185e:	f001 f827 	bl	80028b0 <cmdSendResp>
}
 8001862:	bf00      	nop
 8001864:	3710      	adds	r7, #16
 8001866:	46bd      	mov	sp, r7
 8001868:	bd80      	pop	{r7, pc}
	...

0800186c <bootIsFlashRange>:

bool bootIsFlashRange(uint32_t addr_begin, uint32_t length)
{
 800186c:	b480      	push	{r7}
 800186e:	b087      	sub	sp, #28
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]
 8001874:	6039      	str	r1, [r7, #0]
  bool ret = false;
 8001876:	2300      	movs	r3, #0
 8001878:	75fb      	strb	r3, [r7, #23]
  uint32_t addr_end;
  uint32_t flash_start;
  uint32_t flash_end;


  addr_end = addr_begin + length - 1;
 800187a:	687a      	ldr	r2, [r7, #4]
 800187c:	683b      	ldr	r3, [r7, #0]
 800187e:	4413      	add	r3, r2
 8001880:	3b01      	subs	r3, #1
 8001882:	613b      	str	r3, [r7, #16]

  flash_start = FLASH_ADDR_START;
 8001884:	4b0e      	ldr	r3, [pc, #56]	; (80018c0 <bootIsFlashRange+0x54>)
 8001886:	60fb      	str	r3, [r7, #12]
  flash_end   = FLASH_ADDR_END;
 8001888:	4b0e      	ldr	r3, [pc, #56]	; (80018c4 <bootIsFlashRange+0x58>)
 800188a:	60bb      	str	r3, [r7, #8]

  if ((addr_begin >= flash_start) && (addr_begin < flash_end) &&
 800188c:	687a      	ldr	r2, [r7, #4]
 800188e:	68fb      	ldr	r3, [r7, #12]
 8001890:	429a      	cmp	r2, r3
 8001892:	d30d      	bcc.n	80018b0 <bootIsFlashRange+0x44>
 8001894:	687a      	ldr	r2, [r7, #4]
 8001896:	68bb      	ldr	r3, [r7, #8]
 8001898:	429a      	cmp	r2, r3
 800189a:	d209      	bcs.n	80018b0 <bootIsFlashRange+0x44>
 800189c:	693a      	ldr	r2, [r7, #16]
 800189e:	68fb      	ldr	r3, [r7, #12]
 80018a0:	429a      	cmp	r2, r3
 80018a2:	d305      	bcc.n	80018b0 <bootIsFlashRange+0x44>
      (addr_end   >= flash_start) && (addr_end   < flash_end))
 80018a4:	693a      	ldr	r2, [r7, #16]
 80018a6:	68bb      	ldr	r3, [r7, #8]
 80018a8:	429a      	cmp	r2, r3
 80018aa:	d201      	bcs.n	80018b0 <bootIsFlashRange+0x44>
  {
    ret = true;
 80018ac:	2301      	movs	r3, #1
 80018ae:	75fb      	strb	r3, [r7, #23]
  }


  return ret;
 80018b0:	7dfb      	ldrb	r3, [r7, #23]
}
 80018b2:	4618      	mov	r0, r3
 80018b4:	371c      	adds	r7, #28
 80018b6:	46bd      	mov	sp, r7
 80018b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018bc:	4770      	bx	lr
 80018be:	bf00      	nop
 80018c0:	08010000 	.word	0x08010000
 80018c4:	08080000 	.word	0x08080000

080018c8 <bspInit>:


void SystemClock_Config(void);

void bspInit(void)
{
 80018c8:	b580      	push	{r7, lr}
 80018ca:	b082      	sub	sp, #8
 80018cc:	af00      	add	r7, sp, #0
  HAL_Init();
 80018ce:	f002 faf5 	bl	8003ebc <HAL_Init>
  SystemClock_Config();
 80018d2:	f000 f85b 	bl	800198c <SystemClock_Config>

  __HAL_RCC_GPIOC_CLK_ENABLE();
 80018d6:	2300      	movs	r3, #0
 80018d8:	607b      	str	r3, [r7, #4]
 80018da:	4b0f      	ldr	r3, [pc, #60]	; (8001918 <bspInit+0x50>)
 80018dc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018de:	4a0e      	ldr	r2, [pc, #56]	; (8001918 <bspInit+0x50>)
 80018e0:	f043 0304 	orr.w	r3, r3, #4
 80018e4:	6313      	str	r3, [r2, #48]	; 0x30
 80018e6:	4b0c      	ldr	r3, [pc, #48]	; (8001918 <bspInit+0x50>)
 80018e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ea:	f003 0304 	and.w	r3, r3, #4
 80018ee:	607b      	str	r3, [r7, #4]
 80018f0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80018f2:	2300      	movs	r3, #0
 80018f4:	603b      	str	r3, [r7, #0]
 80018f6:	4b08      	ldr	r3, [pc, #32]	; (8001918 <bspInit+0x50>)
 80018f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018fa:	4a07      	ldr	r2, [pc, #28]	; (8001918 <bspInit+0x50>)
 80018fc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001900:	6313      	str	r3, [r2, #48]	; 0x30
 8001902:	4b05      	ldr	r3, [pc, #20]	; (8001918 <bspInit+0x50>)
 8001904:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001906:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800190a:	603b      	str	r3, [r7, #0]
 800190c:	683b      	ldr	r3, [r7, #0]
}
 800190e:	bf00      	nop
 8001910:	3708      	adds	r7, #8
 8001912:	46bd      	mov	sp, r7
 8001914:	bd80      	pop	{r7, pc}
 8001916:	bf00      	nop
 8001918:	40023800 	.word	0x40023800

0800191c <bspDeInit>:

void bspDeInit(void)
{
 800191c:	b580      	push	{r7, lr}
 800191e:	b082      	sub	sp, #8
 8001920:	af00      	add	r7, sp, #0
  HAL_RCC_DeInit();
 8001922:	f004 fb6f 	bl	8006004 <HAL_RCC_DeInit>

  // Disable Interrupts
  //
  for (int i=0; i<8; i++)
 8001926:	2300      	movs	r3, #0
 8001928:	607b      	str	r3, [r7, #4]
 800192a:	e00f      	b.n	800194c <bspDeInit+0x30>
  {
    NVIC->ICER[i] = 0xFFFFFFFF;
 800192c:	4a0c      	ldr	r2, [pc, #48]	; (8001960 <bspDeInit+0x44>)
 800192e:	687b      	ldr	r3, [r7, #4]
 8001930:	3320      	adds	r3, #32
 8001932:	f04f 31ff 	mov.w	r1, #4294967295
 8001936:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 800193a:	f3bf 8f4f 	dsb	sy
}
 800193e:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001940:	f3bf 8f6f 	isb	sy
}
 8001944:	bf00      	nop
  for (int i=0; i<8; i++)
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	3301      	adds	r3, #1
 800194a:	607b      	str	r3, [r7, #4]
 800194c:	687b      	ldr	r3, [r7, #4]
 800194e:	2b07      	cmp	r3, #7
 8001950:	ddec      	ble.n	800192c <bspDeInit+0x10>
    __DSB();
    __ISB();
  }
  SysTick->CTRL = 0;
 8001952:	4b04      	ldr	r3, [pc, #16]	; (8001964 <bspDeInit+0x48>)
 8001954:	2200      	movs	r2, #0
 8001956:	601a      	str	r2, [r3, #0]
}
 8001958:	bf00      	nop
 800195a:	3708      	adds	r7, #8
 800195c:	46bd      	mov	sp, r7
 800195e:	bd80      	pop	{r7, pc}
 8001960:	e000e100 	.word	0xe000e100
 8001964:	e000e010 	.word	0xe000e010

08001968 <delay>:

void delay(uint32_t ms)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b082      	sub	sp, #8
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]
  else
  {
    HAL_Delay(ms);
  }
#else
  HAL_Delay(ms);
 8001970:	6878      	ldr	r0, [r7, #4]
 8001972:	f002 fb15 	bl	8003fa0 <HAL_Delay>
#endif
}
 8001976:	bf00      	nop
 8001978:	3708      	adds	r7, #8
 800197a:	46bd      	mov	sp, r7
 800197c:	bd80      	pop	{r7, pc}

0800197e <millis>:

uint32_t millis(void)
{
 800197e:	b580      	push	{r7, lr}
 8001980:	af00      	add	r7, sp, #0
  return HAL_GetTick();
 8001982:	f002 fb01 	bl	8003f88 <HAL_GetTick>
 8001986:	4603      	mov	r3, r0
}
 8001988:	4618      	mov	r0, r3
 800198a:	bd80      	pop	{r7, pc}

0800198c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800198c:	b580      	push	{r7, lr}
 800198e:	b09a      	sub	sp, #104	; 0x68
 8001990:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001992:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001996:	2230      	movs	r2, #48	; 0x30
 8001998:	2100      	movs	r1, #0
 800199a:	4618      	mov	r0, r3
 800199c:	f005 fede 	bl	800775c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80019a0:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80019a4:	2200      	movs	r2, #0
 80019a6:	601a      	str	r2, [r3, #0]
 80019a8:	605a      	str	r2, [r3, #4]
 80019aa:	609a      	str	r2, [r3, #8]
 80019ac:	60da      	str	r2, [r3, #12]
 80019ae:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80019b0:	f107 030c 	add.w	r3, r7, #12
 80019b4:	2200      	movs	r2, #0
 80019b6:	601a      	str	r2, [r3, #0]
 80019b8:	605a      	str	r2, [r3, #4]
 80019ba:	609a      	str	r2, [r3, #8]
 80019bc:	60da      	str	r2, [r3, #12]
 80019be:	611a      	str	r2, [r3, #16]
 80019c0:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80019c2:	2300      	movs	r3, #0
 80019c4:	60bb      	str	r3, [r7, #8]
 80019c6:	4b30      	ldr	r3, [pc, #192]	; (8001a88 <SystemClock_Config+0xfc>)
 80019c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019ca:	4a2f      	ldr	r2, [pc, #188]	; (8001a88 <SystemClock_Config+0xfc>)
 80019cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019d0:	6413      	str	r3, [r2, #64]	; 0x40
 80019d2:	4b2d      	ldr	r3, [pc, #180]	; (8001a88 <SystemClock_Config+0xfc>)
 80019d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019da:	60bb      	str	r3, [r7, #8]
 80019dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80019de:	2300      	movs	r3, #0
 80019e0:	607b      	str	r3, [r7, #4]
 80019e2:	4b2a      	ldr	r3, [pc, #168]	; (8001a8c <SystemClock_Config+0x100>)
 80019e4:	681b      	ldr	r3, [r3, #0]
 80019e6:	4a29      	ldr	r2, [pc, #164]	; (8001a8c <SystemClock_Config+0x100>)
 80019e8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80019ec:	6013      	str	r3, [r2, #0]
 80019ee:	4b27      	ldr	r3, [pc, #156]	; (8001a8c <SystemClock_Config+0x100>)
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80019f6:	607b      	str	r3, [r7, #4]
 80019f8:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSI|RCC_OSCILLATORTYPE_HSE;
 80019fa:	2309      	movs	r3, #9
 80019fc:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80019fe:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001a02:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.LSIState = RCC_LSI_ON;
 8001a04:	2301      	movs	r3, #1
 8001a06:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001a08:	2302      	movs	r3, #2
 8001a0a:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001a0c:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001a10:	657b      	str	r3, [r7, #84]	; 0x54
  RCC_OscInitStruct.PLL.PLLM = 25;
 8001a12:	2319      	movs	r3, #25
 8001a14:	65bb      	str	r3, [r7, #88]	; 0x58
  RCC_OscInitStruct.PLL.PLLN = 192;
 8001a16:	23c0      	movs	r3, #192	; 0xc0
 8001a18:	65fb      	str	r3, [r7, #92]	; 0x5c
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001a1a:	2302      	movs	r3, #2
 8001a1c:	663b      	str	r3, [r7, #96]	; 0x60
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8001a1e:	2304      	movs	r3, #4
 8001a20:	667b      	str	r3, [r7, #100]	; 0x64
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a22:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001a26:	4618      	mov	r0, r3
 8001a28:	f003 fdae 	bl	8005588 <HAL_RCC_OscConfig>
 8001a2c:	4603      	mov	r3, r0
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d001      	beq.n	8001a36 <SystemClock_Config+0xaa>
  {
    Error_Handler();
 8001a32:	f000 f82d 	bl	8001a90 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a36:	230f      	movs	r3, #15
 8001a38:	627b      	str	r3, [r7, #36]	; 0x24
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a3a:	2302      	movs	r3, #2
 8001a3c:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a3e:	2300      	movs	r3, #0
 8001a40:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001a42:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a46:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a48:	2300      	movs	r3, #0
 8001a4a:	637b      	str	r3, [r7, #52]	; 0x34

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 8001a4c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001a50:	2103      	movs	r1, #3
 8001a52:	4618      	mov	r0, r3
 8001a54:	f004 f806 	bl	8005a64 <HAL_RCC_ClockConfig>
 8001a58:	4603      	mov	r3, r0
 8001a5a:	2b00      	cmp	r3, #0
 8001a5c:	d001      	beq.n	8001a62 <SystemClock_Config+0xd6>
  {
    Error_Handler();
 8001a5e:	f000 f817 	bl	8001a90 <Error_Handler>
  }
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001a62:	2302      	movs	r3, #2
 8001a64:	60fb      	str	r3, [r7, #12]
  PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSI;
 8001a66:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001a6a:	61fb      	str	r3, [r7, #28]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001a6c:	f107 030c 	add.w	r3, r7, #12
 8001a70:	4618      	mov	r0, r3
 8001a72:	f004 f9d7 	bl	8005e24 <HAL_RCCEx_PeriphCLKConfig>
 8001a76:	4603      	mov	r3, r0
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d001      	beq.n	8001a80 <SystemClock_Config+0xf4>
  {
    Error_Handler();
 8001a7c:	f000 f808 	bl	8001a90 <Error_Handler>
  }
}
 8001a80:	bf00      	nop
 8001a82:	3768      	adds	r7, #104	; 0x68
 8001a84:	46bd      	mov	sp, r7
 8001a86:	bd80      	pop	{r7, pc}
 8001a88:	40023800 	.word	0x40023800
 8001a8c:	40007000 	.word	0x40007000

08001a90 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a90:	b480      	push	{r7}
 8001a92:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001a94:	b672      	cpsid	i
}
 8001a96:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001a98:	e7fe      	b.n	8001a98 <Error_Handler+0x8>
	...

08001a9c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	b083      	sub	sp, #12
 8001aa0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	607b      	str	r3, [r7, #4]
 8001aa6:	4b10      	ldr	r3, [pc, #64]	; (8001ae8 <HAL_MspInit+0x4c>)
 8001aa8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001aaa:	4a0f      	ldr	r2, [pc, #60]	; (8001ae8 <HAL_MspInit+0x4c>)
 8001aac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001ab0:	6453      	str	r3, [r2, #68]	; 0x44
 8001ab2:	4b0d      	ldr	r3, [pc, #52]	; (8001ae8 <HAL_MspInit+0x4c>)
 8001ab4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001ab6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001aba:	607b      	str	r3, [r7, #4]
 8001abc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001abe:	2300      	movs	r3, #0
 8001ac0:	603b      	str	r3, [r7, #0]
 8001ac2:	4b09      	ldr	r3, [pc, #36]	; (8001ae8 <HAL_MspInit+0x4c>)
 8001ac4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ac6:	4a08      	ldr	r2, [pc, #32]	; (8001ae8 <HAL_MspInit+0x4c>)
 8001ac8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001acc:	6413      	str	r3, [r2, #64]	; 0x40
 8001ace:	4b06      	ldr	r3, [pc, #24]	; (8001ae8 <HAL_MspInit+0x4c>)
 8001ad0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ad2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ad6:	603b      	str	r3, [r7, #0]
 8001ad8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001ada:	bf00      	nop
 8001adc:	370c      	adds	r7, #12
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae4:	4770      	bx	lr
 8001ae6:	bf00      	nop
 8001ae8:	40023800 	.word	0x40023800

08001aec <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001aec:	b480      	push	{r7}
 8001aee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001af0:	e7fe      	b.n	8001af0 <NMI_Handler+0x4>

08001af2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001af2:	b480      	push	{r7}
 8001af4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001af6:	e7fe      	b.n	8001af6 <HardFault_Handler+0x4>

08001af8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001af8:	b480      	push	{r7}
 8001afa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001afc:	e7fe      	b.n	8001afc <MemManage_Handler+0x4>

08001afe <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001afe:	b480      	push	{r7}
 8001b00:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001b02:	e7fe      	b.n	8001b02 <BusFault_Handler+0x4>

08001b04 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001b04:	b480      	push	{r7}
 8001b06:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001b08:	e7fe      	b.n	8001b08 <UsageFault_Handler+0x4>

08001b0a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001b0a:	b480      	push	{r7}
 8001b0c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001b0e:	bf00      	nop
 8001b10:	46bd      	mov	sp, r7
 8001b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b16:	4770      	bx	lr

08001b18 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001b18:	b480      	push	{r7}
 8001b1a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001b1c:	bf00      	nop
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b24:	4770      	bx	lr

08001b26 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001b26:	b480      	push	{r7}
 8001b28:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001b2a:	bf00      	nop
 8001b2c:	46bd      	mov	sp, r7
 8001b2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b32:	4770      	bx	lr

08001b34 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001b34:	b580      	push	{r7, lr}
 8001b36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001b38:	f002 fa12 	bl	8003f60 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001b3c:	bf00      	nop
 8001b3e:	bd80      	pop	{r7, pc}

08001b40 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8001b40:	b580      	push	{r7, lr}
 8001b42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001b44:	4802      	ldr	r0, [pc, #8]	; (8001b50 <USART1_IRQHandler+0x10>)
 8001b46:	f004 fdd5 	bl	80066f4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001b4a:	bf00      	nop
 8001b4c:	bd80      	pop	{r7, pc}
 8001b4e:	bf00      	nop
 8001b50:	20001228 	.word	0x20001228

08001b54 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001b58:	4802      	ldr	r0, [pc, #8]	; (8001b64 <DMA2_Stream2_IRQHandler+0x10>)
 8001b5a:	f002 fd0f 	bl	800457c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8001b5e:	bf00      	nop
 8001b60:	bd80      	pop	{r7, pc}
 8001b62:	bf00      	nop
 8001b64:	200012c8 	.word	0x200012c8

08001b68 <DMA2_Stream7_IRQHandler>:

/**
  * @brief This function handles DMA2 stream7 global interrupt.
  */
void DMA2_Stream7_IRQHandler(void)
{
 8001b68:	b580      	push	{r7, lr}
 8001b6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream7_IRQn 0 */

  /* USER CODE END DMA2_Stream7_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8001b6c:	4802      	ldr	r0, [pc, #8]	; (8001b78 <DMA2_Stream7_IRQHandler+0x10>)
 8001b6e:	f002 fd05 	bl	800457c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream7_IRQn 1 */

  /* USER CODE END DMA2_Stream7_IRQn 1 */
}
 8001b72:	bf00      	nop
 8001b74:	bd80      	pop	{r7, pc}
 8001b76:	bf00      	nop
 8001b78:	20001268 	.word	0x20001268

08001b7c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001b7c:	b480      	push	{r7}
 8001b7e:	af00      	add	r7, sp, #0
	return 1;
 8001b80:	2301      	movs	r3, #1
}
 8001b82:	4618      	mov	r0, r3
 8001b84:	46bd      	mov	sp, r7
 8001b86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b8a:	4770      	bx	lr

08001b8c <_kill>:

int _kill(int pid, int sig)
{
 8001b8c:	b580      	push	{r7, lr}
 8001b8e:	b082      	sub	sp, #8
 8001b90:	af00      	add	r7, sp, #0
 8001b92:	6078      	str	r0, [r7, #4]
 8001b94:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8001b96:	f005 fda9 	bl	80076ec <__errno>
 8001b9a:	4603      	mov	r3, r0
 8001b9c:	2216      	movs	r2, #22
 8001b9e:	601a      	str	r2, [r3, #0]
	return -1;
 8001ba0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	3708      	adds	r7, #8
 8001ba8:	46bd      	mov	sp, r7
 8001baa:	bd80      	pop	{r7, pc}

08001bac <_exit>:

void _exit (int status)
{
 8001bac:	b580      	push	{r7, lr}
 8001bae:	b082      	sub	sp, #8
 8001bb0:	af00      	add	r7, sp, #0
 8001bb2:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8001bb4:	f04f 31ff 	mov.w	r1, #4294967295
 8001bb8:	6878      	ldr	r0, [r7, #4]
 8001bba:	f7ff ffe7 	bl	8001b8c <_kill>
	while (1) {}		/* Make sure we hang here */
 8001bbe:	e7fe      	b.n	8001bbe <_exit+0x12>

08001bc0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b086      	sub	sp, #24
 8001bc4:	af00      	add	r7, sp, #0
 8001bc6:	60f8      	str	r0, [r7, #12]
 8001bc8:	60b9      	str	r1, [r7, #8]
 8001bca:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001bcc:	2300      	movs	r3, #0
 8001bce:	617b      	str	r3, [r7, #20]
 8001bd0:	e00a      	b.n	8001be8 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8001bd2:	f3af 8000 	nop.w
 8001bd6:	4601      	mov	r1, r0
 8001bd8:	68bb      	ldr	r3, [r7, #8]
 8001bda:	1c5a      	adds	r2, r3, #1
 8001bdc:	60ba      	str	r2, [r7, #8]
 8001bde:	b2ca      	uxtb	r2, r1
 8001be0:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001be2:	697b      	ldr	r3, [r7, #20]
 8001be4:	3301      	adds	r3, #1
 8001be6:	617b      	str	r3, [r7, #20]
 8001be8:	697a      	ldr	r2, [r7, #20]
 8001bea:	687b      	ldr	r3, [r7, #4]
 8001bec:	429a      	cmp	r2, r3
 8001bee:	dbf0      	blt.n	8001bd2 <_read+0x12>
	}

return len;
 8001bf0:	687b      	ldr	r3, [r7, #4]
}
 8001bf2:	4618      	mov	r0, r3
 8001bf4:	3718      	adds	r7, #24
 8001bf6:	46bd      	mov	sp, r7
 8001bf8:	bd80      	pop	{r7, pc}

08001bfa <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8001bfa:	b580      	push	{r7, lr}
 8001bfc:	b086      	sub	sp, #24
 8001bfe:	af00      	add	r7, sp, #0
 8001c00:	60f8      	str	r0, [r7, #12]
 8001c02:	60b9      	str	r1, [r7, #8]
 8001c04:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c06:	2300      	movs	r3, #0
 8001c08:	617b      	str	r3, [r7, #20]
 8001c0a:	e009      	b.n	8001c20 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8001c0c:	68bb      	ldr	r3, [r7, #8]
 8001c0e:	1c5a      	adds	r2, r3, #1
 8001c10:	60ba      	str	r2, [r7, #8]
 8001c12:	781b      	ldrb	r3, [r3, #0]
 8001c14:	4618      	mov	r0, r3
 8001c16:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001c1a:	697b      	ldr	r3, [r7, #20]
 8001c1c:	3301      	adds	r3, #1
 8001c1e:	617b      	str	r3, [r7, #20]
 8001c20:	697a      	ldr	r2, [r7, #20]
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	429a      	cmp	r2, r3
 8001c26:	dbf1      	blt.n	8001c0c <_write+0x12>
	}
	return len;
 8001c28:	687b      	ldr	r3, [r7, #4]
}
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	3718      	adds	r7, #24
 8001c2e:	46bd      	mov	sp, r7
 8001c30:	bd80      	pop	{r7, pc}

08001c32 <_close>:

int _close(int file)
{
 8001c32:	b480      	push	{r7}
 8001c34:	b083      	sub	sp, #12
 8001c36:	af00      	add	r7, sp, #0
 8001c38:	6078      	str	r0, [r7, #4]
	return -1;
 8001c3a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001c3e:	4618      	mov	r0, r3
 8001c40:	370c      	adds	r7, #12
 8001c42:	46bd      	mov	sp, r7
 8001c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c48:	4770      	bx	lr

08001c4a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001c4a:	b480      	push	{r7}
 8001c4c:	b083      	sub	sp, #12
 8001c4e:	af00      	add	r7, sp, #0
 8001c50:	6078      	str	r0, [r7, #4]
 8001c52:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8001c54:	683b      	ldr	r3, [r7, #0]
 8001c56:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001c5a:	605a      	str	r2, [r3, #4]
	return 0;
 8001c5c:	2300      	movs	r3, #0
}
 8001c5e:	4618      	mov	r0, r3
 8001c60:	370c      	adds	r7, #12
 8001c62:	46bd      	mov	sp, r7
 8001c64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c68:	4770      	bx	lr

08001c6a <_isatty>:

int _isatty(int file)
{
 8001c6a:	b480      	push	{r7}
 8001c6c:	b083      	sub	sp, #12
 8001c6e:	af00      	add	r7, sp, #0
 8001c70:	6078      	str	r0, [r7, #4]
	return 1;
 8001c72:	2301      	movs	r3, #1
}
 8001c74:	4618      	mov	r0, r3
 8001c76:	370c      	adds	r7, #12
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c7e:	4770      	bx	lr

08001c80 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001c80:	b480      	push	{r7}
 8001c82:	b085      	sub	sp, #20
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	60f8      	str	r0, [r7, #12]
 8001c88:	60b9      	str	r1, [r7, #8]
 8001c8a:	607a      	str	r2, [r7, #4]
	return 0;
 8001c8c:	2300      	movs	r3, #0
}
 8001c8e:	4618      	mov	r0, r3
 8001c90:	3714      	adds	r7, #20
 8001c92:	46bd      	mov	sp, r7
 8001c94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c98:	4770      	bx	lr
	...

08001c9c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001c9c:	b580      	push	{r7, lr}
 8001c9e:	b086      	sub	sp, #24
 8001ca0:	af00      	add	r7, sp, #0
 8001ca2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ca4:	4a14      	ldr	r2, [pc, #80]	; (8001cf8 <_sbrk+0x5c>)
 8001ca6:	4b15      	ldr	r3, [pc, #84]	; (8001cfc <_sbrk+0x60>)
 8001ca8:	1ad3      	subs	r3, r2, r3
 8001caa:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001cac:	697b      	ldr	r3, [r7, #20]
 8001cae:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001cb0:	4b13      	ldr	r3, [pc, #76]	; (8001d00 <_sbrk+0x64>)
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d102      	bne.n	8001cbe <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001cb8:	4b11      	ldr	r3, [pc, #68]	; (8001d00 <_sbrk+0x64>)
 8001cba:	4a12      	ldr	r2, [pc, #72]	; (8001d04 <_sbrk+0x68>)
 8001cbc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001cbe:	4b10      	ldr	r3, [pc, #64]	; (8001d00 <_sbrk+0x64>)
 8001cc0:	681a      	ldr	r2, [r3, #0]
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	4413      	add	r3, r2
 8001cc6:	693a      	ldr	r2, [r7, #16]
 8001cc8:	429a      	cmp	r2, r3
 8001cca:	d207      	bcs.n	8001cdc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ccc:	f005 fd0e 	bl	80076ec <__errno>
 8001cd0:	4603      	mov	r3, r0
 8001cd2:	220c      	movs	r2, #12
 8001cd4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001cd6:	f04f 33ff 	mov.w	r3, #4294967295
 8001cda:	e009      	b.n	8001cf0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001cdc:	4b08      	ldr	r3, [pc, #32]	; (8001d00 <_sbrk+0x64>)
 8001cde:	681b      	ldr	r3, [r3, #0]
 8001ce0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001ce2:	4b07      	ldr	r3, [pc, #28]	; (8001d00 <_sbrk+0x64>)
 8001ce4:	681a      	ldr	r2, [r3, #0]
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	4413      	add	r3, r2
 8001cea:	4a05      	ldr	r2, [pc, #20]	; (8001d00 <_sbrk+0x64>)
 8001cec:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001cee:	68fb      	ldr	r3, [r7, #12]
}
 8001cf0:	4618      	mov	r0, r3
 8001cf2:	3718      	adds	r7, #24
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	bd80      	pop	{r7, pc}
 8001cf8:	20020000 	.word	0x20020000
 8001cfc:	00000400 	.word	0x00000400
 8001d00:	20000ca8 	.word	0x20000ca8
 8001d04:	20001360 	.word	0x20001360

08001d08 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001d08:	b480      	push	{r7}
 8001d0a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001d0c:	4b08      	ldr	r3, [pc, #32]	; (8001d30 <SystemInit+0x28>)
 8001d0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001d12:	4a07      	ldr	r2, [pc, #28]	; (8001d30 <SystemInit+0x28>)
 8001d14:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001d18:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8001d1c:	4b04      	ldr	r3, [pc, #16]	; (8001d30 <SystemInit+0x28>)
 8001d1e:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8001d22:	609a      	str	r2, [r3, #8]
#endif
}
 8001d24:	bf00      	nop
 8001d26:	46bd      	mov	sp, r7
 8001d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d2c:	4770      	bx	lr
 8001d2e:	bf00      	nop
 8001d30:	e000ed00 	.word	0xe000ed00

08001d34 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8001d34:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001d6c <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8001d38:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8001d3a:	e003      	b.n	8001d44 <LoopCopyDataInit>

08001d3c <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8001d3c:	4b0c      	ldr	r3, [pc, #48]	; (8001d70 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8001d3e:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8001d40:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8001d42:	3104      	adds	r1, #4

08001d44 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8001d44:	480b      	ldr	r0, [pc, #44]	; (8001d74 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8001d46:	4b0c      	ldr	r3, [pc, #48]	; (8001d78 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8001d48:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8001d4a:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8001d4c:	d3f6      	bcc.n	8001d3c <CopyDataInit>
  ldr  r2, =_sbss
 8001d4e:	4a0b      	ldr	r2, [pc, #44]	; (8001d7c <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8001d50:	e002      	b.n	8001d58 <LoopFillZerobss>

08001d52 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8001d52:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8001d54:	f842 3b04 	str.w	r3, [r2], #4

08001d58 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8001d58:	4b09      	ldr	r3, [pc, #36]	; (8001d80 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8001d5a:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8001d5c:	d3f9      	bcc.n	8001d52 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8001d5e:	f7ff ffd3 	bl	8001d08 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001d62:	f005 fcc9 	bl	80076f8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001d66:	f005 fcb5 	bl	80076d4 <main>
  bx  lr    
 8001d6a:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8001d6c:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8001d70:	0800c4f4 	.word	0x0800c4f4
  ldr  r0, =_sdata
 8001d74:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8001d78:	2000044c 	.word	0x2000044c
  ldr  r2, =_sbss
 8001d7c:	2000044c 	.word	0x2000044c
  ldr  r3, = _ebss
 8001d80:	2000135c 	.word	0x2000135c

08001d84 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001d84:	e7fe      	b.n	8001d84 <ADC_IRQHandler>

08001d86 <qbufferCreate>:
{

}

bool qbufferCreate(qbuffer_t *p_node, uint8_t *p_buf, uint32_t length)
{
 8001d86:	b480      	push	{r7}
 8001d88:	b087      	sub	sp, #28
 8001d8a:	af00      	add	r7, sp, #0
 8001d8c:	60f8      	str	r0, [r7, #12]
 8001d8e:	60b9      	str	r1, [r7, #8]
 8001d90:	607a      	str	r2, [r7, #4]
  bool ret = true;
 8001d92:	2301      	movs	r3, #1
 8001d94:	75fb      	strb	r3, [r7, #23]

  p_node->in    = 0;
 8001d96:	68fb      	ldr	r3, [r7, #12]
 8001d98:	2200      	movs	r2, #0
 8001d9a:	601a      	str	r2, [r3, #0]
  p_node->out   = 0;
 8001d9c:	68fb      	ldr	r3, [r7, #12]
 8001d9e:	2200      	movs	r2, #0
 8001da0:	605a      	str	r2, [r3, #4]
  p_node->len   = length;
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	687a      	ldr	r2, [r7, #4]
 8001da6:	609a      	str	r2, [r3, #8]
  p_node->p_buf = p_buf;
 8001da8:	68fb      	ldr	r3, [r7, #12]
 8001daa:	68ba      	ldr	r2, [r7, #8]
 8001dac:	60da      	str	r2, [r3, #12]

  return ret;
 8001dae:	7dfb      	ldrb	r3, [r7, #23]
}
 8001db0:	4618      	mov	r0, r3
 8001db2:	371c      	adds	r7, #28
 8001db4:	46bd      	mov	sp, r7
 8001db6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dba:	4770      	bx	lr

08001dbc <qbufferRead>:

  return ret;
}

bool qbufferRead(qbuffer_t *p_node, uint8_t *p_data, uint32_t length)
{
 8001dbc:	b480      	push	{r7}
 8001dbe:	b087      	sub	sp, #28
 8001dc0:	af00      	add	r7, sp, #0
 8001dc2:	60f8      	str	r0, [r7, #12]
 8001dc4:	60b9      	str	r1, [r7, #8]
 8001dc6:	607a      	str	r2, [r7, #4]
  bool ret = true;
 8001dc8:	2301      	movs	r3, #1
 8001dca:	75fb      	strb	r3, [r7, #23]


  for (int i=0; i<length; i++)
 8001dcc:	2300      	movs	r3, #0
 8001dce:	613b      	str	r3, [r7, #16]
 8001dd0:	e026      	b.n	8001e20 <qbufferRead+0x64>
  {
    if (p_node->p_buf != NULL)
 8001dd2:	68fb      	ldr	r3, [r7, #12]
 8001dd4:	68db      	ldr	r3, [r3, #12]
 8001dd6:	2b00      	cmp	r3, #0
 8001dd8:	d009      	beq.n	8001dee <qbufferRead+0x32>
    {
      p_data[i] = p_node->p_buf[p_node->out];
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	68da      	ldr	r2, [r3, #12]
 8001dde:	68fb      	ldr	r3, [r7, #12]
 8001de0:	685b      	ldr	r3, [r3, #4]
 8001de2:	441a      	add	r2, r3
 8001de4:	693b      	ldr	r3, [r7, #16]
 8001de6:	68b9      	ldr	r1, [r7, #8]
 8001de8:	440b      	add	r3, r1
 8001dea:	7812      	ldrb	r2, [r2, #0]
 8001dec:	701a      	strb	r2, [r3, #0]
    }

    if (p_node->out != p_node->in)
 8001dee:	68fb      	ldr	r3, [r7, #12]
 8001df0:	685a      	ldr	r2, [r3, #4]
 8001df2:	68fb      	ldr	r3, [r7, #12]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	429a      	cmp	r2, r3
 8001df8:	d00c      	beq.n	8001e14 <qbufferRead+0x58>
    {
      p_node->out = (p_node->out + 1) % p_node->len;
 8001dfa:	68fb      	ldr	r3, [r7, #12]
 8001dfc:	685b      	ldr	r3, [r3, #4]
 8001dfe:	3301      	adds	r3, #1
 8001e00:	68fa      	ldr	r2, [r7, #12]
 8001e02:	6892      	ldr	r2, [r2, #8]
 8001e04:	fbb3 f1f2 	udiv	r1, r3, r2
 8001e08:	fb01 f202 	mul.w	r2, r1, r2
 8001e0c:	1a9a      	subs	r2, r3, r2
 8001e0e:	68fb      	ldr	r3, [r7, #12]
 8001e10:	605a      	str	r2, [r3, #4]
 8001e12:	e002      	b.n	8001e1a <qbufferRead+0x5e>
    }
    else
    {
      ret = false;
 8001e14:	2300      	movs	r3, #0
 8001e16:	75fb      	strb	r3, [r7, #23]
      break;
 8001e18:	e006      	b.n	8001e28 <qbufferRead+0x6c>
  for (int i=0; i<length; i++)
 8001e1a:	693b      	ldr	r3, [r7, #16]
 8001e1c:	3301      	adds	r3, #1
 8001e1e:	613b      	str	r3, [r7, #16]
 8001e20:	693b      	ldr	r3, [r7, #16]
 8001e22:	687a      	ldr	r2, [r7, #4]
 8001e24:	429a      	cmp	r2, r3
 8001e26:	d8d4      	bhi.n	8001dd2 <qbufferRead+0x16>
    }
  }

  return ret;
 8001e28:	7dfb      	ldrb	r3, [r7, #23]
}
 8001e2a:	4618      	mov	r0, r3
 8001e2c:	371c      	adds	r7, #28
 8001e2e:	46bd      	mov	sp, r7
 8001e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e34:	4770      	bx	lr

08001e36 <qbufferAvailable>:

uint32_t qbufferAvailable(qbuffer_t *p_node)
{
 8001e36:	b480      	push	{r7}
 8001e38:	b085      	sub	sp, #20
 8001e3a:	af00      	add	r7, sp, #0
 8001e3c:	6078      	str	r0, [r7, #4]
  uint32_t ret;


  ret = (p_node->in - p_node->out) % p_node->len;
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681a      	ldr	r2, [r3, #0]
 8001e42:	687b      	ldr	r3, [r7, #4]
 8001e44:	685b      	ldr	r3, [r3, #4]
 8001e46:	1ad3      	subs	r3, r2, r3
 8001e48:	687a      	ldr	r2, [r7, #4]
 8001e4a:	6892      	ldr	r2, [r2, #8]
 8001e4c:	fbb3 f1f2 	udiv	r1, r3, r2
 8001e50:	fb01 f202 	mul.w	r2, r1, r2
 8001e54:	1a9b      	subs	r3, r3, r2
 8001e56:	60fb      	str	r3, [r7, #12]

  return ret;
 8001e58:	68fb      	ldr	r3, [r7, #12]
}
 8001e5a:	4618      	mov	r0, r3
 8001e5c:	3714      	adds	r7, #20
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e64:	4770      	bx	lr
	...

08001e68 <DWT_Delay_Init>:
 *  Created on: 2021. 8. 16.
 *      Author: WANG
 */
#include "user_delay.h"

uint32_t DWT_Delay_Init(void) {
 8001e68:	b480      	push	{r7}
 8001e6a:	af00      	add	r7, sp, #0
  /* Disable TRC */
  CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 8001e6c:	4b14      	ldr	r3, [pc, #80]	; (8001ec0 <DWT_Delay_Init+0x58>)
 8001e6e:	68db      	ldr	r3, [r3, #12]
 8001e70:	4a13      	ldr	r2, [pc, #76]	; (8001ec0 <DWT_Delay_Init+0x58>)
 8001e72:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8001e76:	60d3      	str	r3, [r2, #12]
  /* Enable TRC */
  CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 8001e78:	4b11      	ldr	r3, [pc, #68]	; (8001ec0 <DWT_Delay_Init+0x58>)
 8001e7a:	68db      	ldr	r3, [r3, #12]
 8001e7c:	4a10      	ldr	r2, [pc, #64]	; (8001ec0 <DWT_Delay_Init+0x58>)
 8001e7e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8001e82:	60d3      	str	r3, [r2, #12]

  /* Disable clock cycle counter */
  DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8001e84:	4b0f      	ldr	r3, [pc, #60]	; (8001ec4 <DWT_Delay_Init+0x5c>)
 8001e86:	681b      	ldr	r3, [r3, #0]
 8001e88:	4a0e      	ldr	r2, [pc, #56]	; (8001ec4 <DWT_Delay_Init+0x5c>)
 8001e8a:	f023 0301 	bic.w	r3, r3, #1
 8001e8e:	6013      	str	r3, [r2, #0]
  /* Enable  clock cycle counter */
  DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8001e90:	4b0c      	ldr	r3, [pc, #48]	; (8001ec4 <DWT_Delay_Init+0x5c>)
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	4a0b      	ldr	r2, [pc, #44]	; (8001ec4 <DWT_Delay_Init+0x5c>)
 8001e96:	f043 0301 	orr.w	r3, r3, #1
 8001e9a:	6013      	str	r3, [r2, #0]

  /* Reset the clock cycle counter value */
  DWT->CYCCNT = 0;
 8001e9c:	4b09      	ldr	r3, [pc, #36]	; (8001ec4 <DWT_Delay_Init+0x5c>)
 8001e9e:	2200      	movs	r2, #0
 8001ea0:	605a      	str	r2, [r3, #4]

     /* 3 NO OPERATION instructions */
     __ASM volatile ("NOP");
 8001ea2:	bf00      	nop
     __ASM volatile ("NOP");
 8001ea4:	bf00      	nop
     __ASM volatile ("NOP");
 8001ea6:	bf00      	nop

  /* Check if clock cycle counter has started */
     if(DWT->CYCCNT)
 8001ea8:	4b06      	ldr	r3, [pc, #24]	; (8001ec4 <DWT_Delay_Init+0x5c>)
 8001eaa:	685b      	ldr	r3, [r3, #4]
 8001eac:	2b00      	cmp	r3, #0
 8001eae:	d001      	beq.n	8001eb4 <DWT_Delay_Init+0x4c>
     {
       return 0; /*clock cycle counter started*/
 8001eb0:	2300      	movs	r3, #0
 8001eb2:	e000      	b.n	8001eb6 <DWT_Delay_Init+0x4e>
     }
     else
  {
    return 1; /*clock cycle counter not started*/
 8001eb4:	2301      	movs	r3, #1
  }
}
 8001eb6:	4618      	mov	r0, r3
 8001eb8:	46bd      	mov	sp, r7
 8001eba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ebe:	4770      	bx	lr
 8001ec0:	e000edf0 	.word	0xe000edf0
 8001ec4:	e0001000 	.word	0xe0001000

08001ec8 <utilUpdateCrc>:
                                0x8261, 0x0220, 0x8225, 0x822F, 0x022A, 0x823B, 0x023E,
                                0x0234, 0x8231, 0x8213, 0x0216, 0x021C, 0x8219, 0x0208,
                                0x820D, 0x8207, 0x0202 };

void utilUpdateCrc(uint16_t *p_crc_cur, uint8_t data_in)
{
 8001ec8:	b480      	push	{r7}
 8001eca:	b085      	sub	sp, #20
 8001ecc:	af00      	add	r7, sp, #0
 8001ece:	6078      	str	r0, [r7, #4]
 8001ed0:	460b      	mov	r3, r1
 8001ed2:	70fb      	strb	r3, [r7, #3]
  uint16_t crc;
  uint16_t i;

  crc = *p_crc_cur;
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	881b      	ldrh	r3, [r3, #0]
 8001ed8:	81fb      	strh	r3, [r7, #14]

  i = ((unsigned short)(crc >> 8) ^ data_in) & 0xFF;
 8001eda:	89fb      	ldrh	r3, [r7, #14]
 8001edc:	0a1b      	lsrs	r3, r3, #8
 8001ede:	b29a      	uxth	r2, r3
 8001ee0:	78fb      	ldrb	r3, [r7, #3]
 8001ee2:	b29b      	uxth	r3, r3
 8001ee4:	4053      	eors	r3, r2
 8001ee6:	b29b      	uxth	r3, r3
 8001ee8:	b2db      	uxtb	r3, r3
 8001eea:	81bb      	strh	r3, [r7, #12]
  *p_crc_cur = (crc << 8) ^ util_crc_table[i];
 8001eec:	89fb      	ldrh	r3, [r7, #14]
 8001eee:	021b      	lsls	r3, r3, #8
 8001ef0:	b21a      	sxth	r2, r3
 8001ef2:	89bb      	ldrh	r3, [r7, #12]
 8001ef4:	4907      	ldr	r1, [pc, #28]	; (8001f14 <utilUpdateCrc+0x4c>)
 8001ef6:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001efa:	b29b      	uxth	r3, r3
 8001efc:	b21b      	sxth	r3, r3
 8001efe:	4053      	eors	r3, r2
 8001f00:	b21b      	sxth	r3, r3
 8001f02:	b29a      	uxth	r2, r3
 8001f04:	687b      	ldr	r3, [r7, #4]
 8001f06:	801a      	strh	r2, [r3, #0]
}
 8001f08:	bf00      	nop
 8001f0a:	3714      	adds	r7, #20
 8001f0c:	46bd      	mov	sp, r7
 8001f0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f12:	4770      	bx	lr
 8001f14:	20000010 	.word	0x20000010

08001f18 <buttonInit>:
static void cliButton(cli_args_t *args);
#endif


bool buttonInit(void)
{
 8001f18:	b580      	push	{r7, lr}
 8001f1a:	b088      	sub	sp, #32
 8001f1c:	af00      	add	r7, sp, #0
  bool ret = true;
 8001f1e:	2301      	movs	r3, #1
 8001f20:	76fb      	strb	r3, [r7, #27]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f22:	1d3b      	adds	r3, r7, #4
 8001f24:	2200      	movs	r2, #0
 8001f26:	601a      	str	r2, [r3, #0]
 8001f28:	605a      	str	r2, [r3, #4]
 8001f2a:	609a      	str	r2, [r3, #8]
 8001f2c:	60da      	str	r2, [r3, #12]
 8001f2e:	611a      	str	r2, [r3, #16]


  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f30:	2300      	movs	r3, #0
 8001f32:	603b      	str	r3, [r7, #0]
 8001f34:	4b20      	ldr	r3, [pc, #128]	; (8001fb8 <buttonInit+0xa0>)
 8001f36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f38:	4a1f      	ldr	r2, [pc, #124]	; (8001fb8 <buttonInit+0xa0>)
 8001f3a:	f043 0301 	orr.w	r3, r3, #1
 8001f3e:	6313      	str	r3, [r2, #48]	; 0x30
 8001f40:	4b1d      	ldr	r3, [pc, #116]	; (8001fb8 <buttonInit+0xa0>)
 8001f42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001f44:	f003 0301 	and.w	r3, r3, #1
 8001f48:	603b      	str	r3, [r7, #0]
 8001f4a:	683b      	ldr	r3, [r7, #0]


  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f4c:	2300      	movs	r3, #0
 8001f4e:	60bb      	str	r3, [r7, #8]

  for (int i=0; i<BUTTON_MAX_CH; i++)
 8001f50:	2300      	movs	r3, #0
 8001f52:	61fb      	str	r3, [r7, #28]
 8001f54:	e023      	b.n	8001f9e <buttonInit+0x86>
  {
    GPIO_InitStruct.Pin = button_tbl[i].pin;
 8001f56:	4919      	ldr	r1, [pc, #100]	; (8001fbc <buttonInit+0xa4>)
 8001f58:	69fa      	ldr	r2, [r7, #28]
 8001f5a:	4613      	mov	r3, r2
 8001f5c:	005b      	lsls	r3, r3, #1
 8001f5e:	4413      	add	r3, r2
 8001f60:	00db      	lsls	r3, r3, #3
 8001f62:	440b      	add	r3, r1
 8001f64:	3304      	adds	r3, #4
 8001f66:	681b      	ldr	r3, [r3, #0]
 8001f68:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Pull = button_tbl[i].pull;
 8001f6a:	4914      	ldr	r1, [pc, #80]	; (8001fbc <buttonInit+0xa4>)
 8001f6c:	69fa      	ldr	r2, [r7, #28]
 8001f6e:	4613      	mov	r3, r2
 8001f70:	005b      	lsls	r3, r3, #1
 8001f72:	4413      	add	r3, r2
 8001f74:	00db      	lsls	r3, r3, #3
 8001f76:	440b      	add	r3, r1
 8001f78:	3308      	adds	r3, #8
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(button_tbl[i].port, &GPIO_InitStruct);
 8001f7e:	490f      	ldr	r1, [pc, #60]	; (8001fbc <buttonInit+0xa4>)
 8001f80:	69fa      	ldr	r2, [r7, #28]
 8001f82:	4613      	mov	r3, r2
 8001f84:	005b      	lsls	r3, r3, #1
 8001f86:	4413      	add	r3, r2
 8001f88:	00db      	lsls	r3, r3, #3
 8001f8a:	440b      	add	r3, r1
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	1d3a      	adds	r2, r7, #4
 8001f90:	4611      	mov	r1, r2
 8001f92:	4618      	mov	r0, r3
 8001f94:	f003 f844 	bl	8005020 <HAL_GPIO_Init>
  for (int i=0; i<BUTTON_MAX_CH; i++)
 8001f98:	69fb      	ldr	r3, [r7, #28]
 8001f9a:	3301      	adds	r3, #1
 8001f9c:	61fb      	str	r3, [r7, #28]
 8001f9e:	69fb      	ldr	r3, [r7, #28]
 8001fa0:	2b00      	cmp	r3, #0
 8001fa2:	ddd8      	ble.n	8001f56 <buttonInit+0x3e>
  }

#ifdef _USE_HW_CLI
  cliAdd("button", cliButton);
 8001fa4:	4906      	ldr	r1, [pc, #24]	; (8001fc0 <buttonInit+0xa8>)
 8001fa6:	4807      	ldr	r0, [pc, #28]	; (8001fc4 <buttonInit+0xac>)
 8001fa8:	f000 fa3c 	bl	8002424 <cliAdd>
#endif

  return ret;
 8001fac:	7efb      	ldrb	r3, [r7, #27]
}
 8001fae:	4618      	mov	r0, r3
 8001fb0:	3720      	adds	r7, #32
 8001fb2:	46bd      	mov	sp, r7
 8001fb4:	bd80      	pop	{r7, pc}
 8001fb6:	bf00      	nop
 8001fb8:	40023800 	.word	0x40023800
 8001fbc:	20000210 	.word	0x20000210
 8001fc0:	080020a9 	.word	0x080020a9
 8001fc4:	0800bd08 	.word	0x0800bd08

08001fc8 <buttonGetPressed>:

bool buttonGetPressed(uint8_t ch)
{
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b084      	sub	sp, #16
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	4603      	mov	r3, r0
 8001fd0:	71fb      	strb	r3, [r7, #7]
  bool ret = false;
 8001fd2:	2300      	movs	r3, #0
 8001fd4:	73fb      	strb	r3, [r7, #15]
  button_tbl_t *button;
  button = &button_tbl[ch];
 8001fd6:	79fa      	ldrb	r2, [r7, #7]
 8001fd8:	4613      	mov	r3, r2
 8001fda:	005b      	lsls	r3, r3, #1
 8001fdc:	4413      	add	r3, r2
 8001fde:	00db      	lsls	r3, r3, #3
 8001fe0:	4a30      	ldr	r2, [pc, #192]	; (80020a4 <buttonGetPressed+0xdc>)
 8001fe2:	4413      	add	r3, r2
 8001fe4:	60bb      	str	r3, [r7, #8]

  if (ch >= BUTTON_MAX_CH)
 8001fe6:	79fb      	ldrb	r3, [r7, #7]
 8001fe8:	2b00      	cmp	r3, #0
 8001fea:	d001      	beq.n	8001ff0 <buttonGetPressed+0x28>
  {
    return false;
 8001fec:	2300      	movs	r3, #0
 8001fee:	e054      	b.n	800209a <buttonGetPressed+0xd2>
  }

  switch(button->State)
 8001ff0:	68bb      	ldr	r3, [r7, #8]
 8001ff2:	7b9b      	ldrb	r3, [r3, #14]
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d002      	beq.n	8001ffe <buttonGetPressed+0x36>
 8001ff8:	2b01      	cmp	r3, #1
 8001ffa:	d018      	beq.n	800202e <buttonGetPressed+0x66>
 8001ffc:	e04c      	b.n	8002098 <buttonGetPressed+0xd0>
  {
  	  case BUTTON_IDLE:
  		  if(HAL_GPIO_ReadPin(button->port, button->pin) == button->on_state)
 8001ffe:	68bb      	ldr	r3, [r7, #8]
 8002000:	681a      	ldr	r2, [r3, #0]
 8002002:	68bb      	ldr	r3, [r7, #8]
 8002004:	685b      	ldr	r3, [r3, #4]
 8002006:	b29b      	uxth	r3, r3
 8002008:	4619      	mov	r1, r3
 800200a:	4610      	mov	r0, r2
 800200c:	f003 fa70 	bl	80054f0 <HAL_GPIO_ReadPin>
 8002010:	4603      	mov	r3, r0
 8002012:	461a      	mov	r2, r3
 8002014:	68bb      	ldr	r3, [r7, #8]
 8002016:	7b1b      	ldrb	r3, [r3, #12]
 8002018:	429a      	cmp	r2, r3
 800201a:	d13a      	bne.n	8002092 <buttonGetPressed+0xca>
  		  {
  			  button->lastDebounceTime = millis();
 800201c:	f7ff fcaf 	bl	800197e <millis>
 8002020:	4602      	mov	r2, r0
 8002022:	68bb      	ldr	r3, [r7, #8]
 8002024:	615a      	str	r2, [r3, #20]
  			  button->State = BUTTON_Pressed;
 8002026:	68bb      	ldr	r3, [r7, #8]
 8002028:	2201      	movs	r2, #1
 800202a:	739a      	strb	r2, [r3, #14]
  		  }
  		  break;
 800202c:	e031      	b.n	8002092 <buttonGetPressed+0xca>

  	  case BUTTON_Pressed:
		  if(HAL_GPIO_ReadPin(button->port, button->pin) == button->on_state)
 800202e:	68bb      	ldr	r3, [r7, #8]
 8002030:	681a      	ldr	r2, [r3, #0]
 8002032:	68bb      	ldr	r3, [r7, #8]
 8002034:	685b      	ldr	r3, [r3, #4]
 8002036:	b29b      	uxth	r3, r3
 8002038:	4619      	mov	r1, r3
 800203a:	4610      	mov	r0, r2
 800203c:	f003 fa58 	bl	80054f0 <HAL_GPIO_ReadPin>
 8002040:	4603      	mov	r3, r0
 8002042:	461a      	mov	r2, r3
 8002044:	68bb      	ldr	r3, [r7, #8]
 8002046:	7b1b      	ldrb	r3, [r3, #12]
 8002048:	429a      	cmp	r2, r3
 800204a:	d114      	bne.n	8002076 <buttonGetPressed+0xae>
		  {
			  if ((millis() - button->lastDebounceTime) > button->debounceDelay)
 800204c:	f7ff fc97 	bl	800197e <millis>
 8002050:	4602      	mov	r2, r0
 8002052:	68bb      	ldr	r3, [r7, #8]
 8002054:	695b      	ldr	r3, [r3, #20]
 8002056:	1ad2      	subs	r2, r2, r3
 8002058:	68bb      	ldr	r3, [r7, #8]
 800205a:	691b      	ldr	r3, [r3, #16]
 800205c:	429a      	cmp	r2, r3
 800205e:	d91a      	bls.n	8002096 <buttonGetPressed+0xce>
	  		  {
				  button->PinState = GPIO_PIN_SET;
 8002060:	68bb      	ldr	r3, [r7, #8]
 8002062:	2201      	movs	r2, #1
 8002064:	735a      	strb	r2, [r3, #13]
				  ret = button->PinState;
 8002066:	68bb      	ldr	r3, [r7, #8]
 8002068:	7b5b      	ldrb	r3, [r3, #13]
 800206a:	2b00      	cmp	r3, #0
 800206c:	bf14      	ite	ne
 800206e:	2301      	movne	r3, #1
 8002070:	2300      	moveq	r3, #0
 8002072:	73fb      	strb	r3, [r7, #15]
		  {
			  button->State = BUTTON_IDLE;
			  button->PinState = GPIO_PIN_RESET;
			  ret = button->PinState;
		  }
		  break;
 8002074:	e00f      	b.n	8002096 <buttonGetPressed+0xce>
			  button->State = BUTTON_IDLE;
 8002076:	68bb      	ldr	r3, [r7, #8]
 8002078:	2200      	movs	r2, #0
 800207a:	739a      	strb	r2, [r3, #14]
			  button->PinState = GPIO_PIN_RESET;
 800207c:	68bb      	ldr	r3, [r7, #8]
 800207e:	2200      	movs	r2, #0
 8002080:	735a      	strb	r2, [r3, #13]
			  ret = button->PinState;
 8002082:	68bb      	ldr	r3, [r7, #8]
 8002084:	7b5b      	ldrb	r3, [r3, #13]
 8002086:	2b00      	cmp	r3, #0
 8002088:	bf14      	ite	ne
 800208a:	2301      	movne	r3, #1
 800208c:	2300      	moveq	r3, #0
 800208e:	73fb      	strb	r3, [r7, #15]
		  break;
 8002090:	e001      	b.n	8002096 <buttonGetPressed+0xce>
  		  break;
 8002092:	bf00      	nop
 8002094:	e000      	b.n	8002098 <buttonGetPressed+0xd0>
		  break;
 8002096:	bf00      	nop
  }
  return ret;
 8002098:	7bfb      	ldrb	r3, [r7, #15]
}
 800209a:	4618      	mov	r0, r3
 800209c:	3710      	adds	r7, #16
 800209e:	46bd      	mov	sp, r7
 80020a0:	bd80      	pop	{r7, pc}
 80020a2:	bf00      	nop
 80020a4:	20000210 	.word	0x20000210

080020a8 <cliButton>:


#ifdef _USE_HW_CLI

void cliButton(cli_args_t *args)
{
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b084      	sub	sp, #16
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
  bool ret = false;
 80020b0:	2300      	movs	r3, #0
 80020b2:	73fb      	strb	r3, [r7, #15]


  if (args->argc == 1 && args->isStr(0, "show"))
 80020b4:	687b      	ldr	r3, [r7, #4]
 80020b6:	881b      	ldrh	r3, [r3, #0]
 80020b8:	2b01      	cmp	r3, #1
 80020ba:	d128      	bne.n	800210e <cliButton+0x66>
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	695b      	ldr	r3, [r3, #20]
 80020c0:	4919      	ldr	r1, [pc, #100]	; (8002128 <cliButton+0x80>)
 80020c2:	2000      	movs	r0, #0
 80020c4:	4798      	blx	r3
 80020c6:	4603      	mov	r3, r0
 80020c8:	2b00      	cmp	r3, #0
 80020ca:	d020      	beq.n	800210e <cliButton+0x66>
  {
    while(cliKeepLoop())
 80020cc:	e018      	b.n	8002100 <cliButton+0x58>
    {
      for (int i=0; i<BUTTON_MAX_CH; i++)
 80020ce:	2300      	movs	r3, #0
 80020d0:	60bb      	str	r3, [r7, #8]
 80020d2:	e00c      	b.n	80020ee <cliButton+0x46>
      {
        cliPrintf("%d", buttonGetPressed(i));
 80020d4:	68bb      	ldr	r3, [r7, #8]
 80020d6:	b2db      	uxtb	r3, r3
 80020d8:	4618      	mov	r0, r3
 80020da:	f7ff ff75 	bl	8001fc8 <buttonGetPressed>
 80020de:	4603      	mov	r3, r0
 80020e0:	4619      	mov	r1, r3
 80020e2:	4812      	ldr	r0, [pc, #72]	; (800212c <cliButton+0x84>)
 80020e4:	f000 f88e 	bl	8002204 <cliPrintf>
      for (int i=0; i<BUTTON_MAX_CH; i++)
 80020e8:	68bb      	ldr	r3, [r7, #8]
 80020ea:	3301      	adds	r3, #1
 80020ec:	60bb      	str	r3, [r7, #8]
 80020ee:	68bb      	ldr	r3, [r7, #8]
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	ddef      	ble.n	80020d4 <cliButton+0x2c>
      }
      cliPrintf("\n");
 80020f4:	480e      	ldr	r0, [pc, #56]	; (8002130 <cliButton+0x88>)
 80020f6:	f000 f885 	bl	8002204 <cliPrintf>

      delay(100);
 80020fa:	2064      	movs	r0, #100	; 0x64
 80020fc:	f7ff fc34 	bl	8001968 <delay>
    while(cliKeepLoop())
 8002100:	f000 f97a 	bl	80023f8 <cliKeepLoop>
 8002104:	4603      	mov	r3, r0
 8002106:	2b00      	cmp	r3, #0
 8002108:	d1e1      	bne.n	80020ce <cliButton+0x26>
    }

    ret = true;
 800210a:	2301      	movs	r3, #1
 800210c:	73fb      	strb	r3, [r7, #15]
  }


  if (ret != true)
 800210e:	7bfb      	ldrb	r3, [r7, #15]
 8002110:	f083 0301 	eor.w	r3, r3, #1
 8002114:	b2db      	uxtb	r3, r3
 8002116:	2b00      	cmp	r3, #0
 8002118:	d002      	beq.n	8002120 <cliButton+0x78>
  {
    cliPrintf("button show\n");
 800211a:	4806      	ldr	r0, [pc, #24]	; (8002134 <cliButton+0x8c>)
 800211c:	f000 f872 	bl	8002204 <cliPrintf>
  }
}
 8002120:	bf00      	nop
 8002122:	3710      	adds	r7, #16
 8002124:	46bd      	mov	sp, r7
 8002126:	bd80      	pop	{r7, pc}
 8002128:	0800bd10 	.word	0x0800bd10
 800212c:	0800bd18 	.word	0x0800bd18
 8002130:	0800bd1c 	.word	0x0800bd1c
 8002134:	0800bd20 	.word	0x0800bd20

08002138 <cliInit>:
void cliShowList(cli_args_t *args);
void cliMemoryDump(cli_args_t *args);


bool cliInit(void)
{
 8002138:	b580      	push	{r7, lr}
 800213a:	af00      	add	r7, sp, #0
  cli_node.is_open = false;
 800213c:	4b1b      	ldr	r3, [pc, #108]	; (80021ac <cliInit+0x74>)
 800213e:	2200      	movs	r2, #0
 8002140:	721a      	strb	r2, [r3, #8]
  cli_node.is_log  = false;
 8002142:	4b1a      	ldr	r3, [pc, #104]	; (80021ac <cliInit+0x74>)
 8002144:	2200      	movs	r2, #0
 8002146:	725a      	strb	r2, [r3, #9]
  cli_node.state   = CLI_RX_IDLE;
 8002148:	4b18      	ldr	r3, [pc, #96]	; (80021ac <cliInit+0x74>)
 800214a:	2200      	movs	r2, #0
 800214c:	741a      	strb	r2, [r3, #16]

  cli_node.hist_line_i     = 0;
 800214e:	4b17      	ldr	r3, [pc, #92]	; (80021ac <cliInit+0x74>)
 8002150:	2200      	movs	r2, #0
 8002152:	f883 2195 	strb.w	r2, [r3, #405]	; 0x195
  cli_node.hist_line_last  = 0;
 8002156:	4b15      	ldr	r3, [pc, #84]	; (80021ac <cliInit+0x74>)
 8002158:	2200      	movs	r2, #0
 800215a:	f883 2196 	strb.w	r2, [r3, #406]	; 0x196
  cli_node.hist_line_count = 0;
 800215e:	4b13      	ldr	r3, [pc, #76]	; (80021ac <cliInit+0x74>)
 8002160:	2200      	movs	r2, #0
 8002162:	f883 2197 	strb.w	r2, [r3, #407]	; 0x197
  cli_node.hist_line_new   = false;
 8002166:	4b11      	ldr	r3, [pc, #68]	; (80021ac <cliInit+0x74>)
 8002168:	2200      	movs	r2, #0
 800216a:	f883 2194 	strb.w	r2, [r3, #404]	; 0x194

  cli_node.cmd_args.getData  = cliArgsGetData;
 800216e:	4b0f      	ldr	r3, [pc, #60]	; (80021ac <cliInit+0x74>)
 8002170:	4a0f      	ldr	r2, [pc, #60]	; (80021b0 <cliInit+0x78>)
 8002172:	f8c3 2434 	str.w	r2, [r3, #1076]	; 0x434
  cli_node.cmd_args.getFloat = cliArgsGetFloat;
 8002176:	4b0d      	ldr	r3, [pc, #52]	; (80021ac <cliInit+0x74>)
 8002178:	4a0e      	ldr	r2, [pc, #56]	; (80021b4 <cliInit+0x7c>)
 800217a:	f8c3 2438 	str.w	r2, [r3, #1080]	; 0x438
  cli_node.cmd_args.getStr   = cliArgsGetStr;
 800217e:	4b0b      	ldr	r3, [pc, #44]	; (80021ac <cliInit+0x74>)
 8002180:	4a0d      	ldr	r2, [pc, #52]	; (80021b8 <cliInit+0x80>)
 8002182:	f8c3 243c 	str.w	r2, [r3, #1084]	; 0x43c
  cli_node.cmd_args.isStr    = cliArgsIsStr;
 8002186:	4b09      	ldr	r3, [pc, #36]	; (80021ac <cliInit+0x74>)
 8002188:	4a0c      	ldr	r2, [pc, #48]	; (80021bc <cliInit+0x84>)
 800218a:	f8c3 2440 	str.w	r2, [r3, #1088]	; 0x440

  cliLineClean(&cli_node);
 800218e:	4807      	ldr	r0, [pc, #28]	; (80021ac <cliInit+0x74>)
 8002190:	f000 f81e 	bl	80021d0 <cliLineClean>


  cliAdd("help", cliShowList);
 8002194:	490a      	ldr	r1, [pc, #40]	; (80021c0 <cliInit+0x88>)
 8002196:	480b      	ldr	r0, [pc, #44]	; (80021c4 <cliInit+0x8c>)
 8002198:	f000 f944 	bl	8002424 <cliAdd>
  cliAdd("md"  , cliMemoryDump);
 800219c:	490a      	ldr	r1, [pc, #40]	; (80021c8 <cliInit+0x90>)
 800219e:	480b      	ldr	r0, [pc, #44]	; (80021cc <cliInit+0x94>)
 80021a0:	f000 f940 	bl	8002424 <cliAdd>

  return true;
 80021a4:	2301      	movs	r3, #1
}
 80021a6:	4618      	mov	r0, r3
 80021a8:	bd80      	pop	{r7, pc}
 80021aa:	bf00      	nop
 80021ac:	20000cac 	.word	0x20000cac
 80021b0:	080022b5 	.word	0x080022b5
 80021b4:	08002305 	.word	0x08002305
 80021b8:	0800235d 	.word	0x0800235d
 80021bc:	080023a5 	.word	0x080023a5
 80021c0:	080024b9 	.word	0x080024b9
 80021c4:	0800bd30 	.word	0x0800bd30
 80021c8:	08002529 	.word	0x08002529
 80021cc:	0800bd38 	.word	0x0800bd38

080021d0 <cliLineClean>:

  return ret;
}

void cliLineClean(cli_t *p_cli)
{
 80021d0:	b480      	push	{r7}
 80021d2:	b083      	sub	sp, #12
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
  p_cli->line.count   = 0;
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	2200      	movs	r2, #0
 80021dc:	f883 22e6 	strb.w	r2, [r3, #742]	; 0x2e6
  p_cli->line.cursor  = 0;
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	2200      	movs	r2, #0
 80021e4:	f883 22e5 	strb.w	r2, [r3, #741]	; 0x2e5
  p_cli->line.buf_len = CLI_LINE_BUF_MAX - 1;
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	223f      	movs	r2, #63	; 0x3f
 80021ec:	f883 22e4 	strb.w	r2, [r3, #740]	; 0x2e4
  p_cli->line.buf[0]  = 0;
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	2200      	movs	r2, #0
 80021f4:	f883 22a4 	strb.w	r2, [r3, #676]	; 0x2a4
}
 80021f8:	bf00      	nop
 80021fa:	370c      	adds	r7, #12
 80021fc:	46bd      	mov	sp, r7
 80021fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002202:	4770      	bx	lr

08002204 <cliPrintf>:

  return ret;
}

void cliPrintf(const char *fmt, ...)
{
 8002204:	b40f      	push	{r0, r1, r2, r3}
 8002206:	b580      	push	{r7, lr}
 8002208:	b084      	sub	sp, #16
 800220a:	af00      	add	r7, sp, #0
  va_list arg;
  va_start (arg, fmt);
 800220c:	f107 031c 	add.w	r3, r7, #28
 8002210:	607b      	str	r3, [r7, #4]
  int32_t len;
  cli_t *p_cli = &cli_node;
 8002212:	4b0d      	ldr	r3, [pc, #52]	; (8002248 <cliPrintf+0x44>)
 8002214:	60fb      	str	r3, [r7, #12]


  len = vsnprintf(p_cli->print_buffer, 256, fmt, arg);
 8002216:	68fb      	ldr	r3, [r7, #12]
 8002218:	f103 0011 	add.w	r0, r3, #17
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	69ba      	ldr	r2, [r7, #24]
 8002220:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002224:	f006 fe3a 	bl	8008e9c <vsniprintf>
 8002228:	60b8      	str	r0, [r7, #8]
  va_end (arg);

  uartWrite(p_cli->ch, (uint8_t *)p_cli->print_buffer, len);
 800222a:	68fb      	ldr	r3, [r7, #12]
 800222c:	7818      	ldrb	r0, [r3, #0]
 800222e:	68fb      	ldr	r3, [r7, #12]
 8002230:	3311      	adds	r3, #17
 8002232:	68ba      	ldr	r2, [r7, #8]
 8002234:	4619      	mov	r1, r3
 8002236:	f001 f8cf 	bl	80033d8 <uartWrite>
}
 800223a:	bf00      	nop
 800223c:	3710      	adds	r7, #16
 800223e:	46bd      	mov	sp, r7
 8002240:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002244:	b004      	add	sp, #16
 8002246:	4770      	bx	lr
 8002248:	20000cac 	.word	0x20000cac

0800224c <cliToUpper>:

void cliToUpper(char *str)
{
 800224c:	b480      	push	{r7}
 800224e:	b085      	sub	sp, #20
 8002250:	af00      	add	r7, sp, #0
 8002252:	6078      	str	r0, [r7, #4]
  uint16_t i;
  uint8_t  str_ch;

  for (i=0; i<CLI_CMD_NAME_MAX; i++)
 8002254:	2300      	movs	r3, #0
 8002256:	81fb      	strh	r3, [r7, #14]
 8002258:	e018      	b.n	800228c <cliToUpper+0x40>
  {
    str_ch = str[i];
 800225a:	89fb      	ldrh	r3, [r7, #14]
 800225c:	687a      	ldr	r2, [r7, #4]
 800225e:	4413      	add	r3, r2
 8002260:	781b      	ldrb	r3, [r3, #0]
 8002262:	737b      	strb	r3, [r7, #13]

    if (str_ch == 0)
 8002264:	7b7b      	ldrb	r3, [r7, #13]
 8002266:	2b00      	cmp	r3, #0
 8002268:	d014      	beq.n	8002294 <cliToUpper+0x48>
    {
      break;
    }

    if ((str_ch >= 'a') && (str_ch <= 'z'))
 800226a:	7b7b      	ldrb	r3, [r7, #13]
 800226c:	2b60      	cmp	r3, #96	; 0x60
 800226e:	d905      	bls.n	800227c <cliToUpper+0x30>
 8002270:	7b7b      	ldrb	r3, [r7, #13]
 8002272:	2b7a      	cmp	r3, #122	; 0x7a
 8002274:	d802      	bhi.n	800227c <cliToUpper+0x30>
    {
      str_ch = str_ch - 'a' + 'A';
 8002276:	7b7b      	ldrb	r3, [r7, #13]
 8002278:	3b20      	subs	r3, #32
 800227a:	737b      	strb	r3, [r7, #13]
    }
    str[i] = str_ch;
 800227c:	89fb      	ldrh	r3, [r7, #14]
 800227e:	687a      	ldr	r2, [r7, #4]
 8002280:	4413      	add	r3, r2
 8002282:	7b7a      	ldrb	r2, [r7, #13]
 8002284:	701a      	strb	r2, [r3, #0]
  for (i=0; i<CLI_CMD_NAME_MAX; i++)
 8002286:	89fb      	ldrh	r3, [r7, #14]
 8002288:	3301      	adds	r3, #1
 800228a:	81fb      	strh	r3, [r7, #14]
 800228c:	89fb      	ldrh	r3, [r7, #14]
 800228e:	2b0f      	cmp	r3, #15
 8002290:	d9e3      	bls.n	800225a <cliToUpper+0xe>
 8002292:	e000      	b.n	8002296 <cliToUpper+0x4a>
      break;
 8002294:	bf00      	nop
  }

  if (i == CLI_CMD_NAME_MAX)
 8002296:	89fb      	ldrh	r3, [r7, #14]
 8002298:	2b10      	cmp	r3, #16
 800229a:	d105      	bne.n	80022a8 <cliToUpper+0x5c>
  {
    str[i-1] = 0;
 800229c:	89fb      	ldrh	r3, [r7, #14]
 800229e:	3b01      	subs	r3, #1
 80022a0:	687a      	ldr	r2, [r7, #4]
 80022a2:	4413      	add	r3, r2
 80022a4:	2200      	movs	r2, #0
 80022a6:	701a      	strb	r2, [r3, #0]
  }
}
 80022a8:	bf00      	nop
 80022aa:	3714      	adds	r7, #20
 80022ac:	46bd      	mov	sp, r7
 80022ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b2:	4770      	bx	lr

080022b4 <cliArgsGetData>:

int32_t cliArgsGetData(uint8_t index)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b084      	sub	sp, #16
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	4603      	mov	r3, r0
 80022bc:	71fb      	strb	r3, [r7, #7]
  int32_t ret = 0;
 80022be:	2300      	movs	r3, #0
 80022c0:	60fb      	str	r3, [r7, #12]
  cli_t *p_cli = &cli_node;
 80022c2:	4b0f      	ldr	r3, [pc, #60]	; (8002300 <cliArgsGetData+0x4c>)
 80022c4:	60bb      	str	r3, [r7, #8]


  if (index >= p_cli->cmd_args.argc)
 80022c6:	79fb      	ldrb	r3, [r7, #7]
 80022c8:	b29a      	uxth	r2, r3
 80022ca:	68bb      	ldr	r3, [r7, #8]
 80022cc:	f8b3 342c 	ldrh.w	r3, [r3, #1068]	; 0x42c
 80022d0:	429a      	cmp	r2, r3
 80022d2:	d301      	bcc.n	80022d8 <cliArgsGetData+0x24>
  {
    return 0;
 80022d4:	2300      	movs	r3, #0
 80022d6:	e00e      	b.n	80022f6 <cliArgsGetData+0x42>
  }

  ret = (int32_t)strtoul((const char * ) p_cli->cmd_args.argv[index], (char **)NULL, (int) 0);
 80022d8:	68bb      	ldr	r3, [r7, #8]
 80022da:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 80022de:	79fb      	ldrb	r3, [r7, #7]
 80022e0:	009b      	lsls	r3, r3, #2
 80022e2:	4413      	add	r3, r2
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	2200      	movs	r2, #0
 80022e8:	2100      	movs	r1, #0
 80022ea:	4618      	mov	r0, r3
 80022ec:	f006 fda0 	bl	8008e30 <strtoul>
 80022f0:	4603      	mov	r3, r0
 80022f2:	60fb      	str	r3, [r7, #12]

  return ret;
 80022f4:	68fb      	ldr	r3, [r7, #12]
}
 80022f6:	4618      	mov	r0, r3
 80022f8:	3710      	adds	r7, #16
 80022fa:	46bd      	mov	sp, r7
 80022fc:	bd80      	pop	{r7, pc}
 80022fe:	bf00      	nop
 8002300:	20000cac 	.word	0x20000cac

08002304 <cliArgsGetFloat>:

float cliArgsGetFloat(uint8_t index)
{
 8002304:	b580      	push	{r7, lr}
 8002306:	b084      	sub	sp, #16
 8002308:	af00      	add	r7, sp, #0
 800230a:	4603      	mov	r3, r0
 800230c:	71fb      	strb	r3, [r7, #7]
  float ret = 0.0;
 800230e:	f04f 0300 	mov.w	r3, #0
 8002312:	60fb      	str	r3, [r7, #12]
  cli_t *p_cli = &cli_node;
 8002314:	4b10      	ldr	r3, [pc, #64]	; (8002358 <cliArgsGetFloat+0x54>)
 8002316:	60bb      	str	r3, [r7, #8]


  if (index >= p_cli->cmd_args.argc)
 8002318:	79fb      	ldrb	r3, [r7, #7]
 800231a:	b29a      	uxth	r2, r3
 800231c:	68bb      	ldr	r3, [r7, #8]
 800231e:	f8b3 342c 	ldrh.w	r3, [r3, #1068]	; 0x42c
 8002322:	429a      	cmp	r2, r3
 8002324:	d302      	bcc.n	800232c <cliArgsGetFloat+0x28>
  {
    return 0;
 8002326:	f04f 0300 	mov.w	r3, #0
 800232a:	e00d      	b.n	8002348 <cliArgsGetFloat+0x44>
  }

  ret = (float)strtof((const char * ) p_cli->cmd_args.argv[index], (char **)NULL);
 800232c:	68bb      	ldr	r3, [r7, #8]
 800232e:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 8002332:	79fb      	ldrb	r3, [r7, #7]
 8002334:	009b      	lsls	r3, r3, #2
 8002336:	4413      	add	r3, r2
 8002338:	681b      	ldr	r3, [r3, #0]
 800233a:	2100      	movs	r1, #0
 800233c:	4618      	mov	r0, r3
 800233e:	f006 fca9 	bl	8008c94 <strtof>
 8002342:	ed87 0a03 	vstr	s0, [r7, #12]

  return ret;
 8002346:	68fb      	ldr	r3, [r7, #12]
}
 8002348:	ee07 3a90 	vmov	s15, r3
 800234c:	eeb0 0a67 	vmov.f32	s0, s15
 8002350:	3710      	adds	r7, #16
 8002352:	46bd      	mov	sp, r7
 8002354:	bd80      	pop	{r7, pc}
 8002356:	bf00      	nop
 8002358:	20000cac 	.word	0x20000cac

0800235c <cliArgsGetStr>:

char *cliArgsGetStr(uint8_t index)
{
 800235c:	b480      	push	{r7}
 800235e:	b085      	sub	sp, #20
 8002360:	af00      	add	r7, sp, #0
 8002362:	4603      	mov	r3, r0
 8002364:	71fb      	strb	r3, [r7, #7]
  char *ret = NULL;
 8002366:	2300      	movs	r3, #0
 8002368:	60fb      	str	r3, [r7, #12]
  cli_t *p_cli = &cli_node;
 800236a:	4b0d      	ldr	r3, [pc, #52]	; (80023a0 <cliArgsGetStr+0x44>)
 800236c:	60bb      	str	r3, [r7, #8]


  if (index >= p_cli->cmd_args.argc)
 800236e:	79fb      	ldrb	r3, [r7, #7]
 8002370:	b29a      	uxth	r2, r3
 8002372:	68bb      	ldr	r3, [r7, #8]
 8002374:	f8b3 342c 	ldrh.w	r3, [r3, #1068]	; 0x42c
 8002378:	429a      	cmp	r2, r3
 800237a:	d301      	bcc.n	8002380 <cliArgsGetStr+0x24>
  {
    return 0;
 800237c:	2300      	movs	r3, #0
 800237e:	e008      	b.n	8002392 <cliArgsGetStr+0x36>
  }

  ret = p_cli->cmd_args.argv[index];
 8002380:	68bb      	ldr	r3, [r7, #8]
 8002382:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 8002386:	79fb      	ldrb	r3, [r7, #7]
 8002388:	009b      	lsls	r3, r3, #2
 800238a:	4413      	add	r3, r2
 800238c:	681b      	ldr	r3, [r3, #0]
 800238e:	60fb      	str	r3, [r7, #12]

  return ret;
 8002390:	68fb      	ldr	r3, [r7, #12]
}
 8002392:	4618      	mov	r0, r3
 8002394:	3714      	adds	r7, #20
 8002396:	46bd      	mov	sp, r7
 8002398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239c:	4770      	bx	lr
 800239e:	bf00      	nop
 80023a0:	20000cac 	.word	0x20000cac

080023a4 <cliArgsIsStr>:

bool cliArgsIsStr(uint8_t index, char *p_str)
{
 80023a4:	b580      	push	{r7, lr}
 80023a6:	b084      	sub	sp, #16
 80023a8:	af00      	add	r7, sp, #0
 80023aa:	4603      	mov	r3, r0
 80023ac:	6039      	str	r1, [r7, #0]
 80023ae:	71fb      	strb	r3, [r7, #7]
  bool ret = false;
 80023b0:	2300      	movs	r3, #0
 80023b2:	73fb      	strb	r3, [r7, #15]
  cli_t *p_cli = &cli_node;
 80023b4:	4b0f      	ldr	r3, [pc, #60]	; (80023f4 <cliArgsIsStr+0x50>)
 80023b6:	60bb      	str	r3, [r7, #8]


  if (index >= p_cli->cmd_args.argc)
 80023b8:	79fb      	ldrb	r3, [r7, #7]
 80023ba:	b29a      	uxth	r2, r3
 80023bc:	68bb      	ldr	r3, [r7, #8]
 80023be:	f8b3 342c 	ldrh.w	r3, [r3, #1068]	; 0x42c
 80023c2:	429a      	cmp	r2, r3
 80023c4:	d301      	bcc.n	80023ca <cliArgsIsStr+0x26>
  {
    return 0;
 80023c6:	2300      	movs	r3, #0
 80023c8:	e010      	b.n	80023ec <cliArgsIsStr+0x48>
  }

  if(strcmp(p_str, p_cli->cmd_args.argv[index]) == 0)
 80023ca:	68bb      	ldr	r3, [r7, #8]
 80023cc:	f8d3 2430 	ldr.w	r2, [r3, #1072]	; 0x430
 80023d0:	79fb      	ldrb	r3, [r7, #7]
 80023d2:	009b      	lsls	r3, r3, #2
 80023d4:	4413      	add	r3, r2
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	4619      	mov	r1, r3
 80023da:	6838      	ldr	r0, [r7, #0]
 80023dc:	f7fe f850 	bl	8000480 <strcmp>
 80023e0:	4603      	mov	r3, r0
 80023e2:	2b00      	cmp	r3, #0
 80023e4:	d101      	bne.n	80023ea <cliArgsIsStr+0x46>
  {
    ret = true;
 80023e6:	2301      	movs	r3, #1
 80023e8:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 80023ea:	7bfb      	ldrb	r3, [r7, #15]
}
 80023ec:	4618      	mov	r0, r3
 80023ee:	3710      	adds	r7, #16
 80023f0:	46bd      	mov	sp, r7
 80023f2:	bd80      	pop	{r7, pc}
 80023f4:	20000cac 	.word	0x20000cac

080023f8 <cliKeepLoop>:

bool cliKeepLoop(void)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b082      	sub	sp, #8
 80023fc:	af00      	add	r7, sp, #0
  cli_t *p_cli = &cli_node;
 80023fe:	4b08      	ldr	r3, [pc, #32]	; (8002420 <cliKeepLoop+0x28>)
 8002400:	607b      	str	r3, [r7, #4]


  if (uartAvailable(p_cli->ch) == 0)
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	781b      	ldrb	r3, [r3, #0]
 8002406:	4618      	mov	r0, r3
 8002408:	f000 ff7a 	bl	8003300 <uartAvailable>
 800240c:	4603      	mov	r3, r0
 800240e:	2b00      	cmp	r3, #0
 8002410:	d101      	bne.n	8002416 <cliKeepLoop+0x1e>
  {
    return true;
 8002412:	2301      	movs	r3, #1
 8002414:	e000      	b.n	8002418 <cliKeepLoop+0x20>
  }
  else
  {
    return false;
 8002416:	2300      	movs	r3, #0
  }
}
 8002418:	4618      	mov	r0, r3
 800241a:	3708      	adds	r7, #8
 800241c:	46bd      	mov	sp, r7
 800241e:	bd80      	pop	{r7, pc}
 8002420:	20000cac 	.word	0x20000cac

08002424 <cliAdd>:

bool cliAdd(const char *cmd_str, void (*p_func)(cli_args_t *))
{
 8002424:	b580      	push	{r7, lr}
 8002426:	b086      	sub	sp, #24
 8002428:	af00      	add	r7, sp, #0
 800242a:	6078      	str	r0, [r7, #4]
 800242c:	6039      	str	r1, [r7, #0]
  bool ret = true;
 800242e:	2301      	movs	r3, #1
 8002430:	75fb      	strb	r3, [r7, #23]
  cli_t *p_cli = &cli_node;
 8002432:	4b20      	ldr	r3, [pc, #128]	; (80024b4 <cliAdd+0x90>)
 8002434:	613b      	str	r3, [r7, #16]
  uint16_t index;

  if (p_cli->cmd_count >= CLI_CMD_LIST_MAX)
 8002436:	693b      	ldr	r3, [r7, #16]
 8002438:	f8b3 32e8 	ldrh.w	r3, [r3, #744]	; 0x2e8
 800243c:	2b0f      	cmp	r3, #15
 800243e:	d901      	bls.n	8002444 <cliAdd+0x20>
  {
    return false;
 8002440:	2300      	movs	r3, #0
 8002442:	e032      	b.n	80024aa <cliAdd+0x86>
  }

  index = p_cli->cmd_count;
 8002444:	693b      	ldr	r3, [r7, #16]
 8002446:	f8b3 32e8 	ldrh.w	r3, [r3, #744]	; 0x2e8
 800244a:	81fb      	strh	r3, [r7, #14]

  strcpy(p_cli->cmd_list[index].cmd_str, cmd_str);
 800244c:	89fa      	ldrh	r2, [r7, #14]
 800244e:	4613      	mov	r3, r2
 8002450:	009b      	lsls	r3, r3, #2
 8002452:	4413      	add	r3, r2
 8002454:	009b      	lsls	r3, r3, #2
 8002456:	f503 733a 	add.w	r3, r3, #744	; 0x2e8
 800245a:	693a      	ldr	r2, [r7, #16]
 800245c:	4413      	add	r3, r2
 800245e:	3304      	adds	r3, #4
 8002460:	6879      	ldr	r1, [r7, #4]
 8002462:	4618      	mov	r0, r3
 8002464:	f005 fdec 	bl	8008040 <strcpy>
  p_cli->cmd_list[index].cmd_func = p_func;
 8002468:	89fa      	ldrh	r2, [r7, #14]
 800246a:	6939      	ldr	r1, [r7, #16]
 800246c:	4613      	mov	r3, r2
 800246e:	009b      	lsls	r3, r3, #2
 8002470:	4413      	add	r3, r2
 8002472:	009b      	lsls	r3, r3, #2
 8002474:	440b      	add	r3, r1
 8002476:	f503 733f 	add.w	r3, r3, #764	; 0x2fc
 800247a:	683a      	ldr	r2, [r7, #0]
 800247c:	601a      	str	r2, [r3, #0]

  cliToUpper(p_cli->cmd_list[index].cmd_str);
 800247e:	89fa      	ldrh	r2, [r7, #14]
 8002480:	4613      	mov	r3, r2
 8002482:	009b      	lsls	r3, r3, #2
 8002484:	4413      	add	r3, r2
 8002486:	009b      	lsls	r3, r3, #2
 8002488:	f503 733a 	add.w	r3, r3, #744	; 0x2e8
 800248c:	693a      	ldr	r2, [r7, #16]
 800248e:	4413      	add	r3, r2
 8002490:	3304      	adds	r3, #4
 8002492:	4618      	mov	r0, r3
 8002494:	f7ff feda 	bl	800224c <cliToUpper>

  p_cli->cmd_count++;
 8002498:	693b      	ldr	r3, [r7, #16]
 800249a:	f8b3 32e8 	ldrh.w	r3, [r3, #744]	; 0x2e8
 800249e:	3301      	adds	r3, #1
 80024a0:	b29a      	uxth	r2, r3
 80024a2:	693b      	ldr	r3, [r7, #16]
 80024a4:	f8a3 22e8 	strh.w	r2, [r3, #744]	; 0x2e8

  return ret;
 80024a8:	7dfb      	ldrb	r3, [r7, #23]
}
 80024aa:	4618      	mov	r0, r3
 80024ac:	3718      	adds	r7, #24
 80024ae:	46bd      	mov	sp, r7
 80024b0:	bd80      	pop	{r7, pc}
 80024b2:	bf00      	nop
 80024b4:	20000cac 	.word	0x20000cac

080024b8 <cliShowList>:

void cliShowList(cli_args_t *args)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b084      	sub	sp, #16
 80024bc:	af00      	add	r7, sp, #0
 80024be:	6078      	str	r0, [r7, #4]
  cli_t *p_cli = &cli_node;
 80024c0:	4b15      	ldr	r3, [pc, #84]	; (8002518 <cliShowList+0x60>)
 80024c2:	60bb      	str	r3, [r7, #8]


  cliPrintf("\r\n");
 80024c4:	4815      	ldr	r0, [pc, #84]	; (800251c <cliShowList+0x64>)
 80024c6:	f7ff fe9d 	bl	8002204 <cliPrintf>
  cliPrintf("---------- cmd list ---------\r\n");
 80024ca:	4815      	ldr	r0, [pc, #84]	; (8002520 <cliShowList+0x68>)
 80024cc:	f7ff fe9a 	bl	8002204 <cliPrintf>

  for (int i=0; i<p_cli->cmd_count; i++)
 80024d0:	2300      	movs	r3, #0
 80024d2:	60fb      	str	r3, [r7, #12]
 80024d4:	e012      	b.n	80024fc <cliShowList+0x44>
  {
    cliPrintf(p_cli->cmd_list[i].cmd_str);
 80024d6:	68fa      	ldr	r2, [r7, #12]
 80024d8:	4613      	mov	r3, r2
 80024da:	009b      	lsls	r3, r3, #2
 80024dc:	4413      	add	r3, r2
 80024de:	009b      	lsls	r3, r3, #2
 80024e0:	f503 733a 	add.w	r3, r3, #744	; 0x2e8
 80024e4:	68ba      	ldr	r2, [r7, #8]
 80024e6:	4413      	add	r3, r2
 80024e8:	3304      	adds	r3, #4
 80024ea:	4618      	mov	r0, r3
 80024ec:	f7ff fe8a 	bl	8002204 <cliPrintf>
    cliPrintf("\r\n");
 80024f0:	480a      	ldr	r0, [pc, #40]	; (800251c <cliShowList+0x64>)
 80024f2:	f7ff fe87 	bl	8002204 <cliPrintf>
  for (int i=0; i<p_cli->cmd_count; i++)
 80024f6:	68fb      	ldr	r3, [r7, #12]
 80024f8:	3301      	adds	r3, #1
 80024fa:	60fb      	str	r3, [r7, #12]
 80024fc:	68bb      	ldr	r3, [r7, #8]
 80024fe:	f8b3 32e8 	ldrh.w	r3, [r3, #744]	; 0x2e8
 8002502:	461a      	mov	r2, r3
 8002504:	68fb      	ldr	r3, [r7, #12]
 8002506:	4293      	cmp	r3, r2
 8002508:	dbe5      	blt.n	80024d6 <cliShowList+0x1e>
  }

  cliPrintf("-----------------------------\r\n");
 800250a:	4806      	ldr	r0, [pc, #24]	; (8002524 <cliShowList+0x6c>)
 800250c:	f7ff fe7a 	bl	8002204 <cliPrintf>
}
 8002510:	bf00      	nop
 8002512:	3710      	adds	r7, #16
 8002514:	46bd      	mov	sp, r7
 8002516:	bd80      	pop	{r7, pc}
 8002518:	20000cac 	.word	0x20000cac
 800251c:	0800be00 	.word	0x0800be00
 8002520:	0800be04 	.word	0x0800be04
 8002524:	0800be24 	.word	0x0800be24

08002528 <cliMemoryDump>:

void cliMemoryDump(cli_args_t *args)
{
 8002528:	b580      	push	{r7, lr}
 800252a:	b08c      	sub	sp, #48	; 0x30
 800252c:	af00      	add	r7, sp, #0
 800252e:	6078      	str	r0, [r7, #4]
  int idx, size = 16;
 8002530:	2310      	movs	r3, #16
 8002532:	62bb      	str	r3, [r7, #40]	; 0x28
  unsigned int *addr;
  int idx1, i;
  unsigned int *ascptr;
  unsigned char asc[4];

  int    argc = args->argc;
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	881b      	ldrh	r3, [r3, #0]
 8002538:	617b      	str	r3, [r7, #20]
  char **argv = args->argv;
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	685b      	ldr	r3, [r3, #4]
 800253e:	613b      	str	r3, [r7, #16]


  if(args->argc < 1)
 8002540:	687b      	ldr	r3, [r7, #4]
 8002542:	881b      	ldrh	r3, [r3, #0]
 8002544:	2b00      	cmp	r3, #0
 8002546:	d103      	bne.n	8002550 <cliMemoryDump+0x28>
  {
    cliPrintf(">> md addr [size] \n");
 8002548:	4840      	ldr	r0, [pc, #256]	; (800264c <cliMemoryDump+0x124>)
 800254a:	f7ff fe5b 	bl	8002204 <cliPrintf>
 800254e:	e07a      	b.n	8002646 <cliMemoryDump+0x11e>
    return;
  }

  if(argc > 1)
 8002550:	697b      	ldr	r3, [r7, #20]
 8002552:	2b01      	cmp	r3, #1
 8002554:	dd09      	ble.n	800256a <cliMemoryDump+0x42>
  {
    size = (int)strtoul((const char * ) argv[1], (char **)NULL, (int) 0);
 8002556:	693b      	ldr	r3, [r7, #16]
 8002558:	3304      	adds	r3, #4
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	2200      	movs	r2, #0
 800255e:	2100      	movs	r1, #0
 8002560:	4618      	mov	r0, r3
 8002562:	f006 fc65 	bl	8008e30 <strtoul>
 8002566:	4603      	mov	r3, r0
 8002568:	62bb      	str	r3, [r7, #40]	; 0x28
  }
  addr   = (unsigned int *)strtoul((const char * ) argv[0], (char **)NULL, (int) 0);
 800256a:	693b      	ldr	r3, [r7, #16]
 800256c:	681b      	ldr	r3, [r3, #0]
 800256e:	2200      	movs	r2, #0
 8002570:	2100      	movs	r1, #0
 8002572:	4618      	mov	r0, r3
 8002574:	f006 fc5c 	bl	8008e30 <strtoul>
 8002578:	4603      	mov	r3, r0
 800257a:	627b      	str	r3, [r7, #36]	; 0x24
  ascptr = (unsigned int *)addr;
 800257c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800257e:	61bb      	str	r3, [r7, #24]

  cliPrintf("\n   ");
 8002580:	4833      	ldr	r0, [pc, #204]	; (8002650 <cliMemoryDump+0x128>)
 8002582:	f7ff fe3f 	bl	8002204 <cliPrintf>
  for (idx = 0; idx<size; idx++)
 8002586:	2300      	movs	r3, #0
 8002588:	62fb      	str	r3, [r7, #44]	; 0x2c
 800258a:	e058      	b.n	800263e <cliMemoryDump+0x116>
  {
    if((idx%4) == 0)
 800258c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800258e:	f003 0303 	and.w	r3, r3, #3
 8002592:	2b00      	cmp	r3, #0
 8002594:	d104      	bne.n	80025a0 <cliMemoryDump+0x78>
    {
      cliPrintf(" 0x%08X: ", (unsigned int)addr);
 8002596:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002598:	4619      	mov	r1, r3
 800259a:	482e      	ldr	r0, [pc, #184]	; (8002654 <cliMemoryDump+0x12c>)
 800259c:	f7ff fe32 	bl	8002204 <cliPrintf>
    }
    cliPrintf(" 0x%08X", *(addr));
 80025a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025a2:	681b      	ldr	r3, [r3, #0]
 80025a4:	4619      	mov	r1, r3
 80025a6:	482c      	ldr	r0, [pc, #176]	; (8002658 <cliMemoryDump+0x130>)
 80025a8:	f7ff fe2c 	bl	8002204 <cliPrintf>

    if ((idx%4) == 3)
 80025ac:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80025ae:	425a      	negs	r2, r3
 80025b0:	f003 0303 	and.w	r3, r3, #3
 80025b4:	f002 0203 	and.w	r2, r2, #3
 80025b8:	bf58      	it	pl
 80025ba:	4253      	negpl	r3, r2
 80025bc:	2b03      	cmp	r3, #3
 80025be:	d138      	bne.n	8002632 <cliMemoryDump+0x10a>
    {
      cliPrintf ("  |");
 80025c0:	4826      	ldr	r0, [pc, #152]	; (800265c <cliMemoryDump+0x134>)
 80025c2:	f7ff fe1f 	bl	8002204 <cliPrintf>
      for (idx1= 0; idx1< 4; idx1++)
 80025c6:	2300      	movs	r3, #0
 80025c8:	623b      	str	r3, [r7, #32]
 80025ca:	e02c      	b.n	8002626 <cliMemoryDump+0xfe>
 80025cc:	69bb      	ldr	r3, [r7, #24]
 80025ce:	681b      	ldr	r3, [r3, #0]
      {
        memcpy((char *)asc, (char *)ascptr, 4);
 80025d0:	60fb      	str	r3, [r7, #12]
        for (i=0;i<4;i++)
 80025d2:	2300      	movs	r3, #0
 80025d4:	61fb      	str	r3, [r7, #28]
 80025d6:	e01d      	b.n	8002614 <cliMemoryDump+0xec>
        {
          if (asc[i] > 0x1f && asc[i] < 0x7f)
 80025d8:	f107 020c 	add.w	r2, r7, #12
 80025dc:	69fb      	ldr	r3, [r7, #28]
 80025de:	4413      	add	r3, r2
 80025e0:	781b      	ldrb	r3, [r3, #0]
 80025e2:	2b1f      	cmp	r3, #31
 80025e4:	d910      	bls.n	8002608 <cliMemoryDump+0xe0>
 80025e6:	f107 020c 	add.w	r2, r7, #12
 80025ea:	69fb      	ldr	r3, [r7, #28]
 80025ec:	4413      	add	r3, r2
 80025ee:	781b      	ldrb	r3, [r3, #0]
 80025f0:	2b7e      	cmp	r3, #126	; 0x7e
 80025f2:	d809      	bhi.n	8002608 <cliMemoryDump+0xe0>
          {
            cliPrintf("%c", asc[i]);
 80025f4:	f107 020c 	add.w	r2, r7, #12
 80025f8:	69fb      	ldr	r3, [r7, #28]
 80025fa:	4413      	add	r3, r2
 80025fc:	781b      	ldrb	r3, [r3, #0]
 80025fe:	4619      	mov	r1, r3
 8002600:	4817      	ldr	r0, [pc, #92]	; (8002660 <cliMemoryDump+0x138>)
 8002602:	f7ff fdff 	bl	8002204 <cliPrintf>
 8002606:	e002      	b.n	800260e <cliMemoryDump+0xe6>
          }
          else
          {
            cliPrintf(".");
 8002608:	4816      	ldr	r0, [pc, #88]	; (8002664 <cliMemoryDump+0x13c>)
 800260a:	f7ff fdfb 	bl	8002204 <cliPrintf>
        for (i=0;i<4;i++)
 800260e:	69fb      	ldr	r3, [r7, #28]
 8002610:	3301      	adds	r3, #1
 8002612:	61fb      	str	r3, [r7, #28]
 8002614:	69fb      	ldr	r3, [r7, #28]
 8002616:	2b03      	cmp	r3, #3
 8002618:	ddde      	ble.n	80025d8 <cliMemoryDump+0xb0>
          }
        }
        ascptr+=1;
 800261a:	69bb      	ldr	r3, [r7, #24]
 800261c:	3304      	adds	r3, #4
 800261e:	61bb      	str	r3, [r7, #24]
      for (idx1= 0; idx1< 4; idx1++)
 8002620:	6a3b      	ldr	r3, [r7, #32]
 8002622:	3301      	adds	r3, #1
 8002624:	623b      	str	r3, [r7, #32]
 8002626:	6a3b      	ldr	r3, [r7, #32]
 8002628:	2b03      	cmp	r3, #3
 800262a:	ddcf      	ble.n	80025cc <cliMemoryDump+0xa4>
      }
      cliPrintf("|\n   ");
 800262c:	480e      	ldr	r0, [pc, #56]	; (8002668 <cliMemoryDump+0x140>)
 800262e:	f7ff fde9 	bl	8002204 <cliPrintf>
    }
    addr++;
 8002632:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002634:	3304      	adds	r3, #4
 8002636:	627b      	str	r3, [r7, #36]	; 0x24
  for (idx = 0; idx<size; idx++)
 8002638:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800263a:	3301      	adds	r3, #1
 800263c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800263e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002640:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002642:	429a      	cmp	r2, r3
 8002644:	dba2      	blt.n	800258c <cliMemoryDump+0x64>
  }
}
 8002646:	3730      	adds	r7, #48	; 0x30
 8002648:	46bd      	mov	sp, r7
 800264a:	bd80      	pop	{r7, pc}
 800264c:	0800be44 	.word	0x0800be44
 8002650:	0800be58 	.word	0x0800be58
 8002654:	0800be60 	.word	0x0800be60
 8002658:	0800be6c 	.word	0x0800be6c
 800265c:	0800be74 	.word	0x0800be74
 8002660:	0800be78 	.word	0x0800be78
 8002664:	0800be7c 	.word	0x0800be7c
 8002668:	0800be80 	.word	0x0800be80

0800266c <cmdInit>:




void cmdInit(cmd_t *p_cmd)
{
 800266c:	b480      	push	{r7}
 800266e:	b083      	sub	sp, #12
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
  p_cmd->is_init = false;
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	2200      	movs	r2, #0
 8002678:	705a      	strb	r2, [r3, #1]
  p_cmd->state = CMD_STATE_WAIT_STX;
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	2200      	movs	r2, #0
 800267e:	721a      	strb	r2, [r3, #8]

  p_cmd->rx_packet.data = &p_cmd->rx_packet.buffer[CMD_STATE_WAIT_DATA];
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	f103 0226 	add.w	r2, r3, #38	; 0x26
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	f8c3 2428 	str.w	r2, [r3, #1064]	; 0x428
  p_cmd->tx_packet.data = &p_cmd->tx_packet.buffer[CMD_STATE_WAIT_DATA];
 800268c:	687b      	ldr	r3, [r7, #4]
 800268e:	f203 423a 	addw	r2, r3, #1082	; 0x43a
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	f8c3 283c 	str.w	r2, [r3, #2108]	; 0x83c
}
 8002698:	bf00      	nop
 800269a:	370c      	adds	r7, #12
 800269c:	46bd      	mov	sp, r7
 800269e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026a2:	4770      	bx	lr

080026a4 <cmdOpen>:

bool cmdOpen(cmd_t *p_cmd, uint8_t ch, uint32_t baud)
{
 80026a4:	b580      	push	{r7, lr}
 80026a6:	b084      	sub	sp, #16
 80026a8:	af00      	add	r7, sp, #0
 80026aa:	60f8      	str	r0, [r7, #12]
 80026ac:	460b      	mov	r3, r1
 80026ae:	607a      	str	r2, [r7, #4]
 80026b0:	72fb      	strb	r3, [r7, #11]
  p_cmd->ch = ch;
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	7afa      	ldrb	r2, [r7, #11]
 80026b6:	701a      	strb	r2, [r3, #0]
  p_cmd->baud = baud;
 80026b8:	68fb      	ldr	r3, [r7, #12]
 80026ba:	687a      	ldr	r2, [r7, #4]
 80026bc:	605a      	str	r2, [r3, #4]
  p_cmd->is_init = true;
 80026be:	68fb      	ldr	r3, [r7, #12]
 80026c0:	2201      	movs	r2, #1
 80026c2:	705a      	strb	r2, [r3, #1]
  p_cmd->state = CMD_STATE_WAIT_STX;
 80026c4:	68fb      	ldr	r3, [r7, #12]
 80026c6:	2200      	movs	r2, #0
 80026c8:	721a      	strb	r2, [r3, #8]
  p_cmd->pre_time = millis();
 80026ca:	f7ff f958 	bl	800197e <millis>
 80026ce:	4602      	mov	r2, r0
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	60da      	str	r2, [r3, #12]

  return uartOpen(ch, baud);
 80026d4:	7afb      	ldrb	r3, [r7, #11]
 80026d6:	6879      	ldr	r1, [r7, #4]
 80026d8:	4618      	mov	r0, r3
 80026da:	f000 fd03 	bl	80030e4 <uartOpen>
 80026de:	4603      	mov	r3, r0
}
 80026e0:	4618      	mov	r0, r3
 80026e2:	3710      	adds	r7, #16
 80026e4:	46bd      	mov	sp, r7
 80026e6:	bd80      	pop	{r7, pc}

080026e8 <cmdReceivePacket>:
{
  return uartClose(p_cmd->ch);
}

bool cmdReceivePacket(cmd_t *p_cmd)
{
 80026e8:	b580      	push	{r7, lr}
 80026ea:	b084      	sub	sp, #16
 80026ec:	af00      	add	r7, sp, #0
 80026ee:	6078      	str	r0, [r7, #4]
  bool ret = false;
 80026f0:	2300      	movs	r3, #0
 80026f2:	73fb      	strb	r3, [r7, #15]
  uint8_t rx_data;


  if (uartAvailable(p_cmd->ch) > 0)
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	781b      	ldrb	r3, [r3, #0]
 80026f8:	4618      	mov	r0, r3
 80026fa:	f000 fe01 	bl	8003300 <uartAvailable>
 80026fe:	4603      	mov	r3, r0
 8002700:	2b00      	cmp	r3, #0
 8002702:	d00f      	beq.n	8002724 <cmdReceivePacket+0x3c>
  {
    rx_data = uartRead(p_cmd->ch);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	781b      	ldrb	r3, [r3, #0]
 8002708:	4618      	mov	r0, r3
 800270a:	f000 fe3f 	bl	800338c <uartRead>
 800270e:	4603      	mov	r3, r0
 8002710:	73bb      	strb	r3, [r7, #14]
  else
  {
    return false;
  }

  if (millis()-p_cmd->pre_time >= 100)
 8002712:	f7ff f934 	bl	800197e <millis>
 8002716:	4602      	mov	r2, r0
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	68db      	ldr	r3, [r3, #12]
 800271c:	1ad3      	subs	r3, r2, r3
 800271e:	2b63      	cmp	r3, #99	; 0x63
 8002720:	d905      	bls.n	800272e <cmdReceivePacket+0x46>
 8002722:	e001      	b.n	8002728 <cmdReceivePacket+0x40>
    return false;
 8002724:	2300      	movs	r3, #0
 8002726:	e0be      	b.n	80028a6 <cmdReceivePacket+0x1be>
  {
    p_cmd->state = CMD_STATE_WAIT_STX;
 8002728:	687b      	ldr	r3, [r7, #4]
 800272a:	2200      	movs	r2, #0
 800272c:	721a      	strb	r2, [r3, #8]
  }
  p_cmd->pre_time = millis();
 800272e:	f7ff f926 	bl	800197e <millis>
 8002732:	4602      	mov	r2, r0
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	60da      	str	r2, [r3, #12]

  switch(p_cmd->state)
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	7a1b      	ldrb	r3, [r3, #8]
 800273c:	2b08      	cmp	r3, #8
 800273e:	f200 80b1 	bhi.w	80028a4 <cmdReceivePacket+0x1bc>
 8002742:	a201      	add	r2, pc, #4	; (adr r2, 8002748 <cmdReceivePacket+0x60>)
 8002744:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002748:	0800276d 	.word	0x0800276d
 800274c:	08002783 	.word	0x08002783
 8002750:	0800279f 	.word	0x0800279f
 8002754:	080027bb 	.word	0x080027bb
 8002758:	080027d7 	.word	0x080027d7
 800275c:	080027f5 	.word	0x080027f5
 8002760:	08002837 	.word	0x08002837
 8002764:	08002873 	.word	0x08002873
 8002768:	08002881 	.word	0x08002881
  {
    case CMD_STATE_WAIT_STX:
      if (rx_data == CMD_STX)
 800276c:	7bbb      	ldrb	r3, [r7, #14]
 800276e:	2b02      	cmp	r3, #2
 8002770:	f040 8095 	bne.w	800289e <cmdReceivePacket+0x1b6>
      {
        p_cmd->state = CMD_STATE_WAIT_CMD;
 8002774:	687b      	ldr	r3, [r7, #4]
 8002776:	2201      	movs	r2, #1
 8002778:	721a      	strb	r2, [r3, #8]
        p_cmd->rx_packet.check_sum = 0;
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	2200      	movs	r2, #0
 800277e:	779a      	strb	r2, [r3, #30]
      }
      break;
 8002780:	e08d      	b.n	800289e <cmdReceivePacket+0x1b6>

    case CMD_STATE_WAIT_CMD:
      p_cmd->rx_packet.cmd = rx_data;
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	7bba      	ldrb	r2, [r7, #14]
 8002786:	761a      	strb	r2, [r3, #24]
      p_cmd->rx_packet.check_sum ^= rx_data;
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	7f9a      	ldrb	r2, [r3, #30]
 800278c:	7bbb      	ldrb	r3, [r7, #14]
 800278e:	4053      	eors	r3, r2
 8002790:	b2da      	uxtb	r2, r3
 8002792:	687b      	ldr	r3, [r7, #4]
 8002794:	779a      	strb	r2, [r3, #30]
      p_cmd->state = CMD_STATE_WAIT_DIR;
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	2202      	movs	r2, #2
 800279a:	721a      	strb	r2, [r3, #8]
      break;
 800279c:	e082      	b.n	80028a4 <cmdReceivePacket+0x1bc>

    case CMD_STATE_WAIT_DIR:
      p_cmd->rx_packet.dir = rx_data;
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	7bba      	ldrb	r2, [r7, #14]
 80027a2:	765a      	strb	r2, [r3, #25]
      p_cmd->rx_packet.check_sum ^= rx_data;
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	7f9a      	ldrb	r2, [r3, #30]
 80027a8:	7bbb      	ldrb	r3, [r7, #14]
 80027aa:	4053      	eors	r3, r2
 80027ac:	b2da      	uxtb	r2, r3
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	779a      	strb	r2, [r3, #30]
      p_cmd->state = CMD_STATE_WAIT_ERROR;
 80027b2:	687b      	ldr	r3, [r7, #4]
 80027b4:	2203      	movs	r2, #3
 80027b6:	721a      	strb	r2, [r3, #8]
      break;
 80027b8:	e074      	b.n	80028a4 <cmdReceivePacket+0x1bc>

    case CMD_STATE_WAIT_ERROR:
      p_cmd->rx_packet.error = rx_data;
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	7bba      	ldrb	r2, [r7, #14]
 80027be:	769a      	strb	r2, [r3, #26]
      p_cmd->rx_packet.check_sum ^= rx_data;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	7f9a      	ldrb	r2, [r3, #30]
 80027c4:	7bbb      	ldrb	r3, [r7, #14]
 80027c6:	4053      	eors	r3, r2
 80027c8:	b2da      	uxtb	r2, r3
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	779a      	strb	r2, [r3, #30]
      p_cmd->state = CMD_STATE_WAIT_LENGTH_L;
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	2204      	movs	r2, #4
 80027d2:	721a      	strb	r2, [r3, #8]
      break;
 80027d4:	e066      	b.n	80028a4 <cmdReceivePacket+0x1bc>

    case CMD_STATE_WAIT_LENGTH_L:
      p_cmd->rx_packet.length = rx_data;
 80027d6:	7bbb      	ldrb	r3, [r7, #14]
 80027d8:	b29a      	uxth	r2, r3
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	839a      	strh	r2, [r3, #28]
      p_cmd->rx_packet.check_sum ^= rx_data;
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	7f9a      	ldrb	r2, [r3, #30]
 80027e2:	7bbb      	ldrb	r3, [r7, #14]
 80027e4:	4053      	eors	r3, r2
 80027e6:	b2da      	uxtb	r2, r3
 80027e8:	687b      	ldr	r3, [r7, #4]
 80027ea:	779a      	strb	r2, [r3, #30]
      p_cmd->state = CMD_STATE_WAIT_LENGTH_H;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	2205      	movs	r2, #5
 80027f0:	721a      	strb	r2, [r3, #8]
      break;
 80027f2:	e057      	b.n	80028a4 <cmdReceivePacket+0x1bc>

    case CMD_STATE_WAIT_LENGTH_H:
      p_cmd->rx_packet.length |= (rx_data << 8);
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	8b9b      	ldrh	r3, [r3, #28]
 80027f8:	b21a      	sxth	r2, r3
 80027fa:	7bbb      	ldrb	r3, [r7, #14]
 80027fc:	021b      	lsls	r3, r3, #8
 80027fe:	b21b      	sxth	r3, r3
 8002800:	4313      	orrs	r3, r2
 8002802:	b21b      	sxth	r3, r3
 8002804:	b29a      	uxth	r2, r3
 8002806:	687b      	ldr	r3, [r7, #4]
 8002808:	839a      	strh	r2, [r3, #28]
      p_cmd->rx_packet.check_sum ^= rx_data;
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	7f9a      	ldrb	r2, [r3, #30]
 800280e:	7bbb      	ldrb	r3, [r7, #14]
 8002810:	4053      	eors	r3, r2
 8002812:	b2da      	uxtb	r2, r3
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	779a      	strb	r2, [r3, #30]

      if (p_cmd->rx_packet.length > 0)
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	8b9b      	ldrh	r3, [r3, #28]
 800281c:	2b00      	cmp	r3, #0
 800281e:	d006      	beq.n	800282e <cmdReceivePacket+0x146>
      {
        p_cmd->index = 0;
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	2200      	movs	r2, #0
 8002824:	611a      	str	r2, [r3, #16]
        p_cmd->state = CMD_STATE_WAIT_DATA;
 8002826:	687b      	ldr	r3, [r7, #4]
 8002828:	2206      	movs	r2, #6
 800282a:	721a      	strb	r2, [r3, #8]
      }
      else
      {
        p_cmd->state = CMD_STATE_WAIT_CHECKSUM;
      }
      break;
 800282c:	e03a      	b.n	80028a4 <cmdReceivePacket+0x1bc>
        p_cmd->state = CMD_STATE_WAIT_CHECKSUM;
 800282e:	687b      	ldr	r3, [r7, #4]
 8002830:	2207      	movs	r2, #7
 8002832:	721a      	strb	r2, [r3, #8]
      break;
 8002834:	e036      	b.n	80028a4 <cmdReceivePacket+0x1bc>

    case CMD_STATE_WAIT_DATA:
      p_cmd->rx_packet.data[p_cmd->index] = rx_data;
 8002836:	687b      	ldr	r3, [r7, #4]
 8002838:	f8d3 2428 	ldr.w	r2, [r3, #1064]	; 0x428
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	691b      	ldr	r3, [r3, #16]
 8002840:	4413      	add	r3, r2
 8002842:	7bba      	ldrb	r2, [r7, #14]
 8002844:	701a      	strb	r2, [r3, #0]
      p_cmd->rx_packet.check_sum ^= rx_data;
 8002846:	687b      	ldr	r3, [r7, #4]
 8002848:	7f9a      	ldrb	r2, [r3, #30]
 800284a:	7bbb      	ldrb	r3, [r7, #14]
 800284c:	4053      	eors	r3, r2
 800284e:	b2da      	uxtb	r2, r3
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	779a      	strb	r2, [r3, #30]
      p_cmd->index++;
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	691b      	ldr	r3, [r3, #16]
 8002858:	1c5a      	adds	r2, r3, #1
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	611a      	str	r2, [r3, #16]
      if (p_cmd->index == p_cmd->rx_packet.length)
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	691b      	ldr	r3, [r3, #16]
 8002862:	687a      	ldr	r2, [r7, #4]
 8002864:	8b92      	ldrh	r2, [r2, #28]
 8002866:	4293      	cmp	r3, r2
 8002868:	d11b      	bne.n	80028a2 <cmdReceivePacket+0x1ba>
      {
        p_cmd->state = CMD_STATE_WAIT_CHECKSUM;
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	2207      	movs	r2, #7
 800286e:	721a      	strb	r2, [r3, #8]
      }
      break;
 8002870:	e017      	b.n	80028a2 <cmdReceivePacket+0x1ba>

    case CMD_STATE_WAIT_CHECKSUM:
      p_cmd->rx_packet.check_sum_recv = rx_data;
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	7bba      	ldrb	r2, [r7, #14]
 8002876:	77da      	strb	r2, [r3, #31]
      p_cmd->state = CMD_STATE_WAIT_ETX;
 8002878:	687b      	ldr	r3, [r7, #4]
 800287a:	2208      	movs	r2, #8
 800287c:	721a      	strb	r2, [r3, #8]
      break;
 800287e:	e011      	b.n	80028a4 <cmdReceivePacket+0x1bc>

    case CMD_STATE_WAIT_ETX:
      if (rx_data == CMD_ETX)
 8002880:	7bbb      	ldrb	r3, [r7, #14]
 8002882:	2b03      	cmp	r3, #3
 8002884:	d107      	bne.n	8002896 <cmdReceivePacket+0x1ae>
      {
        if (p_cmd->rx_packet.check_sum == p_cmd->rx_packet.check_sum_recv)
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	7f9a      	ldrb	r2, [r3, #30]
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	7fdb      	ldrb	r3, [r3, #31]
 800288e:	429a      	cmp	r2, r3
 8002890:	d101      	bne.n	8002896 <cmdReceivePacket+0x1ae>
        {
          ret = true;
 8002892:	2301      	movs	r3, #1
 8002894:	73fb      	strb	r3, [r7, #15]
        }
      }
      p_cmd->state = CMD_STATE_WAIT_STX;
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	2200      	movs	r2, #0
 800289a:	721a      	strb	r2, [r3, #8]
      break;
 800289c:	e002      	b.n	80028a4 <cmdReceivePacket+0x1bc>
      break;
 800289e:	bf00      	nop
 80028a0:	e000      	b.n	80028a4 <cmdReceivePacket+0x1bc>
      break;
 80028a2:	bf00      	nop
  }

  return ret;
 80028a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80028a6:	4618      	mov	r0, r3
 80028a8:	3710      	adds	r7, #16
 80028aa:	46bd      	mov	sp, r7
 80028ac:	bd80      	pop	{r7, pc}
 80028ae:	bf00      	nop

080028b0 <cmdSendResp>:

  uartWrite(p_cmd->ch, p_cmd->tx_packet.buffer, index);
}

void cmdSendResp(cmd_t *p_cmd, uint8_t cmd, uint8_t err_code, uint8_t *p_data, uint32_t length)
{
 80028b0:	b580      	push	{r7, lr}
 80028b2:	b088      	sub	sp, #32
 80028b4:	af00      	add	r7, sp, #0
 80028b6:	60f8      	str	r0, [r7, #12]
 80028b8:	607b      	str	r3, [r7, #4]
 80028ba:	460b      	mov	r3, r1
 80028bc:	72fb      	strb	r3, [r7, #11]
 80028be:	4613      	mov	r3, r2
 80028c0:	72bb      	strb	r3, [r7, #10]
  uint32_t index;


  index = 0;
 80028c2:	2300      	movs	r3, #0
 80028c4:	61fb      	str	r3, [r7, #28]

  p_cmd->tx_packet.buffer[index++] = CMD_STX;
 80028c6:	69fb      	ldr	r3, [r7, #28]
 80028c8:	1c5a      	adds	r2, r3, #1
 80028ca:	61fa      	str	r2, [r7, #28]
 80028cc:	68fa      	ldr	r2, [r7, #12]
 80028ce:	4413      	add	r3, r2
 80028d0:	2202      	movs	r2, #2
 80028d2:	f883 2434 	strb.w	r2, [r3, #1076]	; 0x434
  p_cmd->tx_packet.buffer[index++] = cmd;
 80028d6:	69fb      	ldr	r3, [r7, #28]
 80028d8:	1c5a      	adds	r2, r3, #1
 80028da:	61fa      	str	r2, [r7, #28]
 80028dc:	68fa      	ldr	r2, [r7, #12]
 80028de:	4413      	add	r3, r2
 80028e0:	7afa      	ldrb	r2, [r7, #11]
 80028e2:	f883 2434 	strb.w	r2, [r3, #1076]	; 0x434
  p_cmd->tx_packet.buffer[index++] = CMD_DIR_S_TO_M;
 80028e6:	69fb      	ldr	r3, [r7, #28]
 80028e8:	1c5a      	adds	r2, r3, #1
 80028ea:	61fa      	str	r2, [r7, #28]
 80028ec:	68fa      	ldr	r2, [r7, #12]
 80028ee:	4413      	add	r3, r2
 80028f0:	2201      	movs	r2, #1
 80028f2:	f883 2434 	strb.w	r2, [r3, #1076]	; 0x434
  p_cmd->tx_packet.buffer[index++] = err_code;
 80028f6:	69fb      	ldr	r3, [r7, #28]
 80028f8:	1c5a      	adds	r2, r3, #1
 80028fa:	61fa      	str	r2, [r7, #28]
 80028fc:	68fa      	ldr	r2, [r7, #12]
 80028fe:	4413      	add	r3, r2
 8002900:	7aba      	ldrb	r2, [r7, #10]
 8002902:	f883 2434 	strb.w	r2, [r3, #1076]	; 0x434
  p_cmd->tx_packet.buffer[index++] = (length >> 0) & 0xFF;
 8002906:	69fb      	ldr	r3, [r7, #28]
 8002908:	1c5a      	adds	r2, r3, #1
 800290a:	61fa      	str	r2, [r7, #28]
 800290c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800290e:	b2d1      	uxtb	r1, r2
 8002910:	68fa      	ldr	r2, [r7, #12]
 8002912:	4413      	add	r3, r2
 8002914:	460a      	mov	r2, r1
 8002916:	f883 2434 	strb.w	r2, [r3, #1076]	; 0x434
  p_cmd->tx_packet.buffer[index++] = (length >> 8) & 0xFF;
 800291a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800291c:	0a19      	lsrs	r1, r3, #8
 800291e:	69fb      	ldr	r3, [r7, #28]
 8002920:	1c5a      	adds	r2, r3, #1
 8002922:	61fa      	str	r2, [r7, #28]
 8002924:	b2c9      	uxtb	r1, r1
 8002926:	68fa      	ldr	r2, [r7, #12]
 8002928:	4413      	add	r3, r2
 800292a:	460a      	mov	r2, r1
 800292c:	f883 2434 	strb.w	r2, [r3, #1076]	; 0x434

  for (int i=0; i<length; i++)
 8002930:	2300      	movs	r3, #0
 8002932:	61bb      	str	r3, [r7, #24]
 8002934:	e00e      	b.n	8002954 <cmdSendResp+0xa4>
  {
    p_cmd->tx_packet.buffer[index++] = p_data[i];
 8002936:	69bb      	ldr	r3, [r7, #24]
 8002938:	687a      	ldr	r2, [r7, #4]
 800293a:	441a      	add	r2, r3
 800293c:	69fb      	ldr	r3, [r7, #28]
 800293e:	1c59      	adds	r1, r3, #1
 8002940:	61f9      	str	r1, [r7, #28]
 8002942:	7811      	ldrb	r1, [r2, #0]
 8002944:	68fa      	ldr	r2, [r7, #12]
 8002946:	4413      	add	r3, r2
 8002948:	460a      	mov	r2, r1
 800294a:	f883 2434 	strb.w	r2, [r3, #1076]	; 0x434
  for (int i=0; i<length; i++)
 800294e:	69bb      	ldr	r3, [r7, #24]
 8002950:	3301      	adds	r3, #1
 8002952:	61bb      	str	r3, [r7, #24]
 8002954:	69bb      	ldr	r3, [r7, #24]
 8002956:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8002958:	429a      	cmp	r2, r3
 800295a:	d8ec      	bhi.n	8002936 <cmdSendResp+0x86>
  }

  uint8_t check_sum = 0;
 800295c:	2300      	movs	r3, #0
 800295e:	75fb      	strb	r3, [r7, #23]

  for (int i=0; i<length + 5; i++)
 8002960:	2300      	movs	r3, #0
 8002962:	613b      	str	r3, [r7, #16]
 8002964:	e00b      	b.n	800297e <cmdSendResp+0xce>
  {
    check_sum ^= p_cmd->tx_packet.buffer[i+1];
 8002966:	693b      	ldr	r3, [r7, #16]
 8002968:	3301      	adds	r3, #1
 800296a:	68fa      	ldr	r2, [r7, #12]
 800296c:	4413      	add	r3, r2
 800296e:	f893 2434 	ldrb.w	r2, [r3, #1076]	; 0x434
 8002972:	7dfb      	ldrb	r3, [r7, #23]
 8002974:	4053      	eors	r3, r2
 8002976:	75fb      	strb	r3, [r7, #23]
  for (int i=0; i<length + 5; i++)
 8002978:	693b      	ldr	r3, [r7, #16]
 800297a:	3301      	adds	r3, #1
 800297c:	613b      	str	r3, [r7, #16]
 800297e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002980:	1d5a      	adds	r2, r3, #5
 8002982:	693b      	ldr	r3, [r7, #16]
 8002984:	429a      	cmp	r2, r3
 8002986:	d8ee      	bhi.n	8002966 <cmdSendResp+0xb6>
  }
  p_cmd->tx_packet.buffer[index++] = check_sum;
 8002988:	69fb      	ldr	r3, [r7, #28]
 800298a:	1c5a      	adds	r2, r3, #1
 800298c:	61fa      	str	r2, [r7, #28]
 800298e:	68fa      	ldr	r2, [r7, #12]
 8002990:	4413      	add	r3, r2
 8002992:	7dfa      	ldrb	r2, [r7, #23]
 8002994:	f883 2434 	strb.w	r2, [r3, #1076]	; 0x434
  p_cmd->tx_packet.buffer[index++] = CMD_ETX;
 8002998:	69fb      	ldr	r3, [r7, #28]
 800299a:	1c5a      	adds	r2, r3, #1
 800299c:	61fa      	str	r2, [r7, #28]
 800299e:	68fa      	ldr	r2, [r7, #12]
 80029a0:	4413      	add	r3, r2
 80029a2:	2203      	movs	r2, #3
 80029a4:	f883 2434 	strb.w	r2, [r3, #1076]	; 0x434


  uartWrite(p_cmd->ch, p_cmd->tx_packet.buffer, index);
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	7818      	ldrb	r0, [r3, #0]
 80029ac:	68fb      	ldr	r3, [r7, #12]
 80029ae:	f203 4334 	addw	r3, r3, #1076	; 0x434
 80029b2:	69fa      	ldr	r2, [r7, #28]
 80029b4:	4619      	mov	r1, r3
 80029b6:	f000 fd0f 	bl	80033d8 <uartWrite>
}
 80029ba:	bf00      	nop
 80029bc:	3720      	adds	r7, #32
 80029be:	46bd      	mov	sp, r7
 80029c0:	bd80      	pop	{r7, pc}
	...

080029c4 <flashInit>:
static void cliFlash(cli_args_t *args);
#endif


bool flashInit(void)
{
 80029c4:	b580      	push	{r7, lr}
 80029c6:	af00      	add	r7, sp, #0

#ifdef _USE_HW_CLI
  cliAdd("flash", cliFlash);
 80029c8:	4903      	ldr	r1, [pc, #12]	; (80029d8 <flashInit+0x14>)
 80029ca:	4804      	ldr	r0, [pc, #16]	; (80029dc <flashInit+0x18>)
 80029cc:	f7ff fd2a 	bl	8002424 <cliAdd>
#endif

  return true;
 80029d0:	2301      	movs	r3, #1
}
 80029d2:	4618      	mov	r0, r3
 80029d4:	bd80      	pop	{r7, pc}
 80029d6:	bf00      	nop
 80029d8:	08002ba1 	.word	0x08002ba1
 80029dc:	0800be90 	.word	0x0800be90

080029e0 <flashErase>:

bool flashErase(uint32_t addr, uint32_t length)
{
 80029e0:	b580      	push	{r7, lr}
 80029e2:	b08c      	sub	sp, #48	; 0x30
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]
 80029e8:	6039      	str	r1, [r7, #0]
  bool ret = false;
 80029ea:	2300      	movs	r3, #0
 80029ec:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  HAL_StatusTypeDef status;
  FLASH_EraseInitTypeDef init;
  uint32_t page_error;

  int16_t  start_sector_num = -1;
 80029f0:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80029f4:	85bb      	strh	r3, [r7, #44]	; 0x2c
  uint32_t sector_count = 0;
 80029f6:	2300      	movs	r3, #0
 80029f8:	62bb      	str	r3, [r7, #40]	; 0x28



  for (int i=0; i<FLASH_SECTOR_MAX; i++)
 80029fa:	2300      	movs	r3, #0
 80029fc:	627b      	str	r3, [r7, #36]	; 0x24
 80029fe:	e015      	b.n	8002a2c <flashErase+0x4c>
  {
    if (flashInSector(i, addr, length) == true)
 8002a00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a02:	b29b      	uxth	r3, r3
 8002a04:	683a      	ldr	r2, [r7, #0]
 8002a06:	6879      	ldr	r1, [r7, #4]
 8002a08:	4618      	mov	r0, r3
 8002a0a:	f000 f871 	bl	8002af0 <flashInSector>
 8002a0e:	4603      	mov	r3, r0
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d008      	beq.n	8002a26 <flashErase+0x46>
    {
      if (start_sector_num < 0)
 8002a14:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
 8002a18:	2b00      	cmp	r3, #0
 8002a1a:	da01      	bge.n	8002a20 <flashErase+0x40>
      {
        start_sector_num = i;
 8002a1c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a1e:	85bb      	strh	r3, [r7, #44]	; 0x2c
      }
      sector_count++;
 8002a20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a22:	3301      	adds	r3, #1
 8002a24:	62bb      	str	r3, [r7, #40]	; 0x28
  for (int i=0; i<FLASH_SECTOR_MAX; i++)
 8002a26:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a28:	3301      	adds	r3, #1
 8002a2a:	627b      	str	r3, [r7, #36]	; 0x24
 8002a2c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a2e:	2b07      	cmp	r3, #7
 8002a30:	dde6      	ble.n	8002a00 <flashErase+0x20>
    }
  }


  if (sector_count > 0)
 8002a32:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d020      	beq.n	8002a7a <flashErase+0x9a>
  {
    HAL_FLASH_Unlock();
 8002a38:	f002 f85e 	bl	8004af8 <HAL_FLASH_Unlock>

    init.TypeErase   = FLASH_TYPEERASE_SECTORS;
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	60fb      	str	r3, [r7, #12]
    init.Banks       = FLASH_BANK_1;
 8002a40:	2301      	movs	r3, #1
 8002a42:	613b      	str	r3, [r7, #16]
    init.Sector      = start_sector_num;
 8002a44:	f9b7 302c 	ldrsh.w	r3, [r7, #44]	; 0x2c
 8002a48:	617b      	str	r3, [r7, #20]
    init.NbSectors   = sector_count;
 8002a4a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a4c:	61bb      	str	r3, [r7, #24]
    init.VoltageRange = FLASH_VOLTAGE_RANGE_3;
 8002a4e:	2302      	movs	r3, #2
 8002a50:	61fb      	str	r3, [r7, #28]

    status = HAL_FLASHEx_Erase(&init, &page_error);
 8002a52:	f107 0208 	add.w	r2, r7, #8
 8002a56:	f107 030c 	add.w	r3, r7, #12
 8002a5a:	4611      	mov	r1, r2
 8002a5c:	4618      	mov	r0, r3
 8002a5e:	f002 f9bd 	bl	8004ddc <HAL_FLASHEx_Erase>
 8002a62:	4603      	mov	r3, r0
 8002a64:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
    if (status == HAL_OK)
 8002a68:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d102      	bne.n	8002a76 <flashErase+0x96>
    {
      ret = true;
 8002a70:	2301      	movs	r3, #1
 8002a72:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    }

    HAL_FLASH_Lock();
 8002a76:	f002 f861 	bl	8004b3c <HAL_FLASH_Lock>
  }

  return ret;
 8002a7a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 8002a7e:	4618      	mov	r0, r3
 8002a80:	3730      	adds	r7, #48	; 0x30
 8002a82:	46bd      	mov	sp, r7
 8002a84:	bd80      	pop	{r7, pc}

08002a86 <flashWrite>:

bool flashWrite(uint32_t addr, uint8_t *p_data, uint32_t length)
{
 8002a86:	b5b0      	push	{r4, r5, r7, lr}
 8002a88:	b088      	sub	sp, #32
 8002a8a:	af00      	add	r7, sp, #0
 8002a8c:	60f8      	str	r0, [r7, #12]
 8002a8e:	60b9      	str	r1, [r7, #8]
 8002a90:	607a      	str	r2, [r7, #4]
  bool ret = true;
 8002a92:	2301      	movs	r3, #1
 8002a94:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status;


  HAL_FLASH_Unlock();
 8002a96:	f002 f82f 	bl	8004af8 <HAL_FLASH_Unlock>

  for (int i=0; i<length; i+=1)
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	61bb      	str	r3, [r7, #24]
 8002a9e:	e01b      	b.n	8002ad8 <flashWrite+0x52>
  {
    uint16_t data;

    data  = p_data[i+0] << 0;
 8002aa0:	69bb      	ldr	r3, [r7, #24]
 8002aa2:	68ba      	ldr	r2, [r7, #8]
 8002aa4:	4413      	add	r3, r2
 8002aa6:	781b      	ldrb	r3, [r3, #0]
 8002aa8:	82fb      	strh	r3, [r7, #22]

    status = HAL_FLASH_Program(FLASH_TYPEPROGRAM_BYTE, addr + i, (uint64_t)data);
 8002aaa:	69ba      	ldr	r2, [r7, #24]
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	18d1      	adds	r1, r2, r3
 8002ab0:	8afb      	ldrh	r3, [r7, #22]
 8002ab2:	2200      	movs	r2, #0
 8002ab4:	461c      	mov	r4, r3
 8002ab6:	4615      	mov	r5, r2
 8002ab8:	4622      	mov	r2, r4
 8002aba:	462b      	mov	r3, r5
 8002abc:	2000      	movs	r0, #0
 8002abe:	f001 ffc7 	bl	8004a50 <HAL_FLASH_Program>
 8002ac2:	4603      	mov	r3, r0
 8002ac4:	757b      	strb	r3, [r7, #21]
    if (status != HAL_OK)
 8002ac6:	7d7b      	ldrb	r3, [r7, #21]
 8002ac8:	2b00      	cmp	r3, #0
 8002aca:	d002      	beq.n	8002ad2 <flashWrite+0x4c>
    {
      ret = false;
 8002acc:	2300      	movs	r3, #0
 8002ace:	77fb      	strb	r3, [r7, #31]
      break;
 8002ad0:	e006      	b.n	8002ae0 <flashWrite+0x5a>
  for (int i=0; i<length; i+=1)
 8002ad2:	69bb      	ldr	r3, [r7, #24]
 8002ad4:	3301      	adds	r3, #1
 8002ad6:	61bb      	str	r3, [r7, #24]
 8002ad8:	69bb      	ldr	r3, [r7, #24]
 8002ada:	687a      	ldr	r2, [r7, #4]
 8002adc:	429a      	cmp	r2, r3
 8002ade:	d8df      	bhi.n	8002aa0 <flashWrite+0x1a>
    }
  }

  HAL_FLASH_Lock();
 8002ae0:	f002 f82c 	bl	8004b3c <HAL_FLASH_Lock>

  return ret;
 8002ae4:	7ffb      	ldrb	r3, [r7, #31]
}
 8002ae6:	4618      	mov	r0, r3
 8002ae8:	3720      	adds	r7, #32
 8002aea:	46bd      	mov	sp, r7
 8002aec:	bdb0      	pop	{r4, r5, r7, pc}
	...

08002af0 <flashInSector>:

  return ret;
}

bool flashInSector(uint16_t sector_num, uint32_t addr, uint32_t length)
{
 8002af0:	b480      	push	{r7}
 8002af2:	b08b      	sub	sp, #44	; 0x2c
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	4603      	mov	r3, r0
 8002af8:	60b9      	str	r1, [r7, #8]
 8002afa:	607a      	str	r2, [r7, #4]
 8002afc:	81fb      	strh	r3, [r7, #14]
  bool ret = false;
 8002afe:	2300      	movs	r3, #0
 8002b00:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t sector_end;
  uint32_t flash_start;
  uint32_t flash_end;


  sector_start = flash_tbl[sector_num].addr;
 8002b04:	89fb      	ldrh	r3, [r7, #14]
 8002b06:	4a25      	ldr	r2, [pc, #148]	; (8002b9c <flashInSector+0xac>)
 8002b08:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002b0c:	623b      	str	r3, [r7, #32]
  sector_end   = flash_tbl[sector_num].addr + flash_tbl[sector_num].length - 1;
 8002b0e:	89fb      	ldrh	r3, [r7, #14]
 8002b10:	4a22      	ldr	r2, [pc, #136]	; (8002b9c <flashInSector+0xac>)
 8002b12:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8002b16:	89fb      	ldrh	r3, [r7, #14]
 8002b18:	4920      	ldr	r1, [pc, #128]	; (8002b9c <flashInSector+0xac>)
 8002b1a:	00db      	lsls	r3, r3, #3
 8002b1c:	440b      	add	r3, r1
 8002b1e:	685b      	ldr	r3, [r3, #4]
 8002b20:	4413      	add	r3, r2
 8002b22:	3b01      	subs	r3, #1
 8002b24:	61fb      	str	r3, [r7, #28]
  flash_start  = addr;
 8002b26:	68bb      	ldr	r3, [r7, #8]
 8002b28:	61bb      	str	r3, [r7, #24]
  flash_end    = addr + length - 1;
 8002b2a:	68ba      	ldr	r2, [r7, #8]
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	4413      	add	r3, r2
 8002b30:	3b01      	subs	r3, #1
 8002b32:	617b      	str	r3, [r7, #20]


  if (sector_start >= flash_start && sector_start <= flash_end)
 8002b34:	6a3a      	ldr	r2, [r7, #32]
 8002b36:	69bb      	ldr	r3, [r7, #24]
 8002b38:	429a      	cmp	r2, r3
 8002b3a:	d306      	bcc.n	8002b4a <flashInSector+0x5a>
 8002b3c:	6a3a      	ldr	r2, [r7, #32]
 8002b3e:	697b      	ldr	r3, [r7, #20]
 8002b40:	429a      	cmp	r2, r3
 8002b42:	d802      	bhi.n	8002b4a <flashInSector+0x5a>
  {
    ret = true;
 8002b44:	2301      	movs	r3, #1
 8002b46:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (sector_end >= flash_start && sector_end <= flash_end)
 8002b4a:	69fa      	ldr	r2, [r7, #28]
 8002b4c:	69bb      	ldr	r3, [r7, #24]
 8002b4e:	429a      	cmp	r2, r3
 8002b50:	d306      	bcc.n	8002b60 <flashInSector+0x70>
 8002b52:	69fa      	ldr	r2, [r7, #28]
 8002b54:	697b      	ldr	r3, [r7, #20]
 8002b56:	429a      	cmp	r2, r3
 8002b58:	d802      	bhi.n	8002b60 <flashInSector+0x70>
  {
    ret = true;
 8002b5a:	2301      	movs	r3, #1
 8002b5c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (flash_start >= sector_start && flash_start <= sector_end)
 8002b60:	69ba      	ldr	r2, [r7, #24]
 8002b62:	6a3b      	ldr	r3, [r7, #32]
 8002b64:	429a      	cmp	r2, r3
 8002b66:	d306      	bcc.n	8002b76 <flashInSector+0x86>
 8002b68:	69ba      	ldr	r2, [r7, #24]
 8002b6a:	69fb      	ldr	r3, [r7, #28]
 8002b6c:	429a      	cmp	r2, r3
 8002b6e:	d802      	bhi.n	8002b76 <flashInSector+0x86>
  {
    ret = true;
 8002b70:	2301      	movs	r3, #1
 8002b72:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (flash_end >= sector_start && flash_end <= sector_end)
 8002b76:	697a      	ldr	r2, [r7, #20]
 8002b78:	6a3b      	ldr	r3, [r7, #32]
 8002b7a:	429a      	cmp	r2, r3
 8002b7c:	d306      	bcc.n	8002b8c <flashInSector+0x9c>
 8002b7e:	697a      	ldr	r2, [r7, #20]
 8002b80:	69fb      	ldr	r3, [r7, #28]
 8002b82:	429a      	cmp	r2, r3
 8002b84:	d802      	bhi.n	8002b8c <flashInSector+0x9c>
  {
    ret = true;
 8002b86:	2301      	movs	r3, #1
 8002b88:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  return ret;
 8002b8c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8002b90:	4618      	mov	r0, r3
 8002b92:	372c      	adds	r7, #44	; 0x2c
 8002b94:	46bd      	mov	sp, r7
 8002b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b9a:	4770      	bx	lr
 8002b9c:	20000228 	.word	0x20000228

08002ba0 <cliFlash>:



#ifdef _USE_HW_CLI
void cliFlash(cli_args_t *args)
{
 8002ba0:	b580      	push	{r7, lr}
 8002ba2:	b08c      	sub	sp, #48	; 0x30
 8002ba4:	af00      	add	r7, sp, #0
 8002ba6:	6078      	str	r0, [r7, #4]
  bool ret = false;
 8002ba8:	2300      	movs	r3, #0
 8002baa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f



  if (args->argc == 1 && args->isStr(0, "info") == true)
 8002bae:	687b      	ldr	r3, [r7, #4]
 8002bb0:	881b      	ldrh	r3, [r3, #0]
 8002bb2:	2b01      	cmp	r3, #1
 8002bb4:	d121      	bne.n	8002bfa <cliFlash+0x5a>
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	695b      	ldr	r3, [r3, #20]
 8002bba:	495c      	ldr	r1, [pc, #368]	; (8002d2c <cliFlash+0x18c>)
 8002bbc:	2000      	movs	r0, #0
 8002bbe:	4798      	blx	r3
 8002bc0:	4603      	mov	r3, r0
 8002bc2:	2b00      	cmp	r3, #0
 8002bc4:	d019      	beq.n	8002bfa <cliFlash+0x5a>
  {
    for (int i=0; i<FLASH_SECTOR_MAX; i++)
 8002bc6:	2300      	movs	r3, #0
 8002bc8:	62bb      	str	r3, [r7, #40]	; 0x28
 8002bca:	e010      	b.n	8002bee <cliFlash+0x4e>
    {
      cliPrintf("0x%X : %dKB\n", flash_tbl[i].addr, flash_tbl[i].length/1024);
 8002bcc:	4a58      	ldr	r2, [pc, #352]	; (8002d30 <cliFlash+0x190>)
 8002bce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002bd0:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 8002bd4:	4a56      	ldr	r2, [pc, #344]	; (8002d30 <cliFlash+0x190>)
 8002bd6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002bd8:	00db      	lsls	r3, r3, #3
 8002bda:	4413      	add	r3, r2
 8002bdc:	685b      	ldr	r3, [r3, #4]
 8002bde:	0a9b      	lsrs	r3, r3, #10
 8002be0:	461a      	mov	r2, r3
 8002be2:	4854      	ldr	r0, [pc, #336]	; (8002d34 <cliFlash+0x194>)
 8002be4:	f7ff fb0e 	bl	8002204 <cliPrintf>
    for (int i=0; i<FLASH_SECTOR_MAX; i++)
 8002be8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002bea:	3301      	adds	r3, #1
 8002bec:	62bb      	str	r3, [r7, #40]	; 0x28
 8002bee:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002bf0:	2b07      	cmp	r3, #7
 8002bf2:	ddeb      	ble.n	8002bcc <cliFlash+0x2c>
    }

    ret = true;
 8002bf4:	2301      	movs	r3, #1
 8002bf6:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  if (args->argc == 3 && args->isStr(0, "read") == true)
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	881b      	ldrh	r3, [r3, #0]
 8002bfe:	2b03      	cmp	r3, #3
 8002c00:	d12b      	bne.n	8002c5a <cliFlash+0xba>
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	695b      	ldr	r3, [r3, #20]
 8002c06:	494c      	ldr	r1, [pc, #304]	; (8002d38 <cliFlash+0x198>)
 8002c08:	2000      	movs	r0, #0
 8002c0a:	4798      	blx	r3
 8002c0c:	4603      	mov	r3, r0
 8002c0e:	2b00      	cmp	r3, #0
 8002c10:	d023      	beq.n	8002c5a <cliFlash+0xba>
  {
    uint32_t addr;
    uint32_t length;

    addr   = (uint32_t)args->getData(1);
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	689b      	ldr	r3, [r3, #8]
 8002c16:	2001      	movs	r0, #1
 8002c18:	4798      	blx	r3
 8002c1a:	4603      	mov	r3, r0
 8002c1c:	623b      	str	r3, [r7, #32]
    length = (uint32_t)args->getData(2);
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	689b      	ldr	r3, [r3, #8]
 8002c22:	2002      	movs	r0, #2
 8002c24:	4798      	blx	r3
 8002c26:	4603      	mov	r3, r0
 8002c28:	61fb      	str	r3, [r7, #28]

    for (int i=0; i<length; i++)
 8002c2a:	2300      	movs	r3, #0
 8002c2c:	627b      	str	r3, [r7, #36]	; 0x24
 8002c2e:	e00d      	b.n	8002c4c <cliFlash+0xac>
    {
      cliPrintf("0x%X : 0x%X\n", addr+i, *((uint8_t *)(addr+i)));
 8002c30:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002c32:	6a3b      	ldr	r3, [r7, #32]
 8002c34:	18d1      	adds	r1, r2, r3
 8002c36:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002c38:	6a3b      	ldr	r3, [r7, #32]
 8002c3a:	4413      	add	r3, r2
 8002c3c:	781b      	ldrb	r3, [r3, #0]
 8002c3e:	461a      	mov	r2, r3
 8002c40:	483e      	ldr	r0, [pc, #248]	; (8002d3c <cliFlash+0x19c>)
 8002c42:	f7ff fadf 	bl	8002204 <cliPrintf>
    for (int i=0; i<length; i++)
 8002c46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c48:	3301      	adds	r3, #1
 8002c4a:	627b      	str	r3, [r7, #36]	; 0x24
 8002c4c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c4e:	69fa      	ldr	r2, [r7, #28]
 8002c50:	429a      	cmp	r2, r3
 8002c52:	d8ed      	bhi.n	8002c30 <cliFlash+0x90>
    }

    ret = true;
 8002c54:	2301      	movs	r3, #1
 8002c56:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  if (args->argc == 3 && args->isStr(0, "erase") == true)
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	881b      	ldrh	r3, [r3, #0]
 8002c5e:	2b03      	cmp	r3, #3
 8002c60:	d121      	bne.n	8002ca6 <cliFlash+0x106>
 8002c62:	687b      	ldr	r3, [r7, #4]
 8002c64:	695b      	ldr	r3, [r3, #20]
 8002c66:	4936      	ldr	r1, [pc, #216]	; (8002d40 <cliFlash+0x1a0>)
 8002c68:	2000      	movs	r0, #0
 8002c6a:	4798      	blx	r3
 8002c6c:	4603      	mov	r3, r0
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d019      	beq.n	8002ca6 <cliFlash+0x106>
  {
    uint32_t addr;
    uint32_t length;

    addr   = (uint32_t)args->getData(1);
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	689b      	ldr	r3, [r3, #8]
 8002c76:	2001      	movs	r0, #1
 8002c78:	4798      	blx	r3
 8002c7a:	4603      	mov	r3, r0
 8002c7c:	61bb      	str	r3, [r7, #24]
    length = (uint32_t)args->getData(2);
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	689b      	ldr	r3, [r3, #8]
 8002c82:	2002      	movs	r0, #2
 8002c84:	4798      	blx	r3
 8002c86:	4603      	mov	r3, r0
 8002c88:	617b      	str	r3, [r7, #20]

    if (flashErase(addr, length) == true)
 8002c8a:	6979      	ldr	r1, [r7, #20]
 8002c8c:	69b8      	ldr	r0, [r7, #24]
 8002c8e:	f7ff fea7 	bl	80029e0 <flashErase>
 8002c92:	4603      	mov	r3, r0
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d003      	beq.n	8002ca0 <cliFlash+0x100>
    {
      cliPrintf("Erase OK\n");
 8002c98:	482a      	ldr	r0, [pc, #168]	; (8002d44 <cliFlash+0x1a4>)
 8002c9a:	f7ff fab3 	bl	8002204 <cliPrintf>
 8002c9e:	e002      	b.n	8002ca6 <cliFlash+0x106>
    }
    else
    {
      cliPrintf("Erase Fail\n");
 8002ca0:	4829      	ldr	r0, [pc, #164]	; (8002d48 <cliFlash+0x1a8>)
 8002ca2:	f7ff faaf 	bl	8002204 <cliPrintf>
    }
  }

  if (args->argc == 3 && args->isStr(0, "write") == true)
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	881b      	ldrh	r3, [r3, #0]
 8002caa:	2b03      	cmp	r3, #3
 8002cac:	d127      	bne.n	8002cfe <cliFlash+0x15e>
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	695b      	ldr	r3, [r3, #20]
 8002cb2:	4926      	ldr	r1, [pc, #152]	; (8002d4c <cliFlash+0x1ac>)
 8002cb4:	2000      	movs	r0, #0
 8002cb6:	4798      	blx	r3
 8002cb8:	4603      	mov	r3, r0
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d01f      	beq.n	8002cfe <cliFlash+0x15e>
  {
    uint32_t addr;
    uint32_t data;

    addr   = (uint32_t)args->getData(1);
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	689b      	ldr	r3, [r3, #8]
 8002cc2:	2001      	movs	r0, #1
 8002cc4:	4798      	blx	r3
 8002cc6:	4603      	mov	r3, r0
 8002cc8:	613b      	str	r3, [r7, #16]
    data   = (uint32_t)args->getData(2);
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	689b      	ldr	r3, [r3, #8]
 8002cce:	2002      	movs	r0, #2
 8002cd0:	4798      	blx	r3
 8002cd2:	4603      	mov	r3, r0
 8002cd4:	60fb      	str	r3, [r7, #12]

    if (flashWrite(addr, (uint8_t *)&data, 4) == true)
 8002cd6:	f107 030c 	add.w	r3, r7, #12
 8002cda:	2204      	movs	r2, #4
 8002cdc:	4619      	mov	r1, r3
 8002cde:	6938      	ldr	r0, [r7, #16]
 8002ce0:	f7ff fed1 	bl	8002a86 <flashWrite>
 8002ce4:	4603      	mov	r3, r0
 8002ce6:	2b00      	cmp	r3, #0
 8002ce8:	d003      	beq.n	8002cf2 <cliFlash+0x152>
    {
      cliPrintf("Write OK\n");
 8002cea:	4819      	ldr	r0, [pc, #100]	; (8002d50 <cliFlash+0x1b0>)
 8002cec:	f7ff fa8a 	bl	8002204 <cliPrintf>
 8002cf0:	e002      	b.n	8002cf8 <cliFlash+0x158>
    }
    else
    {
      cliPrintf("Write Fail\n");
 8002cf2:	4818      	ldr	r0, [pc, #96]	; (8002d54 <cliFlash+0x1b4>)
 8002cf4:	f7ff fa86 	bl	8002204 <cliPrintf>
    }

    ret = true;
 8002cf8:	2301      	movs	r3, #1
 8002cfa:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  }

  if (ret != true)
 8002cfe:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8002d02:	f083 0301 	eor.w	r3, r3, #1
 8002d06:	b2db      	uxtb	r3, r3
 8002d08:	2b00      	cmp	r3, #0
 8002d0a:	d00b      	beq.n	8002d24 <cliFlash+0x184>
  {
    cliPrintf("flash info\n");
 8002d0c:	4812      	ldr	r0, [pc, #72]	; (8002d58 <cliFlash+0x1b8>)
 8002d0e:	f7ff fa79 	bl	8002204 <cliPrintf>
    cliPrintf("flash read  addr length\n");
 8002d12:	4812      	ldr	r0, [pc, #72]	; (8002d5c <cliFlash+0x1bc>)
 8002d14:	f7ff fa76 	bl	8002204 <cliPrintf>
    cliPrintf("flash erase addr length\n");
 8002d18:	4811      	ldr	r0, [pc, #68]	; (8002d60 <cliFlash+0x1c0>)
 8002d1a:	f7ff fa73 	bl	8002204 <cliPrintf>
    cliPrintf("flash write addr data\n");
 8002d1e:	4811      	ldr	r0, [pc, #68]	; (8002d64 <cliFlash+0x1c4>)
 8002d20:	f7ff fa70 	bl	8002204 <cliPrintf>
  }
}
 8002d24:	bf00      	nop
 8002d26:	3730      	adds	r7, #48	; 0x30
 8002d28:	46bd      	mov	sp, r7
 8002d2a:	bd80      	pop	{r7, pc}
 8002d2c:	0800be98 	.word	0x0800be98
 8002d30:	20000228 	.word	0x20000228
 8002d34:	0800bea0 	.word	0x0800bea0
 8002d38:	0800beb0 	.word	0x0800beb0
 8002d3c:	0800beb8 	.word	0x0800beb8
 8002d40:	0800bec8 	.word	0x0800bec8
 8002d44:	0800bed0 	.word	0x0800bed0
 8002d48:	0800bedc 	.word	0x0800bedc
 8002d4c:	0800bee8 	.word	0x0800bee8
 8002d50:	0800bef0 	.word	0x0800bef0
 8002d54:	0800befc 	.word	0x0800befc
 8002d58:	0800bf08 	.word	0x0800bf08
 8002d5c:	0800bf14 	.word	0x0800bf14
 8002d60:	0800bf30 	.word	0x0800bf30
 8002d64:	0800bf4c 	.word	0x0800bf4c

08002d68 <ledInit>:
static void cliLed(cli_args_t *args);
#endif


bool ledInit(void)
{
 8002d68:	b580      	push	{r7, lr}
 8002d6a:	b088      	sub	sp, #32
 8002d6c:	af00      	add	r7, sp, #0
  bool ret = true;
 8002d6e:	2301      	movs	r3, #1
 8002d70:	76fb      	strb	r3, [r7, #27]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d72:	1d3b      	adds	r3, r7, #4
 8002d74:	2200      	movs	r2, #0
 8002d76:	601a      	str	r2, [r3, #0]
 8002d78:	605a      	str	r2, [r3, #4]
 8002d7a:	609a      	str	r2, [r3, #8]
 8002d7c:	60da      	str	r2, [r3, #12]
 8002d7e:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002d80:	2300      	movs	r3, #0
 8002d82:	603b      	str	r3, [r7, #0]
 8002d84:	4b1b      	ldr	r3, [pc, #108]	; (8002df4 <ledInit+0x8c>)
 8002d86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d88:	4a1a      	ldr	r2, [pc, #104]	; (8002df4 <ledInit+0x8c>)
 8002d8a:	f043 0304 	orr.w	r3, r3, #4
 8002d8e:	6313      	str	r3, [r2, #48]	; 0x30
 8002d90:	4b18      	ldr	r3, [pc, #96]	; (8002df4 <ledInit+0x8c>)
 8002d92:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002d94:	f003 0304 	and.w	r3, r3, #4
 8002d98:	603b      	str	r3, [r7, #0]
 8002d9a:	683b      	ldr	r3, [r7, #0]


  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002d9c:	2301      	movs	r3, #1
 8002d9e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002da0:	2300      	movs	r3, #0
 8002da2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002da4:	2300      	movs	r3, #0
 8002da6:	613b      	str	r3, [r7, #16]

  for (int i=0; i<LED_MAX_CH; i++)
 8002da8:	2300      	movs	r3, #0
 8002daa:	61fb      	str	r3, [r7, #28]
 8002dac:	e016      	b.n	8002ddc <ledInit+0x74>
  {
    GPIO_InitStruct.Pin = led_tbl[i].pin;
 8002dae:	4a12      	ldr	r2, [pc, #72]	; (8002df8 <ledInit+0x90>)
 8002db0:	69fb      	ldr	r3, [r7, #28]
 8002db2:	00db      	lsls	r3, r3, #3
 8002db4:	4413      	add	r3, r2
 8002db6:	889b      	ldrh	r3, [r3, #4]
 8002db8:	607b      	str	r3, [r7, #4]
    HAL_GPIO_Init(led_tbl[i].port, &GPIO_InitStruct);
 8002dba:	4a0f      	ldr	r2, [pc, #60]	; (8002df8 <ledInit+0x90>)
 8002dbc:	69fb      	ldr	r3, [r7, #28]
 8002dbe:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002dc2:	1d3a      	adds	r2, r7, #4
 8002dc4:	4611      	mov	r1, r2
 8002dc6:	4618      	mov	r0, r3
 8002dc8:	f002 f92a 	bl	8005020 <HAL_GPIO_Init>

    ledOff(i);
 8002dcc:	69fb      	ldr	r3, [r7, #28]
 8002dce:	b2db      	uxtb	r3, r3
 8002dd0:	4618      	mov	r0, r3
 8002dd2:	f000 f837 	bl	8002e44 <ledOff>
  for (int i=0; i<LED_MAX_CH; i++)
 8002dd6:	69fb      	ldr	r3, [r7, #28]
 8002dd8:	3301      	adds	r3, #1
 8002dda:	61fb      	str	r3, [r7, #28]
 8002ddc:	69fb      	ldr	r3, [r7, #28]
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	dde5      	ble.n	8002dae <ledInit+0x46>
  }

#ifdef _USE_HW_CLI
  cliAdd("led", cliLed);
 8002de2:	4906      	ldr	r1, [pc, #24]	; (8002dfc <ledInit+0x94>)
 8002de4:	4806      	ldr	r0, [pc, #24]	; (8002e00 <ledInit+0x98>)
 8002de6:	f7ff fb1d 	bl	8002424 <cliAdd>
#endif

  return ret;
 8002dea:	7efb      	ldrb	r3, [r7, #27]
}
 8002dec:	4618      	mov	r0, r3
 8002dee:	3720      	adds	r7, #32
 8002df0:	46bd      	mov	sp, r7
 8002df2:	bd80      	pop	{r7, pc}
 8002df4:	40023800 	.word	0x40023800
 8002df8:	20000268 	.word	0x20000268
 8002dfc:	08002ebd 	.word	0x08002ebd
 8002e00:	0800bf64 	.word	0x0800bf64

08002e04 <ledOn>:

void ledOn(uint8_t ch)
{
 8002e04:	b580      	push	{r7, lr}
 8002e06:	b082      	sub	sp, #8
 8002e08:	af00      	add	r7, sp, #0
 8002e0a:	4603      	mov	r3, r0
 8002e0c:	71fb      	strb	r3, [r7, #7]
  if (ch >= LED_MAX_CH) return;
 8002e0e:	79fb      	ldrb	r3, [r7, #7]
 8002e10:	2b00      	cmp	r3, #0
 8002e12:	d111      	bne.n	8002e38 <ledOn+0x34>

  HAL_GPIO_WritePin(led_tbl[ch].port, led_tbl[ch].pin, led_tbl[ch].on_state);
 8002e14:	79fb      	ldrb	r3, [r7, #7]
 8002e16:	4a0a      	ldr	r2, [pc, #40]	; (8002e40 <ledOn+0x3c>)
 8002e18:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8002e1c:	79fb      	ldrb	r3, [r7, #7]
 8002e1e:	4a08      	ldr	r2, [pc, #32]	; (8002e40 <ledOn+0x3c>)
 8002e20:	00db      	lsls	r3, r3, #3
 8002e22:	4413      	add	r3, r2
 8002e24:	8899      	ldrh	r1, [r3, #4]
 8002e26:	79fb      	ldrb	r3, [r7, #7]
 8002e28:	4a05      	ldr	r2, [pc, #20]	; (8002e40 <ledOn+0x3c>)
 8002e2a:	00db      	lsls	r3, r3, #3
 8002e2c:	4413      	add	r3, r2
 8002e2e:	799b      	ldrb	r3, [r3, #6]
 8002e30:	461a      	mov	r2, r3
 8002e32:	f002 fb75 	bl	8005520 <HAL_GPIO_WritePin>
 8002e36:	e000      	b.n	8002e3a <ledOn+0x36>
  if (ch >= LED_MAX_CH) return;
 8002e38:	bf00      	nop
}
 8002e3a:	3708      	adds	r7, #8
 8002e3c:	46bd      	mov	sp, r7
 8002e3e:	bd80      	pop	{r7, pc}
 8002e40:	20000268 	.word	0x20000268

08002e44 <ledOff>:

void ledOff(uint8_t ch)
{
 8002e44:	b580      	push	{r7, lr}
 8002e46:	b082      	sub	sp, #8
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	4603      	mov	r3, r0
 8002e4c:	71fb      	strb	r3, [r7, #7]
  if (ch >= LED_MAX_CH) return;
 8002e4e:	79fb      	ldrb	r3, [r7, #7]
 8002e50:	2b00      	cmp	r3, #0
 8002e52:	d111      	bne.n	8002e78 <ledOff+0x34>

  HAL_GPIO_WritePin(led_tbl[ch].port, led_tbl[ch].pin, led_tbl[ch].off_state);
 8002e54:	79fb      	ldrb	r3, [r7, #7]
 8002e56:	4a0a      	ldr	r2, [pc, #40]	; (8002e80 <ledOff+0x3c>)
 8002e58:	f852 0033 	ldr.w	r0, [r2, r3, lsl #3]
 8002e5c:	79fb      	ldrb	r3, [r7, #7]
 8002e5e:	4a08      	ldr	r2, [pc, #32]	; (8002e80 <ledOff+0x3c>)
 8002e60:	00db      	lsls	r3, r3, #3
 8002e62:	4413      	add	r3, r2
 8002e64:	8899      	ldrh	r1, [r3, #4]
 8002e66:	79fb      	ldrb	r3, [r7, #7]
 8002e68:	4a05      	ldr	r2, [pc, #20]	; (8002e80 <ledOff+0x3c>)
 8002e6a:	00db      	lsls	r3, r3, #3
 8002e6c:	4413      	add	r3, r2
 8002e6e:	79db      	ldrb	r3, [r3, #7]
 8002e70:	461a      	mov	r2, r3
 8002e72:	f002 fb55 	bl	8005520 <HAL_GPIO_WritePin>
 8002e76:	e000      	b.n	8002e7a <ledOff+0x36>
  if (ch >= LED_MAX_CH) return;
 8002e78:	bf00      	nop
}
 8002e7a:	3708      	adds	r7, #8
 8002e7c:	46bd      	mov	sp, r7
 8002e7e:	bd80      	pop	{r7, pc}
 8002e80:	20000268 	.word	0x20000268

08002e84 <ledToggle>:

void ledToggle(uint8_t ch)
{
 8002e84:	b580      	push	{r7, lr}
 8002e86:	b082      	sub	sp, #8
 8002e88:	af00      	add	r7, sp, #0
 8002e8a:	4603      	mov	r3, r0
 8002e8c:	71fb      	strb	r3, [r7, #7]
  if (ch >= LED_MAX_CH) return;
 8002e8e:	79fb      	ldrb	r3, [r7, #7]
 8002e90:	2b00      	cmp	r3, #0
 8002e92:	d10d      	bne.n	8002eb0 <ledToggle+0x2c>

  HAL_GPIO_TogglePin(led_tbl[ch].port, led_tbl[ch].pin);
 8002e94:	79fb      	ldrb	r3, [r7, #7]
 8002e96:	4a08      	ldr	r2, [pc, #32]	; (8002eb8 <ledToggle+0x34>)
 8002e98:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8002e9c:	79fb      	ldrb	r3, [r7, #7]
 8002e9e:	4906      	ldr	r1, [pc, #24]	; (8002eb8 <ledToggle+0x34>)
 8002ea0:	00db      	lsls	r3, r3, #3
 8002ea2:	440b      	add	r3, r1
 8002ea4:	889b      	ldrh	r3, [r3, #4]
 8002ea6:	4619      	mov	r1, r3
 8002ea8:	4610      	mov	r0, r2
 8002eaa:	f002 fb52 	bl	8005552 <HAL_GPIO_TogglePin>
 8002eae:	e000      	b.n	8002eb2 <ledToggle+0x2e>
  if (ch >= LED_MAX_CH) return;
 8002eb0:	bf00      	nop
}
 8002eb2:	3708      	adds	r7, #8
 8002eb4:	46bd      	mov	sp, r7
 8002eb6:	bd80      	pop	{r7, pc}
 8002eb8:	20000268 	.word	0x20000268

08002ebc <cliLed>:


#ifdef _USE_HW_CLI

void cliLed(cli_args_t *args)
{
 8002ebc:	b580      	push	{r7, lr}
 8002ebe:	b086      	sub	sp, #24
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	6078      	str	r0, [r7, #4]
  bool ret = false;
 8002ec4:	2300      	movs	r3, #0
 8002ec6:	75fb      	strb	r3, [r7, #23]


  if (args->argc == 3 && args->isStr(0, "toggle") == true)
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	881b      	ldrh	r3, [r3, #0]
 8002ecc:	2b03      	cmp	r3, #3
 8002ece:	d133      	bne.n	8002f38 <cliLed+0x7c>
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	695b      	ldr	r3, [r3, #20]
 8002ed4:	491f      	ldr	r1, [pc, #124]	; (8002f54 <cliLed+0x98>)
 8002ed6:	2000      	movs	r0, #0
 8002ed8:	4798      	blx	r3
 8002eda:	4603      	mov	r3, r0
 8002edc:	2b00      	cmp	r3, #0
 8002ede:	d02b      	beq.n	8002f38 <cliLed+0x7c>
  {
    uint8_t  led_ch;
    uint32_t toggle_time;
    uint32_t pre_time;

    led_ch      = (uint8_t)args->getData(1);
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	689b      	ldr	r3, [r3, #8]
 8002ee4:	2001      	movs	r0, #1
 8002ee6:	4798      	blx	r3
 8002ee8:	4603      	mov	r3, r0
 8002eea:	75bb      	strb	r3, [r7, #22]
    toggle_time = (uint32_t)args->getData(2);
 8002eec:	687b      	ldr	r3, [r7, #4]
 8002eee:	689b      	ldr	r3, [r3, #8]
 8002ef0:	2002      	movs	r0, #2
 8002ef2:	4798      	blx	r3
 8002ef4:	4603      	mov	r3, r0
 8002ef6:	60fb      	str	r3, [r7, #12]

    if (led_ch > 0)
 8002ef8:	7dbb      	ldrb	r3, [r7, #22]
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d002      	beq.n	8002f04 <cliLed+0x48>
    {
      led_ch--;
 8002efe:	7dbb      	ldrb	r3, [r7, #22]
 8002f00:	3b01      	subs	r3, #1
 8002f02:	75bb      	strb	r3, [r7, #22]
    }

    pre_time = millis();
 8002f04:	f7fe fd3b 	bl	800197e <millis>
 8002f08:	6138      	str	r0, [r7, #16]
    while(cliKeepLoop())
 8002f0a:	e00e      	b.n	8002f2a <cliLed+0x6e>
    {
      if (millis()-pre_time >= toggle_time)
 8002f0c:	f7fe fd37 	bl	800197e <millis>
 8002f10:	4602      	mov	r2, r0
 8002f12:	693b      	ldr	r3, [r7, #16]
 8002f14:	1ad3      	subs	r3, r2, r3
 8002f16:	68fa      	ldr	r2, [r7, #12]
 8002f18:	429a      	cmp	r2, r3
 8002f1a:	d806      	bhi.n	8002f2a <cliLed+0x6e>
      {
        pre_time = millis();
 8002f1c:	f7fe fd2f 	bl	800197e <millis>
 8002f20:	6138      	str	r0, [r7, #16]
        ledToggle(led_ch);
 8002f22:	7dbb      	ldrb	r3, [r7, #22]
 8002f24:	4618      	mov	r0, r3
 8002f26:	f7ff ffad 	bl	8002e84 <ledToggle>
    while(cliKeepLoop())
 8002f2a:	f7ff fa65 	bl	80023f8 <cliKeepLoop>
 8002f2e:	4603      	mov	r3, r0
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d1eb      	bne.n	8002f0c <cliLed+0x50>
      }
    }

    ret = true;
 8002f34:	2301      	movs	r3, #1
 8002f36:	75fb      	strb	r3, [r7, #23]
  }


  if (ret != true)
 8002f38:	7dfb      	ldrb	r3, [r7, #23]
 8002f3a:	f083 0301 	eor.w	r3, r3, #1
 8002f3e:	b2db      	uxtb	r3, r3
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d003      	beq.n	8002f4c <cliLed+0x90>
  {
    cliPrintf("led toggle ch[1~%d] time_ms\n", LED_MAX_CH);
 8002f44:	2101      	movs	r1, #1
 8002f46:	4804      	ldr	r0, [pc, #16]	; (8002f58 <cliLed+0x9c>)
 8002f48:	f7ff f95c 	bl	8002204 <cliPrintf>
  }
}
 8002f4c:	bf00      	nop
 8002f4e:	3718      	adds	r7, #24
 8002f50:	46bd      	mov	sp, r7
 8002f52:	bd80      	pop	{r7, pc}
 8002f54:	0800bf68 	.word	0x0800bf68
 8002f58:	0800bf70 	.word	0x0800bf70

08002f5c <resetInit>:
static uint32_t reset_count = 0;



bool resetInit(void)
{
 8002f5c:	b580      	push	{r7, lr}
 8002f5e:	b082      	sub	sp, #8
 8002f60:	af00      	add	r7, sp, #0
  bool ret = true;
 8002f62:	2301      	movs	r3, #1
 8002f64:	71fb      	strb	r3, [r7, #7]

#if 1
  // 만약 Reset 핀이 눌렸다면
  //
  if (RCC->CSR & (1<<26))
 8002f66:	4b11      	ldr	r3, [pc, #68]	; (8002fac <resetInit+0x50>)
 8002f68:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002f6a:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8002f6e:	2b00      	cmp	r3, #0
 8002f70:	d012      	beq.n	8002f98 <resetInit+0x3c>
  {
    rtcBackupRegWrite(1, rtcBackupRegRead(1) + 1);
 8002f72:	2001      	movs	r0, #1
 8002f74:	f000 f866 	bl	8003044 <rtcBackupRegRead>
 8002f78:	4603      	mov	r3, r0
 8002f7a:	3301      	adds	r3, #1
 8002f7c:	4619      	mov	r1, r3
 8002f7e:	2001      	movs	r0, #1
 8002f80:	f000 f870 	bl	8003064 <rtcBackupRegWrite>
    delay(500);
 8002f84:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8002f88:	f7fe fcee 	bl	8001968 <delay>
    reset_count = rtcBackupRegRead(1);
 8002f8c:	2001      	movs	r0, #1
 8002f8e:	f000 f859 	bl	8003044 <rtcBackupRegRead>
 8002f92:	4603      	mov	r3, r0
 8002f94:	4a06      	ldr	r2, [pc, #24]	; (8002fb0 <resetInit+0x54>)
 8002f96:	6013      	str	r3, [r2, #0]
  }

  rtcBackupRegWrite(1, 0);
 8002f98:	2100      	movs	r1, #0
 8002f9a:	2001      	movs	r0, #1
 8002f9c:	f000 f862 	bl	8003064 <rtcBackupRegWrite>
#endif

  return ret;
 8002fa0:	79fb      	ldrb	r3, [r7, #7]
}
 8002fa2:	4618      	mov	r0, r3
 8002fa4:	3708      	adds	r7, #8
 8002fa6:	46bd      	mov	sp, r7
 8002fa8:	bd80      	pop	{r7, pc}
 8002faa:	bf00      	nop
 8002fac:	40023800 	.word	0x40023800
 8002fb0:	200010f0 	.word	0x200010f0

08002fb4 <resetGetCount>:

uint32_t resetGetCount(void)
{
 8002fb4:	b480      	push	{r7}
 8002fb6:	af00      	add	r7, sp, #0
  return reset_count;
 8002fb8:	4b03      	ldr	r3, [pc, #12]	; (8002fc8 <resetGetCount+0x14>)
 8002fba:	681b      	ldr	r3, [r3, #0]
}
 8002fbc:	4618      	mov	r0, r3
 8002fbe:	46bd      	mov	sp, r7
 8002fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc4:	4770      	bx	lr
 8002fc6:	bf00      	nop
 8002fc8:	200010f0 	.word	0x200010f0

08002fcc <rtcInit>:
static RTC_HandleTypeDef hrtc;



bool rtcInit(void)
{
 8002fcc:	b580      	push	{r7, lr}
 8002fce:	b082      	sub	sp, #8
 8002fd0:	af00      	add	r7, sp, #0
  bool ret = true;
 8002fd2:	2301      	movs	r3, #1
 8002fd4:	71fb      	strb	r3, [r7, #7]


  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002fd6:	2300      	movs	r3, #0
 8002fd8:	603b      	str	r3, [r7, #0]
 8002fda:	4b17      	ldr	r3, [pc, #92]	; (8003038 <rtcInit+0x6c>)
 8002fdc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fde:	4a16      	ldr	r2, [pc, #88]	; (8003038 <rtcInit+0x6c>)
 8002fe0:	f043 0304 	orr.w	r3, r3, #4
 8002fe4:	6313      	str	r3, [r2, #48]	; 0x30
 8002fe6:	4b14      	ldr	r3, [pc, #80]	; (8003038 <rtcInit+0x6c>)
 8002fe8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002fea:	f003 0304 	and.w	r3, r3, #4
 8002fee:	603b      	str	r3, [r7, #0]
 8002ff0:	683b      	ldr	r3, [r7, #0]


  hrtc.Instance = RTC;
 8002ff2:	4b12      	ldr	r3, [pc, #72]	; (800303c <rtcInit+0x70>)
 8002ff4:	4a12      	ldr	r2, [pc, #72]	; (8003040 <rtcInit+0x74>)
 8002ff6:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 8002ff8:	4b10      	ldr	r3, [pc, #64]	; (800303c <rtcInit+0x70>)
 8002ffa:	2200      	movs	r2, #0
 8002ffc:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 127;
 8002ffe:	4b0f      	ldr	r3, [pc, #60]	; (800303c <rtcInit+0x70>)
 8003000:	227f      	movs	r2, #127	; 0x7f
 8003002:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 255;
 8003004:	4b0d      	ldr	r3, [pc, #52]	; (800303c <rtcInit+0x70>)
 8003006:	22ff      	movs	r2, #255	; 0xff
 8003008:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 800300a:	4b0c      	ldr	r3, [pc, #48]	; (800303c <rtcInit+0x70>)
 800300c:	2200      	movs	r2, #0
 800300e:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8003010:	4b0a      	ldr	r3, [pc, #40]	; (800303c <rtcInit+0x70>)
 8003012:	2200      	movs	r2, #0
 8003014:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8003016:	4b09      	ldr	r3, [pc, #36]	; (800303c <rtcInit+0x70>)
 8003018:	2200      	movs	r2, #0
 800301a:	619a      	str	r2, [r3, #24]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 800301c:	4807      	ldr	r0, [pc, #28]	; (800303c <rtcInit+0x70>)
 800301e:	f003 f8bf 	bl	80061a0 <HAL_RTC_Init>
 8003022:	4603      	mov	r3, r0
 8003024:	2b00      	cmp	r3, #0
 8003026:	d001      	beq.n	800302c <rtcInit+0x60>
  {
    Error_Handler();
 8003028:	f7fe fd32 	bl	8001a90 <Error_Handler>
  }

  return ret;
 800302c:	79fb      	ldrb	r3, [r7, #7]
}
 800302e:	4618      	mov	r0, r3
 8003030:	3708      	adds	r7, #8
 8003032:	46bd      	mov	sp, r7
 8003034:	bd80      	pop	{r7, pc}
 8003036:	bf00      	nop
 8003038:	40023800 	.word	0x40023800
 800303c:	200010f4 	.word	0x200010f4
 8003040:	40002800 	.word	0x40002800

08003044 <rtcBackupRegRead>:

uint32_t rtcBackupRegRead(uint32_t index)
{
 8003044:	b580      	push	{r7, lr}
 8003046:	b082      	sub	sp, #8
 8003048:	af00      	add	r7, sp, #0
 800304a:	6078      	str	r0, [r7, #4]
  return HAL_RTCEx_BKUPRead(&hrtc, index);
 800304c:	6879      	ldr	r1, [r7, #4]
 800304e:	4804      	ldr	r0, [pc, #16]	; (8003060 <rtcBackupRegRead+0x1c>)
 8003050:	f003 f9a5 	bl	800639e <HAL_RTCEx_BKUPRead>
 8003054:	4603      	mov	r3, r0
}
 8003056:	4618      	mov	r0, r3
 8003058:	3708      	adds	r7, #8
 800305a:	46bd      	mov	sp, r7
 800305c:	bd80      	pop	{r7, pc}
 800305e:	bf00      	nop
 8003060:	200010f4 	.word	0x200010f4

08003064 <rtcBackupRegWrite>:

void rtcBackupRegWrite(uint32_t index, uint32_t data)
{
 8003064:	b580      	push	{r7, lr}
 8003066:	b082      	sub	sp, #8
 8003068:	af00      	add	r7, sp, #0
 800306a:	6078      	str	r0, [r7, #4]
 800306c:	6039      	str	r1, [r7, #0]
  HAL_RTCEx_BKUPWrite(&hrtc, index, data);
 800306e:	683a      	ldr	r2, [r7, #0]
 8003070:	6879      	ldr	r1, [r7, #4]
 8003072:	4803      	ldr	r0, [pc, #12]	; (8003080 <rtcBackupRegWrite+0x1c>)
 8003074:	f003 f979 	bl	800636a <HAL_RTCEx_BKUPWrite>
}
 8003078:	bf00      	nop
 800307a:	3708      	adds	r7, #8
 800307c:	46bd      	mov	sp, r7
 800307e:	bd80      	pop	{r7, pc}
 8003080:	200010f4 	.word	0x200010f4

08003084 <HAL_RTC_MspInit>:




void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8003084:	b480      	push	{r7}
 8003086:	b083      	sub	sp, #12
 8003088:	af00      	add	r7, sp, #0
 800308a:	6078      	str	r0, [r7, #4]

  if(rtcHandle->Instance==RTC)
 800308c:	687b      	ldr	r3, [r7, #4]
 800308e:	681b      	ldr	r3, [r3, #0]
 8003090:	4a05      	ldr	r2, [pc, #20]	; (80030a8 <HAL_RTC_MspInit+0x24>)
 8003092:	4293      	cmp	r3, r2
 8003094:	d102      	bne.n	800309c <HAL_RTC_MspInit+0x18>
  {
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8003096:	4b05      	ldr	r3, [pc, #20]	; (80030ac <HAL_RTC_MspInit+0x28>)
 8003098:	2201      	movs	r2, #1
 800309a:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 800309c:	bf00      	nop
 800309e:	370c      	adds	r7, #12
 80030a0:	46bd      	mov	sp, r7
 80030a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030a6:	4770      	bx	lr
 80030a8:	40002800 	.word	0x40002800
 80030ac:	42470e3c 	.word	0x42470e3c

080030b0 <uartInit>:
#endif



bool uartInit(void)
{
 80030b0:	b480      	push	{r7}
 80030b2:	b083      	sub	sp, #12
 80030b4:	af00      	add	r7, sp, #0
  for (int i=0; i<UART_MAX_CH; i++)
 80030b6:	2300      	movs	r3, #0
 80030b8:	607b      	str	r3, [r7, #4]
 80030ba:	e007      	b.n	80030cc <uartInit+0x1c>
  {
    is_open[i] = false;
 80030bc:	4a08      	ldr	r2, [pc, #32]	; (80030e0 <uartInit+0x30>)
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	4413      	add	r3, r2
 80030c2:	2200      	movs	r2, #0
 80030c4:	701a      	strb	r2, [r3, #0]
  for (int i=0; i<UART_MAX_CH; i++)
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	3301      	adds	r3, #1
 80030ca:	607b      	str	r3, [r7, #4]
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	2b00      	cmp	r3, #0
 80030d0:	ddf4      	ble.n	80030bc <uartInit+0xc>
  }


  return true;
 80030d2:	2301      	movs	r3, #1
}
 80030d4:	4618      	mov	r0, r3
 80030d6:	370c      	adds	r7, #12
 80030d8:	46bd      	mov	sp, r7
 80030da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030de:	4770      	bx	lr
 80030e0:	20001114 	.word	0x20001114

080030e4 <uartOpen>:

bool uartOpen(uint8_t ch, uint32_t baud)
{
 80030e4:	b580      	push	{r7, lr}
 80030e6:	b086      	sub	sp, #24
 80030e8:	af00      	add	r7, sp, #0
 80030ea:	4603      	mov	r3, r0
 80030ec:	6039      	str	r1, [r7, #0]
 80030ee:	71fb      	strb	r3, [r7, #7]
  bool ret = false;
 80030f0:	2300      	movs	r3, #0
 80030f2:	75fb      	strb	r3, [r7, #23]

  switch(ch)
 80030f4:	79fb      	ldrb	r3, [r7, #7]
 80030f6:	2b00      	cmp	r3, #0
 80030f8:	d002      	beq.n	8003100 <uartOpen+0x1c>
 80030fa:	2b01      	cmp	r3, #1
 80030fc:	d075      	beq.n	80031ea <uartOpen+0x106>
 80030fe:	e0ec      	b.n	80032da <uartOpen+0x1f6>
  {
    case _DEF_UART1:
        huart1.Instance         = USART1;
 8003100:	4b78      	ldr	r3, [pc, #480]	; (80032e4 <uartOpen+0x200>)
 8003102:	4a79      	ldr	r2, [pc, #484]	; (80032e8 <uartOpen+0x204>)
 8003104:	601a      	str	r2, [r3, #0]
        huart1.Init.BaudRate    = baud;
 8003106:	4a77      	ldr	r2, [pc, #476]	; (80032e4 <uartOpen+0x200>)
 8003108:	683b      	ldr	r3, [r7, #0]
 800310a:	6053      	str	r3, [r2, #4]
        huart1.Init.WordLength  = UART_WORDLENGTH_8B;
 800310c:	4b75      	ldr	r3, [pc, #468]	; (80032e4 <uartOpen+0x200>)
 800310e:	2200      	movs	r2, #0
 8003110:	609a      	str	r2, [r3, #8]
        huart1.Init.StopBits    = UART_STOPBITS_1;
 8003112:	4b74      	ldr	r3, [pc, #464]	; (80032e4 <uartOpen+0x200>)
 8003114:	2200      	movs	r2, #0
 8003116:	60da      	str	r2, [r3, #12]
        huart1.Init.Parity      = UART_PARITY_NONE;
 8003118:	4b72      	ldr	r3, [pc, #456]	; (80032e4 <uartOpen+0x200>)
 800311a:	2200      	movs	r2, #0
 800311c:	611a      	str	r2, [r3, #16]
        huart1.Init.Mode        = UART_MODE_TX_RX;
 800311e:	4b71      	ldr	r3, [pc, #452]	; (80032e4 <uartOpen+0x200>)
 8003120:	220c      	movs	r2, #12
 8003122:	615a      	str	r2, [r3, #20]
        huart1.Init.HwFlowCtl   = UART_HWCONTROL_NONE;
 8003124:	4b6f      	ldr	r3, [pc, #444]	; (80032e4 <uartOpen+0x200>)
 8003126:	2200      	movs	r2, #0
 8003128:	619a      	str	r2, [r3, #24]
        huart1.Init.OverSampling= UART_OVERSAMPLING_16;
 800312a:	4b6e      	ldr	r3, [pc, #440]	; (80032e4 <uartOpen+0x200>)
 800312c:	2200      	movs	r2, #0
 800312e:	61da      	str	r2, [r3, #28]

        //HAL_UART_DeInit(&huart1);

        qbufferCreate(&qbuffer[ch], &rx_buf[0], 256);
 8003130:	79fb      	ldrb	r3, [r7, #7]
 8003132:	011b      	lsls	r3, r3, #4
 8003134:	4a6d      	ldr	r2, [pc, #436]	; (80032ec <uartOpen+0x208>)
 8003136:	4413      	add	r3, r2
 8003138:	f44f 7280 	mov.w	r2, #256	; 0x100
 800313c:	496c      	ldr	r1, [pc, #432]	; (80032f0 <uartOpen+0x20c>)
 800313e:	4618      	mov	r0, r3
 8003140:	f7fe fe21 	bl	8001d86 <qbufferCreate>

        /* DMA controller clock enable */
        __HAL_RCC_DMA2_CLK_ENABLE();
 8003144:	2300      	movs	r3, #0
 8003146:	613b      	str	r3, [r7, #16]
 8003148:	4b6a      	ldr	r3, [pc, #424]	; (80032f4 <uartOpen+0x210>)
 800314a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800314c:	4a69      	ldr	r2, [pc, #420]	; (80032f4 <uartOpen+0x210>)
 800314e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003152:	6313      	str	r3, [r2, #48]	; 0x30
 8003154:	4b67      	ldr	r3, [pc, #412]	; (80032f4 <uartOpen+0x210>)
 8003156:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003158:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800315c:	613b      	str	r3, [r7, #16]
 800315e:	693b      	ldr	r3, [r7, #16]

        /* DMA interrupt init */
        /* DMA2_Stream2_IRQn interrupt configuration */
        HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 4, 0);
 8003160:	2200      	movs	r2, #0
 8003162:	2104      	movs	r1, #4
 8003164:	203a      	movs	r0, #58	; 0x3a
 8003166:	f001 f83e 	bl	80041e6 <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 800316a:	203a      	movs	r0, #58	; 0x3a
 800316c:	f001 f857 	bl	800421e <HAL_NVIC_EnableIRQ>
        /* DMA2_Stream7_IRQn interrupt configuration */
        HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 4, 0);
 8003170:	2200      	movs	r2, #0
 8003172:	2104      	movs	r1, #4
 8003174:	2046      	movs	r0, #70	; 0x46
 8003176:	f001 f836 	bl	80041e6 <HAL_NVIC_SetPriority>
        HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 800317a:	2046      	movs	r0, #70	; 0x46
 800317c:	f001 f84f 	bl	800421e <HAL_NVIC_EnableIRQ>

        if (HAL_UART_Init(&huart1) != HAL_OK)
 8003180:	4858      	ldr	r0, [pc, #352]	; (80032e4 <uartOpen+0x200>)
 8003182:	f003 f924 	bl	80063ce <HAL_UART_Init>
 8003186:	4603      	mov	r3, r0
 8003188:	2b00      	cmp	r3, #0
 800318a:	d002      	beq.n	8003192 <uartOpen+0xae>
        {
          ret = false;
 800318c:	2300      	movs	r3, #0
 800318e:	75fb      	strb	r3, [r7, #23]
          }

          qbuffer[ch].in  = qbuffer[ch].len - hdma_usart1_rx.Instance->NDTR;
          qbuffer[ch].out = qbuffer[ch].in;
        }
      break;
 8003190:	e0a3      	b.n	80032da <uartOpen+0x1f6>
          ret = true;
 8003192:	2301      	movs	r3, #1
 8003194:	75fb      	strb	r3, [r7, #23]
          is_open[ch] = true;
 8003196:	79fb      	ldrb	r3, [r7, #7]
 8003198:	4a57      	ldr	r2, [pc, #348]	; (80032f8 <uartOpen+0x214>)
 800319a:	2101      	movs	r1, #1
 800319c:	54d1      	strb	r1, [r2, r3]
          if(HAL_UART_Receive_DMA(&huart1, (uint8_t *)&rx_buf[0], 256) != HAL_OK)
 800319e:	f44f 7280 	mov.w	r2, #256	; 0x100
 80031a2:	4953      	ldr	r1, [pc, #332]	; (80032f0 <uartOpen+0x20c>)
 80031a4:	484f      	ldr	r0, [pc, #316]	; (80032e4 <uartOpen+0x200>)
 80031a6:	f003 fa25 	bl	80065f4 <HAL_UART_Receive_DMA>
 80031aa:	4603      	mov	r3, r0
 80031ac:	2b00      	cmp	r3, #0
 80031ae:	d001      	beq.n	80031b4 <uartOpen+0xd0>
            ret = false;
 80031b0:	2300      	movs	r3, #0
 80031b2:	75fb      	strb	r3, [r7, #23]
          qbuffer[ch].in  = qbuffer[ch].len - hdma_usart1_rx.Instance->NDTR;
 80031b4:	79fb      	ldrb	r3, [r7, #7]
 80031b6:	4a4d      	ldr	r2, [pc, #308]	; (80032ec <uartOpen+0x208>)
 80031b8:	011b      	lsls	r3, r3, #4
 80031ba:	4413      	add	r3, r2
 80031bc:	3308      	adds	r3, #8
 80031be:	6819      	ldr	r1, [r3, #0]
 80031c0:	4b4e      	ldr	r3, [pc, #312]	; (80032fc <uartOpen+0x218>)
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	685a      	ldr	r2, [r3, #4]
 80031c6:	79fb      	ldrb	r3, [r7, #7]
 80031c8:	1a8a      	subs	r2, r1, r2
 80031ca:	4948      	ldr	r1, [pc, #288]	; (80032ec <uartOpen+0x208>)
 80031cc:	011b      	lsls	r3, r3, #4
 80031ce:	440b      	add	r3, r1
 80031d0:	601a      	str	r2, [r3, #0]
          qbuffer[ch].out = qbuffer[ch].in;
 80031d2:	79fa      	ldrb	r2, [r7, #7]
 80031d4:	79fb      	ldrb	r3, [r7, #7]
 80031d6:	4945      	ldr	r1, [pc, #276]	; (80032ec <uartOpen+0x208>)
 80031d8:	0112      	lsls	r2, r2, #4
 80031da:	440a      	add	r2, r1
 80031dc:	6812      	ldr	r2, [r2, #0]
 80031de:	4943      	ldr	r1, [pc, #268]	; (80032ec <uartOpen+0x208>)
 80031e0:	011b      	lsls	r3, r3, #4
 80031e2:	440b      	add	r3, r1
 80031e4:	3304      	adds	r3, #4
 80031e6:	601a      	str	r2, [r3, #0]
      break;
 80031e8:	e077      	b.n	80032da <uartOpen+0x1f6>

    case _DEF_UART2:
      huart1.Instance         = USART1;
 80031ea:	4b3e      	ldr	r3, [pc, #248]	; (80032e4 <uartOpen+0x200>)
 80031ec:	4a3e      	ldr	r2, [pc, #248]	; (80032e8 <uartOpen+0x204>)
 80031ee:	601a      	str	r2, [r3, #0]
      huart1.Init.BaudRate    = baud;
 80031f0:	4a3c      	ldr	r2, [pc, #240]	; (80032e4 <uartOpen+0x200>)
 80031f2:	683b      	ldr	r3, [r7, #0]
 80031f4:	6053      	str	r3, [r2, #4]
      huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80031f6:	4b3b      	ldr	r3, [pc, #236]	; (80032e4 <uartOpen+0x200>)
 80031f8:	2200      	movs	r2, #0
 80031fa:	609a      	str	r2, [r3, #8]
      huart1.Init.StopBits = UART_STOPBITS_1;
 80031fc:	4b39      	ldr	r3, [pc, #228]	; (80032e4 <uartOpen+0x200>)
 80031fe:	2200      	movs	r2, #0
 8003200:	60da      	str	r2, [r3, #12]
      huart1.Init.Parity = UART_PARITY_NONE;
 8003202:	4b38      	ldr	r3, [pc, #224]	; (80032e4 <uartOpen+0x200>)
 8003204:	2200      	movs	r2, #0
 8003206:	611a      	str	r2, [r3, #16]
      huart1.Init.Mode = UART_MODE_TX_RX;
 8003208:	4b36      	ldr	r3, [pc, #216]	; (80032e4 <uartOpen+0x200>)
 800320a:	220c      	movs	r2, #12
 800320c:	615a      	str	r2, [r3, #20]
      huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800320e:	4b35      	ldr	r3, [pc, #212]	; (80032e4 <uartOpen+0x200>)
 8003210:	2200      	movs	r2, #0
 8003212:	619a      	str	r2, [r3, #24]
      huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8003214:	4b33      	ldr	r3, [pc, #204]	; (80032e4 <uartOpen+0x200>)
 8003216:	2200      	movs	r2, #0
 8003218:	61da      	str	r2, [r3, #28]

      HAL_UART_DeInit(&huart1);
 800321a:	4832      	ldr	r0, [pc, #200]	; (80032e4 <uartOpen+0x200>)
 800321c:	f003 f924 	bl	8006468 <HAL_UART_DeInit>

      qbufferCreate(&qbuffer[ch], &rx_buf[0], 256);
 8003220:	79fb      	ldrb	r3, [r7, #7]
 8003222:	011b      	lsls	r3, r3, #4
 8003224:	4a31      	ldr	r2, [pc, #196]	; (80032ec <uartOpen+0x208>)
 8003226:	4413      	add	r3, r2
 8003228:	f44f 7280 	mov.w	r2, #256	; 0x100
 800322c:	4930      	ldr	r1, [pc, #192]	; (80032f0 <uartOpen+0x20c>)
 800322e:	4618      	mov	r0, r3
 8003230:	f7fe fda9 	bl	8001d86 <qbufferCreate>

      /* DMA controller clock enable */
      __HAL_RCC_DMA2_CLK_ENABLE();
 8003234:	2300      	movs	r3, #0
 8003236:	60fb      	str	r3, [r7, #12]
 8003238:	4b2e      	ldr	r3, [pc, #184]	; (80032f4 <uartOpen+0x210>)
 800323a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800323c:	4a2d      	ldr	r2, [pc, #180]	; (80032f4 <uartOpen+0x210>)
 800323e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003242:	6313      	str	r3, [r2, #48]	; 0x30
 8003244:	4b2b      	ldr	r3, [pc, #172]	; (80032f4 <uartOpen+0x210>)
 8003246:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003248:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800324c:	60fb      	str	r3, [r7, #12]
 800324e:	68fb      	ldr	r3, [r7, #12]

      /* DMA interrupt init */
      /* DMA2_Stream2_IRQn interrupt configuration */
      HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 4, 0);
 8003250:	2200      	movs	r2, #0
 8003252:	2104      	movs	r1, #4
 8003254:	203a      	movs	r0, #58	; 0x3a
 8003256:	f000 ffc6 	bl	80041e6 <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 800325a:	203a      	movs	r0, #58	; 0x3a
 800325c:	f000 ffdf 	bl	800421e <HAL_NVIC_EnableIRQ>
      /* DMA2_Stream7_IRQn interrupt configuration */
      HAL_NVIC_SetPriority(DMA2_Stream7_IRQn, 4, 0);
 8003260:	2200      	movs	r2, #0
 8003262:	2104      	movs	r1, #4
 8003264:	2046      	movs	r0, #70	; 0x46
 8003266:	f000 ffbe 	bl	80041e6 <HAL_NVIC_SetPriority>
      HAL_NVIC_EnableIRQ(DMA2_Stream7_IRQn);
 800326a:	2046      	movs	r0, #70	; 0x46
 800326c:	f000 ffd7 	bl	800421e <HAL_NVIC_EnableIRQ>


      if (HAL_UART_Init(&huart1) != HAL_OK)
 8003270:	481c      	ldr	r0, [pc, #112]	; (80032e4 <uartOpen+0x200>)
 8003272:	f003 f8ac 	bl	80063ce <HAL_UART_Init>
 8003276:	4603      	mov	r3, r0
 8003278:	2b00      	cmp	r3, #0
 800327a:	d002      	beq.n	8003282 <uartOpen+0x19e>
      {
        ret = false;
 800327c:	2300      	movs	r3, #0
 800327e:	75fb      	strb	r3, [r7, #23]
        }

        qbuffer[ch].in  = qbuffer[ch].len - hdma_usart1_rx.Instance->NDTR;
        qbuffer[ch].out = qbuffer[ch].in;
      }
      break;
 8003280:	e02a      	b.n	80032d8 <uartOpen+0x1f4>
        ret = true;
 8003282:	2301      	movs	r3, #1
 8003284:	75fb      	strb	r3, [r7, #23]
        is_open[ch] = true;
 8003286:	79fb      	ldrb	r3, [r7, #7]
 8003288:	4a1b      	ldr	r2, [pc, #108]	; (80032f8 <uartOpen+0x214>)
 800328a:	2101      	movs	r1, #1
 800328c:	54d1      	strb	r1, [r2, r3]
        if(HAL_UART_Receive_DMA(&huart1, (uint8_t *)&rx_buf[0], 256) != HAL_OK)
 800328e:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003292:	4917      	ldr	r1, [pc, #92]	; (80032f0 <uartOpen+0x20c>)
 8003294:	4813      	ldr	r0, [pc, #76]	; (80032e4 <uartOpen+0x200>)
 8003296:	f003 f9ad 	bl	80065f4 <HAL_UART_Receive_DMA>
 800329a:	4603      	mov	r3, r0
 800329c:	2b00      	cmp	r3, #0
 800329e:	d001      	beq.n	80032a4 <uartOpen+0x1c0>
          ret = false;
 80032a0:	2300      	movs	r3, #0
 80032a2:	75fb      	strb	r3, [r7, #23]
        qbuffer[ch].in  = qbuffer[ch].len - hdma_usart1_rx.Instance->NDTR;
 80032a4:	79fb      	ldrb	r3, [r7, #7]
 80032a6:	4a11      	ldr	r2, [pc, #68]	; (80032ec <uartOpen+0x208>)
 80032a8:	011b      	lsls	r3, r3, #4
 80032aa:	4413      	add	r3, r2
 80032ac:	3308      	adds	r3, #8
 80032ae:	6819      	ldr	r1, [r3, #0]
 80032b0:	4b12      	ldr	r3, [pc, #72]	; (80032fc <uartOpen+0x218>)
 80032b2:	681b      	ldr	r3, [r3, #0]
 80032b4:	685a      	ldr	r2, [r3, #4]
 80032b6:	79fb      	ldrb	r3, [r7, #7]
 80032b8:	1a8a      	subs	r2, r1, r2
 80032ba:	490c      	ldr	r1, [pc, #48]	; (80032ec <uartOpen+0x208>)
 80032bc:	011b      	lsls	r3, r3, #4
 80032be:	440b      	add	r3, r1
 80032c0:	601a      	str	r2, [r3, #0]
        qbuffer[ch].out = qbuffer[ch].in;
 80032c2:	79fa      	ldrb	r2, [r7, #7]
 80032c4:	79fb      	ldrb	r3, [r7, #7]
 80032c6:	4909      	ldr	r1, [pc, #36]	; (80032ec <uartOpen+0x208>)
 80032c8:	0112      	lsls	r2, r2, #4
 80032ca:	440a      	add	r2, r1
 80032cc:	6812      	ldr	r2, [r2, #0]
 80032ce:	4907      	ldr	r1, [pc, #28]	; (80032ec <uartOpen+0x208>)
 80032d0:	011b      	lsls	r3, r3, #4
 80032d2:	440b      	add	r3, r1
 80032d4:	3304      	adds	r3, #4
 80032d6:	601a      	str	r2, [r3, #0]
      break;
 80032d8:	bf00      	nop
  }

  return ret;
 80032da:	7dfb      	ldrb	r3, [r7, #23]
}
 80032dc:	4618      	mov	r0, r3
 80032de:	3718      	adds	r7, #24
 80032e0:	46bd      	mov	sp, r7
 80032e2:	bd80      	pop	{r7, pc}
 80032e4:	20001228 	.word	0x20001228
 80032e8:	40011000 	.word	0x40011000
 80032ec:	20001118 	.word	0x20001118
 80032f0:	20001128 	.word	0x20001128
 80032f4:	40023800 	.word	0x40023800
 80032f8:	20001114 	.word	0x20001114
 80032fc:	200012c8 	.word	0x200012c8

08003300 <uartAvailable>:

uint32_t uartAvailable(uint8_t ch)
{
 8003300:	b580      	push	{r7, lr}
 8003302:	b084      	sub	sp, #16
 8003304:	af00      	add	r7, sp, #0
 8003306:	4603      	mov	r3, r0
 8003308:	71fb      	strb	r3, [r7, #7]
  uint32_t ret = 0;
 800330a:	2300      	movs	r3, #0
 800330c:	60fb      	str	r3, [r7, #12]

  switch(ch)
 800330e:	79fb      	ldrb	r3, [r7, #7]
 8003310:	2b00      	cmp	r3, #0
 8003312:	d002      	beq.n	800331a <uartAvailable+0x1a>
 8003314:	2b01      	cmp	r3, #1
 8003316:	d018      	beq.n	800334a <uartAvailable+0x4a>
 8003318:	e02f      	b.n	800337a <uartAvailable+0x7a>
  {
    case _DEF_UART1:
      qbuffer[ch].in = (qbuffer[ch].len - hdma_usart1_rx.Instance->NDTR);
 800331a:	79fb      	ldrb	r3, [r7, #7]
 800331c:	4a19      	ldr	r2, [pc, #100]	; (8003384 <uartAvailable+0x84>)
 800331e:	011b      	lsls	r3, r3, #4
 8003320:	4413      	add	r3, r2
 8003322:	3308      	adds	r3, #8
 8003324:	6819      	ldr	r1, [r3, #0]
 8003326:	4b18      	ldr	r3, [pc, #96]	; (8003388 <uartAvailable+0x88>)
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	685a      	ldr	r2, [r3, #4]
 800332c:	79fb      	ldrb	r3, [r7, #7]
 800332e:	1a8a      	subs	r2, r1, r2
 8003330:	4914      	ldr	r1, [pc, #80]	; (8003384 <uartAvailable+0x84>)
 8003332:	011b      	lsls	r3, r3, #4
 8003334:	440b      	add	r3, r1
 8003336:	601a      	str	r2, [r3, #0]
      ret = qbufferAvailable(&qbuffer[ch]);
 8003338:	79fb      	ldrb	r3, [r7, #7]
 800333a:	011b      	lsls	r3, r3, #4
 800333c:	4a11      	ldr	r2, [pc, #68]	; (8003384 <uartAvailable+0x84>)
 800333e:	4413      	add	r3, r2
 8003340:	4618      	mov	r0, r3
 8003342:	f7fe fd78 	bl	8001e36 <qbufferAvailable>
 8003346:	60f8      	str	r0, [r7, #12]
      break;
 8003348:	e017      	b.n	800337a <uartAvailable+0x7a>

    case _DEF_UART2:
      qbuffer[ch].in = (qbuffer[ch].len - hdma_usart1_rx.Instance->NDTR);
 800334a:	79fb      	ldrb	r3, [r7, #7]
 800334c:	4a0d      	ldr	r2, [pc, #52]	; (8003384 <uartAvailable+0x84>)
 800334e:	011b      	lsls	r3, r3, #4
 8003350:	4413      	add	r3, r2
 8003352:	3308      	adds	r3, #8
 8003354:	6819      	ldr	r1, [r3, #0]
 8003356:	4b0c      	ldr	r3, [pc, #48]	; (8003388 <uartAvailable+0x88>)
 8003358:	681b      	ldr	r3, [r3, #0]
 800335a:	685a      	ldr	r2, [r3, #4]
 800335c:	79fb      	ldrb	r3, [r7, #7]
 800335e:	1a8a      	subs	r2, r1, r2
 8003360:	4908      	ldr	r1, [pc, #32]	; (8003384 <uartAvailable+0x84>)
 8003362:	011b      	lsls	r3, r3, #4
 8003364:	440b      	add	r3, r1
 8003366:	601a      	str	r2, [r3, #0]
      ret = qbufferAvailable(&qbuffer[ch]);
 8003368:	79fb      	ldrb	r3, [r7, #7]
 800336a:	011b      	lsls	r3, r3, #4
 800336c:	4a05      	ldr	r2, [pc, #20]	; (8003384 <uartAvailable+0x84>)
 800336e:	4413      	add	r3, r2
 8003370:	4618      	mov	r0, r3
 8003372:	f7fe fd60 	bl	8001e36 <qbufferAvailable>
 8003376:	60f8      	str	r0, [r7, #12]
      break;
 8003378:	bf00      	nop
  }

  return ret;
 800337a:	68fb      	ldr	r3, [r7, #12]
}
 800337c:	4618      	mov	r0, r3
 800337e:	3710      	adds	r7, #16
 8003380:	46bd      	mov	sp, r7
 8003382:	bd80      	pop	{r7, pc}
 8003384:	20001118 	.word	0x20001118
 8003388:	200012c8 	.word	0x200012c8

0800338c <uartRead>:

uint8_t uartRead(uint8_t ch)
{
 800338c:	b580      	push	{r7, lr}
 800338e:	b084      	sub	sp, #16
 8003390:	af00      	add	r7, sp, #0
 8003392:	4603      	mov	r3, r0
 8003394:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 0;
 8003396:	2300      	movs	r3, #0
 8003398:	73fb      	strb	r3, [r7, #15]

  switch(ch)
 800339a:	79fb      	ldrb	r3, [r7, #7]
 800339c:	2b00      	cmp	r3, #0
 800339e:	d002      	beq.n	80033a6 <uartRead+0x1a>
 80033a0:	2b01      	cmp	r3, #1
 80033a2:	d008      	beq.n	80033b6 <uartRead+0x2a>
 80033a4:	e00f      	b.n	80033c6 <uartRead+0x3a>
  {
    case _DEF_UART1:
      qbufferRead(&qbuffer[_DEF_UART1], &ret, 1);
 80033a6:	f107 030f 	add.w	r3, r7, #15
 80033aa:	2201      	movs	r2, #1
 80033ac:	4619      	mov	r1, r3
 80033ae:	4808      	ldr	r0, [pc, #32]	; (80033d0 <uartRead+0x44>)
 80033b0:	f7fe fd04 	bl	8001dbc <qbufferRead>
      break;
 80033b4:	e007      	b.n	80033c6 <uartRead+0x3a>

    case _DEF_UART2:
      qbufferRead(&qbuffer[_DEF_UART2], &ret, 1);
 80033b6:	f107 030f 	add.w	r3, r7, #15
 80033ba:	2201      	movs	r2, #1
 80033bc:	4619      	mov	r1, r3
 80033be:	4805      	ldr	r0, [pc, #20]	; (80033d4 <uartRead+0x48>)
 80033c0:	f7fe fcfc 	bl	8001dbc <qbufferRead>
      break;
 80033c4:	bf00      	nop
  }

  return ret;
 80033c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80033c8:	4618      	mov	r0, r3
 80033ca:	3710      	adds	r7, #16
 80033cc:	46bd      	mov	sp, r7
 80033ce:	bd80      	pop	{r7, pc}
 80033d0:	20001118 	.word	0x20001118
 80033d4:	20001128 	.word	0x20001128

080033d8 <uartWrite>:

uint32_t uartWrite(uint8_t ch, uint8_t *p_data, uint32_t length)
{
 80033d8:	b580      	push	{r7, lr}
 80033da:	b086      	sub	sp, #24
 80033dc:	af00      	add	r7, sp, #0
 80033de:	4603      	mov	r3, r0
 80033e0:	60b9      	str	r1, [r7, #8]
 80033e2:	607a      	str	r2, [r7, #4]
 80033e4:	73fb      	strb	r3, [r7, #15]
  uint32_t ret = 0;
 80033e6:	2300      	movs	r3, #0
 80033e8:	617b      	str	r3, [r7, #20]
  HAL_StatusTypeDef status;  /* DMA controller clock enable */

  switch(ch)
 80033ea:	7bfb      	ldrb	r3, [r7, #15]
 80033ec:	2b00      	cmp	r3, #0
 80033ee:	d002      	beq.n	80033f6 <uartWrite+0x1e>
 80033f0:	2b01      	cmp	r3, #1
 80033f2:	d00f      	beq.n	8003414 <uartWrite+0x3c>
 80033f4:	e020      	b.n	8003438 <uartWrite+0x60>
  {
    case _DEF_UART1:
        status = HAL_UART_Transmit(&huart1, p_data, length, 100);
 80033f6:	687b      	ldr	r3, [r7, #4]
 80033f8:	b29a      	uxth	r2, r3
 80033fa:	2364      	movs	r3, #100	; 0x64
 80033fc:	68b9      	ldr	r1, [r7, #8]
 80033fe:	4811      	ldr	r0, [pc, #68]	; (8003444 <uartWrite+0x6c>)
 8003400:	f003 f85e 	bl	80064c0 <HAL_UART_Transmit>
 8003404:	4603      	mov	r3, r0
 8003406:	74fb      	strb	r3, [r7, #19]
        if (status == HAL_OK)
 8003408:	7cfb      	ldrb	r3, [r7, #19]
 800340a:	2b00      	cmp	r3, #0
 800340c:	d111      	bne.n	8003432 <uartWrite+0x5a>
        {
          ret = length;
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	617b      	str	r3, [r7, #20]
        }
      break;
 8003412:	e00e      	b.n	8003432 <uartWrite+0x5a>

    case _DEF_UART2:
      status = HAL_UART_Transmit(&huart1, p_data, length, 100);
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	b29a      	uxth	r2, r3
 8003418:	2364      	movs	r3, #100	; 0x64
 800341a:	68b9      	ldr	r1, [r7, #8]
 800341c:	4809      	ldr	r0, [pc, #36]	; (8003444 <uartWrite+0x6c>)
 800341e:	f003 f84f 	bl	80064c0 <HAL_UART_Transmit>
 8003422:	4603      	mov	r3, r0
 8003424:	74fb      	strb	r3, [r7, #19]
      if (status == HAL_OK)
 8003426:	7cfb      	ldrb	r3, [r7, #19]
 8003428:	2b00      	cmp	r3, #0
 800342a:	d104      	bne.n	8003436 <uartWrite+0x5e>
      {
        ret = length;
 800342c:	687b      	ldr	r3, [r7, #4]
 800342e:	617b      	str	r3, [r7, #20]
      }
      break;
 8003430:	e001      	b.n	8003436 <uartWrite+0x5e>
      break;
 8003432:	bf00      	nop
 8003434:	e000      	b.n	8003438 <uartWrite+0x60>
      break;
 8003436:	bf00      	nop
  }

  return ret;
 8003438:	697b      	ldr	r3, [r7, #20]
}
 800343a:	4618      	mov	r0, r3
 800343c:	3718      	adds	r7, #24
 800343e:	46bd      	mov	sp, r7
 8003440:	bd80      	pop	{r7, pc}
 8003442:	bf00      	nop
 8003444:	20001228 	.word	0x20001228

08003448 <uartPrintf>:

  return ret;
}

uint32_t uartPrintf(uint8_t ch, char *fmt, ...)
{
 8003448:	b40e      	push	{r1, r2, r3}
 800344a:	b580      	push	{r7, lr}
 800344c:	b0c7      	sub	sp, #284	; 0x11c
 800344e:	af00      	add	r7, sp, #0
 8003450:	4602      	mov	r2, r0
 8003452:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8003456:	f2a3 1311 	subw	r3, r3, #273	; 0x111
 800345a:	701a      	strb	r2, [r3, #0]
  char buf[256];
  va_list args;
  int len;
  uint32_t ret;

  va_start(args, fmt);
 800345c:	f507 7294 	add.w	r2, r7, #296	; 0x128
 8003460:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8003464:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8003468:	601a      	str	r2, [r3, #0]
  len = vsnprintf(buf, 256, fmt, args);
 800346a:	f507 738c 	add.w	r3, r7, #280	; 0x118
 800346e:	f5a3 7386 	sub.w	r3, r3, #268	; 0x10c
 8003472:	f107 0010 	add.w	r0, r7, #16
 8003476:	681b      	ldr	r3, [r3, #0]
 8003478:	f8d7 2124 	ldr.w	r2, [r7, #292]	; 0x124
 800347c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003480:	f005 fd0c 	bl	8008e9c <vsniprintf>
 8003484:	f8c7 0114 	str.w	r0, [r7, #276]	; 0x114

  ret = uartWrite(ch, (uint8_t *)buf, len);
 8003488:	f8d7 2114 	ldr.w	r2, [r7, #276]	; 0x114
 800348c:	f107 0110 	add.w	r1, r7, #16
 8003490:	f507 738c 	add.w	r3, r7, #280	; 0x118
 8003494:	f2a3 1311 	subw	r3, r3, #273	; 0x111
 8003498:	781b      	ldrb	r3, [r3, #0]
 800349a:	4618      	mov	r0, r3
 800349c:	f7ff ff9c 	bl	80033d8 <uartWrite>
 80034a0:	f8c7 0110 	str.w	r0, [r7, #272]	; 0x110

  va_end(args);


  return ret;
 80034a4:	f8d7 3110 	ldr.w	r3, [r7, #272]	; 0x110
}
 80034a8:	4618      	mov	r0, r3
 80034aa:	f507 778e 	add.w	r7, r7, #284	; 0x11c
 80034ae:	46bd      	mov	sp, r7
 80034b0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80034b4:	b003      	add	sp, #12
 80034b6:	4770      	bx	lr

080034b8 <HAL_UART_ErrorCallback>:
}



void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80034b8:	b480      	push	{r7}
 80034ba:	b083      	sub	sp, #12
 80034bc:	af00      	add	r7, sp, #0
 80034be:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART1)
  {
  }
}
 80034c0:	bf00      	nop
 80034c2:	370c      	adds	r7, #12
 80034c4:	46bd      	mov	sp, r7
 80034c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ca:	4770      	bx	lr

080034cc <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80034cc:	b480      	push	{r7}
 80034ce:	b083      	sub	sp, #12
 80034d0:	af00      	add	r7, sp, #0
 80034d2:	6078      	str	r0, [r7, #4]
  if (huart->Instance == USART1)
  {
//    qbufferWrite(&qbuffer[_DEF_UART2], &rx_data[_DEF_UART2], 1);
//    HAL_UART_Receive_IT(&huart1, (uint8_t *)&rx_data[_DEF_UART2], 1);
  }
}
 80034d4:	bf00      	nop
 80034d6:	370c      	adds	r7, #12
 80034d8:	46bd      	mov	sp, r7
 80034da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034de:	4770      	bx	lr

080034e0 <HAL_UART_MspInit>:


void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80034e0:	b580      	push	{r7, lr}
 80034e2:	b08a      	sub	sp, #40	; 0x28
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80034e8:	f107 0314 	add.w	r3, r7, #20
 80034ec:	2200      	movs	r2, #0
 80034ee:	601a      	str	r2, [r3, #0]
 80034f0:	605a      	str	r2, [r3, #4]
 80034f2:	609a      	str	r2, [r3, #8]
 80034f4:	60da      	str	r2, [r3, #12]
 80034f6:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 80034f8:	687b      	ldr	r3, [r7, #4]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	4a5b      	ldr	r2, [pc, #364]	; (800366c <HAL_UART_MspInit+0x18c>)
 80034fe:	4293      	cmp	r3, r2
 8003500:	f040 80b0 	bne.w	8003664 <HAL_UART_MspInit+0x184>
  {
	  /* USER CODE BEGIN USART1_MspInit 0 */

	  /* USER CODE END USART1_MspInit 0 */
	    /* USART1 clock enable */
	    __HAL_RCC_USART1_CLK_ENABLE();
 8003504:	2300      	movs	r3, #0
 8003506:	613b      	str	r3, [r7, #16]
 8003508:	4b59      	ldr	r3, [pc, #356]	; (8003670 <HAL_UART_MspInit+0x190>)
 800350a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800350c:	4a58      	ldr	r2, [pc, #352]	; (8003670 <HAL_UART_MspInit+0x190>)
 800350e:	f043 0310 	orr.w	r3, r3, #16
 8003512:	6453      	str	r3, [r2, #68]	; 0x44
 8003514:	4b56      	ldr	r3, [pc, #344]	; (8003670 <HAL_UART_MspInit+0x190>)
 8003516:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003518:	f003 0310 	and.w	r3, r3, #16
 800351c:	613b      	str	r3, [r7, #16]
 800351e:	693b      	ldr	r3, [r7, #16]

	    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003520:	2300      	movs	r3, #0
 8003522:	60fb      	str	r3, [r7, #12]
 8003524:	4b52      	ldr	r3, [pc, #328]	; (8003670 <HAL_UART_MspInit+0x190>)
 8003526:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003528:	4a51      	ldr	r2, [pc, #324]	; (8003670 <HAL_UART_MspInit+0x190>)
 800352a:	f043 0301 	orr.w	r3, r3, #1
 800352e:	6313      	str	r3, [r2, #48]	; 0x30
 8003530:	4b4f      	ldr	r3, [pc, #316]	; (8003670 <HAL_UART_MspInit+0x190>)
 8003532:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003534:	f003 0301 	and.w	r3, r3, #1
 8003538:	60fb      	str	r3, [r7, #12]
 800353a:	68fb      	ldr	r3, [r7, #12]
	    __HAL_RCC_GPIOB_CLK_ENABLE();
 800353c:	2300      	movs	r3, #0
 800353e:	60bb      	str	r3, [r7, #8]
 8003540:	4b4b      	ldr	r3, [pc, #300]	; (8003670 <HAL_UART_MspInit+0x190>)
 8003542:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003544:	4a4a      	ldr	r2, [pc, #296]	; (8003670 <HAL_UART_MspInit+0x190>)
 8003546:	f043 0302 	orr.w	r3, r3, #2
 800354a:	6313      	str	r3, [r2, #48]	; 0x30
 800354c:	4b48      	ldr	r3, [pc, #288]	; (8003670 <HAL_UART_MspInit+0x190>)
 800354e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003550:	f003 0302 	and.w	r3, r3, #2
 8003554:	60bb      	str	r3, [r7, #8]
 8003556:	68bb      	ldr	r3, [r7, #8]
	    /**USART1 GPIO Configuration
	    PB6     ------> USART1_TX
	    PA10     ------> USART1_RX
	    */
	    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8003558:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800355c:	617b      	str	r3, [r7, #20]
	    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800355e:	2302      	movs	r3, #2
 8003560:	61bb      	str	r3, [r7, #24]
	    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003562:	2300      	movs	r3, #0
 8003564:	61fb      	str	r3, [r7, #28]
	    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003566:	2303      	movs	r3, #3
 8003568:	623b      	str	r3, [r7, #32]
	    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800356a:	2307      	movs	r3, #7
 800356c:	627b      	str	r3, [r7, #36]	; 0x24
	    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800356e:	f107 0314 	add.w	r3, r7, #20
 8003572:	4619      	mov	r1, r3
 8003574:	483f      	ldr	r0, [pc, #252]	; (8003674 <HAL_UART_MspInit+0x194>)
 8003576:	f001 fd53 	bl	8005020 <HAL_GPIO_Init>

	    GPIO_InitStruct.Pin = GPIO_PIN_6;
 800357a:	2340      	movs	r3, #64	; 0x40
 800357c:	617b      	str	r3, [r7, #20]
	    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800357e:	2302      	movs	r3, #2
 8003580:	61bb      	str	r3, [r7, #24]
	    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003582:	2300      	movs	r3, #0
 8003584:	61fb      	str	r3, [r7, #28]
	    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003586:	2303      	movs	r3, #3
 8003588:	623b      	str	r3, [r7, #32]
	    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 800358a:	2307      	movs	r3, #7
 800358c:	627b      	str	r3, [r7, #36]	; 0x24
	    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800358e:	f107 0314 	add.w	r3, r7, #20
 8003592:	4619      	mov	r1, r3
 8003594:	4838      	ldr	r0, [pc, #224]	; (8003678 <HAL_UART_MspInit+0x198>)
 8003596:	f001 fd43 	bl	8005020 <HAL_GPIO_Init>

	    /* USART1 DMA Init */
	    /* USART1_TX Init */
	    hdma_usart1_tx.Instance = DMA2_Stream7;
 800359a:	4b38      	ldr	r3, [pc, #224]	; (800367c <HAL_UART_MspInit+0x19c>)
 800359c:	4a38      	ldr	r2, [pc, #224]	; (8003680 <HAL_UART_MspInit+0x1a0>)
 800359e:	601a      	str	r2, [r3, #0]
	    hdma_usart1_tx.Init.Channel = DMA_CHANNEL_4;
 80035a0:	4b36      	ldr	r3, [pc, #216]	; (800367c <HAL_UART_MspInit+0x19c>)
 80035a2:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80035a6:	605a      	str	r2, [r3, #4]
	    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 80035a8:	4b34      	ldr	r3, [pc, #208]	; (800367c <HAL_UART_MspInit+0x19c>)
 80035aa:	2240      	movs	r2, #64	; 0x40
 80035ac:	609a      	str	r2, [r3, #8]
	    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80035ae:	4b33      	ldr	r3, [pc, #204]	; (800367c <HAL_UART_MspInit+0x19c>)
 80035b0:	2200      	movs	r2, #0
 80035b2:	60da      	str	r2, [r3, #12]
	    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80035b4:	4b31      	ldr	r3, [pc, #196]	; (800367c <HAL_UART_MspInit+0x19c>)
 80035b6:	f44f 6280 	mov.w	r2, #1024	; 0x400
 80035ba:	611a      	str	r2, [r3, #16]
	    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80035bc:	4b2f      	ldr	r3, [pc, #188]	; (800367c <HAL_UART_MspInit+0x19c>)
 80035be:	2200      	movs	r2, #0
 80035c0:	615a      	str	r2, [r3, #20]
	    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80035c2:	4b2e      	ldr	r3, [pc, #184]	; (800367c <HAL_UART_MspInit+0x19c>)
 80035c4:	2200      	movs	r2, #0
 80035c6:	619a      	str	r2, [r3, #24]
	    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80035c8:	4b2c      	ldr	r3, [pc, #176]	; (800367c <HAL_UART_MspInit+0x19c>)
 80035ca:	2200      	movs	r2, #0
 80035cc:	61da      	str	r2, [r3, #28]
	    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80035ce:	4b2b      	ldr	r3, [pc, #172]	; (800367c <HAL_UART_MspInit+0x19c>)
 80035d0:	2200      	movs	r2, #0
 80035d2:	621a      	str	r2, [r3, #32]
	    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 80035d4:	4b29      	ldr	r3, [pc, #164]	; (800367c <HAL_UART_MspInit+0x19c>)
 80035d6:	2200      	movs	r2, #0
 80035d8:	625a      	str	r2, [r3, #36]	; 0x24
	    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80035da:	4828      	ldr	r0, [pc, #160]	; (800367c <HAL_UART_MspInit+0x19c>)
 80035dc:	f000 fe48 	bl	8004270 <HAL_DMA_Init>
 80035e0:	4603      	mov	r3, r0
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d001      	beq.n	80035ea <HAL_UART_MspInit+0x10a>
	    {
	      Error_Handler();
 80035e6:	f7fe fa53 	bl	8001a90 <Error_Handler>
	    }

	    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	4a23      	ldr	r2, [pc, #140]	; (800367c <HAL_UART_MspInit+0x19c>)
 80035ee:	631a      	str	r2, [r3, #48]	; 0x30
 80035f0:	4a22      	ldr	r2, [pc, #136]	; (800367c <HAL_UART_MspInit+0x19c>)
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	6393      	str	r3, [r2, #56]	; 0x38

	    /* USART1_RX Init */
	    hdma_usart1_rx.Instance = DMA2_Stream2;
 80035f6:	4b23      	ldr	r3, [pc, #140]	; (8003684 <HAL_UART_MspInit+0x1a4>)
 80035f8:	4a23      	ldr	r2, [pc, #140]	; (8003688 <HAL_UART_MspInit+0x1a8>)
 80035fa:	601a      	str	r2, [r3, #0]
	    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 80035fc:	4b21      	ldr	r3, [pc, #132]	; (8003684 <HAL_UART_MspInit+0x1a4>)
 80035fe:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8003602:	605a      	str	r2, [r3, #4]
	    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003604:	4b1f      	ldr	r3, [pc, #124]	; (8003684 <HAL_UART_MspInit+0x1a4>)
 8003606:	2200      	movs	r2, #0
 8003608:	609a      	str	r2, [r3, #8]
	    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800360a:	4b1e      	ldr	r3, [pc, #120]	; (8003684 <HAL_UART_MspInit+0x1a4>)
 800360c:	2200      	movs	r2, #0
 800360e:	60da      	str	r2, [r3, #12]
	    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8003610:	4b1c      	ldr	r3, [pc, #112]	; (8003684 <HAL_UART_MspInit+0x1a4>)
 8003612:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003616:	611a      	str	r2, [r3, #16]
	    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8003618:	4b1a      	ldr	r3, [pc, #104]	; (8003684 <HAL_UART_MspInit+0x1a4>)
 800361a:	2200      	movs	r2, #0
 800361c:	615a      	str	r2, [r3, #20]
	    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800361e:	4b19      	ldr	r3, [pc, #100]	; (8003684 <HAL_UART_MspInit+0x1a4>)
 8003620:	2200      	movs	r2, #0
 8003622:	619a      	str	r2, [r3, #24]
	    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 8003624:	4b17      	ldr	r3, [pc, #92]	; (8003684 <HAL_UART_MspInit+0x1a4>)
 8003626:	f44f 7280 	mov.w	r2, #256	; 0x100
 800362a:	61da      	str	r2, [r3, #28]
	    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800362c:	4b15      	ldr	r3, [pc, #84]	; (8003684 <HAL_UART_MspInit+0x1a4>)
 800362e:	2200      	movs	r2, #0
 8003630:	621a      	str	r2, [r3, #32]
	    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8003632:	4b14      	ldr	r3, [pc, #80]	; (8003684 <HAL_UART_MspInit+0x1a4>)
 8003634:	2200      	movs	r2, #0
 8003636:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8003638:	4812      	ldr	r0, [pc, #72]	; (8003684 <HAL_UART_MspInit+0x1a4>)
 800363a:	f000 fe19 	bl	8004270 <HAL_DMA_Init>
 800363e:	4603      	mov	r3, r0
 8003640:	2b00      	cmp	r3, #0
 8003642:	d001      	beq.n	8003648 <HAL_UART_MspInit+0x168>
    {
      Error_Handler();
 8003644:	f7fe fa24 	bl	8001a90 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart1_rx);
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	4a0e      	ldr	r2, [pc, #56]	; (8003684 <HAL_UART_MspInit+0x1a4>)
 800364c:	635a      	str	r2, [r3, #52]	; 0x34
 800364e:	4a0d      	ldr	r2, [pc, #52]	; (8003684 <HAL_UART_MspInit+0x1a4>)
 8003650:	687b      	ldr	r3, [r7, #4]
 8003652:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8003654:	2200      	movs	r2, #0
 8003656:	2100      	movs	r1, #0
 8003658:	2025      	movs	r0, #37	; 0x25
 800365a:	f000 fdc4 	bl	80041e6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 800365e:	2025      	movs	r0, #37	; 0x25
 8003660:	f000 fddd 	bl	800421e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8003664:	bf00      	nop
 8003666:	3728      	adds	r7, #40	; 0x28
 8003668:	46bd      	mov	sp, r7
 800366a:	bd80      	pop	{r7, pc}
 800366c:	40011000 	.word	0x40011000
 8003670:	40023800 	.word	0x40023800
 8003674:	40020000 	.word	0x40020000
 8003678:	40020400 	.word	0x40020400
 800367c:	20001268 	.word	0x20001268
 8003680:	400264b8 	.word	0x400264b8
 8003684:	200012c8 	.word	0x200012c8
 8003688:	40026440 	.word	0x40026440

0800368c <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 800368c:	b580      	push	{r7, lr}
 800368e:	b082      	sub	sp, #8
 8003690:	af00      	add	r7, sp, #0
 8003692:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==USART1)
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	681b      	ldr	r3, [r3, #0]
 8003698:	4a11      	ldr	r2, [pc, #68]	; (80036e0 <HAL_UART_MspDeInit+0x54>)
 800369a:	4293      	cmp	r3, r2
 800369c:	d11b      	bne.n	80036d6 <HAL_UART_MspDeInit+0x4a>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 800369e:	4b11      	ldr	r3, [pc, #68]	; (80036e4 <HAL_UART_MspDeInit+0x58>)
 80036a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80036a2:	4a10      	ldr	r2, [pc, #64]	; (80036e4 <HAL_UART_MspDeInit+0x58>)
 80036a4:	f023 0310 	bic.w	r3, r3, #16
 80036a8:	6453      	str	r3, [r2, #68]	; 0x44

    /**USART1 GPIO Configuration
    PA10     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    HAL_GPIO_DeInit(GPIOA, GPIO_PIN_10);
 80036aa:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80036ae:	480e      	ldr	r0, [pc, #56]	; (80036e8 <HAL_UART_MspDeInit+0x5c>)
 80036b0:	f001 fe3a 	bl	8005328 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_6);
 80036b4:	2140      	movs	r1, #64	; 0x40
 80036b6:	480d      	ldr	r0, [pc, #52]	; (80036ec <HAL_UART_MspDeInit+0x60>)
 80036b8:	f001 fe36 	bl	8005328 <HAL_GPIO_DeInit>

    /* USART1 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmatx);
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036c0:	4618      	mov	r0, r3
 80036c2:	f000 fe83 	bl	80043cc <HAL_DMA_DeInit>
    HAL_DMA_DeInit(uartHandle->hdmarx);
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80036ca:	4618      	mov	r0, r3
 80036cc:	f000 fe7e 	bl	80043cc <HAL_DMA_DeInit>

    /* USART1 interrupt Deinit */
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 80036d0:	2025      	movs	r0, #37	; 0x25
 80036d2:	f000 fdb2 	bl	800423a <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART1_MspDeInit 1 */

  /* USER CODE END USART1_MspDeInit 1 */
  }
}
 80036d6:	bf00      	nop
 80036d8:	3708      	adds	r7, #8
 80036da:	46bd      	mov	sp, r7
 80036dc:	bd80      	pop	{r7, pc}
 80036de:	bf00      	nop
 80036e0:	40011000 	.word	0x40011000
 80036e4:	40023800 	.word	0x40023800
 80036e8:	40020000 	.word	0x40020000
 80036ec:	40020400 	.word	0x40020400

080036f0 <ymodemInit>:




bool ymodemInit(void)
{
 80036f0:	b580      	push	{r7, lr}
 80036f2:	af00      	add	r7, sp, #0
#ifdef _USE_HW_CLI
  cliAdd("ymodem", cliYmodem);
 80036f4:	4903      	ldr	r1, [pc, #12]	; (8003704 <ymodemInit+0x14>)
 80036f6:	4804      	ldr	r0, [pc, #16]	; (8003708 <ymodemInit+0x18>)
 80036f8:	f7fe fe94 	bl	8002424 <cliAdd>
#endif

  return true;
 80036fc:	2301      	movs	r3, #1
}
 80036fe:	4618      	mov	r0, r3
 8003700:	bd80      	pop	{r7, pc}
 8003702:	bf00      	nop
 8003704:	08003d0d 	.word	0x08003d0d
 8003708:	0800bf90 	.word	0x0800bf90

0800370c <ymodemOpen>:

bool ymodemOpen(ymodem_t *p_modem, uint8_t ch)
{
 800370c:	b580      	push	{r7, lr}
 800370e:	b084      	sub	sp, #16
 8003710:	af00      	add	r7, sp, #0
 8003712:	6078      	str	r0, [r7, #4]
 8003714:	460b      	mov	r3, r1
 8003716:	70fb      	strb	r3, [r7, #3]
  bool ret = true;
 8003718:	2301      	movs	r3, #1
 800371a:	73fb      	strb	r3, [r7, #15]

  p_modem->ch = ch;
 800371c:	687b      	ldr	r3, [r7, #4]
 800371e:	78fa      	ldrb	r2, [r7, #3]
 8003720:	701a      	strb	r2, [r3, #0]
  p_modem->is_init = true;
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	2201      	movs	r2, #1
 8003726:	705a      	strb	r2, [r3, #1]

  p_modem->state           = YMODEM_STATE_WAIT_HEAD;
 8003728:	687b      	ldr	r3, [r7, #4]
 800372a:	2200      	movs	r2, #0
 800372c:	729a      	strb	r2, [r3, #10]
  p_modem->rx_packet.state = YMODEM_PACKET_WAIT_FIRST;
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	2200      	movs	r2, #0
 8003732:	f883 20b0 	strb.w	r2, [r3, #176]	; 0xb0
  p_modem->file_buf        = &p_modem->rx_packet.buffer[3];
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	f103 02c5 	add.w	r2, r3, #197	; 0xc5
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
  p_modem->file_buf_length = 0;
 8003742:	687b      	ldr	r3, [r7, #4]
 8003744:	2200      	movs	r2, #0
 8003746:	f8a3 20ac 	strh.w	r2, [r3, #172]	; 0xac
  p_modem->pre_time        = millis();
 800374a:	f7fe f918 	bl	800197e <millis>
 800374e:	4602      	mov	r2, r0
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	60da      	str	r2, [r3, #12]
  p_modem->start_time      = 3000;
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	f640 32b8 	movw	r2, #3000	; 0xbb8
 800375a:	611a      	str	r2, [r3, #16]
  p_modem->ack_mode        = 0;
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	2200      	movs	r2, #0
 8003760:	765a      	strb	r2, [r3, #25]

  p_modem->rx_packet.data = &p_modem->rx_packet.buffer[3];
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	f103 02c5 	add.w	r2, r3, #197	; 0xc5
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	f8c3 20b8 	str.w	r2, [r3, #184]	; 0xb8

  return ret;
 800376e:	7bfb      	ldrb	r3, [r7, #15]
}
 8003770:	4618      	mov	r0, r3
 8003772:	3710      	adds	r7, #16
 8003774:	46bd      	mov	sp, r7
 8003776:	bd80      	pop	{r7, pc}

08003778 <ymodemPutch>:

bool ymodemPutch(ymodem_t *p_modem, uint8_t data)
{
 8003778:	b580      	push	{r7, lr}
 800377a:	b084      	sub	sp, #16
 800377c:	af00      	add	r7, sp, #0
 800377e:	6078      	str	r0, [r7, #4]
 8003780:	460b      	mov	r3, r1
 8003782:	70fb      	strb	r3, [r7, #3]
  bool ret = true;
 8003784:	2301      	movs	r3, #1
 8003786:	73fb      	strb	r3, [r7, #15]

  ret = uartWrite(p_modem->ch, &data, 1);
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	781b      	ldrb	r3, [r3, #0]
 800378c:	1cf9      	adds	r1, r7, #3
 800378e:	2201      	movs	r2, #1
 8003790:	4618      	mov	r0, r3
 8003792:	f7ff fe21 	bl	80033d8 <uartWrite>
 8003796:	4603      	mov	r3, r0
 8003798:	2b00      	cmp	r3, #0
 800379a:	bf14      	ite	ne
 800379c:	2301      	movne	r3, #1
 800379e:	2300      	moveq	r3, #0
 80037a0:	73fb      	strb	r3, [r7, #15]

  return ret;
 80037a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80037a4:	4618      	mov	r0, r3
 80037a6:	3710      	adds	r7, #16
 80037a8:	46bd      	mov	sp, r7
 80037aa:	bd80      	pop	{r7, pc}

080037ac <ymodemGetFileInfo>:

bool ymodemGetFileInfo(ymodem_t *p_modem)
{
 80037ac:	b580      	push	{r7, lr}
 80037ae:	b086      	sub	sp, #24
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	6078      	str	r0, [r7, #4]
  bool ret = true;
 80037b4:	2301      	movs	r3, #1
 80037b6:	72fb      	strb	r3, [r7, #11]
  bool valid;
  uint16_t size_i;

  valid = false;
 80037b8:	2300      	movs	r3, #0
 80037ba:	75fb      	strb	r3, [r7, #23]
  for (int i=0; i<128; i++)
 80037bc:	2300      	movs	r3, #0
 80037be:	613b      	str	r3, [r7, #16]
 80037c0:	e01c      	b.n	80037fc <ymodemGetFileInfo+0x50>
  {
    p_modem->file_name[i] = p_modem->rx_packet.data[i];
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	f8d3 20b8 	ldr.w	r2, [r3, #184]	; 0xb8
 80037c8:	693b      	ldr	r3, [r7, #16]
 80037ca:	4413      	add	r3, r2
 80037cc:	7819      	ldrb	r1, [r3, #0]
 80037ce:	687a      	ldr	r2, [r7, #4]
 80037d0:	693b      	ldr	r3, [r7, #16]
 80037d2:	4413      	add	r3, r2
 80037d4:	331a      	adds	r3, #26
 80037d6:	460a      	mov	r2, r1
 80037d8:	701a      	strb	r2, [r3, #0]
    if (p_modem->file_name[i] == 0x00)
 80037da:	687a      	ldr	r2, [r7, #4]
 80037dc:	693b      	ldr	r3, [r7, #16]
 80037de:	4413      	add	r3, r2
 80037e0:	331a      	adds	r3, #26
 80037e2:	781b      	ldrb	r3, [r3, #0]
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	d106      	bne.n	80037f6 <ymodemGetFileInfo+0x4a>
    {
      size_i = i + 1;
 80037e8:	693b      	ldr	r3, [r7, #16]
 80037ea:	b29b      	uxth	r3, r3
 80037ec:	3301      	adds	r3, #1
 80037ee:	82bb      	strh	r3, [r7, #20]
      valid = true;
 80037f0:	2301      	movs	r3, #1
 80037f2:	75fb      	strb	r3, [r7, #23]
      break;
 80037f4:	e005      	b.n	8003802 <ymodemGetFileInfo+0x56>
  for (int i=0; i<128; i++)
 80037f6:	693b      	ldr	r3, [r7, #16]
 80037f8:	3301      	adds	r3, #1
 80037fa:	613b      	str	r3, [r7, #16]
 80037fc:	693b      	ldr	r3, [r7, #16]
 80037fe:	2b7f      	cmp	r3, #127	; 0x7f
 8003800:	dddf      	ble.n	80037c2 <ymodemGetFileInfo+0x16>
    }
  }

  if (valid == true)
 8003802:	7dfb      	ldrb	r3, [r7, #23]
 8003804:	2b00      	cmp	r3, #0
 8003806:	d026      	beq.n	8003856 <ymodemGetFileInfo+0xaa>
  {
    for (int i=size_i; i<128; i++)
 8003808:	8abb      	ldrh	r3, [r7, #20]
 800380a:	60fb      	str	r3, [r7, #12]
 800380c:	e012      	b.n	8003834 <ymodemGetFileInfo+0x88>
    {
      if (p_modem->rx_packet.data[i] == 0x20)
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	f8d3 20b8 	ldr.w	r2, [r3, #184]	; 0xb8
 8003814:	68fb      	ldr	r3, [r7, #12]
 8003816:	4413      	add	r3, r2
 8003818:	781b      	ldrb	r3, [r3, #0]
 800381a:	2b20      	cmp	r3, #32
 800381c:	d107      	bne.n	800382e <ymodemGetFileInfo+0x82>
      {
        p_modem->rx_packet.data[i] = 0x00;
 800381e:	687b      	ldr	r3, [r7, #4]
 8003820:	f8d3 20b8 	ldr.w	r2, [r3, #184]	; 0xb8
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	4413      	add	r3, r2
 8003828:	2200      	movs	r2, #0
 800382a:	701a      	strb	r2, [r3, #0]
        break;
 800382c:	e005      	b.n	800383a <ymodemGetFileInfo+0x8e>
    for (int i=size_i; i<128; i++)
 800382e:	68fb      	ldr	r3, [r7, #12]
 8003830:	3301      	adds	r3, #1
 8003832:	60fb      	str	r3, [r7, #12]
 8003834:	68fb      	ldr	r3, [r7, #12]
 8003836:	2b7f      	cmp	r3, #127	; 0x7f
 8003838:	dde9      	ble.n	800380e <ymodemGetFileInfo+0x62>
      }
    }

    p_modem->file_length = (uint32_t)strtoul((const char * )&p_modem->rx_packet.data[size_i], (char **)NULL, (int) 0);
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	f8d3 20b8 	ldr.w	r2, [r3, #184]	; 0xb8
 8003840:	8abb      	ldrh	r3, [r7, #20]
 8003842:	4413      	add	r3, r2
 8003844:	2200      	movs	r2, #0
 8003846:	2100      	movs	r1, #0
 8003848:	4618      	mov	r0, r3
 800384a:	f005 faf1 	bl	8008e30 <strtoul>
 800384e:	4602      	mov	r2, r0
 8003850:	687b      	ldr	r3, [r7, #4]
 8003852:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
  }

  return ret;
 8003856:	7afb      	ldrb	r3, [r7, #11]
}
 8003858:	4618      	mov	r0, r3
 800385a:	3718      	adds	r7, #24
 800385c:	46bd      	mov	sp, r7
 800385e:	bd80      	pop	{r7, pc}

08003860 <ymodemReceive>:

  return true;
}

bool ymodemReceive(ymodem_t *p_modem)
{
 8003860:	b580      	push	{r7, lr}
 8003862:	b084      	sub	sp, #16
 8003864:	af00      	add	r7, sp, #0
 8003866:	6078      	str	r0, [r7, #4]
  bool ret = false;
 8003868:	2300      	movs	r3, #0
 800386a:	73fb      	strb	r3, [r7, #15]
  bool update = false;
 800386c:	2300      	movs	r3, #0
 800386e:	73bb      	strb	r3, [r7, #14]
  uint32_t buf_length;


  if (p_modem->is_init != true)
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	785b      	ldrb	r3, [r3, #1]
 8003874:	f083 0301 	eor.w	r3, r3, #1
 8003878:	b2db      	uxtb	r3, r3
 800387a:	2b00      	cmp	r3, #0
 800387c:	d004      	beq.n	8003888 <ymodemReceive+0x28>
  {
    p_modem->type = YMODEM_TYPE_ERROR;
 800387e:	687b      	ldr	r3, [r7, #4]
 8003880:	2204      	movs	r2, #4
 8003882:	721a      	strb	r2, [r3, #8]
    return true;
 8003884:	2301      	movs	r3, #1
 8003886:	e130      	b.n	8003aea <ymodemReceive+0x28a>
  }

  if (uartAvailable(p_modem->ch) > 0)
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	781b      	ldrb	r3, [r3, #0]
 800388c:	4618      	mov	r0, r3
 800388e:	f7ff fd37 	bl	8003300 <uartAvailable>
 8003892:	4603      	mov	r3, r0
 8003894:	2b00      	cmp	r3, #0
 8003896:	d00a      	beq.n	80038ae <ymodemReceive+0x4e>
  {
    p_modem->rx_data = uartRead(p_modem->ch);
 8003898:	687b      	ldr	r3, [r7, #4]
 800389a:	781b      	ldrb	r3, [r3, #0]
 800389c:	4618      	mov	r0, r3
 800389e:	f7ff fd75 	bl	800338c <uartRead>
 80038a2:	4603      	mov	r3, r0
 80038a4:	461a      	mov	r2, r3
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	725a      	strb	r2, [r3, #9]
    update = true;
 80038aa:	2301      	movs	r3, #1
 80038ac:	73bb      	strb	r3, [r7, #14]

    //uartPrintf(_DEF_UART1, "Rx 0x%X, %d\n", p_modem->rx_data, p_modem->rx_packet.state);
  }

  if (update == true && ymodemReceivePacket(&p_modem->rx_packet, p_modem->rx_data) == true)
 80038ae:	7bbb      	ldrb	r3, [r7, #14]
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	f000 8101 	beq.w	8003ab8 <ymodemReceive+0x258>
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	f103 02b0 	add.w	r2, r3, #176	; 0xb0
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	7a5b      	ldrb	r3, [r3, #9]
 80038c0:	4619      	mov	r1, r3
 80038c2:	4610      	mov	r0, r2
 80038c4:	f000 f916 	bl	8003af4 <ymodemReceivePacket>
 80038c8:	4603      	mov	r3, r0
 80038ca:	2b00      	cmp	r3, #0
 80038cc:	f000 80f4 	beq.w	8003ab8 <ymodemReceive+0x258>
  {
    //uartPrintf(_DEF_UART1, "RxPacket 0x%X\n", p_modem->rx_packet.stx);

    if (p_modem->state != YMODEM_STATE_WAIT_HEAD)
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	7a9b      	ldrb	r3, [r3, #10]
 80038d4:	2b00      	cmp	r3, #0
 80038d6:	d007      	beq.n	80038e8 <ymodemReceive+0x88>
    {
      if (p_modem->rx_packet.stx == YMODEM_CAN)
 80038d8:	687b      	ldr	r3, [r7, #4]
 80038da:	f893 30b4 	ldrb.w	r3, [r3, #180]	; 0xb4
 80038de:	2b18      	cmp	r3, #24
 80038e0:	d102      	bne.n	80038e8 <ymodemReceive+0x88>
      {
        p_modem->state = YMODEM_STATE_WAIT_CANCEL;
 80038e2:	687b      	ldr	r3, [r7, #4]
 80038e4:	2205      	movs	r2, #5
 80038e6:	729a      	strb	r2, [r3, #10]
      }
    }

    switch(p_modem->state)
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	7a9b      	ldrb	r3, [r3, #10]
 80038ec:	2b05      	cmp	r3, #5
 80038ee:	f200 80fb 	bhi.w	8003ae8 <ymodemReceive+0x288>
 80038f2:	a201      	add	r2, pc, #4	; (adr r2, 80038f8 <ymodemReceive+0x98>)
 80038f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80038f8:	08003911 	.word	0x08003911
 80038fc:	0800395d 	.word	0x0800395d
 8003900:	080039e9 	.word	0x080039e9
 8003904:	08003a65 	.word	0x08003a65
 8003908:	08003a7d 	.word	0x08003a7d
 800390c:	08003a97 	.word	0x08003a97
    {
      case YMODEM_STATE_WAIT_HEAD:
        if (p_modem->rx_packet.stx == YMODEM_EOT)
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	f893 30b4 	ldrb.w	r3, [r3, #180]	; 0xb4
 8003916:	2b04      	cmp	r3, #4
 8003918:	d107      	bne.n	800392a <ymodemReceive+0xca>
        {
          ymodemPutch(p_modem, YMODEM_NACK);
 800391a:	2115      	movs	r1, #21
 800391c:	6878      	ldr	r0, [r7, #4]
 800391e:	f7ff ff2b 	bl	8003778 <ymodemPutch>
          p_modem->state = YMODEM_STATE_WAIT_LAST;
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	2203      	movs	r2, #3
 8003926:	729a      	strb	r2, [r3, #10]

          p_modem->state = YMODEM_STATE_WAIT_FIRST;
          p_modem->type = YMODEM_TYPE_START;
          ret = true;
        }
        break;
 8003928:	e0c2      	b.n	8003ab0 <ymodemReceive+0x250>
        else if (p_modem->rx_packet.seq[0] == 0x00)
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	f893 30b5 	ldrb.w	r3, [r3, #181]	; 0xb5
 8003930:	2b00      	cmp	r3, #0
 8003932:	f040 80bd 	bne.w	8003ab0 <ymodemReceive+0x250>
          p_modem->file_addr = 0;
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	2200      	movs	r2, #0
 800393a:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
          ymodemGetFileInfo(p_modem);
 800393e:	6878      	ldr	r0, [r7, #4]
 8003940:	f7ff ff34 	bl	80037ac <ymodemGetFileInfo>
          p_modem->ack_mode = YMODEM_RESP_ACK_C;
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	2202      	movs	r2, #2
 8003948:	765a      	strb	r2, [r3, #25]
          p_modem->state = YMODEM_STATE_WAIT_FIRST;
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	2201      	movs	r2, #1
 800394e:	729a      	strb	r2, [r3, #10]
          p_modem->type = YMODEM_TYPE_START;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	2200      	movs	r2, #0
 8003954:	721a      	strb	r2, [r3, #8]
          ret = true;
 8003956:	2301      	movs	r3, #1
 8003958:	73fb      	strb	r3, [r7, #15]
        break;
 800395a:	e0a9      	b.n	8003ab0 <ymodemReceive+0x250>

      case YMODEM_STATE_WAIT_FIRST:
        if (p_modem->rx_packet.stx == YMODEM_EOT)
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	f893 30b4 	ldrb.w	r3, [r3, #180]	; 0xb4
 8003962:	2b04      	cmp	r3, #4
 8003964:	d107      	bne.n	8003976 <ymodemReceive+0x116>
        {
          ymodemPutch(p_modem, YMODEM_NACK);
 8003966:	2115      	movs	r1, #21
 8003968:	6878      	ldr	r0, [r7, #4]
 800396a:	f7ff ff05 	bl	8003778 <ymodemPutch>
          p_modem->state = YMODEM_STATE_WAIT_LAST;
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	2203      	movs	r2, #3
 8003972:	729a      	strb	r2, [r3, #10]
          ymodemPutch(p_modem, YMODEM_ACK);

          p_modem->state = YMODEM_STATE_WAIT_DATA;
          p_modem->type = YMODEM_TYPE_DATA;
        }
        break;
 8003974:	e09e      	b.n	8003ab4 <ymodemReceive+0x254>
        else if (p_modem->rx_packet.seq[0] == 0x01)
 8003976:	687b      	ldr	r3, [r7, #4]
 8003978:	f893 30b5 	ldrb.w	r3, [r3, #181]	; 0xb5
 800397c:	2b01      	cmp	r3, #1
 800397e:	f040 8099 	bne.w	8003ab4 <ymodemReceive+0x254>
          p_modem->file_addr = 0;
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	2200      	movs	r2, #0
 8003986:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
          p_modem->file_received = 0;
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	2200      	movs	r2, #0
 800398e:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
          buf_length = (p_modem->file_length - p_modem->file_addr);
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800399e:	1ad3      	subs	r3, r2, r3
 80039a0:	60bb      	str	r3, [r7, #8]
          if (buf_length > p_modem->rx_packet.length)
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	f8b3 30bc 	ldrh.w	r3, [r3, #188]	; 0xbc
 80039a8:	461a      	mov	r2, r3
 80039aa:	68bb      	ldr	r3, [r7, #8]
 80039ac:	4293      	cmp	r3, r2
 80039ae:	d903      	bls.n	80039b8 <ymodemReceive+0x158>
            buf_length = p_modem->rx_packet.length;
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	f8b3 30bc 	ldrh.w	r3, [r3, #188]	; 0xbc
 80039b6:	60bb      	str	r3, [r7, #8]
          p_modem->file_buf_length = buf_length;
 80039b8:	68bb      	ldr	r3, [r7, #8]
 80039ba:	b29a      	uxth	r2, r3
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	f8a3 20ac 	strh.w	r2, [r3, #172]	; 0xac
          p_modem->file_received += buf_length;
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 80039c8:	68bb      	ldr	r3, [r7, #8]
 80039ca:	441a      	add	r2, r3
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
          ymodemPutch(p_modem, YMODEM_ACK);
 80039d2:	2106      	movs	r1, #6
 80039d4:	6878      	ldr	r0, [r7, #4]
 80039d6:	f7ff fecf 	bl	8003778 <ymodemPutch>
          p_modem->state = YMODEM_STATE_WAIT_DATA;
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	2202      	movs	r2, #2
 80039de:	729a      	strb	r2, [r3, #10]
          p_modem->type = YMODEM_TYPE_DATA;
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	2201      	movs	r2, #1
 80039e4:	721a      	strb	r2, [r3, #8]
        break;
 80039e6:	e065      	b.n	8003ab4 <ymodemReceive+0x254>

      case YMODEM_STATE_WAIT_DATA:
        if (p_modem->rx_packet.stx == YMODEM_EOT)
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	f893 30b4 	ldrb.w	r3, [r3, #180]	; 0xb4
 80039ee:	2b04      	cmp	r3, #4
 80039f0:	d107      	bne.n	8003a02 <ymodemReceive+0x1a2>
        {
          ymodemPutch(p_modem, YMODEM_NACK);
 80039f2:	2115      	movs	r1, #21
 80039f4:	6878      	ldr	r0, [r7, #4]
 80039f6:	f7ff febf 	bl	8003778 <ymodemPutch>
          p_modem->state = YMODEM_STATE_WAIT_LAST;
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	2203      	movs	r2, #3
 80039fe:	729a      	strb	r2, [r3, #10]
          //ymodemPutch(p_modem, YMODEM_ACK);
          p_modem->ack_mode = YMODEM_RESP_ACK;
          p_modem->type = YMODEM_TYPE_DATA;
          ret = true;
        }
        break;
 8003a00:	e059      	b.n	8003ab6 <ymodemReceive+0x256>
          buf_length = (p_modem->file_length - p_modem->file_addr);
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8003a0e:	1ad3      	subs	r3, r2, r3
 8003a10:	60bb      	str	r3, [r7, #8]
          if (buf_length > p_modem->rx_packet.length)
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	f8b3 30bc 	ldrh.w	r3, [r3, #188]	; 0xbc
 8003a18:	461a      	mov	r2, r3
 8003a1a:	68bb      	ldr	r3, [r7, #8]
 8003a1c:	4293      	cmp	r3, r2
 8003a1e:	d903      	bls.n	8003a28 <ymodemReceive+0x1c8>
            buf_length = p_modem->rx_packet.length;
 8003a20:	687b      	ldr	r3, [r7, #4]
 8003a22:	f8b3 30bc 	ldrh.w	r3, [r3, #188]	; 0xbc
 8003a26:	60bb      	str	r3, [r7, #8]
          p_modem->file_buf_length = buf_length;
 8003a28:	68bb      	ldr	r3, [r7, #8]
 8003a2a:	b29a      	uxth	r2, r3
 8003a2c:	687b      	ldr	r3, [r7, #4]
 8003a2e:	f8a3 20ac 	strh.w	r2, [r3, #172]	; 0xac
          p_modem->file_addr += buf_length;
 8003a32:	687b      	ldr	r3, [r7, #4]
 8003a34:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 8003a38:	68bb      	ldr	r3, [r7, #8]
 8003a3a:	441a      	add	r2, r3
 8003a3c:	687b      	ldr	r3, [r7, #4]
 8003a3e:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
          p_modem->file_received += buf_length;
 8003a42:	687b      	ldr	r3, [r7, #4]
 8003a44:	f8d3 20a4 	ldr.w	r2, [r3, #164]	; 0xa4
 8003a48:	68bb      	ldr	r3, [r7, #8]
 8003a4a:	441a      	add	r2, r3
 8003a4c:	687b      	ldr	r3, [r7, #4]
 8003a4e:	f8c3 20a4 	str.w	r2, [r3, #164]	; 0xa4
          p_modem->ack_mode = YMODEM_RESP_ACK;
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	2201      	movs	r2, #1
 8003a56:	765a      	strb	r2, [r3, #25]
          p_modem->type = YMODEM_TYPE_DATA;
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	2201      	movs	r2, #1
 8003a5c:	721a      	strb	r2, [r3, #8]
          ret = true;
 8003a5e:	2301      	movs	r3, #1
 8003a60:	73fb      	strb	r3, [r7, #15]
        break;
 8003a62:	e028      	b.n	8003ab6 <ymodemReceive+0x256>

      case YMODEM_STATE_WAIT_LAST:
        ymodemPutch(p_modem, YMODEM_ACK);
 8003a64:	2106      	movs	r1, #6
 8003a66:	6878      	ldr	r0, [r7, #4]
 8003a68:	f7ff fe86 	bl	8003778 <ymodemPutch>
        ymodemPutch(p_modem, YMODEM_C);
 8003a6c:	2143      	movs	r1, #67	; 0x43
 8003a6e:	6878      	ldr	r0, [r7, #4]
 8003a70:	f7ff fe82 	bl	8003778 <ymodemPutch>
        p_modem->state = YMODEM_STATE_WAIT_END;
 8003a74:	687b      	ldr	r3, [r7, #4]
 8003a76:	2204      	movs	r2, #4
 8003a78:	729a      	strb	r2, [r3, #10]
        break;
 8003a7a:	e01c      	b.n	8003ab6 <ymodemReceive+0x256>

      case YMODEM_STATE_WAIT_END:
        ymodemPutch(p_modem, YMODEM_ACK);
 8003a7c:	2106      	movs	r1, #6
 8003a7e:	6878      	ldr	r0, [r7, #4]
 8003a80:	f7ff fe7a 	bl	8003778 <ymodemPutch>
        p_modem->state = YMODEM_STATE_WAIT_HEAD;
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	2200      	movs	r2, #0
 8003a88:	729a      	strb	r2, [r3, #10]
        p_modem->type = YMODEM_TYPE_END;
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	2202      	movs	r2, #2
 8003a8e:	721a      	strb	r2, [r3, #8]
        ret = true;
 8003a90:	2301      	movs	r3, #1
 8003a92:	73fb      	strb	r3, [r7, #15]
        break;
 8003a94:	e00f      	b.n	8003ab6 <ymodemReceive+0x256>

      case YMODEM_STATE_WAIT_CANCEL:
        ymodemPutch(p_modem, YMODEM_ACK);
 8003a96:	2106      	movs	r1, #6
 8003a98:	6878      	ldr	r0, [r7, #4]
 8003a9a:	f7ff fe6d 	bl	8003778 <ymodemPutch>
        p_modem->state = YMODEM_STATE_WAIT_HEAD;
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	2200      	movs	r2, #0
 8003aa2:	729a      	strb	r2, [r3, #10]
        p_modem->type = YMODEM_TYPE_CANCEL;
 8003aa4:	687b      	ldr	r3, [r7, #4]
 8003aa6:	2203      	movs	r2, #3
 8003aa8:	721a      	strb	r2, [r3, #8]
        ret = true;
 8003aaa:	2301      	movs	r3, #1
 8003aac:	73fb      	strb	r3, [r7, #15]
        break;
 8003aae:	e002      	b.n	8003ab6 <ymodemReceive+0x256>
        break;
 8003ab0:	bf00      	nop
 8003ab2:	e019      	b.n	8003ae8 <ymodemReceive+0x288>
        break;
 8003ab4:	bf00      	nop
    switch(p_modem->state)
 8003ab6:	e017      	b.n	8003ae8 <ymodemReceive+0x288>
    }
  }
  else
  {
    if (p_modem->rx_packet.state == YMODEM_PACKET_WAIT_FIRST)
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	f893 30b0 	ldrb.w	r3, [r3, #176]	; 0xb0
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d112      	bne.n	8003ae8 <ymodemReceive+0x288>
    {
      if (millis()-p_modem->pre_time >= p_modem->start_time)
 8003ac2:	f7fd ff5c 	bl	800197e <millis>
 8003ac6:	4602      	mov	r2, r0
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	68db      	ldr	r3, [r3, #12]
 8003acc:	1ad2      	subs	r2, r2, r3
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	691b      	ldr	r3, [r3, #16]
 8003ad2:	429a      	cmp	r2, r3
 8003ad4:	d308      	bcc.n	8003ae8 <ymodemReceive+0x288>
      {
        p_modem->pre_time = millis();
 8003ad6:	f7fd ff52 	bl	800197e <millis>
 8003ada:	4602      	mov	r2, r0
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	60da      	str	r2, [r3, #12]
        ymodemPutch(p_modem, YMODEM_C);
 8003ae0:	2143      	movs	r1, #67	; 0x43
 8003ae2:	6878      	ldr	r0, [r7, #4]
 8003ae4:	f7ff fe48 	bl	8003778 <ymodemPutch>
      }
    }
  }

  return ret;
 8003ae8:	7bfb      	ldrb	r3, [r7, #15]
}
 8003aea:	4618      	mov	r0, r3
 8003aec:	3710      	adds	r7, #16
 8003aee:	46bd      	mov	sp, r7
 8003af0:	bd80      	pop	{r7, pc}
 8003af2:	bf00      	nop

08003af4 <ymodemReceivePacket>:

bool ymodemReceivePacket(ymodem_packet_t *p_packet, uint8_t data_in)
{
 8003af4:	b580      	push	{r7, lr}
 8003af6:	b084      	sub	sp, #16
 8003af8:	af00      	add	r7, sp, #0
 8003afa:	6078      	str	r0, [r7, #4]
 8003afc:	460b      	mov	r3, r1
 8003afe:	70fb      	strb	r3, [r7, #3]
  bool ret = false;
 8003b00:	2300      	movs	r3, #0
 8003b02:	73fb      	strb	r3, [r7, #15]


  switch(p_packet->state)
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	781b      	ldrb	r3, [r3, #0]
 8003b08:	2b05      	cmp	r3, #5
 8003b0a:	f200 809b 	bhi.w	8003c44 <ymodemReceivePacket+0x150>
 8003b0e:	a201      	add	r2, pc, #4	; (adr r2, 8003b14 <ymodemReceivePacket+0x20>)
 8003b10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b14:	08003b2d 	.word	0x08003b2d
 8003b18:	08003b81 	.word	0x08003b81
 8003b1c:	08003b8f 	.word	0x08003b8f
 8003b20:	08003bb9 	.word	0x08003bb9
 8003b24:	08003be7 	.word	0x08003be7
 8003b28:	08003bfb 	.word	0x08003bfb
  {
    case YMODEM_PACKET_WAIT_FIRST:
      if (data_in == YMODEM_SOH)
 8003b2c:	78fb      	ldrb	r3, [r7, #3]
 8003b2e:	2b01      	cmp	r3, #1
 8003b30:	d108      	bne.n	8003b44 <ymodemReceivePacket+0x50>
      {
        p_packet->length = 128;
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	2280      	movs	r2, #128	; 0x80
 8003b36:	819a      	strh	r2, [r3, #12]
        p_packet->stx = data_in;
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	78fa      	ldrb	r2, [r7, #3]
 8003b3c:	711a      	strb	r2, [r3, #4]
        p_packet->state = YMODEM_PACKET_WAIT_SEQ1;
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	2201      	movs	r2, #1
 8003b42:	701a      	strb	r2, [r3, #0]
      }
      if (data_in == YMODEM_STX)
 8003b44:	78fb      	ldrb	r3, [r7, #3]
 8003b46:	2b02      	cmp	r3, #2
 8003b48:	d109      	bne.n	8003b5e <ymodemReceivePacket+0x6a>
      {
        p_packet->length = 1024;
 8003b4a:	687b      	ldr	r3, [r7, #4]
 8003b4c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003b50:	819a      	strh	r2, [r3, #12]
        p_packet->stx = data_in;
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	78fa      	ldrb	r2, [r7, #3]
 8003b56:	711a      	strb	r2, [r3, #4]
        p_packet->state = YMODEM_PACKET_WAIT_SEQ1;
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	2201      	movs	r2, #1
 8003b5c:	701a      	strb	r2, [r3, #0]
      }
      if (data_in == YMODEM_EOT)
 8003b5e:	78fb      	ldrb	r3, [r7, #3]
 8003b60:	2b04      	cmp	r3, #4
 8003b62:	d104      	bne.n	8003b6e <ymodemReceivePacket+0x7a>
      {
        p_packet->stx = data_in;
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	78fa      	ldrb	r2, [r7, #3]
 8003b68:	711a      	strb	r2, [r3, #4]
        ret = true;
 8003b6a:	2301      	movs	r3, #1
 8003b6c:	73fb      	strb	r3, [r7, #15]
      }
      if (data_in == YMODEM_CAN)
 8003b6e:	78fb      	ldrb	r3, [r7, #3]
 8003b70:	2b18      	cmp	r3, #24
 8003b72:	d162      	bne.n	8003c3a <ymodemReceivePacket+0x146>
      {
        p_packet->stx = data_in;
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	78fa      	ldrb	r2, [r7, #3]
 8003b78:	711a      	strb	r2, [r3, #4]
        ret = true;
 8003b7a:	2301      	movs	r3, #1
 8003b7c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003b7e:	e05c      	b.n	8003c3a <ymodemReceivePacket+0x146>

    case YMODEM_PACKET_WAIT_SEQ1:
      p_packet->seq[0] = data_in;
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	78fa      	ldrb	r2, [r7, #3]
 8003b84:	715a      	strb	r2, [r3, #5]
      p_packet->state = YMODEM_PACKET_WAIT_SEQ2;
 8003b86:	687b      	ldr	r3, [r7, #4]
 8003b88:	2202      	movs	r2, #2
 8003b8a:	701a      	strb	r2, [r3, #0]
      break;
 8003b8c:	e05a      	b.n	8003c44 <ymodemReceivePacket+0x150>

    case YMODEM_PACKET_WAIT_SEQ2:
      p_packet->seq[1] = data_in;
 8003b8e:	687b      	ldr	r3, [r7, #4]
 8003b90:	78fa      	ldrb	r2, [r7, #3]
 8003b92:	719a      	strb	r2, [r3, #6]
      if (p_packet->seq[0] == (uint8_t)(~data_in))
 8003b94:	687b      	ldr	r3, [r7, #4]
 8003b96:	795a      	ldrb	r2, [r3, #5]
 8003b98:	78fb      	ldrb	r3, [r7, #3]
 8003b9a:	43db      	mvns	r3, r3
 8003b9c:	b2db      	uxtb	r3, r3
 8003b9e:	429a      	cmp	r2, r3
 8003ba0:	d106      	bne.n	8003bb0 <ymodemReceivePacket+0xbc>
      {
        p_packet->index = 0;
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	805a      	strh	r2, [r3, #2]
        p_packet->state = YMODEM_PACKET_WAIT_DATA;
 8003ba8:	687b      	ldr	r3, [r7, #4]
 8003baa:	2203      	movs	r2, #3
 8003bac:	701a      	strb	r2, [r3, #0]
      }
      else
      {
        p_packet->state = YMODEM_PACKET_WAIT_FIRST;
      }
      break;
 8003bae:	e049      	b.n	8003c44 <ymodemReceivePacket+0x150>
        p_packet->state = YMODEM_PACKET_WAIT_FIRST;
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	2200      	movs	r2, #0
 8003bb4:	701a      	strb	r2, [r3, #0]
      break;
 8003bb6:	e045      	b.n	8003c44 <ymodemReceivePacket+0x150>

    case YMODEM_PACKET_WAIT_DATA:
      p_packet->data[p_packet->index] = data_in;
 8003bb8:	687b      	ldr	r3, [r7, #4]
 8003bba:	689b      	ldr	r3, [r3, #8]
 8003bbc:	687a      	ldr	r2, [r7, #4]
 8003bbe:	8852      	ldrh	r2, [r2, #2]
 8003bc0:	4413      	add	r3, r2
 8003bc2:	78fa      	ldrb	r2, [r7, #3]
 8003bc4:	701a      	strb	r2, [r3, #0]
      p_packet->index++;
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	885b      	ldrh	r3, [r3, #2]
 8003bca:	3301      	adds	r3, #1
 8003bcc:	b29a      	uxth	r2, r3
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	805a      	strh	r2, [r3, #2]
      if (p_packet->index >= p_packet->length)
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	885a      	ldrh	r2, [r3, #2]
 8003bd6:	687b      	ldr	r3, [r7, #4]
 8003bd8:	899b      	ldrh	r3, [r3, #12]
 8003bda:	429a      	cmp	r2, r3
 8003bdc:	d32f      	bcc.n	8003c3e <ymodemReceivePacket+0x14a>
      {
        p_packet->state = YMODEM_PACKET_WAIT_CRCH;
 8003bde:	687b      	ldr	r3, [r7, #4]
 8003be0:	2204      	movs	r2, #4
 8003be2:	701a      	strb	r2, [r3, #0]
      }
      break;
 8003be4:	e02b      	b.n	8003c3e <ymodemReceivePacket+0x14a>

    case YMODEM_PACKET_WAIT_CRCH:
      p_packet->crc_recv = (data_in<<8);
 8003be6:	78fb      	ldrb	r3, [r7, #3]
 8003be8:	b29b      	uxth	r3, r3
 8003bea:	021b      	lsls	r3, r3, #8
 8003bec:	b29a      	uxth	r2, r3
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	821a      	strh	r2, [r3, #16]
      p_packet->state = YMODEM_PACKET_WAIT_CRCL;
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	2205      	movs	r2, #5
 8003bf6:	701a      	strb	r2, [r3, #0]
      break;
 8003bf8:	e024      	b.n	8003c44 <ymodemReceivePacket+0x150>

    case YMODEM_PACKET_WAIT_CRCL:
      p_packet->crc_recv |= (data_in<<0);
 8003bfa:	687b      	ldr	r3, [r7, #4]
 8003bfc:	8a1a      	ldrh	r2, [r3, #16]
 8003bfe:	78fb      	ldrb	r3, [r7, #3]
 8003c00:	b29b      	uxth	r3, r3
 8003c02:	4313      	orrs	r3, r2
 8003c04:	b29a      	uxth	r2, r3
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	821a      	strh	r2, [r3, #16]
      p_packet->state = YMODEM_PACKET_WAIT_FIRST;
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	2200      	movs	r2, #0
 8003c0e:	701a      	strb	r2, [r3, #0]

      p_packet->crc = crc16(p_packet->data, p_packet->length);
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	689a      	ldr	r2, [r3, #8]
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	899b      	ldrh	r3, [r3, #12]
 8003c18:	4619      	mov	r1, r3
 8003c1a:	4610      	mov	r0, r2
 8003c1c:	f000 f83a 	bl	8003c94 <crc16>
 8003c20:	4603      	mov	r3, r0
 8003c22:	461a      	mov	r2, r3
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	81da      	strh	r2, [r3, #14]

      if (p_packet->crc == p_packet->crc_recv)
 8003c28:	687b      	ldr	r3, [r7, #4]
 8003c2a:	89da      	ldrh	r2, [r3, #14]
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	8a1b      	ldrh	r3, [r3, #16]
 8003c30:	429a      	cmp	r2, r3
 8003c32:	d106      	bne.n	8003c42 <ymodemReceivePacket+0x14e>
      {
        ret = true;
 8003c34:	2301      	movs	r3, #1
 8003c36:	73fb      	strb	r3, [r7, #15]
      }
      //uartPrintf(_DEF_UART1, "crc %X %X\n", p_packet->crc, p_packet->crc_recv);
      break;
 8003c38:	e003      	b.n	8003c42 <ymodemReceivePacket+0x14e>
      break;
 8003c3a:	bf00      	nop
 8003c3c:	e002      	b.n	8003c44 <ymodemReceivePacket+0x150>
      break;
 8003c3e:	bf00      	nop
 8003c40:	e000      	b.n	8003c44 <ymodemReceivePacket+0x150>
      break;
 8003c42:	bf00      	nop
  }

  return ret;
 8003c44:	7bfb      	ldrb	r3, [r7, #15]
}
 8003c46:	4618      	mov	r0, r3
 8003c48:	3710      	adds	r7, #16
 8003c4a:	46bd      	mov	sp, r7
 8003c4c:	bd80      	pop	{r7, pc}
 8003c4e:	bf00      	nop

08003c50 <crc_update>:


#define CRC_POLY 0x1021

uint16_t crc_update(uint16_t crc_in, int incr)
{
 8003c50:	b480      	push	{r7}
 8003c52:	b085      	sub	sp, #20
 8003c54:	af00      	add	r7, sp, #0
 8003c56:	4603      	mov	r3, r0
 8003c58:	6039      	str	r1, [r7, #0]
 8003c5a:	80fb      	strh	r3, [r7, #6]
  uint16_t xor = crc_in >> 15;
 8003c5c:	88fb      	ldrh	r3, [r7, #6]
 8003c5e:	0bdb      	lsrs	r3, r3, #15
 8003c60:	81bb      	strh	r3, [r7, #12]
  uint16_t out = crc_in << 1;
 8003c62:	88fb      	ldrh	r3, [r7, #6]
 8003c64:	005b      	lsls	r3, r3, #1
 8003c66:	81fb      	strh	r3, [r7, #14]

  if (incr)
 8003c68:	683b      	ldr	r3, [r7, #0]
 8003c6a:	2b00      	cmp	r3, #0
 8003c6c:	d002      	beq.n	8003c74 <crc_update+0x24>
  {
    out++;
 8003c6e:	89fb      	ldrh	r3, [r7, #14]
 8003c70:	3301      	adds	r3, #1
 8003c72:	81fb      	strh	r3, [r7, #14]
  }

  if (xor)
 8003c74:	89bb      	ldrh	r3, [r7, #12]
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d005      	beq.n	8003c86 <crc_update+0x36>
  {
    out ^= CRC_POLY;
 8003c7a:	89fb      	ldrh	r3, [r7, #14]
 8003c7c:	f483 5381 	eor.w	r3, r3, #4128	; 0x1020
 8003c80:	f083 0301 	eor.w	r3, r3, #1
 8003c84:	81fb      	strh	r3, [r7, #14]
  }

  return out;
 8003c86:	89fb      	ldrh	r3, [r7, #14]
}
 8003c88:	4618      	mov	r0, r3
 8003c8a:	3714      	adds	r7, #20
 8003c8c:	46bd      	mov	sp, r7
 8003c8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c92:	4770      	bx	lr

08003c94 <crc16>:

uint16_t crc16(uint8_t *data, uint16_t size)
{
 8003c94:	b580      	push	{r7, lr}
 8003c96:	b084      	sub	sp, #16
 8003c98:	af00      	add	r7, sp, #0
 8003c9a:	6078      	str	r0, [r7, #4]
 8003c9c:	460b      	mov	r3, r1
 8003c9e:	807b      	strh	r3, [r7, #2]
  uint16_t crc, i;

  for (crc = 0; size > 0; size--, data++)
 8003ca0:	2300      	movs	r3, #0
 8003ca2:	81fb      	strh	r3, [r7, #14]
 8003ca4:	e01a      	b.n	8003cdc <crc16+0x48>
  {
    for (i = 0x80; i; i >>= 1)
 8003ca6:	2380      	movs	r3, #128	; 0x80
 8003ca8:	81bb      	strh	r3, [r7, #12]
 8003caa:	e00e      	b.n	8003cca <crc16+0x36>
    {
      crc = crc_update(crc, *data & i);
 8003cac:	687b      	ldr	r3, [r7, #4]
 8003cae:	781b      	ldrb	r3, [r3, #0]
 8003cb0:	461a      	mov	r2, r3
 8003cb2:	89bb      	ldrh	r3, [r7, #12]
 8003cb4:	401a      	ands	r2, r3
 8003cb6:	89fb      	ldrh	r3, [r7, #14]
 8003cb8:	4611      	mov	r1, r2
 8003cba:	4618      	mov	r0, r3
 8003cbc:	f7ff ffc8 	bl	8003c50 <crc_update>
 8003cc0:	4603      	mov	r3, r0
 8003cc2:	81fb      	strh	r3, [r7, #14]
    for (i = 0x80; i; i >>= 1)
 8003cc4:	89bb      	ldrh	r3, [r7, #12]
 8003cc6:	085b      	lsrs	r3, r3, #1
 8003cc8:	81bb      	strh	r3, [r7, #12]
 8003cca:	89bb      	ldrh	r3, [r7, #12]
 8003ccc:	2b00      	cmp	r3, #0
 8003cce:	d1ed      	bne.n	8003cac <crc16+0x18>
  for (crc = 0; size > 0; size--, data++)
 8003cd0:	887b      	ldrh	r3, [r7, #2]
 8003cd2:	3b01      	subs	r3, #1
 8003cd4:	807b      	strh	r3, [r7, #2]
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	3301      	adds	r3, #1
 8003cda:	607b      	str	r3, [r7, #4]
 8003cdc:	887b      	ldrh	r3, [r7, #2]
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d1e1      	bne.n	8003ca6 <crc16+0x12>
    }
  }

  for (i = 0; i < 16; i++)
 8003ce2:	2300      	movs	r3, #0
 8003ce4:	81bb      	strh	r3, [r7, #12]
 8003ce6:	e009      	b.n	8003cfc <crc16+0x68>
  {
    crc = crc_update(crc, 0);
 8003ce8:	89fb      	ldrh	r3, [r7, #14]
 8003cea:	2100      	movs	r1, #0
 8003cec:	4618      	mov	r0, r3
 8003cee:	f7ff ffaf 	bl	8003c50 <crc_update>
 8003cf2:	4603      	mov	r3, r0
 8003cf4:	81fb      	strh	r3, [r7, #14]
  for (i = 0; i < 16; i++)
 8003cf6:	89bb      	ldrh	r3, [r7, #12]
 8003cf8:	3301      	adds	r3, #1
 8003cfa:	81bb      	strh	r3, [r7, #12]
 8003cfc:	89bb      	ldrh	r3, [r7, #12]
 8003cfe:	2b0f      	cmp	r3, #15
 8003d00:	d9f2      	bls.n	8003ce8 <crc16+0x54>
  }

  return crc;
 8003d02:	89fb      	ldrh	r3, [r7, #14]
}
 8003d04:	4618      	mov	r0, r3
 8003d06:	3710      	adds	r7, #16
 8003d08:	46bd      	mov	sp, r7
 8003d0a:	bd80      	pop	{r7, pc}

08003d0c <cliYmodem>:


#ifdef _USE_HW_CLI
void cliYmodem(cli_args_t *args)
{
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	f5ad 6d9b 	sub.w	sp, sp, #1240	; 0x4d8
 8003d12:	af00      	add	r7, sp, #0
 8003d14:	f507 639b 	add.w	r3, r7, #1240	; 0x4d8
 8003d18:	f2a3 43d4 	subw	r3, r3, #1236	; 0x4d4
 8003d1c:	6018      	str	r0, [r3, #0]
  bool ret = false;
 8003d1e:	2300      	movs	r3, #0
 8003d20:	f887 34d7 	strb.w	r3, [r7, #1239]	; 0x4d7
  ymodem_t ymodem;
  bool keep_loop;
  uint8_t log_ch = _DEF_UART2;
 8003d24:	2301      	movs	r3, #1
 8003d26:	f887 34d5 	strb.w	r3, [r7, #1237]	; 0x4d5


  if (args->argc == 1 && args->isStr(0, "down"))
 8003d2a:	f507 639b 	add.w	r3, r7, #1240	; 0x4d8
 8003d2e:	f2a3 43d4 	subw	r3, r3, #1236	; 0x4d4
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	881b      	ldrh	r3, [r3, #0]
 8003d36:	2b01      	cmp	r3, #1
 8003d38:	f040 808a 	bne.w	8003e50 <cliYmodem+0x144>
 8003d3c:	f507 639b 	add.w	r3, r7, #1240	; 0x4d8
 8003d40:	f2a3 43d4 	subw	r3, r3, #1236	; 0x4d4
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	695b      	ldr	r3, [r3, #20]
 8003d48:	4949      	ldr	r1, [pc, #292]	; (8003e70 <cliYmodem+0x164>)
 8003d4a:	2000      	movs	r0, #0
 8003d4c:	4798      	blx	r3
 8003d4e:	4603      	mov	r3, r0
 8003d50:	2b00      	cmp	r3, #0
 8003d52:	d07d      	beq.n	8003e50 <cliYmodem+0x144>
  {
    ymodemOpen(&ymodem, _DEF_UART1);
 8003d54:	f107 030c 	add.w	r3, r7, #12
 8003d58:	2100      	movs	r1, #0
 8003d5a:	4618      	mov	r0, r3
 8003d5c:	f7ff fcd6 	bl	800370c <ymodemOpen>

    keep_loop = true;
 8003d60:	2301      	movs	r3, #1
 8003d62:	f887 34d6 	strb.w	r3, [r7, #1238]	; 0x4d6

    while(keep_loop)
 8003d66:	bf00      	nop
 8003d68:	e06b      	b.n	8003e42 <cliYmodem+0x136>
    {
      if (ymodemReceive(&ymodem) == true)
 8003d6a:	f107 030c 	add.w	r3, r7, #12
 8003d6e:	4618      	mov	r0, r3
 8003d70:	f7ff fd76 	bl	8003860 <ymodemReceive>
 8003d74:	4603      	mov	r3, r0
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d062      	beq.n	8003e40 <cliYmodem+0x134>
      {
        switch(ymodem.type)
 8003d7a:	f507 639b 	add.w	r3, r7, #1240	; 0x4d8
 8003d7e:	f2a3 43cc 	subw	r3, r3, #1228	; 0x4cc
 8003d82:	7a1b      	ldrb	r3, [r3, #8]
 8003d84:	2b04      	cmp	r3, #4
 8003d86:	d85c      	bhi.n	8003e42 <cliYmodem+0x136>
 8003d88:	a201      	add	r2, pc, #4	; (adr r2, 8003d90 <cliYmodem+0x84>)
 8003d8a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d8e:	bf00      	nop
 8003d90:	08003da5 	.word	0x08003da5
 8003d94:	08003dc7 	.word	0x08003dc7
 8003d98:	08003e05 	.word	0x08003e05
 8003d9c:	08003e19 	.word	0x08003e19
 8003da0:	08003e2d 	.word	0x08003e2d
        {
          case YMODEM_TYPE_START:
            uartPrintf(log_ch, "YMODEM_TYPE_START %s %d\n", ymodem.file_name, ymodem.file_length);
 8003da4:	f507 639b 	add.w	r3, r7, #1240	; 0x4d8
 8003da8:	f2a3 43cc 	subw	r3, r3, #1228	; 0x4cc
 8003dac:	f8d3 10a0 	ldr.w	r1, [r3, #160]	; 0xa0
 8003db0:	f107 030c 	add.w	r3, r7, #12
 8003db4:	f103 021a 	add.w	r2, r3, #26
 8003db8:	f897 04d5 	ldrb.w	r0, [r7, #1237]	; 0x4d5
 8003dbc:	460b      	mov	r3, r1
 8003dbe:	492d      	ldr	r1, [pc, #180]	; (8003e74 <cliYmodem+0x168>)
 8003dc0:	f7ff fb42 	bl	8003448 <uartPrintf>
            break;
 8003dc4:	e03d      	b.n	8003e42 <cliYmodem+0x136>

          case YMODEM_TYPE_DATA:
            uartPrintf(log_ch, "YMODEM_TYPE_DATA %d %d %%\n", ymodem.rx_packet.seq[0], ymodem.file_received*100 / ymodem.file_length);
 8003dc6:	f507 639b 	add.w	r3, r7, #1240	; 0x4d8
 8003dca:	f2a3 43cc 	subw	r3, r3, #1228	; 0x4cc
 8003dce:	f893 30b5 	ldrb.w	r3, [r3, #181]	; 0xb5
 8003dd2:	4619      	mov	r1, r3
 8003dd4:	f507 639b 	add.w	r3, r7, #1240	; 0x4d8
 8003dd8:	f2a3 43cc 	subw	r3, r3, #1228	; 0x4cc
 8003ddc:	f8d3 30a4 	ldr.w	r3, [r3, #164]	; 0xa4
 8003de0:	2264      	movs	r2, #100	; 0x64
 8003de2:	fb03 f202 	mul.w	r2, r3, r2
 8003de6:	f507 639b 	add.w	r3, r7, #1240	; 0x4d8
 8003dea:	f2a3 43cc 	subw	r3, r3, #1228	; 0x4cc
 8003dee:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 8003df2:	fbb2 f3f3 	udiv	r3, r2, r3
 8003df6:	f897 04d5 	ldrb.w	r0, [r7, #1237]	; 0x4d5
 8003dfa:	460a      	mov	r2, r1
 8003dfc:	491e      	ldr	r1, [pc, #120]	; (8003e78 <cliYmodem+0x16c>)
 8003dfe:	f7ff fb23 	bl	8003448 <uartPrintf>
            break;
 8003e02:	e01e      	b.n	8003e42 <cliYmodem+0x136>

          case YMODEM_TYPE_END:
            uartPrintf(log_ch, "YMODEM_TYPE_END \n");
 8003e04:	f897 34d5 	ldrb.w	r3, [r7, #1237]	; 0x4d5
 8003e08:	491c      	ldr	r1, [pc, #112]	; (8003e7c <cliYmodem+0x170>)
 8003e0a:	4618      	mov	r0, r3
 8003e0c:	f7ff fb1c 	bl	8003448 <uartPrintf>
            keep_loop = false;
 8003e10:	2300      	movs	r3, #0
 8003e12:	f887 34d6 	strb.w	r3, [r7, #1238]	; 0x4d6
            break;
 8003e16:	e014      	b.n	8003e42 <cliYmodem+0x136>

          case YMODEM_TYPE_CANCEL:
            uartPrintf(log_ch, "YMODEM_TYPE_CANCEL \n");
 8003e18:	f897 34d5 	ldrb.w	r3, [r7, #1237]	; 0x4d5
 8003e1c:	4918      	ldr	r1, [pc, #96]	; (8003e80 <cliYmodem+0x174>)
 8003e1e:	4618      	mov	r0, r3
 8003e20:	f7ff fb12 	bl	8003448 <uartPrintf>
            keep_loop = false;
 8003e24:	2300      	movs	r3, #0
 8003e26:	f887 34d6 	strb.w	r3, [r7, #1238]	; 0x4d6
            break;
 8003e2a:	e00a      	b.n	8003e42 <cliYmodem+0x136>

          case YMODEM_TYPE_ERROR:
            uartPrintf(log_ch, "YMODEM_TYPE_ERROR \n");
 8003e2c:	f897 34d5 	ldrb.w	r3, [r7, #1237]	; 0x4d5
 8003e30:	4914      	ldr	r1, [pc, #80]	; (8003e84 <cliYmodem+0x178>)
 8003e32:	4618      	mov	r0, r3
 8003e34:	f7ff fb08 	bl	8003448 <uartPrintf>
            keep_loop = false;
 8003e38:	2300      	movs	r3, #0
 8003e3a:	f887 34d6 	strb.w	r3, [r7, #1238]	; 0x4d6
            break;
 8003e3e:	e000      	b.n	8003e42 <cliYmodem+0x136>
        }
      }
 8003e40:	bf00      	nop
    while(keep_loop)
 8003e42:	f897 34d6 	ldrb.w	r3, [r7, #1238]	; 0x4d6
 8003e46:	2b00      	cmp	r3, #0
 8003e48:	d18f      	bne.n	8003d6a <cliYmodem+0x5e>
    }
    ret = true;
 8003e4a:	2301      	movs	r3, #1
 8003e4c:	f887 34d7 	strb.w	r3, [r7, #1239]	; 0x4d7
  }


  if (ret != true)
 8003e50:	f897 34d7 	ldrb.w	r3, [r7, #1239]	; 0x4d7
 8003e54:	f083 0301 	eor.w	r3, r3, #1
 8003e58:	b2db      	uxtb	r3, r3
 8003e5a:	2b00      	cmp	r3, #0
 8003e5c:	d002      	beq.n	8003e64 <cliYmodem+0x158>
  {
    cliPrintf("ymodem down\n");
 8003e5e:	480a      	ldr	r0, [pc, #40]	; (8003e88 <cliYmodem+0x17c>)
 8003e60:	f7fe f9d0 	bl	8002204 <cliPrintf>
  }
}
 8003e64:	bf00      	nop
 8003e66:	f507 679b 	add.w	r7, r7, #1240	; 0x4d8
 8003e6a:	46bd      	mov	sp, r7
 8003e6c:	bd80      	pop	{r7, pc}
 8003e6e:	bf00      	nop
 8003e70:	0800bf98 	.word	0x0800bf98
 8003e74:	0800bfa0 	.word	0x0800bfa0
 8003e78:	0800bfbc 	.word	0x0800bfbc
 8003e7c:	0800bfd8 	.word	0x0800bfd8
 8003e80:	0800bfec 	.word	0x0800bfec
 8003e84:	0800c004 	.word	0x0800c004
 8003e88:	0800c018 	.word	0x0800c018

08003e8c <hwInit>:
    };



void hwInit(void)
{
 8003e8c:	b580      	push	{r7, lr}
 8003e8e:	af00      	add	r7, sp, #0
  bspInit();
 8003e90:	f7fd fd1a 	bl	80018c8 <bspInit>

  DWT_Delay_Init();
 8003e94:	f7fd ffe8 	bl	8001e68 <DWT_Delay_Init>

  rtcInit();
 8003e98:	f7ff f898 	bl	8002fcc <rtcInit>
  resetInit();
 8003e9c:	f7ff f85e 	bl	8002f5c <resetInit>
  cliInit();
 8003ea0:	f7fe f94a 	bl	8002138 <cliInit>
  ledInit();
 8003ea4:	f7fe ff60 	bl	8002d68 <ledInit>
  uartInit();
 8003ea8:	f7ff f902 	bl	80030b0 <uartInit>
  buttonInit();
 8003eac:	f7fe f834 	bl	8001f18 <buttonInit>
  flashInit();
 8003eb0:	f7fe fd88 	bl	80029c4 <flashInit>
  ymodemInit();
 8003eb4:	f7ff fc1c 	bl	80036f0 <ymodemInit>
}
 8003eb8:	bf00      	nop
 8003eba:	bd80      	pop	{r7, pc}

08003ebc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003ebc:	b580      	push	{r7, lr}
 8003ebe:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003ec0:	4b0e      	ldr	r3, [pc, #56]	; (8003efc <HAL_Init+0x40>)
 8003ec2:	681b      	ldr	r3, [r3, #0]
 8003ec4:	4a0d      	ldr	r2, [pc, #52]	; (8003efc <HAL_Init+0x40>)
 8003ec6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003eca:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003ecc:	4b0b      	ldr	r3, [pc, #44]	; (8003efc <HAL_Init+0x40>)
 8003ece:	681b      	ldr	r3, [r3, #0]
 8003ed0:	4a0a      	ldr	r2, [pc, #40]	; (8003efc <HAL_Init+0x40>)
 8003ed2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003ed6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003ed8:	4b08      	ldr	r3, [pc, #32]	; (8003efc <HAL_Init+0x40>)
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	4a07      	ldr	r2, [pc, #28]	; (8003efc <HAL_Init+0x40>)
 8003ede:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003ee2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003ee4:	2003      	movs	r0, #3
 8003ee6:	f000 f973 	bl	80041d0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003eea:	2000      	movs	r0, #0
 8003eec:	f000 f808 	bl	8003f00 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003ef0:	f7fd fdd4 	bl	8001a9c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003ef4:	2300      	movs	r3, #0
}
 8003ef6:	4618      	mov	r0, r3
 8003ef8:	bd80      	pop	{r7, pc}
 8003efa:	bf00      	nop
 8003efc:	40023c00 	.word	0x40023c00

08003f00 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003f00:	b580      	push	{r7, lr}
 8003f02:	b082      	sub	sp, #8
 8003f04:	af00      	add	r7, sp, #0
 8003f06:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003f08:	4b12      	ldr	r3, [pc, #72]	; (8003f54 <HAL_InitTick+0x54>)
 8003f0a:	681a      	ldr	r2, [r3, #0]
 8003f0c:	4b12      	ldr	r3, [pc, #72]	; (8003f58 <HAL_InitTick+0x58>)
 8003f0e:	781b      	ldrb	r3, [r3, #0]
 8003f10:	4619      	mov	r1, r3
 8003f12:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8003f16:	fbb3 f3f1 	udiv	r3, r3, r1
 8003f1a:	fbb2 f3f3 	udiv	r3, r2, r3
 8003f1e:	4618      	mov	r0, r3
 8003f20:	f000 f999 	bl	8004256 <HAL_SYSTICK_Config>
 8003f24:	4603      	mov	r3, r0
 8003f26:	2b00      	cmp	r3, #0
 8003f28:	d001      	beq.n	8003f2e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8003f2a:	2301      	movs	r3, #1
 8003f2c:	e00e      	b.n	8003f4c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	2b0f      	cmp	r3, #15
 8003f32:	d80a      	bhi.n	8003f4a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8003f34:	2200      	movs	r2, #0
 8003f36:	6879      	ldr	r1, [r7, #4]
 8003f38:	f04f 30ff 	mov.w	r0, #4294967295
 8003f3c:	f000 f953 	bl	80041e6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8003f40:	4a06      	ldr	r2, [pc, #24]	; (8003f5c <HAL_InitTick+0x5c>)
 8003f42:	687b      	ldr	r3, [r7, #4]
 8003f44:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8003f46:	2300      	movs	r3, #0
 8003f48:	e000      	b.n	8003f4c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8003f4a:	2301      	movs	r3, #1
}
 8003f4c:	4618      	mov	r0, r3
 8003f4e:	3708      	adds	r7, #8
 8003f50:	46bd      	mov	sp, r7
 8003f52:	bd80      	pop	{r7, pc}
 8003f54:	2000000c 	.word	0x2000000c
 8003f58:	20000274 	.word	0x20000274
 8003f5c:	20000270 	.word	0x20000270

08003f60 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8003f60:	b480      	push	{r7}
 8003f62:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8003f64:	4b06      	ldr	r3, [pc, #24]	; (8003f80 <HAL_IncTick+0x20>)
 8003f66:	781b      	ldrb	r3, [r3, #0]
 8003f68:	461a      	mov	r2, r3
 8003f6a:	4b06      	ldr	r3, [pc, #24]	; (8003f84 <HAL_IncTick+0x24>)
 8003f6c:	681b      	ldr	r3, [r3, #0]
 8003f6e:	4413      	add	r3, r2
 8003f70:	4a04      	ldr	r2, [pc, #16]	; (8003f84 <HAL_IncTick+0x24>)
 8003f72:	6013      	str	r3, [r2, #0]
}
 8003f74:	bf00      	nop
 8003f76:	46bd      	mov	sp, r7
 8003f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f7c:	4770      	bx	lr
 8003f7e:	bf00      	nop
 8003f80:	20000274 	.word	0x20000274
 8003f84:	20001328 	.word	0x20001328

08003f88 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8003f88:	b480      	push	{r7}
 8003f8a:	af00      	add	r7, sp, #0
  return uwTick;
 8003f8c:	4b03      	ldr	r3, [pc, #12]	; (8003f9c <HAL_GetTick+0x14>)
 8003f8e:	681b      	ldr	r3, [r3, #0]
}
 8003f90:	4618      	mov	r0, r3
 8003f92:	46bd      	mov	sp, r7
 8003f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f98:	4770      	bx	lr
 8003f9a:	bf00      	nop
 8003f9c:	20001328 	.word	0x20001328

08003fa0 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003fa0:	b580      	push	{r7, lr}
 8003fa2:	b084      	sub	sp, #16
 8003fa4:	af00      	add	r7, sp, #0
 8003fa6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003fa8:	f7ff ffee 	bl	8003f88 <HAL_GetTick>
 8003fac:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8003fae:	687b      	ldr	r3, [r7, #4]
 8003fb0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003fb2:	68fb      	ldr	r3, [r7, #12]
 8003fb4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003fb8:	d005      	beq.n	8003fc6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8003fba:	4b0a      	ldr	r3, [pc, #40]	; (8003fe4 <HAL_Delay+0x44>)
 8003fbc:	781b      	ldrb	r3, [r3, #0]
 8003fbe:	461a      	mov	r2, r3
 8003fc0:	68fb      	ldr	r3, [r7, #12]
 8003fc2:	4413      	add	r3, r2
 8003fc4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8003fc6:	bf00      	nop
 8003fc8:	f7ff ffde 	bl	8003f88 <HAL_GetTick>
 8003fcc:	4602      	mov	r2, r0
 8003fce:	68bb      	ldr	r3, [r7, #8]
 8003fd0:	1ad3      	subs	r3, r2, r3
 8003fd2:	68fa      	ldr	r2, [r7, #12]
 8003fd4:	429a      	cmp	r2, r3
 8003fd6:	d8f7      	bhi.n	8003fc8 <HAL_Delay+0x28>
  {
  }
}
 8003fd8:	bf00      	nop
 8003fda:	bf00      	nop
 8003fdc:	3710      	adds	r7, #16
 8003fde:	46bd      	mov	sp, r7
 8003fe0:	bd80      	pop	{r7, pc}
 8003fe2:	bf00      	nop
 8003fe4:	20000274 	.word	0x20000274

08003fe8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003fe8:	b480      	push	{r7}
 8003fea:	b085      	sub	sp, #20
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	f003 0307 	and.w	r3, r3, #7
 8003ff6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003ff8:	4b0c      	ldr	r3, [pc, #48]	; (800402c <__NVIC_SetPriorityGrouping+0x44>)
 8003ffa:	68db      	ldr	r3, [r3, #12]
 8003ffc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003ffe:	68ba      	ldr	r2, [r7, #8]
 8004000:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8004004:	4013      	ands	r3, r2
 8004006:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8004008:	68fb      	ldr	r3, [r7, #12]
 800400a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800400c:	68bb      	ldr	r3, [r7, #8]
 800400e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8004010:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8004014:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004018:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800401a:	4a04      	ldr	r2, [pc, #16]	; (800402c <__NVIC_SetPriorityGrouping+0x44>)
 800401c:	68bb      	ldr	r3, [r7, #8]
 800401e:	60d3      	str	r3, [r2, #12]
}
 8004020:	bf00      	nop
 8004022:	3714      	adds	r7, #20
 8004024:	46bd      	mov	sp, r7
 8004026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800402a:	4770      	bx	lr
 800402c:	e000ed00 	.word	0xe000ed00

08004030 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8004030:	b480      	push	{r7}
 8004032:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004034:	4b04      	ldr	r3, [pc, #16]	; (8004048 <__NVIC_GetPriorityGrouping+0x18>)
 8004036:	68db      	ldr	r3, [r3, #12]
 8004038:	0a1b      	lsrs	r3, r3, #8
 800403a:	f003 0307 	and.w	r3, r3, #7
}
 800403e:	4618      	mov	r0, r3
 8004040:	46bd      	mov	sp, r7
 8004042:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004046:	4770      	bx	lr
 8004048:	e000ed00 	.word	0xe000ed00

0800404c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800404c:	b480      	push	{r7}
 800404e:	b083      	sub	sp, #12
 8004050:	af00      	add	r7, sp, #0
 8004052:	4603      	mov	r3, r0
 8004054:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004056:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800405a:	2b00      	cmp	r3, #0
 800405c:	db0b      	blt.n	8004076 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800405e:	79fb      	ldrb	r3, [r7, #7]
 8004060:	f003 021f 	and.w	r2, r3, #31
 8004064:	4907      	ldr	r1, [pc, #28]	; (8004084 <__NVIC_EnableIRQ+0x38>)
 8004066:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800406a:	095b      	lsrs	r3, r3, #5
 800406c:	2001      	movs	r0, #1
 800406e:	fa00 f202 	lsl.w	r2, r0, r2
 8004072:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8004076:	bf00      	nop
 8004078:	370c      	adds	r7, #12
 800407a:	46bd      	mov	sp, r7
 800407c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004080:	4770      	bx	lr
 8004082:	bf00      	nop
 8004084:	e000e100 	.word	0xe000e100

08004088 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8004088:	b480      	push	{r7}
 800408a:	b083      	sub	sp, #12
 800408c:	af00      	add	r7, sp, #0
 800408e:	4603      	mov	r3, r0
 8004090:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004092:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004096:	2b00      	cmp	r3, #0
 8004098:	db12      	blt.n	80040c0 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800409a:	79fb      	ldrb	r3, [r7, #7]
 800409c:	f003 021f 	and.w	r2, r3, #31
 80040a0:	490a      	ldr	r1, [pc, #40]	; (80040cc <__NVIC_DisableIRQ+0x44>)
 80040a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040a6:	095b      	lsrs	r3, r3, #5
 80040a8:	2001      	movs	r0, #1
 80040aa:	fa00 f202 	lsl.w	r2, r0, r2
 80040ae:	3320      	adds	r3, #32
 80040b0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 80040b4:	f3bf 8f4f 	dsb	sy
}
 80040b8:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 80040ba:	f3bf 8f6f 	isb	sy
}
 80040be:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 80040c0:	bf00      	nop
 80040c2:	370c      	adds	r7, #12
 80040c4:	46bd      	mov	sp, r7
 80040c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040ca:	4770      	bx	lr
 80040cc:	e000e100 	.word	0xe000e100

080040d0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80040d0:	b480      	push	{r7}
 80040d2:	b083      	sub	sp, #12
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	4603      	mov	r3, r0
 80040d8:	6039      	str	r1, [r7, #0]
 80040da:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80040dc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040e0:	2b00      	cmp	r3, #0
 80040e2:	db0a      	blt.n	80040fa <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80040e4:	683b      	ldr	r3, [r7, #0]
 80040e6:	b2da      	uxtb	r2, r3
 80040e8:	490c      	ldr	r1, [pc, #48]	; (800411c <__NVIC_SetPriority+0x4c>)
 80040ea:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040ee:	0112      	lsls	r2, r2, #4
 80040f0:	b2d2      	uxtb	r2, r2
 80040f2:	440b      	add	r3, r1
 80040f4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80040f8:	e00a      	b.n	8004110 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80040fa:	683b      	ldr	r3, [r7, #0]
 80040fc:	b2da      	uxtb	r2, r3
 80040fe:	4908      	ldr	r1, [pc, #32]	; (8004120 <__NVIC_SetPriority+0x50>)
 8004100:	79fb      	ldrb	r3, [r7, #7]
 8004102:	f003 030f 	and.w	r3, r3, #15
 8004106:	3b04      	subs	r3, #4
 8004108:	0112      	lsls	r2, r2, #4
 800410a:	b2d2      	uxtb	r2, r2
 800410c:	440b      	add	r3, r1
 800410e:	761a      	strb	r2, [r3, #24]
}
 8004110:	bf00      	nop
 8004112:	370c      	adds	r7, #12
 8004114:	46bd      	mov	sp, r7
 8004116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800411a:	4770      	bx	lr
 800411c:	e000e100 	.word	0xe000e100
 8004120:	e000ed00 	.word	0xe000ed00

08004124 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004124:	b480      	push	{r7}
 8004126:	b089      	sub	sp, #36	; 0x24
 8004128:	af00      	add	r7, sp, #0
 800412a:	60f8      	str	r0, [r7, #12]
 800412c:	60b9      	str	r1, [r7, #8]
 800412e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8004130:	68fb      	ldr	r3, [r7, #12]
 8004132:	f003 0307 	and.w	r3, r3, #7
 8004136:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8004138:	69fb      	ldr	r3, [r7, #28]
 800413a:	f1c3 0307 	rsb	r3, r3, #7
 800413e:	2b04      	cmp	r3, #4
 8004140:	bf28      	it	cs
 8004142:	2304      	movcs	r3, #4
 8004144:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8004146:	69fb      	ldr	r3, [r7, #28]
 8004148:	3304      	adds	r3, #4
 800414a:	2b06      	cmp	r3, #6
 800414c:	d902      	bls.n	8004154 <NVIC_EncodePriority+0x30>
 800414e:	69fb      	ldr	r3, [r7, #28]
 8004150:	3b03      	subs	r3, #3
 8004152:	e000      	b.n	8004156 <NVIC_EncodePriority+0x32>
 8004154:	2300      	movs	r3, #0
 8004156:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004158:	f04f 32ff 	mov.w	r2, #4294967295
 800415c:	69bb      	ldr	r3, [r7, #24]
 800415e:	fa02 f303 	lsl.w	r3, r2, r3
 8004162:	43da      	mvns	r2, r3
 8004164:	68bb      	ldr	r3, [r7, #8]
 8004166:	401a      	ands	r2, r3
 8004168:	697b      	ldr	r3, [r7, #20]
 800416a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800416c:	f04f 31ff 	mov.w	r1, #4294967295
 8004170:	697b      	ldr	r3, [r7, #20]
 8004172:	fa01 f303 	lsl.w	r3, r1, r3
 8004176:	43d9      	mvns	r1, r3
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800417c:	4313      	orrs	r3, r2
         );
}
 800417e:	4618      	mov	r0, r3
 8004180:	3724      	adds	r7, #36	; 0x24
 8004182:	46bd      	mov	sp, r7
 8004184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004188:	4770      	bx	lr
	...

0800418c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800418c:	b580      	push	{r7, lr}
 800418e:	b082      	sub	sp, #8
 8004190:	af00      	add	r7, sp, #0
 8004192:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004194:	687b      	ldr	r3, [r7, #4]
 8004196:	3b01      	subs	r3, #1
 8004198:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800419c:	d301      	bcc.n	80041a2 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800419e:	2301      	movs	r3, #1
 80041a0:	e00f      	b.n	80041c2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80041a2:	4a0a      	ldr	r2, [pc, #40]	; (80041cc <SysTick_Config+0x40>)
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	3b01      	subs	r3, #1
 80041a8:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80041aa:	210f      	movs	r1, #15
 80041ac:	f04f 30ff 	mov.w	r0, #4294967295
 80041b0:	f7ff ff8e 	bl	80040d0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80041b4:	4b05      	ldr	r3, [pc, #20]	; (80041cc <SysTick_Config+0x40>)
 80041b6:	2200      	movs	r2, #0
 80041b8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80041ba:	4b04      	ldr	r3, [pc, #16]	; (80041cc <SysTick_Config+0x40>)
 80041bc:	2207      	movs	r2, #7
 80041be:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80041c0:	2300      	movs	r3, #0
}
 80041c2:	4618      	mov	r0, r3
 80041c4:	3708      	adds	r7, #8
 80041c6:	46bd      	mov	sp, r7
 80041c8:	bd80      	pop	{r7, pc}
 80041ca:	bf00      	nop
 80041cc:	e000e010 	.word	0xe000e010

080041d0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80041d0:	b580      	push	{r7, lr}
 80041d2:	b082      	sub	sp, #8
 80041d4:	af00      	add	r7, sp, #0
 80041d6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80041d8:	6878      	ldr	r0, [r7, #4]
 80041da:	f7ff ff05 	bl	8003fe8 <__NVIC_SetPriorityGrouping>
}
 80041de:	bf00      	nop
 80041e0:	3708      	adds	r7, #8
 80041e2:	46bd      	mov	sp, r7
 80041e4:	bd80      	pop	{r7, pc}

080041e6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80041e6:	b580      	push	{r7, lr}
 80041e8:	b086      	sub	sp, #24
 80041ea:	af00      	add	r7, sp, #0
 80041ec:	4603      	mov	r3, r0
 80041ee:	60b9      	str	r1, [r7, #8]
 80041f0:	607a      	str	r2, [r7, #4]
 80041f2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80041f4:	2300      	movs	r3, #0
 80041f6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80041f8:	f7ff ff1a 	bl	8004030 <__NVIC_GetPriorityGrouping>
 80041fc:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80041fe:	687a      	ldr	r2, [r7, #4]
 8004200:	68b9      	ldr	r1, [r7, #8]
 8004202:	6978      	ldr	r0, [r7, #20]
 8004204:	f7ff ff8e 	bl	8004124 <NVIC_EncodePriority>
 8004208:	4602      	mov	r2, r0
 800420a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800420e:	4611      	mov	r1, r2
 8004210:	4618      	mov	r0, r3
 8004212:	f7ff ff5d 	bl	80040d0 <__NVIC_SetPriority>
}
 8004216:	bf00      	nop
 8004218:	3718      	adds	r7, #24
 800421a:	46bd      	mov	sp, r7
 800421c:	bd80      	pop	{r7, pc}

0800421e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800421e:	b580      	push	{r7, lr}
 8004220:	b082      	sub	sp, #8
 8004222:	af00      	add	r7, sp, #0
 8004224:	4603      	mov	r3, r0
 8004226:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004228:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800422c:	4618      	mov	r0, r3
 800422e:	f7ff ff0d 	bl	800404c <__NVIC_EnableIRQ>
}
 8004232:	bf00      	nop
 8004234:	3708      	adds	r7, #8
 8004236:	46bd      	mov	sp, r7
 8004238:	bd80      	pop	{r7, pc}

0800423a <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 800423a:	b580      	push	{r7, lr}
 800423c:	b082      	sub	sp, #8
 800423e:	af00      	add	r7, sp, #0
 8004240:	4603      	mov	r3, r0
 8004242:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 8004244:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004248:	4618      	mov	r0, r3
 800424a:	f7ff ff1d 	bl	8004088 <__NVIC_DisableIRQ>
}
 800424e:	bf00      	nop
 8004250:	3708      	adds	r7, #8
 8004252:	46bd      	mov	sp, r7
 8004254:	bd80      	pop	{r7, pc}

08004256 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8004256:	b580      	push	{r7, lr}
 8004258:	b082      	sub	sp, #8
 800425a:	af00      	add	r7, sp, #0
 800425c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800425e:	6878      	ldr	r0, [r7, #4]
 8004260:	f7ff ff94 	bl	800418c <SysTick_Config>
 8004264:	4603      	mov	r3, r0
}
 8004266:	4618      	mov	r0, r3
 8004268:	3708      	adds	r7, #8
 800426a:	46bd      	mov	sp, r7
 800426c:	bd80      	pop	{r7, pc}
	...

08004270 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8004270:	b580      	push	{r7, lr}
 8004272:	b086      	sub	sp, #24
 8004274:	af00      	add	r7, sp, #0
 8004276:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8004278:	2300      	movs	r3, #0
 800427a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800427c:	f7ff fe84 	bl	8003f88 <HAL_GetTick>
 8004280:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8004282:	687b      	ldr	r3, [r7, #4]
 8004284:	2b00      	cmp	r3, #0
 8004286:	d101      	bne.n	800428c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8004288:	2301      	movs	r3, #1
 800428a:	e099      	b.n	80043c0 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }
  
  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 800428c:	687b      	ldr	r3, [r7, #4]
 800428e:	2200      	movs	r2, #0
 8004290:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	2202      	movs	r2, #2
 8004298:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	681a      	ldr	r2, [r3, #0]
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	681b      	ldr	r3, [r3, #0]
 80042a6:	f022 0201 	bic.w	r2, r2, #1
 80042aa:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80042ac:	e00f      	b.n	80042ce <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80042ae:	f7ff fe6b 	bl	8003f88 <HAL_GetTick>
 80042b2:	4602      	mov	r2, r0
 80042b4:	693b      	ldr	r3, [r7, #16]
 80042b6:	1ad3      	subs	r3, r2, r3
 80042b8:	2b05      	cmp	r3, #5
 80042ba:	d908      	bls.n	80042ce <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	2220      	movs	r2, #32
 80042c0:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 80042c2:	687b      	ldr	r3, [r7, #4]
 80042c4:	2203      	movs	r2, #3
 80042c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 80042ca:	2303      	movs	r3, #3
 80042cc:	e078      	b.n	80043c0 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	681b      	ldr	r3, [r3, #0]
 80042d4:	f003 0301 	and.w	r3, r3, #1
 80042d8:	2b00      	cmp	r3, #0
 80042da:	d1e8      	bne.n	80042ae <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80042e4:	697a      	ldr	r2, [r7, #20]
 80042e6:	4b38      	ldr	r3, [pc, #224]	; (80043c8 <HAL_DMA_Init+0x158>)
 80042e8:	4013      	ands	r3, r2
 80042ea:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	685a      	ldr	r2, [r3, #4]
 80042f0:	687b      	ldr	r3, [r7, #4]
 80042f2:	689b      	ldr	r3, [r3, #8]
 80042f4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80042fa:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	691b      	ldr	r3, [r3, #16]
 8004300:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8004306:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	699b      	ldr	r3, [r3, #24]
 800430c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8004312:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	6a1b      	ldr	r3, [r3, #32]
 8004318:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800431a:	697a      	ldr	r2, [r7, #20]
 800431c:	4313      	orrs	r3, r2
 800431e:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8004320:	687b      	ldr	r3, [r7, #4]
 8004322:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004324:	2b04      	cmp	r3, #4
 8004326:	d107      	bne.n	8004338 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004330:	4313      	orrs	r3, r2
 8004332:	697a      	ldr	r2, [r7, #20]
 8004334:	4313      	orrs	r3, r2
 8004336:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	697a      	ldr	r2, [r7, #20]
 800433e:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	695b      	ldr	r3, [r3, #20]
 8004346:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8004348:	697b      	ldr	r3, [r7, #20]
 800434a:	f023 0307 	bic.w	r3, r3, #7
 800434e:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004354:	697a      	ldr	r2, [r7, #20]
 8004356:	4313      	orrs	r3, r2
 8004358:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800435a:	687b      	ldr	r3, [r7, #4]
 800435c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800435e:	2b04      	cmp	r3, #4
 8004360:	d117      	bne.n	8004392 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004366:	697a      	ldr	r2, [r7, #20]
 8004368:	4313      	orrs	r3, r2
 800436a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004370:	2b00      	cmp	r3, #0
 8004372:	d00e      	beq.n	8004392 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8004374:	6878      	ldr	r0, [r7, #4]
 8004376:	f000 faef 	bl	8004958 <DMA_CheckFifoParam>
 800437a:	4603      	mov	r3, r0
 800437c:	2b00      	cmp	r3, #0
 800437e:	d008      	beq.n	8004392 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	2240      	movs	r2, #64	; 0x40
 8004384:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	2201      	movs	r2, #1
 800438a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800438e:	2301      	movs	r3, #1
 8004390:	e016      	b.n	80043c0 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	697a      	ldr	r2, [r7, #20]
 8004398:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800439a:	6878      	ldr	r0, [r7, #4]
 800439c:	f000 faa6 	bl	80048ec <DMA_CalcBaseAndBitshift>
 80043a0:	4603      	mov	r3, r0
 80043a2:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 80043a4:	687b      	ldr	r3, [r7, #4]
 80043a6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80043a8:	223f      	movs	r2, #63	; 0x3f
 80043aa:	409a      	lsls	r2, r3
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	2200      	movs	r2, #0
 80043b4:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	2201      	movs	r2, #1
 80043ba:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 80043be:	2300      	movs	r3, #0
}
 80043c0:	4618      	mov	r0, r3
 80043c2:	3718      	adds	r7, #24
 80043c4:	46bd      	mov	sp, r7
 80043c6:	bd80      	pop	{r7, pc}
 80043c8:	f010803f 	.word	0xf010803f

080043cc <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 80043cc:	b580      	push	{r7, lr}
 80043ce:	b084      	sub	sp, #16
 80043d0:	af00      	add	r7, sp, #0
 80043d2:	6078      	str	r0, [r7, #4]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	2b00      	cmp	r3, #0
 80043d8:	d101      	bne.n	80043de <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 80043da:	2301      	movs	r3, #1
 80043dc:	e050      	b.n	8004480 <HAL_DMA_DeInit+0xb4>
  }
  
  /* Check the DMA peripheral state */
  if(hdma->State == HAL_DMA_STATE_BUSY)
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80043e4:	b2db      	uxtb	r3, r3
 80043e6:	2b02      	cmp	r3, #2
 80043e8:	d101      	bne.n	80043ee <HAL_DMA_DeInit+0x22>
  {
    /* Return error status */
    return HAL_BUSY;
 80043ea:	2302      	movs	r3, #2
 80043ec:	e048      	b.n	8004480 <HAL_DMA_DeInit+0xb4>

  /* Check the parameters */
  assert_param(IS_DMA_STREAM_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Streamx */
  __HAL_DMA_DISABLE(hdma);
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	681b      	ldr	r3, [r3, #0]
 80043f2:	681a      	ldr	r2, [r3, #0]
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	f022 0201 	bic.w	r2, r2, #1
 80043fc:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx control register */
  hdma->Instance->CR   = 0U;
 80043fe:	687b      	ldr	r3, [r7, #4]
 8004400:	681b      	ldr	r3, [r3, #0]
 8004402:	2200      	movs	r2, #0
 8004404:	601a      	str	r2, [r3, #0]

  /* Reset DMA Streamx number of data to transfer register */
  hdma->Instance->NDTR = 0U;
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	2200      	movs	r2, #0
 800440c:	605a      	str	r2, [r3, #4]

  /* Reset DMA Streamx peripheral address register */
  hdma->Instance->PAR  = 0U;
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	2200      	movs	r2, #0
 8004414:	609a      	str	r2, [r3, #8]

  /* Reset DMA Streamx memory 0 address register */
  hdma->Instance->M0AR = 0U;
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	2200      	movs	r2, #0
 800441c:	60da      	str	r2, [r3, #12]
  
  /* Reset DMA Streamx memory 1 address register */
  hdma->Instance->M1AR = 0U;
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	2200      	movs	r2, #0
 8004424:	611a      	str	r2, [r3, #16]
  
  /* Reset DMA Streamx FIFO control register */
  hdma->Instance->FCR  = 0x00000021U;
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	2221      	movs	r2, #33	; 0x21
 800442c:	615a      	str	r2, [r3, #20]
  
  /* Get DMA steam Base Address */  
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800442e:	6878      	ldr	r0, [r7, #4]
 8004430:	f000 fa5c 	bl	80048ec <DMA_CalcBaseAndBitshift>
 8004434:	4603      	mov	r3, r0
 8004436:	60fb      	str	r3, [r7, #12]
  
  /* Clean all callbacks */
  hdma->XferCpltCallback = NULL;
 8004438:	687b      	ldr	r3, [r7, #4]
 800443a:	2200      	movs	r2, #0
 800443c:	63da      	str	r2, [r3, #60]	; 0x3c
  hdma->XferHalfCpltCallback = NULL;
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	2200      	movs	r2, #0
 8004442:	641a      	str	r2, [r3, #64]	; 0x40
  hdma->XferM1CpltCallback = NULL;
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	2200      	movs	r2, #0
 8004448:	645a      	str	r2, [r3, #68]	; 0x44
  hdma->XferM1HalfCpltCallback = NULL;
 800444a:	687b      	ldr	r3, [r7, #4]
 800444c:	2200      	movs	r2, #0
 800444e:	649a      	str	r2, [r3, #72]	; 0x48
  hdma->XferErrorCallback = NULL;
 8004450:	687b      	ldr	r3, [r7, #4]
 8004452:	2200      	movs	r2, #0
 8004454:	64da      	str	r2, [r3, #76]	; 0x4c
  hdma->XferAbortCallback = NULL;
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	2200      	movs	r2, #0
 800445a:	651a      	str	r2, [r3, #80]	; 0x50

  /* Clear all interrupt flags at correct offset within the register */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004460:	223f      	movs	r2, #63	; 0x3f
 8004462:	409a      	lsls	r2, r3
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	609a      	str	r2, [r3, #8]

  /* Reset the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	2200      	movs	r2, #0
 800446c:	655a      	str	r2, [r3, #84]	; 0x54

  /* Reset the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	2200      	movs	r2, #0
 8004472:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	2200      	movs	r2, #0
 800447a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800447e:	2300      	movs	r3, #0
}
 8004480:	4618      	mov	r0, r3
 8004482:	3710      	adds	r7, #16
 8004484:	46bd      	mov	sp, r7
 8004486:	bd80      	pop	{r7, pc}

08004488 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004488:	b580      	push	{r7, lr}
 800448a:	b086      	sub	sp, #24
 800448c:	af00      	add	r7, sp, #0
 800448e:	60f8      	str	r0, [r7, #12]
 8004490:	60b9      	str	r1, [r7, #8]
 8004492:	607a      	str	r2, [r7, #4]
 8004494:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004496:	2300      	movs	r3, #0
 8004498:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800449e:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	f893 3034 	ldrb.w	r3, [r3, #52]	; 0x34
 80044a6:	2b01      	cmp	r3, #1
 80044a8:	d101      	bne.n	80044ae <HAL_DMA_Start_IT+0x26>
 80044aa:	2302      	movs	r3, #2
 80044ac:	e040      	b.n	8004530 <HAL_DMA_Start_IT+0xa8>
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	2201      	movs	r2, #1
 80044b2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80044bc:	b2db      	uxtb	r3, r3
 80044be:	2b01      	cmp	r3, #1
 80044c0:	d12f      	bne.n	8004522 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	2202      	movs	r2, #2
 80044c6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	2200      	movs	r2, #0
 80044ce:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80044d0:	683b      	ldr	r3, [r7, #0]
 80044d2:	687a      	ldr	r2, [r7, #4]
 80044d4:	68b9      	ldr	r1, [r7, #8]
 80044d6:	68f8      	ldr	r0, [r7, #12]
 80044d8:	f000 f9da 	bl	8004890 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80044dc:	68fb      	ldr	r3, [r7, #12]
 80044de:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80044e0:	223f      	movs	r2, #63	; 0x3f
 80044e2:	409a      	lsls	r2, r3
 80044e4:	693b      	ldr	r3, [r7, #16]
 80044e6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	681a      	ldr	r2, [r3, #0]
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	681b      	ldr	r3, [r3, #0]
 80044f2:	f042 0216 	orr.w	r2, r2, #22
 80044f6:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	d007      	beq.n	8004510 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8004500:	68fb      	ldr	r3, [r7, #12]
 8004502:	681b      	ldr	r3, [r3, #0]
 8004504:	681a      	ldr	r2, [r3, #0]
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	f042 0208 	orr.w	r2, r2, #8
 800450e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	681a      	ldr	r2, [r3, #0]
 8004516:	68fb      	ldr	r3, [r7, #12]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f042 0201 	orr.w	r2, r2, #1
 800451e:	601a      	str	r2, [r3, #0]
 8004520:	e005      	b.n	800452e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	2200      	movs	r2, #0
 8004526:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800452a:	2302      	movs	r3, #2
 800452c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800452e:	7dfb      	ldrb	r3, [r7, #23]
}
 8004530:	4618      	mov	r0, r3
 8004532:	3718      	adds	r7, #24
 8004534:	46bd      	mov	sp, r7
 8004536:	bd80      	pop	{r7, pc}

08004538 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8004538:	b480      	push	{r7}
 800453a:	b083      	sub	sp, #12
 800453c:	af00      	add	r7, sp, #0
 800453e:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004546:	b2db      	uxtb	r3, r3
 8004548:	2b02      	cmp	r3, #2
 800454a:	d004      	beq.n	8004556 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	2280      	movs	r2, #128	; 0x80
 8004550:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8004552:	2301      	movs	r3, #1
 8004554:	e00c      	b.n	8004570 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	2205      	movs	r2, #5
 800455a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	681a      	ldr	r2, [r3, #0]
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	f022 0201 	bic.w	r2, r2, #1
 800456c:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 800456e:	2300      	movs	r3, #0
}
 8004570:	4618      	mov	r0, r3
 8004572:	370c      	adds	r7, #12
 8004574:	46bd      	mov	sp, r7
 8004576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800457a:	4770      	bx	lr

0800457c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800457c:	b580      	push	{r7, lr}
 800457e:	b086      	sub	sp, #24
 8004580:	af00      	add	r7, sp, #0
 8004582:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8004584:	2300      	movs	r3, #0
 8004586:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8004588:	4b8e      	ldr	r3, [pc, #568]	; (80047c4 <HAL_DMA_IRQHandler+0x248>)
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	4a8e      	ldr	r2, [pc, #568]	; (80047c8 <HAL_DMA_IRQHandler+0x24c>)
 800458e:	fba2 2303 	umull	r2, r3, r2, r3
 8004592:	0a9b      	lsrs	r3, r3, #10
 8004594:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800459a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800459c:	693b      	ldr	r3, [r7, #16]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80045a6:	2208      	movs	r2, #8
 80045a8:	409a      	lsls	r2, r3
 80045aa:	68fb      	ldr	r3, [r7, #12]
 80045ac:	4013      	ands	r3, r2
 80045ae:	2b00      	cmp	r3, #0
 80045b0:	d01a      	beq.n	80045e8 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80045b2:	687b      	ldr	r3, [r7, #4]
 80045b4:	681b      	ldr	r3, [r3, #0]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	f003 0304 	and.w	r3, r3, #4
 80045bc:	2b00      	cmp	r3, #0
 80045be:	d013      	beq.n	80045e8 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	681b      	ldr	r3, [r3, #0]
 80045c4:	681a      	ldr	r2, [r3, #0]
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f022 0204 	bic.w	r2, r2, #4
 80045ce:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80045d4:	2208      	movs	r2, #8
 80045d6:	409a      	lsls	r2, r3
 80045d8:	693b      	ldr	r3, [r7, #16]
 80045da:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80045e0:	f043 0201 	orr.w	r2, r3, #1
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80045ec:	2201      	movs	r2, #1
 80045ee:	409a      	lsls	r2, r3
 80045f0:	68fb      	ldr	r3, [r7, #12]
 80045f2:	4013      	ands	r3, r2
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d012      	beq.n	800461e <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80045f8:	687b      	ldr	r3, [r7, #4]
 80045fa:	681b      	ldr	r3, [r3, #0]
 80045fc:	695b      	ldr	r3, [r3, #20]
 80045fe:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004602:	2b00      	cmp	r3, #0
 8004604:	d00b      	beq.n	800461e <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800460a:	2201      	movs	r2, #1
 800460c:	409a      	lsls	r2, r3
 800460e:	693b      	ldr	r3, [r7, #16]
 8004610:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004616:	f043 0202 	orr.w	r2, r3, #2
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004622:	2204      	movs	r2, #4
 8004624:	409a      	lsls	r2, r3
 8004626:	68fb      	ldr	r3, [r7, #12]
 8004628:	4013      	ands	r3, r2
 800462a:	2b00      	cmp	r3, #0
 800462c:	d012      	beq.n	8004654 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	681b      	ldr	r3, [r3, #0]
 8004634:	f003 0302 	and.w	r3, r3, #2
 8004638:	2b00      	cmp	r3, #0
 800463a:	d00b      	beq.n	8004654 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 800463c:	687b      	ldr	r3, [r7, #4]
 800463e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004640:	2204      	movs	r2, #4
 8004642:	409a      	lsls	r2, r3
 8004644:	693b      	ldr	r3, [r7, #16]
 8004646:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8004648:	687b      	ldr	r3, [r7, #4]
 800464a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800464c:	f043 0204 	orr.w	r2, r3, #4
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004658:	2210      	movs	r2, #16
 800465a:	409a      	lsls	r2, r3
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	4013      	ands	r3, r2
 8004660:	2b00      	cmp	r3, #0
 8004662:	d043      	beq.n	80046ec <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	f003 0308 	and.w	r3, r3, #8
 800466e:	2b00      	cmp	r3, #0
 8004670:	d03c      	beq.n	80046ec <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004676:	2210      	movs	r2, #16
 8004678:	409a      	lsls	r2, r3
 800467a:	693b      	ldr	r3, [r7, #16]
 800467c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800467e:	687b      	ldr	r3, [r7, #4]
 8004680:	681b      	ldr	r3, [r3, #0]
 8004682:	681b      	ldr	r3, [r3, #0]
 8004684:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004688:	2b00      	cmp	r3, #0
 800468a:	d018      	beq.n	80046be <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	681b      	ldr	r3, [r3, #0]
 8004692:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004696:	2b00      	cmp	r3, #0
 8004698:	d108      	bne.n	80046ac <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d024      	beq.n	80046ec <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046a6:	6878      	ldr	r0, [r7, #4]
 80046a8:	4798      	blx	r3
 80046aa:	e01f      	b.n	80046ec <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80046ac:	687b      	ldr	r3, [r7, #4]
 80046ae:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d01b      	beq.n	80046ec <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80046b8:	6878      	ldr	r0, [r7, #4]
 80046ba:	4798      	blx	r3
 80046bc:	e016      	b.n	80046ec <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d107      	bne.n	80046dc <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	681a      	ldr	r2, [r3, #0]
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	f022 0208 	bic.w	r2, r2, #8
 80046da:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80046dc:	687b      	ldr	r3, [r7, #4]
 80046de:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046e0:	2b00      	cmp	r3, #0
 80046e2:	d003      	beq.n	80046ec <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046e8:	6878      	ldr	r0, [r7, #4]
 80046ea:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80046ec:	687b      	ldr	r3, [r7, #4]
 80046ee:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80046f0:	2220      	movs	r2, #32
 80046f2:	409a      	lsls	r2, r3
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	4013      	ands	r3, r2
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	f000 808f 	beq.w	800481c <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f003 0310 	and.w	r3, r3, #16
 8004708:	2b00      	cmp	r3, #0
 800470a:	f000 8087 	beq.w	800481c <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 800470e:	687b      	ldr	r3, [r7, #4]
 8004710:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004712:	2220      	movs	r2, #32
 8004714:	409a      	lsls	r2, r3
 8004716:	693b      	ldr	r3, [r7, #16]
 8004718:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800471a:	687b      	ldr	r3, [r7, #4]
 800471c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8004720:	b2db      	uxtb	r3, r3
 8004722:	2b05      	cmp	r3, #5
 8004724:	d136      	bne.n	8004794 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	681b      	ldr	r3, [r3, #0]
 800472a:	681a      	ldr	r2, [r3, #0]
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	681b      	ldr	r3, [r3, #0]
 8004730:	f022 0216 	bic.w	r2, r2, #22
 8004734:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004736:	687b      	ldr	r3, [r7, #4]
 8004738:	681b      	ldr	r3, [r3, #0]
 800473a:	695a      	ldr	r2, [r3, #20]
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	681b      	ldr	r3, [r3, #0]
 8004740:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004744:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004746:	687b      	ldr	r3, [r7, #4]
 8004748:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800474a:	2b00      	cmp	r3, #0
 800474c:	d103      	bne.n	8004756 <HAL_DMA_IRQHandler+0x1da>
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004752:	2b00      	cmp	r3, #0
 8004754:	d007      	beq.n	8004766 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	681b      	ldr	r3, [r3, #0]
 800475a:	681a      	ldr	r2, [r3, #0]
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	f022 0208 	bic.w	r2, r2, #8
 8004764:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800476a:	223f      	movs	r2, #63	; 0x3f
 800476c:	409a      	lsls	r2, r3
 800476e:	693b      	ldr	r3, [r7, #16]
 8004770:	609a      	str	r2, [r3, #8]

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	2200      	movs	r2, #0
 8004776:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	2201      	movs	r2, #1
 800477e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        if(hdma->XferAbortCallback != NULL)
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004786:	2b00      	cmp	r3, #0
 8004788:	d07e      	beq.n	8004888 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800478e:	6878      	ldr	r0, [r7, #4]
 8004790:	4798      	blx	r3
        }
        return;
 8004792:	e079      	b.n	8004888 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d01d      	beq.n	80047de <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80047a2:	687b      	ldr	r3, [r7, #4]
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80047ac:	2b00      	cmp	r3, #0
 80047ae:	d10d      	bne.n	80047cc <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80047b0:	687b      	ldr	r3, [r7, #4]
 80047b2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047b4:	2b00      	cmp	r3, #0
 80047b6:	d031      	beq.n	800481c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047bc:	6878      	ldr	r0, [r7, #4]
 80047be:	4798      	blx	r3
 80047c0:	e02c      	b.n	800481c <HAL_DMA_IRQHandler+0x2a0>
 80047c2:	bf00      	nop
 80047c4:	2000000c 	.word	0x2000000c
 80047c8:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d023      	beq.n	800481c <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80047d8:	6878      	ldr	r0, [r7, #4]
 80047da:	4798      	blx	r3
 80047dc:	e01e      	b.n	800481c <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80047de:	687b      	ldr	r3, [r7, #4]
 80047e0:	681b      	ldr	r3, [r3, #0]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047e8:	2b00      	cmp	r3, #0
 80047ea:	d10f      	bne.n	800480c <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	681b      	ldr	r3, [r3, #0]
 80047f0:	681a      	ldr	r2, [r3, #0]
 80047f2:	687b      	ldr	r3, [r7, #4]
 80047f4:	681b      	ldr	r3, [r3, #0]
 80047f6:	f022 0210 	bic.w	r2, r2, #16
 80047fa:	601a      	str	r2, [r3, #0]

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	2200      	movs	r2, #0
 8004800:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	2201      	movs	r2, #1
 8004808:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        }

        if(hdma->XferCpltCallback != NULL)
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004810:	2b00      	cmp	r3, #0
 8004812:	d003      	beq.n	800481c <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004814:	687b      	ldr	r3, [r7, #4]
 8004816:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004818:	6878      	ldr	r0, [r7, #4]
 800481a:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004820:	2b00      	cmp	r3, #0
 8004822:	d032      	beq.n	800488a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004828:	f003 0301 	and.w	r3, r3, #1
 800482c:	2b00      	cmp	r3, #0
 800482e:	d022      	beq.n	8004876 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	2205      	movs	r2, #5
 8004834:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	681a      	ldr	r2, [r3, #0]
 800483e:	687b      	ldr	r3, [r7, #4]
 8004840:	681b      	ldr	r3, [r3, #0]
 8004842:	f022 0201 	bic.w	r2, r2, #1
 8004846:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8004848:	68bb      	ldr	r3, [r7, #8]
 800484a:	3301      	adds	r3, #1
 800484c:	60bb      	str	r3, [r7, #8]
 800484e:	697a      	ldr	r2, [r7, #20]
 8004850:	429a      	cmp	r2, r3
 8004852:	d307      	bcc.n	8004864 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8004854:	687b      	ldr	r3, [r7, #4]
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	f003 0301 	and.w	r3, r3, #1
 800485e:	2b00      	cmp	r3, #0
 8004860:	d1f2      	bne.n	8004848 <HAL_DMA_IRQHandler+0x2cc>
 8004862:	e000      	b.n	8004866 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8004864:	bf00      	nop

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	2200      	movs	r2, #0
 800486a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 800486e:	687b      	ldr	r3, [r7, #4]
 8004870:	2201      	movs	r2, #1
 8004872:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    }

    if(hdma->XferErrorCallback != NULL)
 8004876:	687b      	ldr	r3, [r7, #4]
 8004878:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800487a:	2b00      	cmp	r3, #0
 800487c:	d005      	beq.n	800488a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004882:	6878      	ldr	r0, [r7, #4]
 8004884:	4798      	blx	r3
 8004886:	e000      	b.n	800488a <HAL_DMA_IRQHandler+0x30e>
        return;
 8004888:	bf00      	nop
    }
  }
}
 800488a:	3718      	adds	r7, #24
 800488c:	46bd      	mov	sp, r7
 800488e:	bd80      	pop	{r7, pc}

08004890 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004890:	b480      	push	{r7}
 8004892:	b085      	sub	sp, #20
 8004894:	af00      	add	r7, sp, #0
 8004896:	60f8      	str	r0, [r7, #12]
 8004898:	60b9      	str	r1, [r7, #8]
 800489a:	607a      	str	r2, [r7, #4]
 800489c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800489e:	68fb      	ldr	r3, [r7, #12]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	681a      	ldr	r2, [r3, #0]
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80048ac:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	681b      	ldr	r3, [r3, #0]
 80048b2:	683a      	ldr	r2, [r7, #0]
 80048b4:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80048b6:	68fb      	ldr	r3, [r7, #12]
 80048b8:	689b      	ldr	r3, [r3, #8]
 80048ba:	2b40      	cmp	r3, #64	; 0x40
 80048bc:	d108      	bne.n	80048d0 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	687a      	ldr	r2, [r7, #4]
 80048c4:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	681b      	ldr	r3, [r3, #0]
 80048ca:	68ba      	ldr	r2, [r7, #8]
 80048cc:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 80048ce:	e007      	b.n	80048e0 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 80048d0:	68fb      	ldr	r3, [r7, #12]
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	68ba      	ldr	r2, [r7, #8]
 80048d6:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 80048d8:	68fb      	ldr	r3, [r7, #12]
 80048da:	681b      	ldr	r3, [r3, #0]
 80048dc:	687a      	ldr	r2, [r7, #4]
 80048de:	60da      	str	r2, [r3, #12]
}
 80048e0:	bf00      	nop
 80048e2:	3714      	adds	r7, #20
 80048e4:	46bd      	mov	sp, r7
 80048e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ea:	4770      	bx	lr

080048ec <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 80048ec:	b480      	push	{r7}
 80048ee:	b085      	sub	sp, #20
 80048f0:	af00      	add	r7, sp, #0
 80048f2:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 80048f4:	687b      	ldr	r3, [r7, #4]
 80048f6:	681b      	ldr	r3, [r3, #0]
 80048f8:	b2db      	uxtb	r3, r3
 80048fa:	3b10      	subs	r3, #16
 80048fc:	4a14      	ldr	r2, [pc, #80]	; (8004950 <DMA_CalcBaseAndBitshift+0x64>)
 80048fe:	fba2 2303 	umull	r2, r3, r2, r3
 8004902:	091b      	lsrs	r3, r3, #4
 8004904:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8004906:	4a13      	ldr	r2, [pc, #76]	; (8004954 <DMA_CalcBaseAndBitshift+0x68>)
 8004908:	68fb      	ldr	r3, [r7, #12]
 800490a:	4413      	add	r3, r2
 800490c:	781b      	ldrb	r3, [r3, #0]
 800490e:	461a      	mov	r2, r3
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8004914:	68fb      	ldr	r3, [r7, #12]
 8004916:	2b03      	cmp	r3, #3
 8004918:	d909      	bls.n	800492e <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004922:	f023 0303 	bic.w	r3, r3, #3
 8004926:	1d1a      	adds	r2, r3, #4
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	659a      	str	r2, [r3, #88]	; 0x58
 800492c:	e007      	b.n	800493e <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	681b      	ldr	r3, [r3, #0]
 8004932:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8004936:	f023 0303 	bic.w	r3, r3, #3
 800493a:	687a      	ldr	r2, [r7, #4]
 800493c:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8004942:	4618      	mov	r0, r3
 8004944:	3714      	adds	r7, #20
 8004946:	46bd      	mov	sp, r7
 8004948:	f85d 7b04 	ldr.w	r7, [sp], #4
 800494c:	4770      	bx	lr
 800494e:	bf00      	nop
 8004950:	aaaaaaab 	.word	0xaaaaaaab
 8004954:	0800c040 	.word	0x0800c040

08004958 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8004958:	b480      	push	{r7}
 800495a:	b085      	sub	sp, #20
 800495c:	af00      	add	r7, sp, #0
 800495e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004960:	2300      	movs	r3, #0
 8004962:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8004964:	687b      	ldr	r3, [r7, #4]
 8004966:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004968:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800496a:	687b      	ldr	r3, [r7, #4]
 800496c:	699b      	ldr	r3, [r3, #24]
 800496e:	2b00      	cmp	r3, #0
 8004970:	d11f      	bne.n	80049b2 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8004972:	68bb      	ldr	r3, [r7, #8]
 8004974:	2b03      	cmp	r3, #3
 8004976:	d856      	bhi.n	8004a26 <DMA_CheckFifoParam+0xce>
 8004978:	a201      	add	r2, pc, #4	; (adr r2, 8004980 <DMA_CheckFifoParam+0x28>)
 800497a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800497e:	bf00      	nop
 8004980:	08004991 	.word	0x08004991
 8004984:	080049a3 	.word	0x080049a3
 8004988:	08004991 	.word	0x08004991
 800498c:	08004a27 	.word	0x08004a27
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004994:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004998:	2b00      	cmp	r3, #0
 800499a:	d046      	beq.n	8004a2a <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800499c:	2301      	movs	r3, #1
 800499e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80049a0:	e043      	b.n	8004a2a <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049a6:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80049aa:	d140      	bne.n	8004a2e <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 80049ac:	2301      	movs	r3, #1
 80049ae:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80049b0:	e03d      	b.n	8004a2e <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	699b      	ldr	r3, [r3, #24]
 80049b6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80049ba:	d121      	bne.n	8004a00 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 80049bc:	68bb      	ldr	r3, [r7, #8]
 80049be:	2b03      	cmp	r3, #3
 80049c0:	d837      	bhi.n	8004a32 <DMA_CheckFifoParam+0xda>
 80049c2:	a201      	add	r2, pc, #4	; (adr r2, 80049c8 <DMA_CheckFifoParam+0x70>)
 80049c4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80049c8:	080049d9 	.word	0x080049d9
 80049cc:	080049df 	.word	0x080049df
 80049d0:	080049d9 	.word	0x080049d9
 80049d4:	080049f1 	.word	0x080049f1
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 80049d8:	2301      	movs	r3, #1
 80049da:	73fb      	strb	r3, [r7, #15]
      break;
 80049dc:	e030      	b.n	8004a40 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049e2:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d025      	beq.n	8004a36 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 80049ea:	2301      	movs	r3, #1
 80049ec:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80049ee:	e022      	b.n	8004a36 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049f4:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 80049f8:	d11f      	bne.n	8004a3a <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 80049fa:	2301      	movs	r3, #1
 80049fc:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 80049fe:	e01c      	b.n	8004a3a <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8004a00:	68bb      	ldr	r3, [r7, #8]
 8004a02:	2b02      	cmp	r3, #2
 8004a04:	d903      	bls.n	8004a0e <DMA_CheckFifoParam+0xb6>
 8004a06:	68bb      	ldr	r3, [r7, #8]
 8004a08:	2b03      	cmp	r3, #3
 8004a0a:	d003      	beq.n	8004a14 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8004a0c:	e018      	b.n	8004a40 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8004a0e:	2301      	movs	r3, #1
 8004a10:	73fb      	strb	r3, [r7, #15]
      break;
 8004a12:	e015      	b.n	8004a40 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004a18:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8004a1c:	2b00      	cmp	r3, #0
 8004a1e:	d00e      	beq.n	8004a3e <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8004a20:	2301      	movs	r3, #1
 8004a22:	73fb      	strb	r3, [r7, #15]
      break;
 8004a24:	e00b      	b.n	8004a3e <DMA_CheckFifoParam+0xe6>
      break;
 8004a26:	bf00      	nop
 8004a28:	e00a      	b.n	8004a40 <DMA_CheckFifoParam+0xe8>
      break;
 8004a2a:	bf00      	nop
 8004a2c:	e008      	b.n	8004a40 <DMA_CheckFifoParam+0xe8>
      break;
 8004a2e:	bf00      	nop
 8004a30:	e006      	b.n	8004a40 <DMA_CheckFifoParam+0xe8>
      break;
 8004a32:	bf00      	nop
 8004a34:	e004      	b.n	8004a40 <DMA_CheckFifoParam+0xe8>
      break;
 8004a36:	bf00      	nop
 8004a38:	e002      	b.n	8004a40 <DMA_CheckFifoParam+0xe8>
      break;   
 8004a3a:	bf00      	nop
 8004a3c:	e000      	b.n	8004a40 <DMA_CheckFifoParam+0xe8>
      break;
 8004a3e:	bf00      	nop
    }
  } 
  
  return status; 
 8004a40:	7bfb      	ldrb	r3, [r7, #15]
}
 8004a42:	4618      	mov	r0, r3
 8004a44:	3714      	adds	r7, #20
 8004a46:	46bd      	mov	sp, r7
 8004a48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a4c:	4770      	bx	lr
 8004a4e:	bf00      	nop

08004a50 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  * 
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8004a50:	b580      	push	{r7, lr}
 8004a52:	b086      	sub	sp, #24
 8004a54:	af00      	add	r7, sp, #0
 8004a56:	60f8      	str	r0, [r7, #12]
 8004a58:	60b9      	str	r1, [r7, #8]
 8004a5a:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004a5e:	2301      	movs	r3, #1
 8004a60:	75fb      	strb	r3, [r7, #23]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8004a62:	4b23      	ldr	r3, [pc, #140]	; (8004af0 <HAL_FLASH_Program+0xa0>)
 8004a64:	7e1b      	ldrb	r3, [r3, #24]
 8004a66:	2b01      	cmp	r3, #1
 8004a68:	d101      	bne.n	8004a6e <HAL_FLASH_Program+0x1e>
 8004a6a:	2302      	movs	r3, #2
 8004a6c:	e03b      	b.n	8004ae6 <HAL_FLASH_Program+0x96>
 8004a6e:	4b20      	ldr	r3, [pc, #128]	; (8004af0 <HAL_FLASH_Program+0xa0>)
 8004a70:	2201      	movs	r2, #1
 8004a72:	761a      	strb	r2, [r3, #24]
  
  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));
  
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004a74:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004a78:	f000 f870 	bl	8004b5c <FLASH_WaitForLastOperation>
 8004a7c:	4603      	mov	r3, r0
 8004a7e:	75fb      	strb	r3, [r7, #23]
  
  if(status == HAL_OK)
 8004a80:	7dfb      	ldrb	r3, [r7, #23]
 8004a82:	2b00      	cmp	r3, #0
 8004a84:	d12b      	bne.n	8004ade <HAL_FLASH_Program+0x8e>
  {
    if(TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d105      	bne.n	8004a98 <HAL_FLASH_Program+0x48>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 8004a8c:	783b      	ldrb	r3, [r7, #0]
 8004a8e:	4619      	mov	r1, r3
 8004a90:	68b8      	ldr	r0, [r7, #8]
 8004a92:	f000 f91b 	bl	8004ccc <FLASH_Program_Byte>
 8004a96:	e016      	b.n	8004ac6 <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8004a98:	68fb      	ldr	r3, [r7, #12]
 8004a9a:	2b01      	cmp	r3, #1
 8004a9c:	d105      	bne.n	8004aaa <HAL_FLASH_Program+0x5a>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 8004a9e:	883b      	ldrh	r3, [r7, #0]
 8004aa0:	4619      	mov	r1, r3
 8004aa2:	68b8      	ldr	r0, [r7, #8]
 8004aa4:	f000 f8ee 	bl	8004c84 <FLASH_Program_HalfWord>
 8004aa8:	e00d      	b.n	8004ac6 <HAL_FLASH_Program+0x76>
    }
    else if(TypeProgram == FLASH_TYPEPROGRAM_WORD)
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	2b02      	cmp	r3, #2
 8004aae:	d105      	bne.n	8004abc <HAL_FLASH_Program+0x6c>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8004ab0:	683b      	ldr	r3, [r7, #0]
 8004ab2:	4619      	mov	r1, r3
 8004ab4:	68b8      	ldr	r0, [r7, #8]
 8004ab6:	f000 f8c3 	bl	8004c40 <FLASH_Program_Word>
 8004aba:	e004      	b.n	8004ac6 <HAL_FLASH_Program+0x76>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 8004abc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004ac0:	68b8      	ldr	r0, [r7, #8]
 8004ac2:	f000 f88b 	bl	8004bdc <FLASH_Program_DoubleWord>
    }
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004ac6:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004aca:	f000 f847 	bl	8004b5c <FLASH_WaitForLastOperation>
 8004ace:	4603      	mov	r3, r0
 8004ad0:	75fb      	strb	r3, [r7, #23]
    
    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);  
 8004ad2:	4b08      	ldr	r3, [pc, #32]	; (8004af4 <HAL_FLASH_Program+0xa4>)
 8004ad4:	691b      	ldr	r3, [r3, #16]
 8004ad6:	4a07      	ldr	r2, [pc, #28]	; (8004af4 <HAL_FLASH_Program+0xa4>)
 8004ad8:	f023 0301 	bic.w	r3, r3, #1
 8004adc:	6113      	str	r3, [r2, #16]
  }
  
  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8004ade:	4b04      	ldr	r3, [pc, #16]	; (8004af0 <HAL_FLASH_Program+0xa0>)
 8004ae0:	2200      	movs	r2, #0
 8004ae2:	761a      	strb	r2, [r3, #24]
  
  return status;
 8004ae4:	7dfb      	ldrb	r3, [r7, #23]
}
 8004ae6:	4618      	mov	r0, r3
 8004ae8:	3718      	adds	r7, #24
 8004aea:	46bd      	mov	sp, r7
 8004aec:	bd80      	pop	{r7, pc}
 8004aee:	bf00      	nop
 8004af0:	2000132c 	.word	0x2000132c
 8004af4:	40023c00 	.word	0x40023c00

08004af8 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 8004af8:	b480      	push	{r7}
 8004afa:	b083      	sub	sp, #12
 8004afc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 8004afe:	2300      	movs	r3, #0
 8004b00:	71fb      	strb	r3, [r7, #7]

  if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8004b02:	4b0b      	ldr	r3, [pc, #44]	; (8004b30 <HAL_FLASH_Unlock+0x38>)
 8004b04:	691b      	ldr	r3, [r3, #16]
 8004b06:	2b00      	cmp	r3, #0
 8004b08:	da0b      	bge.n	8004b22 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 8004b0a:	4b09      	ldr	r3, [pc, #36]	; (8004b30 <HAL_FLASH_Unlock+0x38>)
 8004b0c:	4a09      	ldr	r2, [pc, #36]	; (8004b34 <HAL_FLASH_Unlock+0x3c>)
 8004b0e:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 8004b10:	4b07      	ldr	r3, [pc, #28]	; (8004b30 <HAL_FLASH_Unlock+0x38>)
 8004b12:	4a09      	ldr	r2, [pc, #36]	; (8004b38 <HAL_FLASH_Unlock+0x40>)
 8004b14:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if(READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 8004b16:	4b06      	ldr	r3, [pc, #24]	; (8004b30 <HAL_FLASH_Unlock+0x38>)
 8004b18:	691b      	ldr	r3, [r3, #16]
 8004b1a:	2b00      	cmp	r3, #0
 8004b1c:	da01      	bge.n	8004b22 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 8004b1e:	2301      	movs	r3, #1
 8004b20:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 8004b22:	79fb      	ldrb	r3, [r7, #7]
}
 8004b24:	4618      	mov	r0, r3
 8004b26:	370c      	adds	r7, #12
 8004b28:	46bd      	mov	sp, r7
 8004b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b2e:	4770      	bx	lr
 8004b30:	40023c00 	.word	0x40023c00
 8004b34:	45670123 	.word	0x45670123
 8004b38:	cdef89ab 	.word	0xcdef89ab

08004b3c <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 8004b3c:	b480      	push	{r7}
 8004b3e:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8004b40:	4b05      	ldr	r3, [pc, #20]	; (8004b58 <HAL_FLASH_Lock+0x1c>)
 8004b42:	691b      	ldr	r3, [r3, #16]
 8004b44:	4a04      	ldr	r2, [pc, #16]	; (8004b58 <HAL_FLASH_Lock+0x1c>)
 8004b46:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004b4a:	6113      	str	r3, [r2, #16]
  
  return HAL_OK;  
 8004b4c:	2300      	movs	r3, #0
}
 8004b4e:	4618      	mov	r0, r3
 8004b50:	46bd      	mov	sp, r7
 8004b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b56:	4770      	bx	lr
 8004b58:	40023c00 	.word	0x40023c00

08004b5c <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{ 
 8004b5c:	b580      	push	{r7, lr}
 8004b5e:	b084      	sub	sp, #16
 8004b60:	af00      	add	r7, sp, #0
 8004b62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004b64:	2300      	movs	r3, #0
 8004b66:	60fb      	str	r3, [r7, #12]
  
  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8004b68:	4b1a      	ldr	r3, [pc, #104]	; (8004bd4 <FLASH_WaitForLastOperation+0x78>)
 8004b6a:	2200      	movs	r2, #0
 8004b6c:	61da      	str	r2, [r3, #28]
  
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 8004b6e:	f7ff fa0b 	bl	8003f88 <HAL_GetTick>
 8004b72:	60f8      	str	r0, [r7, #12]

  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8004b74:	e010      	b.n	8004b98 <FLASH_WaitForLastOperation+0x3c>
  { 
    if(Timeout != HAL_MAX_DELAY)
 8004b76:	687b      	ldr	r3, [r7, #4]
 8004b78:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004b7c:	d00c      	beq.n	8004b98 <FLASH_WaitForLastOperation+0x3c>
    {
      if((Timeout == 0U)||((HAL_GetTick() - tickstart ) > Timeout))
 8004b7e:	687b      	ldr	r3, [r7, #4]
 8004b80:	2b00      	cmp	r3, #0
 8004b82:	d007      	beq.n	8004b94 <FLASH_WaitForLastOperation+0x38>
 8004b84:	f7ff fa00 	bl	8003f88 <HAL_GetTick>
 8004b88:	4602      	mov	r2, r0
 8004b8a:	68fb      	ldr	r3, [r7, #12]
 8004b8c:	1ad3      	subs	r3, r2, r3
 8004b8e:	687a      	ldr	r2, [r7, #4]
 8004b90:	429a      	cmp	r2, r3
 8004b92:	d201      	bcs.n	8004b98 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8004b94:	2303      	movs	r3, #3
 8004b96:	e019      	b.n	8004bcc <FLASH_WaitForLastOperation+0x70>
  while(__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET) 
 8004b98:	4b0f      	ldr	r3, [pc, #60]	; (8004bd8 <FLASH_WaitForLastOperation+0x7c>)
 8004b9a:	68db      	ldr	r3, [r3, #12]
 8004b9c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004ba0:	2b00      	cmp	r3, #0
 8004ba2:	d1e8      	bne.n	8004b76 <FLASH_WaitForLastOperation+0x1a>
      }
    } 
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8004ba4:	4b0c      	ldr	r3, [pc, #48]	; (8004bd8 <FLASH_WaitForLastOperation+0x7c>)
 8004ba6:	68db      	ldr	r3, [r3, #12]
 8004ba8:	f003 0301 	and.w	r3, r3, #1
 8004bac:	2b00      	cmp	r3, #0
 8004bae:	d002      	beq.n	8004bb6 <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8004bb0:	4b09      	ldr	r3, [pc, #36]	; (8004bd8 <FLASH_WaitForLastOperation+0x7c>)
 8004bb2:	2201      	movs	r2, #1
 8004bb4:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)  
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8004bb6:	4b08      	ldr	r3, [pc, #32]	; (8004bd8 <FLASH_WaitForLastOperation+0x7c>)
 8004bb8:	68db      	ldr	r3, [r3, #12]
 8004bba:	f403 73f9 	and.w	r3, r3, #498	; 0x1f2
 8004bbe:	2b00      	cmp	r3, #0
 8004bc0:	d003      	beq.n	8004bca <FLASH_WaitForLastOperation+0x6e>
  if(__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                           FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8004bc2:	f000 f8a5 	bl	8004d10 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8004bc6:	2301      	movs	r3, #1
 8004bc8:	e000      	b.n	8004bcc <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 8004bca:	2300      	movs	r3, #0
  
}  
 8004bcc:	4618      	mov	r0, r3
 8004bce:	3710      	adds	r7, #16
 8004bd0:	46bd      	mov	sp, r7
 8004bd2:	bd80      	pop	{r7, pc}
 8004bd4:	2000132c 	.word	0x2000132c
 8004bd8:	40023c00 	.word	0x40023c00

08004bdc <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 8004bdc:	b480      	push	{r7}
 8004bde:	b085      	sub	sp, #20
 8004be0:	af00      	add	r7, sp, #0
 8004be2:	60f8      	str	r0, [r7, #12]
 8004be4:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004be8:	4b14      	ldr	r3, [pc, #80]	; (8004c3c <FLASH_Program_DoubleWord+0x60>)
 8004bea:	691b      	ldr	r3, [r3, #16]
 8004bec:	4a13      	ldr	r2, [pc, #76]	; (8004c3c <FLASH_Program_DoubleWord+0x60>)
 8004bee:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004bf2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 8004bf4:	4b11      	ldr	r3, [pc, #68]	; (8004c3c <FLASH_Program_DoubleWord+0x60>)
 8004bf6:	691b      	ldr	r3, [r3, #16]
 8004bf8:	4a10      	ldr	r2, [pc, #64]	; (8004c3c <FLASH_Program_DoubleWord+0x60>)
 8004bfa:	f443 7340 	orr.w	r3, r3, #768	; 0x300
 8004bfe:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8004c00:	4b0e      	ldr	r3, [pc, #56]	; (8004c3c <FLASH_Program_DoubleWord+0x60>)
 8004c02:	691b      	ldr	r3, [r3, #16]
 8004c04:	4a0d      	ldr	r2, [pc, #52]	; (8004c3c <FLASH_Program_DoubleWord+0x60>)
 8004c06:	f043 0301 	orr.w	r3, r3, #1
 8004c0a:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t*)Address = (uint32_t)Data;
 8004c0c:	68fb      	ldr	r3, [r7, #12]
 8004c0e:	683a      	ldr	r2, [r7, #0]
 8004c10:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 8004c12:	f3bf 8f6f 	isb	sy
}
 8004c16:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t*)(Address+4) = (uint32_t)(Data >> 32);
 8004c18:	e9d7 0100 	ldrd	r0, r1, [r7]
 8004c1c:	f04f 0200 	mov.w	r2, #0
 8004c20:	f04f 0300 	mov.w	r3, #0
 8004c24:	000a      	movs	r2, r1
 8004c26:	2300      	movs	r3, #0
 8004c28:	68f9      	ldr	r1, [r7, #12]
 8004c2a:	3104      	adds	r1, #4
 8004c2c:	4613      	mov	r3, r2
 8004c2e:	600b      	str	r3, [r1, #0]
}
 8004c30:	bf00      	nop
 8004c32:	3714      	adds	r7, #20
 8004c34:	46bd      	mov	sp, r7
 8004c36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c3a:	4770      	bx	lr
 8004c3c:	40023c00 	.word	0x40023c00

08004c40 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 8004c40:	b480      	push	{r7}
 8004c42:	b083      	sub	sp, #12
 8004c44:	af00      	add	r7, sp, #0
 8004c46:	6078      	str	r0, [r7, #4]
 8004c48:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004c4a:	4b0d      	ldr	r3, [pc, #52]	; (8004c80 <FLASH_Program_Word+0x40>)
 8004c4c:	691b      	ldr	r3, [r3, #16]
 8004c4e:	4a0c      	ldr	r2, [pc, #48]	; (8004c80 <FLASH_Program_Word+0x40>)
 8004c50:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004c54:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8004c56:	4b0a      	ldr	r3, [pc, #40]	; (8004c80 <FLASH_Program_Word+0x40>)
 8004c58:	691b      	ldr	r3, [r3, #16]
 8004c5a:	4a09      	ldr	r2, [pc, #36]	; (8004c80 <FLASH_Program_Word+0x40>)
 8004c5c:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004c60:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8004c62:	4b07      	ldr	r3, [pc, #28]	; (8004c80 <FLASH_Program_Word+0x40>)
 8004c64:	691b      	ldr	r3, [r3, #16]
 8004c66:	4a06      	ldr	r2, [pc, #24]	; (8004c80 <FLASH_Program_Word+0x40>)
 8004c68:	f043 0301 	orr.w	r3, r3, #1
 8004c6c:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t*)Address = Data;
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	683a      	ldr	r2, [r7, #0]
 8004c72:	601a      	str	r2, [r3, #0]
}
 8004c74:	bf00      	nop
 8004c76:	370c      	adds	r7, #12
 8004c78:	46bd      	mov	sp, r7
 8004c7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004c7e:	4770      	bx	lr
 8004c80:	40023c00 	.word	0x40023c00

08004c84 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8004c84:	b480      	push	{r7}
 8004c86:	b083      	sub	sp, #12
 8004c88:	af00      	add	r7, sp, #0
 8004c8a:	6078      	str	r0, [r7, #4]
 8004c8c:	460b      	mov	r3, r1
 8004c8e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004c90:	4b0d      	ldr	r3, [pc, #52]	; (8004cc8 <FLASH_Program_HalfWord+0x44>)
 8004c92:	691b      	ldr	r3, [r3, #16]
 8004c94:	4a0c      	ldr	r2, [pc, #48]	; (8004cc8 <FLASH_Program_HalfWord+0x44>)
 8004c96:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004c9a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 8004c9c:	4b0a      	ldr	r3, [pc, #40]	; (8004cc8 <FLASH_Program_HalfWord+0x44>)
 8004c9e:	691b      	ldr	r3, [r3, #16]
 8004ca0:	4a09      	ldr	r2, [pc, #36]	; (8004cc8 <FLASH_Program_HalfWord+0x44>)
 8004ca2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004ca6:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8004ca8:	4b07      	ldr	r3, [pc, #28]	; (8004cc8 <FLASH_Program_HalfWord+0x44>)
 8004caa:	691b      	ldr	r3, [r3, #16]
 8004cac:	4a06      	ldr	r2, [pc, #24]	; (8004cc8 <FLASH_Program_HalfWord+0x44>)
 8004cae:	f043 0301 	orr.w	r3, r3, #1
 8004cb2:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t*)Address = Data;
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	887a      	ldrh	r2, [r7, #2]
 8004cb8:	801a      	strh	r2, [r3, #0]
}
 8004cba:	bf00      	nop
 8004cbc:	370c      	adds	r7, #12
 8004cbe:	46bd      	mov	sp, r7
 8004cc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cc4:	4770      	bx	lr
 8004cc6:	bf00      	nop
 8004cc8:	40023c00 	.word	0x40023c00

08004ccc <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 8004ccc:	b480      	push	{r7}
 8004cce:	b083      	sub	sp, #12
 8004cd0:	af00      	add	r7, sp, #0
 8004cd2:	6078      	str	r0, [r7, #4]
 8004cd4:	460b      	mov	r3, r1
 8004cd6:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
  
  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004cd8:	4b0c      	ldr	r3, [pc, #48]	; (8004d0c <FLASH_Program_Byte+0x40>)
 8004cda:	691b      	ldr	r3, [r3, #16]
 8004cdc:	4a0b      	ldr	r2, [pc, #44]	; (8004d0c <FLASH_Program_Byte+0x40>)
 8004cde:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004ce2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8004ce4:	4b09      	ldr	r3, [pc, #36]	; (8004d0c <FLASH_Program_Byte+0x40>)
 8004ce6:	4a09      	ldr	r2, [pc, #36]	; (8004d0c <FLASH_Program_Byte+0x40>)
 8004ce8:	691b      	ldr	r3, [r3, #16]
 8004cea:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8004cec:	4b07      	ldr	r3, [pc, #28]	; (8004d0c <FLASH_Program_Byte+0x40>)
 8004cee:	691b      	ldr	r3, [r3, #16]
 8004cf0:	4a06      	ldr	r2, [pc, #24]	; (8004d0c <FLASH_Program_Byte+0x40>)
 8004cf2:	f043 0301 	orr.w	r3, r3, #1
 8004cf6:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t*)Address = Data;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	78fa      	ldrb	r2, [r7, #3]
 8004cfc:	701a      	strb	r2, [r3, #0]
}
 8004cfe:	bf00      	nop
 8004d00:	370c      	adds	r7, #12
 8004d02:	46bd      	mov	sp, r7
 8004d04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d08:	4770      	bx	lr
 8004d0a:	bf00      	nop
 8004d0c:	40023c00 	.word	0x40023c00

08004d10 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{ 
 8004d10:	b480      	push	{r7}
 8004d12:	af00      	add	r7, sp, #0
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 8004d14:	4b2f      	ldr	r3, [pc, #188]	; (8004dd4 <FLASH_SetErrorCode+0xc4>)
 8004d16:	68db      	ldr	r3, [r3, #12]
 8004d18:	f003 0310 	and.w	r3, r3, #16
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d008      	beq.n	8004d32 <FLASH_SetErrorCode+0x22>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 8004d20:	4b2d      	ldr	r3, [pc, #180]	; (8004dd8 <FLASH_SetErrorCode+0xc8>)
 8004d22:	69db      	ldr	r3, [r3, #28]
 8004d24:	f043 0310 	orr.w	r3, r3, #16
 8004d28:	4a2b      	ldr	r2, [pc, #172]	; (8004dd8 <FLASH_SetErrorCode+0xc8>)
 8004d2a:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH write protection error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 8004d2c:	4b29      	ldr	r3, [pc, #164]	; (8004dd4 <FLASH_SetErrorCode+0xc4>)
 8004d2e:	2210      	movs	r2, #16
 8004d30:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 8004d32:	4b28      	ldr	r3, [pc, #160]	; (8004dd4 <FLASH_SetErrorCode+0xc4>)
 8004d34:	68db      	ldr	r3, [r3, #12]
 8004d36:	f003 0320 	and.w	r3, r3, #32
 8004d3a:	2b00      	cmp	r3, #0
 8004d3c:	d008      	beq.n	8004d50 <FLASH_SetErrorCode+0x40>
  {
   pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 8004d3e:	4b26      	ldr	r3, [pc, #152]	; (8004dd8 <FLASH_SetErrorCode+0xc8>)
 8004d40:	69db      	ldr	r3, [r3, #28]
 8004d42:	f043 0308 	orr.w	r3, r3, #8
 8004d46:	4a24      	ldr	r2, [pc, #144]	; (8004dd8 <FLASH_SetErrorCode+0xc8>)
 8004d48:	61d3      	str	r3, [r2, #28]
   
   /* Clear FLASH Programming alignment error pending bit */
   __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 8004d4a:	4b22      	ldr	r3, [pc, #136]	; (8004dd4 <FLASH_SetErrorCode+0xc4>)
 8004d4c:	2220      	movs	r2, #32
 8004d4e:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8004d50:	4b20      	ldr	r3, [pc, #128]	; (8004dd4 <FLASH_SetErrorCode+0xc4>)
 8004d52:	68db      	ldr	r3, [r3, #12]
 8004d54:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004d58:	2b00      	cmp	r3, #0
 8004d5a:	d008      	beq.n	8004d6e <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 8004d5c:	4b1e      	ldr	r3, [pc, #120]	; (8004dd8 <FLASH_SetErrorCode+0xc8>)
 8004d5e:	69db      	ldr	r3, [r3, #28]
 8004d60:	f043 0304 	orr.w	r3, r3, #4
 8004d64:	4a1c      	ldr	r2, [pc, #112]	; (8004dd8 <FLASH_SetErrorCode+0xc8>)
 8004d66:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8004d68:	4b1a      	ldr	r3, [pc, #104]	; (8004dd4 <FLASH_SetErrorCode+0xc4>)
 8004d6a:	2240      	movs	r2, #64	; 0x40
 8004d6c:	60da      	str	r2, [r3, #12]
  }
  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 8004d6e:	4b19      	ldr	r3, [pc, #100]	; (8004dd4 <FLASH_SetErrorCode+0xc4>)
 8004d70:	68db      	ldr	r3, [r3, #12]
 8004d72:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d008      	beq.n	8004d8c <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 8004d7a:	4b17      	ldr	r3, [pc, #92]	; (8004dd8 <FLASH_SetErrorCode+0xc8>)
 8004d7c:	69db      	ldr	r3, [r3, #28]
 8004d7e:	f043 0302 	orr.w	r3, r3, #2
 8004d82:	4a15      	ldr	r2, [pc, #84]	; (8004dd8 <FLASH_SetErrorCode+0xc8>)
 8004d84:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8004d86:	4b13      	ldr	r3, [pc, #76]	; (8004dd4 <FLASH_SetErrorCode+0xc4>)
 8004d88:	2280      	movs	r2, #128	; 0x80
 8004d8a:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR) 
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_RDERR) != RESET)
 8004d8c:	4b11      	ldr	r3, [pc, #68]	; (8004dd4 <FLASH_SetErrorCode+0xc4>)
 8004d8e:	68db      	ldr	r3, [r3, #12]
 8004d90:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004d94:	2b00      	cmp	r3, #0
 8004d96:	d009      	beq.n	8004dac <FLASH_SetErrorCode+0x9c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_RD;
 8004d98:	4b0f      	ldr	r3, [pc, #60]	; (8004dd8 <FLASH_SetErrorCode+0xc8>)
 8004d9a:	69db      	ldr	r3, [r3, #28]
 8004d9c:	f043 0301 	orr.w	r3, r3, #1
 8004da0:	4a0d      	ldr	r2, [pc, #52]	; (8004dd8 <FLASH_SetErrorCode+0xc8>)
 8004da2:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
 8004da4:	4b0b      	ldr	r3, [pc, #44]	; (8004dd4 <FLASH_SetErrorCode+0xc4>)
 8004da6:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004daa:	60da      	str	r2, [r3, #12]
  }
#endif /* FLASH_SR_RDERR */  
  if(__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 8004dac:	4b09      	ldr	r3, [pc, #36]	; (8004dd4 <FLASH_SetErrorCode+0xc4>)
 8004dae:	68db      	ldr	r3, [r3, #12]
 8004db0:	f003 0302 	and.w	r3, r3, #2
 8004db4:	2b00      	cmp	r3, #0
 8004db6:	d008      	beq.n	8004dca <FLASH_SetErrorCode+0xba>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8004db8:	4b07      	ldr	r3, [pc, #28]	; (8004dd8 <FLASH_SetErrorCode+0xc8>)
 8004dba:	69db      	ldr	r3, [r3, #28]
 8004dbc:	f043 0320 	orr.w	r3, r3, #32
 8004dc0:	4a05      	ldr	r2, [pc, #20]	; (8004dd8 <FLASH_SetErrorCode+0xc8>)
 8004dc2:	61d3      	str	r3, [r2, #28]
    
    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8004dc4:	4b03      	ldr	r3, [pc, #12]	; (8004dd4 <FLASH_SetErrorCode+0xc4>)
 8004dc6:	2202      	movs	r2, #2
 8004dc8:	60da      	str	r2, [r3, #12]
  }
}
 8004dca:	bf00      	nop
 8004dcc:	46bd      	mov	sp, r7
 8004dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dd2:	4770      	bx	lr
 8004dd4:	40023c00 	.word	0x40023c00
 8004dd8:	2000132c 	.word	0x2000132c

08004ddc <HAL_FLASHEx_Erase>:
  *         (0xFFFFFFFFU means that all the sectors have been correctly erased)
  * 
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASHEx_Erase(FLASH_EraseInitTypeDef *pEraseInit, uint32_t *SectorError)
{
 8004ddc:	b580      	push	{r7, lr}
 8004dde:	b084      	sub	sp, #16
 8004de0:	af00      	add	r7, sp, #0
 8004de2:	6078      	str	r0, [r7, #4]
 8004de4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_ERROR;
 8004de6:	2301      	movs	r3, #1
 8004de8:	73fb      	strb	r3, [r7, #15]
  uint32_t index = 0U;
 8004dea:	2300      	movs	r3, #0
 8004dec:	60bb      	str	r3, [r7, #8]
  
  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8004dee:	4b31      	ldr	r3, [pc, #196]	; (8004eb4 <HAL_FLASHEx_Erase+0xd8>)
 8004df0:	7e1b      	ldrb	r3, [r3, #24]
 8004df2:	2b01      	cmp	r3, #1
 8004df4:	d101      	bne.n	8004dfa <HAL_FLASHEx_Erase+0x1e>
 8004df6:	2302      	movs	r3, #2
 8004df8:	e058      	b.n	8004eac <HAL_FLASHEx_Erase+0xd0>
 8004dfa:	4b2e      	ldr	r3, [pc, #184]	; (8004eb4 <HAL_FLASHEx_Erase+0xd8>)
 8004dfc:	2201      	movs	r2, #1
 8004dfe:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEERASE(pEraseInit->TypeErase));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004e00:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004e04:	f7ff feaa 	bl	8004b5c <FLASH_WaitForLastOperation>
 8004e08:	4603      	mov	r3, r0
 8004e0a:	73fb      	strb	r3, [r7, #15]

  if(status == HAL_OK)
 8004e0c:	7bfb      	ldrb	r3, [r7, #15]
 8004e0e:	2b00      	cmp	r3, #0
 8004e10:	d148      	bne.n	8004ea4 <HAL_FLASHEx_Erase+0xc8>
  {
    /*Initialization of SectorError variable*/
    *SectorError = 0xFFFFFFFFU;
 8004e12:	683b      	ldr	r3, [r7, #0]
 8004e14:	f04f 32ff 	mov.w	r2, #4294967295
 8004e18:	601a      	str	r2, [r3, #0]
    
    if(pEraseInit->TypeErase == FLASH_TYPEERASE_MASSERASE)
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	2b01      	cmp	r3, #1
 8004e20:	d115      	bne.n	8004e4e <HAL_FLASHEx_Erase+0x72>
    {
      /*Mass erase to be done*/
      FLASH_MassErase((uint8_t) pEraseInit->VoltageRange, pEraseInit->Banks);
 8004e22:	687b      	ldr	r3, [r7, #4]
 8004e24:	691b      	ldr	r3, [r3, #16]
 8004e26:	b2da      	uxtb	r2, r3
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	685b      	ldr	r3, [r3, #4]
 8004e2c:	4619      	mov	r1, r3
 8004e2e:	4610      	mov	r0, r2
 8004e30:	f000 f844 	bl	8004ebc <FLASH_MassErase>

      /* Wait for last operation to be completed */
      status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004e34:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004e38:	f7ff fe90 	bl	8004b5c <FLASH_WaitForLastOperation>
 8004e3c:	4603      	mov	r3, r0
 8004e3e:	73fb      	strb	r3, [r7, #15]
      
      /* if the erase operation is completed, disable the MER Bit */
      FLASH->CR &= (~FLASH_MER_BIT);
 8004e40:	4b1d      	ldr	r3, [pc, #116]	; (8004eb8 <HAL_FLASHEx_Erase+0xdc>)
 8004e42:	691b      	ldr	r3, [r3, #16]
 8004e44:	4a1c      	ldr	r2, [pc, #112]	; (8004eb8 <HAL_FLASHEx_Erase+0xdc>)
 8004e46:	f023 0304 	bic.w	r3, r3, #4
 8004e4a:	6113      	str	r3, [r2, #16]
 8004e4c:	e028      	b.n	8004ea0 <HAL_FLASHEx_Erase+0xc4>
    {
      /* Check the parameters */
      assert_param(IS_FLASH_NBSECTORS(pEraseInit->NbSectors + pEraseInit->Sector));

      /* Erase by sector by sector to be done*/
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8004e4e:	687b      	ldr	r3, [r7, #4]
 8004e50:	689b      	ldr	r3, [r3, #8]
 8004e52:	60bb      	str	r3, [r7, #8]
 8004e54:	e01c      	b.n	8004e90 <HAL_FLASHEx_Erase+0xb4>
      {
        FLASH_Erase_Sector(index, (uint8_t) pEraseInit->VoltageRange);
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	691b      	ldr	r3, [r3, #16]
 8004e5a:	b2db      	uxtb	r3, r3
 8004e5c:	4619      	mov	r1, r3
 8004e5e:	68b8      	ldr	r0, [r7, #8]
 8004e60:	f000 f850 	bl	8004f04 <FLASH_Erase_Sector>

        /* Wait for last operation to be completed */
        status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004e64:	f24c 3050 	movw	r0, #50000	; 0xc350
 8004e68:	f7ff fe78 	bl	8004b5c <FLASH_WaitForLastOperation>
 8004e6c:	4603      	mov	r3, r0
 8004e6e:	73fb      	strb	r3, [r7, #15]
        
        /* If the erase operation is completed, disable the SER and SNB Bits */
        CLEAR_BIT(FLASH->CR, (FLASH_CR_SER | FLASH_CR_SNB));
 8004e70:	4b11      	ldr	r3, [pc, #68]	; (8004eb8 <HAL_FLASHEx_Erase+0xdc>)
 8004e72:	691b      	ldr	r3, [r3, #16]
 8004e74:	4a10      	ldr	r2, [pc, #64]	; (8004eb8 <HAL_FLASHEx_Erase+0xdc>)
 8004e76:	f023 03fa 	bic.w	r3, r3, #250	; 0xfa
 8004e7a:	6113      	str	r3, [r2, #16]

        if(status != HAL_OK) 
 8004e7c:	7bfb      	ldrb	r3, [r7, #15]
 8004e7e:	2b00      	cmp	r3, #0
 8004e80:	d003      	beq.n	8004e8a <HAL_FLASHEx_Erase+0xae>
        {
          /* In case of error, stop erase procedure and return the faulty sector*/
          *SectorError = index;
 8004e82:	683b      	ldr	r3, [r7, #0]
 8004e84:	68ba      	ldr	r2, [r7, #8]
 8004e86:	601a      	str	r2, [r3, #0]
          break;
 8004e88:	e00a      	b.n	8004ea0 <HAL_FLASHEx_Erase+0xc4>
      for(index = pEraseInit->Sector; index < (pEraseInit->NbSectors + pEraseInit->Sector); index++)
 8004e8a:	68bb      	ldr	r3, [r7, #8]
 8004e8c:	3301      	adds	r3, #1
 8004e8e:	60bb      	str	r3, [r7, #8]
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	68da      	ldr	r2, [r3, #12]
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	689b      	ldr	r3, [r3, #8]
 8004e98:	4413      	add	r3, r2
 8004e9a:	68ba      	ldr	r2, [r7, #8]
 8004e9c:	429a      	cmp	r2, r3
 8004e9e:	d3da      	bcc.n	8004e56 <HAL_FLASHEx_Erase+0x7a>
        }
      }
    }
    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();    
 8004ea0:	f000 f878 	bl	8004f94 <FLASH_FlushCaches>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 8004ea4:	4b03      	ldr	r3, [pc, #12]	; (8004eb4 <HAL_FLASHEx_Erase+0xd8>)
 8004ea6:	2200      	movs	r2, #0
 8004ea8:	761a      	strb	r2, [r3, #24]

  return status;
 8004eaa:	7bfb      	ldrb	r3, [r7, #15]
}
 8004eac:	4618      	mov	r0, r3
 8004eae:	3710      	adds	r7, #16
 8004eb0:	46bd      	mov	sp, r7
 8004eb2:	bd80      	pop	{r7, pc}
 8004eb4:	2000132c 	.word	0x2000132c
 8004eb8:	40023c00 	.word	0x40023c00

08004ebc <FLASH_MassErase>:
  *            @arg FLASH_BANK_1: Bank1 to be erased
  *
  * @retval None
  */
static void FLASH_MassErase(uint8_t VoltageRange, uint32_t Banks)
{
 8004ebc:	b480      	push	{r7}
 8004ebe:	b083      	sub	sp, #12
 8004ec0:	af00      	add	r7, sp, #0
 8004ec2:	4603      	mov	r3, r0
 8004ec4:	6039      	str	r1, [r7, #0]
 8004ec6:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  assert_param(IS_FLASH_BANK(Banks));
  
  /* If the previous operation is completed, proceed to erase all sectors */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004ec8:	4b0d      	ldr	r3, [pc, #52]	; (8004f00 <FLASH_MassErase+0x44>)
 8004eca:	691b      	ldr	r3, [r3, #16]
 8004ecc:	4a0c      	ldr	r2, [pc, #48]	; (8004f00 <FLASH_MassErase+0x44>)
 8004ece:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004ed2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_MER;
 8004ed4:	4b0a      	ldr	r3, [pc, #40]	; (8004f00 <FLASH_MassErase+0x44>)
 8004ed6:	691b      	ldr	r3, [r3, #16]
 8004ed8:	4a09      	ldr	r2, [pc, #36]	; (8004f00 <FLASH_MassErase+0x44>)
 8004eda:	f043 0304 	orr.w	r3, r3, #4
 8004ede:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT | ((uint32_t)VoltageRange <<8U);
 8004ee0:	4b07      	ldr	r3, [pc, #28]	; (8004f00 <FLASH_MassErase+0x44>)
 8004ee2:	691a      	ldr	r2, [r3, #16]
 8004ee4:	79fb      	ldrb	r3, [r7, #7]
 8004ee6:	021b      	lsls	r3, r3, #8
 8004ee8:	4313      	orrs	r3, r2
 8004eea:	4a05      	ldr	r2, [pc, #20]	; (8004f00 <FLASH_MassErase+0x44>)
 8004eec:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004ef0:	6113      	str	r3, [r2, #16]
}
 8004ef2:	bf00      	nop
 8004ef4:	370c      	adds	r7, #12
 8004ef6:	46bd      	mov	sp, r7
 8004ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004efc:	4770      	bx	lr
 8004efe:	bf00      	nop
 8004f00:	40023c00 	.word	0x40023c00

08004f04 <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  * 
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 8004f04:	b480      	push	{r7}
 8004f06:	b085      	sub	sp, #20
 8004f08:	af00      	add	r7, sp, #0
 8004f0a:	6078      	str	r0, [r7, #4]
 8004f0c:	460b      	mov	r3, r1
 8004f0e:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8004f10:	2300      	movs	r3, #0
 8004f12:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == FLASH_VOLTAGE_RANGE_1)
 8004f14:	78fb      	ldrb	r3, [r7, #3]
 8004f16:	2b00      	cmp	r3, #0
 8004f18:	d102      	bne.n	8004f20 <FLASH_Erase_Sector+0x1c>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 8004f1a:	2300      	movs	r3, #0
 8004f1c:	60fb      	str	r3, [r7, #12]
 8004f1e:	e010      	b.n	8004f42 <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8004f20:	78fb      	ldrb	r3, [r7, #3]
 8004f22:	2b01      	cmp	r3, #1
 8004f24:	d103      	bne.n	8004f2e <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8004f26:	f44f 7380 	mov.w	r3, #256	; 0x100
 8004f2a:	60fb      	str	r3, [r7, #12]
 8004f2c:	e009      	b.n	8004f42 <FLASH_Erase_Sector+0x3e>
  }
  else if(VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8004f2e:	78fb      	ldrb	r3, [r7, #3]
 8004f30:	2b02      	cmp	r3, #2
 8004f32:	d103      	bne.n	8004f3c <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8004f34:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004f38:	60fb      	str	r3, [r7, #12]
 8004f3a:	e002      	b.n	8004f42 <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8004f3c:	f44f 7340 	mov.w	r3, #768	; 0x300
 8004f40:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004f42:	4b13      	ldr	r3, [pc, #76]	; (8004f90 <FLASH_Erase_Sector+0x8c>)
 8004f44:	691b      	ldr	r3, [r3, #16]
 8004f46:	4a12      	ldr	r2, [pc, #72]	; (8004f90 <FLASH_Erase_Sector+0x8c>)
 8004f48:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004f4c:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 8004f4e:	4b10      	ldr	r3, [pc, #64]	; (8004f90 <FLASH_Erase_Sector+0x8c>)
 8004f50:	691a      	ldr	r2, [r3, #16]
 8004f52:	490f      	ldr	r1, [pc, #60]	; (8004f90 <FLASH_Erase_Sector+0x8c>)
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	4313      	orrs	r3, r2
 8004f58:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 8004f5a:	4b0d      	ldr	r3, [pc, #52]	; (8004f90 <FLASH_Erase_Sector+0x8c>)
 8004f5c:	691b      	ldr	r3, [r3, #16]
 8004f5e:	4a0c      	ldr	r2, [pc, #48]	; (8004f90 <FLASH_Erase_Sector+0x8c>)
 8004f60:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8004f64:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 8004f66:	4b0a      	ldr	r3, [pc, #40]	; (8004f90 <FLASH_Erase_Sector+0x8c>)
 8004f68:	691a      	ldr	r2, [r3, #16]
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	00db      	lsls	r3, r3, #3
 8004f6e:	4313      	orrs	r3, r2
 8004f70:	4a07      	ldr	r2, [pc, #28]	; (8004f90 <FLASH_Erase_Sector+0x8c>)
 8004f72:	f043 0302 	orr.w	r3, r3, #2
 8004f76:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 8004f78:	4b05      	ldr	r3, [pc, #20]	; (8004f90 <FLASH_Erase_Sector+0x8c>)
 8004f7a:	691b      	ldr	r3, [r3, #16]
 8004f7c:	4a04      	ldr	r2, [pc, #16]	; (8004f90 <FLASH_Erase_Sector+0x8c>)
 8004f7e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004f82:	6113      	str	r3, [r2, #16]
}
 8004f84:	bf00      	nop
 8004f86:	3714      	adds	r7, #20
 8004f88:	46bd      	mov	sp, r7
 8004f8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f8e:	4770      	bx	lr
 8004f90:	40023c00 	.word	0x40023c00

08004f94 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8004f94:	b480      	push	{r7}
 8004f96:	af00      	add	r7, sp, #0
  /* Flush instruction cache  */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_ICEN)!= RESET)
 8004f98:	4b20      	ldr	r3, [pc, #128]	; (800501c <FLASH_FlushCaches+0x88>)
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004fa0:	2b00      	cmp	r3, #0
 8004fa2:	d017      	beq.n	8004fd4 <FLASH_FlushCaches+0x40>
  {
    /* Disable instruction cache  */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8004fa4:	4b1d      	ldr	r3, [pc, #116]	; (800501c <FLASH_FlushCaches+0x88>)
 8004fa6:	681b      	ldr	r3, [r3, #0]
 8004fa8:	4a1c      	ldr	r2, [pc, #112]	; (800501c <FLASH_FlushCaches+0x88>)
 8004faa:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004fae:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8004fb0:	4b1a      	ldr	r3, [pc, #104]	; (800501c <FLASH_FlushCaches+0x88>)
 8004fb2:	681b      	ldr	r3, [r3, #0]
 8004fb4:	4a19      	ldr	r2, [pc, #100]	; (800501c <FLASH_FlushCaches+0x88>)
 8004fb6:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8004fba:	6013      	str	r3, [r2, #0]
 8004fbc:	4b17      	ldr	r3, [pc, #92]	; (800501c <FLASH_FlushCaches+0x88>)
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	4a16      	ldr	r2, [pc, #88]	; (800501c <FLASH_FlushCaches+0x88>)
 8004fc2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004fc6:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8004fc8:	4b14      	ldr	r3, [pc, #80]	; (800501c <FLASH_FlushCaches+0x88>)
 8004fca:	681b      	ldr	r3, [r3, #0]
 8004fcc:	4a13      	ldr	r2, [pc, #76]	; (800501c <FLASH_FlushCaches+0x88>)
 8004fce:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8004fd2:	6013      	str	r3, [r2, #0]
  }
  
  /* Flush data cache */
  if(READ_BIT(FLASH->ACR, FLASH_ACR_DCEN) != RESET)
 8004fd4:	4b11      	ldr	r3, [pc, #68]	; (800501c <FLASH_FlushCaches+0x88>)
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004fdc:	2b00      	cmp	r3, #0
 8004fde:	d017      	beq.n	8005010 <FLASH_FlushCaches+0x7c>
  {
    /* Disable data cache  */
    __HAL_FLASH_DATA_CACHE_DISABLE();
 8004fe0:	4b0e      	ldr	r3, [pc, #56]	; (800501c <FLASH_FlushCaches+0x88>)
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	4a0d      	ldr	r2, [pc, #52]	; (800501c <FLASH_FlushCaches+0x88>)
 8004fe6:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004fea:	6013      	str	r3, [r2, #0]
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8004fec:	4b0b      	ldr	r3, [pc, #44]	; (800501c <FLASH_FlushCaches+0x88>)
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	4a0a      	ldr	r2, [pc, #40]	; (800501c <FLASH_FlushCaches+0x88>)
 8004ff2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8004ff6:	6013      	str	r3, [r2, #0]
 8004ff8:	4b08      	ldr	r3, [pc, #32]	; (800501c <FLASH_FlushCaches+0x88>)
 8004ffa:	681b      	ldr	r3, [r3, #0]
 8004ffc:	4a07      	ldr	r2, [pc, #28]	; (800501c <FLASH_FlushCaches+0x88>)
 8004ffe:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005002:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8005004:	4b05      	ldr	r3, [pc, #20]	; (800501c <FLASH_FlushCaches+0x88>)
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	4a04      	ldr	r2, [pc, #16]	; (800501c <FLASH_FlushCaches+0x88>)
 800500a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800500e:	6013      	str	r3, [r2, #0]
  }
}
 8005010:	bf00      	nop
 8005012:	46bd      	mov	sp, r7
 8005014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005018:	4770      	bx	lr
 800501a:	bf00      	nop
 800501c:	40023c00 	.word	0x40023c00

08005020 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8005020:	b480      	push	{r7}
 8005022:	b089      	sub	sp, #36	; 0x24
 8005024:	af00      	add	r7, sp, #0
 8005026:	6078      	str	r0, [r7, #4]
 8005028:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800502a:	2300      	movs	r3, #0
 800502c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800502e:	2300      	movs	r3, #0
 8005030:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8005032:	2300      	movs	r3, #0
 8005034:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8005036:	2300      	movs	r3, #0
 8005038:	61fb      	str	r3, [r7, #28]
 800503a:	e159      	b.n	80052f0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800503c:	2201      	movs	r2, #1
 800503e:	69fb      	ldr	r3, [r7, #28]
 8005040:	fa02 f303 	lsl.w	r3, r2, r3
 8005044:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8005046:	683b      	ldr	r3, [r7, #0]
 8005048:	681b      	ldr	r3, [r3, #0]
 800504a:	697a      	ldr	r2, [r7, #20]
 800504c:	4013      	ands	r3, r2
 800504e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8005050:	693a      	ldr	r2, [r7, #16]
 8005052:	697b      	ldr	r3, [r7, #20]
 8005054:	429a      	cmp	r2, r3
 8005056:	f040 8148 	bne.w	80052ea <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800505a:	683b      	ldr	r3, [r7, #0]
 800505c:	685b      	ldr	r3, [r3, #4]
 800505e:	2b01      	cmp	r3, #1
 8005060:	d00b      	beq.n	800507a <HAL_GPIO_Init+0x5a>
 8005062:	683b      	ldr	r3, [r7, #0]
 8005064:	685b      	ldr	r3, [r3, #4]
 8005066:	2b02      	cmp	r3, #2
 8005068:	d007      	beq.n	800507a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800506a:	683b      	ldr	r3, [r7, #0]
 800506c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800506e:	2b11      	cmp	r3, #17
 8005070:	d003      	beq.n	800507a <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8005072:	683b      	ldr	r3, [r7, #0]
 8005074:	685b      	ldr	r3, [r3, #4]
 8005076:	2b12      	cmp	r3, #18
 8005078:	d130      	bne.n	80050dc <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	689b      	ldr	r3, [r3, #8]
 800507e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8005080:	69fb      	ldr	r3, [r7, #28]
 8005082:	005b      	lsls	r3, r3, #1
 8005084:	2203      	movs	r2, #3
 8005086:	fa02 f303 	lsl.w	r3, r2, r3
 800508a:	43db      	mvns	r3, r3
 800508c:	69ba      	ldr	r2, [r7, #24]
 800508e:	4013      	ands	r3, r2
 8005090:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8005092:	683b      	ldr	r3, [r7, #0]
 8005094:	68da      	ldr	r2, [r3, #12]
 8005096:	69fb      	ldr	r3, [r7, #28]
 8005098:	005b      	lsls	r3, r3, #1
 800509a:	fa02 f303 	lsl.w	r3, r2, r3
 800509e:	69ba      	ldr	r2, [r7, #24]
 80050a0:	4313      	orrs	r3, r2
 80050a2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	69ba      	ldr	r2, [r7, #24]
 80050a8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	685b      	ldr	r3, [r3, #4]
 80050ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80050b0:	2201      	movs	r2, #1
 80050b2:	69fb      	ldr	r3, [r7, #28]
 80050b4:	fa02 f303 	lsl.w	r3, r2, r3
 80050b8:	43db      	mvns	r3, r3
 80050ba:	69ba      	ldr	r2, [r7, #24]
 80050bc:	4013      	ands	r3, r2
 80050be:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80050c0:	683b      	ldr	r3, [r7, #0]
 80050c2:	685b      	ldr	r3, [r3, #4]
 80050c4:	091b      	lsrs	r3, r3, #4
 80050c6:	f003 0201 	and.w	r2, r3, #1
 80050ca:	69fb      	ldr	r3, [r7, #28]
 80050cc:	fa02 f303 	lsl.w	r3, r2, r3
 80050d0:	69ba      	ldr	r2, [r7, #24]
 80050d2:	4313      	orrs	r3, r2
 80050d4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80050d6:	687b      	ldr	r3, [r7, #4]
 80050d8:	69ba      	ldr	r2, [r7, #24]
 80050da:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	68db      	ldr	r3, [r3, #12]
 80050e0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80050e2:	69fb      	ldr	r3, [r7, #28]
 80050e4:	005b      	lsls	r3, r3, #1
 80050e6:	2203      	movs	r2, #3
 80050e8:	fa02 f303 	lsl.w	r3, r2, r3
 80050ec:	43db      	mvns	r3, r3
 80050ee:	69ba      	ldr	r2, [r7, #24]
 80050f0:	4013      	ands	r3, r2
 80050f2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80050f4:	683b      	ldr	r3, [r7, #0]
 80050f6:	689a      	ldr	r2, [r3, #8]
 80050f8:	69fb      	ldr	r3, [r7, #28]
 80050fa:	005b      	lsls	r3, r3, #1
 80050fc:	fa02 f303 	lsl.w	r3, r2, r3
 8005100:	69ba      	ldr	r2, [r7, #24]
 8005102:	4313      	orrs	r3, r2
 8005104:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8005106:	687b      	ldr	r3, [r7, #4]
 8005108:	69ba      	ldr	r2, [r7, #24]
 800510a:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800510c:	683b      	ldr	r3, [r7, #0]
 800510e:	685b      	ldr	r3, [r3, #4]
 8005110:	2b02      	cmp	r3, #2
 8005112:	d003      	beq.n	800511c <HAL_GPIO_Init+0xfc>
 8005114:	683b      	ldr	r3, [r7, #0]
 8005116:	685b      	ldr	r3, [r3, #4]
 8005118:	2b12      	cmp	r3, #18
 800511a:	d123      	bne.n	8005164 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800511c:	69fb      	ldr	r3, [r7, #28]
 800511e:	08da      	lsrs	r2, r3, #3
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	3208      	adds	r2, #8
 8005124:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005128:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800512a:	69fb      	ldr	r3, [r7, #28]
 800512c:	f003 0307 	and.w	r3, r3, #7
 8005130:	009b      	lsls	r3, r3, #2
 8005132:	220f      	movs	r2, #15
 8005134:	fa02 f303 	lsl.w	r3, r2, r3
 8005138:	43db      	mvns	r3, r3
 800513a:	69ba      	ldr	r2, [r7, #24]
 800513c:	4013      	ands	r3, r2
 800513e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8005140:	683b      	ldr	r3, [r7, #0]
 8005142:	691a      	ldr	r2, [r3, #16]
 8005144:	69fb      	ldr	r3, [r7, #28]
 8005146:	f003 0307 	and.w	r3, r3, #7
 800514a:	009b      	lsls	r3, r3, #2
 800514c:	fa02 f303 	lsl.w	r3, r2, r3
 8005150:	69ba      	ldr	r2, [r7, #24]
 8005152:	4313      	orrs	r3, r2
 8005154:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8005156:	69fb      	ldr	r3, [r7, #28]
 8005158:	08da      	lsrs	r2, r3, #3
 800515a:	687b      	ldr	r3, [r7, #4]
 800515c:	3208      	adds	r2, #8
 800515e:	69b9      	ldr	r1, [r7, #24]
 8005160:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8005164:	687b      	ldr	r3, [r7, #4]
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800516a:	69fb      	ldr	r3, [r7, #28]
 800516c:	005b      	lsls	r3, r3, #1
 800516e:	2203      	movs	r2, #3
 8005170:	fa02 f303 	lsl.w	r3, r2, r3
 8005174:	43db      	mvns	r3, r3
 8005176:	69ba      	ldr	r2, [r7, #24]
 8005178:	4013      	ands	r3, r2
 800517a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800517c:	683b      	ldr	r3, [r7, #0]
 800517e:	685b      	ldr	r3, [r3, #4]
 8005180:	f003 0203 	and.w	r2, r3, #3
 8005184:	69fb      	ldr	r3, [r7, #28]
 8005186:	005b      	lsls	r3, r3, #1
 8005188:	fa02 f303 	lsl.w	r3, r2, r3
 800518c:	69ba      	ldr	r2, [r7, #24]
 800518e:	4313      	orrs	r3, r2
 8005190:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	69ba      	ldr	r2, [r7, #24]
 8005196:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8005198:	683b      	ldr	r3, [r7, #0]
 800519a:	685b      	ldr	r3, [r3, #4]
 800519c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80051a0:	2b00      	cmp	r3, #0
 80051a2:	f000 80a2 	beq.w	80052ea <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80051a6:	2300      	movs	r3, #0
 80051a8:	60fb      	str	r3, [r7, #12]
 80051aa:	4b57      	ldr	r3, [pc, #348]	; (8005308 <HAL_GPIO_Init+0x2e8>)
 80051ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051ae:	4a56      	ldr	r2, [pc, #344]	; (8005308 <HAL_GPIO_Init+0x2e8>)
 80051b0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80051b4:	6453      	str	r3, [r2, #68]	; 0x44
 80051b6:	4b54      	ldr	r3, [pc, #336]	; (8005308 <HAL_GPIO_Init+0x2e8>)
 80051b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80051ba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80051be:	60fb      	str	r3, [r7, #12]
 80051c0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80051c2:	4a52      	ldr	r2, [pc, #328]	; (800530c <HAL_GPIO_Init+0x2ec>)
 80051c4:	69fb      	ldr	r3, [r7, #28]
 80051c6:	089b      	lsrs	r3, r3, #2
 80051c8:	3302      	adds	r3, #2
 80051ca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80051ce:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80051d0:	69fb      	ldr	r3, [r7, #28]
 80051d2:	f003 0303 	and.w	r3, r3, #3
 80051d6:	009b      	lsls	r3, r3, #2
 80051d8:	220f      	movs	r2, #15
 80051da:	fa02 f303 	lsl.w	r3, r2, r3
 80051de:	43db      	mvns	r3, r3
 80051e0:	69ba      	ldr	r2, [r7, #24]
 80051e2:	4013      	ands	r3, r2
 80051e4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	4a49      	ldr	r2, [pc, #292]	; (8005310 <HAL_GPIO_Init+0x2f0>)
 80051ea:	4293      	cmp	r3, r2
 80051ec:	d019      	beq.n	8005222 <HAL_GPIO_Init+0x202>
 80051ee:	687b      	ldr	r3, [r7, #4]
 80051f0:	4a48      	ldr	r2, [pc, #288]	; (8005314 <HAL_GPIO_Init+0x2f4>)
 80051f2:	4293      	cmp	r3, r2
 80051f4:	d013      	beq.n	800521e <HAL_GPIO_Init+0x1fe>
 80051f6:	687b      	ldr	r3, [r7, #4]
 80051f8:	4a47      	ldr	r2, [pc, #284]	; (8005318 <HAL_GPIO_Init+0x2f8>)
 80051fa:	4293      	cmp	r3, r2
 80051fc:	d00d      	beq.n	800521a <HAL_GPIO_Init+0x1fa>
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	4a46      	ldr	r2, [pc, #280]	; (800531c <HAL_GPIO_Init+0x2fc>)
 8005202:	4293      	cmp	r3, r2
 8005204:	d007      	beq.n	8005216 <HAL_GPIO_Init+0x1f6>
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	4a45      	ldr	r2, [pc, #276]	; (8005320 <HAL_GPIO_Init+0x300>)
 800520a:	4293      	cmp	r3, r2
 800520c:	d101      	bne.n	8005212 <HAL_GPIO_Init+0x1f2>
 800520e:	2304      	movs	r3, #4
 8005210:	e008      	b.n	8005224 <HAL_GPIO_Init+0x204>
 8005212:	2307      	movs	r3, #7
 8005214:	e006      	b.n	8005224 <HAL_GPIO_Init+0x204>
 8005216:	2303      	movs	r3, #3
 8005218:	e004      	b.n	8005224 <HAL_GPIO_Init+0x204>
 800521a:	2302      	movs	r3, #2
 800521c:	e002      	b.n	8005224 <HAL_GPIO_Init+0x204>
 800521e:	2301      	movs	r3, #1
 8005220:	e000      	b.n	8005224 <HAL_GPIO_Init+0x204>
 8005222:	2300      	movs	r3, #0
 8005224:	69fa      	ldr	r2, [r7, #28]
 8005226:	f002 0203 	and.w	r2, r2, #3
 800522a:	0092      	lsls	r2, r2, #2
 800522c:	4093      	lsls	r3, r2
 800522e:	69ba      	ldr	r2, [r7, #24]
 8005230:	4313      	orrs	r3, r2
 8005232:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8005234:	4935      	ldr	r1, [pc, #212]	; (800530c <HAL_GPIO_Init+0x2ec>)
 8005236:	69fb      	ldr	r3, [r7, #28]
 8005238:	089b      	lsrs	r3, r3, #2
 800523a:	3302      	adds	r3, #2
 800523c:	69ba      	ldr	r2, [r7, #24]
 800523e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8005242:	4b38      	ldr	r3, [pc, #224]	; (8005324 <HAL_GPIO_Init+0x304>)
 8005244:	681b      	ldr	r3, [r3, #0]
 8005246:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005248:	693b      	ldr	r3, [r7, #16]
 800524a:	43db      	mvns	r3, r3
 800524c:	69ba      	ldr	r2, [r7, #24]
 800524e:	4013      	ands	r3, r2
 8005250:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8005252:	683b      	ldr	r3, [r7, #0]
 8005254:	685b      	ldr	r3, [r3, #4]
 8005256:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800525a:	2b00      	cmp	r3, #0
 800525c:	d003      	beq.n	8005266 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800525e:	69ba      	ldr	r2, [r7, #24]
 8005260:	693b      	ldr	r3, [r7, #16]
 8005262:	4313      	orrs	r3, r2
 8005264:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8005266:	4a2f      	ldr	r2, [pc, #188]	; (8005324 <HAL_GPIO_Init+0x304>)
 8005268:	69bb      	ldr	r3, [r7, #24]
 800526a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800526c:	4b2d      	ldr	r3, [pc, #180]	; (8005324 <HAL_GPIO_Init+0x304>)
 800526e:	685b      	ldr	r3, [r3, #4]
 8005270:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8005272:	693b      	ldr	r3, [r7, #16]
 8005274:	43db      	mvns	r3, r3
 8005276:	69ba      	ldr	r2, [r7, #24]
 8005278:	4013      	ands	r3, r2
 800527a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800527c:	683b      	ldr	r3, [r7, #0]
 800527e:	685b      	ldr	r3, [r3, #4]
 8005280:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005284:	2b00      	cmp	r3, #0
 8005286:	d003      	beq.n	8005290 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8005288:	69ba      	ldr	r2, [r7, #24]
 800528a:	693b      	ldr	r3, [r7, #16]
 800528c:	4313      	orrs	r3, r2
 800528e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8005290:	4a24      	ldr	r2, [pc, #144]	; (8005324 <HAL_GPIO_Init+0x304>)
 8005292:	69bb      	ldr	r3, [r7, #24]
 8005294:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8005296:	4b23      	ldr	r3, [pc, #140]	; (8005324 <HAL_GPIO_Init+0x304>)
 8005298:	689b      	ldr	r3, [r3, #8]
 800529a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800529c:	693b      	ldr	r3, [r7, #16]
 800529e:	43db      	mvns	r3, r3
 80052a0:	69ba      	ldr	r2, [r7, #24]
 80052a2:	4013      	ands	r3, r2
 80052a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80052a6:	683b      	ldr	r3, [r7, #0]
 80052a8:	685b      	ldr	r3, [r3, #4]
 80052aa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80052ae:	2b00      	cmp	r3, #0
 80052b0:	d003      	beq.n	80052ba <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 80052b2:	69ba      	ldr	r2, [r7, #24]
 80052b4:	693b      	ldr	r3, [r7, #16]
 80052b6:	4313      	orrs	r3, r2
 80052b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80052ba:	4a1a      	ldr	r2, [pc, #104]	; (8005324 <HAL_GPIO_Init+0x304>)
 80052bc:	69bb      	ldr	r3, [r7, #24]
 80052be:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80052c0:	4b18      	ldr	r3, [pc, #96]	; (8005324 <HAL_GPIO_Init+0x304>)
 80052c2:	68db      	ldr	r3, [r3, #12]
 80052c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80052c6:	693b      	ldr	r3, [r7, #16]
 80052c8:	43db      	mvns	r3, r3
 80052ca:	69ba      	ldr	r2, [r7, #24]
 80052cc:	4013      	ands	r3, r2
 80052ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80052d0:	683b      	ldr	r3, [r7, #0]
 80052d2:	685b      	ldr	r3, [r3, #4]
 80052d4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80052d8:	2b00      	cmp	r3, #0
 80052da:	d003      	beq.n	80052e4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80052dc:	69ba      	ldr	r2, [r7, #24]
 80052de:	693b      	ldr	r3, [r7, #16]
 80052e0:	4313      	orrs	r3, r2
 80052e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80052e4:	4a0f      	ldr	r2, [pc, #60]	; (8005324 <HAL_GPIO_Init+0x304>)
 80052e6:	69bb      	ldr	r3, [r7, #24]
 80052e8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80052ea:	69fb      	ldr	r3, [r7, #28]
 80052ec:	3301      	adds	r3, #1
 80052ee:	61fb      	str	r3, [r7, #28]
 80052f0:	69fb      	ldr	r3, [r7, #28]
 80052f2:	2b0f      	cmp	r3, #15
 80052f4:	f67f aea2 	bls.w	800503c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80052f8:	bf00      	nop
 80052fa:	bf00      	nop
 80052fc:	3724      	adds	r7, #36	; 0x24
 80052fe:	46bd      	mov	sp, r7
 8005300:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005304:	4770      	bx	lr
 8005306:	bf00      	nop
 8005308:	40023800 	.word	0x40023800
 800530c:	40013800 	.word	0x40013800
 8005310:	40020000 	.word	0x40020000
 8005314:	40020400 	.word	0x40020400
 8005318:	40020800 	.word	0x40020800
 800531c:	40020c00 	.word	0x40020c00
 8005320:	40021000 	.word	0x40021000
 8005324:	40013c00 	.word	0x40013c00

08005328 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *          This parameter can be one of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8005328:	b480      	push	{r7}
 800532a:	b087      	sub	sp, #28
 800532c:	af00      	add	r7, sp, #0
 800532e:	6078      	str	r0, [r7, #4]
 8005330:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8005332:	2300      	movs	r3, #0
 8005334:	613b      	str	r3, [r7, #16]
  uint32_t iocurrent = 0x00U;
 8005336:	2300      	movs	r3, #0
 8005338:	60fb      	str	r3, [r7, #12]
  uint32_t tmp = 0x00U;
 800533a:	2300      	movs	r3, #0
 800533c:	60bb      	str	r3, [r7, #8]

  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  
  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800533e:	2300      	movs	r3, #0
 8005340:	617b      	str	r3, [r7, #20]
 8005342:	e0bb      	b.n	80054bc <HAL_GPIO_DeInit+0x194>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8005344:	2201      	movs	r2, #1
 8005346:	697b      	ldr	r3, [r7, #20]
 8005348:	fa02 f303 	lsl.w	r3, r2, r3
 800534c:	613b      	str	r3, [r7, #16]
    /* Get the current IO position */
    iocurrent = (GPIO_Pin) & ioposition;
 800534e:	683a      	ldr	r2, [r7, #0]
 8005350:	693b      	ldr	r3, [r7, #16]
 8005352:	4013      	ands	r3, r2
 8005354:	60fb      	str	r3, [r7, #12]

    if(iocurrent == ioposition)
 8005356:	68fa      	ldr	r2, [r7, #12]
 8005358:	693b      	ldr	r3, [r7, #16]
 800535a:	429a      	cmp	r2, r3
 800535c:	f040 80ab 	bne.w	80054b6 <HAL_GPIO_DeInit+0x18e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      tmp = SYSCFG->EXTICR[position >> 2U];
 8005360:	4a5c      	ldr	r2, [pc, #368]	; (80054d4 <HAL_GPIO_DeInit+0x1ac>)
 8005362:	697b      	ldr	r3, [r7, #20]
 8005364:	089b      	lsrs	r3, r3, #2
 8005366:	3302      	adds	r3, #2
 8005368:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800536c:	60bb      	str	r3, [r7, #8]
      tmp &= (0x0FU << (4U * (position & 0x03U)));
 800536e:	697b      	ldr	r3, [r7, #20]
 8005370:	f003 0303 	and.w	r3, r3, #3
 8005374:	009b      	lsls	r3, r3, #2
 8005376:	220f      	movs	r2, #15
 8005378:	fa02 f303 	lsl.w	r3, r2, r3
 800537c:	68ba      	ldr	r2, [r7, #8]
 800537e:	4013      	ands	r3, r2
 8005380:	60bb      	str	r3, [r7, #8]
      if(tmp == ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U))))
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	4a54      	ldr	r2, [pc, #336]	; (80054d8 <HAL_GPIO_DeInit+0x1b0>)
 8005386:	4293      	cmp	r3, r2
 8005388:	d019      	beq.n	80053be <HAL_GPIO_DeInit+0x96>
 800538a:	687b      	ldr	r3, [r7, #4]
 800538c:	4a53      	ldr	r2, [pc, #332]	; (80054dc <HAL_GPIO_DeInit+0x1b4>)
 800538e:	4293      	cmp	r3, r2
 8005390:	d013      	beq.n	80053ba <HAL_GPIO_DeInit+0x92>
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	4a52      	ldr	r2, [pc, #328]	; (80054e0 <HAL_GPIO_DeInit+0x1b8>)
 8005396:	4293      	cmp	r3, r2
 8005398:	d00d      	beq.n	80053b6 <HAL_GPIO_DeInit+0x8e>
 800539a:	687b      	ldr	r3, [r7, #4]
 800539c:	4a51      	ldr	r2, [pc, #324]	; (80054e4 <HAL_GPIO_DeInit+0x1bc>)
 800539e:	4293      	cmp	r3, r2
 80053a0:	d007      	beq.n	80053b2 <HAL_GPIO_DeInit+0x8a>
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	4a50      	ldr	r2, [pc, #320]	; (80054e8 <HAL_GPIO_DeInit+0x1c0>)
 80053a6:	4293      	cmp	r3, r2
 80053a8:	d101      	bne.n	80053ae <HAL_GPIO_DeInit+0x86>
 80053aa:	2304      	movs	r3, #4
 80053ac:	e008      	b.n	80053c0 <HAL_GPIO_DeInit+0x98>
 80053ae:	2307      	movs	r3, #7
 80053b0:	e006      	b.n	80053c0 <HAL_GPIO_DeInit+0x98>
 80053b2:	2303      	movs	r3, #3
 80053b4:	e004      	b.n	80053c0 <HAL_GPIO_DeInit+0x98>
 80053b6:	2302      	movs	r3, #2
 80053b8:	e002      	b.n	80053c0 <HAL_GPIO_DeInit+0x98>
 80053ba:	2301      	movs	r3, #1
 80053bc:	e000      	b.n	80053c0 <HAL_GPIO_DeInit+0x98>
 80053be:	2300      	movs	r3, #0
 80053c0:	697a      	ldr	r2, [r7, #20]
 80053c2:	f002 0203 	and.w	r2, r2, #3
 80053c6:	0092      	lsls	r2, r2, #2
 80053c8:	4093      	lsls	r3, r2
 80053ca:	68ba      	ldr	r2, [r7, #8]
 80053cc:	429a      	cmp	r2, r3
 80053ce:	d132      	bne.n	8005436 <HAL_GPIO_DeInit+0x10e>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR &= ~((uint32_t)iocurrent);
 80053d0:	4b46      	ldr	r3, [pc, #280]	; (80054ec <HAL_GPIO_DeInit+0x1c4>)
 80053d2:	681a      	ldr	r2, [r3, #0]
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	43db      	mvns	r3, r3
 80053d8:	4944      	ldr	r1, [pc, #272]	; (80054ec <HAL_GPIO_DeInit+0x1c4>)
 80053da:	4013      	ands	r3, r2
 80053dc:	600b      	str	r3, [r1, #0]
        EXTI->EMR &= ~((uint32_t)iocurrent);
 80053de:	4b43      	ldr	r3, [pc, #268]	; (80054ec <HAL_GPIO_DeInit+0x1c4>)
 80053e0:	685a      	ldr	r2, [r3, #4]
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	43db      	mvns	r3, r3
 80053e6:	4941      	ldr	r1, [pc, #260]	; (80054ec <HAL_GPIO_DeInit+0x1c4>)
 80053e8:	4013      	ands	r3, r2
 80053ea:	604b      	str	r3, [r1, #4]
        
        /* Clear Rising Falling edge configuration */
        EXTI->RTSR &= ~((uint32_t)iocurrent);
 80053ec:	4b3f      	ldr	r3, [pc, #252]	; (80054ec <HAL_GPIO_DeInit+0x1c4>)
 80053ee:	689a      	ldr	r2, [r3, #8]
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	43db      	mvns	r3, r3
 80053f4:	493d      	ldr	r1, [pc, #244]	; (80054ec <HAL_GPIO_DeInit+0x1c4>)
 80053f6:	4013      	ands	r3, r2
 80053f8:	608b      	str	r3, [r1, #8]
        EXTI->FTSR &= ~((uint32_t)iocurrent);
 80053fa:	4b3c      	ldr	r3, [pc, #240]	; (80054ec <HAL_GPIO_DeInit+0x1c4>)
 80053fc:	68da      	ldr	r2, [r3, #12]
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	43db      	mvns	r3, r3
 8005402:	493a      	ldr	r1, [pc, #232]	; (80054ec <HAL_GPIO_DeInit+0x1c4>)
 8005404:	4013      	ands	r3, r2
 8005406:	60cb      	str	r3, [r1, #12]

        /* Configure the External Interrupt or event for the current IO */
        tmp = 0x0FU << (4U * (position & 0x03U));
 8005408:	697b      	ldr	r3, [r7, #20]
 800540a:	f003 0303 	and.w	r3, r3, #3
 800540e:	009b      	lsls	r3, r3, #2
 8005410:	220f      	movs	r2, #15
 8005412:	fa02 f303 	lsl.w	r3, r2, r3
 8005416:	60bb      	str	r3, [r7, #8]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8005418:	4a2e      	ldr	r2, [pc, #184]	; (80054d4 <HAL_GPIO_DeInit+0x1ac>)
 800541a:	697b      	ldr	r3, [r7, #20]
 800541c:	089b      	lsrs	r3, r3, #2
 800541e:	3302      	adds	r3, #2
 8005420:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8005424:	68bb      	ldr	r3, [r7, #8]
 8005426:	43da      	mvns	r2, r3
 8005428:	482a      	ldr	r0, [pc, #168]	; (80054d4 <HAL_GPIO_DeInit+0x1ac>)
 800542a:	697b      	ldr	r3, [r7, #20]
 800542c:	089b      	lsrs	r3, r3, #2
 800542e:	400a      	ands	r2, r1
 8005430:	3302      	adds	r3, #2
 8005432:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO Direction in Input Floating Mode */
      GPIOx->MODER &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	681a      	ldr	r2, [r3, #0]
 800543a:	697b      	ldr	r3, [r7, #20]
 800543c:	005b      	lsls	r3, r3, #1
 800543e:	2103      	movs	r1, #3
 8005440:	fa01 f303 	lsl.w	r3, r1, r3
 8005444:	43db      	mvns	r3, r3
 8005446:	401a      	ands	r2, r3
 8005448:	687b      	ldr	r3, [r7, #4]
 800544a:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800544c:	697b      	ldr	r3, [r7, #20]
 800544e:	08da      	lsrs	r2, r3, #3
 8005450:	687b      	ldr	r3, [r7, #4]
 8005452:	3208      	adds	r2, #8
 8005454:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005458:	697b      	ldr	r3, [r7, #20]
 800545a:	f003 0307 	and.w	r3, r3, #7
 800545e:	009b      	lsls	r3, r3, #2
 8005460:	220f      	movs	r2, #15
 8005462:	fa02 f303 	lsl.w	r3, r2, r3
 8005466:	43db      	mvns	r3, r3
 8005468:	697a      	ldr	r2, [r7, #20]
 800546a:	08d2      	lsrs	r2, r2, #3
 800546c:	4019      	ands	r1, r3
 800546e:	687b      	ldr	r3, [r7, #4]
 8005470:	3208      	adds	r2, #8
 8005472:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	68da      	ldr	r2, [r3, #12]
 800547a:	697b      	ldr	r3, [r7, #20]
 800547c:	005b      	lsls	r3, r3, #1
 800547e:	2103      	movs	r1, #3
 8005480:	fa01 f303 	lsl.w	r3, r1, r3
 8005484:	43db      	mvns	r3, r3
 8005486:	401a      	ands	r2, r3
 8005488:	687b      	ldr	r3, [r7, #4]
 800548a:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT_0 << position) ;
 800548c:	687b      	ldr	r3, [r7, #4]
 800548e:	685a      	ldr	r2, [r3, #4]
 8005490:	2101      	movs	r1, #1
 8005492:	697b      	ldr	r3, [r7, #20]
 8005494:	fa01 f303 	lsl.w	r3, r1, r3
 8005498:	43db      	mvns	r3, r3
 800549a:	401a      	ands	r2, r3
 800549c:	687b      	ldr	r3, [r7, #4]
 800549e:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	689a      	ldr	r2, [r3, #8]
 80054a4:	697b      	ldr	r3, [r7, #20]
 80054a6:	005b      	lsls	r3, r3, #1
 80054a8:	2103      	movs	r1, #3
 80054aa:	fa01 f303 	lsl.w	r3, r1, r3
 80054ae:	43db      	mvns	r3, r3
 80054b0:	401a      	ands	r2, r3
 80054b2:	687b      	ldr	r3, [r7, #4]
 80054b4:	609a      	str	r2, [r3, #8]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80054b6:	697b      	ldr	r3, [r7, #20]
 80054b8:	3301      	adds	r3, #1
 80054ba:	617b      	str	r3, [r7, #20]
 80054bc:	697b      	ldr	r3, [r7, #20]
 80054be:	2b0f      	cmp	r3, #15
 80054c0:	f67f af40 	bls.w	8005344 <HAL_GPIO_DeInit+0x1c>
    }
  }
}
 80054c4:	bf00      	nop
 80054c6:	bf00      	nop
 80054c8:	371c      	adds	r7, #28
 80054ca:	46bd      	mov	sp, r7
 80054cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054d0:	4770      	bx	lr
 80054d2:	bf00      	nop
 80054d4:	40013800 	.word	0x40013800
 80054d8:	40020000 	.word	0x40020000
 80054dc:	40020400 	.word	0x40020400
 80054e0:	40020800 	.word	0x40020800
 80054e4:	40020c00 	.word	0x40020c00
 80054e8:	40021000 	.word	0x40021000
 80054ec:	40013c00 	.word	0x40013c00

080054f0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80054f0:	b480      	push	{r7}
 80054f2:	b085      	sub	sp, #20
 80054f4:	af00      	add	r7, sp, #0
 80054f6:	6078      	str	r0, [r7, #4]
 80054f8:	460b      	mov	r3, r1
 80054fa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	691a      	ldr	r2, [r3, #16]
 8005500:	887b      	ldrh	r3, [r7, #2]
 8005502:	4013      	ands	r3, r2
 8005504:	2b00      	cmp	r3, #0
 8005506:	d002      	beq.n	800550e <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8005508:	2301      	movs	r3, #1
 800550a:	73fb      	strb	r3, [r7, #15]
 800550c:	e001      	b.n	8005512 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 800550e:	2300      	movs	r3, #0
 8005510:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8005512:	7bfb      	ldrb	r3, [r7, #15]
}
 8005514:	4618      	mov	r0, r3
 8005516:	3714      	adds	r7, #20
 8005518:	46bd      	mov	sp, r7
 800551a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800551e:	4770      	bx	lr

08005520 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8005520:	b480      	push	{r7}
 8005522:	b083      	sub	sp, #12
 8005524:	af00      	add	r7, sp, #0
 8005526:	6078      	str	r0, [r7, #4]
 8005528:	460b      	mov	r3, r1
 800552a:	807b      	strh	r3, [r7, #2]
 800552c:	4613      	mov	r3, r2
 800552e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8005530:	787b      	ldrb	r3, [r7, #1]
 8005532:	2b00      	cmp	r3, #0
 8005534:	d003      	beq.n	800553e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8005536:	887a      	ldrh	r2, [r7, #2]
 8005538:	687b      	ldr	r3, [r7, #4]
 800553a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 800553c:	e003      	b.n	8005546 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800553e:	887b      	ldrh	r3, [r7, #2]
 8005540:	041a      	lsls	r2, r3, #16
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	619a      	str	r2, [r3, #24]
}
 8005546:	bf00      	nop
 8005548:	370c      	adds	r7, #12
 800554a:	46bd      	mov	sp, r7
 800554c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005550:	4770      	bx	lr

08005552 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8005552:	b480      	push	{r7}
 8005554:	b083      	sub	sp, #12
 8005556:	af00      	add	r7, sp, #0
 8005558:	6078      	str	r0, [r7, #4]
 800555a:	460b      	mov	r3, r1
 800555c:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	695a      	ldr	r2, [r3, #20]
 8005562:	887b      	ldrh	r3, [r7, #2]
 8005564:	401a      	ands	r2, r3
 8005566:	887b      	ldrh	r3, [r7, #2]
 8005568:	429a      	cmp	r2, r3
 800556a:	d104      	bne.n	8005576 <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 800556c:	887b      	ldrh	r3, [r7, #2]
 800556e:	041a      	lsls	r2, r3, #16
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8005574:	e002      	b.n	800557c <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 8005576:	887a      	ldrh	r2, [r7, #2]
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	619a      	str	r2, [r3, #24]
}
 800557c:	bf00      	nop
 800557e:	370c      	adds	r7, #12
 8005580:	46bd      	mov	sp, r7
 8005582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005586:	4770      	bx	lr

08005588 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005588:	b580      	push	{r7, lr}
 800558a:	b086      	sub	sp, #24
 800558c:	af00      	add	r7, sp, #0
 800558e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	2b00      	cmp	r3, #0
 8005594:	d101      	bne.n	800559a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8005596:	2301      	movs	r3, #1
 8005598:	e25e      	b.n	8005a58 <HAL_RCC_OscConfig+0x4d0>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800559a:	687b      	ldr	r3, [r7, #4]
 800559c:	681b      	ldr	r3, [r3, #0]
 800559e:	f003 0301 	and.w	r3, r3, #1
 80055a2:	2b00      	cmp	r3, #0
 80055a4:	d075      	beq.n	8005692 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80055a6:	4b88      	ldr	r3, [pc, #544]	; (80057c8 <HAL_RCC_OscConfig+0x240>)
 80055a8:	689b      	ldr	r3, [r3, #8]
 80055aa:	f003 030c 	and.w	r3, r3, #12
 80055ae:	2b04      	cmp	r3, #4
 80055b0:	d00c      	beq.n	80055cc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80055b2:	4b85      	ldr	r3, [pc, #532]	; (80057c8 <HAL_RCC_OscConfig+0x240>)
 80055b4:	689b      	ldr	r3, [r3, #8]
 80055b6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80055ba:	2b08      	cmp	r3, #8
 80055bc:	d112      	bne.n	80055e4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80055be:	4b82      	ldr	r3, [pc, #520]	; (80057c8 <HAL_RCC_OscConfig+0x240>)
 80055c0:	685b      	ldr	r3, [r3, #4]
 80055c2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80055c6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80055ca:	d10b      	bne.n	80055e4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80055cc:	4b7e      	ldr	r3, [pc, #504]	; (80057c8 <HAL_RCC_OscConfig+0x240>)
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d05b      	beq.n	8005690 <HAL_RCC_OscConfig+0x108>
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	685b      	ldr	r3, [r3, #4]
 80055dc:	2b00      	cmp	r3, #0
 80055de:	d157      	bne.n	8005690 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80055e0:	2301      	movs	r3, #1
 80055e2:	e239      	b.n	8005a58 <HAL_RCC_OscConfig+0x4d0>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80055e4:	687b      	ldr	r3, [r7, #4]
 80055e6:	685b      	ldr	r3, [r3, #4]
 80055e8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80055ec:	d106      	bne.n	80055fc <HAL_RCC_OscConfig+0x74>
 80055ee:	4b76      	ldr	r3, [pc, #472]	; (80057c8 <HAL_RCC_OscConfig+0x240>)
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	4a75      	ldr	r2, [pc, #468]	; (80057c8 <HAL_RCC_OscConfig+0x240>)
 80055f4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80055f8:	6013      	str	r3, [r2, #0]
 80055fa:	e01d      	b.n	8005638 <HAL_RCC_OscConfig+0xb0>
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	685b      	ldr	r3, [r3, #4]
 8005600:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8005604:	d10c      	bne.n	8005620 <HAL_RCC_OscConfig+0x98>
 8005606:	4b70      	ldr	r3, [pc, #448]	; (80057c8 <HAL_RCC_OscConfig+0x240>)
 8005608:	681b      	ldr	r3, [r3, #0]
 800560a:	4a6f      	ldr	r2, [pc, #444]	; (80057c8 <HAL_RCC_OscConfig+0x240>)
 800560c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8005610:	6013      	str	r3, [r2, #0]
 8005612:	4b6d      	ldr	r3, [pc, #436]	; (80057c8 <HAL_RCC_OscConfig+0x240>)
 8005614:	681b      	ldr	r3, [r3, #0]
 8005616:	4a6c      	ldr	r2, [pc, #432]	; (80057c8 <HAL_RCC_OscConfig+0x240>)
 8005618:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800561c:	6013      	str	r3, [r2, #0]
 800561e:	e00b      	b.n	8005638 <HAL_RCC_OscConfig+0xb0>
 8005620:	4b69      	ldr	r3, [pc, #420]	; (80057c8 <HAL_RCC_OscConfig+0x240>)
 8005622:	681b      	ldr	r3, [r3, #0]
 8005624:	4a68      	ldr	r2, [pc, #416]	; (80057c8 <HAL_RCC_OscConfig+0x240>)
 8005626:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800562a:	6013      	str	r3, [r2, #0]
 800562c:	4b66      	ldr	r3, [pc, #408]	; (80057c8 <HAL_RCC_OscConfig+0x240>)
 800562e:	681b      	ldr	r3, [r3, #0]
 8005630:	4a65      	ldr	r2, [pc, #404]	; (80057c8 <HAL_RCC_OscConfig+0x240>)
 8005632:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8005636:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005638:	687b      	ldr	r3, [r7, #4]
 800563a:	685b      	ldr	r3, [r3, #4]
 800563c:	2b00      	cmp	r3, #0
 800563e:	d013      	beq.n	8005668 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005640:	f7fe fca2 	bl	8003f88 <HAL_GetTick>
 8005644:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005646:	e008      	b.n	800565a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005648:	f7fe fc9e 	bl	8003f88 <HAL_GetTick>
 800564c:	4602      	mov	r2, r0
 800564e:	693b      	ldr	r3, [r7, #16]
 8005650:	1ad3      	subs	r3, r2, r3
 8005652:	2b64      	cmp	r3, #100	; 0x64
 8005654:	d901      	bls.n	800565a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005656:	2303      	movs	r3, #3
 8005658:	e1fe      	b.n	8005a58 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800565a:	4b5b      	ldr	r3, [pc, #364]	; (80057c8 <HAL_RCC_OscConfig+0x240>)
 800565c:	681b      	ldr	r3, [r3, #0]
 800565e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005662:	2b00      	cmp	r3, #0
 8005664:	d0f0      	beq.n	8005648 <HAL_RCC_OscConfig+0xc0>
 8005666:	e014      	b.n	8005692 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005668:	f7fe fc8e 	bl	8003f88 <HAL_GetTick>
 800566c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800566e:	e008      	b.n	8005682 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005670:	f7fe fc8a 	bl	8003f88 <HAL_GetTick>
 8005674:	4602      	mov	r2, r0
 8005676:	693b      	ldr	r3, [r7, #16]
 8005678:	1ad3      	subs	r3, r2, r3
 800567a:	2b64      	cmp	r3, #100	; 0x64
 800567c:	d901      	bls.n	8005682 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800567e:	2303      	movs	r3, #3
 8005680:	e1ea      	b.n	8005a58 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005682:	4b51      	ldr	r3, [pc, #324]	; (80057c8 <HAL_RCC_OscConfig+0x240>)
 8005684:	681b      	ldr	r3, [r3, #0]
 8005686:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800568a:	2b00      	cmp	r3, #0
 800568c:	d1f0      	bne.n	8005670 <HAL_RCC_OscConfig+0xe8>
 800568e:	e000      	b.n	8005692 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005690:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005692:	687b      	ldr	r3, [r7, #4]
 8005694:	681b      	ldr	r3, [r3, #0]
 8005696:	f003 0302 	and.w	r3, r3, #2
 800569a:	2b00      	cmp	r3, #0
 800569c:	d063      	beq.n	8005766 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800569e:	4b4a      	ldr	r3, [pc, #296]	; (80057c8 <HAL_RCC_OscConfig+0x240>)
 80056a0:	689b      	ldr	r3, [r3, #8]
 80056a2:	f003 030c 	and.w	r3, r3, #12
 80056a6:	2b00      	cmp	r3, #0
 80056a8:	d00b      	beq.n	80056c2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80056aa:	4b47      	ldr	r3, [pc, #284]	; (80057c8 <HAL_RCC_OscConfig+0x240>)
 80056ac:	689b      	ldr	r3, [r3, #8]
 80056ae:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80056b2:	2b08      	cmp	r3, #8
 80056b4:	d11c      	bne.n	80056f0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80056b6:	4b44      	ldr	r3, [pc, #272]	; (80057c8 <HAL_RCC_OscConfig+0x240>)
 80056b8:	685b      	ldr	r3, [r3, #4]
 80056ba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d116      	bne.n	80056f0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80056c2:	4b41      	ldr	r3, [pc, #260]	; (80057c8 <HAL_RCC_OscConfig+0x240>)
 80056c4:	681b      	ldr	r3, [r3, #0]
 80056c6:	f003 0302 	and.w	r3, r3, #2
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	d005      	beq.n	80056da <HAL_RCC_OscConfig+0x152>
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	68db      	ldr	r3, [r3, #12]
 80056d2:	2b01      	cmp	r3, #1
 80056d4:	d001      	beq.n	80056da <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80056d6:	2301      	movs	r3, #1
 80056d8:	e1be      	b.n	8005a58 <HAL_RCC_OscConfig+0x4d0>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80056da:	4b3b      	ldr	r3, [pc, #236]	; (80057c8 <HAL_RCC_OscConfig+0x240>)
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	691b      	ldr	r3, [r3, #16]
 80056e6:	00db      	lsls	r3, r3, #3
 80056e8:	4937      	ldr	r1, [pc, #220]	; (80057c8 <HAL_RCC_OscConfig+0x240>)
 80056ea:	4313      	orrs	r3, r2
 80056ec:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80056ee:	e03a      	b.n	8005766 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	68db      	ldr	r3, [r3, #12]
 80056f4:	2b00      	cmp	r3, #0
 80056f6:	d020      	beq.n	800573a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80056f8:	4b34      	ldr	r3, [pc, #208]	; (80057cc <HAL_RCC_OscConfig+0x244>)
 80056fa:	2201      	movs	r2, #1
 80056fc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056fe:	f7fe fc43 	bl	8003f88 <HAL_GetTick>
 8005702:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005704:	e008      	b.n	8005718 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005706:	f7fe fc3f 	bl	8003f88 <HAL_GetTick>
 800570a:	4602      	mov	r2, r0
 800570c:	693b      	ldr	r3, [r7, #16]
 800570e:	1ad3      	subs	r3, r2, r3
 8005710:	2b02      	cmp	r3, #2
 8005712:	d901      	bls.n	8005718 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8005714:	2303      	movs	r3, #3
 8005716:	e19f      	b.n	8005a58 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005718:	4b2b      	ldr	r3, [pc, #172]	; (80057c8 <HAL_RCC_OscConfig+0x240>)
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	f003 0302 	and.w	r3, r3, #2
 8005720:	2b00      	cmp	r3, #0
 8005722:	d0f0      	beq.n	8005706 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005724:	4b28      	ldr	r3, [pc, #160]	; (80057c8 <HAL_RCC_OscConfig+0x240>)
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	691b      	ldr	r3, [r3, #16]
 8005730:	00db      	lsls	r3, r3, #3
 8005732:	4925      	ldr	r1, [pc, #148]	; (80057c8 <HAL_RCC_OscConfig+0x240>)
 8005734:	4313      	orrs	r3, r2
 8005736:	600b      	str	r3, [r1, #0]
 8005738:	e015      	b.n	8005766 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800573a:	4b24      	ldr	r3, [pc, #144]	; (80057cc <HAL_RCC_OscConfig+0x244>)
 800573c:	2200      	movs	r2, #0
 800573e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005740:	f7fe fc22 	bl	8003f88 <HAL_GetTick>
 8005744:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005746:	e008      	b.n	800575a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8005748:	f7fe fc1e 	bl	8003f88 <HAL_GetTick>
 800574c:	4602      	mov	r2, r0
 800574e:	693b      	ldr	r3, [r7, #16]
 8005750:	1ad3      	subs	r3, r2, r3
 8005752:	2b02      	cmp	r3, #2
 8005754:	d901      	bls.n	800575a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005756:	2303      	movs	r3, #3
 8005758:	e17e      	b.n	8005a58 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800575a:	4b1b      	ldr	r3, [pc, #108]	; (80057c8 <HAL_RCC_OscConfig+0x240>)
 800575c:	681b      	ldr	r3, [r3, #0]
 800575e:	f003 0302 	and.w	r3, r3, #2
 8005762:	2b00      	cmp	r3, #0
 8005764:	d1f0      	bne.n	8005748 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	f003 0308 	and.w	r3, r3, #8
 800576e:	2b00      	cmp	r3, #0
 8005770:	d036      	beq.n	80057e0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	695b      	ldr	r3, [r3, #20]
 8005776:	2b00      	cmp	r3, #0
 8005778:	d016      	beq.n	80057a8 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800577a:	4b15      	ldr	r3, [pc, #84]	; (80057d0 <HAL_RCC_OscConfig+0x248>)
 800577c:	2201      	movs	r2, #1
 800577e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005780:	f7fe fc02 	bl	8003f88 <HAL_GetTick>
 8005784:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005786:	e008      	b.n	800579a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005788:	f7fe fbfe 	bl	8003f88 <HAL_GetTick>
 800578c:	4602      	mov	r2, r0
 800578e:	693b      	ldr	r3, [r7, #16]
 8005790:	1ad3      	subs	r3, r2, r3
 8005792:	2b02      	cmp	r3, #2
 8005794:	d901      	bls.n	800579a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005796:	2303      	movs	r3, #3
 8005798:	e15e      	b.n	8005a58 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800579a:	4b0b      	ldr	r3, [pc, #44]	; (80057c8 <HAL_RCC_OscConfig+0x240>)
 800579c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800579e:	f003 0302 	and.w	r3, r3, #2
 80057a2:	2b00      	cmp	r3, #0
 80057a4:	d0f0      	beq.n	8005788 <HAL_RCC_OscConfig+0x200>
 80057a6:	e01b      	b.n	80057e0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80057a8:	4b09      	ldr	r3, [pc, #36]	; (80057d0 <HAL_RCC_OscConfig+0x248>)
 80057aa:	2200      	movs	r2, #0
 80057ac:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80057ae:	f7fe fbeb 	bl	8003f88 <HAL_GetTick>
 80057b2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80057b4:	e00e      	b.n	80057d4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80057b6:	f7fe fbe7 	bl	8003f88 <HAL_GetTick>
 80057ba:	4602      	mov	r2, r0
 80057bc:	693b      	ldr	r3, [r7, #16]
 80057be:	1ad3      	subs	r3, r2, r3
 80057c0:	2b02      	cmp	r3, #2
 80057c2:	d907      	bls.n	80057d4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80057c4:	2303      	movs	r3, #3
 80057c6:	e147      	b.n	8005a58 <HAL_RCC_OscConfig+0x4d0>
 80057c8:	40023800 	.word	0x40023800
 80057cc:	42470000 	.word	0x42470000
 80057d0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80057d4:	4b88      	ldr	r3, [pc, #544]	; (80059f8 <HAL_RCC_OscConfig+0x470>)
 80057d6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80057d8:	f003 0302 	and.w	r3, r3, #2
 80057dc:	2b00      	cmp	r3, #0
 80057de:	d1ea      	bne.n	80057b6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	681b      	ldr	r3, [r3, #0]
 80057e4:	f003 0304 	and.w	r3, r3, #4
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	f000 8097 	beq.w	800591c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80057ee:	2300      	movs	r3, #0
 80057f0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80057f2:	4b81      	ldr	r3, [pc, #516]	; (80059f8 <HAL_RCC_OscConfig+0x470>)
 80057f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80057f6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d10f      	bne.n	800581e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80057fe:	2300      	movs	r3, #0
 8005800:	60bb      	str	r3, [r7, #8]
 8005802:	4b7d      	ldr	r3, [pc, #500]	; (80059f8 <HAL_RCC_OscConfig+0x470>)
 8005804:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005806:	4a7c      	ldr	r2, [pc, #496]	; (80059f8 <HAL_RCC_OscConfig+0x470>)
 8005808:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800580c:	6413      	str	r3, [r2, #64]	; 0x40
 800580e:	4b7a      	ldr	r3, [pc, #488]	; (80059f8 <HAL_RCC_OscConfig+0x470>)
 8005810:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005812:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005816:	60bb      	str	r3, [r7, #8]
 8005818:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800581a:	2301      	movs	r3, #1
 800581c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800581e:	4b77      	ldr	r3, [pc, #476]	; (80059fc <HAL_RCC_OscConfig+0x474>)
 8005820:	681b      	ldr	r3, [r3, #0]
 8005822:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005826:	2b00      	cmp	r3, #0
 8005828:	d118      	bne.n	800585c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800582a:	4b74      	ldr	r3, [pc, #464]	; (80059fc <HAL_RCC_OscConfig+0x474>)
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	4a73      	ldr	r2, [pc, #460]	; (80059fc <HAL_RCC_OscConfig+0x474>)
 8005830:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005834:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005836:	f7fe fba7 	bl	8003f88 <HAL_GetTick>
 800583a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800583c:	e008      	b.n	8005850 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800583e:	f7fe fba3 	bl	8003f88 <HAL_GetTick>
 8005842:	4602      	mov	r2, r0
 8005844:	693b      	ldr	r3, [r7, #16]
 8005846:	1ad3      	subs	r3, r2, r3
 8005848:	2b02      	cmp	r3, #2
 800584a:	d901      	bls.n	8005850 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800584c:	2303      	movs	r3, #3
 800584e:	e103      	b.n	8005a58 <HAL_RCC_OscConfig+0x4d0>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005850:	4b6a      	ldr	r3, [pc, #424]	; (80059fc <HAL_RCC_OscConfig+0x474>)
 8005852:	681b      	ldr	r3, [r3, #0]
 8005854:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005858:	2b00      	cmp	r3, #0
 800585a:	d0f0      	beq.n	800583e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	689b      	ldr	r3, [r3, #8]
 8005860:	2b01      	cmp	r3, #1
 8005862:	d106      	bne.n	8005872 <HAL_RCC_OscConfig+0x2ea>
 8005864:	4b64      	ldr	r3, [pc, #400]	; (80059f8 <HAL_RCC_OscConfig+0x470>)
 8005866:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005868:	4a63      	ldr	r2, [pc, #396]	; (80059f8 <HAL_RCC_OscConfig+0x470>)
 800586a:	f043 0301 	orr.w	r3, r3, #1
 800586e:	6713      	str	r3, [r2, #112]	; 0x70
 8005870:	e01c      	b.n	80058ac <HAL_RCC_OscConfig+0x324>
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	689b      	ldr	r3, [r3, #8]
 8005876:	2b05      	cmp	r3, #5
 8005878:	d10c      	bne.n	8005894 <HAL_RCC_OscConfig+0x30c>
 800587a:	4b5f      	ldr	r3, [pc, #380]	; (80059f8 <HAL_RCC_OscConfig+0x470>)
 800587c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800587e:	4a5e      	ldr	r2, [pc, #376]	; (80059f8 <HAL_RCC_OscConfig+0x470>)
 8005880:	f043 0304 	orr.w	r3, r3, #4
 8005884:	6713      	str	r3, [r2, #112]	; 0x70
 8005886:	4b5c      	ldr	r3, [pc, #368]	; (80059f8 <HAL_RCC_OscConfig+0x470>)
 8005888:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800588a:	4a5b      	ldr	r2, [pc, #364]	; (80059f8 <HAL_RCC_OscConfig+0x470>)
 800588c:	f043 0301 	orr.w	r3, r3, #1
 8005890:	6713      	str	r3, [r2, #112]	; 0x70
 8005892:	e00b      	b.n	80058ac <HAL_RCC_OscConfig+0x324>
 8005894:	4b58      	ldr	r3, [pc, #352]	; (80059f8 <HAL_RCC_OscConfig+0x470>)
 8005896:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005898:	4a57      	ldr	r2, [pc, #348]	; (80059f8 <HAL_RCC_OscConfig+0x470>)
 800589a:	f023 0301 	bic.w	r3, r3, #1
 800589e:	6713      	str	r3, [r2, #112]	; 0x70
 80058a0:	4b55      	ldr	r3, [pc, #340]	; (80059f8 <HAL_RCC_OscConfig+0x470>)
 80058a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80058a4:	4a54      	ldr	r2, [pc, #336]	; (80059f8 <HAL_RCC_OscConfig+0x470>)
 80058a6:	f023 0304 	bic.w	r3, r3, #4
 80058aa:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	689b      	ldr	r3, [r3, #8]
 80058b0:	2b00      	cmp	r3, #0
 80058b2:	d015      	beq.n	80058e0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80058b4:	f7fe fb68 	bl	8003f88 <HAL_GetTick>
 80058b8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80058ba:	e00a      	b.n	80058d2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80058bc:	f7fe fb64 	bl	8003f88 <HAL_GetTick>
 80058c0:	4602      	mov	r2, r0
 80058c2:	693b      	ldr	r3, [r7, #16]
 80058c4:	1ad3      	subs	r3, r2, r3
 80058c6:	f241 3288 	movw	r2, #5000	; 0x1388
 80058ca:	4293      	cmp	r3, r2
 80058cc:	d901      	bls.n	80058d2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80058ce:	2303      	movs	r3, #3
 80058d0:	e0c2      	b.n	8005a58 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80058d2:	4b49      	ldr	r3, [pc, #292]	; (80059f8 <HAL_RCC_OscConfig+0x470>)
 80058d4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80058d6:	f003 0302 	and.w	r3, r3, #2
 80058da:	2b00      	cmp	r3, #0
 80058dc:	d0ee      	beq.n	80058bc <HAL_RCC_OscConfig+0x334>
 80058de:	e014      	b.n	800590a <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80058e0:	f7fe fb52 	bl	8003f88 <HAL_GetTick>
 80058e4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80058e6:	e00a      	b.n	80058fe <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80058e8:	f7fe fb4e 	bl	8003f88 <HAL_GetTick>
 80058ec:	4602      	mov	r2, r0
 80058ee:	693b      	ldr	r3, [r7, #16]
 80058f0:	1ad3      	subs	r3, r2, r3
 80058f2:	f241 3288 	movw	r2, #5000	; 0x1388
 80058f6:	4293      	cmp	r3, r2
 80058f8:	d901      	bls.n	80058fe <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80058fa:	2303      	movs	r3, #3
 80058fc:	e0ac      	b.n	8005a58 <HAL_RCC_OscConfig+0x4d0>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80058fe:	4b3e      	ldr	r3, [pc, #248]	; (80059f8 <HAL_RCC_OscConfig+0x470>)
 8005900:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005902:	f003 0302 	and.w	r3, r3, #2
 8005906:	2b00      	cmp	r3, #0
 8005908:	d1ee      	bne.n	80058e8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 800590a:	7dfb      	ldrb	r3, [r7, #23]
 800590c:	2b01      	cmp	r3, #1
 800590e:	d105      	bne.n	800591c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005910:	4b39      	ldr	r3, [pc, #228]	; (80059f8 <HAL_RCC_OscConfig+0x470>)
 8005912:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005914:	4a38      	ldr	r2, [pc, #224]	; (80059f8 <HAL_RCC_OscConfig+0x470>)
 8005916:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800591a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	699b      	ldr	r3, [r3, #24]
 8005920:	2b00      	cmp	r3, #0
 8005922:	f000 8098 	beq.w	8005a56 <HAL_RCC_OscConfig+0x4ce>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005926:	4b34      	ldr	r3, [pc, #208]	; (80059f8 <HAL_RCC_OscConfig+0x470>)
 8005928:	689b      	ldr	r3, [r3, #8]
 800592a:	f003 030c 	and.w	r3, r3, #12
 800592e:	2b08      	cmp	r3, #8
 8005930:	d05c      	beq.n	80059ec <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	699b      	ldr	r3, [r3, #24]
 8005936:	2b02      	cmp	r3, #2
 8005938:	d141      	bne.n	80059be <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800593a:	4b31      	ldr	r3, [pc, #196]	; (8005a00 <HAL_RCC_OscConfig+0x478>)
 800593c:	2200      	movs	r2, #0
 800593e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005940:	f7fe fb22 	bl	8003f88 <HAL_GetTick>
 8005944:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005946:	e008      	b.n	800595a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005948:	f7fe fb1e 	bl	8003f88 <HAL_GetTick>
 800594c:	4602      	mov	r2, r0
 800594e:	693b      	ldr	r3, [r7, #16]
 8005950:	1ad3      	subs	r3, r2, r3
 8005952:	2b02      	cmp	r3, #2
 8005954:	d901      	bls.n	800595a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005956:	2303      	movs	r3, #3
 8005958:	e07e      	b.n	8005a58 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800595a:	4b27      	ldr	r3, [pc, #156]	; (80059f8 <HAL_RCC_OscConfig+0x470>)
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005962:	2b00      	cmp	r3, #0
 8005964:	d1f0      	bne.n	8005948 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005966:	687b      	ldr	r3, [r7, #4]
 8005968:	69da      	ldr	r2, [r3, #28]
 800596a:	687b      	ldr	r3, [r7, #4]
 800596c:	6a1b      	ldr	r3, [r3, #32]
 800596e:	431a      	orrs	r2, r3
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005974:	019b      	lsls	r3, r3, #6
 8005976:	431a      	orrs	r2, r3
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800597c:	085b      	lsrs	r3, r3, #1
 800597e:	3b01      	subs	r3, #1
 8005980:	041b      	lsls	r3, r3, #16
 8005982:	431a      	orrs	r2, r3
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005988:	061b      	lsls	r3, r3, #24
 800598a:	491b      	ldr	r1, [pc, #108]	; (80059f8 <HAL_RCC_OscConfig+0x470>)
 800598c:	4313      	orrs	r3, r2
 800598e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005990:	4b1b      	ldr	r3, [pc, #108]	; (8005a00 <HAL_RCC_OscConfig+0x478>)
 8005992:	2201      	movs	r2, #1
 8005994:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005996:	f7fe faf7 	bl	8003f88 <HAL_GetTick>
 800599a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800599c:	e008      	b.n	80059b0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800599e:	f7fe faf3 	bl	8003f88 <HAL_GetTick>
 80059a2:	4602      	mov	r2, r0
 80059a4:	693b      	ldr	r3, [r7, #16]
 80059a6:	1ad3      	subs	r3, r2, r3
 80059a8:	2b02      	cmp	r3, #2
 80059aa:	d901      	bls.n	80059b0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80059ac:	2303      	movs	r3, #3
 80059ae:	e053      	b.n	8005a58 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80059b0:	4b11      	ldr	r3, [pc, #68]	; (80059f8 <HAL_RCC_OscConfig+0x470>)
 80059b2:	681b      	ldr	r3, [r3, #0]
 80059b4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d0f0      	beq.n	800599e <HAL_RCC_OscConfig+0x416>
 80059bc:	e04b      	b.n	8005a56 <HAL_RCC_OscConfig+0x4ce>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80059be:	4b10      	ldr	r3, [pc, #64]	; (8005a00 <HAL_RCC_OscConfig+0x478>)
 80059c0:	2200      	movs	r2, #0
 80059c2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80059c4:	f7fe fae0 	bl	8003f88 <HAL_GetTick>
 80059c8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80059ca:	e008      	b.n	80059de <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80059cc:	f7fe fadc 	bl	8003f88 <HAL_GetTick>
 80059d0:	4602      	mov	r2, r0
 80059d2:	693b      	ldr	r3, [r7, #16]
 80059d4:	1ad3      	subs	r3, r2, r3
 80059d6:	2b02      	cmp	r3, #2
 80059d8:	d901      	bls.n	80059de <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80059da:	2303      	movs	r3, #3
 80059dc:	e03c      	b.n	8005a58 <HAL_RCC_OscConfig+0x4d0>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80059de:	4b06      	ldr	r3, [pc, #24]	; (80059f8 <HAL_RCC_OscConfig+0x470>)
 80059e0:	681b      	ldr	r3, [r3, #0]
 80059e2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80059e6:	2b00      	cmp	r3, #0
 80059e8:	d1f0      	bne.n	80059cc <HAL_RCC_OscConfig+0x444>
 80059ea:	e034      	b.n	8005a56 <HAL_RCC_OscConfig+0x4ce>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	699b      	ldr	r3, [r3, #24]
 80059f0:	2b01      	cmp	r3, #1
 80059f2:	d107      	bne.n	8005a04 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80059f4:	2301      	movs	r3, #1
 80059f6:	e02f      	b.n	8005a58 <HAL_RCC_OscConfig+0x4d0>
 80059f8:	40023800 	.word	0x40023800
 80059fc:	40007000 	.word	0x40007000
 8005a00:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8005a04:	4b16      	ldr	r3, [pc, #88]	; (8005a60 <HAL_RCC_OscConfig+0x4d8>)
 8005a06:	685b      	ldr	r3, [r3, #4]
 8005a08:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005a0a:	68fb      	ldr	r3, [r7, #12]
 8005a0c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	69db      	ldr	r3, [r3, #28]
 8005a14:	429a      	cmp	r2, r3
 8005a16:	d11c      	bne.n	8005a52 <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005a18:	68fb      	ldr	r3, [r7, #12]
 8005a1a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005a22:	429a      	cmp	r2, r3
 8005a24:	d115      	bne.n	8005a52 <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8005a26:	68fa      	ldr	r2, [r7, #12]
 8005a28:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8005a2c:	4013      	ands	r3, r2
 8005a2e:	687a      	ldr	r2, [r7, #4]
 8005a30:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8005a32:	4293      	cmp	r3, r2
 8005a34:	d10d      	bne.n	8005a52 <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005a36:	68fb      	ldr	r3, [r7, #12]
 8005a38:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8005a40:	429a      	cmp	r2, r3
 8005a42:	d106      	bne.n	8005a52 <HAL_RCC_OscConfig+0x4ca>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8005a44:	68fb      	ldr	r3, [r7, #12]
 8005a46:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8005a4e:	429a      	cmp	r2, r3
 8005a50:	d001      	beq.n	8005a56 <HAL_RCC_OscConfig+0x4ce>
        {
          return HAL_ERROR;
 8005a52:	2301      	movs	r3, #1
 8005a54:	e000      	b.n	8005a58 <HAL_RCC_OscConfig+0x4d0>
        }
      }
    }
  }
  return HAL_OK;
 8005a56:	2300      	movs	r3, #0
}
 8005a58:	4618      	mov	r0, r3
 8005a5a:	3718      	adds	r7, #24
 8005a5c:	46bd      	mov	sp, r7
 8005a5e:	bd80      	pop	{r7, pc}
 8005a60:	40023800 	.word	0x40023800

08005a64 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005a64:	b580      	push	{r7, lr}
 8005a66:	b084      	sub	sp, #16
 8005a68:	af00      	add	r7, sp, #0
 8005a6a:	6078      	str	r0, [r7, #4]
 8005a6c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d101      	bne.n	8005a78 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005a74:	2301      	movs	r3, #1
 8005a76:	e0cc      	b.n	8005c12 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005a78:	4b68      	ldr	r3, [pc, #416]	; (8005c1c <HAL_RCC_ClockConfig+0x1b8>)
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	f003 030f 	and.w	r3, r3, #15
 8005a80:	683a      	ldr	r2, [r7, #0]
 8005a82:	429a      	cmp	r2, r3
 8005a84:	d90c      	bls.n	8005aa0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005a86:	4b65      	ldr	r3, [pc, #404]	; (8005c1c <HAL_RCC_ClockConfig+0x1b8>)
 8005a88:	683a      	ldr	r2, [r7, #0]
 8005a8a:	b2d2      	uxtb	r2, r2
 8005a8c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005a8e:	4b63      	ldr	r3, [pc, #396]	; (8005c1c <HAL_RCC_ClockConfig+0x1b8>)
 8005a90:	681b      	ldr	r3, [r3, #0]
 8005a92:	f003 030f 	and.w	r3, r3, #15
 8005a96:	683a      	ldr	r2, [r7, #0]
 8005a98:	429a      	cmp	r2, r3
 8005a9a:	d001      	beq.n	8005aa0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005a9c:	2301      	movs	r3, #1
 8005a9e:	e0b8      	b.n	8005c12 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	f003 0302 	and.w	r3, r3, #2
 8005aa8:	2b00      	cmp	r3, #0
 8005aaa:	d020      	beq.n	8005aee <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005aac:	687b      	ldr	r3, [r7, #4]
 8005aae:	681b      	ldr	r3, [r3, #0]
 8005ab0:	f003 0304 	and.w	r3, r3, #4
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d005      	beq.n	8005ac4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005ab8:	4b59      	ldr	r3, [pc, #356]	; (8005c20 <HAL_RCC_ClockConfig+0x1bc>)
 8005aba:	689b      	ldr	r3, [r3, #8]
 8005abc:	4a58      	ldr	r2, [pc, #352]	; (8005c20 <HAL_RCC_ClockConfig+0x1bc>)
 8005abe:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8005ac2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	681b      	ldr	r3, [r3, #0]
 8005ac8:	f003 0308 	and.w	r3, r3, #8
 8005acc:	2b00      	cmp	r3, #0
 8005ace:	d005      	beq.n	8005adc <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8005ad0:	4b53      	ldr	r3, [pc, #332]	; (8005c20 <HAL_RCC_ClockConfig+0x1bc>)
 8005ad2:	689b      	ldr	r3, [r3, #8]
 8005ad4:	4a52      	ldr	r2, [pc, #328]	; (8005c20 <HAL_RCC_ClockConfig+0x1bc>)
 8005ad6:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005ada:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005adc:	4b50      	ldr	r3, [pc, #320]	; (8005c20 <HAL_RCC_ClockConfig+0x1bc>)
 8005ade:	689b      	ldr	r3, [r3, #8]
 8005ae0:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	689b      	ldr	r3, [r3, #8]
 8005ae8:	494d      	ldr	r1, [pc, #308]	; (8005c20 <HAL_RCC_ClockConfig+0x1bc>)
 8005aea:	4313      	orrs	r3, r2
 8005aec:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005aee:	687b      	ldr	r3, [r7, #4]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	f003 0301 	and.w	r3, r3, #1
 8005af6:	2b00      	cmp	r3, #0
 8005af8:	d044      	beq.n	8005b84 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	685b      	ldr	r3, [r3, #4]
 8005afe:	2b01      	cmp	r3, #1
 8005b00:	d107      	bne.n	8005b12 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005b02:	4b47      	ldr	r3, [pc, #284]	; (8005c20 <HAL_RCC_ClockConfig+0x1bc>)
 8005b04:	681b      	ldr	r3, [r3, #0]
 8005b06:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005b0a:	2b00      	cmp	r3, #0
 8005b0c:	d119      	bne.n	8005b42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005b0e:	2301      	movs	r3, #1
 8005b10:	e07f      	b.n	8005c12 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	685b      	ldr	r3, [r3, #4]
 8005b16:	2b02      	cmp	r3, #2
 8005b18:	d003      	beq.n	8005b22 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005b1e:	2b03      	cmp	r3, #3
 8005b20:	d107      	bne.n	8005b32 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005b22:	4b3f      	ldr	r3, [pc, #252]	; (8005c20 <HAL_RCC_ClockConfig+0x1bc>)
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005b2a:	2b00      	cmp	r3, #0
 8005b2c:	d109      	bne.n	8005b42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005b2e:	2301      	movs	r3, #1
 8005b30:	e06f      	b.n	8005c12 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005b32:	4b3b      	ldr	r3, [pc, #236]	; (8005c20 <HAL_RCC_ClockConfig+0x1bc>)
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	f003 0302 	and.w	r3, r3, #2
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d101      	bne.n	8005b42 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005b3e:	2301      	movs	r3, #1
 8005b40:	e067      	b.n	8005c12 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005b42:	4b37      	ldr	r3, [pc, #220]	; (8005c20 <HAL_RCC_ClockConfig+0x1bc>)
 8005b44:	689b      	ldr	r3, [r3, #8]
 8005b46:	f023 0203 	bic.w	r2, r3, #3
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	685b      	ldr	r3, [r3, #4]
 8005b4e:	4934      	ldr	r1, [pc, #208]	; (8005c20 <HAL_RCC_ClockConfig+0x1bc>)
 8005b50:	4313      	orrs	r3, r2
 8005b52:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005b54:	f7fe fa18 	bl	8003f88 <HAL_GetTick>
 8005b58:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005b5a:	e00a      	b.n	8005b72 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005b5c:	f7fe fa14 	bl	8003f88 <HAL_GetTick>
 8005b60:	4602      	mov	r2, r0
 8005b62:	68fb      	ldr	r3, [r7, #12]
 8005b64:	1ad3      	subs	r3, r2, r3
 8005b66:	f241 3288 	movw	r2, #5000	; 0x1388
 8005b6a:	4293      	cmp	r3, r2
 8005b6c:	d901      	bls.n	8005b72 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005b6e:	2303      	movs	r3, #3
 8005b70:	e04f      	b.n	8005c12 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005b72:	4b2b      	ldr	r3, [pc, #172]	; (8005c20 <HAL_RCC_ClockConfig+0x1bc>)
 8005b74:	689b      	ldr	r3, [r3, #8]
 8005b76:	f003 020c 	and.w	r2, r3, #12
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	685b      	ldr	r3, [r3, #4]
 8005b7e:	009b      	lsls	r3, r3, #2
 8005b80:	429a      	cmp	r2, r3
 8005b82:	d1eb      	bne.n	8005b5c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005b84:	4b25      	ldr	r3, [pc, #148]	; (8005c1c <HAL_RCC_ClockConfig+0x1b8>)
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	f003 030f 	and.w	r3, r3, #15
 8005b8c:	683a      	ldr	r2, [r7, #0]
 8005b8e:	429a      	cmp	r2, r3
 8005b90:	d20c      	bcs.n	8005bac <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005b92:	4b22      	ldr	r3, [pc, #136]	; (8005c1c <HAL_RCC_ClockConfig+0x1b8>)
 8005b94:	683a      	ldr	r2, [r7, #0]
 8005b96:	b2d2      	uxtb	r2, r2
 8005b98:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005b9a:	4b20      	ldr	r3, [pc, #128]	; (8005c1c <HAL_RCC_ClockConfig+0x1b8>)
 8005b9c:	681b      	ldr	r3, [r3, #0]
 8005b9e:	f003 030f 	and.w	r3, r3, #15
 8005ba2:	683a      	ldr	r2, [r7, #0]
 8005ba4:	429a      	cmp	r2, r3
 8005ba6:	d001      	beq.n	8005bac <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005ba8:	2301      	movs	r3, #1
 8005baa:	e032      	b.n	8005c12 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	f003 0304 	and.w	r3, r3, #4
 8005bb4:	2b00      	cmp	r3, #0
 8005bb6:	d008      	beq.n	8005bca <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005bb8:	4b19      	ldr	r3, [pc, #100]	; (8005c20 <HAL_RCC_ClockConfig+0x1bc>)
 8005bba:	689b      	ldr	r3, [r3, #8]
 8005bbc:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	68db      	ldr	r3, [r3, #12]
 8005bc4:	4916      	ldr	r1, [pc, #88]	; (8005c20 <HAL_RCC_ClockConfig+0x1bc>)
 8005bc6:	4313      	orrs	r3, r2
 8005bc8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	f003 0308 	and.w	r3, r3, #8
 8005bd2:	2b00      	cmp	r3, #0
 8005bd4:	d009      	beq.n	8005bea <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005bd6:	4b12      	ldr	r3, [pc, #72]	; (8005c20 <HAL_RCC_ClockConfig+0x1bc>)
 8005bd8:	689b      	ldr	r3, [r3, #8]
 8005bda:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	691b      	ldr	r3, [r3, #16]
 8005be2:	00db      	lsls	r3, r3, #3
 8005be4:	490e      	ldr	r1, [pc, #56]	; (8005c20 <HAL_RCC_ClockConfig+0x1bc>)
 8005be6:	4313      	orrs	r3, r2
 8005be8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005bea:	f000 f821 	bl	8005c30 <HAL_RCC_GetSysClockFreq>
 8005bee:	4602      	mov	r2, r0
 8005bf0:	4b0b      	ldr	r3, [pc, #44]	; (8005c20 <HAL_RCC_ClockConfig+0x1bc>)
 8005bf2:	689b      	ldr	r3, [r3, #8]
 8005bf4:	091b      	lsrs	r3, r3, #4
 8005bf6:	f003 030f 	and.w	r3, r3, #15
 8005bfa:	490a      	ldr	r1, [pc, #40]	; (8005c24 <HAL_RCC_ClockConfig+0x1c0>)
 8005bfc:	5ccb      	ldrb	r3, [r1, r3]
 8005bfe:	fa22 f303 	lsr.w	r3, r2, r3
 8005c02:	4a09      	ldr	r2, [pc, #36]	; (8005c28 <HAL_RCC_ClockConfig+0x1c4>)
 8005c04:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8005c06:	4b09      	ldr	r3, [pc, #36]	; (8005c2c <HAL_RCC_ClockConfig+0x1c8>)
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	4618      	mov	r0, r3
 8005c0c:	f7fe f978 	bl	8003f00 <HAL_InitTick>

  return HAL_OK;
 8005c10:	2300      	movs	r3, #0
}
 8005c12:	4618      	mov	r0, r3
 8005c14:	3710      	adds	r7, #16
 8005c16:	46bd      	mov	sp, r7
 8005c18:	bd80      	pop	{r7, pc}
 8005c1a:	bf00      	nop
 8005c1c:	40023c00 	.word	0x40023c00
 8005c20:	40023800 	.word	0x40023800
 8005c24:	0800c028 	.word	0x0800c028
 8005c28:	2000000c 	.word	0x2000000c
 8005c2c:	20000270 	.word	0x20000270

08005c30 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005c30:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005c34:	b090      	sub	sp, #64	; 0x40
 8005c36:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8005c38:	2300      	movs	r3, #0
 8005c3a:	637b      	str	r3, [r7, #52]	; 0x34
 8005c3c:	2300      	movs	r3, #0
 8005c3e:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005c40:	2300      	movs	r3, #0
 8005c42:	633b      	str	r3, [r7, #48]	; 0x30
  uint32_t sysclockfreq = 0U;
 8005c44:	2300      	movs	r3, #0
 8005c46:	63bb      	str	r3, [r7, #56]	; 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005c48:	4b59      	ldr	r3, [pc, #356]	; (8005db0 <HAL_RCC_GetSysClockFreq+0x180>)
 8005c4a:	689b      	ldr	r3, [r3, #8]
 8005c4c:	f003 030c 	and.w	r3, r3, #12
 8005c50:	2b08      	cmp	r3, #8
 8005c52:	d00d      	beq.n	8005c70 <HAL_RCC_GetSysClockFreq+0x40>
 8005c54:	2b08      	cmp	r3, #8
 8005c56:	f200 80a1 	bhi.w	8005d9c <HAL_RCC_GetSysClockFreq+0x16c>
 8005c5a:	2b00      	cmp	r3, #0
 8005c5c:	d002      	beq.n	8005c64 <HAL_RCC_GetSysClockFreq+0x34>
 8005c5e:	2b04      	cmp	r3, #4
 8005c60:	d003      	beq.n	8005c6a <HAL_RCC_GetSysClockFreq+0x3a>
 8005c62:	e09b      	b.n	8005d9c <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005c64:	4b53      	ldr	r3, [pc, #332]	; (8005db4 <HAL_RCC_GetSysClockFreq+0x184>)
 8005c66:	63bb      	str	r3, [r7, #56]	; 0x38
       break;
 8005c68:	e09b      	b.n	8005da2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005c6a:	4b53      	ldr	r3, [pc, #332]	; (8005db8 <HAL_RCC_GetSysClockFreq+0x188>)
 8005c6c:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005c6e:	e098      	b.n	8005da2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005c70:	4b4f      	ldr	r3, [pc, #316]	; (8005db0 <HAL_RCC_GetSysClockFreq+0x180>)
 8005c72:	685b      	ldr	r3, [r3, #4]
 8005c74:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005c78:	637b      	str	r3, [r7, #52]	; 0x34
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005c7a:	4b4d      	ldr	r3, [pc, #308]	; (8005db0 <HAL_RCC_GetSysClockFreq+0x180>)
 8005c7c:	685b      	ldr	r3, [r3, #4]
 8005c7e:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005c82:	2b00      	cmp	r3, #0
 8005c84:	d028      	beq.n	8005cd8 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005c86:	4b4a      	ldr	r3, [pc, #296]	; (8005db0 <HAL_RCC_GetSysClockFreq+0x180>)
 8005c88:	685b      	ldr	r3, [r3, #4]
 8005c8a:	099b      	lsrs	r3, r3, #6
 8005c8c:	2200      	movs	r2, #0
 8005c8e:	623b      	str	r3, [r7, #32]
 8005c90:	627a      	str	r2, [r7, #36]	; 0x24
 8005c92:	6a3b      	ldr	r3, [r7, #32]
 8005c94:	f3c3 0008 	ubfx	r0, r3, #0, #9
 8005c98:	2100      	movs	r1, #0
 8005c9a:	4b47      	ldr	r3, [pc, #284]	; (8005db8 <HAL_RCC_GetSysClockFreq+0x188>)
 8005c9c:	fb03 f201 	mul.w	r2, r3, r1
 8005ca0:	2300      	movs	r3, #0
 8005ca2:	fb00 f303 	mul.w	r3, r0, r3
 8005ca6:	4413      	add	r3, r2
 8005ca8:	4a43      	ldr	r2, [pc, #268]	; (8005db8 <HAL_RCC_GetSysClockFreq+0x188>)
 8005caa:	fba0 1202 	umull	r1, r2, r0, r2
 8005cae:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005cb0:	460a      	mov	r2, r1
 8005cb2:	62ba      	str	r2, [r7, #40]	; 0x28
 8005cb4:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005cb6:	4413      	add	r3, r2
 8005cb8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005cba:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005cbc:	2200      	movs	r2, #0
 8005cbe:	61bb      	str	r3, [r7, #24]
 8005cc0:	61fa      	str	r2, [r7, #28]
 8005cc2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005cc6:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8005cca:	f7fb f945 	bl	8000f58 <__aeabi_uldivmod>
 8005cce:	4602      	mov	r2, r0
 8005cd0:	460b      	mov	r3, r1
 8005cd2:	4613      	mov	r3, r2
 8005cd4:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005cd6:	e053      	b.n	8005d80 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005cd8:	4b35      	ldr	r3, [pc, #212]	; (8005db0 <HAL_RCC_GetSysClockFreq+0x180>)
 8005cda:	685b      	ldr	r3, [r3, #4]
 8005cdc:	099b      	lsrs	r3, r3, #6
 8005cde:	2200      	movs	r2, #0
 8005ce0:	613b      	str	r3, [r7, #16]
 8005ce2:	617a      	str	r2, [r7, #20]
 8005ce4:	693b      	ldr	r3, [r7, #16]
 8005ce6:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8005cea:	f04f 0b00 	mov.w	fp, #0
 8005cee:	4652      	mov	r2, sl
 8005cf0:	465b      	mov	r3, fp
 8005cf2:	f04f 0000 	mov.w	r0, #0
 8005cf6:	f04f 0100 	mov.w	r1, #0
 8005cfa:	0159      	lsls	r1, r3, #5
 8005cfc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005d00:	0150      	lsls	r0, r2, #5
 8005d02:	4602      	mov	r2, r0
 8005d04:	460b      	mov	r3, r1
 8005d06:	ebb2 080a 	subs.w	r8, r2, sl
 8005d0a:	eb63 090b 	sbc.w	r9, r3, fp
 8005d0e:	f04f 0200 	mov.w	r2, #0
 8005d12:	f04f 0300 	mov.w	r3, #0
 8005d16:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8005d1a:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8005d1e:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8005d22:	ebb2 0408 	subs.w	r4, r2, r8
 8005d26:	eb63 0509 	sbc.w	r5, r3, r9
 8005d2a:	f04f 0200 	mov.w	r2, #0
 8005d2e:	f04f 0300 	mov.w	r3, #0
 8005d32:	00eb      	lsls	r3, r5, #3
 8005d34:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005d38:	00e2      	lsls	r2, r4, #3
 8005d3a:	4614      	mov	r4, r2
 8005d3c:	461d      	mov	r5, r3
 8005d3e:	eb14 030a 	adds.w	r3, r4, sl
 8005d42:	603b      	str	r3, [r7, #0]
 8005d44:	eb45 030b 	adc.w	r3, r5, fp
 8005d48:	607b      	str	r3, [r7, #4]
 8005d4a:	f04f 0200 	mov.w	r2, #0
 8005d4e:	f04f 0300 	mov.w	r3, #0
 8005d52:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005d56:	4629      	mov	r1, r5
 8005d58:	028b      	lsls	r3, r1, #10
 8005d5a:	4621      	mov	r1, r4
 8005d5c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8005d60:	4621      	mov	r1, r4
 8005d62:	028a      	lsls	r2, r1, #10
 8005d64:	4610      	mov	r0, r2
 8005d66:	4619      	mov	r1, r3
 8005d68:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005d6a:	2200      	movs	r2, #0
 8005d6c:	60bb      	str	r3, [r7, #8]
 8005d6e:	60fa      	str	r2, [r7, #12]
 8005d70:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005d74:	f7fb f8f0 	bl	8000f58 <__aeabi_uldivmod>
 8005d78:	4602      	mov	r2, r0
 8005d7a:	460b      	mov	r3, r1
 8005d7c:	4613      	mov	r3, r2
 8005d7e:	63fb      	str	r3, [r7, #60]	; 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8005d80:	4b0b      	ldr	r3, [pc, #44]	; (8005db0 <HAL_RCC_GetSysClockFreq+0x180>)
 8005d82:	685b      	ldr	r3, [r3, #4]
 8005d84:	0c1b      	lsrs	r3, r3, #16
 8005d86:	f003 0303 	and.w	r3, r3, #3
 8005d8a:	3301      	adds	r3, #1
 8005d8c:	005b      	lsls	r3, r3, #1
 8005d8e:	633b      	str	r3, [r7, #48]	; 0x30

      sysclockfreq = pllvco/pllp;
 8005d90:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8005d92:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005d94:	fbb2 f3f3 	udiv	r3, r2, r3
 8005d98:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005d9a:	e002      	b.n	8005da2 <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005d9c:	4b05      	ldr	r3, [pc, #20]	; (8005db4 <HAL_RCC_GetSysClockFreq+0x184>)
 8005d9e:	63bb      	str	r3, [r7, #56]	; 0x38
      break;
 8005da0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005da2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
}
 8005da4:	4618      	mov	r0, r3
 8005da6:	3740      	adds	r7, #64	; 0x40
 8005da8:	46bd      	mov	sp, r7
 8005daa:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005dae:	bf00      	nop
 8005db0:	40023800 	.word	0x40023800
 8005db4:	00f42400 	.word	0x00f42400
 8005db8:	017d7840 	.word	0x017d7840

08005dbc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005dbc:	b480      	push	{r7}
 8005dbe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005dc0:	4b03      	ldr	r3, [pc, #12]	; (8005dd0 <HAL_RCC_GetHCLKFreq+0x14>)
 8005dc2:	681b      	ldr	r3, [r3, #0]
}
 8005dc4:	4618      	mov	r0, r3
 8005dc6:	46bd      	mov	sp, r7
 8005dc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005dcc:	4770      	bx	lr
 8005dce:	bf00      	nop
 8005dd0:	2000000c 	.word	0x2000000c

08005dd4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005dd4:	b580      	push	{r7, lr}
 8005dd6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005dd8:	f7ff fff0 	bl	8005dbc <HAL_RCC_GetHCLKFreq>
 8005ddc:	4602      	mov	r2, r0
 8005dde:	4b05      	ldr	r3, [pc, #20]	; (8005df4 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005de0:	689b      	ldr	r3, [r3, #8]
 8005de2:	0a9b      	lsrs	r3, r3, #10
 8005de4:	f003 0307 	and.w	r3, r3, #7
 8005de8:	4903      	ldr	r1, [pc, #12]	; (8005df8 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005dea:	5ccb      	ldrb	r3, [r1, r3]
 8005dec:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005df0:	4618      	mov	r0, r3
 8005df2:	bd80      	pop	{r7, pc}
 8005df4:	40023800 	.word	0x40023800
 8005df8:	0800c038 	.word	0x0800c038

08005dfc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005dfc:	b580      	push	{r7, lr}
 8005dfe:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005e00:	f7ff ffdc 	bl	8005dbc <HAL_RCC_GetHCLKFreq>
 8005e04:	4602      	mov	r2, r0
 8005e06:	4b05      	ldr	r3, [pc, #20]	; (8005e1c <HAL_RCC_GetPCLK2Freq+0x20>)
 8005e08:	689b      	ldr	r3, [r3, #8]
 8005e0a:	0b5b      	lsrs	r3, r3, #13
 8005e0c:	f003 0307 	and.w	r3, r3, #7
 8005e10:	4903      	ldr	r1, [pc, #12]	; (8005e20 <HAL_RCC_GetPCLK2Freq+0x24>)
 8005e12:	5ccb      	ldrb	r3, [r1, r3]
 8005e14:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005e18:	4618      	mov	r0, r3
 8005e1a:	bd80      	pop	{r7, pc}
 8005e1c:	40023800 	.word	0x40023800
 8005e20:	0800c038 	.word	0x0800c038

08005e24 <HAL_RCCEx_PeriphCLKConfig>:
  *        domain (RTC and RCC_BDCR register expect BKPSRAM) will be reset
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8005e24:	b580      	push	{r7, lr}
 8005e26:	b086      	sub	sp, #24
 8005e28:	af00      	add	r7, sp, #0
 8005e2a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8005e2c:	2300      	movs	r3, #0
 8005e2e:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg1 = 0U;
 8005e30:	2300      	movs	r3, #0
 8005e32:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*---------------------------- I2S configuration ---------------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	681b      	ldr	r3, [r3, #0]
 8005e38:	f003 0301 	and.w	r3, r3, #1
 8005e3c:	2b00      	cmp	r3, #0
 8005e3e:	d105      	bne.n	8005e4c <HAL_RCCEx_PeriphCLKConfig+0x28>
     (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLLI2S) == RCC_PERIPHCLK_PLLI2S))
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	f003 0304 	and.w	r3, r3, #4
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S) ||
 8005e48:	2b00      	cmp	r3, #0
 8005e4a:	d038      	beq.n	8005ebe <HAL_RCCEx_PeriphCLKConfig+0x9a>
    assert_param(IS_RCC_PLLI2SN_VALUE(PeriphClkInit->PLLI2S.PLLI2SN));
#if defined(STM32F411xE)
    assert_param(IS_RCC_PLLI2SM_VALUE(PeriphClkInit->PLLI2S.PLLI2SM));
#endif /* STM32F411xE */
    /* Disable the PLLI2S */
    __HAL_RCC_PLLI2S_DISABLE();
 8005e4c:	4b68      	ldr	r3, [pc, #416]	; (8005ff0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005e4e:	2200      	movs	r2, #0
 8005e50:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005e52:	f7fe f899 	bl	8003f88 <HAL_GetTick>
 8005e56:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is disabled */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005e58:	e008      	b.n	8005e6c <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005e5a:	f7fe f895 	bl	8003f88 <HAL_GetTick>
 8005e5e:	4602      	mov	r2, r0
 8005e60:	697b      	ldr	r3, [r7, #20]
 8005e62:	1ad3      	subs	r3, r2, r3
 8005e64:	2b02      	cmp	r3, #2
 8005e66:	d901      	bls.n	8005e6c <HAL_RCCEx_PeriphCLKConfig+0x48>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005e68:	2303      	movs	r3, #3
 8005e6a:	e0bd      	b.n	8005fe8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  != RESET)
 8005e6c:	4b61      	ldr	r3, [pc, #388]	; (8005ff4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005e6e:	681b      	ldr	r3, [r3, #0]
 8005e70:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005e74:	2b00      	cmp	r3, #0
 8005e76:	d1f0      	bne.n	8005e5a <HAL_RCCEx_PeriphCLKConfig+0x36>

#if defined(STM32F411xE)
    /* Configure the PLLI2S division factors */
    /* PLLI2S_VCO = f(VCO clock) = f(PLLI2S clock input) * (PLLI2SN/PLLI2SM) */
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_I2SCLK_CONFIG(PeriphClkInit->PLLI2S.PLLI2SM, PeriphClkInit->PLLI2S.PLLI2SN, PeriphClkInit->PLLI2S.PLLI2SR);
 8005e78:	687b      	ldr	r3, [r7, #4]
 8005e7a:	685a      	ldr	r2, [r3, #4]
 8005e7c:	687b      	ldr	r3, [r7, #4]
 8005e7e:	689b      	ldr	r3, [r3, #8]
 8005e80:	019b      	lsls	r3, r3, #6
 8005e82:	431a      	orrs	r2, r3
 8005e84:	687b      	ldr	r3, [r7, #4]
 8005e86:	68db      	ldr	r3, [r3, #12]
 8005e88:	071b      	lsls	r3, r3, #28
 8005e8a:	495a      	ldr	r1, [pc, #360]	; (8005ff4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005e8c:	4313      	orrs	r3, r2
 8005e8e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
    /* I2SCLK = f(PLLI2S clock output) = f(VCO clock) / PLLI2SR */
    __HAL_RCC_PLLI2S_CONFIG(PeriphClkInit->PLLI2S.PLLI2SN , PeriphClkInit->PLLI2S.PLLI2SR);
#endif /* STM32F411xE */

    /* Enable the PLLI2S */
    __HAL_RCC_PLLI2S_ENABLE();
 8005e92:	4b57      	ldr	r3, [pc, #348]	; (8005ff0 <HAL_RCCEx_PeriphCLKConfig+0x1cc>)
 8005e94:	2201      	movs	r2, #1
 8005e96:	601a      	str	r2, [r3, #0]
    /* Get tick */
    tickstart = HAL_GetTick();
 8005e98:	f7fe f876 	bl	8003f88 <HAL_GetTick>
 8005e9c:	6178      	str	r0, [r7, #20]
    /* Wait till PLLI2S is ready */
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005e9e:	e008      	b.n	8005eb2 <HAL_RCCEx_PeriphCLKConfig+0x8e>
    {
      if((HAL_GetTick() - tickstart ) > PLLI2S_TIMEOUT_VALUE)
 8005ea0:	f7fe f872 	bl	8003f88 <HAL_GetTick>
 8005ea4:	4602      	mov	r2, r0
 8005ea6:	697b      	ldr	r3, [r7, #20]
 8005ea8:	1ad3      	subs	r3, r2, r3
 8005eaa:	2b02      	cmp	r3, #2
 8005eac:	d901      	bls.n	8005eb2 <HAL_RCCEx_PeriphCLKConfig+0x8e>
      {
        /* return in case of Timeout detected */
        return HAL_TIMEOUT;
 8005eae:	2303      	movs	r3, #3
 8005eb0:	e09a      	b.n	8005fe8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLI2SRDY)  == RESET)
 8005eb2:	4b50      	ldr	r3, [pc, #320]	; (8005ff4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005eba:	2b00      	cmp	r3, #0
 8005ebc:	d0f0      	beq.n	8005ea0 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      }
    }
  }

  /*---------------------------- RTC configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 8005ebe:	687b      	ldr	r3, [r7, #4]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	f003 0302 	and.w	r3, r3, #2
 8005ec6:	2b00      	cmp	r3, #0
 8005ec8:	f000 8083 	beq.w	8005fd2 <HAL_RCCEx_PeriphCLKConfig+0x1ae>
  {
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock*/
    __HAL_RCC_PWR_CLK_ENABLE();
 8005ecc:	2300      	movs	r3, #0
 8005ece:	60fb      	str	r3, [r7, #12]
 8005ed0:	4b48      	ldr	r3, [pc, #288]	; (8005ff4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005ed2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ed4:	4a47      	ldr	r2, [pc, #284]	; (8005ff4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005ed6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8005eda:	6413      	str	r3, [r2, #64]	; 0x40
 8005edc:	4b45      	ldr	r3, [pc, #276]	; (8005ff4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005ede:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005ee0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005ee4:	60fb      	str	r3, [r7, #12]
 8005ee6:	68fb      	ldr	r3, [r7, #12]

    /* Enable write access to Backup domain */
    PWR->CR |= PWR_CR_DBP;
 8005ee8:	4b43      	ldr	r3, [pc, #268]	; (8005ff8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005eea:	681b      	ldr	r3, [r3, #0]
 8005eec:	4a42      	ldr	r2, [pc, #264]	; (8005ff8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005eee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005ef2:	6013      	str	r3, [r2, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8005ef4:	f7fe f848 	bl	8003f88 <HAL_GetTick>
 8005ef8:	6178      	str	r0, [r7, #20]

    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005efa:	e008      	b.n	8005f0e <HAL_RCCEx_PeriphCLKConfig+0xea>
    {
      if((HAL_GetTick() - tickstart ) > RCC_DBP_TIMEOUT_VALUE)
 8005efc:	f7fe f844 	bl	8003f88 <HAL_GetTick>
 8005f00:	4602      	mov	r2, r0
 8005f02:	697b      	ldr	r3, [r7, #20]
 8005f04:	1ad3      	subs	r3, r2, r3
 8005f06:	2b02      	cmp	r3, #2
 8005f08:	d901      	bls.n	8005f0e <HAL_RCCEx_PeriphCLKConfig+0xea>
      {
        return HAL_TIMEOUT;
 8005f0a:	2303      	movs	r3, #3
 8005f0c:	e06c      	b.n	8005fe8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
    while((PWR->CR & PWR_CR_DBP) == RESET)
 8005f0e:	4b3a      	ldr	r3, [pc, #232]	; (8005ff8 <HAL_RCCEx_PeriphCLKConfig+0x1d4>)
 8005f10:	681b      	ldr	r3, [r3, #0]
 8005f12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005f16:	2b00      	cmp	r3, #0
 8005f18:	d0f0      	beq.n	8005efc <HAL_RCCEx_PeriphCLKConfig+0xd8>
      }
    }
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    tmpreg1 = (RCC->BDCR & RCC_BDCR_RTCSEL);
 8005f1a:	4b36      	ldr	r3, [pc, #216]	; (8005ff4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005f1c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f1e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005f22:	613b      	str	r3, [r7, #16]
    if((tmpreg1 != 0x00000000U) && ((tmpreg1) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 8005f24:	693b      	ldr	r3, [r7, #16]
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d02f      	beq.n	8005f8a <HAL_RCCEx_PeriphCLKConfig+0x166>
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	691b      	ldr	r3, [r3, #16]
 8005f2e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005f32:	693a      	ldr	r2, [r7, #16]
 8005f34:	429a      	cmp	r2, r3
 8005f36:	d028      	beq.n	8005f8a <HAL_RCCEx_PeriphCLKConfig+0x166>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      tmpreg1 = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8005f38:	4b2e      	ldr	r3, [pc, #184]	; (8005ff4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005f3a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f3c:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005f40:	613b      	str	r3, [r7, #16]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 8005f42:	4b2e      	ldr	r3, [pc, #184]	; (8005ffc <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8005f44:	2201      	movs	r2, #1
 8005f46:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 8005f48:	4b2c      	ldr	r3, [pc, #176]	; (8005ffc <HAL_RCCEx_PeriphCLKConfig+0x1d8>)
 8005f4a:	2200      	movs	r2, #0
 8005f4c:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = tmpreg1;
 8005f4e:	4a29      	ldr	r2, [pc, #164]	; (8005ff4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005f50:	693b      	ldr	r3, [r7, #16]
 8005f52:	6713      	str	r3, [r2, #112]	; 0x70

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if(HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSEON))
 8005f54:	4b27      	ldr	r3, [pc, #156]	; (8005ff4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005f56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f58:	f003 0301 	and.w	r3, r3, #1
 8005f5c:	2b01      	cmp	r3, #1
 8005f5e:	d114      	bne.n	8005f8a <HAL_RCCEx_PeriphCLKConfig+0x166>
      {
        /* Get tick */
        tickstart = HAL_GetTick();
 8005f60:	f7fe f812 	bl	8003f88 <HAL_GetTick>
 8005f64:	6178      	str	r0, [r7, #20]

        /* Wait till LSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005f66:	e00a      	b.n	8005f7e <HAL_RCCEx_PeriphCLKConfig+0x15a>
        {
          if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005f68:	f7fe f80e 	bl	8003f88 <HAL_GetTick>
 8005f6c:	4602      	mov	r2, r0
 8005f6e:	697b      	ldr	r3, [r7, #20]
 8005f70:	1ad3      	subs	r3, r2, r3
 8005f72:	f241 3288 	movw	r2, #5000	; 0x1388
 8005f76:	4293      	cmp	r3, r2
 8005f78:	d901      	bls.n	8005f7e <HAL_RCCEx_PeriphCLKConfig+0x15a>
          {
            return HAL_TIMEOUT;
 8005f7a:	2303      	movs	r3, #3
 8005f7c:	e034      	b.n	8005fe8 <HAL_RCCEx_PeriphCLKConfig+0x1c4>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005f7e:	4b1d      	ldr	r3, [pc, #116]	; (8005ff4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005f80:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005f82:	f003 0302 	and.w	r3, r3, #2
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d0ee      	beq.n	8005f68 <HAL_RCCEx_PeriphCLKConfig+0x144>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8005f8a:	687b      	ldr	r3, [r7, #4]
 8005f8c:	691b      	ldr	r3, [r3, #16]
 8005f8e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005f92:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005f96:	d10d      	bne.n	8005fb4 <HAL_RCCEx_PeriphCLKConfig+0x190>
 8005f98:	4b16      	ldr	r3, [pc, #88]	; (8005ff4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005f9a:	689b      	ldr	r3, [r3, #8]
 8005f9c:	f423 12f8 	bic.w	r2, r3, #2031616	; 0x1f0000
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	691b      	ldr	r3, [r3, #16]
 8005fa4:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
 8005fa8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005fac:	4911      	ldr	r1, [pc, #68]	; (8005ff4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005fae:	4313      	orrs	r3, r2
 8005fb0:	608b      	str	r3, [r1, #8]
 8005fb2:	e005      	b.n	8005fc0 <HAL_RCCEx_PeriphCLKConfig+0x19c>
 8005fb4:	4b0f      	ldr	r3, [pc, #60]	; (8005ff4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005fb6:	689b      	ldr	r3, [r3, #8]
 8005fb8:	4a0e      	ldr	r2, [pc, #56]	; (8005ff4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005fba:	f423 13f8 	bic.w	r3, r3, #2031616	; 0x1f0000
 8005fbe:	6093      	str	r3, [r2, #8]
 8005fc0:	4b0c      	ldr	r3, [pc, #48]	; (8005ff4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005fc2:	6f1a      	ldr	r2, [r3, #112]	; 0x70
 8005fc4:	687b      	ldr	r3, [r7, #4]
 8005fc6:	691b      	ldr	r3, [r3, #16]
 8005fc8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8005fcc:	4909      	ldr	r1, [pc, #36]	; (8005ff4 <HAL_RCCEx_PeriphCLKConfig+0x1d0>)
 8005fce:	4313      	orrs	r3, r2
 8005fd0:	670b      	str	r3, [r1, #112]	; 0x70
  }
#if defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F411xE)
  /*---------------------------- TIM configuration ---------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == (RCC_PERIPHCLK_TIM))
 8005fd2:	687b      	ldr	r3, [r7, #4]
 8005fd4:	681b      	ldr	r3, [r3, #0]
 8005fd6:	f003 0308 	and.w	r3, r3, #8
 8005fda:	2b00      	cmp	r3, #0
 8005fdc:	d003      	beq.n	8005fe6 <HAL_RCCEx_PeriphCLKConfig+0x1c2>
  {
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	7d1a      	ldrb	r2, [r3, #20]
 8005fe2:	4b07      	ldr	r3, [pc, #28]	; (8006000 <HAL_RCCEx_PeriphCLKConfig+0x1dc>)
 8005fe4:	601a      	str	r2, [r3, #0]
  }
#endif /* STM32F401xC || STM32F401xE || STM32F411xE */
  return HAL_OK;
 8005fe6:	2300      	movs	r3, #0
}
 8005fe8:	4618      	mov	r0, r3
 8005fea:	3718      	adds	r7, #24
 8005fec:	46bd      	mov	sp, r7
 8005fee:	bd80      	pop	{r7, pc}
 8005ff0:	42470068 	.word	0x42470068
 8005ff4:	40023800 	.word	0x40023800
 8005ff8:	40007000 	.word	0x40007000
 8005ffc:	42470e40 	.word	0x42470e40
 8006000:	424711e0 	.word	0x424711e0

08006004 <HAL_RCC_DeInit>:
  *            - Peripheral clocks
  *            - LSI, LSE and RTC clocks
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_DeInit(void)
{
 8006004:	b580      	push	{r7, lr}
 8006006:	b082      	sub	sp, #8
 8006008:	af00      	add	r7, sp, #0
  uint32_t tickstart;

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 800600a:	f7fd ffbd 	bl	8003f88 <HAL_GetTick>
 800600e:	6078      	str	r0, [r7, #4]

  /* Set HSION bit to the reset value */
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8006010:	4b5d      	ldr	r3, [pc, #372]	; (8006188 <HAL_RCC_DeInit+0x184>)
 8006012:	681b      	ldr	r3, [r3, #0]
 8006014:	4a5c      	ldr	r2, [pc, #368]	; (8006188 <HAL_RCC_DeInit+0x184>)
 8006016:	f043 0301 	orr.w	r3, r3, #1
 800601a:	6013      	str	r3, [r2, #0]

  /* Wait till HSI is ready */
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 800601c:	e008      	b.n	8006030 <HAL_RCC_DeInit+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800601e:	f7fd ffb3 	bl	8003f88 <HAL_GetTick>
 8006022:	4602      	mov	r2, r0
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	1ad3      	subs	r3, r2, r3
 8006028:	2b02      	cmp	r3, #2
 800602a:	d901      	bls.n	8006030 <HAL_RCC_DeInit+0x2c>
    {
      return HAL_TIMEOUT;
 800602c:	2303      	movs	r3, #3
 800602e:	e0a7      	b.n	8006180 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == RESET)
 8006030:	4b55      	ldr	r3, [pc, #340]	; (8006188 <HAL_RCC_DeInit+0x184>)
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	f003 0302 	and.w	r3, r3, #2
 8006038:	2b00      	cmp	r3, #0
 800603a:	d0f0      	beq.n	800601e <HAL_RCC_DeInit+0x1a>
    }
  }

  /* Set HSITRIM[4:0] bits to the reset value */
  SET_BIT(RCC->CR, RCC_CR_HSITRIM_4);
 800603c:	4b52      	ldr	r3, [pc, #328]	; (8006188 <HAL_RCC_DeInit+0x184>)
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	4a51      	ldr	r2, [pc, #324]	; (8006188 <HAL_RCC_DeInit+0x184>)
 8006042:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006046:	6013      	str	r3, [r2, #0]

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8006048:	f7fd ff9e 	bl	8003f88 <HAL_GetTick>
 800604c:	6078      	str	r0, [r7, #4]

  /* Reset CFGR register */
  CLEAR_REG(RCC->CFGR);
 800604e:	4b4e      	ldr	r3, [pc, #312]	; (8006188 <HAL_RCC_DeInit+0x184>)
 8006050:	2200      	movs	r2, #0
 8006052:	609a      	str	r2, [r3, #8]

  /* Wait till clock switch is ready */
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 8006054:	e00a      	b.n	800606c <HAL_RCC_DeInit+0x68>
  {
    if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006056:	f7fd ff97 	bl	8003f88 <HAL_GetTick>
 800605a:	4602      	mov	r2, r0
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	1ad3      	subs	r3, r2, r3
 8006060:	f241 3288 	movw	r2, #5000	; 0x1388
 8006064:	4293      	cmp	r3, r2
 8006066:	d901      	bls.n	800606c <HAL_RCC_DeInit+0x68>
    {
      return HAL_TIMEOUT;
 8006068:	2303      	movs	r3, #3
 800606a:	e089      	b.n	8006180 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CFGR, RCC_CFGR_SWS) != RESET)
 800606c:	4b46      	ldr	r3, [pc, #280]	; (8006188 <HAL_RCC_DeInit+0x184>)
 800606e:	689b      	ldr	r3, [r3, #8]
 8006070:	f003 030c 	and.w	r3, r3, #12
 8006074:	2b00      	cmp	r3, #0
 8006076:	d1ee      	bne.n	8006056 <HAL_RCC_DeInit+0x52>
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 8006078:	f7fd ff86 	bl	8003f88 <HAL_GetTick>
 800607c:	6078      	str	r0, [r7, #4]

  /* Clear HSEON, HSEBYP and CSSON bits */
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON | RCC_CR_HSEBYP | RCC_CR_CSSON);
 800607e:	4b42      	ldr	r3, [pc, #264]	; (8006188 <HAL_RCC_DeInit+0x184>)
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	4a41      	ldr	r2, [pc, #260]	; (8006188 <HAL_RCC_DeInit+0x184>)
 8006084:	f423 2350 	bic.w	r3, r3, #851968	; 0xd0000
 8006088:	6013      	str	r3, [r2, #0]

  /* Wait till HSE is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 800608a:	e008      	b.n	800609e <HAL_RCC_DeInit+0x9a>
  {
    if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800608c:	f7fd ff7c 	bl	8003f88 <HAL_GetTick>
 8006090:	4602      	mov	r2, r0
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	1ad3      	subs	r3, r2, r3
 8006096:	2b64      	cmp	r3, #100	; 0x64
 8006098:	d901      	bls.n	800609e <HAL_RCC_DeInit+0x9a>
    {
      return HAL_TIMEOUT;
 800609a:	2303      	movs	r3, #3
 800609c:	e070      	b.n	8006180 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != RESET)
 800609e:	4b3a      	ldr	r3, [pc, #232]	; (8006188 <HAL_RCC_DeInit+0x184>)
 80060a0:	681b      	ldr	r3, [r3, #0]
 80060a2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80060a6:	2b00      	cmp	r3, #0
 80060a8:	d1f0      	bne.n	800608c <HAL_RCC_DeInit+0x88>
    }
  }

  /* Get Start Tick */
  tickstart = HAL_GetTick();
 80060aa:	f7fd ff6d 	bl	8003f88 <HAL_GetTick>
 80060ae:	6078      	str	r0, [r7, #4]

  /* Clear PLLON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 80060b0:	4b35      	ldr	r3, [pc, #212]	; (8006188 <HAL_RCC_DeInit+0x184>)
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	4a34      	ldr	r2, [pc, #208]	; (8006188 <HAL_RCC_DeInit+0x184>)
 80060b6:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80060ba:	6013      	str	r3, [r2, #0]

  /* Wait till PLL is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 80060bc:	e008      	b.n	80060d0 <HAL_RCC_DeInit+0xcc>
  {
    if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80060be:	f7fd ff63 	bl	8003f88 <HAL_GetTick>
 80060c2:	4602      	mov	r2, r0
 80060c4:	687b      	ldr	r3, [r7, #4]
 80060c6:	1ad3      	subs	r3, r2, r3
 80060c8:	2b02      	cmp	r3, #2
 80060ca:	d901      	bls.n	80060d0 <HAL_RCC_DeInit+0xcc>
    {
      return HAL_TIMEOUT;
 80060cc:	2303      	movs	r3, #3
 80060ce:	e057      	b.n	8006180 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != RESET)
 80060d0:	4b2d      	ldr	r3, [pc, #180]	; (8006188 <HAL_RCC_DeInit+0x184>)
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80060d8:	2b00      	cmp	r3, #0
 80060da:	d1f0      	bne.n	80060be <HAL_RCC_DeInit+0xba>
    }
  }

#if defined(RCC_PLLI2S_SUPPORT)
  /* Get Start Tick */
  tickstart = HAL_GetTick();
 80060dc:	f7fd ff54 	bl	8003f88 <HAL_GetTick>
 80060e0:	6078      	str	r0, [r7, #4]

  /* Reset PLLI2SON bit */
  CLEAR_BIT(RCC->CR, RCC_CR_PLLI2SON);
 80060e2:	4b29      	ldr	r3, [pc, #164]	; (8006188 <HAL_RCC_DeInit+0x184>)
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	4a28      	ldr	r2, [pc, #160]	; (8006188 <HAL_RCC_DeInit+0x184>)
 80060e8:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 80060ec:	6013      	str	r3, [r2, #0]

  /* Wait till PLLI2S is disabled */
  while (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
 80060ee:	e008      	b.n	8006102 <HAL_RCC_DeInit+0xfe>
  {
    if ((HAL_GetTick() - tickstart) > PLLI2S_TIMEOUT_VALUE)
 80060f0:	f7fd ff4a 	bl	8003f88 <HAL_GetTick>
 80060f4:	4602      	mov	r2, r0
 80060f6:	687b      	ldr	r3, [r7, #4]
 80060f8:	1ad3      	subs	r3, r2, r3
 80060fa:	2b02      	cmp	r3, #2
 80060fc:	d901      	bls.n	8006102 <HAL_RCC_DeInit+0xfe>
    {
      return HAL_TIMEOUT;
 80060fe:	2303      	movs	r3, #3
 8006100:	e03e      	b.n	8006180 <HAL_RCC_DeInit+0x17c>
  while (READ_BIT(RCC->CR, RCC_CR_PLLI2SRDY) != RESET)
 8006102:	4b21      	ldr	r3, [pc, #132]	; (8006188 <HAL_RCC_DeInit+0x184>)
 8006104:	681b      	ldr	r3, [r3, #0]
 8006106:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800610a:	2b00      	cmp	r3, #0
 800610c:	d1f0      	bne.n	80060f0 <HAL_RCC_DeInit+0xec>
    defined(STM32F423xx) || defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx)
  RCC->PLLCFGR = RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_2 | RCC_PLLCFGR_PLLR_1;
#elif defined(STM32F410Tx) || defined(STM32F410Cx) || defined(STM32F410Rx)
  RCC->PLLCFGR = RCC_PLLCFGR_PLLR_0 | RCC_PLLCFGR_PLLR_1 | RCC_PLLCFGR_PLLR_2 | RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_0 | RCC_PLLCFGR_PLLQ_1 | RCC_PLLCFGR_PLLQ_2 | RCC_PLLCFGR_PLLQ_3;
#else
  RCC->PLLCFGR = RCC_PLLCFGR_PLLM_4 | RCC_PLLCFGR_PLLN_6 | RCC_PLLCFGR_PLLN_7 | RCC_PLLCFGR_PLLQ_2;
 800610e:	4b1e      	ldr	r3, [pc, #120]	; (8006188 <HAL_RCC_DeInit+0x184>)
 8006110:	4a1e      	ldr	r2, [pc, #120]	; (800618c <HAL_RCC_DeInit+0x188>)
 8006112:	605a      	str	r2, [r3, #4]
#elif defined(STM32F401xC) || defined(STM32F401xE) || defined(STM32F405xx) || defined(STM32F415xx) || defined(STM32F407xx) || defined(STM32F417xx)
  RCC->PLLI2SCFGR = RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SR_1;
#elif defined(STM32F427xx) || defined(STM32F437xx) || defined(STM32F429xx) || defined(STM32F439xx) || defined(STM32F469xx) || defined(STM32F479xx)
  RCC->PLLI2SCFGR = RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SQ_2 | RCC_PLLI2SCFGR_PLLI2SR_1;
#elif defined(STM32F411xE)
  RCC->PLLI2SCFGR = RCC_PLLI2SCFGR_PLLI2SM_4 | RCC_PLLI2SCFGR_PLLI2SN_6 | RCC_PLLI2SCFGR_PLLI2SN_7 | RCC_PLLI2SCFGR_PLLI2SR_1;
 8006114:	4b1c      	ldr	r3, [pc, #112]	; (8006188 <HAL_RCC_DeInit+0x184>)
 8006116:	4a1e      	ldr	r2, [pc, #120]	; (8006190 <HAL_RCC_DeInit+0x18c>)
 8006118:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
#elif defined(STM32F446xx)
  RCC->PLLSAICFGR = RCC_PLLSAICFGR_PLLSAIM_4 | RCC_PLLSAICFGR_PLLSAIN_6 | RCC_PLLSAICFGR_PLLSAIN_7 | RCC_PLLSAICFGR_PLLSAIQ_2;
#endif /* STM32F427xx || STM32F429xx || STM32F437xx || STM32F439xx || STM32F469xx || STM32F479xx */

  /* Disable all interrupts */
  CLEAR_BIT(RCC->CIR, RCC_CIR_LSIRDYIE | RCC_CIR_LSERDYIE | RCC_CIR_HSIRDYIE | RCC_CIR_HSERDYIE | RCC_CIR_PLLRDYIE);
 800611c:	4b1a      	ldr	r3, [pc, #104]	; (8006188 <HAL_RCC_DeInit+0x184>)
 800611e:	68db      	ldr	r3, [r3, #12]
 8006120:	4a19      	ldr	r2, [pc, #100]	; (8006188 <HAL_RCC_DeInit+0x184>)
 8006122:	f423 53f8 	bic.w	r3, r3, #7936	; 0x1f00
 8006126:	60d3      	str	r3, [r2, #12]

#if defined(RCC_CIR_PLLI2SRDYIE)
  CLEAR_BIT(RCC->CIR, RCC_CIR_PLLI2SRDYIE);
 8006128:	4b17      	ldr	r3, [pc, #92]	; (8006188 <HAL_RCC_DeInit+0x184>)
 800612a:	68db      	ldr	r3, [r3, #12]
 800612c:	4a16      	ldr	r2, [pc, #88]	; (8006188 <HAL_RCC_DeInit+0x184>)
 800612e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006132:	60d3      	str	r3, [r2, #12]
#if defined(RCC_CIR_PLLSAIRDYIE)
  CLEAR_BIT(RCC->CIR, RCC_CIR_PLLSAIRDYIE);
#endif /* RCC_CIR_PLLSAIRDYIE */

  /* Clear all interrupt flags */
  SET_BIT(RCC->CIR, RCC_CIR_LSIRDYC | RCC_CIR_LSERDYC | RCC_CIR_HSIRDYC | RCC_CIR_HSERDYC | RCC_CIR_PLLRDYC | RCC_CIR_CSSC);
 8006134:	4b14      	ldr	r3, [pc, #80]	; (8006188 <HAL_RCC_DeInit+0x184>)
 8006136:	68db      	ldr	r3, [r3, #12]
 8006138:	4a13      	ldr	r2, [pc, #76]	; (8006188 <HAL_RCC_DeInit+0x184>)
 800613a:	f443 031f 	orr.w	r3, r3, #10420224	; 0x9f0000
 800613e:	60d3      	str	r3, [r2, #12]

#if defined(RCC_CIR_PLLI2SRDYC)
  SET_BIT(RCC->CIR, RCC_CIR_PLLI2SRDYC);
 8006140:	4b11      	ldr	r3, [pc, #68]	; (8006188 <HAL_RCC_DeInit+0x184>)
 8006142:	68db      	ldr	r3, [r3, #12]
 8006144:	4a10      	ldr	r2, [pc, #64]	; (8006188 <HAL_RCC_DeInit+0x184>)
 8006146:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 800614a:	60d3      	str	r3, [r2, #12]
#if defined(RCC_CIR_PLLSAIRDYC)
  SET_BIT(RCC->CIR, RCC_CIR_PLLSAIRDYC);
#endif /* RCC_CIR_PLLSAIRDYC */

  /* Clear LSION bit */
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 800614c:	4b0e      	ldr	r3, [pc, #56]	; (8006188 <HAL_RCC_DeInit+0x184>)
 800614e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8006150:	4a0d      	ldr	r2, [pc, #52]	; (8006188 <HAL_RCC_DeInit+0x184>)
 8006152:	f023 0301 	bic.w	r3, r3, #1
 8006156:	6753      	str	r3, [r2, #116]	; 0x74

  /* Reset all CSR flags */
  SET_BIT(RCC->CSR, RCC_CSR_RMVF);
 8006158:	4b0b      	ldr	r3, [pc, #44]	; (8006188 <HAL_RCC_DeInit+0x184>)
 800615a:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 800615c:	4a0a      	ldr	r2, [pc, #40]	; (8006188 <HAL_RCC_DeInit+0x184>)
 800615e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8006162:	6753      	str	r3, [r2, #116]	; 0x74

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HSI_VALUE;
 8006164:	4b0b      	ldr	r3, [pc, #44]	; (8006194 <HAL_RCC_DeInit+0x190>)
 8006166:	4a0c      	ldr	r2, [pc, #48]	; (8006198 <HAL_RCC_DeInit+0x194>)
 8006168:	601a      	str	r2, [r3, #0]

  /* Adapt Systick interrupt period */
  if(HAL_InitTick(uwTickPrio) != HAL_OK)
 800616a:	4b0c      	ldr	r3, [pc, #48]	; (800619c <HAL_RCC_DeInit+0x198>)
 800616c:	681b      	ldr	r3, [r3, #0]
 800616e:	4618      	mov	r0, r3
 8006170:	f7fd fec6 	bl	8003f00 <HAL_InitTick>
 8006174:	4603      	mov	r3, r0
 8006176:	2b00      	cmp	r3, #0
 8006178:	d001      	beq.n	800617e <HAL_RCC_DeInit+0x17a>
  {
    return HAL_ERROR;
 800617a:	2301      	movs	r3, #1
 800617c:	e000      	b.n	8006180 <HAL_RCC_DeInit+0x17c>
  }
  else
  {
    return HAL_OK;
 800617e:	2300      	movs	r3, #0
  }
}
 8006180:	4618      	mov	r0, r3
 8006182:	3708      	adds	r7, #8
 8006184:	46bd      	mov	sp, r7
 8006186:	bd80      	pop	{r7, pc}
 8006188:	40023800 	.word	0x40023800
 800618c:	04003010 	.word	0x04003010
 8006190:	20003010 	.word	0x20003010
 8006194:	2000000c 	.word	0x2000000c
 8006198:	00f42400 	.word	0x00f42400
 800619c:	20000270 	.word	0x20000270

080061a0 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80061a0:	b580      	push	{r7, lr}
 80061a2:	b082      	sub	sp, #8
 80061a4:	af00      	add	r7, sp, #0
 80061a6:	6078      	str	r0, [r7, #4]
  /* Check the RTC peripheral state */
  if(hrtc == NULL)
 80061a8:	687b      	ldr	r3, [r7, #4]
 80061aa:	2b00      	cmp	r3, #0
 80061ac:	d101      	bne.n	80061b2 <HAL_RTC_Init+0x12>
  {
     return HAL_ERROR;
 80061ae:	2301      	movs	r3, #1
 80061b0:	e083      	b.n	80062ba <HAL_RTC_Init+0x11a>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else
  if(hrtc->State == HAL_RTC_STATE_RESET)
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	7f5b      	ldrb	r3, [r3, #29]
 80061b6:	b2db      	uxtb	r3, r3
 80061b8:	2b00      	cmp	r3, #0
 80061ba:	d105      	bne.n	80061c8 <HAL_RTC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 80061bc:	687b      	ldr	r3, [r7, #4]
 80061be:	2200      	movs	r2, #0
 80061c0:	771a      	strb	r2, [r3, #28]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 80061c2:	6878      	ldr	r0, [r7, #4]
 80061c4:	f7fc ff5e 	bl	8003084 <HAL_RTC_MspInit>
  }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 80061c8:	687b      	ldr	r3, [r7, #4]
 80061ca:	2202      	movs	r2, #2
 80061cc:	775a      	strb	r2, [r3, #29]

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80061ce:	687b      	ldr	r3, [r7, #4]
 80061d0:	681b      	ldr	r3, [r3, #0]
 80061d2:	22ca      	movs	r2, #202	; 0xca
 80061d4:	625a      	str	r2, [r3, #36]	; 0x24
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	2253      	movs	r2, #83	; 0x53
 80061dc:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set Initialization mode */
  if(RTC_EnterInitMode(hrtc) != HAL_OK)
 80061de:	6878      	ldr	r0, [r7, #4]
 80061e0:	f000 f897 	bl	8006312 <RTC_EnterInitMode>
 80061e4:	4603      	mov	r3, r0
 80061e6:	2b00      	cmp	r3, #0
 80061e8:	d008      	beq.n	80061fc <HAL_RTC_Init+0x5c>
  {
    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	22ff      	movs	r2, #255	; 0xff
 80061f0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_ERROR;
 80061f2:	687b      	ldr	r3, [r7, #4]
 80061f4:	2204      	movs	r2, #4
 80061f6:	775a      	strb	r2, [r3, #29]

    return HAL_ERROR;
 80061f8:	2301      	movs	r3, #1
 80061fa:	e05e      	b.n	80062ba <HAL_RTC_Init+0x11a>
  }
  else
  {
    /* Clear RTC_CR FMT, OSEL and POL Bits */
    hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 80061fc:	687b      	ldr	r3, [r7, #4]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	689b      	ldr	r3, [r3, #8]
 8006202:	687a      	ldr	r2, [r7, #4]
 8006204:	6812      	ldr	r2, [r2, #0]
 8006206:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 800620a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800620e:	6093      	str	r3, [r2, #8]
    /* Set RTC_CR register */
    hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	681b      	ldr	r3, [r3, #0]
 8006214:	6899      	ldr	r1, [r3, #8]
 8006216:	687b      	ldr	r3, [r7, #4]
 8006218:	685a      	ldr	r2, [r3, #4]
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	691b      	ldr	r3, [r3, #16]
 800621e:	431a      	orrs	r2, r3
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	695b      	ldr	r3, [r3, #20]
 8006224:	431a      	orrs	r2, r3
 8006226:	687b      	ldr	r3, [r7, #4]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	430a      	orrs	r2, r1
 800622c:	609a      	str	r2, [r3, #8]

    /* Configure the RTC PRER */
    hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800622e:	687b      	ldr	r3, [r7, #4]
 8006230:	681b      	ldr	r3, [r3, #0]
 8006232:	687a      	ldr	r2, [r7, #4]
 8006234:	68d2      	ldr	r2, [r2, #12]
 8006236:	611a      	str	r2, [r3, #16]
    hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << 16U);
 8006238:	687b      	ldr	r3, [r7, #4]
 800623a:	681b      	ldr	r3, [r3, #0]
 800623c:	6919      	ldr	r1, [r3, #16]
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	689b      	ldr	r3, [r3, #8]
 8006242:	041a      	lsls	r2, r3, #16
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	681b      	ldr	r3, [r3, #0]
 8006248:	430a      	orrs	r2, r1
 800624a:	611a      	str	r2, [r3, #16]

    /* Exit Initialization mode */
    hrtc->Instance->ISR &= (uint32_t)~RTC_ISR_INIT;
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	68da      	ldr	r2, [r3, #12]
 8006252:	687b      	ldr	r3, [r7, #4]
 8006254:	681b      	ldr	r3, [r3, #0]
 8006256:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800625a:	60da      	str	r2, [r3, #12]

    /* If  CR_BYPSHAD bit = 0, wait for synchro else this check is not needed */
    if((hrtc->Instance->CR & RTC_CR_BYPSHAD) == RESET)
 800625c:	687b      	ldr	r3, [r7, #4]
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	689b      	ldr	r3, [r3, #8]
 8006262:	f003 0320 	and.w	r3, r3, #32
 8006266:	2b00      	cmp	r3, #0
 8006268:	d10e      	bne.n	8006288 <HAL_RTC_Init+0xe8>
    {
      if(HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800626a:	6878      	ldr	r0, [r7, #4]
 800626c:	f000 f829 	bl	80062c2 <HAL_RTC_WaitForSynchro>
 8006270:	4603      	mov	r3, r0
 8006272:	2b00      	cmp	r3, #0
 8006274:	d008      	beq.n	8006288 <HAL_RTC_Init+0xe8>
      {
        /* Enable the write protection for RTC registers */
        __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8006276:	687b      	ldr	r3, [r7, #4]
 8006278:	681b      	ldr	r3, [r3, #0]
 800627a:	22ff      	movs	r2, #255	; 0xff
 800627c:	625a      	str	r2, [r3, #36]	; 0x24

        hrtc->State = HAL_RTC_STATE_ERROR;
 800627e:	687b      	ldr	r3, [r7, #4]
 8006280:	2204      	movs	r2, #4
 8006282:	775a      	strb	r2, [r3, #29]

        return HAL_ERROR;
 8006284:	2301      	movs	r3, #1
 8006286:	e018      	b.n	80062ba <HAL_RTC_Init+0x11a>
      }
    }

    hrtc->Instance->TAFCR &= (uint32_t)~RTC_TAFCR_ALARMOUTTYPE;
 8006288:	687b      	ldr	r3, [r7, #4]
 800628a:	681b      	ldr	r3, [r3, #0]
 800628c:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800628e:	687b      	ldr	r3, [r7, #4]
 8006290:	681b      	ldr	r3, [r3, #0]
 8006292:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8006296:	641a      	str	r2, [r3, #64]	; 0x40
    hrtc->Instance->TAFCR |= (uint32_t)(hrtc->Init.OutPutType);
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	6c19      	ldr	r1, [r3, #64]	; 0x40
 800629e:	687b      	ldr	r3, [r7, #4]
 80062a0:	699a      	ldr	r2, [r3, #24]
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	430a      	orrs	r2, r1
 80062a8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80062aa:	687b      	ldr	r3, [r7, #4]
 80062ac:	681b      	ldr	r3, [r3, #0]
 80062ae:	22ff      	movs	r2, #255	; 0xff
 80062b0:	625a      	str	r2, [r3, #36]	; 0x24

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_READY;
 80062b2:	687b      	ldr	r3, [r7, #4]
 80062b4:	2201      	movs	r2, #1
 80062b6:	775a      	strb	r2, [r3, #29]

    return HAL_OK;
 80062b8:	2300      	movs	r3, #0
  }
}
 80062ba:	4618      	mov	r0, r3
 80062bc:	3708      	adds	r7, #8
 80062be:	46bd      	mov	sp, r7
 80062c0:	bd80      	pop	{r7, pc}

080062c2 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef* hrtc)
{
 80062c2:	b580      	push	{r7, lr}
 80062c4:	b084      	sub	sp, #16
 80062c6:	af00      	add	r7, sp, #0
 80062c8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 80062ca:	2300      	movs	r3, #0
 80062cc:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag */
  hrtc->Instance->ISR &= (uint32_t)RTC_RSF_MASK;
 80062ce:	687b      	ldr	r3, [r7, #4]
 80062d0:	681b      	ldr	r3, [r3, #0]
 80062d2:	68da      	ldr	r2, [r3, #12]
 80062d4:	687b      	ldr	r3, [r7, #4]
 80062d6:	681b      	ldr	r3, [r3, #0]
 80062d8:	f022 02a0 	bic.w	r2, r2, #160	; 0xa0
 80062dc:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 80062de:	f7fd fe53 	bl	8003f88 <HAL_GetTick>
 80062e2:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 80062e4:	e009      	b.n	80062fa <HAL_RTC_WaitForSynchro+0x38>
  {
    if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 80062e6:	f7fd fe4f 	bl	8003f88 <HAL_GetTick>
 80062ea:	4602      	mov	r2, r0
 80062ec:	68fb      	ldr	r3, [r7, #12]
 80062ee:	1ad3      	subs	r3, r2, r3
 80062f0:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80062f4:	d901      	bls.n	80062fa <HAL_RTC_WaitForSynchro+0x38>
    {
      return HAL_TIMEOUT;
 80062f6:	2303      	movs	r3, #3
 80062f8:	e007      	b.n	800630a <HAL_RTC_WaitForSynchro+0x48>
  while((hrtc->Instance->ISR & RTC_ISR_RSF) == (uint32_t)RESET)
 80062fa:	687b      	ldr	r3, [r7, #4]
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	68db      	ldr	r3, [r3, #12]
 8006300:	f003 0320 	and.w	r3, r3, #32
 8006304:	2b00      	cmp	r3, #0
 8006306:	d0ee      	beq.n	80062e6 <HAL_RTC_WaitForSynchro+0x24>
    }
  }

  return HAL_OK;
 8006308:	2300      	movs	r3, #0
}
 800630a:	4618      	mov	r0, r3
 800630c:	3710      	adds	r7, #16
 800630e:	46bd      	mov	sp, r7
 8006310:	bd80      	pop	{r7, pc}

08006312 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef* hrtc)
{
 8006312:	b580      	push	{r7, lr}
 8006314:	b084      	sub	sp, #16
 8006316:	af00      	add	r7, sp, #0
 8006318:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800631a:	2300      	movs	r3, #0
 800631c:	60fb      	str	r3, [r7, #12]

  /* Check if the Initialization mode is set */
  if((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800631e:	687b      	ldr	r3, [r7, #4]
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	68db      	ldr	r3, [r3, #12]
 8006324:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006328:	2b00      	cmp	r3, #0
 800632a:	d119      	bne.n	8006360 <RTC_EnterInitMode+0x4e>
  {
    /* Set the Initialization mode */
    hrtc->Instance->ISR = (uint32_t)RTC_INIT_MASK;
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	f04f 32ff 	mov.w	r2, #4294967295
 8006334:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 8006336:	f7fd fe27 	bl	8003f88 <HAL_GetTick>
 800633a:	60f8      	str	r0, [r7, #12]

    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 800633c:	e009      	b.n	8006352 <RTC_EnterInitMode+0x40>
    {
      if((HAL_GetTick() - tickstart ) > RTC_TIMEOUT_VALUE)
 800633e:	f7fd fe23 	bl	8003f88 <HAL_GetTick>
 8006342:	4602      	mov	r2, r0
 8006344:	68fb      	ldr	r3, [r7, #12]
 8006346:	1ad3      	subs	r3, r2, r3
 8006348:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800634c:	d901      	bls.n	8006352 <RTC_EnterInitMode+0x40>
      {
        return HAL_TIMEOUT;
 800634e:	2303      	movs	r3, #3
 8006350:	e007      	b.n	8006362 <RTC_EnterInitMode+0x50>
    while((hrtc->Instance->ISR & RTC_ISR_INITF) == (uint32_t)RESET)
 8006352:	687b      	ldr	r3, [r7, #4]
 8006354:	681b      	ldr	r3, [r3, #0]
 8006356:	68db      	ldr	r3, [r3, #12]
 8006358:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800635c:	2b00      	cmp	r3, #0
 800635e:	d0ee      	beq.n	800633e <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return HAL_OK;
 8006360:	2300      	movs	r3, #0
}
 8006362:	4618      	mov	r0, r3
 8006364:	3710      	adds	r7, #16
 8006366:	46bd      	mov	sp, r7
 8006368:	bd80      	pop	{r7, pc}

0800636a <HAL_RTCEx_BKUPWrite>:
  *                                 specify the register.
  * @param  Data Data to be written in the specified RTC Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 800636a:	b480      	push	{r7}
 800636c:	b087      	sub	sp, #28
 800636e:	af00      	add	r7, sp, #0
 8006370:	60f8      	str	r0, [r7, #12]
 8006372:	60b9      	str	r1, [r7, #8]
 8006374:	607a      	str	r2, [r7, #4]
  uint32_t tmp = 0U;
 8006376:	2300      	movs	r3, #0
 8006378:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t)&(hrtc->Instance->BKP0R);
 800637a:	68fb      	ldr	r3, [r7, #12]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	3350      	adds	r3, #80	; 0x50
 8006380:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 8006382:	68bb      	ldr	r3, [r7, #8]
 8006384:	009b      	lsls	r3, r3, #2
 8006386:	697a      	ldr	r2, [r7, #20]
 8006388:	4413      	add	r3, r2
 800638a:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 800638c:	697b      	ldr	r3, [r7, #20]
 800638e:	687a      	ldr	r2, [r7, #4]
 8006390:	601a      	str	r2, [r3, #0]
}
 8006392:	bf00      	nop
 8006394:	371c      	adds	r7, #28
 8006396:	46bd      	mov	sp, r7
 8006398:	f85d 7b04 	ldr.w	r7, [sp], #4
 800639c:	4770      	bx	lr

0800639e <HAL_RTCEx_BKUPRead>:
  *          This parameter can be: RTC_BKP_DRx where x can be from 0 to 19 to
  *                                 specify the register.
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 800639e:	b480      	push	{r7}
 80063a0:	b085      	sub	sp, #20
 80063a2:	af00      	add	r7, sp, #0
 80063a4:	6078      	str	r0, [r7, #4]
 80063a6:	6039      	str	r1, [r7, #0]
  uint32_t tmp = 0U;
 80063a8:	2300      	movs	r3, #0
 80063aa:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t)&(hrtc->Instance->BKP0R);
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	681b      	ldr	r3, [r3, #0]
 80063b0:	3350      	adds	r3, #80	; 0x50
 80063b2:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 80063b4:	683b      	ldr	r3, [r7, #0]
 80063b6:	009b      	lsls	r3, r3, #2
 80063b8:	68fa      	ldr	r2, [r7, #12]
 80063ba:	4413      	add	r3, r2
 80063bc:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 80063be:	68fb      	ldr	r3, [r7, #12]
 80063c0:	681b      	ldr	r3, [r3, #0]
}
 80063c2:	4618      	mov	r0, r3
 80063c4:	3714      	adds	r7, #20
 80063c6:	46bd      	mov	sp, r7
 80063c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063cc:	4770      	bx	lr

080063ce <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80063ce:	b580      	push	{r7, lr}
 80063d0:	b082      	sub	sp, #8
 80063d2:	af00      	add	r7, sp, #0
 80063d4:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80063d6:	687b      	ldr	r3, [r7, #4]
 80063d8:	2b00      	cmp	r3, #0
 80063da:	d101      	bne.n	80063e0 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80063dc:	2301      	movs	r3, #1
 80063de:	e03f      	b.n	8006460 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80063e0:	687b      	ldr	r3, [r7, #4]
 80063e2:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80063e6:	b2db      	uxtb	r3, r3
 80063e8:	2b00      	cmp	r3, #0
 80063ea:	d106      	bne.n	80063fa <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	2200      	movs	r2, #0
 80063f0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80063f4:	6878      	ldr	r0, [r7, #4]
 80063f6:	f7fd f873 	bl	80034e0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	2224      	movs	r2, #36	; 0x24
 80063fe:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	68da      	ldr	r2, [r3, #12]
 8006408:	687b      	ldr	r3, [r7, #4]
 800640a:	681b      	ldr	r3, [r3, #0]
 800640c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006410:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006412:	6878      	ldr	r0, [r7, #4]
 8006414:	f000 fc90 	bl	8006d38 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006418:	687b      	ldr	r3, [r7, #4]
 800641a:	681b      	ldr	r3, [r3, #0]
 800641c:	691a      	ldr	r2, [r3, #16]
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8006426:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006428:	687b      	ldr	r3, [r7, #4]
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	695a      	ldr	r2, [r3, #20]
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	681b      	ldr	r3, [r3, #0]
 8006432:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8006436:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	68da      	ldr	r2, [r3, #12]
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	681b      	ldr	r3, [r3, #0]
 8006442:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006446:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	2200      	movs	r2, #0
 800644c:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_READY;
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	2220      	movs	r2, #32
 8006452:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_READY;
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	2220      	movs	r2, #32
 800645a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  return HAL_OK;
 800645e:	2300      	movs	r3, #0
}
 8006460:	4618      	mov	r0, r3
 8006462:	3708      	adds	r7, #8
 8006464:	46bd      	mov	sp, r7
 8006466:	bd80      	pop	{r7, pc}

08006468 <HAL_UART_DeInit>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DeInit(UART_HandleTypeDef *huart)
{
 8006468:	b580      	push	{r7, lr}
 800646a:	b082      	sub	sp, #8
 800646c:	af00      	add	r7, sp, #0
 800646e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	2b00      	cmp	r3, #0
 8006474:	d101      	bne.n	800647a <HAL_UART_DeInit+0x12>
  {
    return HAL_ERROR;
 8006476:	2301      	movs	r3, #1
 8006478:	e01e      	b.n	80064b8 <HAL_UART_DeInit+0x50>
  }

  /* Check the parameters */
  assert_param(IS_UART_INSTANCE(huart->Instance));

  huart->gState = HAL_UART_STATE_BUSY;
 800647a:	687b      	ldr	r3, [r7, #4]
 800647c:	2224      	movs	r2, #36	; 0x24
 800647e:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 8006482:	687b      	ldr	r3, [r7, #4]
 8006484:	681b      	ldr	r3, [r3, #0]
 8006486:	68da      	ldr	r2, [r3, #12]
 8006488:	687b      	ldr	r3, [r7, #4]
 800648a:	681b      	ldr	r3, [r3, #0]
 800648c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006490:	60da      	str	r2, [r3, #12]
  }
  /* DeInit the low level hardware */
  huart->MspDeInitCallback(huart);
#else
  /* DeInit the low level hardware */
  HAL_UART_MspDeInit(huart);
 8006492:	6878      	ldr	r0, [r7, #4]
 8006494:	f7fd f8fa 	bl	800368c <HAL_UART_MspDeInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	2200      	movs	r2, #0
 800649c:	63da      	str	r2, [r3, #60]	; 0x3c
  huart->gState = HAL_UART_STATE_RESET;
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	2200      	movs	r2, #0
 80064a2:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
  huart->RxState = HAL_UART_STATE_RESET;
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	2200      	movs	r2, #0
 80064aa:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

  /* Process Unlock */
  __HAL_UNLOCK(huart);
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	2200      	movs	r2, #0
 80064b2:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

  return HAL_OK;
 80064b6:	2300      	movs	r3, #0
}
 80064b8:	4618      	mov	r0, r3
 80064ba:	3708      	adds	r7, #8
 80064bc:	46bd      	mov	sp, r7
 80064be:	bd80      	pop	{r7, pc}

080064c0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80064c0:	b580      	push	{r7, lr}
 80064c2:	b088      	sub	sp, #32
 80064c4:	af02      	add	r7, sp, #8
 80064c6:	60f8      	str	r0, [r7, #12]
 80064c8:	60b9      	str	r1, [r7, #8]
 80064ca:	603b      	str	r3, [r7, #0]
 80064cc:	4613      	mov	r3, r2
 80064ce:	80fb      	strh	r3, [r7, #6]
  uint16_t *tmp;
  uint32_t tickstart = 0U;
 80064d0:	2300      	movs	r3, #0
 80064d2:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80064d4:	68fb      	ldr	r3, [r7, #12]
 80064d6:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80064da:	b2db      	uxtb	r3, r3
 80064dc:	2b20      	cmp	r3, #32
 80064de:	f040 8083 	bne.w	80065e8 <HAL_UART_Transmit+0x128>
  {
    if ((pData == NULL) || (Size == 0U))
 80064e2:	68bb      	ldr	r3, [r7, #8]
 80064e4:	2b00      	cmp	r3, #0
 80064e6:	d002      	beq.n	80064ee <HAL_UART_Transmit+0x2e>
 80064e8:	88fb      	ldrh	r3, [r7, #6]
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d101      	bne.n	80064f2 <HAL_UART_Transmit+0x32>
    {
      return  HAL_ERROR;
 80064ee:	2301      	movs	r3, #1
 80064f0:	e07b      	b.n	80065ea <HAL_UART_Transmit+0x12a>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 80064f2:	68fb      	ldr	r3, [r7, #12]
 80064f4:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80064f8:	2b01      	cmp	r3, #1
 80064fa:	d101      	bne.n	8006500 <HAL_UART_Transmit+0x40>
 80064fc:	2302      	movs	r3, #2
 80064fe:	e074      	b.n	80065ea <HAL_UART_Transmit+0x12a>
 8006500:	68fb      	ldr	r3, [r7, #12]
 8006502:	2201      	movs	r2, #1
 8006504:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	2200      	movs	r2, #0
 800650c:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	2221      	movs	r2, #33	; 0x21
 8006512:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    /* Init tickstart for timeout managment */
    tickstart = HAL_GetTick();
 8006516:	f7fd fd37 	bl	8003f88 <HAL_GetTick>
 800651a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800651c:	68fb      	ldr	r3, [r7, #12]
 800651e:	88fa      	ldrh	r2, [r7, #6]
 8006520:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8006522:	68fb      	ldr	r3, [r7, #12]
 8006524:	88fa      	ldrh	r2, [r7, #6]
 8006526:	84da      	strh	r2, [r3, #38]	; 0x26

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8006528:	68fb      	ldr	r3, [r7, #12]
 800652a:	2200      	movs	r2, #0
 800652c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    while (huart->TxXferCount > 0U)
 8006530:	e042      	b.n	80065b8 <HAL_UART_Transmit+0xf8>
    {
      huart->TxXferCount--;
 8006532:	68fb      	ldr	r3, [r7, #12]
 8006534:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006536:	b29b      	uxth	r3, r3
 8006538:	3b01      	subs	r3, #1
 800653a:	b29a      	uxth	r2, r3
 800653c:	68fb      	ldr	r3, [r7, #12]
 800653e:	84da      	strh	r2, [r3, #38]	; 0x26
      if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8006540:	68fb      	ldr	r3, [r7, #12]
 8006542:	689b      	ldr	r3, [r3, #8]
 8006544:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006548:	d122      	bne.n	8006590 <HAL_UART_Transmit+0xd0>
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800654a:	683b      	ldr	r3, [r7, #0]
 800654c:	9300      	str	r3, [sp, #0]
 800654e:	697b      	ldr	r3, [r7, #20]
 8006550:	2200      	movs	r2, #0
 8006552:	2180      	movs	r1, #128	; 0x80
 8006554:	68f8      	ldr	r0, [r7, #12]
 8006556:	f000 fa6d 	bl	8006a34 <UART_WaitOnFlagUntilTimeout>
 800655a:	4603      	mov	r3, r0
 800655c:	2b00      	cmp	r3, #0
 800655e:	d001      	beq.n	8006564 <HAL_UART_Transmit+0xa4>
        {
          return HAL_TIMEOUT;
 8006560:	2303      	movs	r3, #3
 8006562:	e042      	b.n	80065ea <HAL_UART_Transmit+0x12a>
        }
        tmp = (uint16_t *) pData;
 8006564:	68bb      	ldr	r3, [r7, #8]
 8006566:	613b      	str	r3, [r7, #16]
        huart->Instance->DR = (*tmp & (uint16_t)0x01FF);
 8006568:	693b      	ldr	r3, [r7, #16]
 800656a:	881b      	ldrh	r3, [r3, #0]
 800656c:	461a      	mov	r2, r3
 800656e:	68fb      	ldr	r3, [r7, #12]
 8006570:	681b      	ldr	r3, [r3, #0]
 8006572:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006576:	605a      	str	r2, [r3, #4]
        if (huart->Init.Parity == UART_PARITY_NONE)
 8006578:	68fb      	ldr	r3, [r7, #12]
 800657a:	691b      	ldr	r3, [r3, #16]
 800657c:	2b00      	cmp	r3, #0
 800657e:	d103      	bne.n	8006588 <HAL_UART_Transmit+0xc8>
        {
          pData += 2U;
 8006580:	68bb      	ldr	r3, [r7, #8]
 8006582:	3302      	adds	r3, #2
 8006584:	60bb      	str	r3, [r7, #8]
 8006586:	e017      	b.n	80065b8 <HAL_UART_Transmit+0xf8>
        }
        else
        {
          pData += 1U;
 8006588:	68bb      	ldr	r3, [r7, #8]
 800658a:	3301      	adds	r3, #1
 800658c:	60bb      	str	r3, [r7, #8]
 800658e:	e013      	b.n	80065b8 <HAL_UART_Transmit+0xf8>
        }
      }
      else
      {
        if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8006590:	683b      	ldr	r3, [r7, #0]
 8006592:	9300      	str	r3, [sp, #0]
 8006594:	697b      	ldr	r3, [r7, #20]
 8006596:	2200      	movs	r2, #0
 8006598:	2180      	movs	r1, #128	; 0x80
 800659a:	68f8      	ldr	r0, [r7, #12]
 800659c:	f000 fa4a 	bl	8006a34 <UART_WaitOnFlagUntilTimeout>
 80065a0:	4603      	mov	r3, r0
 80065a2:	2b00      	cmp	r3, #0
 80065a4:	d001      	beq.n	80065aa <HAL_UART_Transmit+0xea>
        {
          return HAL_TIMEOUT;
 80065a6:	2303      	movs	r3, #3
 80065a8:	e01f      	b.n	80065ea <HAL_UART_Transmit+0x12a>
        }
        huart->Instance->DR = (*pData++ & (uint8_t)0xFF);
 80065aa:	68bb      	ldr	r3, [r7, #8]
 80065ac:	1c5a      	adds	r2, r3, #1
 80065ae:	60ba      	str	r2, [r7, #8]
 80065b0:	781a      	ldrb	r2, [r3, #0]
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	681b      	ldr	r3, [r3, #0]
 80065b6:	605a      	str	r2, [r3, #4]
    while (huart->TxXferCount > 0U)
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80065bc:	b29b      	uxth	r3, r3
 80065be:	2b00      	cmp	r3, #0
 80065c0:	d1b7      	bne.n	8006532 <HAL_UART_Transmit+0x72>
      }
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80065c2:	683b      	ldr	r3, [r7, #0]
 80065c4:	9300      	str	r3, [sp, #0]
 80065c6:	697b      	ldr	r3, [r7, #20]
 80065c8:	2200      	movs	r2, #0
 80065ca:	2140      	movs	r1, #64	; 0x40
 80065cc:	68f8      	ldr	r0, [r7, #12]
 80065ce:	f000 fa31 	bl	8006a34 <UART_WaitOnFlagUntilTimeout>
 80065d2:	4603      	mov	r3, r0
 80065d4:	2b00      	cmp	r3, #0
 80065d6:	d001      	beq.n	80065dc <HAL_UART_Transmit+0x11c>
    {
      return HAL_TIMEOUT;
 80065d8:	2303      	movs	r3, #3
 80065da:	e006      	b.n	80065ea <HAL_UART_Transmit+0x12a>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80065dc:	68fb      	ldr	r3, [r7, #12]
 80065de:	2220      	movs	r2, #32
 80065e0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    return HAL_OK;
 80065e4:	2300      	movs	r3, #0
 80065e6:	e000      	b.n	80065ea <HAL_UART_Transmit+0x12a>
  }
  else
  {
    return HAL_BUSY;
 80065e8:	2302      	movs	r3, #2
  }
}
 80065ea:	4618      	mov	r0, r3
 80065ec:	3718      	adds	r7, #24
 80065ee:	46bd      	mov	sp, r7
 80065f0:	bd80      	pop	{r7, pc}
	...

080065f4 <HAL_UART_Receive_DMA>:
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @note   When the UART parity is enabled (PCE = 1) the received data contains the parity bit.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80065f4:	b580      	push	{r7, lr}
 80065f6:	b086      	sub	sp, #24
 80065f8:	af00      	add	r7, sp, #0
 80065fa:	60f8      	str	r0, [r7, #12]
 80065fc:	60b9      	str	r1, [r7, #8]
 80065fe:	4613      	mov	r3, r2
 8006600:	80fb      	strh	r3, [r7, #6]
  uint32_t *tmp;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8006602:	68fb      	ldr	r3, [r7, #12]
 8006604:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8006608:	b2db      	uxtb	r3, r3
 800660a:	2b20      	cmp	r3, #32
 800660c:	d166      	bne.n	80066dc <HAL_UART_Receive_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800660e:	68bb      	ldr	r3, [r7, #8]
 8006610:	2b00      	cmp	r3, #0
 8006612:	d002      	beq.n	800661a <HAL_UART_Receive_DMA+0x26>
 8006614:	88fb      	ldrh	r3, [r7, #6]
 8006616:	2b00      	cmp	r3, #0
 8006618:	d101      	bne.n	800661e <HAL_UART_Receive_DMA+0x2a>
    {
      return HAL_ERROR;
 800661a:	2301      	movs	r3, #1
 800661c:	e05f      	b.n	80066de <HAL_UART_Receive_DMA+0xea>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8006624:	2b01      	cmp	r3, #1
 8006626:	d101      	bne.n	800662c <HAL_UART_Receive_DMA+0x38>
 8006628:	2302      	movs	r3, #2
 800662a:	e058      	b.n	80066de <HAL_UART_Receive_DMA+0xea>
 800662c:	68fb      	ldr	r3, [r7, #12]
 800662e:	2201      	movs	r2, #1
 8006630:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    huart->pRxBuffPtr = pData;
 8006634:	68ba      	ldr	r2, [r7, #8]
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	629a      	str	r2, [r3, #40]	; 0x28
    huart->RxXferSize = Size;
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	88fa      	ldrh	r2, [r7, #6]
 800663e:	859a      	strh	r2, [r3, #44]	; 0x2c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	2200      	movs	r2, #0
 8006644:	63da      	str	r2, [r3, #60]	; 0x3c
    huart->RxState = HAL_UART_STATE_BUSY_RX;
 8006646:	68fb      	ldr	r3, [r7, #12]
 8006648:	2222      	movs	r2, #34	; 0x22
 800664a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006652:	4a25      	ldr	r2, [pc, #148]	; (80066e8 <HAL_UART_Receive_DMA+0xf4>)
 8006654:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800665a:	4a24      	ldr	r2, [pc, #144]	; (80066ec <HAL_UART_Receive_DMA+0xf8>)
 800665c:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006662:	4a23      	ldr	r2, [pc, #140]	; (80066f0 <HAL_UART_Receive_DMA+0xfc>)
 8006664:	64da      	str	r2, [r3, #76]	; 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800666a:	2200      	movs	r2, #0
 800666c:	651a      	str	r2, [r3, #80]	; 0x50

    /* Enable the DMA stream */
    tmp = (uint32_t *)&pData;
 800666e:	f107 0308 	add.w	r3, r7, #8
 8006672:	617b      	str	r3, [r7, #20]
    HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->DR, *(uint32_t *)tmp, Size);
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	6b58      	ldr	r0, [r3, #52]	; 0x34
 8006678:	68fb      	ldr	r3, [r7, #12]
 800667a:	681b      	ldr	r3, [r3, #0]
 800667c:	3304      	adds	r3, #4
 800667e:	4619      	mov	r1, r3
 8006680:	697b      	ldr	r3, [r7, #20]
 8006682:	681a      	ldr	r2, [r3, #0]
 8006684:	88fb      	ldrh	r3, [r7, #6]
 8006686:	f7fd feff 	bl	8004488 <HAL_DMA_Start_IT>

    /* Clear the Overrun flag just before enabling the DMA Rx request: can be mandatory for the second transfer */
    __HAL_UART_CLEAR_OREFLAG(huart);
 800668a:	2300      	movs	r3, #0
 800668c:	613b      	str	r3, [r7, #16]
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	681b      	ldr	r3, [r3, #0]
 8006692:	681b      	ldr	r3, [r3, #0]
 8006694:	613b      	str	r3, [r7, #16]
 8006696:	68fb      	ldr	r3, [r7, #12]
 8006698:	681b      	ldr	r3, [r3, #0]
 800669a:	685b      	ldr	r3, [r3, #4]
 800669c:	613b      	str	r3, [r7, #16]
 800669e:	693b      	ldr	r3, [r7, #16]

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80066a0:	68fb      	ldr	r3, [r7, #12]
 80066a2:	2200      	movs	r2, #0
 80066a4:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    /* Enable the UART Parity Error Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80066a8:	68fb      	ldr	r3, [r7, #12]
 80066aa:	681b      	ldr	r3, [r3, #0]
 80066ac:	68da      	ldr	r2, [r3, #12]
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	681b      	ldr	r3, [r3, #0]
 80066b2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80066b6:	60da      	str	r2, [r3, #12]

    /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
    SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80066b8:	68fb      	ldr	r3, [r7, #12]
 80066ba:	681b      	ldr	r3, [r3, #0]
 80066bc:	695a      	ldr	r2, [r3, #20]
 80066be:	68fb      	ldr	r3, [r7, #12]
 80066c0:	681b      	ldr	r3, [r3, #0]
 80066c2:	f042 0201 	orr.w	r2, r2, #1
 80066c6:	615a      	str	r2, [r3, #20]

    /* Enable the DMA transfer for the receiver request by setting the DMAR bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80066c8:	68fb      	ldr	r3, [r7, #12]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	695a      	ldr	r2, [r3, #20]
 80066ce:	68fb      	ldr	r3, [r7, #12]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80066d6:	615a      	str	r2, [r3, #20]

    return HAL_OK;
 80066d8:	2300      	movs	r3, #0
 80066da:	e000      	b.n	80066de <HAL_UART_Receive_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 80066dc:	2302      	movs	r3, #2
  }
}
 80066de:	4618      	mov	r0, r3
 80066e0:	3718      	adds	r7, #24
 80066e2:	46bd      	mov	sp, r7
 80066e4:	bd80      	pop	{r7, pc}
 80066e6:	bf00      	nop
 80066e8:	0800691d 	.word	0x0800691d
 80066ec:	08006985 	.word	0x08006985
 80066f0:	080069a1 	.word	0x080069a1

080066f4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80066f4:	b580      	push	{r7, lr}
 80066f6:	b088      	sub	sp, #32
 80066f8:	af00      	add	r7, sp, #0
 80066fa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	681b      	ldr	r3, [r3, #0]
 8006700:	681b      	ldr	r3, [r3, #0]
 8006702:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	68db      	ldr	r3, [r3, #12]
 800670a:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800670c:	687b      	ldr	r3, [r7, #4]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	695b      	ldr	r3, [r3, #20]
 8006712:	617b      	str	r3, [r7, #20]
  uint32_t errorflags = 0x00U;
 8006714:	2300      	movs	r3, #0
 8006716:	613b      	str	r3, [r7, #16]
  uint32_t dmarequest = 0x00U;
 8006718:	2300      	movs	r3, #0
 800671a:	60fb      	str	r3, [r7, #12]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800671c:	69fb      	ldr	r3, [r7, #28]
 800671e:	f003 030f 	and.w	r3, r3, #15
 8006722:	613b      	str	r3, [r7, #16]
  if (errorflags == RESET)
 8006724:	693b      	ldr	r3, [r7, #16]
 8006726:	2b00      	cmp	r3, #0
 8006728:	d10d      	bne.n	8006746 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800672a:	69fb      	ldr	r3, [r7, #28]
 800672c:	f003 0320 	and.w	r3, r3, #32
 8006730:	2b00      	cmp	r3, #0
 8006732:	d008      	beq.n	8006746 <HAL_UART_IRQHandler+0x52>
 8006734:	69bb      	ldr	r3, [r7, #24]
 8006736:	f003 0320 	and.w	r3, r3, #32
 800673a:	2b00      	cmp	r3, #0
 800673c:	d003      	beq.n	8006746 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800673e:	6878      	ldr	r0, [r7, #4]
 8006740:	f000 fa78 	bl	8006c34 <UART_Receive_IT>
      return;
 8006744:	e0d0      	b.n	80068e8 <HAL_UART_IRQHandler+0x1f4>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8006746:	693b      	ldr	r3, [r7, #16]
 8006748:	2b00      	cmp	r3, #0
 800674a:	f000 80b0 	beq.w	80068ae <HAL_UART_IRQHandler+0x1ba>
 800674e:	697b      	ldr	r3, [r7, #20]
 8006750:	f003 0301 	and.w	r3, r3, #1
 8006754:	2b00      	cmp	r3, #0
 8006756:	d105      	bne.n	8006764 <HAL_UART_IRQHandler+0x70>
 8006758:	69bb      	ldr	r3, [r7, #24]
 800675a:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800675e:	2b00      	cmp	r3, #0
 8006760:	f000 80a5 	beq.w	80068ae <HAL_UART_IRQHandler+0x1ba>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8006764:	69fb      	ldr	r3, [r7, #28]
 8006766:	f003 0301 	and.w	r3, r3, #1
 800676a:	2b00      	cmp	r3, #0
 800676c:	d00a      	beq.n	8006784 <HAL_UART_IRQHandler+0x90>
 800676e:	69bb      	ldr	r3, [r7, #24]
 8006770:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006774:	2b00      	cmp	r3, #0
 8006776:	d005      	beq.n	8006784 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006778:	687b      	ldr	r3, [r7, #4]
 800677a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800677c:	f043 0201 	orr.w	r2, r3, #1
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8006784:	69fb      	ldr	r3, [r7, #28]
 8006786:	f003 0304 	and.w	r3, r3, #4
 800678a:	2b00      	cmp	r3, #0
 800678c:	d00a      	beq.n	80067a4 <HAL_UART_IRQHandler+0xb0>
 800678e:	697b      	ldr	r3, [r7, #20]
 8006790:	f003 0301 	and.w	r3, r3, #1
 8006794:	2b00      	cmp	r3, #0
 8006796:	d005      	beq.n	80067a4 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006798:	687b      	ldr	r3, [r7, #4]
 800679a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800679c:	f043 0202 	orr.w	r2, r3, #2
 80067a0:	687b      	ldr	r3, [r7, #4]
 80067a2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80067a4:	69fb      	ldr	r3, [r7, #28]
 80067a6:	f003 0302 	and.w	r3, r3, #2
 80067aa:	2b00      	cmp	r3, #0
 80067ac:	d00a      	beq.n	80067c4 <HAL_UART_IRQHandler+0xd0>
 80067ae:	697b      	ldr	r3, [r7, #20]
 80067b0:	f003 0301 	and.w	r3, r3, #1
 80067b4:	2b00      	cmp	r3, #0
 80067b6:	d005      	beq.n	80067c4 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80067b8:	687b      	ldr	r3, [r7, #4]
 80067ba:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80067bc:	f043 0204 	orr.w	r2, r3, #4
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 80067c4:	69fb      	ldr	r3, [r7, #28]
 80067c6:	f003 0308 	and.w	r3, r3, #8
 80067ca:	2b00      	cmp	r3, #0
 80067cc:	d00f      	beq.n	80067ee <HAL_UART_IRQHandler+0xfa>
 80067ce:	69bb      	ldr	r3, [r7, #24]
 80067d0:	f003 0320 	and.w	r3, r3, #32
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d104      	bne.n	80067e2 <HAL_UART_IRQHandler+0xee>
 80067d8:	697b      	ldr	r3, [r7, #20]
 80067da:	f003 0301 	and.w	r3, r3, #1
 80067de:	2b00      	cmp	r3, #0
 80067e0:	d005      	beq.n	80067ee <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80067e2:	687b      	ldr	r3, [r7, #4]
 80067e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80067e6:	f043 0208 	orr.w	r2, r3, #8
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	63da      	str	r2, [r3, #60]	; 0x3c
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d077      	beq.n	80068e6 <HAL_UART_IRQHandler+0x1f2>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80067f6:	69fb      	ldr	r3, [r7, #28]
 80067f8:	f003 0320 	and.w	r3, r3, #32
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d007      	beq.n	8006810 <HAL_UART_IRQHandler+0x11c>
 8006800:	69bb      	ldr	r3, [r7, #24]
 8006802:	f003 0320 	and.w	r3, r3, #32
 8006806:	2b00      	cmp	r3, #0
 8006808:	d002      	beq.n	8006810 <HAL_UART_IRQHandler+0x11c>
      {
        UART_Receive_IT(huart);
 800680a:	6878      	ldr	r0, [r7, #4]
 800680c:	f000 fa12 	bl	8006c34 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	695b      	ldr	r3, [r3, #20]
 8006816:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800681a:	2b40      	cmp	r3, #64	; 0x40
 800681c:	bf0c      	ite	eq
 800681e:	2301      	moveq	r3, #1
 8006820:	2300      	movne	r3, #0
 8006822:	b2db      	uxtb	r3, r3
 8006824:	60fb      	str	r3, [r7, #12]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8006826:	687b      	ldr	r3, [r7, #4]
 8006828:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800682a:	f003 0308 	and.w	r3, r3, #8
 800682e:	2b00      	cmp	r3, #0
 8006830:	d102      	bne.n	8006838 <HAL_UART_IRQHandler+0x144>
 8006832:	68fb      	ldr	r3, [r7, #12]
 8006834:	2b00      	cmp	r3, #0
 8006836:	d031      	beq.n	800689c <HAL_UART_IRQHandler+0x1a8>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006838:	6878      	ldr	r0, [r7, #4]
 800683a:	f000 f95b 	bl	8006af4 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	681b      	ldr	r3, [r3, #0]
 8006842:	695b      	ldr	r3, [r3, #20]
 8006844:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8006848:	2b40      	cmp	r3, #64	; 0x40
 800684a:	d123      	bne.n	8006894 <HAL_UART_IRQHandler+0x1a0>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	681b      	ldr	r3, [r3, #0]
 8006850:	695a      	ldr	r2, [r3, #20]
 8006852:	687b      	ldr	r3, [r7, #4]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800685a:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800685c:	687b      	ldr	r3, [r7, #4]
 800685e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006860:	2b00      	cmp	r3, #0
 8006862:	d013      	beq.n	800688c <HAL_UART_IRQHandler+0x198>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006868:	4a21      	ldr	r2, [pc, #132]	; (80068f0 <HAL_UART_IRQHandler+0x1fc>)
 800686a:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006870:	4618      	mov	r0, r3
 8006872:	f7fd fe61 	bl	8004538 <HAL_DMA_Abort_IT>
 8006876:	4603      	mov	r3, r0
 8006878:	2b00      	cmp	r3, #0
 800687a:	d016      	beq.n	80068aa <HAL_UART_IRQHandler+0x1b6>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800687c:	687b      	ldr	r3, [r7, #4]
 800687e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006880:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8006882:	687a      	ldr	r2, [r7, #4]
 8006884:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006886:	4610      	mov	r0, r2
 8006888:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800688a:	e00e      	b.n	80068aa <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800688c:	6878      	ldr	r0, [r7, #4]
 800688e:	f7fc fe13 	bl	80034b8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006892:	e00a      	b.n	80068aa <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006894:	6878      	ldr	r0, [r7, #4]
 8006896:	f7fc fe0f 	bl	80034b8 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800689a:	e006      	b.n	80068aa <HAL_UART_IRQHandler+0x1b6>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800689c:	6878      	ldr	r0, [r7, #4]
 800689e:	f7fc fe0b 	bl	80034b8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80068a2:	687b      	ldr	r3, [r7, #4]
 80068a4:	2200      	movs	r2, #0
 80068a6:	63da      	str	r2, [r3, #60]	; 0x3c
      }
    }
    return;
 80068a8:	e01d      	b.n	80068e6 <HAL_UART_IRQHandler+0x1f2>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80068aa:	bf00      	nop
    return;
 80068ac:	e01b      	b.n	80068e6 <HAL_UART_IRQHandler+0x1f2>
  } /* End if some error occurs */

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80068ae:	69fb      	ldr	r3, [r7, #28]
 80068b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80068b4:	2b00      	cmp	r3, #0
 80068b6:	d008      	beq.n	80068ca <HAL_UART_IRQHandler+0x1d6>
 80068b8:	69bb      	ldr	r3, [r7, #24]
 80068ba:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d003      	beq.n	80068ca <HAL_UART_IRQHandler+0x1d6>
  {
    UART_Transmit_IT(huart);
 80068c2:	6878      	ldr	r0, [r7, #4]
 80068c4:	f000 f948 	bl	8006b58 <UART_Transmit_IT>
    return;
 80068c8:	e00e      	b.n	80068e8 <HAL_UART_IRQHandler+0x1f4>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80068ca:	69fb      	ldr	r3, [r7, #28]
 80068cc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80068d0:	2b00      	cmp	r3, #0
 80068d2:	d009      	beq.n	80068e8 <HAL_UART_IRQHandler+0x1f4>
 80068d4:	69bb      	ldr	r3, [r7, #24]
 80068d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80068da:	2b00      	cmp	r3, #0
 80068dc:	d004      	beq.n	80068e8 <HAL_UART_IRQHandler+0x1f4>
  {
    UART_EndTransmit_IT(huart);
 80068de:	6878      	ldr	r0, [r7, #4]
 80068e0:	f000 f990 	bl	8006c04 <UART_EndTransmit_IT>
    return;
 80068e4:	e000      	b.n	80068e8 <HAL_UART_IRQHandler+0x1f4>
    return;
 80068e6:	bf00      	nop
  }
}
 80068e8:	3720      	adds	r7, #32
 80068ea:	46bd      	mov	sp, r7
 80068ec:	bd80      	pop	{r7, pc}
 80068ee:	bf00      	nop
 80068f0:	08006b31 	.word	0x08006b31

080068f4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80068f4:	b480      	push	{r7}
 80068f6:	b083      	sub	sp, #12
 80068f8:	af00      	add	r7, sp, #0
 80068fa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80068fc:	bf00      	nop
 80068fe:	370c      	adds	r7, #12
 8006900:	46bd      	mov	sp, r7
 8006902:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006906:	4770      	bx	lr

08006908 <HAL_UART_RxHalfCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006908:	b480      	push	{r7}
 800690a:	b083      	sub	sp, #12
 800690c:	af00      	add	r7, sp, #0
 800690e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback could be implemented in the user file
   */
}
 8006910:	bf00      	nop
 8006912:	370c      	adds	r7, #12
 8006914:	46bd      	mov	sp, r7
 8006916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800691a:	4770      	bx	lr

0800691c <UART_DMAReceiveCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800691c:	b580      	push	{r7, lr}
 800691e:	b084      	sub	sp, #16
 8006920:	af00      	add	r7, sp, #0
 8006922:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006928:	60fb      	str	r3, [r7, #12]
  /* DMA Normal mode*/
  if ((hdma->Instance->CR & DMA_SxCR_CIRC) == 0U)
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	681b      	ldr	r3, [r3, #0]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006934:	2b00      	cmp	r3, #0
 8006936:	d11e      	bne.n	8006976 <UART_DMAReceiveCplt+0x5a>
  {
    huart->RxXferCount = 0U;
 8006938:	68fb      	ldr	r3, [r7, #12]
 800693a:	2200      	movs	r2, #0
 800693c:	85da      	strh	r2, [r3, #46]	; 0x2e

    /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	681b      	ldr	r3, [r3, #0]
 8006942:	68da      	ldr	r2, [r3, #12]
 8006944:	68fb      	ldr	r3, [r7, #12]
 8006946:	681b      	ldr	r3, [r3, #0]
 8006948:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800694c:	60da      	str	r2, [r3, #12]
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800694e:	68fb      	ldr	r3, [r7, #12]
 8006950:	681b      	ldr	r3, [r3, #0]
 8006952:	695a      	ldr	r2, [r3, #20]
 8006954:	68fb      	ldr	r3, [r7, #12]
 8006956:	681b      	ldr	r3, [r3, #0]
 8006958:	f022 0201 	bic.w	r2, r2, #1
 800695c:	615a      	str	r2, [r3, #20]

    /* Disable the DMA transfer for the receiver request by setting the DMAR bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800695e:	68fb      	ldr	r3, [r7, #12]
 8006960:	681b      	ldr	r3, [r3, #0]
 8006962:	695a      	ldr	r2, [r3, #20]
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	681b      	ldr	r3, [r3, #0]
 8006968:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800696c:	615a      	str	r2, [r3, #20]

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800696e:	68fb      	ldr	r3, [r7, #12]
 8006970:	2220      	movs	r2, #32
 8006972:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx complete callback*/
  huart->RxCpltCallback(huart);
#else
  /*Call legacy weak Rx complete callback*/
  HAL_UART_RxCpltCallback(huart);
 8006976:	68f8      	ldr	r0, [r7, #12]
 8006978:	f7fc fda8 	bl	80034cc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800697c:	bf00      	nop
 800697e:	3710      	adds	r7, #16
 8006980:	46bd      	mov	sp, r7
 8006982:	bd80      	pop	{r7, pc}

08006984 <UART_DMARxHalfCplt>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8006984:	b580      	push	{r7, lr}
 8006986:	b084      	sub	sp, #16
 8006988:	af00      	add	r7, sp, #0
 800698a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800698c:	687b      	ldr	r3, [r7, #4]
 800698e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006990:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Rx Half complete callback*/
  huart->RxHalfCpltCallback(huart);
#else
  /*Call legacy weak Rx Half complete callback*/
  HAL_UART_RxHalfCpltCallback(huart);
 8006992:	68f8      	ldr	r0, [r7, #12]
 8006994:	f7ff ffb8 	bl	8006908 <HAL_UART_RxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006998:	bf00      	nop
 800699a:	3710      	adds	r7, #16
 800699c:	46bd      	mov	sp, r7
 800699e:	bd80      	pop	{r7, pc}

080069a0 <UART_DMAError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80069a0:	b580      	push	{r7, lr}
 80069a2:	b084      	sub	sp, #16
 80069a4:	af00      	add	r7, sp, #0
 80069a6:	6078      	str	r0, [r7, #4]
  uint32_t dmarequest = 0x00U;
 80069a8:	2300      	movs	r3, #0
 80069aa:	60fb      	str	r3, [r7, #12]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80069b0:	60bb      	str	r3, [r7, #8]

  /* Stop UART DMA Tx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT);
 80069b2:	68bb      	ldr	r3, [r7, #8]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	695b      	ldr	r3, [r3, #20]
 80069b8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80069bc:	2b80      	cmp	r3, #128	; 0x80
 80069be:	bf0c      	ite	eq
 80069c0:	2301      	moveq	r3, #1
 80069c2:	2300      	movne	r3, #0
 80069c4:	b2db      	uxtb	r3, r3
 80069c6:	60fb      	str	r3, [r7, #12]
  if ((huart->gState == HAL_UART_STATE_BUSY_TX) && dmarequest)
 80069c8:	68bb      	ldr	r3, [r7, #8]
 80069ca:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 80069ce:	b2db      	uxtb	r3, r3
 80069d0:	2b21      	cmp	r3, #33	; 0x21
 80069d2:	d108      	bne.n	80069e6 <UART_DMAError+0x46>
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	2b00      	cmp	r3, #0
 80069d8:	d005      	beq.n	80069e6 <UART_DMAError+0x46>
  {
    huart->TxXferCount = 0x00U;
 80069da:	68bb      	ldr	r3, [r7, #8]
 80069dc:	2200      	movs	r2, #0
 80069de:	84da      	strh	r2, [r3, #38]	; 0x26
    UART_EndTxTransfer(huart);
 80069e0:	68b8      	ldr	r0, [r7, #8]
 80069e2:	f000 f871 	bl	8006ac8 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80069e6:	68bb      	ldr	r3, [r7, #8]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	695b      	ldr	r3, [r3, #20]
 80069ec:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80069f0:	2b40      	cmp	r3, #64	; 0x40
 80069f2:	bf0c      	ite	eq
 80069f4:	2301      	moveq	r3, #1
 80069f6:	2300      	movne	r3, #0
 80069f8:	b2db      	uxtb	r3, r3
 80069fa:	60fb      	str	r3, [r7, #12]
  if ((huart->RxState == HAL_UART_STATE_BUSY_RX) && dmarequest)
 80069fc:	68bb      	ldr	r3, [r7, #8]
 80069fe:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8006a02:	b2db      	uxtb	r3, r3
 8006a04:	2b22      	cmp	r3, #34	; 0x22
 8006a06:	d108      	bne.n	8006a1a <UART_DMAError+0x7a>
 8006a08:	68fb      	ldr	r3, [r7, #12]
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d005      	beq.n	8006a1a <UART_DMAError+0x7a>
  {
    huart->RxXferCount = 0x00U;
 8006a0e:	68bb      	ldr	r3, [r7, #8]
 8006a10:	2200      	movs	r2, #0
 8006a12:	85da      	strh	r2, [r3, #46]	; 0x2e
    UART_EndRxTransfer(huart);
 8006a14:	68b8      	ldr	r0, [r7, #8]
 8006a16:	f000 f86d 	bl	8006af4 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8006a1a:	68bb      	ldr	r3, [r7, #8]
 8006a1c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8006a1e:	f043 0210 	orr.w	r2, r3, #16
 8006a22:	68bb      	ldr	r3, [r7, #8]
 8006a24:	63da      	str	r2, [r3, #60]	; 0x3c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006a26:	68b8      	ldr	r0, [r7, #8]
 8006a28:	f7fc fd46 	bl	80034b8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006a2c:	bf00      	nop
 8006a2e:	3710      	adds	r7, #16
 8006a30:	46bd      	mov	sp, r7
 8006a32:	bd80      	pop	{r7, pc}

08006a34 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8006a34:	b580      	push	{r7, lr}
 8006a36:	b084      	sub	sp, #16
 8006a38:	af00      	add	r7, sp, #0
 8006a3a:	60f8      	str	r0, [r7, #12]
 8006a3c:	60b9      	str	r1, [r7, #8]
 8006a3e:	603b      	str	r3, [r7, #0]
 8006a40:	4613      	mov	r3, r2
 8006a42:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006a44:	e02c      	b.n	8006aa0 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006a46:	69bb      	ldr	r3, [r7, #24]
 8006a48:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006a4c:	d028      	beq.n	8006aa0 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8006a4e:	69bb      	ldr	r3, [r7, #24]
 8006a50:	2b00      	cmp	r3, #0
 8006a52:	d007      	beq.n	8006a64 <UART_WaitOnFlagUntilTimeout+0x30>
 8006a54:	f7fd fa98 	bl	8003f88 <HAL_GetTick>
 8006a58:	4602      	mov	r2, r0
 8006a5a:	683b      	ldr	r3, [r7, #0]
 8006a5c:	1ad3      	subs	r3, r2, r3
 8006a5e:	69ba      	ldr	r2, [r7, #24]
 8006a60:	429a      	cmp	r2, r3
 8006a62:	d21d      	bcs.n	8006aa0 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8006a64:	68fb      	ldr	r3, [r7, #12]
 8006a66:	681b      	ldr	r3, [r3, #0]
 8006a68:	68da      	ldr	r2, [r3, #12]
 8006a6a:	68fb      	ldr	r3, [r7, #12]
 8006a6c:	681b      	ldr	r3, [r3, #0]
 8006a6e:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8006a72:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006a74:	68fb      	ldr	r3, [r7, #12]
 8006a76:	681b      	ldr	r3, [r3, #0]
 8006a78:	695a      	ldr	r2, [r3, #20]
 8006a7a:	68fb      	ldr	r3, [r7, #12]
 8006a7c:	681b      	ldr	r3, [r3, #0]
 8006a7e:	f022 0201 	bic.w	r2, r2, #1
 8006a82:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8006a84:	68fb      	ldr	r3, [r7, #12]
 8006a86:	2220      	movs	r2, #32
 8006a88:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
        huart->RxState = HAL_UART_STATE_READY;
 8006a8c:	68fb      	ldr	r3, [r7, #12]
 8006a8e:	2220      	movs	r2, #32
 8006a90:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8006a94:	68fb      	ldr	r3, [r7, #12]
 8006a96:	2200      	movs	r2, #0
 8006a98:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

        return HAL_TIMEOUT;
 8006a9c:	2303      	movs	r3, #3
 8006a9e:	e00f      	b.n	8006ac0 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	681a      	ldr	r2, [r3, #0]
 8006aa6:	68bb      	ldr	r3, [r7, #8]
 8006aa8:	4013      	ands	r3, r2
 8006aaa:	68ba      	ldr	r2, [r7, #8]
 8006aac:	429a      	cmp	r2, r3
 8006aae:	bf0c      	ite	eq
 8006ab0:	2301      	moveq	r3, #1
 8006ab2:	2300      	movne	r3, #0
 8006ab4:	b2db      	uxtb	r3, r3
 8006ab6:	461a      	mov	r2, r3
 8006ab8:	79fb      	ldrb	r3, [r7, #7]
 8006aba:	429a      	cmp	r2, r3
 8006abc:	d0c3      	beq.n	8006a46 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8006abe:	2300      	movs	r3, #0
}
 8006ac0:	4618      	mov	r0, r3
 8006ac2:	3710      	adds	r7, #16
 8006ac4:	46bd      	mov	sp, r7
 8006ac6:	bd80      	pop	{r7, pc}

08006ac8 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8006ac8:	b480      	push	{r7}
 8006aca:	b083      	sub	sp, #12
 8006acc:	af00      	add	r7, sp, #0
 8006ace:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE and TCIE interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE | USART_CR1_TCIE));
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	681b      	ldr	r3, [r3, #0]
 8006ad4:	68da      	ldr	r2, [r3, #12]
 8006ad6:	687b      	ldr	r3, [r7, #4]
 8006ad8:	681b      	ldr	r3, [r3, #0]
 8006ada:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8006ade:	60da      	str	r2, [r3, #12]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	2220      	movs	r2, #32
 8006ae4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
}
 8006ae8:	bf00      	nop
 8006aea:	370c      	adds	r7, #12
 8006aec:	46bd      	mov	sp, r7
 8006aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006af2:	4770      	bx	lr

08006af4 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8006af4:	b480      	push	{r7}
 8006af6:	b083      	sub	sp, #12
 8006af8:	af00      	add	r7, sp, #0
 8006afa:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006afc:	687b      	ldr	r3, [r7, #4]
 8006afe:	681b      	ldr	r3, [r3, #0]
 8006b00:	68da      	ldr	r2, [r3, #12]
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8006b0a:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	681b      	ldr	r3, [r3, #0]
 8006b10:	695a      	ldr	r2, [r3, #20]
 8006b12:	687b      	ldr	r3, [r7, #4]
 8006b14:	681b      	ldr	r3, [r3, #0]
 8006b16:	f022 0201 	bic.w	r2, r2, #1
 8006b1a:	615a      	str	r2, [r3, #20]

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006b1c:	687b      	ldr	r3, [r7, #4]
 8006b1e:	2220      	movs	r2, #32
 8006b20:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
}
 8006b24:	bf00      	nop
 8006b26:	370c      	adds	r7, #12
 8006b28:	46bd      	mov	sp, r7
 8006b2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b2e:	4770      	bx	lr

08006b30 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006b30:	b580      	push	{r7, lr}
 8006b32:	b084      	sub	sp, #16
 8006b34:	af00      	add	r7, sp, #0
 8006b36:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006b38:	687b      	ldr	r3, [r7, #4]
 8006b3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006b3c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	2200      	movs	r2, #0
 8006b42:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8006b44:	68fb      	ldr	r3, [r7, #12]
 8006b46:	2200      	movs	r2, #0
 8006b48:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8006b4a:	68f8      	ldr	r0, [r7, #12]
 8006b4c:	f7fc fcb4 	bl	80034b8 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8006b50:	bf00      	nop
 8006b52:	3710      	adds	r7, #16
 8006b54:	46bd      	mov	sp, r7
 8006b56:	bd80      	pop	{r7, pc}

08006b58 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8006b58:	b480      	push	{r7}
 8006b5a:	b085      	sub	sp, #20
 8006b5c:	af00      	add	r7, sp, #0
 8006b5e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8006b66:	b2db      	uxtb	r3, r3
 8006b68:	2b21      	cmp	r3, #33	; 0x21
 8006b6a:	d144      	bne.n	8006bf6 <UART_Transmit_IT+0x9e>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	689b      	ldr	r3, [r3, #8]
 8006b70:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006b74:	d11a      	bne.n	8006bac <UART_Transmit_IT+0x54>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	6a1b      	ldr	r3, [r3, #32]
 8006b7a:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8006b7c:	68fb      	ldr	r3, [r7, #12]
 8006b7e:	881b      	ldrh	r3, [r3, #0]
 8006b80:	461a      	mov	r2, r3
 8006b82:	687b      	ldr	r3, [r7, #4]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006b8a:	605a      	str	r2, [r3, #4]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8006b8c:	687b      	ldr	r3, [r7, #4]
 8006b8e:	691b      	ldr	r3, [r3, #16]
 8006b90:	2b00      	cmp	r3, #0
 8006b92:	d105      	bne.n	8006ba0 <UART_Transmit_IT+0x48>
      {
        huart->pTxBuffPtr += 2U;
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	6a1b      	ldr	r3, [r3, #32]
 8006b98:	1c9a      	adds	r2, r3, #2
 8006b9a:	687b      	ldr	r3, [r7, #4]
 8006b9c:	621a      	str	r2, [r3, #32]
 8006b9e:	e00e      	b.n	8006bbe <UART_Transmit_IT+0x66>
      }
      else
      {
        huart->pTxBuffPtr += 1U;
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	6a1b      	ldr	r3, [r3, #32]
 8006ba4:	1c5a      	adds	r2, r3, #1
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	621a      	str	r2, [r3, #32]
 8006baa:	e008      	b.n	8006bbe <UART_Transmit_IT+0x66>
      }
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8006bac:	687b      	ldr	r3, [r7, #4]
 8006bae:	6a1b      	ldr	r3, [r3, #32]
 8006bb0:	1c59      	adds	r1, r3, #1
 8006bb2:	687a      	ldr	r2, [r7, #4]
 8006bb4:	6211      	str	r1, [r2, #32]
 8006bb6:	781a      	ldrb	r2, [r3, #0]
 8006bb8:	687b      	ldr	r3, [r7, #4]
 8006bba:	681b      	ldr	r3, [r3, #0]
 8006bbc:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8006bc2:	b29b      	uxth	r3, r3
 8006bc4:	3b01      	subs	r3, #1
 8006bc6:	b29b      	uxth	r3, r3
 8006bc8:	687a      	ldr	r2, [r7, #4]
 8006bca:	4619      	mov	r1, r3
 8006bcc:	84d1      	strh	r1, [r2, #38]	; 0x26
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d10f      	bne.n	8006bf2 <UART_Transmit_IT+0x9a>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	681b      	ldr	r3, [r3, #0]
 8006bd6:	68da      	ldr	r2, [r3, #12]
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8006be0:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8006be2:	687b      	ldr	r3, [r7, #4]
 8006be4:	681b      	ldr	r3, [r3, #0]
 8006be6:	68da      	ldr	r2, [r3, #12]
 8006be8:	687b      	ldr	r3, [r7, #4]
 8006bea:	681b      	ldr	r3, [r3, #0]
 8006bec:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8006bf0:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8006bf2:	2300      	movs	r3, #0
 8006bf4:	e000      	b.n	8006bf8 <UART_Transmit_IT+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8006bf6:	2302      	movs	r3, #2
  }
}
 8006bf8:	4618      	mov	r0, r3
 8006bfa:	3714      	adds	r7, #20
 8006bfc:	46bd      	mov	sp, r7
 8006bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c02:	4770      	bx	lr

08006c04 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8006c04:	b580      	push	{r7, lr}
 8006c06:	b082      	sub	sp, #8
 8006c08:	af00      	add	r7, sp, #0
 8006c0a:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8006c0c:	687b      	ldr	r3, [r7, #4]
 8006c0e:	681b      	ldr	r3, [r3, #0]
 8006c10:	68da      	ldr	r2, [r3, #12]
 8006c12:	687b      	ldr	r3, [r7, #4]
 8006c14:	681b      	ldr	r3, [r3, #0]
 8006c16:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006c1a:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	2220      	movs	r2, #32
 8006c20:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006c24:	6878      	ldr	r0, [r7, #4]
 8006c26:	f7ff fe65 	bl	80068f4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8006c2a:	2300      	movs	r3, #0
}
 8006c2c:	4618      	mov	r0, r3
 8006c2e:	3708      	adds	r7, #8
 8006c30:	46bd      	mov	sp, r7
 8006c32:	bd80      	pop	{r7, pc}

08006c34 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8006c34:	b580      	push	{r7, lr}
 8006c36:	b084      	sub	sp, #16
 8006c38:	af00      	add	r7, sp, #0
 8006c3a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	f893 303a 	ldrb.w	r3, [r3, #58]	; 0x3a
 8006c42:	b2db      	uxtb	r3, r3
 8006c44:	2b22      	cmp	r3, #34	; 0x22
 8006c46:	d171      	bne.n	8006d2c <UART_Receive_IT+0xf8>
  {
    if (huart->Init.WordLength == UART_WORDLENGTH_9B)
 8006c48:	687b      	ldr	r3, [r7, #4]
 8006c4a:	689b      	ldr	r3, [r3, #8]
 8006c4c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8006c50:	d123      	bne.n	8006c9a <UART_Receive_IT+0x66>
    {
      tmp = (uint16_t *) huart->pRxBuffPtr;
 8006c52:	687b      	ldr	r3, [r7, #4]
 8006c54:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c56:	60fb      	str	r3, [r7, #12]
      if (huart->Init.Parity == UART_PARITY_NONE)
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	691b      	ldr	r3, [r3, #16]
 8006c5c:	2b00      	cmp	r3, #0
 8006c5e:	d10e      	bne.n	8006c7e <UART_Receive_IT+0x4a>
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	681b      	ldr	r3, [r3, #0]
 8006c64:	685b      	ldr	r3, [r3, #4]
 8006c66:	b29b      	uxth	r3, r3
 8006c68:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006c6c:	b29a      	uxth	r2, r3
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 2U;
 8006c72:	687b      	ldr	r3, [r7, #4]
 8006c74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c76:	1c9a      	adds	r2, r3, #2
 8006c78:	687b      	ldr	r3, [r7, #4]
 8006c7a:	629a      	str	r2, [r3, #40]	; 0x28
 8006c7c:	e029      	b.n	8006cd2 <UART_Receive_IT+0x9e>
      }
      else
      {
        *tmp = (uint16_t)(huart->Instance->DR & (uint16_t)0x00FF);
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	681b      	ldr	r3, [r3, #0]
 8006c82:	685b      	ldr	r3, [r3, #4]
 8006c84:	b29b      	uxth	r3, r3
 8006c86:	b2db      	uxtb	r3, r3
 8006c88:	b29a      	uxth	r2, r3
 8006c8a:	68fb      	ldr	r3, [r7, #12]
 8006c8c:	801a      	strh	r2, [r3, #0]
        huart->pRxBuffPtr += 1U;
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006c92:	1c5a      	adds	r2, r3, #1
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	629a      	str	r2, [r3, #40]	; 0x28
 8006c98:	e01b      	b.n	8006cd2 <UART_Receive_IT+0x9e>
      }
    }
    else
    {
      if (huart->Init.Parity == UART_PARITY_NONE)
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	691b      	ldr	r3, [r3, #16]
 8006c9e:	2b00      	cmp	r3, #0
 8006ca0:	d10a      	bne.n	8006cb8 <UART_Receive_IT+0x84>
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8006ca2:	687b      	ldr	r3, [r7, #4]
 8006ca4:	681b      	ldr	r3, [r3, #0]
 8006ca6:	6858      	ldr	r0, [r3, #4]
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006cac:	1c59      	adds	r1, r3, #1
 8006cae:	687a      	ldr	r2, [r7, #4]
 8006cb0:	6291      	str	r1, [r2, #40]	; 0x28
 8006cb2:	b2c2      	uxtb	r2, r0
 8006cb4:	701a      	strb	r2, [r3, #0]
 8006cb6:	e00c      	b.n	8006cd2 <UART_Receive_IT+0x9e>
      }
      else
      {
        *huart->pRxBuffPtr++ = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8006cb8:	687b      	ldr	r3, [r7, #4]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	685b      	ldr	r3, [r3, #4]
 8006cbe:	b2da      	uxtb	r2, r3
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006cc4:	1c58      	adds	r0, r3, #1
 8006cc6:	6879      	ldr	r1, [r7, #4]
 8006cc8:	6288      	str	r0, [r1, #40]	; 0x28
 8006cca:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8006cce:	b2d2      	uxtb	r2, r2
 8006cd0:	701a      	strb	r2, [r3, #0]
      }
    }

    if (--huart->RxXferCount == 0U)
 8006cd2:	687b      	ldr	r3, [r7, #4]
 8006cd4:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8006cd6:	b29b      	uxth	r3, r3
 8006cd8:	3b01      	subs	r3, #1
 8006cda:	b29b      	uxth	r3, r3
 8006cdc:	687a      	ldr	r2, [r7, #4]
 8006cde:	4619      	mov	r1, r3
 8006ce0:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d120      	bne.n	8006d28 <UART_Receive_IT+0xf4>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8006ce6:	687b      	ldr	r3, [r7, #4]
 8006ce8:	681b      	ldr	r3, [r3, #0]
 8006cea:	68da      	ldr	r2, [r3, #12]
 8006cec:	687b      	ldr	r3, [r7, #4]
 8006cee:	681b      	ldr	r3, [r3, #0]
 8006cf0:	f022 0220 	bic.w	r2, r2, #32
 8006cf4:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	681b      	ldr	r3, [r3, #0]
 8006cfa:	68da      	ldr	r2, [r3, #12]
 8006cfc:	687b      	ldr	r3, [r7, #4]
 8006cfe:	681b      	ldr	r3, [r3, #0]
 8006d00:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8006d04:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	681b      	ldr	r3, [r3, #0]
 8006d0a:	695a      	ldr	r2, [r3, #20]
 8006d0c:	687b      	ldr	r3, [r7, #4]
 8006d0e:	681b      	ldr	r3, [r3, #0]
 8006d10:	f022 0201 	bic.w	r2, r2, #1
 8006d14:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	2220      	movs	r2, #32
 8006d1a:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
      /*Call registered Rx complete callback*/
      huart->RxCpltCallback(huart);
#else
      /*Call legacy weak Rx complete callback*/
      HAL_UART_RxCpltCallback(huart);
 8006d1e:	6878      	ldr	r0, [r7, #4]
 8006d20:	f7fc fbd4 	bl	80034cc <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

      return HAL_OK;
 8006d24:	2300      	movs	r3, #0
 8006d26:	e002      	b.n	8006d2e <UART_Receive_IT+0xfa>
    }
    return HAL_OK;
 8006d28:	2300      	movs	r3, #0
 8006d2a:	e000      	b.n	8006d2e <UART_Receive_IT+0xfa>
  }
  else
  {
    return HAL_BUSY;
 8006d2c:	2302      	movs	r3, #2
  }
}
 8006d2e:	4618      	mov	r0, r3
 8006d30:	3710      	adds	r7, #16
 8006d32:	46bd      	mov	sp, r7
 8006d34:	bd80      	pop	{r7, pc}
	...

08006d38 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006d38:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006d3c:	f5ad 7d02 	sub.w	sp, sp, #520	; 0x208
 8006d40:	af00      	add	r7, sp, #0
 8006d42:	f8c7 01fc 	str.w	r0, [r7, #508]	; 0x1fc
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006d46:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8006d4a:	681b      	ldr	r3, [r3, #0]
 8006d4c:	691b      	ldr	r3, [r3, #16]
 8006d4e:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8006d52:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8006d56:	68d9      	ldr	r1, [r3, #12]
 8006d58:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8006d5c:	681a      	ldr	r2, [r3, #0]
 8006d5e:	ea40 0301 	orr.w	r3, r0, r1
 8006d62:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8006d64:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8006d68:	689a      	ldr	r2, [r3, #8]
 8006d6a:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8006d6e:	691b      	ldr	r3, [r3, #16]
 8006d70:	431a      	orrs	r2, r3
 8006d72:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8006d76:	695b      	ldr	r3, [r3, #20]
 8006d78:	431a      	orrs	r2, r3
 8006d7a:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8006d7e:	69db      	ldr	r3, [r3, #28]
 8006d80:	4313      	orrs	r3, r2
 8006d82:	f8c7 3204 	str.w	r3, [r7, #516]	; 0x204
  MODIFY_REG(huart->Instance->CR1,
 8006d86:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8006d8a:	681b      	ldr	r3, [r3, #0]
 8006d8c:	68db      	ldr	r3, [r3, #12]
 8006d8e:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8006d92:	f021 010c 	bic.w	r1, r1, #12
 8006d96:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8006d9a:	681a      	ldr	r2, [r3, #0]
 8006d9c:	f8d7 3204 	ldr.w	r3, [r7, #516]	; 0x204
 8006da0:	430b      	orrs	r3, r1
 8006da2:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8006da4:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	695b      	ldr	r3, [r3, #20]
 8006dac:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8006db0:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8006db4:	6999      	ldr	r1, [r3, #24]
 8006db6:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8006dba:	681a      	ldr	r2, [r3, #0]
 8006dbc:	ea40 0301 	orr.w	r3, r0, r1
 8006dc0:	6153      	str	r3, [r2, #20]

  /* Check the Over Sampling */
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006dc2:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8006dc6:	69db      	ldr	r3, [r3, #28]
 8006dc8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8006dcc:	f040 824a 	bne.w	8007264 <UART_SetConfig+0x52c>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006dd0:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8006dd4:	681a      	ldr	r2, [r3, #0]
 8006dd6:	4b96      	ldr	r3, [pc, #600]	; (8007030 <UART_SetConfig+0x2f8>)
 8006dd8:	429a      	cmp	r2, r3
 8006dda:	d006      	beq.n	8006dea <UART_SetConfig+0xb2>
 8006ddc:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8006de0:	681a      	ldr	r2, [r3, #0]
 8006de2:	4b94      	ldr	r3, [pc, #592]	; (8007034 <UART_SetConfig+0x2fc>)
 8006de4:	429a      	cmp	r2, r3
 8006de6:	f040 8129 	bne.w	800703c <UART_SetConfig+0x304>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006dea:	f7ff f807 	bl	8005dfc <HAL_RCC_GetPCLK2Freq>
 8006dee:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006df2:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8006df6:	2200      	movs	r2, #0
 8006df8:	f8c7 31f0 	str.w	r3, [r7, #496]	; 0x1f0
 8006dfc:	f8c7 21f4 	str.w	r2, [r7, #500]	; 0x1f4
 8006e00:	e9d7 457c 	ldrd	r4, r5, [r7, #496]	; 0x1f0
 8006e04:	4622      	mov	r2, r4
 8006e06:	462b      	mov	r3, r5
 8006e08:	1891      	adds	r1, r2, r2
 8006e0a:	f8c7 10d0 	str.w	r1, [r7, #208]	; 0xd0
 8006e0e:	415b      	adcs	r3, r3
 8006e10:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 8006e14:	e9d7 2334 	ldrd	r2, r3, [r7, #208]	; 0xd0
 8006e18:	4621      	mov	r1, r4
 8006e1a:	1851      	adds	r1, r2, r1
 8006e1c:	f8c7 10c8 	str.w	r1, [r7, #200]	; 0xc8
 8006e20:	4629      	mov	r1, r5
 8006e22:	414b      	adcs	r3, r1
 8006e24:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8006e28:	f04f 0200 	mov.w	r2, #0
 8006e2c:	f04f 0300 	mov.w	r3, #0
 8006e30:	e9d7 8932 	ldrd	r8, r9, [r7, #200]	; 0xc8
 8006e34:	4649      	mov	r1, r9
 8006e36:	00cb      	lsls	r3, r1, #3
 8006e38:	4641      	mov	r1, r8
 8006e3a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006e3e:	4641      	mov	r1, r8
 8006e40:	00ca      	lsls	r2, r1, #3
 8006e42:	4610      	mov	r0, r2
 8006e44:	4619      	mov	r1, r3
 8006e46:	4603      	mov	r3, r0
 8006e48:	4622      	mov	r2, r4
 8006e4a:	189b      	adds	r3, r3, r2
 8006e4c:	f8c7 31e8 	str.w	r3, [r7, #488]	; 0x1e8
 8006e50:	462b      	mov	r3, r5
 8006e52:	460a      	mov	r2, r1
 8006e54:	eb42 0303 	adc.w	r3, r2, r3
 8006e58:	f8c7 31ec 	str.w	r3, [r7, #492]	; 0x1ec
 8006e5c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8006e60:	685b      	ldr	r3, [r3, #4]
 8006e62:	2200      	movs	r2, #0
 8006e64:	f8c7 31e0 	str.w	r3, [r7, #480]	; 0x1e0
 8006e68:	f8c7 21e4 	str.w	r2, [r7, #484]	; 0x1e4
 8006e6c:	e9d7 1278 	ldrd	r1, r2, [r7, #480]	; 0x1e0
 8006e70:	460b      	mov	r3, r1
 8006e72:	18db      	adds	r3, r3, r3
 8006e74:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8006e78:	4613      	mov	r3, r2
 8006e7a:	eb42 0303 	adc.w	r3, r2, r3
 8006e7e:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8006e82:	e9d7 2330 	ldrd	r2, r3, [r7, #192]	; 0xc0
 8006e86:	e9d7 017a 	ldrd	r0, r1, [r7, #488]	; 0x1e8
 8006e8a:	f7fa f865 	bl	8000f58 <__aeabi_uldivmod>
 8006e8e:	4602      	mov	r2, r0
 8006e90:	460b      	mov	r3, r1
 8006e92:	4b69      	ldr	r3, [pc, #420]	; (8007038 <UART_SetConfig+0x300>)
 8006e94:	fba3 2302 	umull	r2, r3, r3, r2
 8006e98:	095b      	lsrs	r3, r3, #5
 8006e9a:	011c      	lsls	r4, r3, #4
 8006e9c:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8006ea0:	2200      	movs	r2, #0
 8006ea2:	f8c7 31d8 	str.w	r3, [r7, #472]	; 0x1d8
 8006ea6:	f8c7 21dc 	str.w	r2, [r7, #476]	; 0x1dc
 8006eaa:	e9d7 8976 	ldrd	r8, r9, [r7, #472]	; 0x1d8
 8006eae:	4642      	mov	r2, r8
 8006eb0:	464b      	mov	r3, r9
 8006eb2:	1891      	adds	r1, r2, r2
 8006eb4:	f8c7 10b8 	str.w	r1, [r7, #184]	; 0xb8
 8006eb8:	415b      	adcs	r3, r3
 8006eba:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 8006ebe:	e9d7 232e 	ldrd	r2, r3, [r7, #184]	; 0xb8
 8006ec2:	4641      	mov	r1, r8
 8006ec4:	1851      	adds	r1, r2, r1
 8006ec6:	f8c7 10b0 	str.w	r1, [r7, #176]	; 0xb0
 8006eca:	4649      	mov	r1, r9
 8006ecc:	414b      	adcs	r3, r1
 8006ece:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8006ed2:	f04f 0200 	mov.w	r2, #0
 8006ed6:	f04f 0300 	mov.w	r3, #0
 8006eda:	e9d7 ab2c 	ldrd	sl, fp, [r7, #176]	; 0xb0
 8006ede:	4659      	mov	r1, fp
 8006ee0:	00cb      	lsls	r3, r1, #3
 8006ee2:	4651      	mov	r1, sl
 8006ee4:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006ee8:	4651      	mov	r1, sl
 8006eea:	00ca      	lsls	r2, r1, #3
 8006eec:	4610      	mov	r0, r2
 8006eee:	4619      	mov	r1, r3
 8006ef0:	4603      	mov	r3, r0
 8006ef2:	4642      	mov	r2, r8
 8006ef4:	189b      	adds	r3, r3, r2
 8006ef6:	f8c7 31d0 	str.w	r3, [r7, #464]	; 0x1d0
 8006efa:	464b      	mov	r3, r9
 8006efc:	460a      	mov	r2, r1
 8006efe:	eb42 0303 	adc.w	r3, r2, r3
 8006f02:	f8c7 31d4 	str.w	r3, [r7, #468]	; 0x1d4
 8006f06:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8006f0a:	685b      	ldr	r3, [r3, #4]
 8006f0c:	2200      	movs	r2, #0
 8006f0e:	f8c7 31c8 	str.w	r3, [r7, #456]	; 0x1c8
 8006f12:	f8c7 21cc 	str.w	r2, [r7, #460]	; 0x1cc
 8006f16:	e9d7 1272 	ldrd	r1, r2, [r7, #456]	; 0x1c8
 8006f1a:	460b      	mov	r3, r1
 8006f1c:	18db      	adds	r3, r3, r3
 8006f1e:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8006f22:	4613      	mov	r3, r2
 8006f24:	eb42 0303 	adc.w	r3, r2, r3
 8006f28:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8006f2c:	e9d7 232a 	ldrd	r2, r3, [r7, #168]	; 0xa8
 8006f30:	e9d7 0174 	ldrd	r0, r1, [r7, #464]	; 0x1d0
 8006f34:	f7fa f810 	bl	8000f58 <__aeabi_uldivmod>
 8006f38:	4602      	mov	r2, r0
 8006f3a:	460b      	mov	r3, r1
 8006f3c:	4611      	mov	r1, r2
 8006f3e:	4b3e      	ldr	r3, [pc, #248]	; (8007038 <UART_SetConfig+0x300>)
 8006f40:	fba3 2301 	umull	r2, r3, r3, r1
 8006f44:	095b      	lsrs	r3, r3, #5
 8006f46:	2264      	movs	r2, #100	; 0x64
 8006f48:	fb02 f303 	mul.w	r3, r2, r3
 8006f4c:	1acb      	subs	r3, r1, r3
 8006f4e:	00db      	lsls	r3, r3, #3
 8006f50:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8006f54:	4b38      	ldr	r3, [pc, #224]	; (8007038 <UART_SetConfig+0x300>)
 8006f56:	fba3 2302 	umull	r2, r3, r3, r2
 8006f5a:	095b      	lsrs	r3, r3, #5
 8006f5c:	005b      	lsls	r3, r3, #1
 8006f5e:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8006f62:	441c      	add	r4, r3
 8006f64:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8006f68:	2200      	movs	r2, #0
 8006f6a:	f8c7 31c0 	str.w	r3, [r7, #448]	; 0x1c0
 8006f6e:	f8c7 21c4 	str.w	r2, [r7, #452]	; 0x1c4
 8006f72:	e9d7 8970 	ldrd	r8, r9, [r7, #448]	; 0x1c0
 8006f76:	4642      	mov	r2, r8
 8006f78:	464b      	mov	r3, r9
 8006f7a:	1891      	adds	r1, r2, r2
 8006f7c:	f8c7 10a0 	str.w	r1, [r7, #160]	; 0xa0
 8006f80:	415b      	adcs	r3, r3
 8006f82:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 8006f86:	e9d7 2328 	ldrd	r2, r3, [r7, #160]	; 0xa0
 8006f8a:	4641      	mov	r1, r8
 8006f8c:	1851      	adds	r1, r2, r1
 8006f8e:	f8c7 1098 	str.w	r1, [r7, #152]	; 0x98
 8006f92:	4649      	mov	r1, r9
 8006f94:	414b      	adcs	r3, r1
 8006f96:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8006f9a:	f04f 0200 	mov.w	r2, #0
 8006f9e:	f04f 0300 	mov.w	r3, #0
 8006fa2:	e9d7 ab26 	ldrd	sl, fp, [r7, #152]	; 0x98
 8006fa6:	4659      	mov	r1, fp
 8006fa8:	00cb      	lsls	r3, r1, #3
 8006faa:	4651      	mov	r1, sl
 8006fac:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006fb0:	4651      	mov	r1, sl
 8006fb2:	00ca      	lsls	r2, r1, #3
 8006fb4:	4610      	mov	r0, r2
 8006fb6:	4619      	mov	r1, r3
 8006fb8:	4603      	mov	r3, r0
 8006fba:	4642      	mov	r2, r8
 8006fbc:	189b      	adds	r3, r3, r2
 8006fbe:	f8c7 31b8 	str.w	r3, [r7, #440]	; 0x1b8
 8006fc2:	464b      	mov	r3, r9
 8006fc4:	460a      	mov	r2, r1
 8006fc6:	eb42 0303 	adc.w	r3, r2, r3
 8006fca:	f8c7 31bc 	str.w	r3, [r7, #444]	; 0x1bc
 8006fce:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8006fd2:	685b      	ldr	r3, [r3, #4]
 8006fd4:	2200      	movs	r2, #0
 8006fd6:	f8c7 31b0 	str.w	r3, [r7, #432]	; 0x1b0
 8006fda:	f8c7 21b4 	str.w	r2, [r7, #436]	; 0x1b4
 8006fde:	e9d7 126c 	ldrd	r1, r2, [r7, #432]	; 0x1b0
 8006fe2:	460b      	mov	r3, r1
 8006fe4:	18db      	adds	r3, r3, r3
 8006fe6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8006fea:	4613      	mov	r3, r2
 8006fec:	eb42 0303 	adc.w	r3, r2, r3
 8006ff0:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8006ff4:	e9d7 2324 	ldrd	r2, r3, [r7, #144]	; 0x90
 8006ff8:	e9d7 016e 	ldrd	r0, r1, [r7, #440]	; 0x1b8
 8006ffc:	f7f9 ffac 	bl	8000f58 <__aeabi_uldivmod>
 8007000:	4602      	mov	r2, r0
 8007002:	460b      	mov	r3, r1
 8007004:	4b0c      	ldr	r3, [pc, #48]	; (8007038 <UART_SetConfig+0x300>)
 8007006:	fba3 1302 	umull	r1, r3, r3, r2
 800700a:	095b      	lsrs	r3, r3, #5
 800700c:	2164      	movs	r1, #100	; 0x64
 800700e:	fb01 f303 	mul.w	r3, r1, r3
 8007012:	1ad3      	subs	r3, r2, r3
 8007014:	00db      	lsls	r3, r3, #3
 8007016:	3332      	adds	r3, #50	; 0x32
 8007018:	4a07      	ldr	r2, [pc, #28]	; (8007038 <UART_SetConfig+0x300>)
 800701a:	fba2 2303 	umull	r2, r3, r2, r3
 800701e:	095b      	lsrs	r3, r3, #5
 8007020:	f003 0207 	and.w	r2, r3, #7
 8007024:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8007028:	681b      	ldr	r3, [r3, #0]
 800702a:	4422      	add	r2, r4
 800702c:	609a      	str	r2, [r3, #8]
 800702e:	e349      	b.n	80076c4 <UART_SetConfig+0x98c>
 8007030:	40011000 	.word	0x40011000
 8007034:	40011400 	.word	0x40011400
 8007038:	51eb851f 	.word	0x51eb851f
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800703c:	f7fe feca 	bl	8005dd4 <HAL_RCC_GetPCLK1Freq>
 8007040:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007044:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8007048:	2200      	movs	r2, #0
 800704a:	f8c7 31a8 	str.w	r3, [r7, #424]	; 0x1a8
 800704e:	f8c7 21ac 	str.w	r2, [r7, #428]	; 0x1ac
 8007052:	e9d7 456a 	ldrd	r4, r5, [r7, #424]	; 0x1a8
 8007056:	4622      	mov	r2, r4
 8007058:	462b      	mov	r3, r5
 800705a:	1891      	adds	r1, r2, r2
 800705c:	f8c7 1088 	str.w	r1, [r7, #136]	; 0x88
 8007060:	415b      	adcs	r3, r3
 8007062:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8007066:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 800706a:	4621      	mov	r1, r4
 800706c:	eb12 0a01 	adds.w	sl, r2, r1
 8007070:	4629      	mov	r1, r5
 8007072:	eb43 0b01 	adc.w	fp, r3, r1
 8007076:	f04f 0200 	mov.w	r2, #0
 800707a:	f04f 0300 	mov.w	r3, #0
 800707e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007082:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007086:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800708a:	4692      	mov	sl, r2
 800708c:	469b      	mov	fp, r3
 800708e:	4623      	mov	r3, r4
 8007090:	eb1a 0303 	adds.w	r3, sl, r3
 8007094:	f8c7 31a0 	str.w	r3, [r7, #416]	; 0x1a0
 8007098:	462b      	mov	r3, r5
 800709a:	eb4b 0303 	adc.w	r3, fp, r3
 800709e:	f8c7 31a4 	str.w	r3, [r7, #420]	; 0x1a4
 80070a2:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80070a6:	685b      	ldr	r3, [r3, #4]
 80070a8:	2200      	movs	r2, #0
 80070aa:	f8c7 3198 	str.w	r3, [r7, #408]	; 0x198
 80070ae:	f8c7 219c 	str.w	r2, [r7, #412]	; 0x19c
 80070b2:	e9d7 1266 	ldrd	r1, r2, [r7, #408]	; 0x198
 80070b6:	460b      	mov	r3, r1
 80070b8:	18db      	adds	r3, r3, r3
 80070ba:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80070be:	4613      	mov	r3, r2
 80070c0:	eb42 0303 	adc.w	r3, r2, r3
 80070c4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80070c8:	e9d7 2320 	ldrd	r2, r3, [r7, #128]	; 0x80
 80070cc:	e9d7 0168 	ldrd	r0, r1, [r7, #416]	; 0x1a0
 80070d0:	f7f9 ff42 	bl	8000f58 <__aeabi_uldivmod>
 80070d4:	4602      	mov	r2, r0
 80070d6:	460b      	mov	r3, r1
 80070d8:	4b61      	ldr	r3, [pc, #388]	; (8007260 <UART_SetConfig+0x528>)
 80070da:	fba3 2302 	umull	r2, r3, r3, r2
 80070de:	095b      	lsrs	r3, r3, #5
 80070e0:	011c      	lsls	r4, r3, #4
 80070e2:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80070e6:	2200      	movs	r2, #0
 80070e8:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
 80070ec:	f8c7 2194 	str.w	r2, [r7, #404]	; 0x194
 80070f0:	e9d7 8964 	ldrd	r8, r9, [r7, #400]	; 0x190
 80070f4:	4642      	mov	r2, r8
 80070f6:	464b      	mov	r3, r9
 80070f8:	1891      	adds	r1, r2, r2
 80070fa:	67b9      	str	r1, [r7, #120]	; 0x78
 80070fc:	415b      	adcs	r3, r3
 80070fe:	67fb      	str	r3, [r7, #124]	; 0x7c
 8007100:	e9d7 231e 	ldrd	r2, r3, [r7, #120]	; 0x78
 8007104:	4641      	mov	r1, r8
 8007106:	1851      	adds	r1, r2, r1
 8007108:	6739      	str	r1, [r7, #112]	; 0x70
 800710a:	4649      	mov	r1, r9
 800710c:	414b      	adcs	r3, r1
 800710e:	677b      	str	r3, [r7, #116]	; 0x74
 8007110:	f04f 0200 	mov.w	r2, #0
 8007114:	f04f 0300 	mov.w	r3, #0
 8007118:	e9d7 ab1c 	ldrd	sl, fp, [r7, #112]	; 0x70
 800711c:	4659      	mov	r1, fp
 800711e:	00cb      	lsls	r3, r1, #3
 8007120:	4651      	mov	r1, sl
 8007122:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007126:	4651      	mov	r1, sl
 8007128:	00ca      	lsls	r2, r1, #3
 800712a:	4610      	mov	r0, r2
 800712c:	4619      	mov	r1, r3
 800712e:	4603      	mov	r3, r0
 8007130:	4642      	mov	r2, r8
 8007132:	189b      	adds	r3, r3, r2
 8007134:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 8007138:	464b      	mov	r3, r9
 800713a:	460a      	mov	r2, r1
 800713c:	eb42 0303 	adc.w	r3, r2, r3
 8007140:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
 8007144:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8007148:	685b      	ldr	r3, [r3, #4]
 800714a:	2200      	movs	r2, #0
 800714c:	f8c7 3180 	str.w	r3, [r7, #384]	; 0x180
 8007150:	f8c7 2184 	str.w	r2, [r7, #388]	; 0x184
 8007154:	e9d7 1260 	ldrd	r1, r2, [r7, #384]	; 0x180
 8007158:	460b      	mov	r3, r1
 800715a:	18db      	adds	r3, r3, r3
 800715c:	66bb      	str	r3, [r7, #104]	; 0x68
 800715e:	4613      	mov	r3, r2
 8007160:	eb42 0303 	adc.w	r3, r2, r3
 8007164:	66fb      	str	r3, [r7, #108]	; 0x6c
 8007166:	e9d7 231a 	ldrd	r2, r3, [r7, #104]	; 0x68
 800716a:	e9d7 0162 	ldrd	r0, r1, [r7, #392]	; 0x188
 800716e:	f7f9 fef3 	bl	8000f58 <__aeabi_uldivmod>
 8007172:	4602      	mov	r2, r0
 8007174:	460b      	mov	r3, r1
 8007176:	4611      	mov	r1, r2
 8007178:	4b39      	ldr	r3, [pc, #228]	; (8007260 <UART_SetConfig+0x528>)
 800717a:	fba3 2301 	umull	r2, r3, r3, r1
 800717e:	095b      	lsrs	r3, r3, #5
 8007180:	2264      	movs	r2, #100	; 0x64
 8007182:	fb02 f303 	mul.w	r3, r2, r3
 8007186:	1acb      	subs	r3, r1, r3
 8007188:	00db      	lsls	r3, r3, #3
 800718a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800718e:	4b34      	ldr	r3, [pc, #208]	; (8007260 <UART_SetConfig+0x528>)
 8007190:	fba3 2302 	umull	r2, r3, r3, r2
 8007194:	095b      	lsrs	r3, r3, #5
 8007196:	005b      	lsls	r3, r3, #1
 8007198:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800719c:	441c      	add	r4, r3
 800719e:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80071a2:	2200      	movs	r2, #0
 80071a4:	f8c7 3178 	str.w	r3, [r7, #376]	; 0x178
 80071a8:	f8c7 217c 	str.w	r2, [r7, #380]	; 0x17c
 80071ac:	e9d7 895e 	ldrd	r8, r9, [r7, #376]	; 0x178
 80071b0:	4642      	mov	r2, r8
 80071b2:	464b      	mov	r3, r9
 80071b4:	1891      	adds	r1, r2, r2
 80071b6:	6639      	str	r1, [r7, #96]	; 0x60
 80071b8:	415b      	adcs	r3, r3
 80071ba:	667b      	str	r3, [r7, #100]	; 0x64
 80071bc:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 80071c0:	4641      	mov	r1, r8
 80071c2:	1851      	adds	r1, r2, r1
 80071c4:	65b9      	str	r1, [r7, #88]	; 0x58
 80071c6:	4649      	mov	r1, r9
 80071c8:	414b      	adcs	r3, r1
 80071ca:	65fb      	str	r3, [r7, #92]	; 0x5c
 80071cc:	f04f 0200 	mov.w	r2, #0
 80071d0:	f04f 0300 	mov.w	r3, #0
 80071d4:	e9d7 ab16 	ldrd	sl, fp, [r7, #88]	; 0x58
 80071d8:	4659      	mov	r1, fp
 80071da:	00cb      	lsls	r3, r1, #3
 80071dc:	4651      	mov	r1, sl
 80071de:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80071e2:	4651      	mov	r1, sl
 80071e4:	00ca      	lsls	r2, r1, #3
 80071e6:	4610      	mov	r0, r2
 80071e8:	4619      	mov	r1, r3
 80071ea:	4603      	mov	r3, r0
 80071ec:	4642      	mov	r2, r8
 80071ee:	189b      	adds	r3, r3, r2
 80071f0:	f8c7 3170 	str.w	r3, [r7, #368]	; 0x170
 80071f4:	464b      	mov	r3, r9
 80071f6:	460a      	mov	r2, r1
 80071f8:	eb42 0303 	adc.w	r3, r2, r3
 80071fc:	f8c7 3174 	str.w	r3, [r7, #372]	; 0x174
 8007200:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8007204:	685b      	ldr	r3, [r3, #4]
 8007206:	2200      	movs	r2, #0
 8007208:	f8c7 3168 	str.w	r3, [r7, #360]	; 0x168
 800720c:	f8c7 216c 	str.w	r2, [r7, #364]	; 0x16c
 8007210:	e9d7 125a 	ldrd	r1, r2, [r7, #360]	; 0x168
 8007214:	460b      	mov	r3, r1
 8007216:	18db      	adds	r3, r3, r3
 8007218:	653b      	str	r3, [r7, #80]	; 0x50
 800721a:	4613      	mov	r3, r2
 800721c:	eb42 0303 	adc.w	r3, r2, r3
 8007220:	657b      	str	r3, [r7, #84]	; 0x54
 8007222:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8007226:	e9d7 015c 	ldrd	r0, r1, [r7, #368]	; 0x170
 800722a:	f7f9 fe95 	bl	8000f58 <__aeabi_uldivmod>
 800722e:	4602      	mov	r2, r0
 8007230:	460b      	mov	r3, r1
 8007232:	4b0b      	ldr	r3, [pc, #44]	; (8007260 <UART_SetConfig+0x528>)
 8007234:	fba3 1302 	umull	r1, r3, r3, r2
 8007238:	095b      	lsrs	r3, r3, #5
 800723a:	2164      	movs	r1, #100	; 0x64
 800723c:	fb01 f303 	mul.w	r3, r1, r3
 8007240:	1ad3      	subs	r3, r2, r3
 8007242:	00db      	lsls	r3, r3, #3
 8007244:	3332      	adds	r3, #50	; 0x32
 8007246:	4a06      	ldr	r2, [pc, #24]	; (8007260 <UART_SetConfig+0x528>)
 8007248:	fba2 2303 	umull	r2, r3, r2, r3
 800724c:	095b      	lsrs	r3, r3, #5
 800724e:	f003 0207 	and.w	r2, r3, #7
 8007252:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	4422      	add	r2, r4
 800725a:	609a      	str	r2, [r3, #8]
    {
      pclk = HAL_RCC_GetPCLK1Freq();
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
    }
  }
}
 800725c:	e232      	b.n	80076c4 <UART_SetConfig+0x98c>
 800725e:	bf00      	nop
 8007260:	51eb851f 	.word	0x51eb851f
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007264:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8007268:	681a      	ldr	r2, [r3, #0]
 800726a:	4b8d      	ldr	r3, [pc, #564]	; (80074a0 <UART_SetConfig+0x768>)
 800726c:	429a      	cmp	r2, r3
 800726e:	d006      	beq.n	800727e <UART_SetConfig+0x546>
 8007270:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8007274:	681a      	ldr	r2, [r3, #0]
 8007276:	4b8b      	ldr	r3, [pc, #556]	; (80074a4 <UART_SetConfig+0x76c>)
 8007278:	429a      	cmp	r2, r3
 800727a:	f040 8117 	bne.w	80074ac <UART_SetConfig+0x774>
      pclk = HAL_RCC_GetPCLK2Freq();
 800727e:	f7fe fdbd 	bl	8005dfc <HAL_RCC_GetPCLK2Freq>
 8007282:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007286:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800728a:	2200      	movs	r2, #0
 800728c:	f8c7 3160 	str.w	r3, [r7, #352]	; 0x160
 8007290:	f8c7 2164 	str.w	r2, [r7, #356]	; 0x164
 8007294:	e9d7 4558 	ldrd	r4, r5, [r7, #352]	; 0x160
 8007298:	4622      	mov	r2, r4
 800729a:	462b      	mov	r3, r5
 800729c:	1891      	adds	r1, r2, r2
 800729e:	64b9      	str	r1, [r7, #72]	; 0x48
 80072a0:	415b      	adcs	r3, r3
 80072a2:	64fb      	str	r3, [r7, #76]	; 0x4c
 80072a4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80072a8:	4621      	mov	r1, r4
 80072aa:	eb12 0801 	adds.w	r8, r2, r1
 80072ae:	4629      	mov	r1, r5
 80072b0:	eb43 0901 	adc.w	r9, r3, r1
 80072b4:	f04f 0200 	mov.w	r2, #0
 80072b8:	f04f 0300 	mov.w	r3, #0
 80072bc:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80072c0:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80072c4:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80072c8:	4690      	mov	r8, r2
 80072ca:	4699      	mov	r9, r3
 80072cc:	4623      	mov	r3, r4
 80072ce:	eb18 0303 	adds.w	r3, r8, r3
 80072d2:	f8c7 3158 	str.w	r3, [r7, #344]	; 0x158
 80072d6:	462b      	mov	r3, r5
 80072d8:	eb49 0303 	adc.w	r3, r9, r3
 80072dc:	f8c7 315c 	str.w	r3, [r7, #348]	; 0x15c
 80072e0:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80072e4:	685b      	ldr	r3, [r3, #4]
 80072e6:	2200      	movs	r2, #0
 80072e8:	f8c7 3150 	str.w	r3, [r7, #336]	; 0x150
 80072ec:	f8c7 2154 	str.w	r2, [r7, #340]	; 0x154
 80072f0:	f04f 0200 	mov.w	r2, #0
 80072f4:	f04f 0300 	mov.w	r3, #0
 80072f8:	e9d7 4554 	ldrd	r4, r5, [r7, #336]	; 0x150
 80072fc:	4629      	mov	r1, r5
 80072fe:	008b      	lsls	r3, r1, #2
 8007300:	4621      	mov	r1, r4
 8007302:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007306:	4621      	mov	r1, r4
 8007308:	008a      	lsls	r2, r1, #2
 800730a:	e9d7 0156 	ldrd	r0, r1, [r7, #344]	; 0x158
 800730e:	f7f9 fe23 	bl	8000f58 <__aeabi_uldivmod>
 8007312:	4602      	mov	r2, r0
 8007314:	460b      	mov	r3, r1
 8007316:	4b64      	ldr	r3, [pc, #400]	; (80074a8 <UART_SetConfig+0x770>)
 8007318:	fba3 2302 	umull	r2, r3, r3, r2
 800731c:	095b      	lsrs	r3, r3, #5
 800731e:	011c      	lsls	r4, r3, #4
 8007320:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8007324:	2200      	movs	r2, #0
 8007326:	f8c7 3148 	str.w	r3, [r7, #328]	; 0x148
 800732a:	f8c7 214c 	str.w	r2, [r7, #332]	; 0x14c
 800732e:	e9d7 8952 	ldrd	r8, r9, [r7, #328]	; 0x148
 8007332:	4642      	mov	r2, r8
 8007334:	464b      	mov	r3, r9
 8007336:	1891      	adds	r1, r2, r2
 8007338:	6439      	str	r1, [r7, #64]	; 0x40
 800733a:	415b      	adcs	r3, r3
 800733c:	647b      	str	r3, [r7, #68]	; 0x44
 800733e:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8007342:	4641      	mov	r1, r8
 8007344:	1851      	adds	r1, r2, r1
 8007346:	63b9      	str	r1, [r7, #56]	; 0x38
 8007348:	4649      	mov	r1, r9
 800734a:	414b      	adcs	r3, r1
 800734c:	63fb      	str	r3, [r7, #60]	; 0x3c
 800734e:	f04f 0200 	mov.w	r2, #0
 8007352:	f04f 0300 	mov.w	r3, #0
 8007356:	e9d7 ab0e 	ldrd	sl, fp, [r7, #56]	; 0x38
 800735a:	4659      	mov	r1, fp
 800735c:	00cb      	lsls	r3, r1, #3
 800735e:	4651      	mov	r1, sl
 8007360:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007364:	4651      	mov	r1, sl
 8007366:	00ca      	lsls	r2, r1, #3
 8007368:	4610      	mov	r0, r2
 800736a:	4619      	mov	r1, r3
 800736c:	4603      	mov	r3, r0
 800736e:	4642      	mov	r2, r8
 8007370:	189b      	adds	r3, r3, r2
 8007372:	f8c7 3140 	str.w	r3, [r7, #320]	; 0x140
 8007376:	464b      	mov	r3, r9
 8007378:	460a      	mov	r2, r1
 800737a:	eb42 0303 	adc.w	r3, r2, r3
 800737e:	f8c7 3144 	str.w	r3, [r7, #324]	; 0x144
 8007382:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8007386:	685b      	ldr	r3, [r3, #4]
 8007388:	2200      	movs	r2, #0
 800738a:	f8c7 3138 	str.w	r3, [r7, #312]	; 0x138
 800738e:	f8c7 213c 	str.w	r2, [r7, #316]	; 0x13c
 8007392:	f04f 0200 	mov.w	r2, #0
 8007396:	f04f 0300 	mov.w	r3, #0
 800739a:	e9d7 894e 	ldrd	r8, r9, [r7, #312]	; 0x138
 800739e:	4649      	mov	r1, r9
 80073a0:	008b      	lsls	r3, r1, #2
 80073a2:	4641      	mov	r1, r8
 80073a4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80073a8:	4641      	mov	r1, r8
 80073aa:	008a      	lsls	r2, r1, #2
 80073ac:	e9d7 0150 	ldrd	r0, r1, [r7, #320]	; 0x140
 80073b0:	f7f9 fdd2 	bl	8000f58 <__aeabi_uldivmod>
 80073b4:	4602      	mov	r2, r0
 80073b6:	460b      	mov	r3, r1
 80073b8:	4b3b      	ldr	r3, [pc, #236]	; (80074a8 <UART_SetConfig+0x770>)
 80073ba:	fba3 1302 	umull	r1, r3, r3, r2
 80073be:	095b      	lsrs	r3, r3, #5
 80073c0:	2164      	movs	r1, #100	; 0x64
 80073c2:	fb01 f303 	mul.w	r3, r1, r3
 80073c6:	1ad3      	subs	r3, r2, r3
 80073c8:	011b      	lsls	r3, r3, #4
 80073ca:	3332      	adds	r3, #50	; 0x32
 80073cc:	4a36      	ldr	r2, [pc, #216]	; (80074a8 <UART_SetConfig+0x770>)
 80073ce:	fba2 2303 	umull	r2, r3, r2, r3
 80073d2:	095b      	lsrs	r3, r3, #5
 80073d4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80073d8:	441c      	add	r4, r3
 80073da:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80073de:	2200      	movs	r2, #0
 80073e0:	f8c7 3130 	str.w	r3, [r7, #304]	; 0x130
 80073e4:	f8c7 2134 	str.w	r2, [r7, #308]	; 0x134
 80073e8:	e9d7 894c 	ldrd	r8, r9, [r7, #304]	; 0x130
 80073ec:	4642      	mov	r2, r8
 80073ee:	464b      	mov	r3, r9
 80073f0:	1891      	adds	r1, r2, r2
 80073f2:	6339      	str	r1, [r7, #48]	; 0x30
 80073f4:	415b      	adcs	r3, r3
 80073f6:	637b      	str	r3, [r7, #52]	; 0x34
 80073f8:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 80073fc:	4641      	mov	r1, r8
 80073fe:	1851      	adds	r1, r2, r1
 8007400:	62b9      	str	r1, [r7, #40]	; 0x28
 8007402:	4649      	mov	r1, r9
 8007404:	414b      	adcs	r3, r1
 8007406:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007408:	f04f 0200 	mov.w	r2, #0
 800740c:	f04f 0300 	mov.w	r3, #0
 8007410:	e9d7 ab0a 	ldrd	sl, fp, [r7, #40]	; 0x28
 8007414:	4659      	mov	r1, fp
 8007416:	00cb      	lsls	r3, r1, #3
 8007418:	4651      	mov	r1, sl
 800741a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800741e:	4651      	mov	r1, sl
 8007420:	00ca      	lsls	r2, r1, #3
 8007422:	4610      	mov	r0, r2
 8007424:	4619      	mov	r1, r3
 8007426:	4603      	mov	r3, r0
 8007428:	4642      	mov	r2, r8
 800742a:	189b      	adds	r3, r3, r2
 800742c:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128
 8007430:	464b      	mov	r3, r9
 8007432:	460a      	mov	r2, r1
 8007434:	eb42 0303 	adc.w	r3, r2, r3
 8007438:	f8c7 312c 	str.w	r3, [r7, #300]	; 0x12c
 800743c:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8007440:	685b      	ldr	r3, [r3, #4]
 8007442:	2200      	movs	r2, #0
 8007444:	f8c7 3120 	str.w	r3, [r7, #288]	; 0x120
 8007448:	f8c7 2124 	str.w	r2, [r7, #292]	; 0x124
 800744c:	f04f 0200 	mov.w	r2, #0
 8007450:	f04f 0300 	mov.w	r3, #0
 8007454:	e9d7 8948 	ldrd	r8, r9, [r7, #288]	; 0x120
 8007458:	4649      	mov	r1, r9
 800745a:	008b      	lsls	r3, r1, #2
 800745c:	4641      	mov	r1, r8
 800745e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007462:	4641      	mov	r1, r8
 8007464:	008a      	lsls	r2, r1, #2
 8007466:	e9d7 014a 	ldrd	r0, r1, [r7, #296]	; 0x128
 800746a:	f7f9 fd75 	bl	8000f58 <__aeabi_uldivmod>
 800746e:	4602      	mov	r2, r0
 8007470:	460b      	mov	r3, r1
 8007472:	4b0d      	ldr	r3, [pc, #52]	; (80074a8 <UART_SetConfig+0x770>)
 8007474:	fba3 1302 	umull	r1, r3, r3, r2
 8007478:	095b      	lsrs	r3, r3, #5
 800747a:	2164      	movs	r1, #100	; 0x64
 800747c:	fb01 f303 	mul.w	r3, r1, r3
 8007480:	1ad3      	subs	r3, r2, r3
 8007482:	011b      	lsls	r3, r3, #4
 8007484:	3332      	adds	r3, #50	; 0x32
 8007486:	4a08      	ldr	r2, [pc, #32]	; (80074a8 <UART_SetConfig+0x770>)
 8007488:	fba2 2303 	umull	r2, r3, r2, r3
 800748c:	095b      	lsrs	r3, r3, #5
 800748e:	f003 020f 	and.w	r2, r3, #15
 8007492:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	4422      	add	r2, r4
 800749a:	609a      	str	r2, [r3, #8]
 800749c:	e112      	b.n	80076c4 <UART_SetConfig+0x98c>
 800749e:	bf00      	nop
 80074a0:	40011000 	.word	0x40011000
 80074a4:	40011400 	.word	0x40011400
 80074a8:	51eb851f 	.word	0x51eb851f
      pclk = HAL_RCC_GetPCLK1Freq();
 80074ac:	f7fe fc92 	bl	8005dd4 <HAL_RCC_GetPCLK1Freq>
 80074b0:	f8c7 0200 	str.w	r0, [r7, #512]	; 0x200
      huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80074b4:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 80074b8:	2200      	movs	r2, #0
 80074ba:	f8c7 3118 	str.w	r3, [r7, #280]	; 0x118
 80074be:	f8c7 211c 	str.w	r2, [r7, #284]	; 0x11c
 80074c2:	e9d7 8946 	ldrd	r8, r9, [r7, #280]	; 0x118
 80074c6:	4642      	mov	r2, r8
 80074c8:	464b      	mov	r3, r9
 80074ca:	1891      	adds	r1, r2, r2
 80074cc:	6239      	str	r1, [r7, #32]
 80074ce:	415b      	adcs	r3, r3
 80074d0:	627b      	str	r3, [r7, #36]	; 0x24
 80074d2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80074d6:	4641      	mov	r1, r8
 80074d8:	1854      	adds	r4, r2, r1
 80074da:	4649      	mov	r1, r9
 80074dc:	eb43 0501 	adc.w	r5, r3, r1
 80074e0:	f04f 0200 	mov.w	r2, #0
 80074e4:	f04f 0300 	mov.w	r3, #0
 80074e8:	00eb      	lsls	r3, r5, #3
 80074ea:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80074ee:	00e2      	lsls	r2, r4, #3
 80074f0:	4614      	mov	r4, r2
 80074f2:	461d      	mov	r5, r3
 80074f4:	4643      	mov	r3, r8
 80074f6:	18e3      	adds	r3, r4, r3
 80074f8:	f8c7 3110 	str.w	r3, [r7, #272]	; 0x110
 80074fc:	464b      	mov	r3, r9
 80074fe:	eb45 0303 	adc.w	r3, r5, r3
 8007502:	f8c7 3114 	str.w	r3, [r7, #276]	; 0x114
 8007506:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 800750a:	685b      	ldr	r3, [r3, #4]
 800750c:	2200      	movs	r2, #0
 800750e:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
 8007512:	f8c7 210c 	str.w	r2, [r7, #268]	; 0x10c
 8007516:	f04f 0200 	mov.w	r2, #0
 800751a:	f04f 0300 	mov.w	r3, #0
 800751e:	e9d7 4542 	ldrd	r4, r5, [r7, #264]	; 0x108
 8007522:	4629      	mov	r1, r5
 8007524:	008b      	lsls	r3, r1, #2
 8007526:	4621      	mov	r1, r4
 8007528:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800752c:	4621      	mov	r1, r4
 800752e:	008a      	lsls	r2, r1, #2
 8007530:	e9d7 0144 	ldrd	r0, r1, [r7, #272]	; 0x110
 8007534:	f7f9 fd10 	bl	8000f58 <__aeabi_uldivmod>
 8007538:	4602      	mov	r2, r0
 800753a:	460b      	mov	r3, r1
 800753c:	4b64      	ldr	r3, [pc, #400]	; (80076d0 <UART_SetConfig+0x998>)
 800753e:	fba3 2302 	umull	r2, r3, r3, r2
 8007542:	095b      	lsrs	r3, r3, #5
 8007544:	011c      	lsls	r4, r3, #4
 8007546:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 800754a:	2200      	movs	r2, #0
 800754c:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 8007550:	f8c7 2104 	str.w	r2, [r7, #260]	; 0x104
 8007554:	e9d7 8940 	ldrd	r8, r9, [r7, #256]	; 0x100
 8007558:	4642      	mov	r2, r8
 800755a:	464b      	mov	r3, r9
 800755c:	1891      	adds	r1, r2, r2
 800755e:	61b9      	str	r1, [r7, #24]
 8007560:	415b      	adcs	r3, r3
 8007562:	61fb      	str	r3, [r7, #28]
 8007564:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007568:	4641      	mov	r1, r8
 800756a:	1851      	adds	r1, r2, r1
 800756c:	6139      	str	r1, [r7, #16]
 800756e:	4649      	mov	r1, r9
 8007570:	414b      	adcs	r3, r1
 8007572:	617b      	str	r3, [r7, #20]
 8007574:	f04f 0200 	mov.w	r2, #0
 8007578:	f04f 0300 	mov.w	r3, #0
 800757c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007580:	4659      	mov	r1, fp
 8007582:	00cb      	lsls	r3, r1, #3
 8007584:	4651      	mov	r1, sl
 8007586:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800758a:	4651      	mov	r1, sl
 800758c:	00ca      	lsls	r2, r1, #3
 800758e:	4610      	mov	r0, r2
 8007590:	4619      	mov	r1, r3
 8007592:	4603      	mov	r3, r0
 8007594:	4642      	mov	r2, r8
 8007596:	189b      	adds	r3, r3, r2
 8007598:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800759c:	464b      	mov	r3, r9
 800759e:	460a      	mov	r2, r1
 80075a0:	eb42 0303 	adc.w	r3, r2, r3
 80075a4:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 80075a8:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80075ac:	685b      	ldr	r3, [r3, #4]
 80075ae:	2200      	movs	r2, #0
 80075b0:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 80075b4:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 80075b8:	f04f 0200 	mov.w	r2, #0
 80075bc:	f04f 0300 	mov.w	r3, #0
 80075c0:	e9d7 893c 	ldrd	r8, r9, [r7, #240]	; 0xf0
 80075c4:	4649      	mov	r1, r9
 80075c6:	008b      	lsls	r3, r1, #2
 80075c8:	4641      	mov	r1, r8
 80075ca:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80075ce:	4641      	mov	r1, r8
 80075d0:	008a      	lsls	r2, r1, #2
 80075d2:	e9d7 013e 	ldrd	r0, r1, [r7, #248]	; 0xf8
 80075d6:	f7f9 fcbf 	bl	8000f58 <__aeabi_uldivmod>
 80075da:	4602      	mov	r2, r0
 80075dc:	460b      	mov	r3, r1
 80075de:	4b3c      	ldr	r3, [pc, #240]	; (80076d0 <UART_SetConfig+0x998>)
 80075e0:	fba3 1302 	umull	r1, r3, r3, r2
 80075e4:	095b      	lsrs	r3, r3, #5
 80075e6:	2164      	movs	r1, #100	; 0x64
 80075e8:	fb01 f303 	mul.w	r3, r1, r3
 80075ec:	1ad3      	subs	r3, r2, r3
 80075ee:	011b      	lsls	r3, r3, #4
 80075f0:	3332      	adds	r3, #50	; 0x32
 80075f2:	4a37      	ldr	r2, [pc, #220]	; (80076d0 <UART_SetConfig+0x998>)
 80075f4:	fba2 2303 	umull	r2, r3, r2, r3
 80075f8:	095b      	lsrs	r3, r3, #5
 80075fa:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80075fe:	441c      	add	r4, r3
 8007600:	f8d7 3200 	ldr.w	r3, [r7, #512]	; 0x200
 8007604:	2200      	movs	r2, #0
 8007606:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800760a:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800760e:	e9d7 893a 	ldrd	r8, r9, [r7, #232]	; 0xe8
 8007612:	4642      	mov	r2, r8
 8007614:	464b      	mov	r3, r9
 8007616:	1891      	adds	r1, r2, r2
 8007618:	60b9      	str	r1, [r7, #8]
 800761a:	415b      	adcs	r3, r3
 800761c:	60fb      	str	r3, [r7, #12]
 800761e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8007622:	4641      	mov	r1, r8
 8007624:	1851      	adds	r1, r2, r1
 8007626:	6039      	str	r1, [r7, #0]
 8007628:	4649      	mov	r1, r9
 800762a:	414b      	adcs	r3, r1
 800762c:	607b      	str	r3, [r7, #4]
 800762e:	f04f 0200 	mov.w	r2, #0
 8007632:	f04f 0300 	mov.w	r3, #0
 8007636:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800763a:	4659      	mov	r1, fp
 800763c:	00cb      	lsls	r3, r1, #3
 800763e:	4651      	mov	r1, sl
 8007640:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007644:	4651      	mov	r1, sl
 8007646:	00ca      	lsls	r2, r1, #3
 8007648:	4610      	mov	r0, r2
 800764a:	4619      	mov	r1, r3
 800764c:	4603      	mov	r3, r0
 800764e:	4642      	mov	r2, r8
 8007650:	189b      	adds	r3, r3, r2
 8007652:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8007656:	464b      	mov	r3, r9
 8007658:	460a      	mov	r2, r1
 800765a:	eb42 0303 	adc.w	r3, r2, r3
 800765e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8007662:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 8007666:	685b      	ldr	r3, [r3, #4]
 8007668:	2200      	movs	r2, #0
 800766a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800766e:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8007672:	f04f 0200 	mov.w	r2, #0
 8007676:	f04f 0300 	mov.w	r3, #0
 800767a:	e9d7 8936 	ldrd	r8, r9, [r7, #216]	; 0xd8
 800767e:	4649      	mov	r1, r9
 8007680:	008b      	lsls	r3, r1, #2
 8007682:	4641      	mov	r1, r8
 8007684:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007688:	4641      	mov	r1, r8
 800768a:	008a      	lsls	r2, r1, #2
 800768c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8007690:	f7f9 fc62 	bl	8000f58 <__aeabi_uldivmod>
 8007694:	4602      	mov	r2, r0
 8007696:	460b      	mov	r3, r1
 8007698:	4b0d      	ldr	r3, [pc, #52]	; (80076d0 <UART_SetConfig+0x998>)
 800769a:	fba3 1302 	umull	r1, r3, r3, r2
 800769e:	095b      	lsrs	r3, r3, #5
 80076a0:	2164      	movs	r1, #100	; 0x64
 80076a2:	fb01 f303 	mul.w	r3, r1, r3
 80076a6:	1ad3      	subs	r3, r2, r3
 80076a8:	011b      	lsls	r3, r3, #4
 80076aa:	3332      	adds	r3, #50	; 0x32
 80076ac:	4a08      	ldr	r2, [pc, #32]	; (80076d0 <UART_SetConfig+0x998>)
 80076ae:	fba2 2303 	umull	r2, r3, r2, r3
 80076b2:	095b      	lsrs	r3, r3, #5
 80076b4:	f003 020f 	and.w	r2, r3, #15
 80076b8:	f8d7 31fc 	ldr.w	r3, [r7, #508]	; 0x1fc
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	4422      	add	r2, r4
 80076c0:	609a      	str	r2, [r3, #8]
}
 80076c2:	e7ff      	b.n	80076c4 <UART_SetConfig+0x98c>
 80076c4:	bf00      	nop
 80076c6:	f507 7702 	add.w	r7, r7, #520	; 0x208
 80076ca:	46bd      	mov	sp, r7
 80076cc:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80076d0:	51eb851f 	.word	0x51eb851f

080076d4 <main>:




int main(void)
{
 80076d4:	b580      	push	{r7, lr}
 80076d6:	af00      	add	r7, sp, #0
  hwInit();
 80076d8:	f7fc fbd8 	bl	8003e8c <hwInit>

  apInit();
 80076dc:	f7f9 fdf4 	bl	80012c8 <apInit>

  apMain();
 80076e0:	f7f9 fe3e 	bl	8001360 <apMain>

  return 0;
 80076e4:	2300      	movs	r3, #0
}
 80076e6:	4618      	mov	r0, r3
 80076e8:	bd80      	pop	{r7, pc}
	...

080076ec <__errno>:
 80076ec:	4b01      	ldr	r3, [pc, #4]	; (80076f4 <__errno+0x8>)
 80076ee:	6818      	ldr	r0, [r3, #0]
 80076f0:	4770      	bx	lr
 80076f2:	bf00      	nop
 80076f4:	20000278 	.word	0x20000278

080076f8 <__libc_init_array>:
 80076f8:	b570      	push	{r4, r5, r6, lr}
 80076fa:	4d0d      	ldr	r5, [pc, #52]	; (8007730 <__libc_init_array+0x38>)
 80076fc:	4c0d      	ldr	r4, [pc, #52]	; (8007734 <__libc_init_array+0x3c>)
 80076fe:	1b64      	subs	r4, r4, r5
 8007700:	10a4      	asrs	r4, r4, #2
 8007702:	2600      	movs	r6, #0
 8007704:	42a6      	cmp	r6, r4
 8007706:	d109      	bne.n	800771c <__libc_init_array+0x24>
 8007708:	4d0b      	ldr	r5, [pc, #44]	; (8007738 <__libc_init_array+0x40>)
 800770a:	4c0c      	ldr	r4, [pc, #48]	; (800773c <__libc_init_array+0x44>)
 800770c:	f004 faee 	bl	800bcec <_init>
 8007710:	1b64      	subs	r4, r4, r5
 8007712:	10a4      	asrs	r4, r4, #2
 8007714:	2600      	movs	r6, #0
 8007716:	42a6      	cmp	r6, r4
 8007718:	d105      	bne.n	8007726 <__libc_init_array+0x2e>
 800771a:	bd70      	pop	{r4, r5, r6, pc}
 800771c:	f855 3b04 	ldr.w	r3, [r5], #4
 8007720:	4798      	blx	r3
 8007722:	3601      	adds	r6, #1
 8007724:	e7ee      	b.n	8007704 <__libc_init_array+0xc>
 8007726:	f855 3b04 	ldr.w	r3, [r5], #4
 800772a:	4798      	blx	r3
 800772c:	3601      	adds	r6, #1
 800772e:	e7f2      	b.n	8007716 <__libc_init_array+0x1e>
 8007730:	0800c4ec 	.word	0x0800c4ec
 8007734:	0800c4ec 	.word	0x0800c4ec
 8007738:	0800c4ec 	.word	0x0800c4ec
 800773c:	0800c4f0 	.word	0x0800c4f0

08007740 <memcpy>:
 8007740:	440a      	add	r2, r1
 8007742:	4291      	cmp	r1, r2
 8007744:	f100 33ff 	add.w	r3, r0, #4294967295
 8007748:	d100      	bne.n	800774c <memcpy+0xc>
 800774a:	4770      	bx	lr
 800774c:	b510      	push	{r4, lr}
 800774e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007752:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007756:	4291      	cmp	r1, r2
 8007758:	d1f9      	bne.n	800774e <memcpy+0xe>
 800775a:	bd10      	pop	{r4, pc}

0800775c <memset>:
 800775c:	4402      	add	r2, r0
 800775e:	4603      	mov	r3, r0
 8007760:	4293      	cmp	r3, r2
 8007762:	d100      	bne.n	8007766 <memset+0xa>
 8007764:	4770      	bx	lr
 8007766:	f803 1b01 	strb.w	r1, [r3], #1
 800776a:	e7f9      	b.n	8007760 <memset+0x4>

0800776c <__cvt>:
 800776c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007770:	ec55 4b10 	vmov	r4, r5, d0
 8007774:	2d00      	cmp	r5, #0
 8007776:	460e      	mov	r6, r1
 8007778:	4619      	mov	r1, r3
 800777a:	462b      	mov	r3, r5
 800777c:	bfbb      	ittet	lt
 800777e:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8007782:	461d      	movlt	r5, r3
 8007784:	2300      	movge	r3, #0
 8007786:	232d      	movlt	r3, #45	; 0x2d
 8007788:	700b      	strb	r3, [r1, #0]
 800778a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800778c:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8007790:	4691      	mov	r9, r2
 8007792:	f023 0820 	bic.w	r8, r3, #32
 8007796:	bfbc      	itt	lt
 8007798:	4622      	movlt	r2, r4
 800779a:	4614      	movlt	r4, r2
 800779c:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80077a0:	d005      	beq.n	80077ae <__cvt+0x42>
 80077a2:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 80077a6:	d100      	bne.n	80077aa <__cvt+0x3e>
 80077a8:	3601      	adds	r6, #1
 80077aa:	2102      	movs	r1, #2
 80077ac:	e000      	b.n	80077b0 <__cvt+0x44>
 80077ae:	2103      	movs	r1, #3
 80077b0:	ab03      	add	r3, sp, #12
 80077b2:	9301      	str	r3, [sp, #4]
 80077b4:	ab02      	add	r3, sp, #8
 80077b6:	9300      	str	r3, [sp, #0]
 80077b8:	ec45 4b10 	vmov	d0, r4, r5
 80077bc:	4653      	mov	r3, sl
 80077be:	4632      	mov	r2, r6
 80077c0:	f001 fc06 	bl	8008fd0 <_dtoa_r>
 80077c4:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 80077c8:	4607      	mov	r7, r0
 80077ca:	d102      	bne.n	80077d2 <__cvt+0x66>
 80077cc:	f019 0f01 	tst.w	r9, #1
 80077d0:	d022      	beq.n	8007818 <__cvt+0xac>
 80077d2:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 80077d6:	eb07 0906 	add.w	r9, r7, r6
 80077da:	d110      	bne.n	80077fe <__cvt+0x92>
 80077dc:	783b      	ldrb	r3, [r7, #0]
 80077de:	2b30      	cmp	r3, #48	; 0x30
 80077e0:	d10a      	bne.n	80077f8 <__cvt+0x8c>
 80077e2:	2200      	movs	r2, #0
 80077e4:	2300      	movs	r3, #0
 80077e6:	4620      	mov	r0, r4
 80077e8:	4629      	mov	r1, r5
 80077ea:	f7f9 fad5 	bl	8000d98 <__aeabi_dcmpeq>
 80077ee:	b918      	cbnz	r0, 80077f8 <__cvt+0x8c>
 80077f0:	f1c6 0601 	rsb	r6, r6, #1
 80077f4:	f8ca 6000 	str.w	r6, [sl]
 80077f8:	f8da 3000 	ldr.w	r3, [sl]
 80077fc:	4499      	add	r9, r3
 80077fe:	2200      	movs	r2, #0
 8007800:	2300      	movs	r3, #0
 8007802:	4620      	mov	r0, r4
 8007804:	4629      	mov	r1, r5
 8007806:	f7f9 fac7 	bl	8000d98 <__aeabi_dcmpeq>
 800780a:	b108      	cbz	r0, 8007810 <__cvt+0xa4>
 800780c:	f8cd 900c 	str.w	r9, [sp, #12]
 8007810:	2230      	movs	r2, #48	; 0x30
 8007812:	9b03      	ldr	r3, [sp, #12]
 8007814:	454b      	cmp	r3, r9
 8007816:	d307      	bcc.n	8007828 <__cvt+0xbc>
 8007818:	9b03      	ldr	r3, [sp, #12]
 800781a:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800781c:	1bdb      	subs	r3, r3, r7
 800781e:	4638      	mov	r0, r7
 8007820:	6013      	str	r3, [r2, #0]
 8007822:	b004      	add	sp, #16
 8007824:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007828:	1c59      	adds	r1, r3, #1
 800782a:	9103      	str	r1, [sp, #12]
 800782c:	701a      	strb	r2, [r3, #0]
 800782e:	e7f0      	b.n	8007812 <__cvt+0xa6>

08007830 <__exponent>:
 8007830:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8007832:	4603      	mov	r3, r0
 8007834:	2900      	cmp	r1, #0
 8007836:	bfb8      	it	lt
 8007838:	4249      	neglt	r1, r1
 800783a:	f803 2b02 	strb.w	r2, [r3], #2
 800783e:	bfb4      	ite	lt
 8007840:	222d      	movlt	r2, #45	; 0x2d
 8007842:	222b      	movge	r2, #43	; 0x2b
 8007844:	2909      	cmp	r1, #9
 8007846:	7042      	strb	r2, [r0, #1]
 8007848:	dd2a      	ble.n	80078a0 <__exponent+0x70>
 800784a:	f10d 0407 	add.w	r4, sp, #7
 800784e:	46a4      	mov	ip, r4
 8007850:	270a      	movs	r7, #10
 8007852:	46a6      	mov	lr, r4
 8007854:	460a      	mov	r2, r1
 8007856:	fb91 f6f7 	sdiv	r6, r1, r7
 800785a:	fb07 1516 	mls	r5, r7, r6, r1
 800785e:	3530      	adds	r5, #48	; 0x30
 8007860:	2a63      	cmp	r2, #99	; 0x63
 8007862:	f104 34ff 	add.w	r4, r4, #4294967295
 8007866:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800786a:	4631      	mov	r1, r6
 800786c:	dcf1      	bgt.n	8007852 <__exponent+0x22>
 800786e:	3130      	adds	r1, #48	; 0x30
 8007870:	f1ae 0502 	sub.w	r5, lr, #2
 8007874:	f804 1c01 	strb.w	r1, [r4, #-1]
 8007878:	1c44      	adds	r4, r0, #1
 800787a:	4629      	mov	r1, r5
 800787c:	4561      	cmp	r1, ip
 800787e:	d30a      	bcc.n	8007896 <__exponent+0x66>
 8007880:	f10d 0209 	add.w	r2, sp, #9
 8007884:	eba2 020e 	sub.w	r2, r2, lr
 8007888:	4565      	cmp	r5, ip
 800788a:	bf88      	it	hi
 800788c:	2200      	movhi	r2, #0
 800788e:	4413      	add	r3, r2
 8007890:	1a18      	subs	r0, r3, r0
 8007892:	b003      	add	sp, #12
 8007894:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007896:	f811 2b01 	ldrb.w	r2, [r1], #1
 800789a:	f804 2f01 	strb.w	r2, [r4, #1]!
 800789e:	e7ed      	b.n	800787c <__exponent+0x4c>
 80078a0:	2330      	movs	r3, #48	; 0x30
 80078a2:	3130      	adds	r1, #48	; 0x30
 80078a4:	7083      	strb	r3, [r0, #2]
 80078a6:	70c1      	strb	r1, [r0, #3]
 80078a8:	1d03      	adds	r3, r0, #4
 80078aa:	e7f1      	b.n	8007890 <__exponent+0x60>

080078ac <_printf_float>:
 80078ac:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80078b0:	ed2d 8b02 	vpush	{d8}
 80078b4:	b08d      	sub	sp, #52	; 0x34
 80078b6:	460c      	mov	r4, r1
 80078b8:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 80078bc:	4616      	mov	r6, r2
 80078be:	461f      	mov	r7, r3
 80078c0:	4605      	mov	r5, r0
 80078c2:	f002 fce3 	bl	800a28c <_localeconv_r>
 80078c6:	f8d0 a000 	ldr.w	sl, [r0]
 80078ca:	4650      	mov	r0, sl
 80078cc:	f7f8 fde2 	bl	8000494 <strlen>
 80078d0:	2300      	movs	r3, #0
 80078d2:	930a      	str	r3, [sp, #40]	; 0x28
 80078d4:	6823      	ldr	r3, [r4, #0]
 80078d6:	9305      	str	r3, [sp, #20]
 80078d8:	f8d8 3000 	ldr.w	r3, [r8]
 80078dc:	f894 b018 	ldrb.w	fp, [r4, #24]
 80078e0:	3307      	adds	r3, #7
 80078e2:	f023 0307 	bic.w	r3, r3, #7
 80078e6:	f103 0208 	add.w	r2, r3, #8
 80078ea:	f8c8 2000 	str.w	r2, [r8]
 80078ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078f2:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80078f6:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80078fa:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80078fe:	9307      	str	r3, [sp, #28]
 8007900:	f8cd 8018 	str.w	r8, [sp, #24]
 8007904:	ee08 0a10 	vmov	s16, r0
 8007908:	4b9f      	ldr	r3, [pc, #636]	; (8007b88 <_printf_float+0x2dc>)
 800790a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800790e:	f04f 32ff 	mov.w	r2, #4294967295
 8007912:	f7f9 fa73 	bl	8000dfc <__aeabi_dcmpun>
 8007916:	bb88      	cbnz	r0, 800797c <_printf_float+0xd0>
 8007918:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800791c:	4b9a      	ldr	r3, [pc, #616]	; (8007b88 <_printf_float+0x2dc>)
 800791e:	f04f 32ff 	mov.w	r2, #4294967295
 8007922:	f7f9 fa4d 	bl	8000dc0 <__aeabi_dcmple>
 8007926:	bb48      	cbnz	r0, 800797c <_printf_float+0xd0>
 8007928:	2200      	movs	r2, #0
 800792a:	2300      	movs	r3, #0
 800792c:	4640      	mov	r0, r8
 800792e:	4649      	mov	r1, r9
 8007930:	f7f9 fa3c 	bl	8000dac <__aeabi_dcmplt>
 8007934:	b110      	cbz	r0, 800793c <_printf_float+0x90>
 8007936:	232d      	movs	r3, #45	; 0x2d
 8007938:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800793c:	4b93      	ldr	r3, [pc, #588]	; (8007b8c <_printf_float+0x2e0>)
 800793e:	4894      	ldr	r0, [pc, #592]	; (8007b90 <_printf_float+0x2e4>)
 8007940:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8007944:	bf94      	ite	ls
 8007946:	4698      	movls	r8, r3
 8007948:	4680      	movhi	r8, r0
 800794a:	2303      	movs	r3, #3
 800794c:	6123      	str	r3, [r4, #16]
 800794e:	9b05      	ldr	r3, [sp, #20]
 8007950:	f023 0204 	bic.w	r2, r3, #4
 8007954:	6022      	str	r2, [r4, #0]
 8007956:	f04f 0900 	mov.w	r9, #0
 800795a:	9700      	str	r7, [sp, #0]
 800795c:	4633      	mov	r3, r6
 800795e:	aa0b      	add	r2, sp, #44	; 0x2c
 8007960:	4621      	mov	r1, r4
 8007962:	4628      	mov	r0, r5
 8007964:	f000 f9d8 	bl	8007d18 <_printf_common>
 8007968:	3001      	adds	r0, #1
 800796a:	f040 8090 	bne.w	8007a8e <_printf_float+0x1e2>
 800796e:	f04f 30ff 	mov.w	r0, #4294967295
 8007972:	b00d      	add	sp, #52	; 0x34
 8007974:	ecbd 8b02 	vpop	{d8}
 8007978:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800797c:	4642      	mov	r2, r8
 800797e:	464b      	mov	r3, r9
 8007980:	4640      	mov	r0, r8
 8007982:	4649      	mov	r1, r9
 8007984:	f7f9 fa3a 	bl	8000dfc <__aeabi_dcmpun>
 8007988:	b140      	cbz	r0, 800799c <_printf_float+0xf0>
 800798a:	464b      	mov	r3, r9
 800798c:	2b00      	cmp	r3, #0
 800798e:	bfbc      	itt	lt
 8007990:	232d      	movlt	r3, #45	; 0x2d
 8007992:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8007996:	487f      	ldr	r0, [pc, #508]	; (8007b94 <_printf_float+0x2e8>)
 8007998:	4b7f      	ldr	r3, [pc, #508]	; (8007b98 <_printf_float+0x2ec>)
 800799a:	e7d1      	b.n	8007940 <_printf_float+0x94>
 800799c:	6863      	ldr	r3, [r4, #4]
 800799e:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 80079a2:	9206      	str	r2, [sp, #24]
 80079a4:	1c5a      	adds	r2, r3, #1
 80079a6:	d13f      	bne.n	8007a28 <_printf_float+0x17c>
 80079a8:	2306      	movs	r3, #6
 80079aa:	6063      	str	r3, [r4, #4]
 80079ac:	9b05      	ldr	r3, [sp, #20]
 80079ae:	6861      	ldr	r1, [r4, #4]
 80079b0:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 80079b4:	2300      	movs	r3, #0
 80079b6:	9303      	str	r3, [sp, #12]
 80079b8:	ab0a      	add	r3, sp, #40	; 0x28
 80079ba:	e9cd b301 	strd	fp, r3, [sp, #4]
 80079be:	ab09      	add	r3, sp, #36	; 0x24
 80079c0:	ec49 8b10 	vmov	d0, r8, r9
 80079c4:	9300      	str	r3, [sp, #0]
 80079c6:	6022      	str	r2, [r4, #0]
 80079c8:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 80079cc:	4628      	mov	r0, r5
 80079ce:	f7ff fecd 	bl	800776c <__cvt>
 80079d2:	9b06      	ldr	r3, [sp, #24]
 80079d4:	9909      	ldr	r1, [sp, #36]	; 0x24
 80079d6:	2b47      	cmp	r3, #71	; 0x47
 80079d8:	4680      	mov	r8, r0
 80079da:	d108      	bne.n	80079ee <_printf_float+0x142>
 80079dc:	1cc8      	adds	r0, r1, #3
 80079de:	db02      	blt.n	80079e6 <_printf_float+0x13a>
 80079e0:	6863      	ldr	r3, [r4, #4]
 80079e2:	4299      	cmp	r1, r3
 80079e4:	dd41      	ble.n	8007a6a <_printf_float+0x1be>
 80079e6:	f1ab 0b02 	sub.w	fp, fp, #2
 80079ea:	fa5f fb8b 	uxtb.w	fp, fp
 80079ee:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80079f2:	d820      	bhi.n	8007a36 <_printf_float+0x18a>
 80079f4:	3901      	subs	r1, #1
 80079f6:	465a      	mov	r2, fp
 80079f8:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80079fc:	9109      	str	r1, [sp, #36]	; 0x24
 80079fe:	f7ff ff17 	bl	8007830 <__exponent>
 8007a02:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007a04:	1813      	adds	r3, r2, r0
 8007a06:	2a01      	cmp	r2, #1
 8007a08:	4681      	mov	r9, r0
 8007a0a:	6123      	str	r3, [r4, #16]
 8007a0c:	dc02      	bgt.n	8007a14 <_printf_float+0x168>
 8007a0e:	6822      	ldr	r2, [r4, #0]
 8007a10:	07d2      	lsls	r2, r2, #31
 8007a12:	d501      	bpl.n	8007a18 <_printf_float+0x16c>
 8007a14:	3301      	adds	r3, #1
 8007a16:	6123      	str	r3, [r4, #16]
 8007a18:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d09c      	beq.n	800795a <_printf_float+0xae>
 8007a20:	232d      	movs	r3, #45	; 0x2d
 8007a22:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007a26:	e798      	b.n	800795a <_printf_float+0xae>
 8007a28:	9a06      	ldr	r2, [sp, #24]
 8007a2a:	2a47      	cmp	r2, #71	; 0x47
 8007a2c:	d1be      	bne.n	80079ac <_printf_float+0x100>
 8007a2e:	2b00      	cmp	r3, #0
 8007a30:	d1bc      	bne.n	80079ac <_printf_float+0x100>
 8007a32:	2301      	movs	r3, #1
 8007a34:	e7b9      	b.n	80079aa <_printf_float+0xfe>
 8007a36:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8007a3a:	d118      	bne.n	8007a6e <_printf_float+0x1c2>
 8007a3c:	2900      	cmp	r1, #0
 8007a3e:	6863      	ldr	r3, [r4, #4]
 8007a40:	dd0b      	ble.n	8007a5a <_printf_float+0x1ae>
 8007a42:	6121      	str	r1, [r4, #16]
 8007a44:	b913      	cbnz	r3, 8007a4c <_printf_float+0x1a0>
 8007a46:	6822      	ldr	r2, [r4, #0]
 8007a48:	07d0      	lsls	r0, r2, #31
 8007a4a:	d502      	bpl.n	8007a52 <_printf_float+0x1a6>
 8007a4c:	3301      	adds	r3, #1
 8007a4e:	440b      	add	r3, r1
 8007a50:	6123      	str	r3, [r4, #16]
 8007a52:	65a1      	str	r1, [r4, #88]	; 0x58
 8007a54:	f04f 0900 	mov.w	r9, #0
 8007a58:	e7de      	b.n	8007a18 <_printf_float+0x16c>
 8007a5a:	b913      	cbnz	r3, 8007a62 <_printf_float+0x1b6>
 8007a5c:	6822      	ldr	r2, [r4, #0]
 8007a5e:	07d2      	lsls	r2, r2, #31
 8007a60:	d501      	bpl.n	8007a66 <_printf_float+0x1ba>
 8007a62:	3302      	adds	r3, #2
 8007a64:	e7f4      	b.n	8007a50 <_printf_float+0x1a4>
 8007a66:	2301      	movs	r3, #1
 8007a68:	e7f2      	b.n	8007a50 <_printf_float+0x1a4>
 8007a6a:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8007a6e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007a70:	4299      	cmp	r1, r3
 8007a72:	db05      	blt.n	8007a80 <_printf_float+0x1d4>
 8007a74:	6823      	ldr	r3, [r4, #0]
 8007a76:	6121      	str	r1, [r4, #16]
 8007a78:	07d8      	lsls	r0, r3, #31
 8007a7a:	d5ea      	bpl.n	8007a52 <_printf_float+0x1a6>
 8007a7c:	1c4b      	adds	r3, r1, #1
 8007a7e:	e7e7      	b.n	8007a50 <_printf_float+0x1a4>
 8007a80:	2900      	cmp	r1, #0
 8007a82:	bfd4      	ite	le
 8007a84:	f1c1 0202 	rsble	r2, r1, #2
 8007a88:	2201      	movgt	r2, #1
 8007a8a:	4413      	add	r3, r2
 8007a8c:	e7e0      	b.n	8007a50 <_printf_float+0x1a4>
 8007a8e:	6823      	ldr	r3, [r4, #0]
 8007a90:	055a      	lsls	r2, r3, #21
 8007a92:	d407      	bmi.n	8007aa4 <_printf_float+0x1f8>
 8007a94:	6923      	ldr	r3, [r4, #16]
 8007a96:	4642      	mov	r2, r8
 8007a98:	4631      	mov	r1, r6
 8007a9a:	4628      	mov	r0, r5
 8007a9c:	47b8      	blx	r7
 8007a9e:	3001      	adds	r0, #1
 8007aa0:	d12c      	bne.n	8007afc <_printf_float+0x250>
 8007aa2:	e764      	b.n	800796e <_printf_float+0xc2>
 8007aa4:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8007aa8:	f240 80e0 	bls.w	8007c6c <_printf_float+0x3c0>
 8007aac:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007ab0:	2200      	movs	r2, #0
 8007ab2:	2300      	movs	r3, #0
 8007ab4:	f7f9 f970 	bl	8000d98 <__aeabi_dcmpeq>
 8007ab8:	2800      	cmp	r0, #0
 8007aba:	d034      	beq.n	8007b26 <_printf_float+0x27a>
 8007abc:	4a37      	ldr	r2, [pc, #220]	; (8007b9c <_printf_float+0x2f0>)
 8007abe:	2301      	movs	r3, #1
 8007ac0:	4631      	mov	r1, r6
 8007ac2:	4628      	mov	r0, r5
 8007ac4:	47b8      	blx	r7
 8007ac6:	3001      	adds	r0, #1
 8007ac8:	f43f af51 	beq.w	800796e <_printf_float+0xc2>
 8007acc:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007ad0:	429a      	cmp	r2, r3
 8007ad2:	db02      	blt.n	8007ada <_printf_float+0x22e>
 8007ad4:	6823      	ldr	r3, [r4, #0]
 8007ad6:	07d8      	lsls	r0, r3, #31
 8007ad8:	d510      	bpl.n	8007afc <_printf_float+0x250>
 8007ada:	ee18 3a10 	vmov	r3, s16
 8007ade:	4652      	mov	r2, sl
 8007ae0:	4631      	mov	r1, r6
 8007ae2:	4628      	mov	r0, r5
 8007ae4:	47b8      	blx	r7
 8007ae6:	3001      	adds	r0, #1
 8007ae8:	f43f af41 	beq.w	800796e <_printf_float+0xc2>
 8007aec:	f04f 0800 	mov.w	r8, #0
 8007af0:	f104 091a 	add.w	r9, r4, #26
 8007af4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007af6:	3b01      	subs	r3, #1
 8007af8:	4543      	cmp	r3, r8
 8007afa:	dc09      	bgt.n	8007b10 <_printf_float+0x264>
 8007afc:	6823      	ldr	r3, [r4, #0]
 8007afe:	079b      	lsls	r3, r3, #30
 8007b00:	f100 8105 	bmi.w	8007d0e <_printf_float+0x462>
 8007b04:	68e0      	ldr	r0, [r4, #12]
 8007b06:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8007b08:	4298      	cmp	r0, r3
 8007b0a:	bfb8      	it	lt
 8007b0c:	4618      	movlt	r0, r3
 8007b0e:	e730      	b.n	8007972 <_printf_float+0xc6>
 8007b10:	2301      	movs	r3, #1
 8007b12:	464a      	mov	r2, r9
 8007b14:	4631      	mov	r1, r6
 8007b16:	4628      	mov	r0, r5
 8007b18:	47b8      	blx	r7
 8007b1a:	3001      	adds	r0, #1
 8007b1c:	f43f af27 	beq.w	800796e <_printf_float+0xc2>
 8007b20:	f108 0801 	add.w	r8, r8, #1
 8007b24:	e7e6      	b.n	8007af4 <_printf_float+0x248>
 8007b26:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b28:	2b00      	cmp	r3, #0
 8007b2a:	dc39      	bgt.n	8007ba0 <_printf_float+0x2f4>
 8007b2c:	4a1b      	ldr	r2, [pc, #108]	; (8007b9c <_printf_float+0x2f0>)
 8007b2e:	2301      	movs	r3, #1
 8007b30:	4631      	mov	r1, r6
 8007b32:	4628      	mov	r0, r5
 8007b34:	47b8      	blx	r7
 8007b36:	3001      	adds	r0, #1
 8007b38:	f43f af19 	beq.w	800796e <_printf_float+0xc2>
 8007b3c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007b40:	4313      	orrs	r3, r2
 8007b42:	d102      	bne.n	8007b4a <_printf_float+0x29e>
 8007b44:	6823      	ldr	r3, [r4, #0]
 8007b46:	07d9      	lsls	r1, r3, #31
 8007b48:	d5d8      	bpl.n	8007afc <_printf_float+0x250>
 8007b4a:	ee18 3a10 	vmov	r3, s16
 8007b4e:	4652      	mov	r2, sl
 8007b50:	4631      	mov	r1, r6
 8007b52:	4628      	mov	r0, r5
 8007b54:	47b8      	blx	r7
 8007b56:	3001      	adds	r0, #1
 8007b58:	f43f af09 	beq.w	800796e <_printf_float+0xc2>
 8007b5c:	f04f 0900 	mov.w	r9, #0
 8007b60:	f104 0a1a 	add.w	sl, r4, #26
 8007b64:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8007b66:	425b      	negs	r3, r3
 8007b68:	454b      	cmp	r3, r9
 8007b6a:	dc01      	bgt.n	8007b70 <_printf_float+0x2c4>
 8007b6c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007b6e:	e792      	b.n	8007a96 <_printf_float+0x1ea>
 8007b70:	2301      	movs	r3, #1
 8007b72:	4652      	mov	r2, sl
 8007b74:	4631      	mov	r1, r6
 8007b76:	4628      	mov	r0, r5
 8007b78:	47b8      	blx	r7
 8007b7a:	3001      	adds	r0, #1
 8007b7c:	f43f aef7 	beq.w	800796e <_printf_float+0xc2>
 8007b80:	f109 0901 	add.w	r9, r9, #1
 8007b84:	e7ee      	b.n	8007b64 <_printf_float+0x2b8>
 8007b86:	bf00      	nop
 8007b88:	7fefffff 	.word	0x7fefffff
 8007b8c:	0800c04c 	.word	0x0800c04c
 8007b90:	0800c050 	.word	0x0800c050
 8007b94:	0800c058 	.word	0x0800c058
 8007b98:	0800c054 	.word	0x0800c054
 8007b9c:	0800c05c 	.word	0x0800c05c
 8007ba0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007ba2:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007ba4:	429a      	cmp	r2, r3
 8007ba6:	bfa8      	it	ge
 8007ba8:	461a      	movge	r2, r3
 8007baa:	2a00      	cmp	r2, #0
 8007bac:	4691      	mov	r9, r2
 8007bae:	dc37      	bgt.n	8007c20 <_printf_float+0x374>
 8007bb0:	f04f 0b00 	mov.w	fp, #0
 8007bb4:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007bb8:	f104 021a 	add.w	r2, r4, #26
 8007bbc:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8007bbe:	9305      	str	r3, [sp, #20]
 8007bc0:	eba3 0309 	sub.w	r3, r3, r9
 8007bc4:	455b      	cmp	r3, fp
 8007bc6:	dc33      	bgt.n	8007c30 <_printf_float+0x384>
 8007bc8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007bcc:	429a      	cmp	r2, r3
 8007bce:	db3b      	blt.n	8007c48 <_printf_float+0x39c>
 8007bd0:	6823      	ldr	r3, [r4, #0]
 8007bd2:	07da      	lsls	r2, r3, #31
 8007bd4:	d438      	bmi.n	8007c48 <_printf_float+0x39c>
 8007bd6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007bd8:	9a05      	ldr	r2, [sp, #20]
 8007bda:	9909      	ldr	r1, [sp, #36]	; 0x24
 8007bdc:	1a9a      	subs	r2, r3, r2
 8007bde:	eba3 0901 	sub.w	r9, r3, r1
 8007be2:	4591      	cmp	r9, r2
 8007be4:	bfa8      	it	ge
 8007be6:	4691      	movge	r9, r2
 8007be8:	f1b9 0f00 	cmp.w	r9, #0
 8007bec:	dc35      	bgt.n	8007c5a <_printf_float+0x3ae>
 8007bee:	f04f 0800 	mov.w	r8, #0
 8007bf2:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8007bf6:	f104 0a1a 	add.w	sl, r4, #26
 8007bfa:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8007bfe:	1a9b      	subs	r3, r3, r2
 8007c00:	eba3 0309 	sub.w	r3, r3, r9
 8007c04:	4543      	cmp	r3, r8
 8007c06:	f77f af79 	ble.w	8007afc <_printf_float+0x250>
 8007c0a:	2301      	movs	r3, #1
 8007c0c:	4652      	mov	r2, sl
 8007c0e:	4631      	mov	r1, r6
 8007c10:	4628      	mov	r0, r5
 8007c12:	47b8      	blx	r7
 8007c14:	3001      	adds	r0, #1
 8007c16:	f43f aeaa 	beq.w	800796e <_printf_float+0xc2>
 8007c1a:	f108 0801 	add.w	r8, r8, #1
 8007c1e:	e7ec      	b.n	8007bfa <_printf_float+0x34e>
 8007c20:	4613      	mov	r3, r2
 8007c22:	4631      	mov	r1, r6
 8007c24:	4642      	mov	r2, r8
 8007c26:	4628      	mov	r0, r5
 8007c28:	47b8      	blx	r7
 8007c2a:	3001      	adds	r0, #1
 8007c2c:	d1c0      	bne.n	8007bb0 <_printf_float+0x304>
 8007c2e:	e69e      	b.n	800796e <_printf_float+0xc2>
 8007c30:	2301      	movs	r3, #1
 8007c32:	4631      	mov	r1, r6
 8007c34:	4628      	mov	r0, r5
 8007c36:	9205      	str	r2, [sp, #20]
 8007c38:	47b8      	blx	r7
 8007c3a:	3001      	adds	r0, #1
 8007c3c:	f43f ae97 	beq.w	800796e <_printf_float+0xc2>
 8007c40:	9a05      	ldr	r2, [sp, #20]
 8007c42:	f10b 0b01 	add.w	fp, fp, #1
 8007c46:	e7b9      	b.n	8007bbc <_printf_float+0x310>
 8007c48:	ee18 3a10 	vmov	r3, s16
 8007c4c:	4652      	mov	r2, sl
 8007c4e:	4631      	mov	r1, r6
 8007c50:	4628      	mov	r0, r5
 8007c52:	47b8      	blx	r7
 8007c54:	3001      	adds	r0, #1
 8007c56:	d1be      	bne.n	8007bd6 <_printf_float+0x32a>
 8007c58:	e689      	b.n	800796e <_printf_float+0xc2>
 8007c5a:	9a05      	ldr	r2, [sp, #20]
 8007c5c:	464b      	mov	r3, r9
 8007c5e:	4442      	add	r2, r8
 8007c60:	4631      	mov	r1, r6
 8007c62:	4628      	mov	r0, r5
 8007c64:	47b8      	blx	r7
 8007c66:	3001      	adds	r0, #1
 8007c68:	d1c1      	bne.n	8007bee <_printf_float+0x342>
 8007c6a:	e680      	b.n	800796e <_printf_float+0xc2>
 8007c6c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8007c6e:	2a01      	cmp	r2, #1
 8007c70:	dc01      	bgt.n	8007c76 <_printf_float+0x3ca>
 8007c72:	07db      	lsls	r3, r3, #31
 8007c74:	d538      	bpl.n	8007ce8 <_printf_float+0x43c>
 8007c76:	2301      	movs	r3, #1
 8007c78:	4642      	mov	r2, r8
 8007c7a:	4631      	mov	r1, r6
 8007c7c:	4628      	mov	r0, r5
 8007c7e:	47b8      	blx	r7
 8007c80:	3001      	adds	r0, #1
 8007c82:	f43f ae74 	beq.w	800796e <_printf_float+0xc2>
 8007c86:	ee18 3a10 	vmov	r3, s16
 8007c8a:	4652      	mov	r2, sl
 8007c8c:	4631      	mov	r1, r6
 8007c8e:	4628      	mov	r0, r5
 8007c90:	47b8      	blx	r7
 8007c92:	3001      	adds	r0, #1
 8007c94:	f43f ae6b 	beq.w	800796e <_printf_float+0xc2>
 8007c98:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8007c9c:	2200      	movs	r2, #0
 8007c9e:	2300      	movs	r3, #0
 8007ca0:	f7f9 f87a 	bl	8000d98 <__aeabi_dcmpeq>
 8007ca4:	b9d8      	cbnz	r0, 8007cde <_printf_float+0x432>
 8007ca6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007ca8:	f108 0201 	add.w	r2, r8, #1
 8007cac:	3b01      	subs	r3, #1
 8007cae:	4631      	mov	r1, r6
 8007cb0:	4628      	mov	r0, r5
 8007cb2:	47b8      	blx	r7
 8007cb4:	3001      	adds	r0, #1
 8007cb6:	d10e      	bne.n	8007cd6 <_printf_float+0x42a>
 8007cb8:	e659      	b.n	800796e <_printf_float+0xc2>
 8007cba:	2301      	movs	r3, #1
 8007cbc:	4652      	mov	r2, sl
 8007cbe:	4631      	mov	r1, r6
 8007cc0:	4628      	mov	r0, r5
 8007cc2:	47b8      	blx	r7
 8007cc4:	3001      	adds	r0, #1
 8007cc6:	f43f ae52 	beq.w	800796e <_printf_float+0xc2>
 8007cca:	f108 0801 	add.w	r8, r8, #1
 8007cce:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8007cd0:	3b01      	subs	r3, #1
 8007cd2:	4543      	cmp	r3, r8
 8007cd4:	dcf1      	bgt.n	8007cba <_printf_float+0x40e>
 8007cd6:	464b      	mov	r3, r9
 8007cd8:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8007cdc:	e6dc      	b.n	8007a98 <_printf_float+0x1ec>
 8007cde:	f04f 0800 	mov.w	r8, #0
 8007ce2:	f104 0a1a 	add.w	sl, r4, #26
 8007ce6:	e7f2      	b.n	8007cce <_printf_float+0x422>
 8007ce8:	2301      	movs	r3, #1
 8007cea:	4642      	mov	r2, r8
 8007cec:	e7df      	b.n	8007cae <_printf_float+0x402>
 8007cee:	2301      	movs	r3, #1
 8007cf0:	464a      	mov	r2, r9
 8007cf2:	4631      	mov	r1, r6
 8007cf4:	4628      	mov	r0, r5
 8007cf6:	47b8      	blx	r7
 8007cf8:	3001      	adds	r0, #1
 8007cfa:	f43f ae38 	beq.w	800796e <_printf_float+0xc2>
 8007cfe:	f108 0801 	add.w	r8, r8, #1
 8007d02:	68e3      	ldr	r3, [r4, #12]
 8007d04:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8007d06:	1a5b      	subs	r3, r3, r1
 8007d08:	4543      	cmp	r3, r8
 8007d0a:	dcf0      	bgt.n	8007cee <_printf_float+0x442>
 8007d0c:	e6fa      	b.n	8007b04 <_printf_float+0x258>
 8007d0e:	f04f 0800 	mov.w	r8, #0
 8007d12:	f104 0919 	add.w	r9, r4, #25
 8007d16:	e7f4      	b.n	8007d02 <_printf_float+0x456>

08007d18 <_printf_common>:
 8007d18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007d1c:	4616      	mov	r6, r2
 8007d1e:	4699      	mov	r9, r3
 8007d20:	688a      	ldr	r2, [r1, #8]
 8007d22:	690b      	ldr	r3, [r1, #16]
 8007d24:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8007d28:	4293      	cmp	r3, r2
 8007d2a:	bfb8      	it	lt
 8007d2c:	4613      	movlt	r3, r2
 8007d2e:	6033      	str	r3, [r6, #0]
 8007d30:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8007d34:	4607      	mov	r7, r0
 8007d36:	460c      	mov	r4, r1
 8007d38:	b10a      	cbz	r2, 8007d3e <_printf_common+0x26>
 8007d3a:	3301      	adds	r3, #1
 8007d3c:	6033      	str	r3, [r6, #0]
 8007d3e:	6823      	ldr	r3, [r4, #0]
 8007d40:	0699      	lsls	r1, r3, #26
 8007d42:	bf42      	ittt	mi
 8007d44:	6833      	ldrmi	r3, [r6, #0]
 8007d46:	3302      	addmi	r3, #2
 8007d48:	6033      	strmi	r3, [r6, #0]
 8007d4a:	6825      	ldr	r5, [r4, #0]
 8007d4c:	f015 0506 	ands.w	r5, r5, #6
 8007d50:	d106      	bne.n	8007d60 <_printf_common+0x48>
 8007d52:	f104 0a19 	add.w	sl, r4, #25
 8007d56:	68e3      	ldr	r3, [r4, #12]
 8007d58:	6832      	ldr	r2, [r6, #0]
 8007d5a:	1a9b      	subs	r3, r3, r2
 8007d5c:	42ab      	cmp	r3, r5
 8007d5e:	dc26      	bgt.n	8007dae <_printf_common+0x96>
 8007d60:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8007d64:	1e13      	subs	r3, r2, #0
 8007d66:	6822      	ldr	r2, [r4, #0]
 8007d68:	bf18      	it	ne
 8007d6a:	2301      	movne	r3, #1
 8007d6c:	0692      	lsls	r2, r2, #26
 8007d6e:	d42b      	bmi.n	8007dc8 <_printf_common+0xb0>
 8007d70:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8007d74:	4649      	mov	r1, r9
 8007d76:	4638      	mov	r0, r7
 8007d78:	47c0      	blx	r8
 8007d7a:	3001      	adds	r0, #1
 8007d7c:	d01e      	beq.n	8007dbc <_printf_common+0xa4>
 8007d7e:	6823      	ldr	r3, [r4, #0]
 8007d80:	68e5      	ldr	r5, [r4, #12]
 8007d82:	6832      	ldr	r2, [r6, #0]
 8007d84:	f003 0306 	and.w	r3, r3, #6
 8007d88:	2b04      	cmp	r3, #4
 8007d8a:	bf08      	it	eq
 8007d8c:	1aad      	subeq	r5, r5, r2
 8007d8e:	68a3      	ldr	r3, [r4, #8]
 8007d90:	6922      	ldr	r2, [r4, #16]
 8007d92:	bf0c      	ite	eq
 8007d94:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8007d98:	2500      	movne	r5, #0
 8007d9a:	4293      	cmp	r3, r2
 8007d9c:	bfc4      	itt	gt
 8007d9e:	1a9b      	subgt	r3, r3, r2
 8007da0:	18ed      	addgt	r5, r5, r3
 8007da2:	2600      	movs	r6, #0
 8007da4:	341a      	adds	r4, #26
 8007da6:	42b5      	cmp	r5, r6
 8007da8:	d11a      	bne.n	8007de0 <_printf_common+0xc8>
 8007daa:	2000      	movs	r0, #0
 8007dac:	e008      	b.n	8007dc0 <_printf_common+0xa8>
 8007dae:	2301      	movs	r3, #1
 8007db0:	4652      	mov	r2, sl
 8007db2:	4649      	mov	r1, r9
 8007db4:	4638      	mov	r0, r7
 8007db6:	47c0      	blx	r8
 8007db8:	3001      	adds	r0, #1
 8007dba:	d103      	bne.n	8007dc4 <_printf_common+0xac>
 8007dbc:	f04f 30ff 	mov.w	r0, #4294967295
 8007dc0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007dc4:	3501      	adds	r5, #1
 8007dc6:	e7c6      	b.n	8007d56 <_printf_common+0x3e>
 8007dc8:	18e1      	adds	r1, r4, r3
 8007dca:	1c5a      	adds	r2, r3, #1
 8007dcc:	2030      	movs	r0, #48	; 0x30
 8007dce:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8007dd2:	4422      	add	r2, r4
 8007dd4:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8007dd8:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8007ddc:	3302      	adds	r3, #2
 8007dde:	e7c7      	b.n	8007d70 <_printf_common+0x58>
 8007de0:	2301      	movs	r3, #1
 8007de2:	4622      	mov	r2, r4
 8007de4:	4649      	mov	r1, r9
 8007de6:	4638      	mov	r0, r7
 8007de8:	47c0      	blx	r8
 8007dea:	3001      	adds	r0, #1
 8007dec:	d0e6      	beq.n	8007dbc <_printf_common+0xa4>
 8007dee:	3601      	adds	r6, #1
 8007df0:	e7d9      	b.n	8007da6 <_printf_common+0x8e>
	...

08007df4 <_printf_i>:
 8007df4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8007df8:	7e0f      	ldrb	r7, [r1, #24]
 8007dfa:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8007dfc:	2f78      	cmp	r7, #120	; 0x78
 8007dfe:	4691      	mov	r9, r2
 8007e00:	4680      	mov	r8, r0
 8007e02:	460c      	mov	r4, r1
 8007e04:	469a      	mov	sl, r3
 8007e06:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8007e0a:	d807      	bhi.n	8007e1c <_printf_i+0x28>
 8007e0c:	2f62      	cmp	r7, #98	; 0x62
 8007e0e:	d80a      	bhi.n	8007e26 <_printf_i+0x32>
 8007e10:	2f00      	cmp	r7, #0
 8007e12:	f000 80d8 	beq.w	8007fc6 <_printf_i+0x1d2>
 8007e16:	2f58      	cmp	r7, #88	; 0x58
 8007e18:	f000 80a3 	beq.w	8007f62 <_printf_i+0x16e>
 8007e1c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007e20:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8007e24:	e03a      	b.n	8007e9c <_printf_i+0xa8>
 8007e26:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8007e2a:	2b15      	cmp	r3, #21
 8007e2c:	d8f6      	bhi.n	8007e1c <_printf_i+0x28>
 8007e2e:	a101      	add	r1, pc, #4	; (adr r1, 8007e34 <_printf_i+0x40>)
 8007e30:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8007e34:	08007e8d 	.word	0x08007e8d
 8007e38:	08007ea1 	.word	0x08007ea1
 8007e3c:	08007e1d 	.word	0x08007e1d
 8007e40:	08007e1d 	.word	0x08007e1d
 8007e44:	08007e1d 	.word	0x08007e1d
 8007e48:	08007e1d 	.word	0x08007e1d
 8007e4c:	08007ea1 	.word	0x08007ea1
 8007e50:	08007e1d 	.word	0x08007e1d
 8007e54:	08007e1d 	.word	0x08007e1d
 8007e58:	08007e1d 	.word	0x08007e1d
 8007e5c:	08007e1d 	.word	0x08007e1d
 8007e60:	08007fad 	.word	0x08007fad
 8007e64:	08007ed1 	.word	0x08007ed1
 8007e68:	08007f8f 	.word	0x08007f8f
 8007e6c:	08007e1d 	.word	0x08007e1d
 8007e70:	08007e1d 	.word	0x08007e1d
 8007e74:	08007fcf 	.word	0x08007fcf
 8007e78:	08007e1d 	.word	0x08007e1d
 8007e7c:	08007ed1 	.word	0x08007ed1
 8007e80:	08007e1d 	.word	0x08007e1d
 8007e84:	08007e1d 	.word	0x08007e1d
 8007e88:	08007f97 	.word	0x08007f97
 8007e8c:	682b      	ldr	r3, [r5, #0]
 8007e8e:	1d1a      	adds	r2, r3, #4
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	602a      	str	r2, [r5, #0]
 8007e94:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8007e98:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8007e9c:	2301      	movs	r3, #1
 8007e9e:	e0a3      	b.n	8007fe8 <_printf_i+0x1f4>
 8007ea0:	6820      	ldr	r0, [r4, #0]
 8007ea2:	6829      	ldr	r1, [r5, #0]
 8007ea4:	0606      	lsls	r6, r0, #24
 8007ea6:	f101 0304 	add.w	r3, r1, #4
 8007eaa:	d50a      	bpl.n	8007ec2 <_printf_i+0xce>
 8007eac:	680e      	ldr	r6, [r1, #0]
 8007eae:	602b      	str	r3, [r5, #0]
 8007eb0:	2e00      	cmp	r6, #0
 8007eb2:	da03      	bge.n	8007ebc <_printf_i+0xc8>
 8007eb4:	232d      	movs	r3, #45	; 0x2d
 8007eb6:	4276      	negs	r6, r6
 8007eb8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007ebc:	485e      	ldr	r0, [pc, #376]	; (8008038 <_printf_i+0x244>)
 8007ebe:	230a      	movs	r3, #10
 8007ec0:	e019      	b.n	8007ef6 <_printf_i+0x102>
 8007ec2:	680e      	ldr	r6, [r1, #0]
 8007ec4:	602b      	str	r3, [r5, #0]
 8007ec6:	f010 0f40 	tst.w	r0, #64	; 0x40
 8007eca:	bf18      	it	ne
 8007ecc:	b236      	sxthne	r6, r6
 8007ece:	e7ef      	b.n	8007eb0 <_printf_i+0xbc>
 8007ed0:	682b      	ldr	r3, [r5, #0]
 8007ed2:	6820      	ldr	r0, [r4, #0]
 8007ed4:	1d19      	adds	r1, r3, #4
 8007ed6:	6029      	str	r1, [r5, #0]
 8007ed8:	0601      	lsls	r1, r0, #24
 8007eda:	d501      	bpl.n	8007ee0 <_printf_i+0xec>
 8007edc:	681e      	ldr	r6, [r3, #0]
 8007ede:	e002      	b.n	8007ee6 <_printf_i+0xf2>
 8007ee0:	0646      	lsls	r6, r0, #25
 8007ee2:	d5fb      	bpl.n	8007edc <_printf_i+0xe8>
 8007ee4:	881e      	ldrh	r6, [r3, #0]
 8007ee6:	4854      	ldr	r0, [pc, #336]	; (8008038 <_printf_i+0x244>)
 8007ee8:	2f6f      	cmp	r7, #111	; 0x6f
 8007eea:	bf0c      	ite	eq
 8007eec:	2308      	moveq	r3, #8
 8007eee:	230a      	movne	r3, #10
 8007ef0:	2100      	movs	r1, #0
 8007ef2:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8007ef6:	6865      	ldr	r5, [r4, #4]
 8007ef8:	60a5      	str	r5, [r4, #8]
 8007efa:	2d00      	cmp	r5, #0
 8007efc:	bfa2      	ittt	ge
 8007efe:	6821      	ldrge	r1, [r4, #0]
 8007f00:	f021 0104 	bicge.w	r1, r1, #4
 8007f04:	6021      	strge	r1, [r4, #0]
 8007f06:	b90e      	cbnz	r6, 8007f0c <_printf_i+0x118>
 8007f08:	2d00      	cmp	r5, #0
 8007f0a:	d04d      	beq.n	8007fa8 <_printf_i+0x1b4>
 8007f0c:	4615      	mov	r5, r2
 8007f0e:	fbb6 f1f3 	udiv	r1, r6, r3
 8007f12:	fb03 6711 	mls	r7, r3, r1, r6
 8007f16:	5dc7      	ldrb	r7, [r0, r7]
 8007f18:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8007f1c:	4637      	mov	r7, r6
 8007f1e:	42bb      	cmp	r3, r7
 8007f20:	460e      	mov	r6, r1
 8007f22:	d9f4      	bls.n	8007f0e <_printf_i+0x11a>
 8007f24:	2b08      	cmp	r3, #8
 8007f26:	d10b      	bne.n	8007f40 <_printf_i+0x14c>
 8007f28:	6823      	ldr	r3, [r4, #0]
 8007f2a:	07de      	lsls	r6, r3, #31
 8007f2c:	d508      	bpl.n	8007f40 <_printf_i+0x14c>
 8007f2e:	6923      	ldr	r3, [r4, #16]
 8007f30:	6861      	ldr	r1, [r4, #4]
 8007f32:	4299      	cmp	r1, r3
 8007f34:	bfde      	ittt	le
 8007f36:	2330      	movle	r3, #48	; 0x30
 8007f38:	f805 3c01 	strble.w	r3, [r5, #-1]
 8007f3c:	f105 35ff 	addle.w	r5, r5, #4294967295
 8007f40:	1b52      	subs	r2, r2, r5
 8007f42:	6122      	str	r2, [r4, #16]
 8007f44:	f8cd a000 	str.w	sl, [sp]
 8007f48:	464b      	mov	r3, r9
 8007f4a:	aa03      	add	r2, sp, #12
 8007f4c:	4621      	mov	r1, r4
 8007f4e:	4640      	mov	r0, r8
 8007f50:	f7ff fee2 	bl	8007d18 <_printf_common>
 8007f54:	3001      	adds	r0, #1
 8007f56:	d14c      	bne.n	8007ff2 <_printf_i+0x1fe>
 8007f58:	f04f 30ff 	mov.w	r0, #4294967295
 8007f5c:	b004      	add	sp, #16
 8007f5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007f62:	4835      	ldr	r0, [pc, #212]	; (8008038 <_printf_i+0x244>)
 8007f64:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8007f68:	6829      	ldr	r1, [r5, #0]
 8007f6a:	6823      	ldr	r3, [r4, #0]
 8007f6c:	f851 6b04 	ldr.w	r6, [r1], #4
 8007f70:	6029      	str	r1, [r5, #0]
 8007f72:	061d      	lsls	r5, r3, #24
 8007f74:	d514      	bpl.n	8007fa0 <_printf_i+0x1ac>
 8007f76:	07df      	lsls	r7, r3, #31
 8007f78:	bf44      	itt	mi
 8007f7a:	f043 0320 	orrmi.w	r3, r3, #32
 8007f7e:	6023      	strmi	r3, [r4, #0]
 8007f80:	b91e      	cbnz	r6, 8007f8a <_printf_i+0x196>
 8007f82:	6823      	ldr	r3, [r4, #0]
 8007f84:	f023 0320 	bic.w	r3, r3, #32
 8007f88:	6023      	str	r3, [r4, #0]
 8007f8a:	2310      	movs	r3, #16
 8007f8c:	e7b0      	b.n	8007ef0 <_printf_i+0xfc>
 8007f8e:	6823      	ldr	r3, [r4, #0]
 8007f90:	f043 0320 	orr.w	r3, r3, #32
 8007f94:	6023      	str	r3, [r4, #0]
 8007f96:	2378      	movs	r3, #120	; 0x78
 8007f98:	4828      	ldr	r0, [pc, #160]	; (800803c <_printf_i+0x248>)
 8007f9a:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8007f9e:	e7e3      	b.n	8007f68 <_printf_i+0x174>
 8007fa0:	0659      	lsls	r1, r3, #25
 8007fa2:	bf48      	it	mi
 8007fa4:	b2b6      	uxthmi	r6, r6
 8007fa6:	e7e6      	b.n	8007f76 <_printf_i+0x182>
 8007fa8:	4615      	mov	r5, r2
 8007faa:	e7bb      	b.n	8007f24 <_printf_i+0x130>
 8007fac:	682b      	ldr	r3, [r5, #0]
 8007fae:	6826      	ldr	r6, [r4, #0]
 8007fb0:	6961      	ldr	r1, [r4, #20]
 8007fb2:	1d18      	adds	r0, r3, #4
 8007fb4:	6028      	str	r0, [r5, #0]
 8007fb6:	0635      	lsls	r5, r6, #24
 8007fb8:	681b      	ldr	r3, [r3, #0]
 8007fba:	d501      	bpl.n	8007fc0 <_printf_i+0x1cc>
 8007fbc:	6019      	str	r1, [r3, #0]
 8007fbe:	e002      	b.n	8007fc6 <_printf_i+0x1d2>
 8007fc0:	0670      	lsls	r0, r6, #25
 8007fc2:	d5fb      	bpl.n	8007fbc <_printf_i+0x1c8>
 8007fc4:	8019      	strh	r1, [r3, #0]
 8007fc6:	2300      	movs	r3, #0
 8007fc8:	6123      	str	r3, [r4, #16]
 8007fca:	4615      	mov	r5, r2
 8007fcc:	e7ba      	b.n	8007f44 <_printf_i+0x150>
 8007fce:	682b      	ldr	r3, [r5, #0]
 8007fd0:	1d1a      	adds	r2, r3, #4
 8007fd2:	602a      	str	r2, [r5, #0]
 8007fd4:	681d      	ldr	r5, [r3, #0]
 8007fd6:	6862      	ldr	r2, [r4, #4]
 8007fd8:	2100      	movs	r1, #0
 8007fda:	4628      	mov	r0, r5
 8007fdc:	f7f8 fa68 	bl	80004b0 <memchr>
 8007fe0:	b108      	cbz	r0, 8007fe6 <_printf_i+0x1f2>
 8007fe2:	1b40      	subs	r0, r0, r5
 8007fe4:	6060      	str	r0, [r4, #4]
 8007fe6:	6863      	ldr	r3, [r4, #4]
 8007fe8:	6123      	str	r3, [r4, #16]
 8007fea:	2300      	movs	r3, #0
 8007fec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8007ff0:	e7a8      	b.n	8007f44 <_printf_i+0x150>
 8007ff2:	6923      	ldr	r3, [r4, #16]
 8007ff4:	462a      	mov	r2, r5
 8007ff6:	4649      	mov	r1, r9
 8007ff8:	4640      	mov	r0, r8
 8007ffa:	47d0      	blx	sl
 8007ffc:	3001      	adds	r0, #1
 8007ffe:	d0ab      	beq.n	8007f58 <_printf_i+0x164>
 8008000:	6823      	ldr	r3, [r4, #0]
 8008002:	079b      	lsls	r3, r3, #30
 8008004:	d413      	bmi.n	800802e <_printf_i+0x23a>
 8008006:	68e0      	ldr	r0, [r4, #12]
 8008008:	9b03      	ldr	r3, [sp, #12]
 800800a:	4298      	cmp	r0, r3
 800800c:	bfb8      	it	lt
 800800e:	4618      	movlt	r0, r3
 8008010:	e7a4      	b.n	8007f5c <_printf_i+0x168>
 8008012:	2301      	movs	r3, #1
 8008014:	4632      	mov	r2, r6
 8008016:	4649      	mov	r1, r9
 8008018:	4640      	mov	r0, r8
 800801a:	47d0      	blx	sl
 800801c:	3001      	adds	r0, #1
 800801e:	d09b      	beq.n	8007f58 <_printf_i+0x164>
 8008020:	3501      	adds	r5, #1
 8008022:	68e3      	ldr	r3, [r4, #12]
 8008024:	9903      	ldr	r1, [sp, #12]
 8008026:	1a5b      	subs	r3, r3, r1
 8008028:	42ab      	cmp	r3, r5
 800802a:	dcf2      	bgt.n	8008012 <_printf_i+0x21e>
 800802c:	e7eb      	b.n	8008006 <_printf_i+0x212>
 800802e:	2500      	movs	r5, #0
 8008030:	f104 0619 	add.w	r6, r4, #25
 8008034:	e7f5      	b.n	8008022 <_printf_i+0x22e>
 8008036:	bf00      	nop
 8008038:	0800c05e 	.word	0x0800c05e
 800803c:	0800c06f 	.word	0x0800c06f

08008040 <strcpy>:
 8008040:	4603      	mov	r3, r0
 8008042:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008046:	f803 2b01 	strb.w	r2, [r3], #1
 800804a:	2a00      	cmp	r2, #0
 800804c:	d1f9      	bne.n	8008042 <strcpy+0x2>
 800804e:	4770      	bx	lr

08008050 <sulp>:
 8008050:	b570      	push	{r4, r5, r6, lr}
 8008052:	4604      	mov	r4, r0
 8008054:	460d      	mov	r5, r1
 8008056:	ec45 4b10 	vmov	d0, r4, r5
 800805a:	4616      	mov	r6, r2
 800805c:	f002 fca6 	bl	800a9ac <__ulp>
 8008060:	ec51 0b10 	vmov	r0, r1, d0
 8008064:	b17e      	cbz	r6, 8008086 <sulp+0x36>
 8008066:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800806a:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800806e:	2b00      	cmp	r3, #0
 8008070:	dd09      	ble.n	8008086 <sulp+0x36>
 8008072:	051b      	lsls	r3, r3, #20
 8008074:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8008078:	2400      	movs	r4, #0
 800807a:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800807e:	4622      	mov	r2, r4
 8008080:	462b      	mov	r3, r5
 8008082:	f7f8 fc21 	bl	80008c8 <__aeabi_dmul>
 8008086:	bd70      	pop	{r4, r5, r6, pc}

08008088 <_strtod_l>:
 8008088:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800808c:	ed2d 8b02 	vpush	{d8}
 8008090:	b09d      	sub	sp, #116	; 0x74
 8008092:	461f      	mov	r7, r3
 8008094:	2300      	movs	r3, #0
 8008096:	9318      	str	r3, [sp, #96]	; 0x60
 8008098:	4ba2      	ldr	r3, [pc, #648]	; (8008324 <_strtod_l+0x29c>)
 800809a:	9213      	str	r2, [sp, #76]	; 0x4c
 800809c:	681b      	ldr	r3, [r3, #0]
 800809e:	9305      	str	r3, [sp, #20]
 80080a0:	4604      	mov	r4, r0
 80080a2:	4618      	mov	r0, r3
 80080a4:	4688      	mov	r8, r1
 80080a6:	f7f8 f9f5 	bl	8000494 <strlen>
 80080aa:	f04f 0a00 	mov.w	sl, #0
 80080ae:	4605      	mov	r5, r0
 80080b0:	f04f 0b00 	mov.w	fp, #0
 80080b4:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 80080b8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80080ba:	781a      	ldrb	r2, [r3, #0]
 80080bc:	2a2b      	cmp	r2, #43	; 0x2b
 80080be:	d04e      	beq.n	800815e <_strtod_l+0xd6>
 80080c0:	d83b      	bhi.n	800813a <_strtod_l+0xb2>
 80080c2:	2a0d      	cmp	r2, #13
 80080c4:	d834      	bhi.n	8008130 <_strtod_l+0xa8>
 80080c6:	2a08      	cmp	r2, #8
 80080c8:	d834      	bhi.n	8008134 <_strtod_l+0xac>
 80080ca:	2a00      	cmp	r2, #0
 80080cc:	d03e      	beq.n	800814c <_strtod_l+0xc4>
 80080ce:	2300      	movs	r3, #0
 80080d0:	930a      	str	r3, [sp, #40]	; 0x28
 80080d2:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 80080d4:	7833      	ldrb	r3, [r6, #0]
 80080d6:	2b30      	cmp	r3, #48	; 0x30
 80080d8:	f040 80b0 	bne.w	800823c <_strtod_l+0x1b4>
 80080dc:	7873      	ldrb	r3, [r6, #1]
 80080de:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 80080e2:	2b58      	cmp	r3, #88	; 0x58
 80080e4:	d168      	bne.n	80081b8 <_strtod_l+0x130>
 80080e6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80080e8:	9301      	str	r3, [sp, #4]
 80080ea:	ab18      	add	r3, sp, #96	; 0x60
 80080ec:	9702      	str	r7, [sp, #8]
 80080ee:	9300      	str	r3, [sp, #0]
 80080f0:	4a8d      	ldr	r2, [pc, #564]	; (8008328 <_strtod_l+0x2a0>)
 80080f2:	ab19      	add	r3, sp, #100	; 0x64
 80080f4:	a917      	add	r1, sp, #92	; 0x5c
 80080f6:	4620      	mov	r0, r4
 80080f8:	f001 fdc0 	bl	8009c7c <__gethex>
 80080fc:	f010 0707 	ands.w	r7, r0, #7
 8008100:	4605      	mov	r5, r0
 8008102:	d005      	beq.n	8008110 <_strtod_l+0x88>
 8008104:	2f06      	cmp	r7, #6
 8008106:	d12c      	bne.n	8008162 <_strtod_l+0xda>
 8008108:	3601      	adds	r6, #1
 800810a:	2300      	movs	r3, #0
 800810c:	9617      	str	r6, [sp, #92]	; 0x5c
 800810e:	930a      	str	r3, [sp, #40]	; 0x28
 8008110:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8008112:	2b00      	cmp	r3, #0
 8008114:	f040 8590 	bne.w	8008c38 <_strtod_l+0xbb0>
 8008118:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800811a:	b1eb      	cbz	r3, 8008158 <_strtod_l+0xd0>
 800811c:	4652      	mov	r2, sl
 800811e:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8008122:	ec43 2b10 	vmov	d0, r2, r3
 8008126:	b01d      	add	sp, #116	; 0x74
 8008128:	ecbd 8b02 	vpop	{d8}
 800812c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008130:	2a20      	cmp	r2, #32
 8008132:	d1cc      	bne.n	80080ce <_strtod_l+0x46>
 8008134:	3301      	adds	r3, #1
 8008136:	9317      	str	r3, [sp, #92]	; 0x5c
 8008138:	e7be      	b.n	80080b8 <_strtod_l+0x30>
 800813a:	2a2d      	cmp	r2, #45	; 0x2d
 800813c:	d1c7      	bne.n	80080ce <_strtod_l+0x46>
 800813e:	2201      	movs	r2, #1
 8008140:	920a      	str	r2, [sp, #40]	; 0x28
 8008142:	1c5a      	adds	r2, r3, #1
 8008144:	9217      	str	r2, [sp, #92]	; 0x5c
 8008146:	785b      	ldrb	r3, [r3, #1]
 8008148:	2b00      	cmp	r3, #0
 800814a:	d1c2      	bne.n	80080d2 <_strtod_l+0x4a>
 800814c:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800814e:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8008152:	2b00      	cmp	r3, #0
 8008154:	f040 856e 	bne.w	8008c34 <_strtod_l+0xbac>
 8008158:	4652      	mov	r2, sl
 800815a:	465b      	mov	r3, fp
 800815c:	e7e1      	b.n	8008122 <_strtod_l+0x9a>
 800815e:	2200      	movs	r2, #0
 8008160:	e7ee      	b.n	8008140 <_strtod_l+0xb8>
 8008162:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8008164:	b13a      	cbz	r2, 8008176 <_strtod_l+0xee>
 8008166:	2135      	movs	r1, #53	; 0x35
 8008168:	a81a      	add	r0, sp, #104	; 0x68
 800816a:	f002 fd2a 	bl	800abc2 <__copybits>
 800816e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008170:	4620      	mov	r0, r4
 8008172:	f002 f8e9 	bl	800a348 <_Bfree>
 8008176:	3f01      	subs	r7, #1
 8008178:	2f04      	cmp	r7, #4
 800817a:	d806      	bhi.n	800818a <_strtod_l+0x102>
 800817c:	e8df f007 	tbb	[pc, r7]
 8008180:	1714030a 	.word	0x1714030a
 8008184:	0a          	.byte	0x0a
 8008185:	00          	.byte	0x00
 8008186:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 800818a:	0728      	lsls	r0, r5, #28
 800818c:	d5c0      	bpl.n	8008110 <_strtod_l+0x88>
 800818e:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8008192:	e7bd      	b.n	8008110 <_strtod_l+0x88>
 8008194:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8008198:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800819a:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800819e:	f202 4233 	addw	r2, r2, #1075	; 0x433
 80081a2:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 80081a6:	e7f0      	b.n	800818a <_strtod_l+0x102>
 80081a8:	f8df b180 	ldr.w	fp, [pc, #384]	; 800832c <_strtod_l+0x2a4>
 80081ac:	e7ed      	b.n	800818a <_strtod_l+0x102>
 80081ae:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 80081b2:	f04f 3aff 	mov.w	sl, #4294967295
 80081b6:	e7e8      	b.n	800818a <_strtod_l+0x102>
 80081b8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80081ba:	1c5a      	adds	r2, r3, #1
 80081bc:	9217      	str	r2, [sp, #92]	; 0x5c
 80081be:	785b      	ldrb	r3, [r3, #1]
 80081c0:	2b30      	cmp	r3, #48	; 0x30
 80081c2:	d0f9      	beq.n	80081b8 <_strtod_l+0x130>
 80081c4:	2b00      	cmp	r3, #0
 80081c6:	d0a3      	beq.n	8008110 <_strtod_l+0x88>
 80081c8:	2301      	movs	r3, #1
 80081ca:	f04f 0900 	mov.w	r9, #0
 80081ce:	9304      	str	r3, [sp, #16]
 80081d0:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80081d2:	9308      	str	r3, [sp, #32]
 80081d4:	f8cd 901c 	str.w	r9, [sp, #28]
 80081d8:	464f      	mov	r7, r9
 80081da:	220a      	movs	r2, #10
 80081dc:	9817      	ldr	r0, [sp, #92]	; 0x5c
 80081de:	7806      	ldrb	r6, [r0, #0]
 80081e0:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 80081e4:	b2d9      	uxtb	r1, r3
 80081e6:	2909      	cmp	r1, #9
 80081e8:	d92a      	bls.n	8008240 <_strtod_l+0x1b8>
 80081ea:	9905      	ldr	r1, [sp, #20]
 80081ec:	462a      	mov	r2, r5
 80081ee:	f002 ff9d 	bl	800b12c <strncmp>
 80081f2:	b398      	cbz	r0, 800825c <_strtod_l+0x1d4>
 80081f4:	2000      	movs	r0, #0
 80081f6:	4632      	mov	r2, r6
 80081f8:	463d      	mov	r5, r7
 80081fa:	9005      	str	r0, [sp, #20]
 80081fc:	4603      	mov	r3, r0
 80081fe:	2a65      	cmp	r2, #101	; 0x65
 8008200:	d001      	beq.n	8008206 <_strtod_l+0x17e>
 8008202:	2a45      	cmp	r2, #69	; 0x45
 8008204:	d118      	bne.n	8008238 <_strtod_l+0x1b0>
 8008206:	b91d      	cbnz	r5, 8008210 <_strtod_l+0x188>
 8008208:	9a04      	ldr	r2, [sp, #16]
 800820a:	4302      	orrs	r2, r0
 800820c:	d09e      	beq.n	800814c <_strtod_l+0xc4>
 800820e:	2500      	movs	r5, #0
 8008210:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 8008214:	f108 0201 	add.w	r2, r8, #1
 8008218:	9217      	str	r2, [sp, #92]	; 0x5c
 800821a:	f898 2001 	ldrb.w	r2, [r8, #1]
 800821e:	2a2b      	cmp	r2, #43	; 0x2b
 8008220:	d075      	beq.n	800830e <_strtod_l+0x286>
 8008222:	2a2d      	cmp	r2, #45	; 0x2d
 8008224:	d07b      	beq.n	800831e <_strtod_l+0x296>
 8008226:	f04f 0c00 	mov.w	ip, #0
 800822a:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 800822e:	2909      	cmp	r1, #9
 8008230:	f240 8082 	bls.w	8008338 <_strtod_l+0x2b0>
 8008234:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8008238:	2600      	movs	r6, #0
 800823a:	e09d      	b.n	8008378 <_strtod_l+0x2f0>
 800823c:	2300      	movs	r3, #0
 800823e:	e7c4      	b.n	80081ca <_strtod_l+0x142>
 8008240:	2f08      	cmp	r7, #8
 8008242:	bfd8      	it	le
 8008244:	9907      	ldrle	r1, [sp, #28]
 8008246:	f100 0001 	add.w	r0, r0, #1
 800824a:	bfda      	itte	le
 800824c:	fb02 3301 	mlale	r3, r2, r1, r3
 8008250:	9307      	strle	r3, [sp, #28]
 8008252:	fb02 3909 	mlagt	r9, r2, r9, r3
 8008256:	3701      	adds	r7, #1
 8008258:	9017      	str	r0, [sp, #92]	; 0x5c
 800825a:	e7bf      	b.n	80081dc <_strtod_l+0x154>
 800825c:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800825e:	195a      	adds	r2, r3, r5
 8008260:	9217      	str	r2, [sp, #92]	; 0x5c
 8008262:	5d5a      	ldrb	r2, [r3, r5]
 8008264:	2f00      	cmp	r7, #0
 8008266:	d037      	beq.n	80082d8 <_strtod_l+0x250>
 8008268:	9005      	str	r0, [sp, #20]
 800826a:	463d      	mov	r5, r7
 800826c:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8008270:	2b09      	cmp	r3, #9
 8008272:	d912      	bls.n	800829a <_strtod_l+0x212>
 8008274:	2301      	movs	r3, #1
 8008276:	e7c2      	b.n	80081fe <_strtod_l+0x176>
 8008278:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800827a:	1c5a      	adds	r2, r3, #1
 800827c:	9217      	str	r2, [sp, #92]	; 0x5c
 800827e:	785a      	ldrb	r2, [r3, #1]
 8008280:	3001      	adds	r0, #1
 8008282:	2a30      	cmp	r2, #48	; 0x30
 8008284:	d0f8      	beq.n	8008278 <_strtod_l+0x1f0>
 8008286:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 800828a:	2b08      	cmp	r3, #8
 800828c:	f200 84d9 	bhi.w	8008c42 <_strtod_l+0xbba>
 8008290:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008292:	9005      	str	r0, [sp, #20]
 8008294:	2000      	movs	r0, #0
 8008296:	9308      	str	r3, [sp, #32]
 8008298:	4605      	mov	r5, r0
 800829a:	3a30      	subs	r2, #48	; 0x30
 800829c:	f100 0301 	add.w	r3, r0, #1
 80082a0:	d014      	beq.n	80082cc <_strtod_l+0x244>
 80082a2:	9905      	ldr	r1, [sp, #20]
 80082a4:	4419      	add	r1, r3
 80082a6:	9105      	str	r1, [sp, #20]
 80082a8:	462b      	mov	r3, r5
 80082aa:	eb00 0e05 	add.w	lr, r0, r5
 80082ae:	210a      	movs	r1, #10
 80082b0:	4573      	cmp	r3, lr
 80082b2:	d113      	bne.n	80082dc <_strtod_l+0x254>
 80082b4:	182b      	adds	r3, r5, r0
 80082b6:	2b08      	cmp	r3, #8
 80082b8:	f105 0501 	add.w	r5, r5, #1
 80082bc:	4405      	add	r5, r0
 80082be:	dc1c      	bgt.n	80082fa <_strtod_l+0x272>
 80082c0:	9907      	ldr	r1, [sp, #28]
 80082c2:	230a      	movs	r3, #10
 80082c4:	fb03 2301 	mla	r3, r3, r1, r2
 80082c8:	9307      	str	r3, [sp, #28]
 80082ca:	2300      	movs	r3, #0
 80082cc:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80082ce:	1c51      	adds	r1, r2, #1
 80082d0:	9117      	str	r1, [sp, #92]	; 0x5c
 80082d2:	7852      	ldrb	r2, [r2, #1]
 80082d4:	4618      	mov	r0, r3
 80082d6:	e7c9      	b.n	800826c <_strtod_l+0x1e4>
 80082d8:	4638      	mov	r0, r7
 80082da:	e7d2      	b.n	8008282 <_strtod_l+0x1fa>
 80082dc:	2b08      	cmp	r3, #8
 80082de:	dc04      	bgt.n	80082ea <_strtod_l+0x262>
 80082e0:	9e07      	ldr	r6, [sp, #28]
 80082e2:	434e      	muls	r6, r1
 80082e4:	9607      	str	r6, [sp, #28]
 80082e6:	3301      	adds	r3, #1
 80082e8:	e7e2      	b.n	80082b0 <_strtod_l+0x228>
 80082ea:	f103 0c01 	add.w	ip, r3, #1
 80082ee:	f1bc 0f10 	cmp.w	ip, #16
 80082f2:	bfd8      	it	le
 80082f4:	fb01 f909 	mulle.w	r9, r1, r9
 80082f8:	e7f5      	b.n	80082e6 <_strtod_l+0x25e>
 80082fa:	2d10      	cmp	r5, #16
 80082fc:	bfdc      	itt	le
 80082fe:	230a      	movle	r3, #10
 8008300:	fb03 2909 	mlale	r9, r3, r9, r2
 8008304:	e7e1      	b.n	80082ca <_strtod_l+0x242>
 8008306:	2300      	movs	r3, #0
 8008308:	9305      	str	r3, [sp, #20]
 800830a:	2301      	movs	r3, #1
 800830c:	e77c      	b.n	8008208 <_strtod_l+0x180>
 800830e:	f04f 0c00 	mov.w	ip, #0
 8008312:	f108 0202 	add.w	r2, r8, #2
 8008316:	9217      	str	r2, [sp, #92]	; 0x5c
 8008318:	f898 2002 	ldrb.w	r2, [r8, #2]
 800831c:	e785      	b.n	800822a <_strtod_l+0x1a2>
 800831e:	f04f 0c01 	mov.w	ip, #1
 8008322:	e7f6      	b.n	8008312 <_strtod_l+0x28a>
 8008324:	0800c2c8 	.word	0x0800c2c8
 8008328:	0800c080 	.word	0x0800c080
 800832c:	7ff00000 	.word	0x7ff00000
 8008330:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8008332:	1c51      	adds	r1, r2, #1
 8008334:	9117      	str	r1, [sp, #92]	; 0x5c
 8008336:	7852      	ldrb	r2, [r2, #1]
 8008338:	2a30      	cmp	r2, #48	; 0x30
 800833a:	d0f9      	beq.n	8008330 <_strtod_l+0x2a8>
 800833c:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 8008340:	2908      	cmp	r1, #8
 8008342:	f63f af79 	bhi.w	8008238 <_strtod_l+0x1b0>
 8008346:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 800834a:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 800834c:	9206      	str	r2, [sp, #24]
 800834e:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8008350:	1c51      	adds	r1, r2, #1
 8008352:	9117      	str	r1, [sp, #92]	; 0x5c
 8008354:	7852      	ldrb	r2, [r2, #1]
 8008356:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 800835a:	2e09      	cmp	r6, #9
 800835c:	d937      	bls.n	80083ce <_strtod_l+0x346>
 800835e:	9e06      	ldr	r6, [sp, #24]
 8008360:	1b89      	subs	r1, r1, r6
 8008362:	2908      	cmp	r1, #8
 8008364:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8008368:	dc02      	bgt.n	8008370 <_strtod_l+0x2e8>
 800836a:	4576      	cmp	r6, lr
 800836c:	bfa8      	it	ge
 800836e:	4676      	movge	r6, lr
 8008370:	f1bc 0f00 	cmp.w	ip, #0
 8008374:	d000      	beq.n	8008378 <_strtod_l+0x2f0>
 8008376:	4276      	negs	r6, r6
 8008378:	2d00      	cmp	r5, #0
 800837a:	d14d      	bne.n	8008418 <_strtod_l+0x390>
 800837c:	9904      	ldr	r1, [sp, #16]
 800837e:	4301      	orrs	r1, r0
 8008380:	f47f aec6 	bne.w	8008110 <_strtod_l+0x88>
 8008384:	2b00      	cmp	r3, #0
 8008386:	f47f aee1 	bne.w	800814c <_strtod_l+0xc4>
 800838a:	2a69      	cmp	r2, #105	; 0x69
 800838c:	d027      	beq.n	80083de <_strtod_l+0x356>
 800838e:	dc24      	bgt.n	80083da <_strtod_l+0x352>
 8008390:	2a49      	cmp	r2, #73	; 0x49
 8008392:	d024      	beq.n	80083de <_strtod_l+0x356>
 8008394:	2a4e      	cmp	r2, #78	; 0x4e
 8008396:	f47f aed9 	bne.w	800814c <_strtod_l+0xc4>
 800839a:	499f      	ldr	r1, [pc, #636]	; (8008618 <_strtod_l+0x590>)
 800839c:	a817      	add	r0, sp, #92	; 0x5c
 800839e:	f001 fec5 	bl	800a12c <__match>
 80083a2:	2800      	cmp	r0, #0
 80083a4:	f43f aed2 	beq.w	800814c <_strtod_l+0xc4>
 80083a8:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80083aa:	781b      	ldrb	r3, [r3, #0]
 80083ac:	2b28      	cmp	r3, #40	; 0x28
 80083ae:	d12d      	bne.n	800840c <_strtod_l+0x384>
 80083b0:	499a      	ldr	r1, [pc, #616]	; (800861c <_strtod_l+0x594>)
 80083b2:	aa1a      	add	r2, sp, #104	; 0x68
 80083b4:	a817      	add	r0, sp, #92	; 0x5c
 80083b6:	f001 fecd 	bl	800a154 <__hexnan>
 80083ba:	2805      	cmp	r0, #5
 80083bc:	d126      	bne.n	800840c <_strtod_l+0x384>
 80083be:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 80083c0:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 80083c4:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 80083c8:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 80083cc:	e6a0      	b.n	8008110 <_strtod_l+0x88>
 80083ce:	210a      	movs	r1, #10
 80083d0:	fb01 2e0e 	mla	lr, r1, lr, r2
 80083d4:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 80083d8:	e7b9      	b.n	800834e <_strtod_l+0x2c6>
 80083da:	2a6e      	cmp	r2, #110	; 0x6e
 80083dc:	e7db      	b.n	8008396 <_strtod_l+0x30e>
 80083de:	4990      	ldr	r1, [pc, #576]	; (8008620 <_strtod_l+0x598>)
 80083e0:	a817      	add	r0, sp, #92	; 0x5c
 80083e2:	f001 fea3 	bl	800a12c <__match>
 80083e6:	2800      	cmp	r0, #0
 80083e8:	f43f aeb0 	beq.w	800814c <_strtod_l+0xc4>
 80083ec:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80083ee:	498d      	ldr	r1, [pc, #564]	; (8008624 <_strtod_l+0x59c>)
 80083f0:	3b01      	subs	r3, #1
 80083f2:	a817      	add	r0, sp, #92	; 0x5c
 80083f4:	9317      	str	r3, [sp, #92]	; 0x5c
 80083f6:	f001 fe99 	bl	800a12c <__match>
 80083fa:	b910      	cbnz	r0, 8008402 <_strtod_l+0x37a>
 80083fc:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80083fe:	3301      	adds	r3, #1
 8008400:	9317      	str	r3, [sp, #92]	; 0x5c
 8008402:	f8df b230 	ldr.w	fp, [pc, #560]	; 8008634 <_strtod_l+0x5ac>
 8008406:	f04f 0a00 	mov.w	sl, #0
 800840a:	e681      	b.n	8008110 <_strtod_l+0x88>
 800840c:	4886      	ldr	r0, [pc, #536]	; (8008628 <_strtod_l+0x5a0>)
 800840e:	f002 fe6f 	bl	800b0f0 <nan>
 8008412:	ec5b ab10 	vmov	sl, fp, d0
 8008416:	e67b      	b.n	8008110 <_strtod_l+0x88>
 8008418:	9b05      	ldr	r3, [sp, #20]
 800841a:	9807      	ldr	r0, [sp, #28]
 800841c:	1af3      	subs	r3, r6, r3
 800841e:	2f00      	cmp	r7, #0
 8008420:	bf08      	it	eq
 8008422:	462f      	moveq	r7, r5
 8008424:	2d10      	cmp	r5, #16
 8008426:	9306      	str	r3, [sp, #24]
 8008428:	46a8      	mov	r8, r5
 800842a:	bfa8      	it	ge
 800842c:	f04f 0810 	movge.w	r8, #16
 8008430:	f7f8 f9d0 	bl	80007d4 <__aeabi_ui2d>
 8008434:	2d09      	cmp	r5, #9
 8008436:	4682      	mov	sl, r0
 8008438:	468b      	mov	fp, r1
 800843a:	dd13      	ble.n	8008464 <_strtod_l+0x3dc>
 800843c:	4b7b      	ldr	r3, [pc, #492]	; (800862c <_strtod_l+0x5a4>)
 800843e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8008442:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8008446:	f7f8 fa3f 	bl	80008c8 <__aeabi_dmul>
 800844a:	4682      	mov	sl, r0
 800844c:	4648      	mov	r0, r9
 800844e:	468b      	mov	fp, r1
 8008450:	f7f8 f9c0 	bl	80007d4 <__aeabi_ui2d>
 8008454:	4602      	mov	r2, r0
 8008456:	460b      	mov	r3, r1
 8008458:	4650      	mov	r0, sl
 800845a:	4659      	mov	r1, fp
 800845c:	f7f8 f87e 	bl	800055c <__adddf3>
 8008460:	4682      	mov	sl, r0
 8008462:	468b      	mov	fp, r1
 8008464:	2d0f      	cmp	r5, #15
 8008466:	dc38      	bgt.n	80084da <_strtod_l+0x452>
 8008468:	9b06      	ldr	r3, [sp, #24]
 800846a:	2b00      	cmp	r3, #0
 800846c:	f43f ae50 	beq.w	8008110 <_strtod_l+0x88>
 8008470:	dd24      	ble.n	80084bc <_strtod_l+0x434>
 8008472:	2b16      	cmp	r3, #22
 8008474:	dc0b      	bgt.n	800848e <_strtod_l+0x406>
 8008476:	496d      	ldr	r1, [pc, #436]	; (800862c <_strtod_l+0x5a4>)
 8008478:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800847c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8008480:	4652      	mov	r2, sl
 8008482:	465b      	mov	r3, fp
 8008484:	f7f8 fa20 	bl	80008c8 <__aeabi_dmul>
 8008488:	4682      	mov	sl, r0
 800848a:	468b      	mov	fp, r1
 800848c:	e640      	b.n	8008110 <_strtod_l+0x88>
 800848e:	9a06      	ldr	r2, [sp, #24]
 8008490:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8008494:	4293      	cmp	r3, r2
 8008496:	db20      	blt.n	80084da <_strtod_l+0x452>
 8008498:	4c64      	ldr	r4, [pc, #400]	; (800862c <_strtod_l+0x5a4>)
 800849a:	f1c5 050f 	rsb	r5, r5, #15
 800849e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80084a2:	4652      	mov	r2, sl
 80084a4:	465b      	mov	r3, fp
 80084a6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80084aa:	f7f8 fa0d 	bl	80008c8 <__aeabi_dmul>
 80084ae:	9b06      	ldr	r3, [sp, #24]
 80084b0:	1b5d      	subs	r5, r3, r5
 80084b2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80084b6:	e9d4 2300 	ldrd	r2, r3, [r4]
 80084ba:	e7e3      	b.n	8008484 <_strtod_l+0x3fc>
 80084bc:	9b06      	ldr	r3, [sp, #24]
 80084be:	3316      	adds	r3, #22
 80084c0:	db0b      	blt.n	80084da <_strtod_l+0x452>
 80084c2:	9b05      	ldr	r3, [sp, #20]
 80084c4:	1b9e      	subs	r6, r3, r6
 80084c6:	4b59      	ldr	r3, [pc, #356]	; (800862c <_strtod_l+0x5a4>)
 80084c8:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 80084cc:	e9d6 2300 	ldrd	r2, r3, [r6]
 80084d0:	4650      	mov	r0, sl
 80084d2:	4659      	mov	r1, fp
 80084d4:	f7f8 fb22 	bl	8000b1c <__aeabi_ddiv>
 80084d8:	e7d6      	b.n	8008488 <_strtod_l+0x400>
 80084da:	9b06      	ldr	r3, [sp, #24]
 80084dc:	eba5 0808 	sub.w	r8, r5, r8
 80084e0:	4498      	add	r8, r3
 80084e2:	f1b8 0f00 	cmp.w	r8, #0
 80084e6:	dd74      	ble.n	80085d2 <_strtod_l+0x54a>
 80084e8:	f018 030f 	ands.w	r3, r8, #15
 80084ec:	d00a      	beq.n	8008504 <_strtod_l+0x47c>
 80084ee:	494f      	ldr	r1, [pc, #316]	; (800862c <_strtod_l+0x5a4>)
 80084f0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 80084f4:	4652      	mov	r2, sl
 80084f6:	465b      	mov	r3, fp
 80084f8:	e9d1 0100 	ldrd	r0, r1, [r1]
 80084fc:	f7f8 f9e4 	bl	80008c8 <__aeabi_dmul>
 8008500:	4682      	mov	sl, r0
 8008502:	468b      	mov	fp, r1
 8008504:	f038 080f 	bics.w	r8, r8, #15
 8008508:	d04f      	beq.n	80085aa <_strtod_l+0x522>
 800850a:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800850e:	dd22      	ble.n	8008556 <_strtod_l+0x4ce>
 8008510:	2500      	movs	r5, #0
 8008512:	462e      	mov	r6, r5
 8008514:	9507      	str	r5, [sp, #28]
 8008516:	9505      	str	r5, [sp, #20]
 8008518:	2322      	movs	r3, #34	; 0x22
 800851a:	f8df b118 	ldr.w	fp, [pc, #280]	; 8008634 <_strtod_l+0x5ac>
 800851e:	6023      	str	r3, [r4, #0]
 8008520:	f04f 0a00 	mov.w	sl, #0
 8008524:	9b07      	ldr	r3, [sp, #28]
 8008526:	2b00      	cmp	r3, #0
 8008528:	f43f adf2 	beq.w	8008110 <_strtod_l+0x88>
 800852c:	9918      	ldr	r1, [sp, #96]	; 0x60
 800852e:	4620      	mov	r0, r4
 8008530:	f001 ff0a 	bl	800a348 <_Bfree>
 8008534:	9905      	ldr	r1, [sp, #20]
 8008536:	4620      	mov	r0, r4
 8008538:	f001 ff06 	bl	800a348 <_Bfree>
 800853c:	4631      	mov	r1, r6
 800853e:	4620      	mov	r0, r4
 8008540:	f001 ff02 	bl	800a348 <_Bfree>
 8008544:	9907      	ldr	r1, [sp, #28]
 8008546:	4620      	mov	r0, r4
 8008548:	f001 fefe 	bl	800a348 <_Bfree>
 800854c:	4629      	mov	r1, r5
 800854e:	4620      	mov	r0, r4
 8008550:	f001 fefa 	bl	800a348 <_Bfree>
 8008554:	e5dc      	b.n	8008110 <_strtod_l+0x88>
 8008556:	4b36      	ldr	r3, [pc, #216]	; (8008630 <_strtod_l+0x5a8>)
 8008558:	9304      	str	r3, [sp, #16]
 800855a:	2300      	movs	r3, #0
 800855c:	ea4f 1828 	mov.w	r8, r8, asr #4
 8008560:	4650      	mov	r0, sl
 8008562:	4659      	mov	r1, fp
 8008564:	4699      	mov	r9, r3
 8008566:	f1b8 0f01 	cmp.w	r8, #1
 800856a:	dc21      	bgt.n	80085b0 <_strtod_l+0x528>
 800856c:	b10b      	cbz	r3, 8008572 <_strtod_l+0x4ea>
 800856e:	4682      	mov	sl, r0
 8008570:	468b      	mov	fp, r1
 8008572:	4b2f      	ldr	r3, [pc, #188]	; (8008630 <_strtod_l+0x5a8>)
 8008574:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8008578:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800857c:	4652      	mov	r2, sl
 800857e:	465b      	mov	r3, fp
 8008580:	e9d9 0100 	ldrd	r0, r1, [r9]
 8008584:	f7f8 f9a0 	bl	80008c8 <__aeabi_dmul>
 8008588:	4b2a      	ldr	r3, [pc, #168]	; (8008634 <_strtod_l+0x5ac>)
 800858a:	460a      	mov	r2, r1
 800858c:	400b      	ands	r3, r1
 800858e:	492a      	ldr	r1, [pc, #168]	; (8008638 <_strtod_l+0x5b0>)
 8008590:	428b      	cmp	r3, r1
 8008592:	4682      	mov	sl, r0
 8008594:	d8bc      	bhi.n	8008510 <_strtod_l+0x488>
 8008596:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800859a:	428b      	cmp	r3, r1
 800859c:	bf86      	itte	hi
 800859e:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 800863c <_strtod_l+0x5b4>
 80085a2:	f04f 3aff 	movhi.w	sl, #4294967295
 80085a6:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 80085aa:	2300      	movs	r3, #0
 80085ac:	9304      	str	r3, [sp, #16]
 80085ae:	e084      	b.n	80086ba <_strtod_l+0x632>
 80085b0:	f018 0f01 	tst.w	r8, #1
 80085b4:	d005      	beq.n	80085c2 <_strtod_l+0x53a>
 80085b6:	9b04      	ldr	r3, [sp, #16]
 80085b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085bc:	f7f8 f984 	bl	80008c8 <__aeabi_dmul>
 80085c0:	2301      	movs	r3, #1
 80085c2:	9a04      	ldr	r2, [sp, #16]
 80085c4:	3208      	adds	r2, #8
 80085c6:	f109 0901 	add.w	r9, r9, #1
 80085ca:	ea4f 0868 	mov.w	r8, r8, asr #1
 80085ce:	9204      	str	r2, [sp, #16]
 80085d0:	e7c9      	b.n	8008566 <_strtod_l+0x4de>
 80085d2:	d0ea      	beq.n	80085aa <_strtod_l+0x522>
 80085d4:	f1c8 0800 	rsb	r8, r8, #0
 80085d8:	f018 020f 	ands.w	r2, r8, #15
 80085dc:	d00a      	beq.n	80085f4 <_strtod_l+0x56c>
 80085de:	4b13      	ldr	r3, [pc, #76]	; (800862c <_strtod_l+0x5a4>)
 80085e0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80085e4:	4650      	mov	r0, sl
 80085e6:	4659      	mov	r1, fp
 80085e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80085ec:	f7f8 fa96 	bl	8000b1c <__aeabi_ddiv>
 80085f0:	4682      	mov	sl, r0
 80085f2:	468b      	mov	fp, r1
 80085f4:	ea5f 1828 	movs.w	r8, r8, asr #4
 80085f8:	d0d7      	beq.n	80085aa <_strtod_l+0x522>
 80085fa:	f1b8 0f1f 	cmp.w	r8, #31
 80085fe:	dd1f      	ble.n	8008640 <_strtod_l+0x5b8>
 8008600:	2500      	movs	r5, #0
 8008602:	462e      	mov	r6, r5
 8008604:	9507      	str	r5, [sp, #28]
 8008606:	9505      	str	r5, [sp, #20]
 8008608:	2322      	movs	r3, #34	; 0x22
 800860a:	f04f 0a00 	mov.w	sl, #0
 800860e:	f04f 0b00 	mov.w	fp, #0
 8008612:	6023      	str	r3, [r4, #0]
 8008614:	e786      	b.n	8008524 <_strtod_l+0x49c>
 8008616:	bf00      	nop
 8008618:	0800c059 	.word	0x0800c059
 800861c:	0800c094 	.word	0x0800c094
 8008620:	0800c051 	.word	0x0800c051
 8008624:	0800c1d4 	.word	0x0800c1d4
 8008628:	0800c480 	.word	0x0800c480
 800862c:	0800c360 	.word	0x0800c360
 8008630:	0800c338 	.word	0x0800c338
 8008634:	7ff00000 	.word	0x7ff00000
 8008638:	7ca00000 	.word	0x7ca00000
 800863c:	7fefffff 	.word	0x7fefffff
 8008640:	f018 0310 	ands.w	r3, r8, #16
 8008644:	bf18      	it	ne
 8008646:	236a      	movne	r3, #106	; 0x6a
 8008648:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 80089f8 <_strtod_l+0x970>
 800864c:	9304      	str	r3, [sp, #16]
 800864e:	4650      	mov	r0, sl
 8008650:	4659      	mov	r1, fp
 8008652:	2300      	movs	r3, #0
 8008654:	f018 0f01 	tst.w	r8, #1
 8008658:	d004      	beq.n	8008664 <_strtod_l+0x5dc>
 800865a:	e9d9 2300 	ldrd	r2, r3, [r9]
 800865e:	f7f8 f933 	bl	80008c8 <__aeabi_dmul>
 8008662:	2301      	movs	r3, #1
 8008664:	ea5f 0868 	movs.w	r8, r8, asr #1
 8008668:	f109 0908 	add.w	r9, r9, #8
 800866c:	d1f2      	bne.n	8008654 <_strtod_l+0x5cc>
 800866e:	b10b      	cbz	r3, 8008674 <_strtod_l+0x5ec>
 8008670:	4682      	mov	sl, r0
 8008672:	468b      	mov	fp, r1
 8008674:	9b04      	ldr	r3, [sp, #16]
 8008676:	b1c3      	cbz	r3, 80086aa <_strtod_l+0x622>
 8008678:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800867c:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8008680:	2b00      	cmp	r3, #0
 8008682:	4659      	mov	r1, fp
 8008684:	dd11      	ble.n	80086aa <_strtod_l+0x622>
 8008686:	2b1f      	cmp	r3, #31
 8008688:	f340 8124 	ble.w	80088d4 <_strtod_l+0x84c>
 800868c:	2b34      	cmp	r3, #52	; 0x34
 800868e:	bfde      	ittt	le
 8008690:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8008694:	f04f 33ff 	movle.w	r3, #4294967295
 8008698:	fa03 f202 	lslle.w	r2, r3, r2
 800869c:	f04f 0a00 	mov.w	sl, #0
 80086a0:	bfcc      	ite	gt
 80086a2:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 80086a6:	ea02 0b01 	andle.w	fp, r2, r1
 80086aa:	2200      	movs	r2, #0
 80086ac:	2300      	movs	r3, #0
 80086ae:	4650      	mov	r0, sl
 80086b0:	4659      	mov	r1, fp
 80086b2:	f7f8 fb71 	bl	8000d98 <__aeabi_dcmpeq>
 80086b6:	2800      	cmp	r0, #0
 80086b8:	d1a2      	bne.n	8008600 <_strtod_l+0x578>
 80086ba:	9b07      	ldr	r3, [sp, #28]
 80086bc:	9300      	str	r3, [sp, #0]
 80086be:	9908      	ldr	r1, [sp, #32]
 80086c0:	462b      	mov	r3, r5
 80086c2:	463a      	mov	r2, r7
 80086c4:	4620      	mov	r0, r4
 80086c6:	f001 fea7 	bl	800a418 <__s2b>
 80086ca:	9007      	str	r0, [sp, #28]
 80086cc:	2800      	cmp	r0, #0
 80086ce:	f43f af1f 	beq.w	8008510 <_strtod_l+0x488>
 80086d2:	9b05      	ldr	r3, [sp, #20]
 80086d4:	1b9e      	subs	r6, r3, r6
 80086d6:	9b06      	ldr	r3, [sp, #24]
 80086d8:	2b00      	cmp	r3, #0
 80086da:	bfb4      	ite	lt
 80086dc:	4633      	movlt	r3, r6
 80086de:	2300      	movge	r3, #0
 80086e0:	930c      	str	r3, [sp, #48]	; 0x30
 80086e2:	9b06      	ldr	r3, [sp, #24]
 80086e4:	2500      	movs	r5, #0
 80086e6:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 80086ea:	9312      	str	r3, [sp, #72]	; 0x48
 80086ec:	462e      	mov	r6, r5
 80086ee:	9b07      	ldr	r3, [sp, #28]
 80086f0:	4620      	mov	r0, r4
 80086f2:	6859      	ldr	r1, [r3, #4]
 80086f4:	f001 fde8 	bl	800a2c8 <_Balloc>
 80086f8:	9005      	str	r0, [sp, #20]
 80086fa:	2800      	cmp	r0, #0
 80086fc:	f43f af0c 	beq.w	8008518 <_strtod_l+0x490>
 8008700:	9b07      	ldr	r3, [sp, #28]
 8008702:	691a      	ldr	r2, [r3, #16]
 8008704:	3202      	adds	r2, #2
 8008706:	f103 010c 	add.w	r1, r3, #12
 800870a:	0092      	lsls	r2, r2, #2
 800870c:	300c      	adds	r0, #12
 800870e:	f7ff f817 	bl	8007740 <memcpy>
 8008712:	ec4b ab10 	vmov	d0, sl, fp
 8008716:	aa1a      	add	r2, sp, #104	; 0x68
 8008718:	a919      	add	r1, sp, #100	; 0x64
 800871a:	4620      	mov	r0, r4
 800871c:	f002 f9c2 	bl	800aaa4 <__d2b>
 8008720:	ec4b ab18 	vmov	d8, sl, fp
 8008724:	9018      	str	r0, [sp, #96]	; 0x60
 8008726:	2800      	cmp	r0, #0
 8008728:	f43f aef6 	beq.w	8008518 <_strtod_l+0x490>
 800872c:	2101      	movs	r1, #1
 800872e:	4620      	mov	r0, r4
 8008730:	f001 ff0c 	bl	800a54c <__i2b>
 8008734:	4606      	mov	r6, r0
 8008736:	2800      	cmp	r0, #0
 8008738:	f43f aeee 	beq.w	8008518 <_strtod_l+0x490>
 800873c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800873e:	9904      	ldr	r1, [sp, #16]
 8008740:	2b00      	cmp	r3, #0
 8008742:	bfab      	itete	ge
 8008744:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 8008746:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8008748:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 800874a:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 800874e:	bfac      	ite	ge
 8008750:	eb03 0902 	addge.w	r9, r3, r2
 8008754:	1ad7      	sublt	r7, r2, r3
 8008756:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8008758:	eba3 0801 	sub.w	r8, r3, r1
 800875c:	4490      	add	r8, r2
 800875e:	4ba1      	ldr	r3, [pc, #644]	; (80089e4 <_strtod_l+0x95c>)
 8008760:	f108 38ff 	add.w	r8, r8, #4294967295
 8008764:	4598      	cmp	r8, r3
 8008766:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800876a:	f280 80c7 	bge.w	80088fc <_strtod_l+0x874>
 800876e:	eba3 0308 	sub.w	r3, r3, r8
 8008772:	2b1f      	cmp	r3, #31
 8008774:	eba2 0203 	sub.w	r2, r2, r3
 8008778:	f04f 0101 	mov.w	r1, #1
 800877c:	f300 80b1 	bgt.w	80088e2 <_strtod_l+0x85a>
 8008780:	fa01 f303 	lsl.w	r3, r1, r3
 8008784:	930d      	str	r3, [sp, #52]	; 0x34
 8008786:	2300      	movs	r3, #0
 8008788:	9308      	str	r3, [sp, #32]
 800878a:	eb09 0802 	add.w	r8, r9, r2
 800878e:	9b04      	ldr	r3, [sp, #16]
 8008790:	45c1      	cmp	r9, r8
 8008792:	4417      	add	r7, r2
 8008794:	441f      	add	r7, r3
 8008796:	464b      	mov	r3, r9
 8008798:	bfa8      	it	ge
 800879a:	4643      	movge	r3, r8
 800879c:	42bb      	cmp	r3, r7
 800879e:	bfa8      	it	ge
 80087a0:	463b      	movge	r3, r7
 80087a2:	2b00      	cmp	r3, #0
 80087a4:	bfc2      	ittt	gt
 80087a6:	eba8 0803 	subgt.w	r8, r8, r3
 80087aa:	1aff      	subgt	r7, r7, r3
 80087ac:	eba9 0903 	subgt.w	r9, r9, r3
 80087b0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80087b2:	2b00      	cmp	r3, #0
 80087b4:	dd17      	ble.n	80087e6 <_strtod_l+0x75e>
 80087b6:	4631      	mov	r1, r6
 80087b8:	461a      	mov	r2, r3
 80087ba:	4620      	mov	r0, r4
 80087bc:	f001 ff86 	bl	800a6cc <__pow5mult>
 80087c0:	4606      	mov	r6, r0
 80087c2:	2800      	cmp	r0, #0
 80087c4:	f43f aea8 	beq.w	8008518 <_strtod_l+0x490>
 80087c8:	4601      	mov	r1, r0
 80087ca:	9a18      	ldr	r2, [sp, #96]	; 0x60
 80087cc:	4620      	mov	r0, r4
 80087ce:	f001 fed3 	bl	800a578 <__multiply>
 80087d2:	900b      	str	r0, [sp, #44]	; 0x2c
 80087d4:	2800      	cmp	r0, #0
 80087d6:	f43f ae9f 	beq.w	8008518 <_strtod_l+0x490>
 80087da:	9918      	ldr	r1, [sp, #96]	; 0x60
 80087dc:	4620      	mov	r0, r4
 80087de:	f001 fdb3 	bl	800a348 <_Bfree>
 80087e2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80087e4:	9318      	str	r3, [sp, #96]	; 0x60
 80087e6:	f1b8 0f00 	cmp.w	r8, #0
 80087ea:	f300 808c 	bgt.w	8008906 <_strtod_l+0x87e>
 80087ee:	9b06      	ldr	r3, [sp, #24]
 80087f0:	2b00      	cmp	r3, #0
 80087f2:	dd08      	ble.n	8008806 <_strtod_l+0x77e>
 80087f4:	9a12      	ldr	r2, [sp, #72]	; 0x48
 80087f6:	9905      	ldr	r1, [sp, #20]
 80087f8:	4620      	mov	r0, r4
 80087fa:	f001 ff67 	bl	800a6cc <__pow5mult>
 80087fe:	9005      	str	r0, [sp, #20]
 8008800:	2800      	cmp	r0, #0
 8008802:	f43f ae89 	beq.w	8008518 <_strtod_l+0x490>
 8008806:	2f00      	cmp	r7, #0
 8008808:	dd08      	ble.n	800881c <_strtod_l+0x794>
 800880a:	9905      	ldr	r1, [sp, #20]
 800880c:	463a      	mov	r2, r7
 800880e:	4620      	mov	r0, r4
 8008810:	f001 ffb6 	bl	800a780 <__lshift>
 8008814:	9005      	str	r0, [sp, #20]
 8008816:	2800      	cmp	r0, #0
 8008818:	f43f ae7e 	beq.w	8008518 <_strtod_l+0x490>
 800881c:	f1b9 0f00 	cmp.w	r9, #0
 8008820:	dd08      	ble.n	8008834 <_strtod_l+0x7ac>
 8008822:	4631      	mov	r1, r6
 8008824:	464a      	mov	r2, r9
 8008826:	4620      	mov	r0, r4
 8008828:	f001 ffaa 	bl	800a780 <__lshift>
 800882c:	4606      	mov	r6, r0
 800882e:	2800      	cmp	r0, #0
 8008830:	f43f ae72 	beq.w	8008518 <_strtod_l+0x490>
 8008834:	9a05      	ldr	r2, [sp, #20]
 8008836:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008838:	4620      	mov	r0, r4
 800883a:	f002 f82d 	bl	800a898 <__mdiff>
 800883e:	4605      	mov	r5, r0
 8008840:	2800      	cmp	r0, #0
 8008842:	f43f ae69 	beq.w	8008518 <_strtod_l+0x490>
 8008846:	68c3      	ldr	r3, [r0, #12]
 8008848:	930b      	str	r3, [sp, #44]	; 0x2c
 800884a:	2300      	movs	r3, #0
 800884c:	60c3      	str	r3, [r0, #12]
 800884e:	4631      	mov	r1, r6
 8008850:	f002 f806 	bl	800a860 <__mcmp>
 8008854:	2800      	cmp	r0, #0
 8008856:	da60      	bge.n	800891a <_strtod_l+0x892>
 8008858:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800885a:	ea53 030a 	orrs.w	r3, r3, sl
 800885e:	f040 8082 	bne.w	8008966 <_strtod_l+0x8de>
 8008862:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008866:	2b00      	cmp	r3, #0
 8008868:	d17d      	bne.n	8008966 <_strtod_l+0x8de>
 800886a:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800886e:	0d1b      	lsrs	r3, r3, #20
 8008870:	051b      	lsls	r3, r3, #20
 8008872:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8008876:	d976      	bls.n	8008966 <_strtod_l+0x8de>
 8008878:	696b      	ldr	r3, [r5, #20]
 800887a:	b913      	cbnz	r3, 8008882 <_strtod_l+0x7fa>
 800887c:	692b      	ldr	r3, [r5, #16]
 800887e:	2b01      	cmp	r3, #1
 8008880:	dd71      	ble.n	8008966 <_strtod_l+0x8de>
 8008882:	4629      	mov	r1, r5
 8008884:	2201      	movs	r2, #1
 8008886:	4620      	mov	r0, r4
 8008888:	f001 ff7a 	bl	800a780 <__lshift>
 800888c:	4631      	mov	r1, r6
 800888e:	4605      	mov	r5, r0
 8008890:	f001 ffe6 	bl	800a860 <__mcmp>
 8008894:	2800      	cmp	r0, #0
 8008896:	dd66      	ble.n	8008966 <_strtod_l+0x8de>
 8008898:	9904      	ldr	r1, [sp, #16]
 800889a:	4a53      	ldr	r2, [pc, #332]	; (80089e8 <_strtod_l+0x960>)
 800889c:	465b      	mov	r3, fp
 800889e:	2900      	cmp	r1, #0
 80088a0:	f000 8081 	beq.w	80089a6 <_strtod_l+0x91e>
 80088a4:	ea02 010b 	and.w	r1, r2, fp
 80088a8:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80088ac:	dc7b      	bgt.n	80089a6 <_strtod_l+0x91e>
 80088ae:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80088b2:	f77f aea9 	ble.w	8008608 <_strtod_l+0x580>
 80088b6:	4b4d      	ldr	r3, [pc, #308]	; (80089ec <_strtod_l+0x964>)
 80088b8:	4650      	mov	r0, sl
 80088ba:	4659      	mov	r1, fp
 80088bc:	2200      	movs	r2, #0
 80088be:	f7f8 f803 	bl	80008c8 <__aeabi_dmul>
 80088c2:	460b      	mov	r3, r1
 80088c4:	4303      	orrs	r3, r0
 80088c6:	bf08      	it	eq
 80088c8:	2322      	moveq	r3, #34	; 0x22
 80088ca:	4682      	mov	sl, r0
 80088cc:	468b      	mov	fp, r1
 80088ce:	bf08      	it	eq
 80088d0:	6023      	streq	r3, [r4, #0]
 80088d2:	e62b      	b.n	800852c <_strtod_l+0x4a4>
 80088d4:	f04f 32ff 	mov.w	r2, #4294967295
 80088d8:	fa02 f303 	lsl.w	r3, r2, r3
 80088dc:	ea03 0a0a 	and.w	sl, r3, sl
 80088e0:	e6e3      	b.n	80086aa <_strtod_l+0x622>
 80088e2:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 80088e6:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 80088ea:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 80088ee:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 80088f2:	fa01 f308 	lsl.w	r3, r1, r8
 80088f6:	9308      	str	r3, [sp, #32]
 80088f8:	910d      	str	r1, [sp, #52]	; 0x34
 80088fa:	e746      	b.n	800878a <_strtod_l+0x702>
 80088fc:	2300      	movs	r3, #0
 80088fe:	9308      	str	r3, [sp, #32]
 8008900:	2301      	movs	r3, #1
 8008902:	930d      	str	r3, [sp, #52]	; 0x34
 8008904:	e741      	b.n	800878a <_strtod_l+0x702>
 8008906:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008908:	4642      	mov	r2, r8
 800890a:	4620      	mov	r0, r4
 800890c:	f001 ff38 	bl	800a780 <__lshift>
 8008910:	9018      	str	r0, [sp, #96]	; 0x60
 8008912:	2800      	cmp	r0, #0
 8008914:	f47f af6b 	bne.w	80087ee <_strtod_l+0x766>
 8008918:	e5fe      	b.n	8008518 <_strtod_l+0x490>
 800891a:	465f      	mov	r7, fp
 800891c:	d16e      	bne.n	80089fc <_strtod_l+0x974>
 800891e:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008920:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008924:	b342      	cbz	r2, 8008978 <_strtod_l+0x8f0>
 8008926:	4a32      	ldr	r2, [pc, #200]	; (80089f0 <_strtod_l+0x968>)
 8008928:	4293      	cmp	r3, r2
 800892a:	d128      	bne.n	800897e <_strtod_l+0x8f6>
 800892c:	9b04      	ldr	r3, [sp, #16]
 800892e:	4651      	mov	r1, sl
 8008930:	b1eb      	cbz	r3, 800896e <_strtod_l+0x8e6>
 8008932:	4b2d      	ldr	r3, [pc, #180]	; (80089e8 <_strtod_l+0x960>)
 8008934:	403b      	ands	r3, r7
 8008936:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800893a:	f04f 32ff 	mov.w	r2, #4294967295
 800893e:	d819      	bhi.n	8008974 <_strtod_l+0x8ec>
 8008940:	0d1b      	lsrs	r3, r3, #20
 8008942:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8008946:	fa02 f303 	lsl.w	r3, r2, r3
 800894a:	4299      	cmp	r1, r3
 800894c:	d117      	bne.n	800897e <_strtod_l+0x8f6>
 800894e:	4b29      	ldr	r3, [pc, #164]	; (80089f4 <_strtod_l+0x96c>)
 8008950:	429f      	cmp	r7, r3
 8008952:	d102      	bne.n	800895a <_strtod_l+0x8d2>
 8008954:	3101      	adds	r1, #1
 8008956:	f43f addf 	beq.w	8008518 <_strtod_l+0x490>
 800895a:	4b23      	ldr	r3, [pc, #140]	; (80089e8 <_strtod_l+0x960>)
 800895c:	403b      	ands	r3, r7
 800895e:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8008962:	f04f 0a00 	mov.w	sl, #0
 8008966:	9b04      	ldr	r3, [sp, #16]
 8008968:	2b00      	cmp	r3, #0
 800896a:	d1a4      	bne.n	80088b6 <_strtod_l+0x82e>
 800896c:	e5de      	b.n	800852c <_strtod_l+0x4a4>
 800896e:	f04f 33ff 	mov.w	r3, #4294967295
 8008972:	e7ea      	b.n	800894a <_strtod_l+0x8c2>
 8008974:	4613      	mov	r3, r2
 8008976:	e7e8      	b.n	800894a <_strtod_l+0x8c2>
 8008978:	ea53 030a 	orrs.w	r3, r3, sl
 800897c:	d08c      	beq.n	8008898 <_strtod_l+0x810>
 800897e:	9b08      	ldr	r3, [sp, #32]
 8008980:	b1db      	cbz	r3, 80089ba <_strtod_l+0x932>
 8008982:	423b      	tst	r3, r7
 8008984:	d0ef      	beq.n	8008966 <_strtod_l+0x8de>
 8008986:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008988:	9a04      	ldr	r2, [sp, #16]
 800898a:	4650      	mov	r0, sl
 800898c:	4659      	mov	r1, fp
 800898e:	b1c3      	cbz	r3, 80089c2 <_strtod_l+0x93a>
 8008990:	f7ff fb5e 	bl	8008050 <sulp>
 8008994:	4602      	mov	r2, r0
 8008996:	460b      	mov	r3, r1
 8008998:	ec51 0b18 	vmov	r0, r1, d8
 800899c:	f7f7 fdde 	bl	800055c <__adddf3>
 80089a0:	4682      	mov	sl, r0
 80089a2:	468b      	mov	fp, r1
 80089a4:	e7df      	b.n	8008966 <_strtod_l+0x8de>
 80089a6:	4013      	ands	r3, r2
 80089a8:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80089ac:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80089b0:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80089b4:	f04f 3aff 	mov.w	sl, #4294967295
 80089b8:	e7d5      	b.n	8008966 <_strtod_l+0x8de>
 80089ba:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80089bc:	ea13 0f0a 	tst.w	r3, sl
 80089c0:	e7e0      	b.n	8008984 <_strtod_l+0x8fc>
 80089c2:	f7ff fb45 	bl	8008050 <sulp>
 80089c6:	4602      	mov	r2, r0
 80089c8:	460b      	mov	r3, r1
 80089ca:	ec51 0b18 	vmov	r0, r1, d8
 80089ce:	f7f7 fdc3 	bl	8000558 <__aeabi_dsub>
 80089d2:	2200      	movs	r2, #0
 80089d4:	2300      	movs	r3, #0
 80089d6:	4682      	mov	sl, r0
 80089d8:	468b      	mov	fp, r1
 80089da:	f7f8 f9dd 	bl	8000d98 <__aeabi_dcmpeq>
 80089de:	2800      	cmp	r0, #0
 80089e0:	d0c1      	beq.n	8008966 <_strtod_l+0x8de>
 80089e2:	e611      	b.n	8008608 <_strtod_l+0x580>
 80089e4:	fffffc02 	.word	0xfffffc02
 80089e8:	7ff00000 	.word	0x7ff00000
 80089ec:	39500000 	.word	0x39500000
 80089f0:	000fffff 	.word	0x000fffff
 80089f4:	7fefffff 	.word	0x7fefffff
 80089f8:	0800c0a8 	.word	0x0800c0a8
 80089fc:	4631      	mov	r1, r6
 80089fe:	4628      	mov	r0, r5
 8008a00:	f002 f8ac 	bl	800ab5c <__ratio>
 8008a04:	ec59 8b10 	vmov	r8, r9, d0
 8008a08:	ee10 0a10 	vmov	r0, s0
 8008a0c:	2200      	movs	r2, #0
 8008a0e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8008a12:	4649      	mov	r1, r9
 8008a14:	f7f8 f9d4 	bl	8000dc0 <__aeabi_dcmple>
 8008a18:	2800      	cmp	r0, #0
 8008a1a:	d07a      	beq.n	8008b12 <_strtod_l+0xa8a>
 8008a1c:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008a1e:	2b00      	cmp	r3, #0
 8008a20:	d04a      	beq.n	8008ab8 <_strtod_l+0xa30>
 8008a22:	4b95      	ldr	r3, [pc, #596]	; (8008c78 <_strtod_l+0xbf0>)
 8008a24:	2200      	movs	r2, #0
 8008a26:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008a2a:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8008c78 <_strtod_l+0xbf0>
 8008a2e:	f04f 0800 	mov.w	r8, #0
 8008a32:	4b92      	ldr	r3, [pc, #584]	; (8008c7c <_strtod_l+0xbf4>)
 8008a34:	403b      	ands	r3, r7
 8008a36:	930d      	str	r3, [sp, #52]	; 0x34
 8008a38:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008a3a:	4b91      	ldr	r3, [pc, #580]	; (8008c80 <_strtod_l+0xbf8>)
 8008a3c:	429a      	cmp	r2, r3
 8008a3e:	f040 80b0 	bne.w	8008ba2 <_strtod_l+0xb1a>
 8008a42:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008a46:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8008a4a:	ec4b ab10 	vmov	d0, sl, fp
 8008a4e:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8008a52:	f001 ffab 	bl	800a9ac <__ulp>
 8008a56:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008a5a:	ec53 2b10 	vmov	r2, r3, d0
 8008a5e:	f7f7 ff33 	bl	80008c8 <__aeabi_dmul>
 8008a62:	4652      	mov	r2, sl
 8008a64:	465b      	mov	r3, fp
 8008a66:	f7f7 fd79 	bl	800055c <__adddf3>
 8008a6a:	460b      	mov	r3, r1
 8008a6c:	4983      	ldr	r1, [pc, #524]	; (8008c7c <_strtod_l+0xbf4>)
 8008a6e:	4a85      	ldr	r2, [pc, #532]	; (8008c84 <_strtod_l+0xbfc>)
 8008a70:	4019      	ands	r1, r3
 8008a72:	4291      	cmp	r1, r2
 8008a74:	4682      	mov	sl, r0
 8008a76:	d960      	bls.n	8008b3a <_strtod_l+0xab2>
 8008a78:	ee18 3a90 	vmov	r3, s17
 8008a7c:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8008a80:	4293      	cmp	r3, r2
 8008a82:	d104      	bne.n	8008a8e <_strtod_l+0xa06>
 8008a84:	ee18 3a10 	vmov	r3, s16
 8008a88:	3301      	adds	r3, #1
 8008a8a:	f43f ad45 	beq.w	8008518 <_strtod_l+0x490>
 8008a8e:	f8df b200 	ldr.w	fp, [pc, #512]	; 8008c90 <_strtod_l+0xc08>
 8008a92:	f04f 3aff 	mov.w	sl, #4294967295
 8008a96:	9918      	ldr	r1, [sp, #96]	; 0x60
 8008a98:	4620      	mov	r0, r4
 8008a9a:	f001 fc55 	bl	800a348 <_Bfree>
 8008a9e:	9905      	ldr	r1, [sp, #20]
 8008aa0:	4620      	mov	r0, r4
 8008aa2:	f001 fc51 	bl	800a348 <_Bfree>
 8008aa6:	4631      	mov	r1, r6
 8008aa8:	4620      	mov	r0, r4
 8008aaa:	f001 fc4d 	bl	800a348 <_Bfree>
 8008aae:	4629      	mov	r1, r5
 8008ab0:	4620      	mov	r0, r4
 8008ab2:	f001 fc49 	bl	800a348 <_Bfree>
 8008ab6:	e61a      	b.n	80086ee <_strtod_l+0x666>
 8008ab8:	f1ba 0f00 	cmp.w	sl, #0
 8008abc:	d11b      	bne.n	8008af6 <_strtod_l+0xa6e>
 8008abe:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008ac2:	b9f3      	cbnz	r3, 8008b02 <_strtod_l+0xa7a>
 8008ac4:	4b6c      	ldr	r3, [pc, #432]	; (8008c78 <_strtod_l+0xbf0>)
 8008ac6:	2200      	movs	r2, #0
 8008ac8:	4640      	mov	r0, r8
 8008aca:	4649      	mov	r1, r9
 8008acc:	f7f8 f96e 	bl	8000dac <__aeabi_dcmplt>
 8008ad0:	b9d0      	cbnz	r0, 8008b08 <_strtod_l+0xa80>
 8008ad2:	4640      	mov	r0, r8
 8008ad4:	4649      	mov	r1, r9
 8008ad6:	4b6c      	ldr	r3, [pc, #432]	; (8008c88 <_strtod_l+0xc00>)
 8008ad8:	2200      	movs	r2, #0
 8008ada:	f7f7 fef5 	bl	80008c8 <__aeabi_dmul>
 8008ade:	4680      	mov	r8, r0
 8008ae0:	4689      	mov	r9, r1
 8008ae2:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8008ae6:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 8008aea:	9315      	str	r3, [sp, #84]	; 0x54
 8008aec:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8008af0:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008af4:	e79d      	b.n	8008a32 <_strtod_l+0x9aa>
 8008af6:	f1ba 0f01 	cmp.w	sl, #1
 8008afa:	d102      	bne.n	8008b02 <_strtod_l+0xa7a>
 8008afc:	2f00      	cmp	r7, #0
 8008afe:	f43f ad83 	beq.w	8008608 <_strtod_l+0x580>
 8008b02:	4b62      	ldr	r3, [pc, #392]	; (8008c8c <_strtod_l+0xc04>)
 8008b04:	2200      	movs	r2, #0
 8008b06:	e78e      	b.n	8008a26 <_strtod_l+0x99e>
 8008b08:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8008c88 <_strtod_l+0xc00>
 8008b0c:	f04f 0800 	mov.w	r8, #0
 8008b10:	e7e7      	b.n	8008ae2 <_strtod_l+0xa5a>
 8008b12:	4b5d      	ldr	r3, [pc, #372]	; (8008c88 <_strtod_l+0xc00>)
 8008b14:	4640      	mov	r0, r8
 8008b16:	4649      	mov	r1, r9
 8008b18:	2200      	movs	r2, #0
 8008b1a:	f7f7 fed5 	bl	80008c8 <__aeabi_dmul>
 8008b1e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008b20:	4680      	mov	r8, r0
 8008b22:	4689      	mov	r9, r1
 8008b24:	b933      	cbnz	r3, 8008b34 <_strtod_l+0xaac>
 8008b26:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008b2a:	900e      	str	r0, [sp, #56]	; 0x38
 8008b2c:	930f      	str	r3, [sp, #60]	; 0x3c
 8008b2e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 8008b32:	e7dd      	b.n	8008af0 <_strtod_l+0xa68>
 8008b34:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 8008b38:	e7f9      	b.n	8008b2e <_strtod_l+0xaa6>
 8008b3a:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8008b3e:	9b04      	ldr	r3, [sp, #16]
 8008b40:	2b00      	cmp	r3, #0
 8008b42:	d1a8      	bne.n	8008a96 <_strtod_l+0xa0e>
 8008b44:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8008b48:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008b4a:	0d1b      	lsrs	r3, r3, #20
 8008b4c:	051b      	lsls	r3, r3, #20
 8008b4e:	429a      	cmp	r2, r3
 8008b50:	d1a1      	bne.n	8008a96 <_strtod_l+0xa0e>
 8008b52:	4640      	mov	r0, r8
 8008b54:	4649      	mov	r1, r9
 8008b56:	f7f8 fa17 	bl	8000f88 <__aeabi_d2lz>
 8008b5a:	f7f7 fe87 	bl	800086c <__aeabi_l2d>
 8008b5e:	4602      	mov	r2, r0
 8008b60:	460b      	mov	r3, r1
 8008b62:	4640      	mov	r0, r8
 8008b64:	4649      	mov	r1, r9
 8008b66:	f7f7 fcf7 	bl	8000558 <__aeabi_dsub>
 8008b6a:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8008b6c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8008b70:	ea43 030a 	orr.w	r3, r3, sl
 8008b74:	4313      	orrs	r3, r2
 8008b76:	4680      	mov	r8, r0
 8008b78:	4689      	mov	r9, r1
 8008b7a:	d055      	beq.n	8008c28 <_strtod_l+0xba0>
 8008b7c:	a336      	add	r3, pc, #216	; (adr r3, 8008c58 <_strtod_l+0xbd0>)
 8008b7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b82:	f7f8 f913 	bl	8000dac <__aeabi_dcmplt>
 8008b86:	2800      	cmp	r0, #0
 8008b88:	f47f acd0 	bne.w	800852c <_strtod_l+0x4a4>
 8008b8c:	a334      	add	r3, pc, #208	; (adr r3, 8008c60 <_strtod_l+0xbd8>)
 8008b8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008b92:	4640      	mov	r0, r8
 8008b94:	4649      	mov	r1, r9
 8008b96:	f7f8 f927 	bl	8000de8 <__aeabi_dcmpgt>
 8008b9a:	2800      	cmp	r0, #0
 8008b9c:	f43f af7b 	beq.w	8008a96 <_strtod_l+0xa0e>
 8008ba0:	e4c4      	b.n	800852c <_strtod_l+0x4a4>
 8008ba2:	9b04      	ldr	r3, [sp, #16]
 8008ba4:	b333      	cbz	r3, 8008bf4 <_strtod_l+0xb6c>
 8008ba6:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8008ba8:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8008bac:	d822      	bhi.n	8008bf4 <_strtod_l+0xb6c>
 8008bae:	a32e      	add	r3, pc, #184	; (adr r3, 8008c68 <_strtod_l+0xbe0>)
 8008bb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008bb4:	4640      	mov	r0, r8
 8008bb6:	4649      	mov	r1, r9
 8008bb8:	f7f8 f902 	bl	8000dc0 <__aeabi_dcmple>
 8008bbc:	b1a0      	cbz	r0, 8008be8 <_strtod_l+0xb60>
 8008bbe:	4649      	mov	r1, r9
 8008bc0:	4640      	mov	r0, r8
 8008bc2:	f7f8 f959 	bl	8000e78 <__aeabi_d2uiz>
 8008bc6:	2801      	cmp	r0, #1
 8008bc8:	bf38      	it	cc
 8008bca:	2001      	movcc	r0, #1
 8008bcc:	f7f7 fe02 	bl	80007d4 <__aeabi_ui2d>
 8008bd0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8008bd2:	4680      	mov	r8, r0
 8008bd4:	4689      	mov	r9, r1
 8008bd6:	bb23      	cbnz	r3, 8008c22 <_strtod_l+0xb9a>
 8008bd8:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8008bdc:	9010      	str	r0, [sp, #64]	; 0x40
 8008bde:	9311      	str	r3, [sp, #68]	; 0x44
 8008be0:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 8008be4:	e9cd 2308 	strd	r2, r3, [sp, #32]
 8008be8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008bea:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8008bec:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8008bf0:	1a9b      	subs	r3, r3, r2
 8008bf2:	9309      	str	r3, [sp, #36]	; 0x24
 8008bf4:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008bf8:	eeb0 0a48 	vmov.f32	s0, s16
 8008bfc:	eef0 0a68 	vmov.f32	s1, s17
 8008c00:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8008c04:	f001 fed2 	bl	800a9ac <__ulp>
 8008c08:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8008c0c:	ec53 2b10 	vmov	r2, r3, d0
 8008c10:	f7f7 fe5a 	bl	80008c8 <__aeabi_dmul>
 8008c14:	ec53 2b18 	vmov	r2, r3, d8
 8008c18:	f7f7 fca0 	bl	800055c <__adddf3>
 8008c1c:	4682      	mov	sl, r0
 8008c1e:	468b      	mov	fp, r1
 8008c20:	e78d      	b.n	8008b3e <_strtod_l+0xab6>
 8008c22:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 8008c26:	e7db      	b.n	8008be0 <_strtod_l+0xb58>
 8008c28:	a311      	add	r3, pc, #68	; (adr r3, 8008c70 <_strtod_l+0xbe8>)
 8008c2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008c2e:	f7f8 f8bd 	bl	8000dac <__aeabi_dcmplt>
 8008c32:	e7b2      	b.n	8008b9a <_strtod_l+0xb12>
 8008c34:	2300      	movs	r3, #0
 8008c36:	930a      	str	r3, [sp, #40]	; 0x28
 8008c38:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 8008c3a:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8008c3c:	6013      	str	r3, [r2, #0]
 8008c3e:	f7ff ba6b 	b.w	8008118 <_strtod_l+0x90>
 8008c42:	2a65      	cmp	r2, #101	; 0x65
 8008c44:	f43f ab5f 	beq.w	8008306 <_strtod_l+0x27e>
 8008c48:	2a45      	cmp	r2, #69	; 0x45
 8008c4a:	f43f ab5c 	beq.w	8008306 <_strtod_l+0x27e>
 8008c4e:	2301      	movs	r3, #1
 8008c50:	f7ff bb94 	b.w	800837c <_strtod_l+0x2f4>
 8008c54:	f3af 8000 	nop.w
 8008c58:	94a03595 	.word	0x94a03595
 8008c5c:	3fdfffff 	.word	0x3fdfffff
 8008c60:	35afe535 	.word	0x35afe535
 8008c64:	3fe00000 	.word	0x3fe00000
 8008c68:	ffc00000 	.word	0xffc00000
 8008c6c:	41dfffff 	.word	0x41dfffff
 8008c70:	94a03595 	.word	0x94a03595
 8008c74:	3fcfffff 	.word	0x3fcfffff
 8008c78:	3ff00000 	.word	0x3ff00000
 8008c7c:	7ff00000 	.word	0x7ff00000
 8008c80:	7fe00000 	.word	0x7fe00000
 8008c84:	7c9fffff 	.word	0x7c9fffff
 8008c88:	3fe00000 	.word	0x3fe00000
 8008c8c:	bff00000 	.word	0xbff00000
 8008c90:	7fefffff 	.word	0x7fefffff

08008c94 <strtof>:
 8008c94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008c98:	f8df 80ac 	ldr.w	r8, [pc, #172]	; 8008d48 <strtof+0xb4>
 8008c9c:	4b26      	ldr	r3, [pc, #152]	; (8008d38 <strtof+0xa4>)
 8008c9e:	460a      	mov	r2, r1
 8008ca0:	ed2d 8b02 	vpush	{d8}
 8008ca4:	4601      	mov	r1, r0
 8008ca6:	f8d8 0000 	ldr.w	r0, [r8]
 8008caa:	f7ff f9ed 	bl	8008088 <_strtod_l>
 8008cae:	ec55 4b10 	vmov	r4, r5, d0
 8008cb2:	ee10 2a10 	vmov	r2, s0
 8008cb6:	ee10 0a10 	vmov	r0, s0
 8008cba:	462b      	mov	r3, r5
 8008cbc:	4629      	mov	r1, r5
 8008cbe:	f7f8 f89d 	bl	8000dfc <__aeabi_dcmpun>
 8008cc2:	b190      	cbz	r0, 8008cea <strtof+0x56>
 8008cc4:	2d00      	cmp	r5, #0
 8008cc6:	481d      	ldr	r0, [pc, #116]	; (8008d3c <strtof+0xa8>)
 8008cc8:	da09      	bge.n	8008cde <strtof+0x4a>
 8008cca:	f002 fa29 	bl	800b120 <nanf>
 8008cce:	eeb1 8a40 	vneg.f32	s16, s0
 8008cd2:	eeb0 0a48 	vmov.f32	s0, s16
 8008cd6:	ecbd 8b02 	vpop	{d8}
 8008cda:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008cde:	ecbd 8b02 	vpop	{d8}
 8008ce2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008ce6:	f002 ba1b 	b.w	800b120 <nanf>
 8008cea:	4620      	mov	r0, r4
 8008cec:	4629      	mov	r1, r5
 8008cee:	f7f8 f8e3 	bl	8000eb8 <__aeabi_d2f>
 8008cf2:	ee08 0a10 	vmov	s16, r0
 8008cf6:	eddf 7a12 	vldr	s15, [pc, #72]	; 8008d40 <strtof+0xac>
 8008cfa:	eeb0 7ac8 	vabs.f32	s14, s16
 8008cfe:	eeb4 7a67 	vcmp.f32	s14, s15
 8008d02:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008d06:	dde4      	ble.n	8008cd2 <strtof+0x3e>
 8008d08:	f025 4700 	bic.w	r7, r5, #2147483648	; 0x80000000
 8008d0c:	4b0d      	ldr	r3, [pc, #52]	; (8008d44 <strtof+0xb0>)
 8008d0e:	f04f 32ff 	mov.w	r2, #4294967295
 8008d12:	4620      	mov	r0, r4
 8008d14:	4639      	mov	r1, r7
 8008d16:	f7f8 f871 	bl	8000dfc <__aeabi_dcmpun>
 8008d1a:	b940      	cbnz	r0, 8008d2e <strtof+0x9a>
 8008d1c:	4b09      	ldr	r3, [pc, #36]	; (8008d44 <strtof+0xb0>)
 8008d1e:	f04f 32ff 	mov.w	r2, #4294967295
 8008d22:	4620      	mov	r0, r4
 8008d24:	4639      	mov	r1, r7
 8008d26:	f7f8 f84b 	bl	8000dc0 <__aeabi_dcmple>
 8008d2a:	2800      	cmp	r0, #0
 8008d2c:	d0d1      	beq.n	8008cd2 <strtof+0x3e>
 8008d2e:	f8d8 3000 	ldr.w	r3, [r8]
 8008d32:	2222      	movs	r2, #34	; 0x22
 8008d34:	601a      	str	r2, [r3, #0]
 8008d36:	e7cc      	b.n	8008cd2 <strtof+0x3e>
 8008d38:	200002e0 	.word	0x200002e0
 8008d3c:	0800c480 	.word	0x0800c480
 8008d40:	7f7fffff 	.word	0x7f7fffff
 8008d44:	7fefffff 	.word	0x7fefffff
 8008d48:	20000278 	.word	0x20000278

08008d4c <_strtoul_l.constprop.0>:
 8008d4c:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8008d50:	4f36      	ldr	r7, [pc, #216]	; (8008e2c <_strtoul_l.constprop.0+0xe0>)
 8008d52:	4686      	mov	lr, r0
 8008d54:	460d      	mov	r5, r1
 8008d56:	4628      	mov	r0, r5
 8008d58:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008d5c:	5de6      	ldrb	r6, [r4, r7]
 8008d5e:	f016 0608 	ands.w	r6, r6, #8
 8008d62:	d1f8      	bne.n	8008d56 <_strtoul_l.constprop.0+0xa>
 8008d64:	2c2d      	cmp	r4, #45	; 0x2d
 8008d66:	d12f      	bne.n	8008dc8 <_strtoul_l.constprop.0+0x7c>
 8008d68:	782c      	ldrb	r4, [r5, #0]
 8008d6a:	2601      	movs	r6, #1
 8008d6c:	1c85      	adds	r5, r0, #2
 8008d6e:	2b00      	cmp	r3, #0
 8008d70:	d057      	beq.n	8008e22 <_strtoul_l.constprop.0+0xd6>
 8008d72:	2b10      	cmp	r3, #16
 8008d74:	d109      	bne.n	8008d8a <_strtoul_l.constprop.0+0x3e>
 8008d76:	2c30      	cmp	r4, #48	; 0x30
 8008d78:	d107      	bne.n	8008d8a <_strtoul_l.constprop.0+0x3e>
 8008d7a:	7828      	ldrb	r0, [r5, #0]
 8008d7c:	f000 00df 	and.w	r0, r0, #223	; 0xdf
 8008d80:	2858      	cmp	r0, #88	; 0x58
 8008d82:	d149      	bne.n	8008e18 <_strtoul_l.constprop.0+0xcc>
 8008d84:	786c      	ldrb	r4, [r5, #1]
 8008d86:	2310      	movs	r3, #16
 8008d88:	3502      	adds	r5, #2
 8008d8a:	f04f 38ff 	mov.w	r8, #4294967295
 8008d8e:	2700      	movs	r7, #0
 8008d90:	fbb8 f8f3 	udiv	r8, r8, r3
 8008d94:	fb03 f908 	mul.w	r9, r3, r8
 8008d98:	ea6f 0909 	mvn.w	r9, r9
 8008d9c:	4638      	mov	r0, r7
 8008d9e:	f1a4 0c30 	sub.w	ip, r4, #48	; 0x30
 8008da2:	f1bc 0f09 	cmp.w	ip, #9
 8008da6:	d814      	bhi.n	8008dd2 <_strtoul_l.constprop.0+0x86>
 8008da8:	4664      	mov	r4, ip
 8008daa:	42a3      	cmp	r3, r4
 8008dac:	dd22      	ble.n	8008df4 <_strtoul_l.constprop.0+0xa8>
 8008dae:	2f00      	cmp	r7, #0
 8008db0:	db1d      	blt.n	8008dee <_strtoul_l.constprop.0+0xa2>
 8008db2:	4580      	cmp	r8, r0
 8008db4:	d31b      	bcc.n	8008dee <_strtoul_l.constprop.0+0xa2>
 8008db6:	d101      	bne.n	8008dbc <_strtoul_l.constprop.0+0x70>
 8008db8:	45a1      	cmp	r9, r4
 8008dba:	db18      	blt.n	8008dee <_strtoul_l.constprop.0+0xa2>
 8008dbc:	fb00 4003 	mla	r0, r0, r3, r4
 8008dc0:	2701      	movs	r7, #1
 8008dc2:	f815 4b01 	ldrb.w	r4, [r5], #1
 8008dc6:	e7ea      	b.n	8008d9e <_strtoul_l.constprop.0+0x52>
 8008dc8:	2c2b      	cmp	r4, #43	; 0x2b
 8008dca:	bf04      	itt	eq
 8008dcc:	782c      	ldrbeq	r4, [r5, #0]
 8008dce:	1c85      	addeq	r5, r0, #2
 8008dd0:	e7cd      	b.n	8008d6e <_strtoul_l.constprop.0+0x22>
 8008dd2:	f1a4 0c41 	sub.w	ip, r4, #65	; 0x41
 8008dd6:	f1bc 0f19 	cmp.w	ip, #25
 8008dda:	d801      	bhi.n	8008de0 <_strtoul_l.constprop.0+0x94>
 8008ddc:	3c37      	subs	r4, #55	; 0x37
 8008dde:	e7e4      	b.n	8008daa <_strtoul_l.constprop.0+0x5e>
 8008de0:	f1a4 0c61 	sub.w	ip, r4, #97	; 0x61
 8008de4:	f1bc 0f19 	cmp.w	ip, #25
 8008de8:	d804      	bhi.n	8008df4 <_strtoul_l.constprop.0+0xa8>
 8008dea:	3c57      	subs	r4, #87	; 0x57
 8008dec:	e7dd      	b.n	8008daa <_strtoul_l.constprop.0+0x5e>
 8008dee:	f04f 37ff 	mov.w	r7, #4294967295
 8008df2:	e7e6      	b.n	8008dc2 <_strtoul_l.constprop.0+0x76>
 8008df4:	2f00      	cmp	r7, #0
 8008df6:	da07      	bge.n	8008e08 <_strtoul_l.constprop.0+0xbc>
 8008df8:	2322      	movs	r3, #34	; 0x22
 8008dfa:	f8ce 3000 	str.w	r3, [lr]
 8008dfe:	f04f 30ff 	mov.w	r0, #4294967295
 8008e02:	b932      	cbnz	r2, 8008e12 <_strtoul_l.constprop.0+0xc6>
 8008e04:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8008e08:	b106      	cbz	r6, 8008e0c <_strtoul_l.constprop.0+0xc0>
 8008e0a:	4240      	negs	r0, r0
 8008e0c:	2a00      	cmp	r2, #0
 8008e0e:	d0f9      	beq.n	8008e04 <_strtoul_l.constprop.0+0xb8>
 8008e10:	b107      	cbz	r7, 8008e14 <_strtoul_l.constprop.0+0xc8>
 8008e12:	1e69      	subs	r1, r5, #1
 8008e14:	6011      	str	r1, [r2, #0]
 8008e16:	e7f5      	b.n	8008e04 <_strtoul_l.constprop.0+0xb8>
 8008e18:	2430      	movs	r4, #48	; 0x30
 8008e1a:	2b00      	cmp	r3, #0
 8008e1c:	d1b5      	bne.n	8008d8a <_strtoul_l.constprop.0+0x3e>
 8008e1e:	2308      	movs	r3, #8
 8008e20:	e7b3      	b.n	8008d8a <_strtoul_l.constprop.0+0x3e>
 8008e22:	2c30      	cmp	r4, #48	; 0x30
 8008e24:	d0a9      	beq.n	8008d7a <_strtoul_l.constprop.0+0x2e>
 8008e26:	230a      	movs	r3, #10
 8008e28:	e7af      	b.n	8008d8a <_strtoul_l.constprop.0+0x3e>
 8008e2a:	bf00      	nop
 8008e2c:	0800c0d1 	.word	0x0800c0d1

08008e30 <strtoul>:
 8008e30:	4613      	mov	r3, r2
 8008e32:	460a      	mov	r2, r1
 8008e34:	4601      	mov	r1, r0
 8008e36:	4802      	ldr	r0, [pc, #8]	; (8008e40 <strtoul+0x10>)
 8008e38:	6800      	ldr	r0, [r0, #0]
 8008e3a:	f7ff bf87 	b.w	8008d4c <_strtoul_l.constprop.0>
 8008e3e:	bf00      	nop
 8008e40:	20000278 	.word	0x20000278

08008e44 <_vsniprintf_r>:
 8008e44:	b530      	push	{r4, r5, lr}
 8008e46:	4614      	mov	r4, r2
 8008e48:	2c00      	cmp	r4, #0
 8008e4a:	b09b      	sub	sp, #108	; 0x6c
 8008e4c:	4605      	mov	r5, r0
 8008e4e:	461a      	mov	r2, r3
 8008e50:	da05      	bge.n	8008e5e <_vsniprintf_r+0x1a>
 8008e52:	238b      	movs	r3, #139	; 0x8b
 8008e54:	6003      	str	r3, [r0, #0]
 8008e56:	f04f 30ff 	mov.w	r0, #4294967295
 8008e5a:	b01b      	add	sp, #108	; 0x6c
 8008e5c:	bd30      	pop	{r4, r5, pc}
 8008e5e:	f44f 7302 	mov.w	r3, #520	; 0x208
 8008e62:	f8ad 300c 	strh.w	r3, [sp, #12]
 8008e66:	bf14      	ite	ne
 8008e68:	f104 33ff 	addne.w	r3, r4, #4294967295
 8008e6c:	4623      	moveq	r3, r4
 8008e6e:	9302      	str	r3, [sp, #8]
 8008e70:	9305      	str	r3, [sp, #20]
 8008e72:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8008e76:	9100      	str	r1, [sp, #0]
 8008e78:	9104      	str	r1, [sp, #16]
 8008e7a:	f8ad 300e 	strh.w	r3, [sp, #14]
 8008e7e:	4669      	mov	r1, sp
 8008e80:	9b1e      	ldr	r3, [sp, #120]	; 0x78
 8008e82:	f002 f835 	bl	800aef0 <_svfiprintf_r>
 8008e86:	1c43      	adds	r3, r0, #1
 8008e88:	bfbc      	itt	lt
 8008e8a:	238b      	movlt	r3, #139	; 0x8b
 8008e8c:	602b      	strlt	r3, [r5, #0]
 8008e8e:	2c00      	cmp	r4, #0
 8008e90:	d0e3      	beq.n	8008e5a <_vsniprintf_r+0x16>
 8008e92:	9b00      	ldr	r3, [sp, #0]
 8008e94:	2200      	movs	r2, #0
 8008e96:	701a      	strb	r2, [r3, #0]
 8008e98:	e7df      	b.n	8008e5a <_vsniprintf_r+0x16>
	...

08008e9c <vsniprintf>:
 8008e9c:	b507      	push	{r0, r1, r2, lr}
 8008e9e:	9300      	str	r3, [sp, #0]
 8008ea0:	4613      	mov	r3, r2
 8008ea2:	460a      	mov	r2, r1
 8008ea4:	4601      	mov	r1, r0
 8008ea6:	4803      	ldr	r0, [pc, #12]	; (8008eb4 <vsniprintf+0x18>)
 8008ea8:	6800      	ldr	r0, [r0, #0]
 8008eaa:	f7ff ffcb 	bl	8008e44 <_vsniprintf_r>
 8008eae:	b003      	add	sp, #12
 8008eb0:	f85d fb04 	ldr.w	pc, [sp], #4
 8008eb4:	20000278 	.word	0x20000278

08008eb8 <quorem>:
 8008eb8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008ebc:	6903      	ldr	r3, [r0, #16]
 8008ebe:	690c      	ldr	r4, [r1, #16]
 8008ec0:	42a3      	cmp	r3, r4
 8008ec2:	4607      	mov	r7, r0
 8008ec4:	f2c0 8081 	blt.w	8008fca <quorem+0x112>
 8008ec8:	3c01      	subs	r4, #1
 8008eca:	f101 0814 	add.w	r8, r1, #20
 8008ece:	f100 0514 	add.w	r5, r0, #20
 8008ed2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008ed6:	9301      	str	r3, [sp, #4]
 8008ed8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8008edc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008ee0:	3301      	adds	r3, #1
 8008ee2:	429a      	cmp	r2, r3
 8008ee4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8008ee8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8008eec:	fbb2 f6f3 	udiv	r6, r2, r3
 8008ef0:	d331      	bcc.n	8008f56 <quorem+0x9e>
 8008ef2:	f04f 0e00 	mov.w	lr, #0
 8008ef6:	4640      	mov	r0, r8
 8008ef8:	46ac      	mov	ip, r5
 8008efa:	46f2      	mov	sl, lr
 8008efc:	f850 2b04 	ldr.w	r2, [r0], #4
 8008f00:	b293      	uxth	r3, r2
 8008f02:	fb06 e303 	mla	r3, r6, r3, lr
 8008f06:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8008f0a:	b29b      	uxth	r3, r3
 8008f0c:	ebaa 0303 	sub.w	r3, sl, r3
 8008f10:	f8dc a000 	ldr.w	sl, [ip]
 8008f14:	0c12      	lsrs	r2, r2, #16
 8008f16:	fa13 f38a 	uxtah	r3, r3, sl
 8008f1a:	fb06 e202 	mla	r2, r6, r2, lr
 8008f1e:	9300      	str	r3, [sp, #0]
 8008f20:	9b00      	ldr	r3, [sp, #0]
 8008f22:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8008f26:	b292      	uxth	r2, r2
 8008f28:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8008f2c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008f30:	f8bd 3000 	ldrh.w	r3, [sp]
 8008f34:	4581      	cmp	r9, r0
 8008f36:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008f3a:	f84c 3b04 	str.w	r3, [ip], #4
 8008f3e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8008f42:	d2db      	bcs.n	8008efc <quorem+0x44>
 8008f44:	f855 300b 	ldr.w	r3, [r5, fp]
 8008f48:	b92b      	cbnz	r3, 8008f56 <quorem+0x9e>
 8008f4a:	9b01      	ldr	r3, [sp, #4]
 8008f4c:	3b04      	subs	r3, #4
 8008f4e:	429d      	cmp	r5, r3
 8008f50:	461a      	mov	r2, r3
 8008f52:	d32e      	bcc.n	8008fb2 <quorem+0xfa>
 8008f54:	613c      	str	r4, [r7, #16]
 8008f56:	4638      	mov	r0, r7
 8008f58:	f001 fc82 	bl	800a860 <__mcmp>
 8008f5c:	2800      	cmp	r0, #0
 8008f5e:	db24      	blt.n	8008faa <quorem+0xf2>
 8008f60:	3601      	adds	r6, #1
 8008f62:	4628      	mov	r0, r5
 8008f64:	f04f 0c00 	mov.w	ip, #0
 8008f68:	f858 2b04 	ldr.w	r2, [r8], #4
 8008f6c:	f8d0 e000 	ldr.w	lr, [r0]
 8008f70:	b293      	uxth	r3, r2
 8008f72:	ebac 0303 	sub.w	r3, ip, r3
 8008f76:	0c12      	lsrs	r2, r2, #16
 8008f78:	fa13 f38e 	uxtah	r3, r3, lr
 8008f7c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8008f80:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8008f84:	b29b      	uxth	r3, r3
 8008f86:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008f8a:	45c1      	cmp	r9, r8
 8008f8c:	f840 3b04 	str.w	r3, [r0], #4
 8008f90:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8008f94:	d2e8      	bcs.n	8008f68 <quorem+0xb0>
 8008f96:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8008f9a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8008f9e:	b922      	cbnz	r2, 8008faa <quorem+0xf2>
 8008fa0:	3b04      	subs	r3, #4
 8008fa2:	429d      	cmp	r5, r3
 8008fa4:	461a      	mov	r2, r3
 8008fa6:	d30a      	bcc.n	8008fbe <quorem+0x106>
 8008fa8:	613c      	str	r4, [r7, #16]
 8008faa:	4630      	mov	r0, r6
 8008fac:	b003      	add	sp, #12
 8008fae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008fb2:	6812      	ldr	r2, [r2, #0]
 8008fb4:	3b04      	subs	r3, #4
 8008fb6:	2a00      	cmp	r2, #0
 8008fb8:	d1cc      	bne.n	8008f54 <quorem+0x9c>
 8008fba:	3c01      	subs	r4, #1
 8008fbc:	e7c7      	b.n	8008f4e <quorem+0x96>
 8008fbe:	6812      	ldr	r2, [r2, #0]
 8008fc0:	3b04      	subs	r3, #4
 8008fc2:	2a00      	cmp	r2, #0
 8008fc4:	d1f0      	bne.n	8008fa8 <quorem+0xf0>
 8008fc6:	3c01      	subs	r4, #1
 8008fc8:	e7eb      	b.n	8008fa2 <quorem+0xea>
 8008fca:	2000      	movs	r0, #0
 8008fcc:	e7ee      	b.n	8008fac <quorem+0xf4>
	...

08008fd0 <_dtoa_r>:
 8008fd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008fd4:	ed2d 8b04 	vpush	{d8-d9}
 8008fd8:	ec57 6b10 	vmov	r6, r7, d0
 8008fdc:	b093      	sub	sp, #76	; 0x4c
 8008fde:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8008fe0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8008fe4:	9106      	str	r1, [sp, #24]
 8008fe6:	ee10 aa10 	vmov	sl, s0
 8008fea:	4604      	mov	r4, r0
 8008fec:	9209      	str	r2, [sp, #36]	; 0x24
 8008fee:	930c      	str	r3, [sp, #48]	; 0x30
 8008ff0:	46bb      	mov	fp, r7
 8008ff2:	b975      	cbnz	r5, 8009012 <_dtoa_r+0x42>
 8008ff4:	2010      	movs	r0, #16
 8008ff6:	f001 f94d 	bl	800a294 <malloc>
 8008ffa:	4602      	mov	r2, r0
 8008ffc:	6260      	str	r0, [r4, #36]	; 0x24
 8008ffe:	b920      	cbnz	r0, 800900a <_dtoa_r+0x3a>
 8009000:	4ba7      	ldr	r3, [pc, #668]	; (80092a0 <_dtoa_r+0x2d0>)
 8009002:	21ea      	movs	r1, #234	; 0xea
 8009004:	48a7      	ldr	r0, [pc, #668]	; (80092a4 <_dtoa_r+0x2d4>)
 8009006:	f002 f8b3 	bl	800b170 <__assert_func>
 800900a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800900e:	6005      	str	r5, [r0, #0]
 8009010:	60c5      	str	r5, [r0, #12]
 8009012:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8009014:	6819      	ldr	r1, [r3, #0]
 8009016:	b151      	cbz	r1, 800902e <_dtoa_r+0x5e>
 8009018:	685a      	ldr	r2, [r3, #4]
 800901a:	604a      	str	r2, [r1, #4]
 800901c:	2301      	movs	r3, #1
 800901e:	4093      	lsls	r3, r2
 8009020:	608b      	str	r3, [r1, #8]
 8009022:	4620      	mov	r0, r4
 8009024:	f001 f990 	bl	800a348 <_Bfree>
 8009028:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800902a:	2200      	movs	r2, #0
 800902c:	601a      	str	r2, [r3, #0]
 800902e:	1e3b      	subs	r3, r7, #0
 8009030:	bfaa      	itet	ge
 8009032:	2300      	movge	r3, #0
 8009034:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8009038:	f8c8 3000 	strge.w	r3, [r8]
 800903c:	4b9a      	ldr	r3, [pc, #616]	; (80092a8 <_dtoa_r+0x2d8>)
 800903e:	bfbc      	itt	lt
 8009040:	2201      	movlt	r2, #1
 8009042:	f8c8 2000 	strlt.w	r2, [r8]
 8009046:	ea33 030b 	bics.w	r3, r3, fp
 800904a:	d11b      	bne.n	8009084 <_dtoa_r+0xb4>
 800904c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800904e:	f242 730f 	movw	r3, #9999	; 0x270f
 8009052:	6013      	str	r3, [r2, #0]
 8009054:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8009058:	4333      	orrs	r3, r6
 800905a:	f000 8592 	beq.w	8009b82 <_dtoa_r+0xbb2>
 800905e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009060:	b963      	cbnz	r3, 800907c <_dtoa_r+0xac>
 8009062:	4b92      	ldr	r3, [pc, #584]	; (80092ac <_dtoa_r+0x2dc>)
 8009064:	e022      	b.n	80090ac <_dtoa_r+0xdc>
 8009066:	4b92      	ldr	r3, [pc, #584]	; (80092b0 <_dtoa_r+0x2e0>)
 8009068:	9301      	str	r3, [sp, #4]
 800906a:	3308      	adds	r3, #8
 800906c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800906e:	6013      	str	r3, [r2, #0]
 8009070:	9801      	ldr	r0, [sp, #4]
 8009072:	b013      	add	sp, #76	; 0x4c
 8009074:	ecbd 8b04 	vpop	{d8-d9}
 8009078:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800907c:	4b8b      	ldr	r3, [pc, #556]	; (80092ac <_dtoa_r+0x2dc>)
 800907e:	9301      	str	r3, [sp, #4]
 8009080:	3303      	adds	r3, #3
 8009082:	e7f3      	b.n	800906c <_dtoa_r+0x9c>
 8009084:	2200      	movs	r2, #0
 8009086:	2300      	movs	r3, #0
 8009088:	4650      	mov	r0, sl
 800908a:	4659      	mov	r1, fp
 800908c:	f7f7 fe84 	bl	8000d98 <__aeabi_dcmpeq>
 8009090:	ec4b ab19 	vmov	d9, sl, fp
 8009094:	4680      	mov	r8, r0
 8009096:	b158      	cbz	r0, 80090b0 <_dtoa_r+0xe0>
 8009098:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800909a:	2301      	movs	r3, #1
 800909c:	6013      	str	r3, [r2, #0]
 800909e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80090a0:	2b00      	cmp	r3, #0
 80090a2:	f000 856b 	beq.w	8009b7c <_dtoa_r+0xbac>
 80090a6:	4883      	ldr	r0, [pc, #524]	; (80092b4 <_dtoa_r+0x2e4>)
 80090a8:	6018      	str	r0, [r3, #0]
 80090aa:	1e43      	subs	r3, r0, #1
 80090ac:	9301      	str	r3, [sp, #4]
 80090ae:	e7df      	b.n	8009070 <_dtoa_r+0xa0>
 80090b0:	ec4b ab10 	vmov	d0, sl, fp
 80090b4:	aa10      	add	r2, sp, #64	; 0x40
 80090b6:	a911      	add	r1, sp, #68	; 0x44
 80090b8:	4620      	mov	r0, r4
 80090ba:	f001 fcf3 	bl	800aaa4 <__d2b>
 80090be:	f3cb 550a 	ubfx	r5, fp, #20, #11
 80090c2:	ee08 0a10 	vmov	s16, r0
 80090c6:	2d00      	cmp	r5, #0
 80090c8:	f000 8084 	beq.w	80091d4 <_dtoa_r+0x204>
 80090cc:	ee19 3a90 	vmov	r3, s19
 80090d0:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80090d4:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80090d8:	4656      	mov	r6, sl
 80090da:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80090de:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80090e2:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 80090e6:	4b74      	ldr	r3, [pc, #464]	; (80092b8 <_dtoa_r+0x2e8>)
 80090e8:	2200      	movs	r2, #0
 80090ea:	4630      	mov	r0, r6
 80090ec:	4639      	mov	r1, r7
 80090ee:	f7f7 fa33 	bl	8000558 <__aeabi_dsub>
 80090f2:	a365      	add	r3, pc, #404	; (adr r3, 8009288 <_dtoa_r+0x2b8>)
 80090f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80090f8:	f7f7 fbe6 	bl	80008c8 <__aeabi_dmul>
 80090fc:	a364      	add	r3, pc, #400	; (adr r3, 8009290 <_dtoa_r+0x2c0>)
 80090fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009102:	f7f7 fa2b 	bl	800055c <__adddf3>
 8009106:	4606      	mov	r6, r0
 8009108:	4628      	mov	r0, r5
 800910a:	460f      	mov	r7, r1
 800910c:	f7f7 fb72 	bl	80007f4 <__aeabi_i2d>
 8009110:	a361      	add	r3, pc, #388	; (adr r3, 8009298 <_dtoa_r+0x2c8>)
 8009112:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009116:	f7f7 fbd7 	bl	80008c8 <__aeabi_dmul>
 800911a:	4602      	mov	r2, r0
 800911c:	460b      	mov	r3, r1
 800911e:	4630      	mov	r0, r6
 8009120:	4639      	mov	r1, r7
 8009122:	f7f7 fa1b 	bl	800055c <__adddf3>
 8009126:	4606      	mov	r6, r0
 8009128:	460f      	mov	r7, r1
 800912a:	f7f7 fe7d 	bl	8000e28 <__aeabi_d2iz>
 800912e:	2200      	movs	r2, #0
 8009130:	9000      	str	r0, [sp, #0]
 8009132:	2300      	movs	r3, #0
 8009134:	4630      	mov	r0, r6
 8009136:	4639      	mov	r1, r7
 8009138:	f7f7 fe38 	bl	8000dac <__aeabi_dcmplt>
 800913c:	b150      	cbz	r0, 8009154 <_dtoa_r+0x184>
 800913e:	9800      	ldr	r0, [sp, #0]
 8009140:	f7f7 fb58 	bl	80007f4 <__aeabi_i2d>
 8009144:	4632      	mov	r2, r6
 8009146:	463b      	mov	r3, r7
 8009148:	f7f7 fe26 	bl	8000d98 <__aeabi_dcmpeq>
 800914c:	b910      	cbnz	r0, 8009154 <_dtoa_r+0x184>
 800914e:	9b00      	ldr	r3, [sp, #0]
 8009150:	3b01      	subs	r3, #1
 8009152:	9300      	str	r3, [sp, #0]
 8009154:	9b00      	ldr	r3, [sp, #0]
 8009156:	2b16      	cmp	r3, #22
 8009158:	d85a      	bhi.n	8009210 <_dtoa_r+0x240>
 800915a:	9a00      	ldr	r2, [sp, #0]
 800915c:	4b57      	ldr	r3, [pc, #348]	; (80092bc <_dtoa_r+0x2ec>)
 800915e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009162:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009166:	ec51 0b19 	vmov	r0, r1, d9
 800916a:	f7f7 fe1f 	bl	8000dac <__aeabi_dcmplt>
 800916e:	2800      	cmp	r0, #0
 8009170:	d050      	beq.n	8009214 <_dtoa_r+0x244>
 8009172:	9b00      	ldr	r3, [sp, #0]
 8009174:	3b01      	subs	r3, #1
 8009176:	9300      	str	r3, [sp, #0]
 8009178:	2300      	movs	r3, #0
 800917a:	930b      	str	r3, [sp, #44]	; 0x2c
 800917c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800917e:	1b5d      	subs	r5, r3, r5
 8009180:	1e6b      	subs	r3, r5, #1
 8009182:	9305      	str	r3, [sp, #20]
 8009184:	bf45      	ittet	mi
 8009186:	f1c5 0301 	rsbmi	r3, r5, #1
 800918a:	9304      	strmi	r3, [sp, #16]
 800918c:	2300      	movpl	r3, #0
 800918e:	2300      	movmi	r3, #0
 8009190:	bf4c      	ite	mi
 8009192:	9305      	strmi	r3, [sp, #20]
 8009194:	9304      	strpl	r3, [sp, #16]
 8009196:	9b00      	ldr	r3, [sp, #0]
 8009198:	2b00      	cmp	r3, #0
 800919a:	db3d      	blt.n	8009218 <_dtoa_r+0x248>
 800919c:	9b05      	ldr	r3, [sp, #20]
 800919e:	9a00      	ldr	r2, [sp, #0]
 80091a0:	920a      	str	r2, [sp, #40]	; 0x28
 80091a2:	4413      	add	r3, r2
 80091a4:	9305      	str	r3, [sp, #20]
 80091a6:	2300      	movs	r3, #0
 80091a8:	9307      	str	r3, [sp, #28]
 80091aa:	9b06      	ldr	r3, [sp, #24]
 80091ac:	2b09      	cmp	r3, #9
 80091ae:	f200 8089 	bhi.w	80092c4 <_dtoa_r+0x2f4>
 80091b2:	2b05      	cmp	r3, #5
 80091b4:	bfc4      	itt	gt
 80091b6:	3b04      	subgt	r3, #4
 80091b8:	9306      	strgt	r3, [sp, #24]
 80091ba:	9b06      	ldr	r3, [sp, #24]
 80091bc:	f1a3 0302 	sub.w	r3, r3, #2
 80091c0:	bfcc      	ite	gt
 80091c2:	2500      	movgt	r5, #0
 80091c4:	2501      	movle	r5, #1
 80091c6:	2b03      	cmp	r3, #3
 80091c8:	f200 8087 	bhi.w	80092da <_dtoa_r+0x30a>
 80091cc:	e8df f003 	tbb	[pc, r3]
 80091d0:	59383a2d 	.word	0x59383a2d
 80091d4:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80091d8:	441d      	add	r5, r3
 80091da:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80091de:	2b20      	cmp	r3, #32
 80091e0:	bfc1      	itttt	gt
 80091e2:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80091e6:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80091ea:	fa0b f303 	lslgt.w	r3, fp, r3
 80091ee:	fa26 f000 	lsrgt.w	r0, r6, r0
 80091f2:	bfda      	itte	le
 80091f4:	f1c3 0320 	rsble	r3, r3, #32
 80091f8:	fa06 f003 	lslle.w	r0, r6, r3
 80091fc:	4318      	orrgt	r0, r3
 80091fe:	f7f7 fae9 	bl	80007d4 <__aeabi_ui2d>
 8009202:	2301      	movs	r3, #1
 8009204:	4606      	mov	r6, r0
 8009206:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800920a:	3d01      	subs	r5, #1
 800920c:	930e      	str	r3, [sp, #56]	; 0x38
 800920e:	e76a      	b.n	80090e6 <_dtoa_r+0x116>
 8009210:	2301      	movs	r3, #1
 8009212:	e7b2      	b.n	800917a <_dtoa_r+0x1aa>
 8009214:	900b      	str	r0, [sp, #44]	; 0x2c
 8009216:	e7b1      	b.n	800917c <_dtoa_r+0x1ac>
 8009218:	9b04      	ldr	r3, [sp, #16]
 800921a:	9a00      	ldr	r2, [sp, #0]
 800921c:	1a9b      	subs	r3, r3, r2
 800921e:	9304      	str	r3, [sp, #16]
 8009220:	4253      	negs	r3, r2
 8009222:	9307      	str	r3, [sp, #28]
 8009224:	2300      	movs	r3, #0
 8009226:	930a      	str	r3, [sp, #40]	; 0x28
 8009228:	e7bf      	b.n	80091aa <_dtoa_r+0x1da>
 800922a:	2300      	movs	r3, #0
 800922c:	9308      	str	r3, [sp, #32]
 800922e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009230:	2b00      	cmp	r3, #0
 8009232:	dc55      	bgt.n	80092e0 <_dtoa_r+0x310>
 8009234:	2301      	movs	r3, #1
 8009236:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800923a:	461a      	mov	r2, r3
 800923c:	9209      	str	r2, [sp, #36]	; 0x24
 800923e:	e00c      	b.n	800925a <_dtoa_r+0x28a>
 8009240:	2301      	movs	r3, #1
 8009242:	e7f3      	b.n	800922c <_dtoa_r+0x25c>
 8009244:	2300      	movs	r3, #0
 8009246:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8009248:	9308      	str	r3, [sp, #32]
 800924a:	9b00      	ldr	r3, [sp, #0]
 800924c:	4413      	add	r3, r2
 800924e:	9302      	str	r3, [sp, #8]
 8009250:	3301      	adds	r3, #1
 8009252:	2b01      	cmp	r3, #1
 8009254:	9303      	str	r3, [sp, #12]
 8009256:	bfb8      	it	lt
 8009258:	2301      	movlt	r3, #1
 800925a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800925c:	2200      	movs	r2, #0
 800925e:	6042      	str	r2, [r0, #4]
 8009260:	2204      	movs	r2, #4
 8009262:	f102 0614 	add.w	r6, r2, #20
 8009266:	429e      	cmp	r6, r3
 8009268:	6841      	ldr	r1, [r0, #4]
 800926a:	d93d      	bls.n	80092e8 <_dtoa_r+0x318>
 800926c:	4620      	mov	r0, r4
 800926e:	f001 f82b 	bl	800a2c8 <_Balloc>
 8009272:	9001      	str	r0, [sp, #4]
 8009274:	2800      	cmp	r0, #0
 8009276:	d13b      	bne.n	80092f0 <_dtoa_r+0x320>
 8009278:	4b11      	ldr	r3, [pc, #68]	; (80092c0 <_dtoa_r+0x2f0>)
 800927a:	4602      	mov	r2, r0
 800927c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8009280:	e6c0      	b.n	8009004 <_dtoa_r+0x34>
 8009282:	2301      	movs	r3, #1
 8009284:	e7df      	b.n	8009246 <_dtoa_r+0x276>
 8009286:	bf00      	nop
 8009288:	636f4361 	.word	0x636f4361
 800928c:	3fd287a7 	.word	0x3fd287a7
 8009290:	8b60c8b3 	.word	0x8b60c8b3
 8009294:	3fc68a28 	.word	0x3fc68a28
 8009298:	509f79fb 	.word	0x509f79fb
 800929c:	3fd34413 	.word	0x3fd34413
 80092a0:	0800c1de 	.word	0x0800c1de
 80092a4:	0800c1f5 	.word	0x0800c1f5
 80092a8:	7ff00000 	.word	0x7ff00000
 80092ac:	0800c1da 	.word	0x0800c1da
 80092b0:	0800c1d1 	.word	0x0800c1d1
 80092b4:	0800c05d 	.word	0x0800c05d
 80092b8:	3ff80000 	.word	0x3ff80000
 80092bc:	0800c360 	.word	0x0800c360
 80092c0:	0800c250 	.word	0x0800c250
 80092c4:	2501      	movs	r5, #1
 80092c6:	2300      	movs	r3, #0
 80092c8:	9306      	str	r3, [sp, #24]
 80092ca:	9508      	str	r5, [sp, #32]
 80092cc:	f04f 33ff 	mov.w	r3, #4294967295
 80092d0:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80092d4:	2200      	movs	r2, #0
 80092d6:	2312      	movs	r3, #18
 80092d8:	e7b0      	b.n	800923c <_dtoa_r+0x26c>
 80092da:	2301      	movs	r3, #1
 80092dc:	9308      	str	r3, [sp, #32]
 80092de:	e7f5      	b.n	80092cc <_dtoa_r+0x2fc>
 80092e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80092e2:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80092e6:	e7b8      	b.n	800925a <_dtoa_r+0x28a>
 80092e8:	3101      	adds	r1, #1
 80092ea:	6041      	str	r1, [r0, #4]
 80092ec:	0052      	lsls	r2, r2, #1
 80092ee:	e7b8      	b.n	8009262 <_dtoa_r+0x292>
 80092f0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80092f2:	9a01      	ldr	r2, [sp, #4]
 80092f4:	601a      	str	r2, [r3, #0]
 80092f6:	9b03      	ldr	r3, [sp, #12]
 80092f8:	2b0e      	cmp	r3, #14
 80092fa:	f200 809d 	bhi.w	8009438 <_dtoa_r+0x468>
 80092fe:	2d00      	cmp	r5, #0
 8009300:	f000 809a 	beq.w	8009438 <_dtoa_r+0x468>
 8009304:	9b00      	ldr	r3, [sp, #0]
 8009306:	2b00      	cmp	r3, #0
 8009308:	dd32      	ble.n	8009370 <_dtoa_r+0x3a0>
 800930a:	4ab7      	ldr	r2, [pc, #732]	; (80095e8 <_dtoa_r+0x618>)
 800930c:	f003 030f 	and.w	r3, r3, #15
 8009310:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8009314:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009318:	9b00      	ldr	r3, [sp, #0]
 800931a:	05d8      	lsls	r0, r3, #23
 800931c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8009320:	d516      	bpl.n	8009350 <_dtoa_r+0x380>
 8009322:	4bb2      	ldr	r3, [pc, #712]	; (80095ec <_dtoa_r+0x61c>)
 8009324:	ec51 0b19 	vmov	r0, r1, d9
 8009328:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800932c:	f7f7 fbf6 	bl	8000b1c <__aeabi_ddiv>
 8009330:	f007 070f 	and.w	r7, r7, #15
 8009334:	4682      	mov	sl, r0
 8009336:	468b      	mov	fp, r1
 8009338:	2503      	movs	r5, #3
 800933a:	4eac      	ldr	r6, [pc, #688]	; (80095ec <_dtoa_r+0x61c>)
 800933c:	b957      	cbnz	r7, 8009354 <_dtoa_r+0x384>
 800933e:	4642      	mov	r2, r8
 8009340:	464b      	mov	r3, r9
 8009342:	4650      	mov	r0, sl
 8009344:	4659      	mov	r1, fp
 8009346:	f7f7 fbe9 	bl	8000b1c <__aeabi_ddiv>
 800934a:	4682      	mov	sl, r0
 800934c:	468b      	mov	fp, r1
 800934e:	e028      	b.n	80093a2 <_dtoa_r+0x3d2>
 8009350:	2502      	movs	r5, #2
 8009352:	e7f2      	b.n	800933a <_dtoa_r+0x36a>
 8009354:	07f9      	lsls	r1, r7, #31
 8009356:	d508      	bpl.n	800936a <_dtoa_r+0x39a>
 8009358:	4640      	mov	r0, r8
 800935a:	4649      	mov	r1, r9
 800935c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8009360:	f7f7 fab2 	bl	80008c8 <__aeabi_dmul>
 8009364:	3501      	adds	r5, #1
 8009366:	4680      	mov	r8, r0
 8009368:	4689      	mov	r9, r1
 800936a:	107f      	asrs	r7, r7, #1
 800936c:	3608      	adds	r6, #8
 800936e:	e7e5      	b.n	800933c <_dtoa_r+0x36c>
 8009370:	f000 809b 	beq.w	80094aa <_dtoa_r+0x4da>
 8009374:	9b00      	ldr	r3, [sp, #0]
 8009376:	4f9d      	ldr	r7, [pc, #628]	; (80095ec <_dtoa_r+0x61c>)
 8009378:	425e      	negs	r6, r3
 800937a:	4b9b      	ldr	r3, [pc, #620]	; (80095e8 <_dtoa_r+0x618>)
 800937c:	f006 020f 	and.w	r2, r6, #15
 8009380:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8009384:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009388:	ec51 0b19 	vmov	r0, r1, d9
 800938c:	f7f7 fa9c 	bl	80008c8 <__aeabi_dmul>
 8009390:	1136      	asrs	r6, r6, #4
 8009392:	4682      	mov	sl, r0
 8009394:	468b      	mov	fp, r1
 8009396:	2300      	movs	r3, #0
 8009398:	2502      	movs	r5, #2
 800939a:	2e00      	cmp	r6, #0
 800939c:	d17a      	bne.n	8009494 <_dtoa_r+0x4c4>
 800939e:	2b00      	cmp	r3, #0
 80093a0:	d1d3      	bne.n	800934a <_dtoa_r+0x37a>
 80093a2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80093a4:	2b00      	cmp	r3, #0
 80093a6:	f000 8082 	beq.w	80094ae <_dtoa_r+0x4de>
 80093aa:	4b91      	ldr	r3, [pc, #580]	; (80095f0 <_dtoa_r+0x620>)
 80093ac:	2200      	movs	r2, #0
 80093ae:	4650      	mov	r0, sl
 80093b0:	4659      	mov	r1, fp
 80093b2:	f7f7 fcfb 	bl	8000dac <__aeabi_dcmplt>
 80093b6:	2800      	cmp	r0, #0
 80093b8:	d079      	beq.n	80094ae <_dtoa_r+0x4de>
 80093ba:	9b03      	ldr	r3, [sp, #12]
 80093bc:	2b00      	cmp	r3, #0
 80093be:	d076      	beq.n	80094ae <_dtoa_r+0x4de>
 80093c0:	9b02      	ldr	r3, [sp, #8]
 80093c2:	2b00      	cmp	r3, #0
 80093c4:	dd36      	ble.n	8009434 <_dtoa_r+0x464>
 80093c6:	9b00      	ldr	r3, [sp, #0]
 80093c8:	4650      	mov	r0, sl
 80093ca:	4659      	mov	r1, fp
 80093cc:	1e5f      	subs	r7, r3, #1
 80093ce:	2200      	movs	r2, #0
 80093d0:	4b88      	ldr	r3, [pc, #544]	; (80095f4 <_dtoa_r+0x624>)
 80093d2:	f7f7 fa79 	bl	80008c8 <__aeabi_dmul>
 80093d6:	9e02      	ldr	r6, [sp, #8]
 80093d8:	4682      	mov	sl, r0
 80093da:	468b      	mov	fp, r1
 80093dc:	3501      	adds	r5, #1
 80093de:	4628      	mov	r0, r5
 80093e0:	f7f7 fa08 	bl	80007f4 <__aeabi_i2d>
 80093e4:	4652      	mov	r2, sl
 80093e6:	465b      	mov	r3, fp
 80093e8:	f7f7 fa6e 	bl	80008c8 <__aeabi_dmul>
 80093ec:	4b82      	ldr	r3, [pc, #520]	; (80095f8 <_dtoa_r+0x628>)
 80093ee:	2200      	movs	r2, #0
 80093f0:	f7f7 f8b4 	bl	800055c <__adddf3>
 80093f4:	46d0      	mov	r8, sl
 80093f6:	46d9      	mov	r9, fp
 80093f8:	4682      	mov	sl, r0
 80093fa:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 80093fe:	2e00      	cmp	r6, #0
 8009400:	d158      	bne.n	80094b4 <_dtoa_r+0x4e4>
 8009402:	4b7e      	ldr	r3, [pc, #504]	; (80095fc <_dtoa_r+0x62c>)
 8009404:	2200      	movs	r2, #0
 8009406:	4640      	mov	r0, r8
 8009408:	4649      	mov	r1, r9
 800940a:	f7f7 f8a5 	bl	8000558 <__aeabi_dsub>
 800940e:	4652      	mov	r2, sl
 8009410:	465b      	mov	r3, fp
 8009412:	4680      	mov	r8, r0
 8009414:	4689      	mov	r9, r1
 8009416:	f7f7 fce7 	bl	8000de8 <__aeabi_dcmpgt>
 800941a:	2800      	cmp	r0, #0
 800941c:	f040 8295 	bne.w	800994a <_dtoa_r+0x97a>
 8009420:	4652      	mov	r2, sl
 8009422:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8009426:	4640      	mov	r0, r8
 8009428:	4649      	mov	r1, r9
 800942a:	f7f7 fcbf 	bl	8000dac <__aeabi_dcmplt>
 800942e:	2800      	cmp	r0, #0
 8009430:	f040 8289 	bne.w	8009946 <_dtoa_r+0x976>
 8009434:	ec5b ab19 	vmov	sl, fp, d9
 8009438:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800943a:	2b00      	cmp	r3, #0
 800943c:	f2c0 8148 	blt.w	80096d0 <_dtoa_r+0x700>
 8009440:	9a00      	ldr	r2, [sp, #0]
 8009442:	2a0e      	cmp	r2, #14
 8009444:	f300 8144 	bgt.w	80096d0 <_dtoa_r+0x700>
 8009448:	4b67      	ldr	r3, [pc, #412]	; (80095e8 <_dtoa_r+0x618>)
 800944a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800944e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8009452:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009454:	2b00      	cmp	r3, #0
 8009456:	f280 80d5 	bge.w	8009604 <_dtoa_r+0x634>
 800945a:	9b03      	ldr	r3, [sp, #12]
 800945c:	2b00      	cmp	r3, #0
 800945e:	f300 80d1 	bgt.w	8009604 <_dtoa_r+0x634>
 8009462:	f040 826f 	bne.w	8009944 <_dtoa_r+0x974>
 8009466:	4b65      	ldr	r3, [pc, #404]	; (80095fc <_dtoa_r+0x62c>)
 8009468:	2200      	movs	r2, #0
 800946a:	4640      	mov	r0, r8
 800946c:	4649      	mov	r1, r9
 800946e:	f7f7 fa2b 	bl	80008c8 <__aeabi_dmul>
 8009472:	4652      	mov	r2, sl
 8009474:	465b      	mov	r3, fp
 8009476:	f7f7 fcad 	bl	8000dd4 <__aeabi_dcmpge>
 800947a:	9e03      	ldr	r6, [sp, #12]
 800947c:	4637      	mov	r7, r6
 800947e:	2800      	cmp	r0, #0
 8009480:	f040 8245 	bne.w	800990e <_dtoa_r+0x93e>
 8009484:	9d01      	ldr	r5, [sp, #4]
 8009486:	2331      	movs	r3, #49	; 0x31
 8009488:	f805 3b01 	strb.w	r3, [r5], #1
 800948c:	9b00      	ldr	r3, [sp, #0]
 800948e:	3301      	adds	r3, #1
 8009490:	9300      	str	r3, [sp, #0]
 8009492:	e240      	b.n	8009916 <_dtoa_r+0x946>
 8009494:	07f2      	lsls	r2, r6, #31
 8009496:	d505      	bpl.n	80094a4 <_dtoa_r+0x4d4>
 8009498:	e9d7 2300 	ldrd	r2, r3, [r7]
 800949c:	f7f7 fa14 	bl	80008c8 <__aeabi_dmul>
 80094a0:	3501      	adds	r5, #1
 80094a2:	2301      	movs	r3, #1
 80094a4:	1076      	asrs	r6, r6, #1
 80094a6:	3708      	adds	r7, #8
 80094a8:	e777      	b.n	800939a <_dtoa_r+0x3ca>
 80094aa:	2502      	movs	r5, #2
 80094ac:	e779      	b.n	80093a2 <_dtoa_r+0x3d2>
 80094ae:	9f00      	ldr	r7, [sp, #0]
 80094b0:	9e03      	ldr	r6, [sp, #12]
 80094b2:	e794      	b.n	80093de <_dtoa_r+0x40e>
 80094b4:	9901      	ldr	r1, [sp, #4]
 80094b6:	4b4c      	ldr	r3, [pc, #304]	; (80095e8 <_dtoa_r+0x618>)
 80094b8:	4431      	add	r1, r6
 80094ba:	910d      	str	r1, [sp, #52]	; 0x34
 80094bc:	9908      	ldr	r1, [sp, #32]
 80094be:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 80094c2:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80094c6:	2900      	cmp	r1, #0
 80094c8:	d043      	beq.n	8009552 <_dtoa_r+0x582>
 80094ca:	494d      	ldr	r1, [pc, #308]	; (8009600 <_dtoa_r+0x630>)
 80094cc:	2000      	movs	r0, #0
 80094ce:	f7f7 fb25 	bl	8000b1c <__aeabi_ddiv>
 80094d2:	4652      	mov	r2, sl
 80094d4:	465b      	mov	r3, fp
 80094d6:	f7f7 f83f 	bl	8000558 <__aeabi_dsub>
 80094da:	9d01      	ldr	r5, [sp, #4]
 80094dc:	4682      	mov	sl, r0
 80094de:	468b      	mov	fp, r1
 80094e0:	4649      	mov	r1, r9
 80094e2:	4640      	mov	r0, r8
 80094e4:	f7f7 fca0 	bl	8000e28 <__aeabi_d2iz>
 80094e8:	4606      	mov	r6, r0
 80094ea:	f7f7 f983 	bl	80007f4 <__aeabi_i2d>
 80094ee:	4602      	mov	r2, r0
 80094f0:	460b      	mov	r3, r1
 80094f2:	4640      	mov	r0, r8
 80094f4:	4649      	mov	r1, r9
 80094f6:	f7f7 f82f 	bl	8000558 <__aeabi_dsub>
 80094fa:	3630      	adds	r6, #48	; 0x30
 80094fc:	f805 6b01 	strb.w	r6, [r5], #1
 8009500:	4652      	mov	r2, sl
 8009502:	465b      	mov	r3, fp
 8009504:	4680      	mov	r8, r0
 8009506:	4689      	mov	r9, r1
 8009508:	f7f7 fc50 	bl	8000dac <__aeabi_dcmplt>
 800950c:	2800      	cmp	r0, #0
 800950e:	d163      	bne.n	80095d8 <_dtoa_r+0x608>
 8009510:	4642      	mov	r2, r8
 8009512:	464b      	mov	r3, r9
 8009514:	4936      	ldr	r1, [pc, #216]	; (80095f0 <_dtoa_r+0x620>)
 8009516:	2000      	movs	r0, #0
 8009518:	f7f7 f81e 	bl	8000558 <__aeabi_dsub>
 800951c:	4652      	mov	r2, sl
 800951e:	465b      	mov	r3, fp
 8009520:	f7f7 fc44 	bl	8000dac <__aeabi_dcmplt>
 8009524:	2800      	cmp	r0, #0
 8009526:	f040 80b5 	bne.w	8009694 <_dtoa_r+0x6c4>
 800952a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800952c:	429d      	cmp	r5, r3
 800952e:	d081      	beq.n	8009434 <_dtoa_r+0x464>
 8009530:	4b30      	ldr	r3, [pc, #192]	; (80095f4 <_dtoa_r+0x624>)
 8009532:	2200      	movs	r2, #0
 8009534:	4650      	mov	r0, sl
 8009536:	4659      	mov	r1, fp
 8009538:	f7f7 f9c6 	bl	80008c8 <__aeabi_dmul>
 800953c:	4b2d      	ldr	r3, [pc, #180]	; (80095f4 <_dtoa_r+0x624>)
 800953e:	4682      	mov	sl, r0
 8009540:	468b      	mov	fp, r1
 8009542:	4640      	mov	r0, r8
 8009544:	4649      	mov	r1, r9
 8009546:	2200      	movs	r2, #0
 8009548:	f7f7 f9be 	bl	80008c8 <__aeabi_dmul>
 800954c:	4680      	mov	r8, r0
 800954e:	4689      	mov	r9, r1
 8009550:	e7c6      	b.n	80094e0 <_dtoa_r+0x510>
 8009552:	4650      	mov	r0, sl
 8009554:	4659      	mov	r1, fp
 8009556:	f7f7 f9b7 	bl	80008c8 <__aeabi_dmul>
 800955a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800955c:	9d01      	ldr	r5, [sp, #4]
 800955e:	930f      	str	r3, [sp, #60]	; 0x3c
 8009560:	4682      	mov	sl, r0
 8009562:	468b      	mov	fp, r1
 8009564:	4649      	mov	r1, r9
 8009566:	4640      	mov	r0, r8
 8009568:	f7f7 fc5e 	bl	8000e28 <__aeabi_d2iz>
 800956c:	4606      	mov	r6, r0
 800956e:	f7f7 f941 	bl	80007f4 <__aeabi_i2d>
 8009572:	3630      	adds	r6, #48	; 0x30
 8009574:	4602      	mov	r2, r0
 8009576:	460b      	mov	r3, r1
 8009578:	4640      	mov	r0, r8
 800957a:	4649      	mov	r1, r9
 800957c:	f7f6 ffec 	bl	8000558 <__aeabi_dsub>
 8009580:	f805 6b01 	strb.w	r6, [r5], #1
 8009584:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8009586:	429d      	cmp	r5, r3
 8009588:	4680      	mov	r8, r0
 800958a:	4689      	mov	r9, r1
 800958c:	f04f 0200 	mov.w	r2, #0
 8009590:	d124      	bne.n	80095dc <_dtoa_r+0x60c>
 8009592:	4b1b      	ldr	r3, [pc, #108]	; (8009600 <_dtoa_r+0x630>)
 8009594:	4650      	mov	r0, sl
 8009596:	4659      	mov	r1, fp
 8009598:	f7f6 ffe0 	bl	800055c <__adddf3>
 800959c:	4602      	mov	r2, r0
 800959e:	460b      	mov	r3, r1
 80095a0:	4640      	mov	r0, r8
 80095a2:	4649      	mov	r1, r9
 80095a4:	f7f7 fc20 	bl	8000de8 <__aeabi_dcmpgt>
 80095a8:	2800      	cmp	r0, #0
 80095aa:	d173      	bne.n	8009694 <_dtoa_r+0x6c4>
 80095ac:	4652      	mov	r2, sl
 80095ae:	465b      	mov	r3, fp
 80095b0:	4913      	ldr	r1, [pc, #76]	; (8009600 <_dtoa_r+0x630>)
 80095b2:	2000      	movs	r0, #0
 80095b4:	f7f6 ffd0 	bl	8000558 <__aeabi_dsub>
 80095b8:	4602      	mov	r2, r0
 80095ba:	460b      	mov	r3, r1
 80095bc:	4640      	mov	r0, r8
 80095be:	4649      	mov	r1, r9
 80095c0:	f7f7 fbf4 	bl	8000dac <__aeabi_dcmplt>
 80095c4:	2800      	cmp	r0, #0
 80095c6:	f43f af35 	beq.w	8009434 <_dtoa_r+0x464>
 80095ca:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 80095cc:	1e6b      	subs	r3, r5, #1
 80095ce:	930f      	str	r3, [sp, #60]	; 0x3c
 80095d0:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80095d4:	2b30      	cmp	r3, #48	; 0x30
 80095d6:	d0f8      	beq.n	80095ca <_dtoa_r+0x5fa>
 80095d8:	9700      	str	r7, [sp, #0]
 80095da:	e049      	b.n	8009670 <_dtoa_r+0x6a0>
 80095dc:	4b05      	ldr	r3, [pc, #20]	; (80095f4 <_dtoa_r+0x624>)
 80095de:	f7f7 f973 	bl	80008c8 <__aeabi_dmul>
 80095e2:	4680      	mov	r8, r0
 80095e4:	4689      	mov	r9, r1
 80095e6:	e7bd      	b.n	8009564 <_dtoa_r+0x594>
 80095e8:	0800c360 	.word	0x0800c360
 80095ec:	0800c338 	.word	0x0800c338
 80095f0:	3ff00000 	.word	0x3ff00000
 80095f4:	40240000 	.word	0x40240000
 80095f8:	401c0000 	.word	0x401c0000
 80095fc:	40140000 	.word	0x40140000
 8009600:	3fe00000 	.word	0x3fe00000
 8009604:	9d01      	ldr	r5, [sp, #4]
 8009606:	4656      	mov	r6, sl
 8009608:	465f      	mov	r7, fp
 800960a:	4642      	mov	r2, r8
 800960c:	464b      	mov	r3, r9
 800960e:	4630      	mov	r0, r6
 8009610:	4639      	mov	r1, r7
 8009612:	f7f7 fa83 	bl	8000b1c <__aeabi_ddiv>
 8009616:	f7f7 fc07 	bl	8000e28 <__aeabi_d2iz>
 800961a:	4682      	mov	sl, r0
 800961c:	f7f7 f8ea 	bl	80007f4 <__aeabi_i2d>
 8009620:	4642      	mov	r2, r8
 8009622:	464b      	mov	r3, r9
 8009624:	f7f7 f950 	bl	80008c8 <__aeabi_dmul>
 8009628:	4602      	mov	r2, r0
 800962a:	460b      	mov	r3, r1
 800962c:	4630      	mov	r0, r6
 800962e:	4639      	mov	r1, r7
 8009630:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8009634:	f7f6 ff90 	bl	8000558 <__aeabi_dsub>
 8009638:	f805 6b01 	strb.w	r6, [r5], #1
 800963c:	9e01      	ldr	r6, [sp, #4]
 800963e:	9f03      	ldr	r7, [sp, #12]
 8009640:	1bae      	subs	r6, r5, r6
 8009642:	42b7      	cmp	r7, r6
 8009644:	4602      	mov	r2, r0
 8009646:	460b      	mov	r3, r1
 8009648:	d135      	bne.n	80096b6 <_dtoa_r+0x6e6>
 800964a:	f7f6 ff87 	bl	800055c <__adddf3>
 800964e:	4642      	mov	r2, r8
 8009650:	464b      	mov	r3, r9
 8009652:	4606      	mov	r6, r0
 8009654:	460f      	mov	r7, r1
 8009656:	f7f7 fbc7 	bl	8000de8 <__aeabi_dcmpgt>
 800965a:	b9d0      	cbnz	r0, 8009692 <_dtoa_r+0x6c2>
 800965c:	4642      	mov	r2, r8
 800965e:	464b      	mov	r3, r9
 8009660:	4630      	mov	r0, r6
 8009662:	4639      	mov	r1, r7
 8009664:	f7f7 fb98 	bl	8000d98 <__aeabi_dcmpeq>
 8009668:	b110      	cbz	r0, 8009670 <_dtoa_r+0x6a0>
 800966a:	f01a 0f01 	tst.w	sl, #1
 800966e:	d110      	bne.n	8009692 <_dtoa_r+0x6c2>
 8009670:	4620      	mov	r0, r4
 8009672:	ee18 1a10 	vmov	r1, s16
 8009676:	f000 fe67 	bl	800a348 <_Bfree>
 800967a:	2300      	movs	r3, #0
 800967c:	9800      	ldr	r0, [sp, #0]
 800967e:	702b      	strb	r3, [r5, #0]
 8009680:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8009682:	3001      	adds	r0, #1
 8009684:	6018      	str	r0, [r3, #0]
 8009686:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009688:	2b00      	cmp	r3, #0
 800968a:	f43f acf1 	beq.w	8009070 <_dtoa_r+0xa0>
 800968e:	601d      	str	r5, [r3, #0]
 8009690:	e4ee      	b.n	8009070 <_dtoa_r+0xa0>
 8009692:	9f00      	ldr	r7, [sp, #0]
 8009694:	462b      	mov	r3, r5
 8009696:	461d      	mov	r5, r3
 8009698:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800969c:	2a39      	cmp	r2, #57	; 0x39
 800969e:	d106      	bne.n	80096ae <_dtoa_r+0x6de>
 80096a0:	9a01      	ldr	r2, [sp, #4]
 80096a2:	429a      	cmp	r2, r3
 80096a4:	d1f7      	bne.n	8009696 <_dtoa_r+0x6c6>
 80096a6:	9901      	ldr	r1, [sp, #4]
 80096a8:	2230      	movs	r2, #48	; 0x30
 80096aa:	3701      	adds	r7, #1
 80096ac:	700a      	strb	r2, [r1, #0]
 80096ae:	781a      	ldrb	r2, [r3, #0]
 80096b0:	3201      	adds	r2, #1
 80096b2:	701a      	strb	r2, [r3, #0]
 80096b4:	e790      	b.n	80095d8 <_dtoa_r+0x608>
 80096b6:	4ba6      	ldr	r3, [pc, #664]	; (8009950 <_dtoa_r+0x980>)
 80096b8:	2200      	movs	r2, #0
 80096ba:	f7f7 f905 	bl	80008c8 <__aeabi_dmul>
 80096be:	2200      	movs	r2, #0
 80096c0:	2300      	movs	r3, #0
 80096c2:	4606      	mov	r6, r0
 80096c4:	460f      	mov	r7, r1
 80096c6:	f7f7 fb67 	bl	8000d98 <__aeabi_dcmpeq>
 80096ca:	2800      	cmp	r0, #0
 80096cc:	d09d      	beq.n	800960a <_dtoa_r+0x63a>
 80096ce:	e7cf      	b.n	8009670 <_dtoa_r+0x6a0>
 80096d0:	9a08      	ldr	r2, [sp, #32]
 80096d2:	2a00      	cmp	r2, #0
 80096d4:	f000 80d7 	beq.w	8009886 <_dtoa_r+0x8b6>
 80096d8:	9a06      	ldr	r2, [sp, #24]
 80096da:	2a01      	cmp	r2, #1
 80096dc:	f300 80ba 	bgt.w	8009854 <_dtoa_r+0x884>
 80096e0:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80096e2:	2a00      	cmp	r2, #0
 80096e4:	f000 80b2 	beq.w	800984c <_dtoa_r+0x87c>
 80096e8:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80096ec:	9e07      	ldr	r6, [sp, #28]
 80096ee:	9d04      	ldr	r5, [sp, #16]
 80096f0:	9a04      	ldr	r2, [sp, #16]
 80096f2:	441a      	add	r2, r3
 80096f4:	9204      	str	r2, [sp, #16]
 80096f6:	9a05      	ldr	r2, [sp, #20]
 80096f8:	2101      	movs	r1, #1
 80096fa:	441a      	add	r2, r3
 80096fc:	4620      	mov	r0, r4
 80096fe:	9205      	str	r2, [sp, #20]
 8009700:	f000 ff24 	bl	800a54c <__i2b>
 8009704:	4607      	mov	r7, r0
 8009706:	2d00      	cmp	r5, #0
 8009708:	dd0c      	ble.n	8009724 <_dtoa_r+0x754>
 800970a:	9b05      	ldr	r3, [sp, #20]
 800970c:	2b00      	cmp	r3, #0
 800970e:	dd09      	ble.n	8009724 <_dtoa_r+0x754>
 8009710:	42ab      	cmp	r3, r5
 8009712:	9a04      	ldr	r2, [sp, #16]
 8009714:	bfa8      	it	ge
 8009716:	462b      	movge	r3, r5
 8009718:	1ad2      	subs	r2, r2, r3
 800971a:	9204      	str	r2, [sp, #16]
 800971c:	9a05      	ldr	r2, [sp, #20]
 800971e:	1aed      	subs	r5, r5, r3
 8009720:	1ad3      	subs	r3, r2, r3
 8009722:	9305      	str	r3, [sp, #20]
 8009724:	9b07      	ldr	r3, [sp, #28]
 8009726:	b31b      	cbz	r3, 8009770 <_dtoa_r+0x7a0>
 8009728:	9b08      	ldr	r3, [sp, #32]
 800972a:	2b00      	cmp	r3, #0
 800972c:	f000 80af 	beq.w	800988e <_dtoa_r+0x8be>
 8009730:	2e00      	cmp	r6, #0
 8009732:	dd13      	ble.n	800975c <_dtoa_r+0x78c>
 8009734:	4639      	mov	r1, r7
 8009736:	4632      	mov	r2, r6
 8009738:	4620      	mov	r0, r4
 800973a:	f000 ffc7 	bl	800a6cc <__pow5mult>
 800973e:	ee18 2a10 	vmov	r2, s16
 8009742:	4601      	mov	r1, r0
 8009744:	4607      	mov	r7, r0
 8009746:	4620      	mov	r0, r4
 8009748:	f000 ff16 	bl	800a578 <__multiply>
 800974c:	ee18 1a10 	vmov	r1, s16
 8009750:	4680      	mov	r8, r0
 8009752:	4620      	mov	r0, r4
 8009754:	f000 fdf8 	bl	800a348 <_Bfree>
 8009758:	ee08 8a10 	vmov	s16, r8
 800975c:	9b07      	ldr	r3, [sp, #28]
 800975e:	1b9a      	subs	r2, r3, r6
 8009760:	d006      	beq.n	8009770 <_dtoa_r+0x7a0>
 8009762:	ee18 1a10 	vmov	r1, s16
 8009766:	4620      	mov	r0, r4
 8009768:	f000 ffb0 	bl	800a6cc <__pow5mult>
 800976c:	ee08 0a10 	vmov	s16, r0
 8009770:	2101      	movs	r1, #1
 8009772:	4620      	mov	r0, r4
 8009774:	f000 feea 	bl	800a54c <__i2b>
 8009778:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800977a:	2b00      	cmp	r3, #0
 800977c:	4606      	mov	r6, r0
 800977e:	f340 8088 	ble.w	8009892 <_dtoa_r+0x8c2>
 8009782:	461a      	mov	r2, r3
 8009784:	4601      	mov	r1, r0
 8009786:	4620      	mov	r0, r4
 8009788:	f000 ffa0 	bl	800a6cc <__pow5mult>
 800978c:	9b06      	ldr	r3, [sp, #24]
 800978e:	2b01      	cmp	r3, #1
 8009790:	4606      	mov	r6, r0
 8009792:	f340 8081 	ble.w	8009898 <_dtoa_r+0x8c8>
 8009796:	f04f 0800 	mov.w	r8, #0
 800979a:	6933      	ldr	r3, [r6, #16]
 800979c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80097a0:	6918      	ldr	r0, [r3, #16]
 80097a2:	f000 fe83 	bl	800a4ac <__hi0bits>
 80097a6:	f1c0 0020 	rsb	r0, r0, #32
 80097aa:	9b05      	ldr	r3, [sp, #20]
 80097ac:	4418      	add	r0, r3
 80097ae:	f010 001f 	ands.w	r0, r0, #31
 80097b2:	f000 8092 	beq.w	80098da <_dtoa_r+0x90a>
 80097b6:	f1c0 0320 	rsb	r3, r0, #32
 80097ba:	2b04      	cmp	r3, #4
 80097bc:	f340 808a 	ble.w	80098d4 <_dtoa_r+0x904>
 80097c0:	f1c0 001c 	rsb	r0, r0, #28
 80097c4:	9b04      	ldr	r3, [sp, #16]
 80097c6:	4403      	add	r3, r0
 80097c8:	9304      	str	r3, [sp, #16]
 80097ca:	9b05      	ldr	r3, [sp, #20]
 80097cc:	4403      	add	r3, r0
 80097ce:	4405      	add	r5, r0
 80097d0:	9305      	str	r3, [sp, #20]
 80097d2:	9b04      	ldr	r3, [sp, #16]
 80097d4:	2b00      	cmp	r3, #0
 80097d6:	dd07      	ble.n	80097e8 <_dtoa_r+0x818>
 80097d8:	ee18 1a10 	vmov	r1, s16
 80097dc:	461a      	mov	r2, r3
 80097de:	4620      	mov	r0, r4
 80097e0:	f000 ffce 	bl	800a780 <__lshift>
 80097e4:	ee08 0a10 	vmov	s16, r0
 80097e8:	9b05      	ldr	r3, [sp, #20]
 80097ea:	2b00      	cmp	r3, #0
 80097ec:	dd05      	ble.n	80097fa <_dtoa_r+0x82a>
 80097ee:	4631      	mov	r1, r6
 80097f0:	461a      	mov	r2, r3
 80097f2:	4620      	mov	r0, r4
 80097f4:	f000 ffc4 	bl	800a780 <__lshift>
 80097f8:	4606      	mov	r6, r0
 80097fa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80097fc:	2b00      	cmp	r3, #0
 80097fe:	d06e      	beq.n	80098de <_dtoa_r+0x90e>
 8009800:	ee18 0a10 	vmov	r0, s16
 8009804:	4631      	mov	r1, r6
 8009806:	f001 f82b 	bl	800a860 <__mcmp>
 800980a:	2800      	cmp	r0, #0
 800980c:	da67      	bge.n	80098de <_dtoa_r+0x90e>
 800980e:	9b00      	ldr	r3, [sp, #0]
 8009810:	3b01      	subs	r3, #1
 8009812:	ee18 1a10 	vmov	r1, s16
 8009816:	9300      	str	r3, [sp, #0]
 8009818:	220a      	movs	r2, #10
 800981a:	2300      	movs	r3, #0
 800981c:	4620      	mov	r0, r4
 800981e:	f000 fdb5 	bl	800a38c <__multadd>
 8009822:	9b08      	ldr	r3, [sp, #32]
 8009824:	ee08 0a10 	vmov	s16, r0
 8009828:	2b00      	cmp	r3, #0
 800982a:	f000 81b1 	beq.w	8009b90 <_dtoa_r+0xbc0>
 800982e:	2300      	movs	r3, #0
 8009830:	4639      	mov	r1, r7
 8009832:	220a      	movs	r2, #10
 8009834:	4620      	mov	r0, r4
 8009836:	f000 fda9 	bl	800a38c <__multadd>
 800983a:	9b02      	ldr	r3, [sp, #8]
 800983c:	2b00      	cmp	r3, #0
 800983e:	4607      	mov	r7, r0
 8009840:	f300 808e 	bgt.w	8009960 <_dtoa_r+0x990>
 8009844:	9b06      	ldr	r3, [sp, #24]
 8009846:	2b02      	cmp	r3, #2
 8009848:	dc51      	bgt.n	80098ee <_dtoa_r+0x91e>
 800984a:	e089      	b.n	8009960 <_dtoa_r+0x990>
 800984c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800984e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8009852:	e74b      	b.n	80096ec <_dtoa_r+0x71c>
 8009854:	9b03      	ldr	r3, [sp, #12]
 8009856:	1e5e      	subs	r6, r3, #1
 8009858:	9b07      	ldr	r3, [sp, #28]
 800985a:	42b3      	cmp	r3, r6
 800985c:	bfbf      	itttt	lt
 800985e:	9b07      	ldrlt	r3, [sp, #28]
 8009860:	9607      	strlt	r6, [sp, #28]
 8009862:	1af2      	sublt	r2, r6, r3
 8009864:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8009866:	bfb6      	itet	lt
 8009868:	189b      	addlt	r3, r3, r2
 800986a:	1b9e      	subge	r6, r3, r6
 800986c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800986e:	9b03      	ldr	r3, [sp, #12]
 8009870:	bfb8      	it	lt
 8009872:	2600      	movlt	r6, #0
 8009874:	2b00      	cmp	r3, #0
 8009876:	bfb7      	itett	lt
 8009878:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800987c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8009880:	1a9d      	sublt	r5, r3, r2
 8009882:	2300      	movlt	r3, #0
 8009884:	e734      	b.n	80096f0 <_dtoa_r+0x720>
 8009886:	9e07      	ldr	r6, [sp, #28]
 8009888:	9d04      	ldr	r5, [sp, #16]
 800988a:	9f08      	ldr	r7, [sp, #32]
 800988c:	e73b      	b.n	8009706 <_dtoa_r+0x736>
 800988e:	9a07      	ldr	r2, [sp, #28]
 8009890:	e767      	b.n	8009762 <_dtoa_r+0x792>
 8009892:	9b06      	ldr	r3, [sp, #24]
 8009894:	2b01      	cmp	r3, #1
 8009896:	dc18      	bgt.n	80098ca <_dtoa_r+0x8fa>
 8009898:	f1ba 0f00 	cmp.w	sl, #0
 800989c:	d115      	bne.n	80098ca <_dtoa_r+0x8fa>
 800989e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80098a2:	b993      	cbnz	r3, 80098ca <_dtoa_r+0x8fa>
 80098a4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80098a8:	0d1b      	lsrs	r3, r3, #20
 80098aa:	051b      	lsls	r3, r3, #20
 80098ac:	b183      	cbz	r3, 80098d0 <_dtoa_r+0x900>
 80098ae:	9b04      	ldr	r3, [sp, #16]
 80098b0:	3301      	adds	r3, #1
 80098b2:	9304      	str	r3, [sp, #16]
 80098b4:	9b05      	ldr	r3, [sp, #20]
 80098b6:	3301      	adds	r3, #1
 80098b8:	9305      	str	r3, [sp, #20]
 80098ba:	f04f 0801 	mov.w	r8, #1
 80098be:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80098c0:	2b00      	cmp	r3, #0
 80098c2:	f47f af6a 	bne.w	800979a <_dtoa_r+0x7ca>
 80098c6:	2001      	movs	r0, #1
 80098c8:	e76f      	b.n	80097aa <_dtoa_r+0x7da>
 80098ca:	f04f 0800 	mov.w	r8, #0
 80098ce:	e7f6      	b.n	80098be <_dtoa_r+0x8ee>
 80098d0:	4698      	mov	r8, r3
 80098d2:	e7f4      	b.n	80098be <_dtoa_r+0x8ee>
 80098d4:	f43f af7d 	beq.w	80097d2 <_dtoa_r+0x802>
 80098d8:	4618      	mov	r0, r3
 80098da:	301c      	adds	r0, #28
 80098dc:	e772      	b.n	80097c4 <_dtoa_r+0x7f4>
 80098de:	9b03      	ldr	r3, [sp, #12]
 80098e0:	2b00      	cmp	r3, #0
 80098e2:	dc37      	bgt.n	8009954 <_dtoa_r+0x984>
 80098e4:	9b06      	ldr	r3, [sp, #24]
 80098e6:	2b02      	cmp	r3, #2
 80098e8:	dd34      	ble.n	8009954 <_dtoa_r+0x984>
 80098ea:	9b03      	ldr	r3, [sp, #12]
 80098ec:	9302      	str	r3, [sp, #8]
 80098ee:	9b02      	ldr	r3, [sp, #8]
 80098f0:	b96b      	cbnz	r3, 800990e <_dtoa_r+0x93e>
 80098f2:	4631      	mov	r1, r6
 80098f4:	2205      	movs	r2, #5
 80098f6:	4620      	mov	r0, r4
 80098f8:	f000 fd48 	bl	800a38c <__multadd>
 80098fc:	4601      	mov	r1, r0
 80098fe:	4606      	mov	r6, r0
 8009900:	ee18 0a10 	vmov	r0, s16
 8009904:	f000 ffac 	bl	800a860 <__mcmp>
 8009908:	2800      	cmp	r0, #0
 800990a:	f73f adbb 	bgt.w	8009484 <_dtoa_r+0x4b4>
 800990e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8009910:	9d01      	ldr	r5, [sp, #4]
 8009912:	43db      	mvns	r3, r3
 8009914:	9300      	str	r3, [sp, #0]
 8009916:	f04f 0800 	mov.w	r8, #0
 800991a:	4631      	mov	r1, r6
 800991c:	4620      	mov	r0, r4
 800991e:	f000 fd13 	bl	800a348 <_Bfree>
 8009922:	2f00      	cmp	r7, #0
 8009924:	f43f aea4 	beq.w	8009670 <_dtoa_r+0x6a0>
 8009928:	f1b8 0f00 	cmp.w	r8, #0
 800992c:	d005      	beq.n	800993a <_dtoa_r+0x96a>
 800992e:	45b8      	cmp	r8, r7
 8009930:	d003      	beq.n	800993a <_dtoa_r+0x96a>
 8009932:	4641      	mov	r1, r8
 8009934:	4620      	mov	r0, r4
 8009936:	f000 fd07 	bl	800a348 <_Bfree>
 800993a:	4639      	mov	r1, r7
 800993c:	4620      	mov	r0, r4
 800993e:	f000 fd03 	bl	800a348 <_Bfree>
 8009942:	e695      	b.n	8009670 <_dtoa_r+0x6a0>
 8009944:	2600      	movs	r6, #0
 8009946:	4637      	mov	r7, r6
 8009948:	e7e1      	b.n	800990e <_dtoa_r+0x93e>
 800994a:	9700      	str	r7, [sp, #0]
 800994c:	4637      	mov	r7, r6
 800994e:	e599      	b.n	8009484 <_dtoa_r+0x4b4>
 8009950:	40240000 	.word	0x40240000
 8009954:	9b08      	ldr	r3, [sp, #32]
 8009956:	2b00      	cmp	r3, #0
 8009958:	f000 80ca 	beq.w	8009af0 <_dtoa_r+0xb20>
 800995c:	9b03      	ldr	r3, [sp, #12]
 800995e:	9302      	str	r3, [sp, #8]
 8009960:	2d00      	cmp	r5, #0
 8009962:	dd05      	ble.n	8009970 <_dtoa_r+0x9a0>
 8009964:	4639      	mov	r1, r7
 8009966:	462a      	mov	r2, r5
 8009968:	4620      	mov	r0, r4
 800996a:	f000 ff09 	bl	800a780 <__lshift>
 800996e:	4607      	mov	r7, r0
 8009970:	f1b8 0f00 	cmp.w	r8, #0
 8009974:	d05b      	beq.n	8009a2e <_dtoa_r+0xa5e>
 8009976:	6879      	ldr	r1, [r7, #4]
 8009978:	4620      	mov	r0, r4
 800997a:	f000 fca5 	bl	800a2c8 <_Balloc>
 800997e:	4605      	mov	r5, r0
 8009980:	b928      	cbnz	r0, 800998e <_dtoa_r+0x9be>
 8009982:	4b87      	ldr	r3, [pc, #540]	; (8009ba0 <_dtoa_r+0xbd0>)
 8009984:	4602      	mov	r2, r0
 8009986:	f240 21ea 	movw	r1, #746	; 0x2ea
 800998a:	f7ff bb3b 	b.w	8009004 <_dtoa_r+0x34>
 800998e:	693a      	ldr	r2, [r7, #16]
 8009990:	3202      	adds	r2, #2
 8009992:	0092      	lsls	r2, r2, #2
 8009994:	f107 010c 	add.w	r1, r7, #12
 8009998:	300c      	adds	r0, #12
 800999a:	f7fd fed1 	bl	8007740 <memcpy>
 800999e:	2201      	movs	r2, #1
 80099a0:	4629      	mov	r1, r5
 80099a2:	4620      	mov	r0, r4
 80099a4:	f000 feec 	bl	800a780 <__lshift>
 80099a8:	9b01      	ldr	r3, [sp, #4]
 80099aa:	f103 0901 	add.w	r9, r3, #1
 80099ae:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 80099b2:	4413      	add	r3, r2
 80099b4:	9305      	str	r3, [sp, #20]
 80099b6:	f00a 0301 	and.w	r3, sl, #1
 80099ba:	46b8      	mov	r8, r7
 80099bc:	9304      	str	r3, [sp, #16]
 80099be:	4607      	mov	r7, r0
 80099c0:	4631      	mov	r1, r6
 80099c2:	ee18 0a10 	vmov	r0, s16
 80099c6:	f7ff fa77 	bl	8008eb8 <quorem>
 80099ca:	4641      	mov	r1, r8
 80099cc:	9002      	str	r0, [sp, #8]
 80099ce:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80099d2:	ee18 0a10 	vmov	r0, s16
 80099d6:	f000 ff43 	bl	800a860 <__mcmp>
 80099da:	463a      	mov	r2, r7
 80099dc:	9003      	str	r0, [sp, #12]
 80099de:	4631      	mov	r1, r6
 80099e0:	4620      	mov	r0, r4
 80099e2:	f000 ff59 	bl	800a898 <__mdiff>
 80099e6:	68c2      	ldr	r2, [r0, #12]
 80099e8:	f109 3bff 	add.w	fp, r9, #4294967295
 80099ec:	4605      	mov	r5, r0
 80099ee:	bb02      	cbnz	r2, 8009a32 <_dtoa_r+0xa62>
 80099f0:	4601      	mov	r1, r0
 80099f2:	ee18 0a10 	vmov	r0, s16
 80099f6:	f000 ff33 	bl	800a860 <__mcmp>
 80099fa:	4602      	mov	r2, r0
 80099fc:	4629      	mov	r1, r5
 80099fe:	4620      	mov	r0, r4
 8009a00:	9207      	str	r2, [sp, #28]
 8009a02:	f000 fca1 	bl	800a348 <_Bfree>
 8009a06:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8009a0a:	ea43 0102 	orr.w	r1, r3, r2
 8009a0e:	9b04      	ldr	r3, [sp, #16]
 8009a10:	430b      	orrs	r3, r1
 8009a12:	464d      	mov	r5, r9
 8009a14:	d10f      	bne.n	8009a36 <_dtoa_r+0xa66>
 8009a16:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009a1a:	d02a      	beq.n	8009a72 <_dtoa_r+0xaa2>
 8009a1c:	9b03      	ldr	r3, [sp, #12]
 8009a1e:	2b00      	cmp	r3, #0
 8009a20:	dd02      	ble.n	8009a28 <_dtoa_r+0xa58>
 8009a22:	9b02      	ldr	r3, [sp, #8]
 8009a24:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8009a28:	f88b a000 	strb.w	sl, [fp]
 8009a2c:	e775      	b.n	800991a <_dtoa_r+0x94a>
 8009a2e:	4638      	mov	r0, r7
 8009a30:	e7ba      	b.n	80099a8 <_dtoa_r+0x9d8>
 8009a32:	2201      	movs	r2, #1
 8009a34:	e7e2      	b.n	80099fc <_dtoa_r+0xa2c>
 8009a36:	9b03      	ldr	r3, [sp, #12]
 8009a38:	2b00      	cmp	r3, #0
 8009a3a:	db04      	blt.n	8009a46 <_dtoa_r+0xa76>
 8009a3c:	9906      	ldr	r1, [sp, #24]
 8009a3e:	430b      	orrs	r3, r1
 8009a40:	9904      	ldr	r1, [sp, #16]
 8009a42:	430b      	orrs	r3, r1
 8009a44:	d122      	bne.n	8009a8c <_dtoa_r+0xabc>
 8009a46:	2a00      	cmp	r2, #0
 8009a48:	ddee      	ble.n	8009a28 <_dtoa_r+0xa58>
 8009a4a:	ee18 1a10 	vmov	r1, s16
 8009a4e:	2201      	movs	r2, #1
 8009a50:	4620      	mov	r0, r4
 8009a52:	f000 fe95 	bl	800a780 <__lshift>
 8009a56:	4631      	mov	r1, r6
 8009a58:	ee08 0a10 	vmov	s16, r0
 8009a5c:	f000 ff00 	bl	800a860 <__mcmp>
 8009a60:	2800      	cmp	r0, #0
 8009a62:	dc03      	bgt.n	8009a6c <_dtoa_r+0xa9c>
 8009a64:	d1e0      	bne.n	8009a28 <_dtoa_r+0xa58>
 8009a66:	f01a 0f01 	tst.w	sl, #1
 8009a6a:	d0dd      	beq.n	8009a28 <_dtoa_r+0xa58>
 8009a6c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009a70:	d1d7      	bne.n	8009a22 <_dtoa_r+0xa52>
 8009a72:	2339      	movs	r3, #57	; 0x39
 8009a74:	f88b 3000 	strb.w	r3, [fp]
 8009a78:	462b      	mov	r3, r5
 8009a7a:	461d      	mov	r5, r3
 8009a7c:	3b01      	subs	r3, #1
 8009a7e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8009a82:	2a39      	cmp	r2, #57	; 0x39
 8009a84:	d071      	beq.n	8009b6a <_dtoa_r+0xb9a>
 8009a86:	3201      	adds	r2, #1
 8009a88:	701a      	strb	r2, [r3, #0]
 8009a8a:	e746      	b.n	800991a <_dtoa_r+0x94a>
 8009a8c:	2a00      	cmp	r2, #0
 8009a8e:	dd07      	ble.n	8009aa0 <_dtoa_r+0xad0>
 8009a90:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8009a94:	d0ed      	beq.n	8009a72 <_dtoa_r+0xaa2>
 8009a96:	f10a 0301 	add.w	r3, sl, #1
 8009a9a:	f88b 3000 	strb.w	r3, [fp]
 8009a9e:	e73c      	b.n	800991a <_dtoa_r+0x94a>
 8009aa0:	9b05      	ldr	r3, [sp, #20]
 8009aa2:	f809 ac01 	strb.w	sl, [r9, #-1]
 8009aa6:	4599      	cmp	r9, r3
 8009aa8:	d047      	beq.n	8009b3a <_dtoa_r+0xb6a>
 8009aaa:	ee18 1a10 	vmov	r1, s16
 8009aae:	2300      	movs	r3, #0
 8009ab0:	220a      	movs	r2, #10
 8009ab2:	4620      	mov	r0, r4
 8009ab4:	f000 fc6a 	bl	800a38c <__multadd>
 8009ab8:	45b8      	cmp	r8, r7
 8009aba:	ee08 0a10 	vmov	s16, r0
 8009abe:	f04f 0300 	mov.w	r3, #0
 8009ac2:	f04f 020a 	mov.w	r2, #10
 8009ac6:	4641      	mov	r1, r8
 8009ac8:	4620      	mov	r0, r4
 8009aca:	d106      	bne.n	8009ada <_dtoa_r+0xb0a>
 8009acc:	f000 fc5e 	bl	800a38c <__multadd>
 8009ad0:	4680      	mov	r8, r0
 8009ad2:	4607      	mov	r7, r0
 8009ad4:	f109 0901 	add.w	r9, r9, #1
 8009ad8:	e772      	b.n	80099c0 <_dtoa_r+0x9f0>
 8009ada:	f000 fc57 	bl	800a38c <__multadd>
 8009ade:	4639      	mov	r1, r7
 8009ae0:	4680      	mov	r8, r0
 8009ae2:	2300      	movs	r3, #0
 8009ae4:	220a      	movs	r2, #10
 8009ae6:	4620      	mov	r0, r4
 8009ae8:	f000 fc50 	bl	800a38c <__multadd>
 8009aec:	4607      	mov	r7, r0
 8009aee:	e7f1      	b.n	8009ad4 <_dtoa_r+0xb04>
 8009af0:	9b03      	ldr	r3, [sp, #12]
 8009af2:	9302      	str	r3, [sp, #8]
 8009af4:	9d01      	ldr	r5, [sp, #4]
 8009af6:	ee18 0a10 	vmov	r0, s16
 8009afa:	4631      	mov	r1, r6
 8009afc:	f7ff f9dc 	bl	8008eb8 <quorem>
 8009b00:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8009b04:	9b01      	ldr	r3, [sp, #4]
 8009b06:	f805 ab01 	strb.w	sl, [r5], #1
 8009b0a:	1aea      	subs	r2, r5, r3
 8009b0c:	9b02      	ldr	r3, [sp, #8]
 8009b0e:	4293      	cmp	r3, r2
 8009b10:	dd09      	ble.n	8009b26 <_dtoa_r+0xb56>
 8009b12:	ee18 1a10 	vmov	r1, s16
 8009b16:	2300      	movs	r3, #0
 8009b18:	220a      	movs	r2, #10
 8009b1a:	4620      	mov	r0, r4
 8009b1c:	f000 fc36 	bl	800a38c <__multadd>
 8009b20:	ee08 0a10 	vmov	s16, r0
 8009b24:	e7e7      	b.n	8009af6 <_dtoa_r+0xb26>
 8009b26:	9b02      	ldr	r3, [sp, #8]
 8009b28:	2b00      	cmp	r3, #0
 8009b2a:	bfc8      	it	gt
 8009b2c:	461d      	movgt	r5, r3
 8009b2e:	9b01      	ldr	r3, [sp, #4]
 8009b30:	bfd8      	it	le
 8009b32:	2501      	movle	r5, #1
 8009b34:	441d      	add	r5, r3
 8009b36:	f04f 0800 	mov.w	r8, #0
 8009b3a:	ee18 1a10 	vmov	r1, s16
 8009b3e:	2201      	movs	r2, #1
 8009b40:	4620      	mov	r0, r4
 8009b42:	f000 fe1d 	bl	800a780 <__lshift>
 8009b46:	4631      	mov	r1, r6
 8009b48:	ee08 0a10 	vmov	s16, r0
 8009b4c:	f000 fe88 	bl	800a860 <__mcmp>
 8009b50:	2800      	cmp	r0, #0
 8009b52:	dc91      	bgt.n	8009a78 <_dtoa_r+0xaa8>
 8009b54:	d102      	bne.n	8009b5c <_dtoa_r+0xb8c>
 8009b56:	f01a 0f01 	tst.w	sl, #1
 8009b5a:	d18d      	bne.n	8009a78 <_dtoa_r+0xaa8>
 8009b5c:	462b      	mov	r3, r5
 8009b5e:	461d      	mov	r5, r3
 8009b60:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8009b64:	2a30      	cmp	r2, #48	; 0x30
 8009b66:	d0fa      	beq.n	8009b5e <_dtoa_r+0xb8e>
 8009b68:	e6d7      	b.n	800991a <_dtoa_r+0x94a>
 8009b6a:	9a01      	ldr	r2, [sp, #4]
 8009b6c:	429a      	cmp	r2, r3
 8009b6e:	d184      	bne.n	8009a7a <_dtoa_r+0xaaa>
 8009b70:	9b00      	ldr	r3, [sp, #0]
 8009b72:	3301      	adds	r3, #1
 8009b74:	9300      	str	r3, [sp, #0]
 8009b76:	2331      	movs	r3, #49	; 0x31
 8009b78:	7013      	strb	r3, [r2, #0]
 8009b7a:	e6ce      	b.n	800991a <_dtoa_r+0x94a>
 8009b7c:	4b09      	ldr	r3, [pc, #36]	; (8009ba4 <_dtoa_r+0xbd4>)
 8009b7e:	f7ff ba95 	b.w	80090ac <_dtoa_r+0xdc>
 8009b82:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8009b84:	2b00      	cmp	r3, #0
 8009b86:	f47f aa6e 	bne.w	8009066 <_dtoa_r+0x96>
 8009b8a:	4b07      	ldr	r3, [pc, #28]	; (8009ba8 <_dtoa_r+0xbd8>)
 8009b8c:	f7ff ba8e 	b.w	80090ac <_dtoa_r+0xdc>
 8009b90:	9b02      	ldr	r3, [sp, #8]
 8009b92:	2b00      	cmp	r3, #0
 8009b94:	dcae      	bgt.n	8009af4 <_dtoa_r+0xb24>
 8009b96:	9b06      	ldr	r3, [sp, #24]
 8009b98:	2b02      	cmp	r3, #2
 8009b9a:	f73f aea8 	bgt.w	80098ee <_dtoa_r+0x91e>
 8009b9e:	e7a9      	b.n	8009af4 <_dtoa_r+0xb24>
 8009ba0:	0800c250 	.word	0x0800c250
 8009ba4:	0800c05c 	.word	0x0800c05c
 8009ba8:	0800c1d1 	.word	0x0800c1d1

08009bac <rshift>:
 8009bac:	6903      	ldr	r3, [r0, #16]
 8009bae:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8009bb2:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8009bb6:	ea4f 1261 	mov.w	r2, r1, asr #5
 8009bba:	f100 0414 	add.w	r4, r0, #20
 8009bbe:	dd45      	ble.n	8009c4c <rshift+0xa0>
 8009bc0:	f011 011f 	ands.w	r1, r1, #31
 8009bc4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8009bc8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8009bcc:	d10c      	bne.n	8009be8 <rshift+0x3c>
 8009bce:	f100 0710 	add.w	r7, r0, #16
 8009bd2:	4629      	mov	r1, r5
 8009bd4:	42b1      	cmp	r1, r6
 8009bd6:	d334      	bcc.n	8009c42 <rshift+0x96>
 8009bd8:	1a9b      	subs	r3, r3, r2
 8009bda:	009b      	lsls	r3, r3, #2
 8009bdc:	1eea      	subs	r2, r5, #3
 8009bde:	4296      	cmp	r6, r2
 8009be0:	bf38      	it	cc
 8009be2:	2300      	movcc	r3, #0
 8009be4:	4423      	add	r3, r4
 8009be6:	e015      	b.n	8009c14 <rshift+0x68>
 8009be8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8009bec:	f1c1 0820 	rsb	r8, r1, #32
 8009bf0:	40cf      	lsrs	r7, r1
 8009bf2:	f105 0e04 	add.w	lr, r5, #4
 8009bf6:	46a1      	mov	r9, r4
 8009bf8:	4576      	cmp	r6, lr
 8009bfa:	46f4      	mov	ip, lr
 8009bfc:	d815      	bhi.n	8009c2a <rshift+0x7e>
 8009bfe:	1a9a      	subs	r2, r3, r2
 8009c00:	0092      	lsls	r2, r2, #2
 8009c02:	3a04      	subs	r2, #4
 8009c04:	3501      	adds	r5, #1
 8009c06:	42ae      	cmp	r6, r5
 8009c08:	bf38      	it	cc
 8009c0a:	2200      	movcc	r2, #0
 8009c0c:	18a3      	adds	r3, r4, r2
 8009c0e:	50a7      	str	r7, [r4, r2]
 8009c10:	b107      	cbz	r7, 8009c14 <rshift+0x68>
 8009c12:	3304      	adds	r3, #4
 8009c14:	1b1a      	subs	r2, r3, r4
 8009c16:	42a3      	cmp	r3, r4
 8009c18:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8009c1c:	bf08      	it	eq
 8009c1e:	2300      	moveq	r3, #0
 8009c20:	6102      	str	r2, [r0, #16]
 8009c22:	bf08      	it	eq
 8009c24:	6143      	streq	r3, [r0, #20]
 8009c26:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8009c2a:	f8dc c000 	ldr.w	ip, [ip]
 8009c2e:	fa0c fc08 	lsl.w	ip, ip, r8
 8009c32:	ea4c 0707 	orr.w	r7, ip, r7
 8009c36:	f849 7b04 	str.w	r7, [r9], #4
 8009c3a:	f85e 7b04 	ldr.w	r7, [lr], #4
 8009c3e:	40cf      	lsrs	r7, r1
 8009c40:	e7da      	b.n	8009bf8 <rshift+0x4c>
 8009c42:	f851 cb04 	ldr.w	ip, [r1], #4
 8009c46:	f847 cf04 	str.w	ip, [r7, #4]!
 8009c4a:	e7c3      	b.n	8009bd4 <rshift+0x28>
 8009c4c:	4623      	mov	r3, r4
 8009c4e:	e7e1      	b.n	8009c14 <rshift+0x68>

08009c50 <__hexdig_fun>:
 8009c50:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8009c54:	2b09      	cmp	r3, #9
 8009c56:	d802      	bhi.n	8009c5e <__hexdig_fun+0xe>
 8009c58:	3820      	subs	r0, #32
 8009c5a:	b2c0      	uxtb	r0, r0
 8009c5c:	4770      	bx	lr
 8009c5e:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8009c62:	2b05      	cmp	r3, #5
 8009c64:	d801      	bhi.n	8009c6a <__hexdig_fun+0x1a>
 8009c66:	3847      	subs	r0, #71	; 0x47
 8009c68:	e7f7      	b.n	8009c5a <__hexdig_fun+0xa>
 8009c6a:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8009c6e:	2b05      	cmp	r3, #5
 8009c70:	d801      	bhi.n	8009c76 <__hexdig_fun+0x26>
 8009c72:	3827      	subs	r0, #39	; 0x27
 8009c74:	e7f1      	b.n	8009c5a <__hexdig_fun+0xa>
 8009c76:	2000      	movs	r0, #0
 8009c78:	4770      	bx	lr
	...

08009c7c <__gethex>:
 8009c7c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009c80:	ed2d 8b02 	vpush	{d8}
 8009c84:	b089      	sub	sp, #36	; 0x24
 8009c86:	ee08 0a10 	vmov	s16, r0
 8009c8a:	9304      	str	r3, [sp, #16]
 8009c8c:	4bb4      	ldr	r3, [pc, #720]	; (8009f60 <__gethex+0x2e4>)
 8009c8e:	681b      	ldr	r3, [r3, #0]
 8009c90:	9301      	str	r3, [sp, #4]
 8009c92:	4618      	mov	r0, r3
 8009c94:	468b      	mov	fp, r1
 8009c96:	4690      	mov	r8, r2
 8009c98:	f7f6 fbfc 	bl	8000494 <strlen>
 8009c9c:	9b01      	ldr	r3, [sp, #4]
 8009c9e:	f8db 2000 	ldr.w	r2, [fp]
 8009ca2:	4403      	add	r3, r0
 8009ca4:	4682      	mov	sl, r0
 8009ca6:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8009caa:	9305      	str	r3, [sp, #20]
 8009cac:	1c93      	adds	r3, r2, #2
 8009cae:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8009cb2:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8009cb6:	32fe      	adds	r2, #254	; 0xfe
 8009cb8:	18d1      	adds	r1, r2, r3
 8009cba:	461f      	mov	r7, r3
 8009cbc:	f813 0b01 	ldrb.w	r0, [r3], #1
 8009cc0:	9100      	str	r1, [sp, #0]
 8009cc2:	2830      	cmp	r0, #48	; 0x30
 8009cc4:	d0f8      	beq.n	8009cb8 <__gethex+0x3c>
 8009cc6:	f7ff ffc3 	bl	8009c50 <__hexdig_fun>
 8009cca:	4604      	mov	r4, r0
 8009ccc:	2800      	cmp	r0, #0
 8009cce:	d13a      	bne.n	8009d46 <__gethex+0xca>
 8009cd0:	9901      	ldr	r1, [sp, #4]
 8009cd2:	4652      	mov	r2, sl
 8009cd4:	4638      	mov	r0, r7
 8009cd6:	f001 fa29 	bl	800b12c <strncmp>
 8009cda:	4605      	mov	r5, r0
 8009cdc:	2800      	cmp	r0, #0
 8009cde:	d168      	bne.n	8009db2 <__gethex+0x136>
 8009ce0:	f817 000a 	ldrb.w	r0, [r7, sl]
 8009ce4:	eb07 060a 	add.w	r6, r7, sl
 8009ce8:	f7ff ffb2 	bl	8009c50 <__hexdig_fun>
 8009cec:	2800      	cmp	r0, #0
 8009cee:	d062      	beq.n	8009db6 <__gethex+0x13a>
 8009cf0:	4633      	mov	r3, r6
 8009cf2:	7818      	ldrb	r0, [r3, #0]
 8009cf4:	2830      	cmp	r0, #48	; 0x30
 8009cf6:	461f      	mov	r7, r3
 8009cf8:	f103 0301 	add.w	r3, r3, #1
 8009cfc:	d0f9      	beq.n	8009cf2 <__gethex+0x76>
 8009cfe:	f7ff ffa7 	bl	8009c50 <__hexdig_fun>
 8009d02:	2301      	movs	r3, #1
 8009d04:	fab0 f480 	clz	r4, r0
 8009d08:	0964      	lsrs	r4, r4, #5
 8009d0a:	4635      	mov	r5, r6
 8009d0c:	9300      	str	r3, [sp, #0]
 8009d0e:	463a      	mov	r2, r7
 8009d10:	4616      	mov	r6, r2
 8009d12:	3201      	adds	r2, #1
 8009d14:	7830      	ldrb	r0, [r6, #0]
 8009d16:	f7ff ff9b 	bl	8009c50 <__hexdig_fun>
 8009d1a:	2800      	cmp	r0, #0
 8009d1c:	d1f8      	bne.n	8009d10 <__gethex+0x94>
 8009d1e:	9901      	ldr	r1, [sp, #4]
 8009d20:	4652      	mov	r2, sl
 8009d22:	4630      	mov	r0, r6
 8009d24:	f001 fa02 	bl	800b12c <strncmp>
 8009d28:	b980      	cbnz	r0, 8009d4c <__gethex+0xd0>
 8009d2a:	b94d      	cbnz	r5, 8009d40 <__gethex+0xc4>
 8009d2c:	eb06 050a 	add.w	r5, r6, sl
 8009d30:	462a      	mov	r2, r5
 8009d32:	4616      	mov	r6, r2
 8009d34:	3201      	adds	r2, #1
 8009d36:	7830      	ldrb	r0, [r6, #0]
 8009d38:	f7ff ff8a 	bl	8009c50 <__hexdig_fun>
 8009d3c:	2800      	cmp	r0, #0
 8009d3e:	d1f8      	bne.n	8009d32 <__gethex+0xb6>
 8009d40:	1bad      	subs	r5, r5, r6
 8009d42:	00ad      	lsls	r5, r5, #2
 8009d44:	e004      	b.n	8009d50 <__gethex+0xd4>
 8009d46:	2400      	movs	r4, #0
 8009d48:	4625      	mov	r5, r4
 8009d4a:	e7e0      	b.n	8009d0e <__gethex+0x92>
 8009d4c:	2d00      	cmp	r5, #0
 8009d4e:	d1f7      	bne.n	8009d40 <__gethex+0xc4>
 8009d50:	7833      	ldrb	r3, [r6, #0]
 8009d52:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8009d56:	2b50      	cmp	r3, #80	; 0x50
 8009d58:	d13b      	bne.n	8009dd2 <__gethex+0x156>
 8009d5a:	7873      	ldrb	r3, [r6, #1]
 8009d5c:	2b2b      	cmp	r3, #43	; 0x2b
 8009d5e:	d02c      	beq.n	8009dba <__gethex+0x13e>
 8009d60:	2b2d      	cmp	r3, #45	; 0x2d
 8009d62:	d02e      	beq.n	8009dc2 <__gethex+0x146>
 8009d64:	1c71      	adds	r1, r6, #1
 8009d66:	f04f 0900 	mov.w	r9, #0
 8009d6a:	7808      	ldrb	r0, [r1, #0]
 8009d6c:	f7ff ff70 	bl	8009c50 <__hexdig_fun>
 8009d70:	1e43      	subs	r3, r0, #1
 8009d72:	b2db      	uxtb	r3, r3
 8009d74:	2b18      	cmp	r3, #24
 8009d76:	d82c      	bhi.n	8009dd2 <__gethex+0x156>
 8009d78:	f1a0 0210 	sub.w	r2, r0, #16
 8009d7c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8009d80:	f7ff ff66 	bl	8009c50 <__hexdig_fun>
 8009d84:	1e43      	subs	r3, r0, #1
 8009d86:	b2db      	uxtb	r3, r3
 8009d88:	2b18      	cmp	r3, #24
 8009d8a:	d91d      	bls.n	8009dc8 <__gethex+0x14c>
 8009d8c:	f1b9 0f00 	cmp.w	r9, #0
 8009d90:	d000      	beq.n	8009d94 <__gethex+0x118>
 8009d92:	4252      	negs	r2, r2
 8009d94:	4415      	add	r5, r2
 8009d96:	f8cb 1000 	str.w	r1, [fp]
 8009d9a:	b1e4      	cbz	r4, 8009dd6 <__gethex+0x15a>
 8009d9c:	9b00      	ldr	r3, [sp, #0]
 8009d9e:	2b00      	cmp	r3, #0
 8009da0:	bf14      	ite	ne
 8009da2:	2700      	movne	r7, #0
 8009da4:	2706      	moveq	r7, #6
 8009da6:	4638      	mov	r0, r7
 8009da8:	b009      	add	sp, #36	; 0x24
 8009daa:	ecbd 8b02 	vpop	{d8}
 8009dae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8009db2:	463e      	mov	r6, r7
 8009db4:	4625      	mov	r5, r4
 8009db6:	2401      	movs	r4, #1
 8009db8:	e7ca      	b.n	8009d50 <__gethex+0xd4>
 8009dba:	f04f 0900 	mov.w	r9, #0
 8009dbe:	1cb1      	adds	r1, r6, #2
 8009dc0:	e7d3      	b.n	8009d6a <__gethex+0xee>
 8009dc2:	f04f 0901 	mov.w	r9, #1
 8009dc6:	e7fa      	b.n	8009dbe <__gethex+0x142>
 8009dc8:	230a      	movs	r3, #10
 8009dca:	fb03 0202 	mla	r2, r3, r2, r0
 8009dce:	3a10      	subs	r2, #16
 8009dd0:	e7d4      	b.n	8009d7c <__gethex+0x100>
 8009dd2:	4631      	mov	r1, r6
 8009dd4:	e7df      	b.n	8009d96 <__gethex+0x11a>
 8009dd6:	1bf3      	subs	r3, r6, r7
 8009dd8:	3b01      	subs	r3, #1
 8009dda:	4621      	mov	r1, r4
 8009ddc:	2b07      	cmp	r3, #7
 8009dde:	dc0b      	bgt.n	8009df8 <__gethex+0x17c>
 8009de0:	ee18 0a10 	vmov	r0, s16
 8009de4:	f000 fa70 	bl	800a2c8 <_Balloc>
 8009de8:	4604      	mov	r4, r0
 8009dea:	b940      	cbnz	r0, 8009dfe <__gethex+0x182>
 8009dec:	4b5d      	ldr	r3, [pc, #372]	; (8009f64 <__gethex+0x2e8>)
 8009dee:	4602      	mov	r2, r0
 8009df0:	21de      	movs	r1, #222	; 0xde
 8009df2:	485d      	ldr	r0, [pc, #372]	; (8009f68 <__gethex+0x2ec>)
 8009df4:	f001 f9bc 	bl	800b170 <__assert_func>
 8009df8:	3101      	adds	r1, #1
 8009dfa:	105b      	asrs	r3, r3, #1
 8009dfc:	e7ee      	b.n	8009ddc <__gethex+0x160>
 8009dfe:	f100 0914 	add.w	r9, r0, #20
 8009e02:	f04f 0b00 	mov.w	fp, #0
 8009e06:	f1ca 0301 	rsb	r3, sl, #1
 8009e0a:	f8cd 9008 	str.w	r9, [sp, #8]
 8009e0e:	f8cd b000 	str.w	fp, [sp]
 8009e12:	9306      	str	r3, [sp, #24]
 8009e14:	42b7      	cmp	r7, r6
 8009e16:	d340      	bcc.n	8009e9a <__gethex+0x21e>
 8009e18:	9802      	ldr	r0, [sp, #8]
 8009e1a:	9b00      	ldr	r3, [sp, #0]
 8009e1c:	f840 3b04 	str.w	r3, [r0], #4
 8009e20:	eba0 0009 	sub.w	r0, r0, r9
 8009e24:	1080      	asrs	r0, r0, #2
 8009e26:	0146      	lsls	r6, r0, #5
 8009e28:	6120      	str	r0, [r4, #16]
 8009e2a:	4618      	mov	r0, r3
 8009e2c:	f000 fb3e 	bl	800a4ac <__hi0bits>
 8009e30:	1a30      	subs	r0, r6, r0
 8009e32:	f8d8 6000 	ldr.w	r6, [r8]
 8009e36:	42b0      	cmp	r0, r6
 8009e38:	dd63      	ble.n	8009f02 <__gethex+0x286>
 8009e3a:	1b87      	subs	r7, r0, r6
 8009e3c:	4639      	mov	r1, r7
 8009e3e:	4620      	mov	r0, r4
 8009e40:	f000 fee2 	bl	800ac08 <__any_on>
 8009e44:	4682      	mov	sl, r0
 8009e46:	b1a8      	cbz	r0, 8009e74 <__gethex+0x1f8>
 8009e48:	1e7b      	subs	r3, r7, #1
 8009e4a:	1159      	asrs	r1, r3, #5
 8009e4c:	f003 021f 	and.w	r2, r3, #31
 8009e50:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8009e54:	f04f 0a01 	mov.w	sl, #1
 8009e58:	fa0a f202 	lsl.w	r2, sl, r2
 8009e5c:	420a      	tst	r2, r1
 8009e5e:	d009      	beq.n	8009e74 <__gethex+0x1f8>
 8009e60:	4553      	cmp	r3, sl
 8009e62:	dd05      	ble.n	8009e70 <__gethex+0x1f4>
 8009e64:	1eb9      	subs	r1, r7, #2
 8009e66:	4620      	mov	r0, r4
 8009e68:	f000 fece 	bl	800ac08 <__any_on>
 8009e6c:	2800      	cmp	r0, #0
 8009e6e:	d145      	bne.n	8009efc <__gethex+0x280>
 8009e70:	f04f 0a02 	mov.w	sl, #2
 8009e74:	4639      	mov	r1, r7
 8009e76:	4620      	mov	r0, r4
 8009e78:	f7ff fe98 	bl	8009bac <rshift>
 8009e7c:	443d      	add	r5, r7
 8009e7e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8009e82:	42ab      	cmp	r3, r5
 8009e84:	da4c      	bge.n	8009f20 <__gethex+0x2a4>
 8009e86:	ee18 0a10 	vmov	r0, s16
 8009e8a:	4621      	mov	r1, r4
 8009e8c:	f000 fa5c 	bl	800a348 <_Bfree>
 8009e90:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009e92:	2300      	movs	r3, #0
 8009e94:	6013      	str	r3, [r2, #0]
 8009e96:	27a3      	movs	r7, #163	; 0xa3
 8009e98:	e785      	b.n	8009da6 <__gethex+0x12a>
 8009e9a:	1e73      	subs	r3, r6, #1
 8009e9c:	9a05      	ldr	r2, [sp, #20]
 8009e9e:	9303      	str	r3, [sp, #12]
 8009ea0:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8009ea4:	4293      	cmp	r3, r2
 8009ea6:	d019      	beq.n	8009edc <__gethex+0x260>
 8009ea8:	f1bb 0f20 	cmp.w	fp, #32
 8009eac:	d107      	bne.n	8009ebe <__gethex+0x242>
 8009eae:	9b02      	ldr	r3, [sp, #8]
 8009eb0:	9a00      	ldr	r2, [sp, #0]
 8009eb2:	f843 2b04 	str.w	r2, [r3], #4
 8009eb6:	9302      	str	r3, [sp, #8]
 8009eb8:	2300      	movs	r3, #0
 8009eba:	9300      	str	r3, [sp, #0]
 8009ebc:	469b      	mov	fp, r3
 8009ebe:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8009ec2:	f7ff fec5 	bl	8009c50 <__hexdig_fun>
 8009ec6:	9b00      	ldr	r3, [sp, #0]
 8009ec8:	f000 000f 	and.w	r0, r0, #15
 8009ecc:	fa00 f00b 	lsl.w	r0, r0, fp
 8009ed0:	4303      	orrs	r3, r0
 8009ed2:	9300      	str	r3, [sp, #0]
 8009ed4:	f10b 0b04 	add.w	fp, fp, #4
 8009ed8:	9b03      	ldr	r3, [sp, #12]
 8009eda:	e00d      	b.n	8009ef8 <__gethex+0x27c>
 8009edc:	9b03      	ldr	r3, [sp, #12]
 8009ede:	9a06      	ldr	r2, [sp, #24]
 8009ee0:	4413      	add	r3, r2
 8009ee2:	42bb      	cmp	r3, r7
 8009ee4:	d3e0      	bcc.n	8009ea8 <__gethex+0x22c>
 8009ee6:	4618      	mov	r0, r3
 8009ee8:	9901      	ldr	r1, [sp, #4]
 8009eea:	9307      	str	r3, [sp, #28]
 8009eec:	4652      	mov	r2, sl
 8009eee:	f001 f91d 	bl	800b12c <strncmp>
 8009ef2:	9b07      	ldr	r3, [sp, #28]
 8009ef4:	2800      	cmp	r0, #0
 8009ef6:	d1d7      	bne.n	8009ea8 <__gethex+0x22c>
 8009ef8:	461e      	mov	r6, r3
 8009efa:	e78b      	b.n	8009e14 <__gethex+0x198>
 8009efc:	f04f 0a03 	mov.w	sl, #3
 8009f00:	e7b8      	b.n	8009e74 <__gethex+0x1f8>
 8009f02:	da0a      	bge.n	8009f1a <__gethex+0x29e>
 8009f04:	1a37      	subs	r7, r6, r0
 8009f06:	4621      	mov	r1, r4
 8009f08:	ee18 0a10 	vmov	r0, s16
 8009f0c:	463a      	mov	r2, r7
 8009f0e:	f000 fc37 	bl	800a780 <__lshift>
 8009f12:	1bed      	subs	r5, r5, r7
 8009f14:	4604      	mov	r4, r0
 8009f16:	f100 0914 	add.w	r9, r0, #20
 8009f1a:	f04f 0a00 	mov.w	sl, #0
 8009f1e:	e7ae      	b.n	8009e7e <__gethex+0x202>
 8009f20:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8009f24:	42a8      	cmp	r0, r5
 8009f26:	dd72      	ble.n	800a00e <__gethex+0x392>
 8009f28:	1b45      	subs	r5, r0, r5
 8009f2a:	42ae      	cmp	r6, r5
 8009f2c:	dc36      	bgt.n	8009f9c <__gethex+0x320>
 8009f2e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009f32:	2b02      	cmp	r3, #2
 8009f34:	d02a      	beq.n	8009f8c <__gethex+0x310>
 8009f36:	2b03      	cmp	r3, #3
 8009f38:	d02c      	beq.n	8009f94 <__gethex+0x318>
 8009f3a:	2b01      	cmp	r3, #1
 8009f3c:	d11c      	bne.n	8009f78 <__gethex+0x2fc>
 8009f3e:	42ae      	cmp	r6, r5
 8009f40:	d11a      	bne.n	8009f78 <__gethex+0x2fc>
 8009f42:	2e01      	cmp	r6, #1
 8009f44:	d112      	bne.n	8009f6c <__gethex+0x2f0>
 8009f46:	9a04      	ldr	r2, [sp, #16]
 8009f48:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8009f4c:	6013      	str	r3, [r2, #0]
 8009f4e:	2301      	movs	r3, #1
 8009f50:	6123      	str	r3, [r4, #16]
 8009f52:	f8c9 3000 	str.w	r3, [r9]
 8009f56:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8009f58:	2762      	movs	r7, #98	; 0x62
 8009f5a:	601c      	str	r4, [r3, #0]
 8009f5c:	e723      	b.n	8009da6 <__gethex+0x12a>
 8009f5e:	bf00      	nop
 8009f60:	0800c2c8 	.word	0x0800c2c8
 8009f64:	0800c250 	.word	0x0800c250
 8009f68:	0800c261 	.word	0x0800c261
 8009f6c:	1e71      	subs	r1, r6, #1
 8009f6e:	4620      	mov	r0, r4
 8009f70:	f000 fe4a 	bl	800ac08 <__any_on>
 8009f74:	2800      	cmp	r0, #0
 8009f76:	d1e6      	bne.n	8009f46 <__gethex+0x2ca>
 8009f78:	ee18 0a10 	vmov	r0, s16
 8009f7c:	4621      	mov	r1, r4
 8009f7e:	f000 f9e3 	bl	800a348 <_Bfree>
 8009f82:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8009f84:	2300      	movs	r3, #0
 8009f86:	6013      	str	r3, [r2, #0]
 8009f88:	2750      	movs	r7, #80	; 0x50
 8009f8a:	e70c      	b.n	8009da6 <__gethex+0x12a>
 8009f8c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009f8e:	2b00      	cmp	r3, #0
 8009f90:	d1f2      	bne.n	8009f78 <__gethex+0x2fc>
 8009f92:	e7d8      	b.n	8009f46 <__gethex+0x2ca>
 8009f94:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8009f96:	2b00      	cmp	r3, #0
 8009f98:	d1d5      	bne.n	8009f46 <__gethex+0x2ca>
 8009f9a:	e7ed      	b.n	8009f78 <__gethex+0x2fc>
 8009f9c:	1e6f      	subs	r7, r5, #1
 8009f9e:	f1ba 0f00 	cmp.w	sl, #0
 8009fa2:	d131      	bne.n	800a008 <__gethex+0x38c>
 8009fa4:	b127      	cbz	r7, 8009fb0 <__gethex+0x334>
 8009fa6:	4639      	mov	r1, r7
 8009fa8:	4620      	mov	r0, r4
 8009faa:	f000 fe2d 	bl	800ac08 <__any_on>
 8009fae:	4682      	mov	sl, r0
 8009fb0:	117b      	asrs	r3, r7, #5
 8009fb2:	2101      	movs	r1, #1
 8009fb4:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8009fb8:	f007 071f 	and.w	r7, r7, #31
 8009fbc:	fa01 f707 	lsl.w	r7, r1, r7
 8009fc0:	421f      	tst	r7, r3
 8009fc2:	4629      	mov	r1, r5
 8009fc4:	4620      	mov	r0, r4
 8009fc6:	bf18      	it	ne
 8009fc8:	f04a 0a02 	orrne.w	sl, sl, #2
 8009fcc:	1b76      	subs	r6, r6, r5
 8009fce:	f7ff fded 	bl	8009bac <rshift>
 8009fd2:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8009fd6:	2702      	movs	r7, #2
 8009fd8:	f1ba 0f00 	cmp.w	sl, #0
 8009fdc:	d048      	beq.n	800a070 <__gethex+0x3f4>
 8009fde:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8009fe2:	2b02      	cmp	r3, #2
 8009fe4:	d015      	beq.n	800a012 <__gethex+0x396>
 8009fe6:	2b03      	cmp	r3, #3
 8009fe8:	d017      	beq.n	800a01a <__gethex+0x39e>
 8009fea:	2b01      	cmp	r3, #1
 8009fec:	d109      	bne.n	800a002 <__gethex+0x386>
 8009fee:	f01a 0f02 	tst.w	sl, #2
 8009ff2:	d006      	beq.n	800a002 <__gethex+0x386>
 8009ff4:	f8d9 0000 	ldr.w	r0, [r9]
 8009ff8:	ea4a 0a00 	orr.w	sl, sl, r0
 8009ffc:	f01a 0f01 	tst.w	sl, #1
 800a000:	d10e      	bne.n	800a020 <__gethex+0x3a4>
 800a002:	f047 0710 	orr.w	r7, r7, #16
 800a006:	e033      	b.n	800a070 <__gethex+0x3f4>
 800a008:	f04f 0a01 	mov.w	sl, #1
 800a00c:	e7d0      	b.n	8009fb0 <__gethex+0x334>
 800a00e:	2701      	movs	r7, #1
 800a010:	e7e2      	b.n	8009fd8 <__gethex+0x35c>
 800a012:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a014:	f1c3 0301 	rsb	r3, r3, #1
 800a018:	9315      	str	r3, [sp, #84]	; 0x54
 800a01a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800a01c:	2b00      	cmp	r3, #0
 800a01e:	d0f0      	beq.n	800a002 <__gethex+0x386>
 800a020:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800a024:	f104 0314 	add.w	r3, r4, #20
 800a028:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800a02c:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800a030:	f04f 0c00 	mov.w	ip, #0
 800a034:	4618      	mov	r0, r3
 800a036:	f853 2b04 	ldr.w	r2, [r3], #4
 800a03a:	f1b2 3fff 	cmp.w	r2, #4294967295
 800a03e:	d01c      	beq.n	800a07a <__gethex+0x3fe>
 800a040:	3201      	adds	r2, #1
 800a042:	6002      	str	r2, [r0, #0]
 800a044:	2f02      	cmp	r7, #2
 800a046:	f104 0314 	add.w	r3, r4, #20
 800a04a:	d13f      	bne.n	800a0cc <__gethex+0x450>
 800a04c:	f8d8 2000 	ldr.w	r2, [r8]
 800a050:	3a01      	subs	r2, #1
 800a052:	42b2      	cmp	r2, r6
 800a054:	d10a      	bne.n	800a06c <__gethex+0x3f0>
 800a056:	1171      	asrs	r1, r6, #5
 800a058:	2201      	movs	r2, #1
 800a05a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800a05e:	f006 061f 	and.w	r6, r6, #31
 800a062:	fa02 f606 	lsl.w	r6, r2, r6
 800a066:	421e      	tst	r6, r3
 800a068:	bf18      	it	ne
 800a06a:	4617      	movne	r7, r2
 800a06c:	f047 0720 	orr.w	r7, r7, #32
 800a070:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800a072:	601c      	str	r4, [r3, #0]
 800a074:	9b04      	ldr	r3, [sp, #16]
 800a076:	601d      	str	r5, [r3, #0]
 800a078:	e695      	b.n	8009da6 <__gethex+0x12a>
 800a07a:	4299      	cmp	r1, r3
 800a07c:	f843 cc04 	str.w	ip, [r3, #-4]
 800a080:	d8d8      	bhi.n	800a034 <__gethex+0x3b8>
 800a082:	68a3      	ldr	r3, [r4, #8]
 800a084:	459b      	cmp	fp, r3
 800a086:	db19      	blt.n	800a0bc <__gethex+0x440>
 800a088:	6861      	ldr	r1, [r4, #4]
 800a08a:	ee18 0a10 	vmov	r0, s16
 800a08e:	3101      	adds	r1, #1
 800a090:	f000 f91a 	bl	800a2c8 <_Balloc>
 800a094:	4681      	mov	r9, r0
 800a096:	b918      	cbnz	r0, 800a0a0 <__gethex+0x424>
 800a098:	4b1a      	ldr	r3, [pc, #104]	; (800a104 <__gethex+0x488>)
 800a09a:	4602      	mov	r2, r0
 800a09c:	2184      	movs	r1, #132	; 0x84
 800a09e:	e6a8      	b.n	8009df2 <__gethex+0x176>
 800a0a0:	6922      	ldr	r2, [r4, #16]
 800a0a2:	3202      	adds	r2, #2
 800a0a4:	f104 010c 	add.w	r1, r4, #12
 800a0a8:	0092      	lsls	r2, r2, #2
 800a0aa:	300c      	adds	r0, #12
 800a0ac:	f7fd fb48 	bl	8007740 <memcpy>
 800a0b0:	4621      	mov	r1, r4
 800a0b2:	ee18 0a10 	vmov	r0, s16
 800a0b6:	f000 f947 	bl	800a348 <_Bfree>
 800a0ba:	464c      	mov	r4, r9
 800a0bc:	6923      	ldr	r3, [r4, #16]
 800a0be:	1c5a      	adds	r2, r3, #1
 800a0c0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800a0c4:	6122      	str	r2, [r4, #16]
 800a0c6:	2201      	movs	r2, #1
 800a0c8:	615a      	str	r2, [r3, #20]
 800a0ca:	e7bb      	b.n	800a044 <__gethex+0x3c8>
 800a0cc:	6922      	ldr	r2, [r4, #16]
 800a0ce:	455a      	cmp	r2, fp
 800a0d0:	dd0b      	ble.n	800a0ea <__gethex+0x46e>
 800a0d2:	2101      	movs	r1, #1
 800a0d4:	4620      	mov	r0, r4
 800a0d6:	f7ff fd69 	bl	8009bac <rshift>
 800a0da:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800a0de:	3501      	adds	r5, #1
 800a0e0:	42ab      	cmp	r3, r5
 800a0e2:	f6ff aed0 	blt.w	8009e86 <__gethex+0x20a>
 800a0e6:	2701      	movs	r7, #1
 800a0e8:	e7c0      	b.n	800a06c <__gethex+0x3f0>
 800a0ea:	f016 061f 	ands.w	r6, r6, #31
 800a0ee:	d0fa      	beq.n	800a0e6 <__gethex+0x46a>
 800a0f0:	4453      	add	r3, sl
 800a0f2:	f1c6 0620 	rsb	r6, r6, #32
 800a0f6:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800a0fa:	f000 f9d7 	bl	800a4ac <__hi0bits>
 800a0fe:	42b0      	cmp	r0, r6
 800a100:	dbe7      	blt.n	800a0d2 <__gethex+0x456>
 800a102:	e7f0      	b.n	800a0e6 <__gethex+0x46a>
 800a104:	0800c250 	.word	0x0800c250

0800a108 <L_shift>:
 800a108:	f1c2 0208 	rsb	r2, r2, #8
 800a10c:	0092      	lsls	r2, r2, #2
 800a10e:	b570      	push	{r4, r5, r6, lr}
 800a110:	f1c2 0620 	rsb	r6, r2, #32
 800a114:	6843      	ldr	r3, [r0, #4]
 800a116:	6804      	ldr	r4, [r0, #0]
 800a118:	fa03 f506 	lsl.w	r5, r3, r6
 800a11c:	432c      	orrs	r4, r5
 800a11e:	40d3      	lsrs	r3, r2
 800a120:	6004      	str	r4, [r0, #0]
 800a122:	f840 3f04 	str.w	r3, [r0, #4]!
 800a126:	4288      	cmp	r0, r1
 800a128:	d3f4      	bcc.n	800a114 <L_shift+0xc>
 800a12a:	bd70      	pop	{r4, r5, r6, pc}

0800a12c <__match>:
 800a12c:	b530      	push	{r4, r5, lr}
 800a12e:	6803      	ldr	r3, [r0, #0]
 800a130:	3301      	adds	r3, #1
 800a132:	f811 4b01 	ldrb.w	r4, [r1], #1
 800a136:	b914      	cbnz	r4, 800a13e <__match+0x12>
 800a138:	6003      	str	r3, [r0, #0]
 800a13a:	2001      	movs	r0, #1
 800a13c:	bd30      	pop	{r4, r5, pc}
 800a13e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800a142:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800a146:	2d19      	cmp	r5, #25
 800a148:	bf98      	it	ls
 800a14a:	3220      	addls	r2, #32
 800a14c:	42a2      	cmp	r2, r4
 800a14e:	d0f0      	beq.n	800a132 <__match+0x6>
 800a150:	2000      	movs	r0, #0
 800a152:	e7f3      	b.n	800a13c <__match+0x10>

0800a154 <__hexnan>:
 800a154:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a158:	680b      	ldr	r3, [r1, #0]
 800a15a:	115e      	asrs	r6, r3, #5
 800a15c:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800a160:	f013 031f 	ands.w	r3, r3, #31
 800a164:	b087      	sub	sp, #28
 800a166:	bf18      	it	ne
 800a168:	3604      	addne	r6, #4
 800a16a:	2500      	movs	r5, #0
 800a16c:	1f37      	subs	r7, r6, #4
 800a16e:	4690      	mov	r8, r2
 800a170:	6802      	ldr	r2, [r0, #0]
 800a172:	9301      	str	r3, [sp, #4]
 800a174:	4682      	mov	sl, r0
 800a176:	f846 5c04 	str.w	r5, [r6, #-4]
 800a17a:	46b9      	mov	r9, r7
 800a17c:	463c      	mov	r4, r7
 800a17e:	9502      	str	r5, [sp, #8]
 800a180:	46ab      	mov	fp, r5
 800a182:	7851      	ldrb	r1, [r2, #1]
 800a184:	1c53      	adds	r3, r2, #1
 800a186:	9303      	str	r3, [sp, #12]
 800a188:	b341      	cbz	r1, 800a1dc <__hexnan+0x88>
 800a18a:	4608      	mov	r0, r1
 800a18c:	9205      	str	r2, [sp, #20]
 800a18e:	9104      	str	r1, [sp, #16]
 800a190:	f7ff fd5e 	bl	8009c50 <__hexdig_fun>
 800a194:	2800      	cmp	r0, #0
 800a196:	d14f      	bne.n	800a238 <__hexnan+0xe4>
 800a198:	9904      	ldr	r1, [sp, #16]
 800a19a:	9a05      	ldr	r2, [sp, #20]
 800a19c:	2920      	cmp	r1, #32
 800a19e:	d818      	bhi.n	800a1d2 <__hexnan+0x7e>
 800a1a0:	9b02      	ldr	r3, [sp, #8]
 800a1a2:	459b      	cmp	fp, r3
 800a1a4:	dd13      	ble.n	800a1ce <__hexnan+0x7a>
 800a1a6:	454c      	cmp	r4, r9
 800a1a8:	d206      	bcs.n	800a1b8 <__hexnan+0x64>
 800a1aa:	2d07      	cmp	r5, #7
 800a1ac:	dc04      	bgt.n	800a1b8 <__hexnan+0x64>
 800a1ae:	462a      	mov	r2, r5
 800a1b0:	4649      	mov	r1, r9
 800a1b2:	4620      	mov	r0, r4
 800a1b4:	f7ff ffa8 	bl	800a108 <L_shift>
 800a1b8:	4544      	cmp	r4, r8
 800a1ba:	d950      	bls.n	800a25e <__hexnan+0x10a>
 800a1bc:	2300      	movs	r3, #0
 800a1be:	f1a4 0904 	sub.w	r9, r4, #4
 800a1c2:	f844 3c04 	str.w	r3, [r4, #-4]
 800a1c6:	f8cd b008 	str.w	fp, [sp, #8]
 800a1ca:	464c      	mov	r4, r9
 800a1cc:	461d      	mov	r5, r3
 800a1ce:	9a03      	ldr	r2, [sp, #12]
 800a1d0:	e7d7      	b.n	800a182 <__hexnan+0x2e>
 800a1d2:	2929      	cmp	r1, #41	; 0x29
 800a1d4:	d156      	bne.n	800a284 <__hexnan+0x130>
 800a1d6:	3202      	adds	r2, #2
 800a1d8:	f8ca 2000 	str.w	r2, [sl]
 800a1dc:	f1bb 0f00 	cmp.w	fp, #0
 800a1e0:	d050      	beq.n	800a284 <__hexnan+0x130>
 800a1e2:	454c      	cmp	r4, r9
 800a1e4:	d206      	bcs.n	800a1f4 <__hexnan+0xa0>
 800a1e6:	2d07      	cmp	r5, #7
 800a1e8:	dc04      	bgt.n	800a1f4 <__hexnan+0xa0>
 800a1ea:	462a      	mov	r2, r5
 800a1ec:	4649      	mov	r1, r9
 800a1ee:	4620      	mov	r0, r4
 800a1f0:	f7ff ff8a 	bl	800a108 <L_shift>
 800a1f4:	4544      	cmp	r4, r8
 800a1f6:	d934      	bls.n	800a262 <__hexnan+0x10e>
 800a1f8:	f1a8 0204 	sub.w	r2, r8, #4
 800a1fc:	4623      	mov	r3, r4
 800a1fe:	f853 1b04 	ldr.w	r1, [r3], #4
 800a202:	f842 1f04 	str.w	r1, [r2, #4]!
 800a206:	429f      	cmp	r7, r3
 800a208:	d2f9      	bcs.n	800a1fe <__hexnan+0xaa>
 800a20a:	1b3b      	subs	r3, r7, r4
 800a20c:	f023 0303 	bic.w	r3, r3, #3
 800a210:	3304      	adds	r3, #4
 800a212:	3401      	adds	r4, #1
 800a214:	3e03      	subs	r6, #3
 800a216:	42b4      	cmp	r4, r6
 800a218:	bf88      	it	hi
 800a21a:	2304      	movhi	r3, #4
 800a21c:	4443      	add	r3, r8
 800a21e:	2200      	movs	r2, #0
 800a220:	f843 2b04 	str.w	r2, [r3], #4
 800a224:	429f      	cmp	r7, r3
 800a226:	d2fb      	bcs.n	800a220 <__hexnan+0xcc>
 800a228:	683b      	ldr	r3, [r7, #0]
 800a22a:	b91b      	cbnz	r3, 800a234 <__hexnan+0xe0>
 800a22c:	4547      	cmp	r7, r8
 800a22e:	d127      	bne.n	800a280 <__hexnan+0x12c>
 800a230:	2301      	movs	r3, #1
 800a232:	603b      	str	r3, [r7, #0]
 800a234:	2005      	movs	r0, #5
 800a236:	e026      	b.n	800a286 <__hexnan+0x132>
 800a238:	3501      	adds	r5, #1
 800a23a:	2d08      	cmp	r5, #8
 800a23c:	f10b 0b01 	add.w	fp, fp, #1
 800a240:	dd06      	ble.n	800a250 <__hexnan+0xfc>
 800a242:	4544      	cmp	r4, r8
 800a244:	d9c3      	bls.n	800a1ce <__hexnan+0x7a>
 800a246:	2300      	movs	r3, #0
 800a248:	f844 3c04 	str.w	r3, [r4, #-4]
 800a24c:	2501      	movs	r5, #1
 800a24e:	3c04      	subs	r4, #4
 800a250:	6822      	ldr	r2, [r4, #0]
 800a252:	f000 000f 	and.w	r0, r0, #15
 800a256:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800a25a:	6022      	str	r2, [r4, #0]
 800a25c:	e7b7      	b.n	800a1ce <__hexnan+0x7a>
 800a25e:	2508      	movs	r5, #8
 800a260:	e7b5      	b.n	800a1ce <__hexnan+0x7a>
 800a262:	9b01      	ldr	r3, [sp, #4]
 800a264:	2b00      	cmp	r3, #0
 800a266:	d0df      	beq.n	800a228 <__hexnan+0xd4>
 800a268:	f04f 32ff 	mov.w	r2, #4294967295
 800a26c:	f1c3 0320 	rsb	r3, r3, #32
 800a270:	fa22 f303 	lsr.w	r3, r2, r3
 800a274:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800a278:	401a      	ands	r2, r3
 800a27a:	f846 2c04 	str.w	r2, [r6, #-4]
 800a27e:	e7d3      	b.n	800a228 <__hexnan+0xd4>
 800a280:	3f04      	subs	r7, #4
 800a282:	e7d1      	b.n	800a228 <__hexnan+0xd4>
 800a284:	2004      	movs	r0, #4
 800a286:	b007      	add	sp, #28
 800a288:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800a28c <_localeconv_r>:
 800a28c:	4800      	ldr	r0, [pc, #0]	; (800a290 <_localeconv_r+0x4>)
 800a28e:	4770      	bx	lr
 800a290:	200003d0 	.word	0x200003d0

0800a294 <malloc>:
 800a294:	4b02      	ldr	r3, [pc, #8]	; (800a2a0 <malloc+0xc>)
 800a296:	4601      	mov	r1, r0
 800a298:	6818      	ldr	r0, [r3, #0]
 800a29a:	f000 bd59 	b.w	800ad50 <_malloc_r>
 800a29e:	bf00      	nop
 800a2a0:	20000278 	.word	0x20000278

0800a2a4 <__ascii_mbtowc>:
 800a2a4:	b082      	sub	sp, #8
 800a2a6:	b901      	cbnz	r1, 800a2aa <__ascii_mbtowc+0x6>
 800a2a8:	a901      	add	r1, sp, #4
 800a2aa:	b142      	cbz	r2, 800a2be <__ascii_mbtowc+0x1a>
 800a2ac:	b14b      	cbz	r3, 800a2c2 <__ascii_mbtowc+0x1e>
 800a2ae:	7813      	ldrb	r3, [r2, #0]
 800a2b0:	600b      	str	r3, [r1, #0]
 800a2b2:	7812      	ldrb	r2, [r2, #0]
 800a2b4:	1e10      	subs	r0, r2, #0
 800a2b6:	bf18      	it	ne
 800a2b8:	2001      	movne	r0, #1
 800a2ba:	b002      	add	sp, #8
 800a2bc:	4770      	bx	lr
 800a2be:	4610      	mov	r0, r2
 800a2c0:	e7fb      	b.n	800a2ba <__ascii_mbtowc+0x16>
 800a2c2:	f06f 0001 	mvn.w	r0, #1
 800a2c6:	e7f8      	b.n	800a2ba <__ascii_mbtowc+0x16>

0800a2c8 <_Balloc>:
 800a2c8:	b570      	push	{r4, r5, r6, lr}
 800a2ca:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a2cc:	4604      	mov	r4, r0
 800a2ce:	460d      	mov	r5, r1
 800a2d0:	b976      	cbnz	r6, 800a2f0 <_Balloc+0x28>
 800a2d2:	2010      	movs	r0, #16
 800a2d4:	f7ff ffde 	bl	800a294 <malloc>
 800a2d8:	4602      	mov	r2, r0
 800a2da:	6260      	str	r0, [r4, #36]	; 0x24
 800a2dc:	b920      	cbnz	r0, 800a2e8 <_Balloc+0x20>
 800a2de:	4b18      	ldr	r3, [pc, #96]	; (800a340 <_Balloc+0x78>)
 800a2e0:	4818      	ldr	r0, [pc, #96]	; (800a344 <_Balloc+0x7c>)
 800a2e2:	2166      	movs	r1, #102	; 0x66
 800a2e4:	f000 ff44 	bl	800b170 <__assert_func>
 800a2e8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a2ec:	6006      	str	r6, [r0, #0]
 800a2ee:	60c6      	str	r6, [r0, #12]
 800a2f0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800a2f2:	68f3      	ldr	r3, [r6, #12]
 800a2f4:	b183      	cbz	r3, 800a318 <_Balloc+0x50>
 800a2f6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a2f8:	68db      	ldr	r3, [r3, #12]
 800a2fa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800a2fe:	b9b8      	cbnz	r0, 800a330 <_Balloc+0x68>
 800a300:	2101      	movs	r1, #1
 800a302:	fa01 f605 	lsl.w	r6, r1, r5
 800a306:	1d72      	adds	r2, r6, #5
 800a308:	0092      	lsls	r2, r2, #2
 800a30a:	4620      	mov	r0, r4
 800a30c:	f000 fc9d 	bl	800ac4a <_calloc_r>
 800a310:	b160      	cbz	r0, 800a32c <_Balloc+0x64>
 800a312:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800a316:	e00e      	b.n	800a336 <_Balloc+0x6e>
 800a318:	2221      	movs	r2, #33	; 0x21
 800a31a:	2104      	movs	r1, #4
 800a31c:	4620      	mov	r0, r4
 800a31e:	f000 fc94 	bl	800ac4a <_calloc_r>
 800a322:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800a324:	60f0      	str	r0, [r6, #12]
 800a326:	68db      	ldr	r3, [r3, #12]
 800a328:	2b00      	cmp	r3, #0
 800a32a:	d1e4      	bne.n	800a2f6 <_Balloc+0x2e>
 800a32c:	2000      	movs	r0, #0
 800a32e:	bd70      	pop	{r4, r5, r6, pc}
 800a330:	6802      	ldr	r2, [r0, #0]
 800a332:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800a336:	2300      	movs	r3, #0
 800a338:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800a33c:	e7f7      	b.n	800a32e <_Balloc+0x66>
 800a33e:	bf00      	nop
 800a340:	0800c1de 	.word	0x0800c1de
 800a344:	0800c2dc 	.word	0x0800c2dc

0800a348 <_Bfree>:
 800a348:	b570      	push	{r4, r5, r6, lr}
 800a34a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800a34c:	4605      	mov	r5, r0
 800a34e:	460c      	mov	r4, r1
 800a350:	b976      	cbnz	r6, 800a370 <_Bfree+0x28>
 800a352:	2010      	movs	r0, #16
 800a354:	f7ff ff9e 	bl	800a294 <malloc>
 800a358:	4602      	mov	r2, r0
 800a35a:	6268      	str	r0, [r5, #36]	; 0x24
 800a35c:	b920      	cbnz	r0, 800a368 <_Bfree+0x20>
 800a35e:	4b09      	ldr	r3, [pc, #36]	; (800a384 <_Bfree+0x3c>)
 800a360:	4809      	ldr	r0, [pc, #36]	; (800a388 <_Bfree+0x40>)
 800a362:	218a      	movs	r1, #138	; 0x8a
 800a364:	f000 ff04 	bl	800b170 <__assert_func>
 800a368:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800a36c:	6006      	str	r6, [r0, #0]
 800a36e:	60c6      	str	r6, [r0, #12]
 800a370:	b13c      	cbz	r4, 800a382 <_Bfree+0x3a>
 800a372:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800a374:	6862      	ldr	r2, [r4, #4]
 800a376:	68db      	ldr	r3, [r3, #12]
 800a378:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800a37c:	6021      	str	r1, [r4, #0]
 800a37e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800a382:	bd70      	pop	{r4, r5, r6, pc}
 800a384:	0800c1de 	.word	0x0800c1de
 800a388:	0800c2dc 	.word	0x0800c2dc

0800a38c <__multadd>:
 800a38c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800a390:	690d      	ldr	r5, [r1, #16]
 800a392:	4607      	mov	r7, r0
 800a394:	460c      	mov	r4, r1
 800a396:	461e      	mov	r6, r3
 800a398:	f101 0c14 	add.w	ip, r1, #20
 800a39c:	2000      	movs	r0, #0
 800a39e:	f8dc 3000 	ldr.w	r3, [ip]
 800a3a2:	b299      	uxth	r1, r3
 800a3a4:	fb02 6101 	mla	r1, r2, r1, r6
 800a3a8:	0c1e      	lsrs	r6, r3, #16
 800a3aa:	0c0b      	lsrs	r3, r1, #16
 800a3ac:	fb02 3306 	mla	r3, r2, r6, r3
 800a3b0:	b289      	uxth	r1, r1
 800a3b2:	3001      	adds	r0, #1
 800a3b4:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800a3b8:	4285      	cmp	r5, r0
 800a3ba:	f84c 1b04 	str.w	r1, [ip], #4
 800a3be:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800a3c2:	dcec      	bgt.n	800a39e <__multadd+0x12>
 800a3c4:	b30e      	cbz	r6, 800a40a <__multadd+0x7e>
 800a3c6:	68a3      	ldr	r3, [r4, #8]
 800a3c8:	42ab      	cmp	r3, r5
 800a3ca:	dc19      	bgt.n	800a400 <__multadd+0x74>
 800a3cc:	6861      	ldr	r1, [r4, #4]
 800a3ce:	4638      	mov	r0, r7
 800a3d0:	3101      	adds	r1, #1
 800a3d2:	f7ff ff79 	bl	800a2c8 <_Balloc>
 800a3d6:	4680      	mov	r8, r0
 800a3d8:	b928      	cbnz	r0, 800a3e6 <__multadd+0x5a>
 800a3da:	4602      	mov	r2, r0
 800a3dc:	4b0c      	ldr	r3, [pc, #48]	; (800a410 <__multadd+0x84>)
 800a3de:	480d      	ldr	r0, [pc, #52]	; (800a414 <__multadd+0x88>)
 800a3e0:	21b5      	movs	r1, #181	; 0xb5
 800a3e2:	f000 fec5 	bl	800b170 <__assert_func>
 800a3e6:	6922      	ldr	r2, [r4, #16]
 800a3e8:	3202      	adds	r2, #2
 800a3ea:	f104 010c 	add.w	r1, r4, #12
 800a3ee:	0092      	lsls	r2, r2, #2
 800a3f0:	300c      	adds	r0, #12
 800a3f2:	f7fd f9a5 	bl	8007740 <memcpy>
 800a3f6:	4621      	mov	r1, r4
 800a3f8:	4638      	mov	r0, r7
 800a3fa:	f7ff ffa5 	bl	800a348 <_Bfree>
 800a3fe:	4644      	mov	r4, r8
 800a400:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800a404:	3501      	adds	r5, #1
 800a406:	615e      	str	r6, [r3, #20]
 800a408:	6125      	str	r5, [r4, #16]
 800a40a:	4620      	mov	r0, r4
 800a40c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800a410:	0800c250 	.word	0x0800c250
 800a414:	0800c2dc 	.word	0x0800c2dc

0800a418 <__s2b>:
 800a418:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a41c:	460c      	mov	r4, r1
 800a41e:	4615      	mov	r5, r2
 800a420:	461f      	mov	r7, r3
 800a422:	2209      	movs	r2, #9
 800a424:	3308      	adds	r3, #8
 800a426:	4606      	mov	r6, r0
 800a428:	fb93 f3f2 	sdiv	r3, r3, r2
 800a42c:	2100      	movs	r1, #0
 800a42e:	2201      	movs	r2, #1
 800a430:	429a      	cmp	r2, r3
 800a432:	db09      	blt.n	800a448 <__s2b+0x30>
 800a434:	4630      	mov	r0, r6
 800a436:	f7ff ff47 	bl	800a2c8 <_Balloc>
 800a43a:	b940      	cbnz	r0, 800a44e <__s2b+0x36>
 800a43c:	4602      	mov	r2, r0
 800a43e:	4b19      	ldr	r3, [pc, #100]	; (800a4a4 <__s2b+0x8c>)
 800a440:	4819      	ldr	r0, [pc, #100]	; (800a4a8 <__s2b+0x90>)
 800a442:	21ce      	movs	r1, #206	; 0xce
 800a444:	f000 fe94 	bl	800b170 <__assert_func>
 800a448:	0052      	lsls	r2, r2, #1
 800a44a:	3101      	adds	r1, #1
 800a44c:	e7f0      	b.n	800a430 <__s2b+0x18>
 800a44e:	9b08      	ldr	r3, [sp, #32]
 800a450:	6143      	str	r3, [r0, #20]
 800a452:	2d09      	cmp	r5, #9
 800a454:	f04f 0301 	mov.w	r3, #1
 800a458:	6103      	str	r3, [r0, #16]
 800a45a:	dd16      	ble.n	800a48a <__s2b+0x72>
 800a45c:	f104 0909 	add.w	r9, r4, #9
 800a460:	46c8      	mov	r8, r9
 800a462:	442c      	add	r4, r5
 800a464:	f818 3b01 	ldrb.w	r3, [r8], #1
 800a468:	4601      	mov	r1, r0
 800a46a:	3b30      	subs	r3, #48	; 0x30
 800a46c:	220a      	movs	r2, #10
 800a46e:	4630      	mov	r0, r6
 800a470:	f7ff ff8c 	bl	800a38c <__multadd>
 800a474:	45a0      	cmp	r8, r4
 800a476:	d1f5      	bne.n	800a464 <__s2b+0x4c>
 800a478:	f1a5 0408 	sub.w	r4, r5, #8
 800a47c:	444c      	add	r4, r9
 800a47e:	1b2d      	subs	r5, r5, r4
 800a480:	1963      	adds	r3, r4, r5
 800a482:	42bb      	cmp	r3, r7
 800a484:	db04      	blt.n	800a490 <__s2b+0x78>
 800a486:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a48a:	340a      	adds	r4, #10
 800a48c:	2509      	movs	r5, #9
 800a48e:	e7f6      	b.n	800a47e <__s2b+0x66>
 800a490:	f814 3b01 	ldrb.w	r3, [r4], #1
 800a494:	4601      	mov	r1, r0
 800a496:	3b30      	subs	r3, #48	; 0x30
 800a498:	220a      	movs	r2, #10
 800a49a:	4630      	mov	r0, r6
 800a49c:	f7ff ff76 	bl	800a38c <__multadd>
 800a4a0:	e7ee      	b.n	800a480 <__s2b+0x68>
 800a4a2:	bf00      	nop
 800a4a4:	0800c250 	.word	0x0800c250
 800a4a8:	0800c2dc 	.word	0x0800c2dc

0800a4ac <__hi0bits>:
 800a4ac:	0c03      	lsrs	r3, r0, #16
 800a4ae:	041b      	lsls	r3, r3, #16
 800a4b0:	b9d3      	cbnz	r3, 800a4e8 <__hi0bits+0x3c>
 800a4b2:	0400      	lsls	r0, r0, #16
 800a4b4:	2310      	movs	r3, #16
 800a4b6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800a4ba:	bf04      	itt	eq
 800a4bc:	0200      	lsleq	r0, r0, #8
 800a4be:	3308      	addeq	r3, #8
 800a4c0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800a4c4:	bf04      	itt	eq
 800a4c6:	0100      	lsleq	r0, r0, #4
 800a4c8:	3304      	addeq	r3, #4
 800a4ca:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800a4ce:	bf04      	itt	eq
 800a4d0:	0080      	lsleq	r0, r0, #2
 800a4d2:	3302      	addeq	r3, #2
 800a4d4:	2800      	cmp	r0, #0
 800a4d6:	db05      	blt.n	800a4e4 <__hi0bits+0x38>
 800a4d8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800a4dc:	f103 0301 	add.w	r3, r3, #1
 800a4e0:	bf08      	it	eq
 800a4e2:	2320      	moveq	r3, #32
 800a4e4:	4618      	mov	r0, r3
 800a4e6:	4770      	bx	lr
 800a4e8:	2300      	movs	r3, #0
 800a4ea:	e7e4      	b.n	800a4b6 <__hi0bits+0xa>

0800a4ec <__lo0bits>:
 800a4ec:	6803      	ldr	r3, [r0, #0]
 800a4ee:	f013 0207 	ands.w	r2, r3, #7
 800a4f2:	4601      	mov	r1, r0
 800a4f4:	d00b      	beq.n	800a50e <__lo0bits+0x22>
 800a4f6:	07da      	lsls	r2, r3, #31
 800a4f8:	d423      	bmi.n	800a542 <__lo0bits+0x56>
 800a4fa:	0798      	lsls	r0, r3, #30
 800a4fc:	bf49      	itett	mi
 800a4fe:	085b      	lsrmi	r3, r3, #1
 800a500:	089b      	lsrpl	r3, r3, #2
 800a502:	2001      	movmi	r0, #1
 800a504:	600b      	strmi	r3, [r1, #0]
 800a506:	bf5c      	itt	pl
 800a508:	600b      	strpl	r3, [r1, #0]
 800a50a:	2002      	movpl	r0, #2
 800a50c:	4770      	bx	lr
 800a50e:	b298      	uxth	r0, r3
 800a510:	b9a8      	cbnz	r0, 800a53e <__lo0bits+0x52>
 800a512:	0c1b      	lsrs	r3, r3, #16
 800a514:	2010      	movs	r0, #16
 800a516:	b2da      	uxtb	r2, r3
 800a518:	b90a      	cbnz	r2, 800a51e <__lo0bits+0x32>
 800a51a:	3008      	adds	r0, #8
 800a51c:	0a1b      	lsrs	r3, r3, #8
 800a51e:	071a      	lsls	r2, r3, #28
 800a520:	bf04      	itt	eq
 800a522:	091b      	lsreq	r3, r3, #4
 800a524:	3004      	addeq	r0, #4
 800a526:	079a      	lsls	r2, r3, #30
 800a528:	bf04      	itt	eq
 800a52a:	089b      	lsreq	r3, r3, #2
 800a52c:	3002      	addeq	r0, #2
 800a52e:	07da      	lsls	r2, r3, #31
 800a530:	d403      	bmi.n	800a53a <__lo0bits+0x4e>
 800a532:	085b      	lsrs	r3, r3, #1
 800a534:	f100 0001 	add.w	r0, r0, #1
 800a538:	d005      	beq.n	800a546 <__lo0bits+0x5a>
 800a53a:	600b      	str	r3, [r1, #0]
 800a53c:	4770      	bx	lr
 800a53e:	4610      	mov	r0, r2
 800a540:	e7e9      	b.n	800a516 <__lo0bits+0x2a>
 800a542:	2000      	movs	r0, #0
 800a544:	4770      	bx	lr
 800a546:	2020      	movs	r0, #32
 800a548:	4770      	bx	lr
	...

0800a54c <__i2b>:
 800a54c:	b510      	push	{r4, lr}
 800a54e:	460c      	mov	r4, r1
 800a550:	2101      	movs	r1, #1
 800a552:	f7ff feb9 	bl	800a2c8 <_Balloc>
 800a556:	4602      	mov	r2, r0
 800a558:	b928      	cbnz	r0, 800a566 <__i2b+0x1a>
 800a55a:	4b05      	ldr	r3, [pc, #20]	; (800a570 <__i2b+0x24>)
 800a55c:	4805      	ldr	r0, [pc, #20]	; (800a574 <__i2b+0x28>)
 800a55e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800a562:	f000 fe05 	bl	800b170 <__assert_func>
 800a566:	2301      	movs	r3, #1
 800a568:	6144      	str	r4, [r0, #20]
 800a56a:	6103      	str	r3, [r0, #16]
 800a56c:	bd10      	pop	{r4, pc}
 800a56e:	bf00      	nop
 800a570:	0800c250 	.word	0x0800c250
 800a574:	0800c2dc 	.word	0x0800c2dc

0800a578 <__multiply>:
 800a578:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a57c:	4691      	mov	r9, r2
 800a57e:	690a      	ldr	r2, [r1, #16]
 800a580:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800a584:	429a      	cmp	r2, r3
 800a586:	bfb8      	it	lt
 800a588:	460b      	movlt	r3, r1
 800a58a:	460c      	mov	r4, r1
 800a58c:	bfbc      	itt	lt
 800a58e:	464c      	movlt	r4, r9
 800a590:	4699      	movlt	r9, r3
 800a592:	6927      	ldr	r7, [r4, #16]
 800a594:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800a598:	68a3      	ldr	r3, [r4, #8]
 800a59a:	6861      	ldr	r1, [r4, #4]
 800a59c:	eb07 060a 	add.w	r6, r7, sl
 800a5a0:	42b3      	cmp	r3, r6
 800a5a2:	b085      	sub	sp, #20
 800a5a4:	bfb8      	it	lt
 800a5a6:	3101      	addlt	r1, #1
 800a5a8:	f7ff fe8e 	bl	800a2c8 <_Balloc>
 800a5ac:	b930      	cbnz	r0, 800a5bc <__multiply+0x44>
 800a5ae:	4602      	mov	r2, r0
 800a5b0:	4b44      	ldr	r3, [pc, #272]	; (800a6c4 <__multiply+0x14c>)
 800a5b2:	4845      	ldr	r0, [pc, #276]	; (800a6c8 <__multiply+0x150>)
 800a5b4:	f240 115d 	movw	r1, #349	; 0x15d
 800a5b8:	f000 fdda 	bl	800b170 <__assert_func>
 800a5bc:	f100 0514 	add.w	r5, r0, #20
 800a5c0:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800a5c4:	462b      	mov	r3, r5
 800a5c6:	2200      	movs	r2, #0
 800a5c8:	4543      	cmp	r3, r8
 800a5ca:	d321      	bcc.n	800a610 <__multiply+0x98>
 800a5cc:	f104 0314 	add.w	r3, r4, #20
 800a5d0:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800a5d4:	f109 0314 	add.w	r3, r9, #20
 800a5d8:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800a5dc:	9202      	str	r2, [sp, #8]
 800a5de:	1b3a      	subs	r2, r7, r4
 800a5e0:	3a15      	subs	r2, #21
 800a5e2:	f022 0203 	bic.w	r2, r2, #3
 800a5e6:	3204      	adds	r2, #4
 800a5e8:	f104 0115 	add.w	r1, r4, #21
 800a5ec:	428f      	cmp	r7, r1
 800a5ee:	bf38      	it	cc
 800a5f0:	2204      	movcc	r2, #4
 800a5f2:	9201      	str	r2, [sp, #4]
 800a5f4:	9a02      	ldr	r2, [sp, #8]
 800a5f6:	9303      	str	r3, [sp, #12]
 800a5f8:	429a      	cmp	r2, r3
 800a5fa:	d80c      	bhi.n	800a616 <__multiply+0x9e>
 800a5fc:	2e00      	cmp	r6, #0
 800a5fe:	dd03      	ble.n	800a608 <__multiply+0x90>
 800a600:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800a604:	2b00      	cmp	r3, #0
 800a606:	d05a      	beq.n	800a6be <__multiply+0x146>
 800a608:	6106      	str	r6, [r0, #16]
 800a60a:	b005      	add	sp, #20
 800a60c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a610:	f843 2b04 	str.w	r2, [r3], #4
 800a614:	e7d8      	b.n	800a5c8 <__multiply+0x50>
 800a616:	f8b3 a000 	ldrh.w	sl, [r3]
 800a61a:	f1ba 0f00 	cmp.w	sl, #0
 800a61e:	d024      	beq.n	800a66a <__multiply+0xf2>
 800a620:	f104 0e14 	add.w	lr, r4, #20
 800a624:	46a9      	mov	r9, r5
 800a626:	f04f 0c00 	mov.w	ip, #0
 800a62a:	f85e 2b04 	ldr.w	r2, [lr], #4
 800a62e:	f8d9 1000 	ldr.w	r1, [r9]
 800a632:	fa1f fb82 	uxth.w	fp, r2
 800a636:	b289      	uxth	r1, r1
 800a638:	fb0a 110b 	mla	r1, sl, fp, r1
 800a63c:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800a640:	f8d9 2000 	ldr.w	r2, [r9]
 800a644:	4461      	add	r1, ip
 800a646:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a64a:	fb0a c20b 	mla	r2, sl, fp, ip
 800a64e:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800a652:	b289      	uxth	r1, r1
 800a654:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800a658:	4577      	cmp	r7, lr
 800a65a:	f849 1b04 	str.w	r1, [r9], #4
 800a65e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800a662:	d8e2      	bhi.n	800a62a <__multiply+0xb2>
 800a664:	9a01      	ldr	r2, [sp, #4]
 800a666:	f845 c002 	str.w	ip, [r5, r2]
 800a66a:	9a03      	ldr	r2, [sp, #12]
 800a66c:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800a670:	3304      	adds	r3, #4
 800a672:	f1b9 0f00 	cmp.w	r9, #0
 800a676:	d020      	beq.n	800a6ba <__multiply+0x142>
 800a678:	6829      	ldr	r1, [r5, #0]
 800a67a:	f104 0c14 	add.w	ip, r4, #20
 800a67e:	46ae      	mov	lr, r5
 800a680:	f04f 0a00 	mov.w	sl, #0
 800a684:	f8bc b000 	ldrh.w	fp, [ip]
 800a688:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800a68c:	fb09 220b 	mla	r2, r9, fp, r2
 800a690:	4492      	add	sl, r2
 800a692:	b289      	uxth	r1, r1
 800a694:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800a698:	f84e 1b04 	str.w	r1, [lr], #4
 800a69c:	f85c 2b04 	ldr.w	r2, [ip], #4
 800a6a0:	f8be 1000 	ldrh.w	r1, [lr]
 800a6a4:	0c12      	lsrs	r2, r2, #16
 800a6a6:	fb09 1102 	mla	r1, r9, r2, r1
 800a6aa:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800a6ae:	4567      	cmp	r7, ip
 800a6b0:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800a6b4:	d8e6      	bhi.n	800a684 <__multiply+0x10c>
 800a6b6:	9a01      	ldr	r2, [sp, #4]
 800a6b8:	50a9      	str	r1, [r5, r2]
 800a6ba:	3504      	adds	r5, #4
 800a6bc:	e79a      	b.n	800a5f4 <__multiply+0x7c>
 800a6be:	3e01      	subs	r6, #1
 800a6c0:	e79c      	b.n	800a5fc <__multiply+0x84>
 800a6c2:	bf00      	nop
 800a6c4:	0800c250 	.word	0x0800c250
 800a6c8:	0800c2dc 	.word	0x0800c2dc

0800a6cc <__pow5mult>:
 800a6cc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800a6d0:	4615      	mov	r5, r2
 800a6d2:	f012 0203 	ands.w	r2, r2, #3
 800a6d6:	4606      	mov	r6, r0
 800a6d8:	460f      	mov	r7, r1
 800a6da:	d007      	beq.n	800a6ec <__pow5mult+0x20>
 800a6dc:	4c25      	ldr	r4, [pc, #148]	; (800a774 <__pow5mult+0xa8>)
 800a6de:	3a01      	subs	r2, #1
 800a6e0:	2300      	movs	r3, #0
 800a6e2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800a6e6:	f7ff fe51 	bl	800a38c <__multadd>
 800a6ea:	4607      	mov	r7, r0
 800a6ec:	10ad      	asrs	r5, r5, #2
 800a6ee:	d03d      	beq.n	800a76c <__pow5mult+0xa0>
 800a6f0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800a6f2:	b97c      	cbnz	r4, 800a714 <__pow5mult+0x48>
 800a6f4:	2010      	movs	r0, #16
 800a6f6:	f7ff fdcd 	bl	800a294 <malloc>
 800a6fa:	4602      	mov	r2, r0
 800a6fc:	6270      	str	r0, [r6, #36]	; 0x24
 800a6fe:	b928      	cbnz	r0, 800a70c <__pow5mult+0x40>
 800a700:	4b1d      	ldr	r3, [pc, #116]	; (800a778 <__pow5mult+0xac>)
 800a702:	481e      	ldr	r0, [pc, #120]	; (800a77c <__pow5mult+0xb0>)
 800a704:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800a708:	f000 fd32 	bl	800b170 <__assert_func>
 800a70c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800a710:	6004      	str	r4, [r0, #0]
 800a712:	60c4      	str	r4, [r0, #12]
 800a714:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800a718:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800a71c:	b94c      	cbnz	r4, 800a732 <__pow5mult+0x66>
 800a71e:	f240 2171 	movw	r1, #625	; 0x271
 800a722:	4630      	mov	r0, r6
 800a724:	f7ff ff12 	bl	800a54c <__i2b>
 800a728:	2300      	movs	r3, #0
 800a72a:	f8c8 0008 	str.w	r0, [r8, #8]
 800a72e:	4604      	mov	r4, r0
 800a730:	6003      	str	r3, [r0, #0]
 800a732:	f04f 0900 	mov.w	r9, #0
 800a736:	07eb      	lsls	r3, r5, #31
 800a738:	d50a      	bpl.n	800a750 <__pow5mult+0x84>
 800a73a:	4639      	mov	r1, r7
 800a73c:	4622      	mov	r2, r4
 800a73e:	4630      	mov	r0, r6
 800a740:	f7ff ff1a 	bl	800a578 <__multiply>
 800a744:	4639      	mov	r1, r7
 800a746:	4680      	mov	r8, r0
 800a748:	4630      	mov	r0, r6
 800a74a:	f7ff fdfd 	bl	800a348 <_Bfree>
 800a74e:	4647      	mov	r7, r8
 800a750:	106d      	asrs	r5, r5, #1
 800a752:	d00b      	beq.n	800a76c <__pow5mult+0xa0>
 800a754:	6820      	ldr	r0, [r4, #0]
 800a756:	b938      	cbnz	r0, 800a768 <__pow5mult+0x9c>
 800a758:	4622      	mov	r2, r4
 800a75a:	4621      	mov	r1, r4
 800a75c:	4630      	mov	r0, r6
 800a75e:	f7ff ff0b 	bl	800a578 <__multiply>
 800a762:	6020      	str	r0, [r4, #0]
 800a764:	f8c0 9000 	str.w	r9, [r0]
 800a768:	4604      	mov	r4, r0
 800a76a:	e7e4      	b.n	800a736 <__pow5mult+0x6a>
 800a76c:	4638      	mov	r0, r7
 800a76e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800a772:	bf00      	nop
 800a774:	0800c428 	.word	0x0800c428
 800a778:	0800c1de 	.word	0x0800c1de
 800a77c:	0800c2dc 	.word	0x0800c2dc

0800a780 <__lshift>:
 800a780:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800a784:	460c      	mov	r4, r1
 800a786:	6849      	ldr	r1, [r1, #4]
 800a788:	6923      	ldr	r3, [r4, #16]
 800a78a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800a78e:	68a3      	ldr	r3, [r4, #8]
 800a790:	4607      	mov	r7, r0
 800a792:	4691      	mov	r9, r2
 800a794:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800a798:	f108 0601 	add.w	r6, r8, #1
 800a79c:	42b3      	cmp	r3, r6
 800a79e:	db0b      	blt.n	800a7b8 <__lshift+0x38>
 800a7a0:	4638      	mov	r0, r7
 800a7a2:	f7ff fd91 	bl	800a2c8 <_Balloc>
 800a7a6:	4605      	mov	r5, r0
 800a7a8:	b948      	cbnz	r0, 800a7be <__lshift+0x3e>
 800a7aa:	4602      	mov	r2, r0
 800a7ac:	4b2a      	ldr	r3, [pc, #168]	; (800a858 <__lshift+0xd8>)
 800a7ae:	482b      	ldr	r0, [pc, #172]	; (800a85c <__lshift+0xdc>)
 800a7b0:	f240 11d9 	movw	r1, #473	; 0x1d9
 800a7b4:	f000 fcdc 	bl	800b170 <__assert_func>
 800a7b8:	3101      	adds	r1, #1
 800a7ba:	005b      	lsls	r3, r3, #1
 800a7bc:	e7ee      	b.n	800a79c <__lshift+0x1c>
 800a7be:	2300      	movs	r3, #0
 800a7c0:	f100 0114 	add.w	r1, r0, #20
 800a7c4:	f100 0210 	add.w	r2, r0, #16
 800a7c8:	4618      	mov	r0, r3
 800a7ca:	4553      	cmp	r3, sl
 800a7cc:	db37      	blt.n	800a83e <__lshift+0xbe>
 800a7ce:	6920      	ldr	r0, [r4, #16]
 800a7d0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800a7d4:	f104 0314 	add.w	r3, r4, #20
 800a7d8:	f019 091f 	ands.w	r9, r9, #31
 800a7dc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800a7e0:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800a7e4:	d02f      	beq.n	800a846 <__lshift+0xc6>
 800a7e6:	f1c9 0e20 	rsb	lr, r9, #32
 800a7ea:	468a      	mov	sl, r1
 800a7ec:	f04f 0c00 	mov.w	ip, #0
 800a7f0:	681a      	ldr	r2, [r3, #0]
 800a7f2:	fa02 f209 	lsl.w	r2, r2, r9
 800a7f6:	ea42 020c 	orr.w	r2, r2, ip
 800a7fa:	f84a 2b04 	str.w	r2, [sl], #4
 800a7fe:	f853 2b04 	ldr.w	r2, [r3], #4
 800a802:	4298      	cmp	r0, r3
 800a804:	fa22 fc0e 	lsr.w	ip, r2, lr
 800a808:	d8f2      	bhi.n	800a7f0 <__lshift+0x70>
 800a80a:	1b03      	subs	r3, r0, r4
 800a80c:	3b15      	subs	r3, #21
 800a80e:	f023 0303 	bic.w	r3, r3, #3
 800a812:	3304      	adds	r3, #4
 800a814:	f104 0215 	add.w	r2, r4, #21
 800a818:	4290      	cmp	r0, r2
 800a81a:	bf38      	it	cc
 800a81c:	2304      	movcc	r3, #4
 800a81e:	f841 c003 	str.w	ip, [r1, r3]
 800a822:	f1bc 0f00 	cmp.w	ip, #0
 800a826:	d001      	beq.n	800a82c <__lshift+0xac>
 800a828:	f108 0602 	add.w	r6, r8, #2
 800a82c:	3e01      	subs	r6, #1
 800a82e:	4638      	mov	r0, r7
 800a830:	612e      	str	r6, [r5, #16]
 800a832:	4621      	mov	r1, r4
 800a834:	f7ff fd88 	bl	800a348 <_Bfree>
 800a838:	4628      	mov	r0, r5
 800a83a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800a83e:	f842 0f04 	str.w	r0, [r2, #4]!
 800a842:	3301      	adds	r3, #1
 800a844:	e7c1      	b.n	800a7ca <__lshift+0x4a>
 800a846:	3904      	subs	r1, #4
 800a848:	f853 2b04 	ldr.w	r2, [r3], #4
 800a84c:	f841 2f04 	str.w	r2, [r1, #4]!
 800a850:	4298      	cmp	r0, r3
 800a852:	d8f9      	bhi.n	800a848 <__lshift+0xc8>
 800a854:	e7ea      	b.n	800a82c <__lshift+0xac>
 800a856:	bf00      	nop
 800a858:	0800c250 	.word	0x0800c250
 800a85c:	0800c2dc 	.word	0x0800c2dc

0800a860 <__mcmp>:
 800a860:	b530      	push	{r4, r5, lr}
 800a862:	6902      	ldr	r2, [r0, #16]
 800a864:	690c      	ldr	r4, [r1, #16]
 800a866:	1b12      	subs	r2, r2, r4
 800a868:	d10e      	bne.n	800a888 <__mcmp+0x28>
 800a86a:	f100 0314 	add.w	r3, r0, #20
 800a86e:	3114      	adds	r1, #20
 800a870:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800a874:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800a878:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800a87c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800a880:	42a5      	cmp	r5, r4
 800a882:	d003      	beq.n	800a88c <__mcmp+0x2c>
 800a884:	d305      	bcc.n	800a892 <__mcmp+0x32>
 800a886:	2201      	movs	r2, #1
 800a888:	4610      	mov	r0, r2
 800a88a:	bd30      	pop	{r4, r5, pc}
 800a88c:	4283      	cmp	r3, r0
 800a88e:	d3f3      	bcc.n	800a878 <__mcmp+0x18>
 800a890:	e7fa      	b.n	800a888 <__mcmp+0x28>
 800a892:	f04f 32ff 	mov.w	r2, #4294967295
 800a896:	e7f7      	b.n	800a888 <__mcmp+0x28>

0800a898 <__mdiff>:
 800a898:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a89c:	460c      	mov	r4, r1
 800a89e:	4606      	mov	r6, r0
 800a8a0:	4611      	mov	r1, r2
 800a8a2:	4620      	mov	r0, r4
 800a8a4:	4690      	mov	r8, r2
 800a8a6:	f7ff ffdb 	bl	800a860 <__mcmp>
 800a8aa:	1e05      	subs	r5, r0, #0
 800a8ac:	d110      	bne.n	800a8d0 <__mdiff+0x38>
 800a8ae:	4629      	mov	r1, r5
 800a8b0:	4630      	mov	r0, r6
 800a8b2:	f7ff fd09 	bl	800a2c8 <_Balloc>
 800a8b6:	b930      	cbnz	r0, 800a8c6 <__mdiff+0x2e>
 800a8b8:	4b3a      	ldr	r3, [pc, #232]	; (800a9a4 <__mdiff+0x10c>)
 800a8ba:	4602      	mov	r2, r0
 800a8bc:	f240 2132 	movw	r1, #562	; 0x232
 800a8c0:	4839      	ldr	r0, [pc, #228]	; (800a9a8 <__mdiff+0x110>)
 800a8c2:	f000 fc55 	bl	800b170 <__assert_func>
 800a8c6:	2301      	movs	r3, #1
 800a8c8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800a8cc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800a8d0:	bfa4      	itt	ge
 800a8d2:	4643      	movge	r3, r8
 800a8d4:	46a0      	movge	r8, r4
 800a8d6:	4630      	mov	r0, r6
 800a8d8:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800a8dc:	bfa6      	itte	ge
 800a8de:	461c      	movge	r4, r3
 800a8e0:	2500      	movge	r5, #0
 800a8e2:	2501      	movlt	r5, #1
 800a8e4:	f7ff fcf0 	bl	800a2c8 <_Balloc>
 800a8e8:	b920      	cbnz	r0, 800a8f4 <__mdiff+0x5c>
 800a8ea:	4b2e      	ldr	r3, [pc, #184]	; (800a9a4 <__mdiff+0x10c>)
 800a8ec:	4602      	mov	r2, r0
 800a8ee:	f44f 7110 	mov.w	r1, #576	; 0x240
 800a8f2:	e7e5      	b.n	800a8c0 <__mdiff+0x28>
 800a8f4:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800a8f8:	6926      	ldr	r6, [r4, #16]
 800a8fa:	60c5      	str	r5, [r0, #12]
 800a8fc:	f104 0914 	add.w	r9, r4, #20
 800a900:	f108 0514 	add.w	r5, r8, #20
 800a904:	f100 0e14 	add.w	lr, r0, #20
 800a908:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800a90c:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800a910:	f108 0210 	add.w	r2, r8, #16
 800a914:	46f2      	mov	sl, lr
 800a916:	2100      	movs	r1, #0
 800a918:	f859 3b04 	ldr.w	r3, [r9], #4
 800a91c:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800a920:	fa1f f883 	uxth.w	r8, r3
 800a924:	fa11 f18b 	uxtah	r1, r1, fp
 800a928:	0c1b      	lsrs	r3, r3, #16
 800a92a:	eba1 0808 	sub.w	r8, r1, r8
 800a92e:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800a932:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800a936:	fa1f f888 	uxth.w	r8, r8
 800a93a:	1419      	asrs	r1, r3, #16
 800a93c:	454e      	cmp	r6, r9
 800a93e:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800a942:	f84a 3b04 	str.w	r3, [sl], #4
 800a946:	d8e7      	bhi.n	800a918 <__mdiff+0x80>
 800a948:	1b33      	subs	r3, r6, r4
 800a94a:	3b15      	subs	r3, #21
 800a94c:	f023 0303 	bic.w	r3, r3, #3
 800a950:	3304      	adds	r3, #4
 800a952:	3415      	adds	r4, #21
 800a954:	42a6      	cmp	r6, r4
 800a956:	bf38      	it	cc
 800a958:	2304      	movcc	r3, #4
 800a95a:	441d      	add	r5, r3
 800a95c:	4473      	add	r3, lr
 800a95e:	469e      	mov	lr, r3
 800a960:	462e      	mov	r6, r5
 800a962:	4566      	cmp	r6, ip
 800a964:	d30e      	bcc.n	800a984 <__mdiff+0xec>
 800a966:	f10c 0203 	add.w	r2, ip, #3
 800a96a:	1b52      	subs	r2, r2, r5
 800a96c:	f022 0203 	bic.w	r2, r2, #3
 800a970:	3d03      	subs	r5, #3
 800a972:	45ac      	cmp	ip, r5
 800a974:	bf38      	it	cc
 800a976:	2200      	movcc	r2, #0
 800a978:	441a      	add	r2, r3
 800a97a:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800a97e:	b17b      	cbz	r3, 800a9a0 <__mdiff+0x108>
 800a980:	6107      	str	r7, [r0, #16]
 800a982:	e7a3      	b.n	800a8cc <__mdiff+0x34>
 800a984:	f856 8b04 	ldr.w	r8, [r6], #4
 800a988:	fa11 f288 	uxtah	r2, r1, r8
 800a98c:	1414      	asrs	r4, r2, #16
 800a98e:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800a992:	b292      	uxth	r2, r2
 800a994:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800a998:	f84e 2b04 	str.w	r2, [lr], #4
 800a99c:	1421      	asrs	r1, r4, #16
 800a99e:	e7e0      	b.n	800a962 <__mdiff+0xca>
 800a9a0:	3f01      	subs	r7, #1
 800a9a2:	e7ea      	b.n	800a97a <__mdiff+0xe2>
 800a9a4:	0800c250 	.word	0x0800c250
 800a9a8:	0800c2dc 	.word	0x0800c2dc

0800a9ac <__ulp>:
 800a9ac:	b082      	sub	sp, #8
 800a9ae:	ed8d 0b00 	vstr	d0, [sp]
 800a9b2:	9b01      	ldr	r3, [sp, #4]
 800a9b4:	4912      	ldr	r1, [pc, #72]	; (800aa00 <__ulp+0x54>)
 800a9b6:	4019      	ands	r1, r3
 800a9b8:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800a9bc:	2900      	cmp	r1, #0
 800a9be:	dd05      	ble.n	800a9cc <__ulp+0x20>
 800a9c0:	2200      	movs	r2, #0
 800a9c2:	460b      	mov	r3, r1
 800a9c4:	ec43 2b10 	vmov	d0, r2, r3
 800a9c8:	b002      	add	sp, #8
 800a9ca:	4770      	bx	lr
 800a9cc:	4249      	negs	r1, r1
 800a9ce:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800a9d2:	ea4f 5021 	mov.w	r0, r1, asr #20
 800a9d6:	f04f 0200 	mov.w	r2, #0
 800a9da:	f04f 0300 	mov.w	r3, #0
 800a9de:	da04      	bge.n	800a9ea <__ulp+0x3e>
 800a9e0:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800a9e4:	fa41 f300 	asr.w	r3, r1, r0
 800a9e8:	e7ec      	b.n	800a9c4 <__ulp+0x18>
 800a9ea:	f1a0 0114 	sub.w	r1, r0, #20
 800a9ee:	291e      	cmp	r1, #30
 800a9f0:	bfda      	itte	le
 800a9f2:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800a9f6:	fa20 f101 	lsrle.w	r1, r0, r1
 800a9fa:	2101      	movgt	r1, #1
 800a9fc:	460a      	mov	r2, r1
 800a9fe:	e7e1      	b.n	800a9c4 <__ulp+0x18>
 800aa00:	7ff00000 	.word	0x7ff00000

0800aa04 <__b2d>:
 800aa04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800aa06:	6905      	ldr	r5, [r0, #16]
 800aa08:	f100 0714 	add.w	r7, r0, #20
 800aa0c:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800aa10:	1f2e      	subs	r6, r5, #4
 800aa12:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800aa16:	4620      	mov	r0, r4
 800aa18:	f7ff fd48 	bl	800a4ac <__hi0bits>
 800aa1c:	f1c0 0320 	rsb	r3, r0, #32
 800aa20:	280a      	cmp	r0, #10
 800aa22:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800aaa0 <__b2d+0x9c>
 800aa26:	600b      	str	r3, [r1, #0]
 800aa28:	dc14      	bgt.n	800aa54 <__b2d+0x50>
 800aa2a:	f1c0 0e0b 	rsb	lr, r0, #11
 800aa2e:	fa24 f10e 	lsr.w	r1, r4, lr
 800aa32:	42b7      	cmp	r7, r6
 800aa34:	ea41 030c 	orr.w	r3, r1, ip
 800aa38:	bf34      	ite	cc
 800aa3a:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800aa3e:	2100      	movcs	r1, #0
 800aa40:	3015      	adds	r0, #21
 800aa42:	fa04 f000 	lsl.w	r0, r4, r0
 800aa46:	fa21 f10e 	lsr.w	r1, r1, lr
 800aa4a:	ea40 0201 	orr.w	r2, r0, r1
 800aa4e:	ec43 2b10 	vmov	d0, r2, r3
 800aa52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800aa54:	42b7      	cmp	r7, r6
 800aa56:	bf3a      	itte	cc
 800aa58:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800aa5c:	f1a5 0608 	subcc.w	r6, r5, #8
 800aa60:	2100      	movcs	r1, #0
 800aa62:	380b      	subs	r0, #11
 800aa64:	d017      	beq.n	800aa96 <__b2d+0x92>
 800aa66:	f1c0 0c20 	rsb	ip, r0, #32
 800aa6a:	fa04 f500 	lsl.w	r5, r4, r0
 800aa6e:	42be      	cmp	r6, r7
 800aa70:	fa21 f40c 	lsr.w	r4, r1, ip
 800aa74:	ea45 0504 	orr.w	r5, r5, r4
 800aa78:	bf8c      	ite	hi
 800aa7a:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800aa7e:	2400      	movls	r4, #0
 800aa80:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800aa84:	fa01 f000 	lsl.w	r0, r1, r0
 800aa88:	fa24 f40c 	lsr.w	r4, r4, ip
 800aa8c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800aa90:	ea40 0204 	orr.w	r2, r0, r4
 800aa94:	e7db      	b.n	800aa4e <__b2d+0x4a>
 800aa96:	ea44 030c 	orr.w	r3, r4, ip
 800aa9a:	460a      	mov	r2, r1
 800aa9c:	e7d7      	b.n	800aa4e <__b2d+0x4a>
 800aa9e:	bf00      	nop
 800aaa0:	3ff00000 	.word	0x3ff00000

0800aaa4 <__d2b>:
 800aaa4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800aaa8:	4689      	mov	r9, r1
 800aaaa:	2101      	movs	r1, #1
 800aaac:	ec57 6b10 	vmov	r6, r7, d0
 800aab0:	4690      	mov	r8, r2
 800aab2:	f7ff fc09 	bl	800a2c8 <_Balloc>
 800aab6:	4604      	mov	r4, r0
 800aab8:	b930      	cbnz	r0, 800aac8 <__d2b+0x24>
 800aaba:	4602      	mov	r2, r0
 800aabc:	4b25      	ldr	r3, [pc, #148]	; (800ab54 <__d2b+0xb0>)
 800aabe:	4826      	ldr	r0, [pc, #152]	; (800ab58 <__d2b+0xb4>)
 800aac0:	f240 310a 	movw	r1, #778	; 0x30a
 800aac4:	f000 fb54 	bl	800b170 <__assert_func>
 800aac8:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800aacc:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800aad0:	bb35      	cbnz	r5, 800ab20 <__d2b+0x7c>
 800aad2:	2e00      	cmp	r6, #0
 800aad4:	9301      	str	r3, [sp, #4]
 800aad6:	d028      	beq.n	800ab2a <__d2b+0x86>
 800aad8:	4668      	mov	r0, sp
 800aada:	9600      	str	r6, [sp, #0]
 800aadc:	f7ff fd06 	bl	800a4ec <__lo0bits>
 800aae0:	9900      	ldr	r1, [sp, #0]
 800aae2:	b300      	cbz	r0, 800ab26 <__d2b+0x82>
 800aae4:	9a01      	ldr	r2, [sp, #4]
 800aae6:	f1c0 0320 	rsb	r3, r0, #32
 800aaea:	fa02 f303 	lsl.w	r3, r2, r3
 800aaee:	430b      	orrs	r3, r1
 800aaf0:	40c2      	lsrs	r2, r0
 800aaf2:	6163      	str	r3, [r4, #20]
 800aaf4:	9201      	str	r2, [sp, #4]
 800aaf6:	9b01      	ldr	r3, [sp, #4]
 800aaf8:	61a3      	str	r3, [r4, #24]
 800aafa:	2b00      	cmp	r3, #0
 800aafc:	bf14      	ite	ne
 800aafe:	2202      	movne	r2, #2
 800ab00:	2201      	moveq	r2, #1
 800ab02:	6122      	str	r2, [r4, #16]
 800ab04:	b1d5      	cbz	r5, 800ab3c <__d2b+0x98>
 800ab06:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800ab0a:	4405      	add	r5, r0
 800ab0c:	f8c9 5000 	str.w	r5, [r9]
 800ab10:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800ab14:	f8c8 0000 	str.w	r0, [r8]
 800ab18:	4620      	mov	r0, r4
 800ab1a:	b003      	add	sp, #12
 800ab1c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ab20:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800ab24:	e7d5      	b.n	800aad2 <__d2b+0x2e>
 800ab26:	6161      	str	r1, [r4, #20]
 800ab28:	e7e5      	b.n	800aaf6 <__d2b+0x52>
 800ab2a:	a801      	add	r0, sp, #4
 800ab2c:	f7ff fcde 	bl	800a4ec <__lo0bits>
 800ab30:	9b01      	ldr	r3, [sp, #4]
 800ab32:	6163      	str	r3, [r4, #20]
 800ab34:	2201      	movs	r2, #1
 800ab36:	6122      	str	r2, [r4, #16]
 800ab38:	3020      	adds	r0, #32
 800ab3a:	e7e3      	b.n	800ab04 <__d2b+0x60>
 800ab3c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800ab40:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800ab44:	f8c9 0000 	str.w	r0, [r9]
 800ab48:	6918      	ldr	r0, [r3, #16]
 800ab4a:	f7ff fcaf 	bl	800a4ac <__hi0bits>
 800ab4e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800ab52:	e7df      	b.n	800ab14 <__d2b+0x70>
 800ab54:	0800c250 	.word	0x0800c250
 800ab58:	0800c2dc 	.word	0x0800c2dc

0800ab5c <__ratio>:
 800ab5c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ab60:	4688      	mov	r8, r1
 800ab62:	4669      	mov	r1, sp
 800ab64:	4681      	mov	r9, r0
 800ab66:	f7ff ff4d 	bl	800aa04 <__b2d>
 800ab6a:	a901      	add	r1, sp, #4
 800ab6c:	4640      	mov	r0, r8
 800ab6e:	ec55 4b10 	vmov	r4, r5, d0
 800ab72:	f7ff ff47 	bl	800aa04 <__b2d>
 800ab76:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800ab7a:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800ab7e:	eba3 0c02 	sub.w	ip, r3, r2
 800ab82:	e9dd 3200 	ldrd	r3, r2, [sp]
 800ab86:	1a9b      	subs	r3, r3, r2
 800ab88:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800ab8c:	ec51 0b10 	vmov	r0, r1, d0
 800ab90:	2b00      	cmp	r3, #0
 800ab92:	bfd6      	itet	le
 800ab94:	460a      	movle	r2, r1
 800ab96:	462a      	movgt	r2, r5
 800ab98:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800ab9c:	468b      	mov	fp, r1
 800ab9e:	462f      	mov	r7, r5
 800aba0:	bfd4      	ite	le
 800aba2:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800aba6:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800abaa:	4620      	mov	r0, r4
 800abac:	ee10 2a10 	vmov	r2, s0
 800abb0:	465b      	mov	r3, fp
 800abb2:	4639      	mov	r1, r7
 800abb4:	f7f5 ffb2 	bl	8000b1c <__aeabi_ddiv>
 800abb8:	ec41 0b10 	vmov	d0, r0, r1
 800abbc:	b003      	add	sp, #12
 800abbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800abc2 <__copybits>:
 800abc2:	3901      	subs	r1, #1
 800abc4:	b570      	push	{r4, r5, r6, lr}
 800abc6:	1149      	asrs	r1, r1, #5
 800abc8:	6914      	ldr	r4, [r2, #16]
 800abca:	3101      	adds	r1, #1
 800abcc:	f102 0314 	add.w	r3, r2, #20
 800abd0:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800abd4:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800abd8:	1f05      	subs	r5, r0, #4
 800abda:	42a3      	cmp	r3, r4
 800abdc:	d30c      	bcc.n	800abf8 <__copybits+0x36>
 800abde:	1aa3      	subs	r3, r4, r2
 800abe0:	3b11      	subs	r3, #17
 800abe2:	f023 0303 	bic.w	r3, r3, #3
 800abe6:	3211      	adds	r2, #17
 800abe8:	42a2      	cmp	r2, r4
 800abea:	bf88      	it	hi
 800abec:	2300      	movhi	r3, #0
 800abee:	4418      	add	r0, r3
 800abf0:	2300      	movs	r3, #0
 800abf2:	4288      	cmp	r0, r1
 800abf4:	d305      	bcc.n	800ac02 <__copybits+0x40>
 800abf6:	bd70      	pop	{r4, r5, r6, pc}
 800abf8:	f853 6b04 	ldr.w	r6, [r3], #4
 800abfc:	f845 6f04 	str.w	r6, [r5, #4]!
 800ac00:	e7eb      	b.n	800abda <__copybits+0x18>
 800ac02:	f840 3b04 	str.w	r3, [r0], #4
 800ac06:	e7f4      	b.n	800abf2 <__copybits+0x30>

0800ac08 <__any_on>:
 800ac08:	f100 0214 	add.w	r2, r0, #20
 800ac0c:	6900      	ldr	r0, [r0, #16]
 800ac0e:	114b      	asrs	r3, r1, #5
 800ac10:	4298      	cmp	r0, r3
 800ac12:	b510      	push	{r4, lr}
 800ac14:	db11      	blt.n	800ac3a <__any_on+0x32>
 800ac16:	dd0a      	ble.n	800ac2e <__any_on+0x26>
 800ac18:	f011 011f 	ands.w	r1, r1, #31
 800ac1c:	d007      	beq.n	800ac2e <__any_on+0x26>
 800ac1e:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800ac22:	fa24 f001 	lsr.w	r0, r4, r1
 800ac26:	fa00 f101 	lsl.w	r1, r0, r1
 800ac2a:	428c      	cmp	r4, r1
 800ac2c:	d10b      	bne.n	800ac46 <__any_on+0x3e>
 800ac2e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800ac32:	4293      	cmp	r3, r2
 800ac34:	d803      	bhi.n	800ac3e <__any_on+0x36>
 800ac36:	2000      	movs	r0, #0
 800ac38:	bd10      	pop	{r4, pc}
 800ac3a:	4603      	mov	r3, r0
 800ac3c:	e7f7      	b.n	800ac2e <__any_on+0x26>
 800ac3e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800ac42:	2900      	cmp	r1, #0
 800ac44:	d0f5      	beq.n	800ac32 <__any_on+0x2a>
 800ac46:	2001      	movs	r0, #1
 800ac48:	e7f6      	b.n	800ac38 <__any_on+0x30>

0800ac4a <_calloc_r>:
 800ac4a:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ac4c:	fba1 2402 	umull	r2, r4, r1, r2
 800ac50:	b94c      	cbnz	r4, 800ac66 <_calloc_r+0x1c>
 800ac52:	4611      	mov	r1, r2
 800ac54:	9201      	str	r2, [sp, #4]
 800ac56:	f000 f87b 	bl	800ad50 <_malloc_r>
 800ac5a:	9a01      	ldr	r2, [sp, #4]
 800ac5c:	4605      	mov	r5, r0
 800ac5e:	b930      	cbnz	r0, 800ac6e <_calloc_r+0x24>
 800ac60:	4628      	mov	r0, r5
 800ac62:	b003      	add	sp, #12
 800ac64:	bd30      	pop	{r4, r5, pc}
 800ac66:	220c      	movs	r2, #12
 800ac68:	6002      	str	r2, [r0, #0]
 800ac6a:	2500      	movs	r5, #0
 800ac6c:	e7f8      	b.n	800ac60 <_calloc_r+0x16>
 800ac6e:	4621      	mov	r1, r4
 800ac70:	f7fc fd74 	bl	800775c <memset>
 800ac74:	e7f4      	b.n	800ac60 <_calloc_r+0x16>
	...

0800ac78 <_free_r>:
 800ac78:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800ac7a:	2900      	cmp	r1, #0
 800ac7c:	d044      	beq.n	800ad08 <_free_r+0x90>
 800ac7e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800ac82:	9001      	str	r0, [sp, #4]
 800ac84:	2b00      	cmp	r3, #0
 800ac86:	f1a1 0404 	sub.w	r4, r1, #4
 800ac8a:	bfb8      	it	lt
 800ac8c:	18e4      	addlt	r4, r4, r3
 800ac8e:	f000 fab9 	bl	800b204 <__malloc_lock>
 800ac92:	4a1e      	ldr	r2, [pc, #120]	; (800ad0c <_free_r+0x94>)
 800ac94:	9801      	ldr	r0, [sp, #4]
 800ac96:	6813      	ldr	r3, [r2, #0]
 800ac98:	b933      	cbnz	r3, 800aca8 <_free_r+0x30>
 800ac9a:	6063      	str	r3, [r4, #4]
 800ac9c:	6014      	str	r4, [r2, #0]
 800ac9e:	b003      	add	sp, #12
 800aca0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800aca4:	f000 bab4 	b.w	800b210 <__malloc_unlock>
 800aca8:	42a3      	cmp	r3, r4
 800acaa:	d908      	bls.n	800acbe <_free_r+0x46>
 800acac:	6825      	ldr	r5, [r4, #0]
 800acae:	1961      	adds	r1, r4, r5
 800acb0:	428b      	cmp	r3, r1
 800acb2:	bf01      	itttt	eq
 800acb4:	6819      	ldreq	r1, [r3, #0]
 800acb6:	685b      	ldreq	r3, [r3, #4]
 800acb8:	1949      	addeq	r1, r1, r5
 800acba:	6021      	streq	r1, [r4, #0]
 800acbc:	e7ed      	b.n	800ac9a <_free_r+0x22>
 800acbe:	461a      	mov	r2, r3
 800acc0:	685b      	ldr	r3, [r3, #4]
 800acc2:	b10b      	cbz	r3, 800acc8 <_free_r+0x50>
 800acc4:	42a3      	cmp	r3, r4
 800acc6:	d9fa      	bls.n	800acbe <_free_r+0x46>
 800acc8:	6811      	ldr	r1, [r2, #0]
 800acca:	1855      	adds	r5, r2, r1
 800accc:	42a5      	cmp	r5, r4
 800acce:	d10b      	bne.n	800ace8 <_free_r+0x70>
 800acd0:	6824      	ldr	r4, [r4, #0]
 800acd2:	4421      	add	r1, r4
 800acd4:	1854      	adds	r4, r2, r1
 800acd6:	42a3      	cmp	r3, r4
 800acd8:	6011      	str	r1, [r2, #0]
 800acda:	d1e0      	bne.n	800ac9e <_free_r+0x26>
 800acdc:	681c      	ldr	r4, [r3, #0]
 800acde:	685b      	ldr	r3, [r3, #4]
 800ace0:	6053      	str	r3, [r2, #4]
 800ace2:	4421      	add	r1, r4
 800ace4:	6011      	str	r1, [r2, #0]
 800ace6:	e7da      	b.n	800ac9e <_free_r+0x26>
 800ace8:	d902      	bls.n	800acf0 <_free_r+0x78>
 800acea:	230c      	movs	r3, #12
 800acec:	6003      	str	r3, [r0, #0]
 800acee:	e7d6      	b.n	800ac9e <_free_r+0x26>
 800acf0:	6825      	ldr	r5, [r4, #0]
 800acf2:	1961      	adds	r1, r4, r5
 800acf4:	428b      	cmp	r3, r1
 800acf6:	bf04      	itt	eq
 800acf8:	6819      	ldreq	r1, [r3, #0]
 800acfa:	685b      	ldreq	r3, [r3, #4]
 800acfc:	6063      	str	r3, [r4, #4]
 800acfe:	bf04      	itt	eq
 800ad00:	1949      	addeq	r1, r1, r5
 800ad02:	6021      	streq	r1, [r4, #0]
 800ad04:	6054      	str	r4, [r2, #4]
 800ad06:	e7ca      	b.n	800ac9e <_free_r+0x26>
 800ad08:	b003      	add	sp, #12
 800ad0a:	bd30      	pop	{r4, r5, pc}
 800ad0c:	2000134c 	.word	0x2000134c

0800ad10 <sbrk_aligned>:
 800ad10:	b570      	push	{r4, r5, r6, lr}
 800ad12:	4e0e      	ldr	r6, [pc, #56]	; (800ad4c <sbrk_aligned+0x3c>)
 800ad14:	460c      	mov	r4, r1
 800ad16:	6831      	ldr	r1, [r6, #0]
 800ad18:	4605      	mov	r5, r0
 800ad1a:	b911      	cbnz	r1, 800ad22 <sbrk_aligned+0x12>
 800ad1c:	f000 f9f0 	bl	800b100 <_sbrk_r>
 800ad20:	6030      	str	r0, [r6, #0]
 800ad22:	4621      	mov	r1, r4
 800ad24:	4628      	mov	r0, r5
 800ad26:	f000 f9eb 	bl	800b100 <_sbrk_r>
 800ad2a:	1c43      	adds	r3, r0, #1
 800ad2c:	d00a      	beq.n	800ad44 <sbrk_aligned+0x34>
 800ad2e:	1cc4      	adds	r4, r0, #3
 800ad30:	f024 0403 	bic.w	r4, r4, #3
 800ad34:	42a0      	cmp	r0, r4
 800ad36:	d007      	beq.n	800ad48 <sbrk_aligned+0x38>
 800ad38:	1a21      	subs	r1, r4, r0
 800ad3a:	4628      	mov	r0, r5
 800ad3c:	f000 f9e0 	bl	800b100 <_sbrk_r>
 800ad40:	3001      	adds	r0, #1
 800ad42:	d101      	bne.n	800ad48 <sbrk_aligned+0x38>
 800ad44:	f04f 34ff 	mov.w	r4, #4294967295
 800ad48:	4620      	mov	r0, r4
 800ad4a:	bd70      	pop	{r4, r5, r6, pc}
 800ad4c:	20001350 	.word	0x20001350

0800ad50 <_malloc_r>:
 800ad50:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ad54:	1ccd      	adds	r5, r1, #3
 800ad56:	f025 0503 	bic.w	r5, r5, #3
 800ad5a:	3508      	adds	r5, #8
 800ad5c:	2d0c      	cmp	r5, #12
 800ad5e:	bf38      	it	cc
 800ad60:	250c      	movcc	r5, #12
 800ad62:	2d00      	cmp	r5, #0
 800ad64:	4607      	mov	r7, r0
 800ad66:	db01      	blt.n	800ad6c <_malloc_r+0x1c>
 800ad68:	42a9      	cmp	r1, r5
 800ad6a:	d905      	bls.n	800ad78 <_malloc_r+0x28>
 800ad6c:	230c      	movs	r3, #12
 800ad6e:	603b      	str	r3, [r7, #0]
 800ad70:	2600      	movs	r6, #0
 800ad72:	4630      	mov	r0, r6
 800ad74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ad78:	4e2e      	ldr	r6, [pc, #184]	; (800ae34 <_malloc_r+0xe4>)
 800ad7a:	f000 fa43 	bl	800b204 <__malloc_lock>
 800ad7e:	6833      	ldr	r3, [r6, #0]
 800ad80:	461c      	mov	r4, r3
 800ad82:	bb34      	cbnz	r4, 800add2 <_malloc_r+0x82>
 800ad84:	4629      	mov	r1, r5
 800ad86:	4638      	mov	r0, r7
 800ad88:	f7ff ffc2 	bl	800ad10 <sbrk_aligned>
 800ad8c:	1c43      	adds	r3, r0, #1
 800ad8e:	4604      	mov	r4, r0
 800ad90:	d14d      	bne.n	800ae2e <_malloc_r+0xde>
 800ad92:	6834      	ldr	r4, [r6, #0]
 800ad94:	4626      	mov	r6, r4
 800ad96:	2e00      	cmp	r6, #0
 800ad98:	d140      	bne.n	800ae1c <_malloc_r+0xcc>
 800ad9a:	6823      	ldr	r3, [r4, #0]
 800ad9c:	4631      	mov	r1, r6
 800ad9e:	4638      	mov	r0, r7
 800ada0:	eb04 0803 	add.w	r8, r4, r3
 800ada4:	f000 f9ac 	bl	800b100 <_sbrk_r>
 800ada8:	4580      	cmp	r8, r0
 800adaa:	d13a      	bne.n	800ae22 <_malloc_r+0xd2>
 800adac:	6821      	ldr	r1, [r4, #0]
 800adae:	3503      	adds	r5, #3
 800adb0:	1a6d      	subs	r5, r5, r1
 800adb2:	f025 0503 	bic.w	r5, r5, #3
 800adb6:	3508      	adds	r5, #8
 800adb8:	2d0c      	cmp	r5, #12
 800adba:	bf38      	it	cc
 800adbc:	250c      	movcc	r5, #12
 800adbe:	4629      	mov	r1, r5
 800adc0:	4638      	mov	r0, r7
 800adc2:	f7ff ffa5 	bl	800ad10 <sbrk_aligned>
 800adc6:	3001      	adds	r0, #1
 800adc8:	d02b      	beq.n	800ae22 <_malloc_r+0xd2>
 800adca:	6823      	ldr	r3, [r4, #0]
 800adcc:	442b      	add	r3, r5
 800adce:	6023      	str	r3, [r4, #0]
 800add0:	e00e      	b.n	800adf0 <_malloc_r+0xa0>
 800add2:	6822      	ldr	r2, [r4, #0]
 800add4:	1b52      	subs	r2, r2, r5
 800add6:	d41e      	bmi.n	800ae16 <_malloc_r+0xc6>
 800add8:	2a0b      	cmp	r2, #11
 800adda:	d916      	bls.n	800ae0a <_malloc_r+0xba>
 800addc:	1961      	adds	r1, r4, r5
 800adde:	42a3      	cmp	r3, r4
 800ade0:	6025      	str	r5, [r4, #0]
 800ade2:	bf18      	it	ne
 800ade4:	6059      	strne	r1, [r3, #4]
 800ade6:	6863      	ldr	r3, [r4, #4]
 800ade8:	bf08      	it	eq
 800adea:	6031      	streq	r1, [r6, #0]
 800adec:	5162      	str	r2, [r4, r5]
 800adee:	604b      	str	r3, [r1, #4]
 800adf0:	4638      	mov	r0, r7
 800adf2:	f104 060b 	add.w	r6, r4, #11
 800adf6:	f000 fa0b 	bl	800b210 <__malloc_unlock>
 800adfa:	f026 0607 	bic.w	r6, r6, #7
 800adfe:	1d23      	adds	r3, r4, #4
 800ae00:	1af2      	subs	r2, r6, r3
 800ae02:	d0b6      	beq.n	800ad72 <_malloc_r+0x22>
 800ae04:	1b9b      	subs	r3, r3, r6
 800ae06:	50a3      	str	r3, [r4, r2]
 800ae08:	e7b3      	b.n	800ad72 <_malloc_r+0x22>
 800ae0a:	6862      	ldr	r2, [r4, #4]
 800ae0c:	42a3      	cmp	r3, r4
 800ae0e:	bf0c      	ite	eq
 800ae10:	6032      	streq	r2, [r6, #0]
 800ae12:	605a      	strne	r2, [r3, #4]
 800ae14:	e7ec      	b.n	800adf0 <_malloc_r+0xa0>
 800ae16:	4623      	mov	r3, r4
 800ae18:	6864      	ldr	r4, [r4, #4]
 800ae1a:	e7b2      	b.n	800ad82 <_malloc_r+0x32>
 800ae1c:	4634      	mov	r4, r6
 800ae1e:	6876      	ldr	r6, [r6, #4]
 800ae20:	e7b9      	b.n	800ad96 <_malloc_r+0x46>
 800ae22:	230c      	movs	r3, #12
 800ae24:	603b      	str	r3, [r7, #0]
 800ae26:	4638      	mov	r0, r7
 800ae28:	f000 f9f2 	bl	800b210 <__malloc_unlock>
 800ae2c:	e7a1      	b.n	800ad72 <_malloc_r+0x22>
 800ae2e:	6025      	str	r5, [r4, #0]
 800ae30:	e7de      	b.n	800adf0 <_malloc_r+0xa0>
 800ae32:	bf00      	nop
 800ae34:	2000134c 	.word	0x2000134c

0800ae38 <__ssputs_r>:
 800ae38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800ae3c:	688e      	ldr	r6, [r1, #8]
 800ae3e:	429e      	cmp	r6, r3
 800ae40:	4682      	mov	sl, r0
 800ae42:	460c      	mov	r4, r1
 800ae44:	4690      	mov	r8, r2
 800ae46:	461f      	mov	r7, r3
 800ae48:	d838      	bhi.n	800aebc <__ssputs_r+0x84>
 800ae4a:	898a      	ldrh	r2, [r1, #12]
 800ae4c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800ae50:	d032      	beq.n	800aeb8 <__ssputs_r+0x80>
 800ae52:	6825      	ldr	r5, [r4, #0]
 800ae54:	6909      	ldr	r1, [r1, #16]
 800ae56:	eba5 0901 	sub.w	r9, r5, r1
 800ae5a:	6965      	ldr	r5, [r4, #20]
 800ae5c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800ae60:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800ae64:	3301      	adds	r3, #1
 800ae66:	444b      	add	r3, r9
 800ae68:	106d      	asrs	r5, r5, #1
 800ae6a:	429d      	cmp	r5, r3
 800ae6c:	bf38      	it	cc
 800ae6e:	461d      	movcc	r5, r3
 800ae70:	0553      	lsls	r3, r2, #21
 800ae72:	d531      	bpl.n	800aed8 <__ssputs_r+0xa0>
 800ae74:	4629      	mov	r1, r5
 800ae76:	f7ff ff6b 	bl	800ad50 <_malloc_r>
 800ae7a:	4606      	mov	r6, r0
 800ae7c:	b950      	cbnz	r0, 800ae94 <__ssputs_r+0x5c>
 800ae7e:	230c      	movs	r3, #12
 800ae80:	f8ca 3000 	str.w	r3, [sl]
 800ae84:	89a3      	ldrh	r3, [r4, #12]
 800ae86:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ae8a:	81a3      	strh	r3, [r4, #12]
 800ae8c:	f04f 30ff 	mov.w	r0, #4294967295
 800ae90:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ae94:	6921      	ldr	r1, [r4, #16]
 800ae96:	464a      	mov	r2, r9
 800ae98:	f7fc fc52 	bl	8007740 <memcpy>
 800ae9c:	89a3      	ldrh	r3, [r4, #12]
 800ae9e:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 800aea2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800aea6:	81a3      	strh	r3, [r4, #12]
 800aea8:	6126      	str	r6, [r4, #16]
 800aeaa:	6165      	str	r5, [r4, #20]
 800aeac:	444e      	add	r6, r9
 800aeae:	eba5 0509 	sub.w	r5, r5, r9
 800aeb2:	6026      	str	r6, [r4, #0]
 800aeb4:	60a5      	str	r5, [r4, #8]
 800aeb6:	463e      	mov	r6, r7
 800aeb8:	42be      	cmp	r6, r7
 800aeba:	d900      	bls.n	800aebe <__ssputs_r+0x86>
 800aebc:	463e      	mov	r6, r7
 800aebe:	6820      	ldr	r0, [r4, #0]
 800aec0:	4632      	mov	r2, r6
 800aec2:	4641      	mov	r1, r8
 800aec4:	f000 f984 	bl	800b1d0 <memmove>
 800aec8:	68a3      	ldr	r3, [r4, #8]
 800aeca:	1b9b      	subs	r3, r3, r6
 800aecc:	60a3      	str	r3, [r4, #8]
 800aece:	6823      	ldr	r3, [r4, #0]
 800aed0:	4433      	add	r3, r6
 800aed2:	6023      	str	r3, [r4, #0]
 800aed4:	2000      	movs	r0, #0
 800aed6:	e7db      	b.n	800ae90 <__ssputs_r+0x58>
 800aed8:	462a      	mov	r2, r5
 800aeda:	f000 f99f 	bl	800b21c <_realloc_r>
 800aede:	4606      	mov	r6, r0
 800aee0:	2800      	cmp	r0, #0
 800aee2:	d1e1      	bne.n	800aea8 <__ssputs_r+0x70>
 800aee4:	6921      	ldr	r1, [r4, #16]
 800aee6:	4650      	mov	r0, sl
 800aee8:	f7ff fec6 	bl	800ac78 <_free_r>
 800aeec:	e7c7      	b.n	800ae7e <__ssputs_r+0x46>
	...

0800aef0 <_svfiprintf_r>:
 800aef0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aef4:	4698      	mov	r8, r3
 800aef6:	898b      	ldrh	r3, [r1, #12]
 800aef8:	061b      	lsls	r3, r3, #24
 800aefa:	b09d      	sub	sp, #116	; 0x74
 800aefc:	4607      	mov	r7, r0
 800aefe:	460d      	mov	r5, r1
 800af00:	4614      	mov	r4, r2
 800af02:	d50e      	bpl.n	800af22 <_svfiprintf_r+0x32>
 800af04:	690b      	ldr	r3, [r1, #16]
 800af06:	b963      	cbnz	r3, 800af22 <_svfiprintf_r+0x32>
 800af08:	2140      	movs	r1, #64	; 0x40
 800af0a:	f7ff ff21 	bl	800ad50 <_malloc_r>
 800af0e:	6028      	str	r0, [r5, #0]
 800af10:	6128      	str	r0, [r5, #16]
 800af12:	b920      	cbnz	r0, 800af1e <_svfiprintf_r+0x2e>
 800af14:	230c      	movs	r3, #12
 800af16:	603b      	str	r3, [r7, #0]
 800af18:	f04f 30ff 	mov.w	r0, #4294967295
 800af1c:	e0d1      	b.n	800b0c2 <_svfiprintf_r+0x1d2>
 800af1e:	2340      	movs	r3, #64	; 0x40
 800af20:	616b      	str	r3, [r5, #20]
 800af22:	2300      	movs	r3, #0
 800af24:	9309      	str	r3, [sp, #36]	; 0x24
 800af26:	2320      	movs	r3, #32
 800af28:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800af2c:	f8cd 800c 	str.w	r8, [sp, #12]
 800af30:	2330      	movs	r3, #48	; 0x30
 800af32:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800b0dc <_svfiprintf_r+0x1ec>
 800af36:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800af3a:	f04f 0901 	mov.w	r9, #1
 800af3e:	4623      	mov	r3, r4
 800af40:	469a      	mov	sl, r3
 800af42:	f813 2b01 	ldrb.w	r2, [r3], #1
 800af46:	b10a      	cbz	r2, 800af4c <_svfiprintf_r+0x5c>
 800af48:	2a25      	cmp	r2, #37	; 0x25
 800af4a:	d1f9      	bne.n	800af40 <_svfiprintf_r+0x50>
 800af4c:	ebba 0b04 	subs.w	fp, sl, r4
 800af50:	d00b      	beq.n	800af6a <_svfiprintf_r+0x7a>
 800af52:	465b      	mov	r3, fp
 800af54:	4622      	mov	r2, r4
 800af56:	4629      	mov	r1, r5
 800af58:	4638      	mov	r0, r7
 800af5a:	f7ff ff6d 	bl	800ae38 <__ssputs_r>
 800af5e:	3001      	adds	r0, #1
 800af60:	f000 80aa 	beq.w	800b0b8 <_svfiprintf_r+0x1c8>
 800af64:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800af66:	445a      	add	r2, fp
 800af68:	9209      	str	r2, [sp, #36]	; 0x24
 800af6a:	f89a 3000 	ldrb.w	r3, [sl]
 800af6e:	2b00      	cmp	r3, #0
 800af70:	f000 80a2 	beq.w	800b0b8 <_svfiprintf_r+0x1c8>
 800af74:	2300      	movs	r3, #0
 800af76:	f04f 32ff 	mov.w	r2, #4294967295
 800af7a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800af7e:	f10a 0a01 	add.w	sl, sl, #1
 800af82:	9304      	str	r3, [sp, #16]
 800af84:	9307      	str	r3, [sp, #28]
 800af86:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800af8a:	931a      	str	r3, [sp, #104]	; 0x68
 800af8c:	4654      	mov	r4, sl
 800af8e:	2205      	movs	r2, #5
 800af90:	f814 1b01 	ldrb.w	r1, [r4], #1
 800af94:	4851      	ldr	r0, [pc, #324]	; (800b0dc <_svfiprintf_r+0x1ec>)
 800af96:	f7f5 fa8b 	bl	80004b0 <memchr>
 800af9a:	9a04      	ldr	r2, [sp, #16]
 800af9c:	b9d8      	cbnz	r0, 800afd6 <_svfiprintf_r+0xe6>
 800af9e:	06d0      	lsls	r0, r2, #27
 800afa0:	bf44      	itt	mi
 800afa2:	2320      	movmi	r3, #32
 800afa4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800afa8:	0711      	lsls	r1, r2, #28
 800afaa:	bf44      	itt	mi
 800afac:	232b      	movmi	r3, #43	; 0x2b
 800afae:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800afb2:	f89a 3000 	ldrb.w	r3, [sl]
 800afb6:	2b2a      	cmp	r3, #42	; 0x2a
 800afb8:	d015      	beq.n	800afe6 <_svfiprintf_r+0xf6>
 800afba:	9a07      	ldr	r2, [sp, #28]
 800afbc:	4654      	mov	r4, sl
 800afbe:	2000      	movs	r0, #0
 800afc0:	f04f 0c0a 	mov.w	ip, #10
 800afc4:	4621      	mov	r1, r4
 800afc6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800afca:	3b30      	subs	r3, #48	; 0x30
 800afcc:	2b09      	cmp	r3, #9
 800afce:	d94e      	bls.n	800b06e <_svfiprintf_r+0x17e>
 800afd0:	b1b0      	cbz	r0, 800b000 <_svfiprintf_r+0x110>
 800afd2:	9207      	str	r2, [sp, #28]
 800afd4:	e014      	b.n	800b000 <_svfiprintf_r+0x110>
 800afd6:	eba0 0308 	sub.w	r3, r0, r8
 800afda:	fa09 f303 	lsl.w	r3, r9, r3
 800afde:	4313      	orrs	r3, r2
 800afe0:	9304      	str	r3, [sp, #16]
 800afe2:	46a2      	mov	sl, r4
 800afe4:	e7d2      	b.n	800af8c <_svfiprintf_r+0x9c>
 800afe6:	9b03      	ldr	r3, [sp, #12]
 800afe8:	1d19      	adds	r1, r3, #4
 800afea:	681b      	ldr	r3, [r3, #0]
 800afec:	9103      	str	r1, [sp, #12]
 800afee:	2b00      	cmp	r3, #0
 800aff0:	bfbb      	ittet	lt
 800aff2:	425b      	neglt	r3, r3
 800aff4:	f042 0202 	orrlt.w	r2, r2, #2
 800aff8:	9307      	strge	r3, [sp, #28]
 800affa:	9307      	strlt	r3, [sp, #28]
 800affc:	bfb8      	it	lt
 800affe:	9204      	strlt	r2, [sp, #16]
 800b000:	7823      	ldrb	r3, [r4, #0]
 800b002:	2b2e      	cmp	r3, #46	; 0x2e
 800b004:	d10c      	bne.n	800b020 <_svfiprintf_r+0x130>
 800b006:	7863      	ldrb	r3, [r4, #1]
 800b008:	2b2a      	cmp	r3, #42	; 0x2a
 800b00a:	d135      	bne.n	800b078 <_svfiprintf_r+0x188>
 800b00c:	9b03      	ldr	r3, [sp, #12]
 800b00e:	1d1a      	adds	r2, r3, #4
 800b010:	681b      	ldr	r3, [r3, #0]
 800b012:	9203      	str	r2, [sp, #12]
 800b014:	2b00      	cmp	r3, #0
 800b016:	bfb8      	it	lt
 800b018:	f04f 33ff 	movlt.w	r3, #4294967295
 800b01c:	3402      	adds	r4, #2
 800b01e:	9305      	str	r3, [sp, #20]
 800b020:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800b0ec <_svfiprintf_r+0x1fc>
 800b024:	7821      	ldrb	r1, [r4, #0]
 800b026:	2203      	movs	r2, #3
 800b028:	4650      	mov	r0, sl
 800b02a:	f7f5 fa41 	bl	80004b0 <memchr>
 800b02e:	b140      	cbz	r0, 800b042 <_svfiprintf_r+0x152>
 800b030:	2340      	movs	r3, #64	; 0x40
 800b032:	eba0 000a 	sub.w	r0, r0, sl
 800b036:	fa03 f000 	lsl.w	r0, r3, r0
 800b03a:	9b04      	ldr	r3, [sp, #16]
 800b03c:	4303      	orrs	r3, r0
 800b03e:	3401      	adds	r4, #1
 800b040:	9304      	str	r3, [sp, #16]
 800b042:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b046:	4826      	ldr	r0, [pc, #152]	; (800b0e0 <_svfiprintf_r+0x1f0>)
 800b048:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b04c:	2206      	movs	r2, #6
 800b04e:	f7f5 fa2f 	bl	80004b0 <memchr>
 800b052:	2800      	cmp	r0, #0
 800b054:	d038      	beq.n	800b0c8 <_svfiprintf_r+0x1d8>
 800b056:	4b23      	ldr	r3, [pc, #140]	; (800b0e4 <_svfiprintf_r+0x1f4>)
 800b058:	bb1b      	cbnz	r3, 800b0a2 <_svfiprintf_r+0x1b2>
 800b05a:	9b03      	ldr	r3, [sp, #12]
 800b05c:	3307      	adds	r3, #7
 800b05e:	f023 0307 	bic.w	r3, r3, #7
 800b062:	3308      	adds	r3, #8
 800b064:	9303      	str	r3, [sp, #12]
 800b066:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b068:	4433      	add	r3, r6
 800b06a:	9309      	str	r3, [sp, #36]	; 0x24
 800b06c:	e767      	b.n	800af3e <_svfiprintf_r+0x4e>
 800b06e:	fb0c 3202 	mla	r2, ip, r2, r3
 800b072:	460c      	mov	r4, r1
 800b074:	2001      	movs	r0, #1
 800b076:	e7a5      	b.n	800afc4 <_svfiprintf_r+0xd4>
 800b078:	2300      	movs	r3, #0
 800b07a:	3401      	adds	r4, #1
 800b07c:	9305      	str	r3, [sp, #20]
 800b07e:	4619      	mov	r1, r3
 800b080:	f04f 0c0a 	mov.w	ip, #10
 800b084:	4620      	mov	r0, r4
 800b086:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b08a:	3a30      	subs	r2, #48	; 0x30
 800b08c:	2a09      	cmp	r2, #9
 800b08e:	d903      	bls.n	800b098 <_svfiprintf_r+0x1a8>
 800b090:	2b00      	cmp	r3, #0
 800b092:	d0c5      	beq.n	800b020 <_svfiprintf_r+0x130>
 800b094:	9105      	str	r1, [sp, #20]
 800b096:	e7c3      	b.n	800b020 <_svfiprintf_r+0x130>
 800b098:	fb0c 2101 	mla	r1, ip, r1, r2
 800b09c:	4604      	mov	r4, r0
 800b09e:	2301      	movs	r3, #1
 800b0a0:	e7f0      	b.n	800b084 <_svfiprintf_r+0x194>
 800b0a2:	ab03      	add	r3, sp, #12
 800b0a4:	9300      	str	r3, [sp, #0]
 800b0a6:	462a      	mov	r2, r5
 800b0a8:	4b0f      	ldr	r3, [pc, #60]	; (800b0e8 <_svfiprintf_r+0x1f8>)
 800b0aa:	a904      	add	r1, sp, #16
 800b0ac:	4638      	mov	r0, r7
 800b0ae:	f7fc fbfd 	bl	80078ac <_printf_float>
 800b0b2:	1c42      	adds	r2, r0, #1
 800b0b4:	4606      	mov	r6, r0
 800b0b6:	d1d6      	bne.n	800b066 <_svfiprintf_r+0x176>
 800b0b8:	89ab      	ldrh	r3, [r5, #12]
 800b0ba:	065b      	lsls	r3, r3, #25
 800b0bc:	f53f af2c 	bmi.w	800af18 <_svfiprintf_r+0x28>
 800b0c0:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b0c2:	b01d      	add	sp, #116	; 0x74
 800b0c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b0c8:	ab03      	add	r3, sp, #12
 800b0ca:	9300      	str	r3, [sp, #0]
 800b0cc:	462a      	mov	r2, r5
 800b0ce:	4b06      	ldr	r3, [pc, #24]	; (800b0e8 <_svfiprintf_r+0x1f8>)
 800b0d0:	a904      	add	r1, sp, #16
 800b0d2:	4638      	mov	r0, r7
 800b0d4:	f7fc fe8e 	bl	8007df4 <_printf_i>
 800b0d8:	e7eb      	b.n	800b0b2 <_svfiprintf_r+0x1c2>
 800b0da:	bf00      	nop
 800b0dc:	0800c434 	.word	0x0800c434
 800b0e0:	0800c43e 	.word	0x0800c43e
 800b0e4:	080078ad 	.word	0x080078ad
 800b0e8:	0800ae39 	.word	0x0800ae39
 800b0ec:	0800c43a 	.word	0x0800c43a

0800b0f0 <nan>:
 800b0f0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 800b0f8 <nan+0x8>
 800b0f4:	4770      	bx	lr
 800b0f6:	bf00      	nop
 800b0f8:	00000000 	.word	0x00000000
 800b0fc:	7ff80000 	.word	0x7ff80000

0800b100 <_sbrk_r>:
 800b100:	b538      	push	{r3, r4, r5, lr}
 800b102:	4d06      	ldr	r5, [pc, #24]	; (800b11c <_sbrk_r+0x1c>)
 800b104:	2300      	movs	r3, #0
 800b106:	4604      	mov	r4, r0
 800b108:	4608      	mov	r0, r1
 800b10a:	602b      	str	r3, [r5, #0]
 800b10c:	f7f6 fdc6 	bl	8001c9c <_sbrk>
 800b110:	1c43      	adds	r3, r0, #1
 800b112:	d102      	bne.n	800b11a <_sbrk_r+0x1a>
 800b114:	682b      	ldr	r3, [r5, #0]
 800b116:	b103      	cbz	r3, 800b11a <_sbrk_r+0x1a>
 800b118:	6023      	str	r3, [r4, #0]
 800b11a:	bd38      	pop	{r3, r4, r5, pc}
 800b11c:	20001354 	.word	0x20001354

0800b120 <nanf>:
 800b120:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800b128 <nanf+0x8>
 800b124:	4770      	bx	lr
 800b126:	bf00      	nop
 800b128:	7fc00000 	.word	0x7fc00000

0800b12c <strncmp>:
 800b12c:	b510      	push	{r4, lr}
 800b12e:	b17a      	cbz	r2, 800b150 <strncmp+0x24>
 800b130:	4603      	mov	r3, r0
 800b132:	3901      	subs	r1, #1
 800b134:	1884      	adds	r4, r0, r2
 800b136:	f813 0b01 	ldrb.w	r0, [r3], #1
 800b13a:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 800b13e:	4290      	cmp	r0, r2
 800b140:	d101      	bne.n	800b146 <strncmp+0x1a>
 800b142:	42a3      	cmp	r3, r4
 800b144:	d101      	bne.n	800b14a <strncmp+0x1e>
 800b146:	1a80      	subs	r0, r0, r2
 800b148:	bd10      	pop	{r4, pc}
 800b14a:	2800      	cmp	r0, #0
 800b14c:	d1f3      	bne.n	800b136 <strncmp+0xa>
 800b14e:	e7fa      	b.n	800b146 <strncmp+0x1a>
 800b150:	4610      	mov	r0, r2
 800b152:	e7f9      	b.n	800b148 <strncmp+0x1c>

0800b154 <__ascii_wctomb>:
 800b154:	b149      	cbz	r1, 800b16a <__ascii_wctomb+0x16>
 800b156:	2aff      	cmp	r2, #255	; 0xff
 800b158:	bf85      	ittet	hi
 800b15a:	238a      	movhi	r3, #138	; 0x8a
 800b15c:	6003      	strhi	r3, [r0, #0]
 800b15e:	700a      	strbls	r2, [r1, #0]
 800b160:	f04f 30ff 	movhi.w	r0, #4294967295
 800b164:	bf98      	it	ls
 800b166:	2001      	movls	r0, #1
 800b168:	4770      	bx	lr
 800b16a:	4608      	mov	r0, r1
 800b16c:	4770      	bx	lr
	...

0800b170 <__assert_func>:
 800b170:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800b172:	4614      	mov	r4, r2
 800b174:	461a      	mov	r2, r3
 800b176:	4b09      	ldr	r3, [pc, #36]	; (800b19c <__assert_func+0x2c>)
 800b178:	681b      	ldr	r3, [r3, #0]
 800b17a:	4605      	mov	r5, r0
 800b17c:	68d8      	ldr	r0, [r3, #12]
 800b17e:	b14c      	cbz	r4, 800b194 <__assert_func+0x24>
 800b180:	4b07      	ldr	r3, [pc, #28]	; (800b1a0 <__assert_func+0x30>)
 800b182:	9100      	str	r1, [sp, #0]
 800b184:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800b188:	4906      	ldr	r1, [pc, #24]	; (800b1a4 <__assert_func+0x34>)
 800b18a:	462b      	mov	r3, r5
 800b18c:	f000 f80e 	bl	800b1ac <fiprintf>
 800b190:	f000 fa8c 	bl	800b6ac <abort>
 800b194:	4b04      	ldr	r3, [pc, #16]	; (800b1a8 <__assert_func+0x38>)
 800b196:	461c      	mov	r4, r3
 800b198:	e7f3      	b.n	800b182 <__assert_func+0x12>
 800b19a:	bf00      	nop
 800b19c:	20000278 	.word	0x20000278
 800b1a0:	0800c445 	.word	0x0800c445
 800b1a4:	0800c452 	.word	0x0800c452
 800b1a8:	0800c480 	.word	0x0800c480

0800b1ac <fiprintf>:
 800b1ac:	b40e      	push	{r1, r2, r3}
 800b1ae:	b503      	push	{r0, r1, lr}
 800b1b0:	4601      	mov	r1, r0
 800b1b2:	ab03      	add	r3, sp, #12
 800b1b4:	4805      	ldr	r0, [pc, #20]	; (800b1cc <fiprintf+0x20>)
 800b1b6:	f853 2b04 	ldr.w	r2, [r3], #4
 800b1ba:	6800      	ldr	r0, [r0, #0]
 800b1bc:	9301      	str	r3, [sp, #4]
 800b1be:	f000 f885 	bl	800b2cc <_vfiprintf_r>
 800b1c2:	b002      	add	sp, #8
 800b1c4:	f85d eb04 	ldr.w	lr, [sp], #4
 800b1c8:	b003      	add	sp, #12
 800b1ca:	4770      	bx	lr
 800b1cc:	20000278 	.word	0x20000278

0800b1d0 <memmove>:
 800b1d0:	4288      	cmp	r0, r1
 800b1d2:	b510      	push	{r4, lr}
 800b1d4:	eb01 0402 	add.w	r4, r1, r2
 800b1d8:	d902      	bls.n	800b1e0 <memmove+0x10>
 800b1da:	4284      	cmp	r4, r0
 800b1dc:	4623      	mov	r3, r4
 800b1de:	d807      	bhi.n	800b1f0 <memmove+0x20>
 800b1e0:	1e43      	subs	r3, r0, #1
 800b1e2:	42a1      	cmp	r1, r4
 800b1e4:	d008      	beq.n	800b1f8 <memmove+0x28>
 800b1e6:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b1ea:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b1ee:	e7f8      	b.n	800b1e2 <memmove+0x12>
 800b1f0:	4402      	add	r2, r0
 800b1f2:	4601      	mov	r1, r0
 800b1f4:	428a      	cmp	r2, r1
 800b1f6:	d100      	bne.n	800b1fa <memmove+0x2a>
 800b1f8:	bd10      	pop	{r4, pc}
 800b1fa:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b1fe:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b202:	e7f7      	b.n	800b1f4 <memmove+0x24>

0800b204 <__malloc_lock>:
 800b204:	4801      	ldr	r0, [pc, #4]	; (800b20c <__malloc_lock+0x8>)
 800b206:	f000 bc11 	b.w	800ba2c <__retarget_lock_acquire_recursive>
 800b20a:	bf00      	nop
 800b20c:	20001358 	.word	0x20001358

0800b210 <__malloc_unlock>:
 800b210:	4801      	ldr	r0, [pc, #4]	; (800b218 <__malloc_unlock+0x8>)
 800b212:	f000 bc0c 	b.w	800ba2e <__retarget_lock_release_recursive>
 800b216:	bf00      	nop
 800b218:	20001358 	.word	0x20001358

0800b21c <_realloc_r>:
 800b21c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b220:	4680      	mov	r8, r0
 800b222:	4614      	mov	r4, r2
 800b224:	460e      	mov	r6, r1
 800b226:	b921      	cbnz	r1, 800b232 <_realloc_r+0x16>
 800b228:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b22c:	4611      	mov	r1, r2
 800b22e:	f7ff bd8f 	b.w	800ad50 <_malloc_r>
 800b232:	b92a      	cbnz	r2, 800b240 <_realloc_r+0x24>
 800b234:	f7ff fd20 	bl	800ac78 <_free_r>
 800b238:	4625      	mov	r5, r4
 800b23a:	4628      	mov	r0, r5
 800b23c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b240:	f000 fc5c 	bl	800bafc <_malloc_usable_size_r>
 800b244:	4284      	cmp	r4, r0
 800b246:	4607      	mov	r7, r0
 800b248:	d802      	bhi.n	800b250 <_realloc_r+0x34>
 800b24a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b24e:	d812      	bhi.n	800b276 <_realloc_r+0x5a>
 800b250:	4621      	mov	r1, r4
 800b252:	4640      	mov	r0, r8
 800b254:	f7ff fd7c 	bl	800ad50 <_malloc_r>
 800b258:	4605      	mov	r5, r0
 800b25a:	2800      	cmp	r0, #0
 800b25c:	d0ed      	beq.n	800b23a <_realloc_r+0x1e>
 800b25e:	42bc      	cmp	r4, r7
 800b260:	4622      	mov	r2, r4
 800b262:	4631      	mov	r1, r6
 800b264:	bf28      	it	cs
 800b266:	463a      	movcs	r2, r7
 800b268:	f7fc fa6a 	bl	8007740 <memcpy>
 800b26c:	4631      	mov	r1, r6
 800b26e:	4640      	mov	r0, r8
 800b270:	f7ff fd02 	bl	800ac78 <_free_r>
 800b274:	e7e1      	b.n	800b23a <_realloc_r+0x1e>
 800b276:	4635      	mov	r5, r6
 800b278:	e7df      	b.n	800b23a <_realloc_r+0x1e>

0800b27a <__sfputc_r>:
 800b27a:	6893      	ldr	r3, [r2, #8]
 800b27c:	3b01      	subs	r3, #1
 800b27e:	2b00      	cmp	r3, #0
 800b280:	b410      	push	{r4}
 800b282:	6093      	str	r3, [r2, #8]
 800b284:	da08      	bge.n	800b298 <__sfputc_r+0x1e>
 800b286:	6994      	ldr	r4, [r2, #24]
 800b288:	42a3      	cmp	r3, r4
 800b28a:	db01      	blt.n	800b290 <__sfputc_r+0x16>
 800b28c:	290a      	cmp	r1, #10
 800b28e:	d103      	bne.n	800b298 <__sfputc_r+0x1e>
 800b290:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b294:	f000 b94a 	b.w	800b52c <__swbuf_r>
 800b298:	6813      	ldr	r3, [r2, #0]
 800b29a:	1c58      	adds	r0, r3, #1
 800b29c:	6010      	str	r0, [r2, #0]
 800b29e:	7019      	strb	r1, [r3, #0]
 800b2a0:	4608      	mov	r0, r1
 800b2a2:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b2a6:	4770      	bx	lr

0800b2a8 <__sfputs_r>:
 800b2a8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b2aa:	4606      	mov	r6, r0
 800b2ac:	460f      	mov	r7, r1
 800b2ae:	4614      	mov	r4, r2
 800b2b0:	18d5      	adds	r5, r2, r3
 800b2b2:	42ac      	cmp	r4, r5
 800b2b4:	d101      	bne.n	800b2ba <__sfputs_r+0x12>
 800b2b6:	2000      	movs	r0, #0
 800b2b8:	e007      	b.n	800b2ca <__sfputs_r+0x22>
 800b2ba:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b2be:	463a      	mov	r2, r7
 800b2c0:	4630      	mov	r0, r6
 800b2c2:	f7ff ffda 	bl	800b27a <__sfputc_r>
 800b2c6:	1c43      	adds	r3, r0, #1
 800b2c8:	d1f3      	bne.n	800b2b2 <__sfputs_r+0xa>
 800b2ca:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b2cc <_vfiprintf_r>:
 800b2cc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b2d0:	460d      	mov	r5, r1
 800b2d2:	b09d      	sub	sp, #116	; 0x74
 800b2d4:	4614      	mov	r4, r2
 800b2d6:	4698      	mov	r8, r3
 800b2d8:	4606      	mov	r6, r0
 800b2da:	b118      	cbz	r0, 800b2e4 <_vfiprintf_r+0x18>
 800b2dc:	6983      	ldr	r3, [r0, #24]
 800b2de:	b90b      	cbnz	r3, 800b2e4 <_vfiprintf_r+0x18>
 800b2e0:	f000 fb06 	bl	800b8f0 <__sinit>
 800b2e4:	4b89      	ldr	r3, [pc, #548]	; (800b50c <_vfiprintf_r+0x240>)
 800b2e6:	429d      	cmp	r5, r3
 800b2e8:	d11b      	bne.n	800b322 <_vfiprintf_r+0x56>
 800b2ea:	6875      	ldr	r5, [r6, #4]
 800b2ec:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b2ee:	07d9      	lsls	r1, r3, #31
 800b2f0:	d405      	bmi.n	800b2fe <_vfiprintf_r+0x32>
 800b2f2:	89ab      	ldrh	r3, [r5, #12]
 800b2f4:	059a      	lsls	r2, r3, #22
 800b2f6:	d402      	bmi.n	800b2fe <_vfiprintf_r+0x32>
 800b2f8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b2fa:	f000 fb97 	bl	800ba2c <__retarget_lock_acquire_recursive>
 800b2fe:	89ab      	ldrh	r3, [r5, #12]
 800b300:	071b      	lsls	r3, r3, #28
 800b302:	d501      	bpl.n	800b308 <_vfiprintf_r+0x3c>
 800b304:	692b      	ldr	r3, [r5, #16]
 800b306:	b9eb      	cbnz	r3, 800b344 <_vfiprintf_r+0x78>
 800b308:	4629      	mov	r1, r5
 800b30a:	4630      	mov	r0, r6
 800b30c:	f000 f960 	bl	800b5d0 <__swsetup_r>
 800b310:	b1c0      	cbz	r0, 800b344 <_vfiprintf_r+0x78>
 800b312:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b314:	07dc      	lsls	r4, r3, #31
 800b316:	d50e      	bpl.n	800b336 <_vfiprintf_r+0x6a>
 800b318:	f04f 30ff 	mov.w	r0, #4294967295
 800b31c:	b01d      	add	sp, #116	; 0x74
 800b31e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b322:	4b7b      	ldr	r3, [pc, #492]	; (800b510 <_vfiprintf_r+0x244>)
 800b324:	429d      	cmp	r5, r3
 800b326:	d101      	bne.n	800b32c <_vfiprintf_r+0x60>
 800b328:	68b5      	ldr	r5, [r6, #8]
 800b32a:	e7df      	b.n	800b2ec <_vfiprintf_r+0x20>
 800b32c:	4b79      	ldr	r3, [pc, #484]	; (800b514 <_vfiprintf_r+0x248>)
 800b32e:	429d      	cmp	r5, r3
 800b330:	bf08      	it	eq
 800b332:	68f5      	ldreq	r5, [r6, #12]
 800b334:	e7da      	b.n	800b2ec <_vfiprintf_r+0x20>
 800b336:	89ab      	ldrh	r3, [r5, #12]
 800b338:	0598      	lsls	r0, r3, #22
 800b33a:	d4ed      	bmi.n	800b318 <_vfiprintf_r+0x4c>
 800b33c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b33e:	f000 fb76 	bl	800ba2e <__retarget_lock_release_recursive>
 800b342:	e7e9      	b.n	800b318 <_vfiprintf_r+0x4c>
 800b344:	2300      	movs	r3, #0
 800b346:	9309      	str	r3, [sp, #36]	; 0x24
 800b348:	2320      	movs	r3, #32
 800b34a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800b34e:	f8cd 800c 	str.w	r8, [sp, #12]
 800b352:	2330      	movs	r3, #48	; 0x30
 800b354:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800b518 <_vfiprintf_r+0x24c>
 800b358:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800b35c:	f04f 0901 	mov.w	r9, #1
 800b360:	4623      	mov	r3, r4
 800b362:	469a      	mov	sl, r3
 800b364:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b368:	b10a      	cbz	r2, 800b36e <_vfiprintf_r+0xa2>
 800b36a:	2a25      	cmp	r2, #37	; 0x25
 800b36c:	d1f9      	bne.n	800b362 <_vfiprintf_r+0x96>
 800b36e:	ebba 0b04 	subs.w	fp, sl, r4
 800b372:	d00b      	beq.n	800b38c <_vfiprintf_r+0xc0>
 800b374:	465b      	mov	r3, fp
 800b376:	4622      	mov	r2, r4
 800b378:	4629      	mov	r1, r5
 800b37a:	4630      	mov	r0, r6
 800b37c:	f7ff ff94 	bl	800b2a8 <__sfputs_r>
 800b380:	3001      	adds	r0, #1
 800b382:	f000 80aa 	beq.w	800b4da <_vfiprintf_r+0x20e>
 800b386:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800b388:	445a      	add	r2, fp
 800b38a:	9209      	str	r2, [sp, #36]	; 0x24
 800b38c:	f89a 3000 	ldrb.w	r3, [sl]
 800b390:	2b00      	cmp	r3, #0
 800b392:	f000 80a2 	beq.w	800b4da <_vfiprintf_r+0x20e>
 800b396:	2300      	movs	r3, #0
 800b398:	f04f 32ff 	mov.w	r2, #4294967295
 800b39c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b3a0:	f10a 0a01 	add.w	sl, sl, #1
 800b3a4:	9304      	str	r3, [sp, #16]
 800b3a6:	9307      	str	r3, [sp, #28]
 800b3a8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800b3ac:	931a      	str	r3, [sp, #104]	; 0x68
 800b3ae:	4654      	mov	r4, sl
 800b3b0:	2205      	movs	r2, #5
 800b3b2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b3b6:	4858      	ldr	r0, [pc, #352]	; (800b518 <_vfiprintf_r+0x24c>)
 800b3b8:	f7f5 f87a 	bl	80004b0 <memchr>
 800b3bc:	9a04      	ldr	r2, [sp, #16]
 800b3be:	b9d8      	cbnz	r0, 800b3f8 <_vfiprintf_r+0x12c>
 800b3c0:	06d1      	lsls	r1, r2, #27
 800b3c2:	bf44      	itt	mi
 800b3c4:	2320      	movmi	r3, #32
 800b3c6:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b3ca:	0713      	lsls	r3, r2, #28
 800b3cc:	bf44      	itt	mi
 800b3ce:	232b      	movmi	r3, #43	; 0x2b
 800b3d0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800b3d4:	f89a 3000 	ldrb.w	r3, [sl]
 800b3d8:	2b2a      	cmp	r3, #42	; 0x2a
 800b3da:	d015      	beq.n	800b408 <_vfiprintf_r+0x13c>
 800b3dc:	9a07      	ldr	r2, [sp, #28]
 800b3de:	4654      	mov	r4, sl
 800b3e0:	2000      	movs	r0, #0
 800b3e2:	f04f 0c0a 	mov.w	ip, #10
 800b3e6:	4621      	mov	r1, r4
 800b3e8:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b3ec:	3b30      	subs	r3, #48	; 0x30
 800b3ee:	2b09      	cmp	r3, #9
 800b3f0:	d94e      	bls.n	800b490 <_vfiprintf_r+0x1c4>
 800b3f2:	b1b0      	cbz	r0, 800b422 <_vfiprintf_r+0x156>
 800b3f4:	9207      	str	r2, [sp, #28]
 800b3f6:	e014      	b.n	800b422 <_vfiprintf_r+0x156>
 800b3f8:	eba0 0308 	sub.w	r3, r0, r8
 800b3fc:	fa09 f303 	lsl.w	r3, r9, r3
 800b400:	4313      	orrs	r3, r2
 800b402:	9304      	str	r3, [sp, #16]
 800b404:	46a2      	mov	sl, r4
 800b406:	e7d2      	b.n	800b3ae <_vfiprintf_r+0xe2>
 800b408:	9b03      	ldr	r3, [sp, #12]
 800b40a:	1d19      	adds	r1, r3, #4
 800b40c:	681b      	ldr	r3, [r3, #0]
 800b40e:	9103      	str	r1, [sp, #12]
 800b410:	2b00      	cmp	r3, #0
 800b412:	bfbb      	ittet	lt
 800b414:	425b      	neglt	r3, r3
 800b416:	f042 0202 	orrlt.w	r2, r2, #2
 800b41a:	9307      	strge	r3, [sp, #28]
 800b41c:	9307      	strlt	r3, [sp, #28]
 800b41e:	bfb8      	it	lt
 800b420:	9204      	strlt	r2, [sp, #16]
 800b422:	7823      	ldrb	r3, [r4, #0]
 800b424:	2b2e      	cmp	r3, #46	; 0x2e
 800b426:	d10c      	bne.n	800b442 <_vfiprintf_r+0x176>
 800b428:	7863      	ldrb	r3, [r4, #1]
 800b42a:	2b2a      	cmp	r3, #42	; 0x2a
 800b42c:	d135      	bne.n	800b49a <_vfiprintf_r+0x1ce>
 800b42e:	9b03      	ldr	r3, [sp, #12]
 800b430:	1d1a      	adds	r2, r3, #4
 800b432:	681b      	ldr	r3, [r3, #0]
 800b434:	9203      	str	r2, [sp, #12]
 800b436:	2b00      	cmp	r3, #0
 800b438:	bfb8      	it	lt
 800b43a:	f04f 33ff 	movlt.w	r3, #4294967295
 800b43e:	3402      	adds	r4, #2
 800b440:	9305      	str	r3, [sp, #20]
 800b442:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800b528 <_vfiprintf_r+0x25c>
 800b446:	7821      	ldrb	r1, [r4, #0]
 800b448:	2203      	movs	r2, #3
 800b44a:	4650      	mov	r0, sl
 800b44c:	f7f5 f830 	bl	80004b0 <memchr>
 800b450:	b140      	cbz	r0, 800b464 <_vfiprintf_r+0x198>
 800b452:	2340      	movs	r3, #64	; 0x40
 800b454:	eba0 000a 	sub.w	r0, r0, sl
 800b458:	fa03 f000 	lsl.w	r0, r3, r0
 800b45c:	9b04      	ldr	r3, [sp, #16]
 800b45e:	4303      	orrs	r3, r0
 800b460:	3401      	adds	r4, #1
 800b462:	9304      	str	r3, [sp, #16]
 800b464:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b468:	482c      	ldr	r0, [pc, #176]	; (800b51c <_vfiprintf_r+0x250>)
 800b46a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800b46e:	2206      	movs	r2, #6
 800b470:	f7f5 f81e 	bl	80004b0 <memchr>
 800b474:	2800      	cmp	r0, #0
 800b476:	d03f      	beq.n	800b4f8 <_vfiprintf_r+0x22c>
 800b478:	4b29      	ldr	r3, [pc, #164]	; (800b520 <_vfiprintf_r+0x254>)
 800b47a:	bb1b      	cbnz	r3, 800b4c4 <_vfiprintf_r+0x1f8>
 800b47c:	9b03      	ldr	r3, [sp, #12]
 800b47e:	3307      	adds	r3, #7
 800b480:	f023 0307 	bic.w	r3, r3, #7
 800b484:	3308      	adds	r3, #8
 800b486:	9303      	str	r3, [sp, #12]
 800b488:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b48a:	443b      	add	r3, r7
 800b48c:	9309      	str	r3, [sp, #36]	; 0x24
 800b48e:	e767      	b.n	800b360 <_vfiprintf_r+0x94>
 800b490:	fb0c 3202 	mla	r2, ip, r2, r3
 800b494:	460c      	mov	r4, r1
 800b496:	2001      	movs	r0, #1
 800b498:	e7a5      	b.n	800b3e6 <_vfiprintf_r+0x11a>
 800b49a:	2300      	movs	r3, #0
 800b49c:	3401      	adds	r4, #1
 800b49e:	9305      	str	r3, [sp, #20]
 800b4a0:	4619      	mov	r1, r3
 800b4a2:	f04f 0c0a 	mov.w	ip, #10
 800b4a6:	4620      	mov	r0, r4
 800b4a8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b4ac:	3a30      	subs	r2, #48	; 0x30
 800b4ae:	2a09      	cmp	r2, #9
 800b4b0:	d903      	bls.n	800b4ba <_vfiprintf_r+0x1ee>
 800b4b2:	2b00      	cmp	r3, #0
 800b4b4:	d0c5      	beq.n	800b442 <_vfiprintf_r+0x176>
 800b4b6:	9105      	str	r1, [sp, #20]
 800b4b8:	e7c3      	b.n	800b442 <_vfiprintf_r+0x176>
 800b4ba:	fb0c 2101 	mla	r1, ip, r1, r2
 800b4be:	4604      	mov	r4, r0
 800b4c0:	2301      	movs	r3, #1
 800b4c2:	e7f0      	b.n	800b4a6 <_vfiprintf_r+0x1da>
 800b4c4:	ab03      	add	r3, sp, #12
 800b4c6:	9300      	str	r3, [sp, #0]
 800b4c8:	462a      	mov	r2, r5
 800b4ca:	4b16      	ldr	r3, [pc, #88]	; (800b524 <_vfiprintf_r+0x258>)
 800b4cc:	a904      	add	r1, sp, #16
 800b4ce:	4630      	mov	r0, r6
 800b4d0:	f7fc f9ec 	bl	80078ac <_printf_float>
 800b4d4:	4607      	mov	r7, r0
 800b4d6:	1c78      	adds	r0, r7, #1
 800b4d8:	d1d6      	bne.n	800b488 <_vfiprintf_r+0x1bc>
 800b4da:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800b4dc:	07d9      	lsls	r1, r3, #31
 800b4de:	d405      	bmi.n	800b4ec <_vfiprintf_r+0x220>
 800b4e0:	89ab      	ldrh	r3, [r5, #12]
 800b4e2:	059a      	lsls	r2, r3, #22
 800b4e4:	d402      	bmi.n	800b4ec <_vfiprintf_r+0x220>
 800b4e6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800b4e8:	f000 faa1 	bl	800ba2e <__retarget_lock_release_recursive>
 800b4ec:	89ab      	ldrh	r3, [r5, #12]
 800b4ee:	065b      	lsls	r3, r3, #25
 800b4f0:	f53f af12 	bmi.w	800b318 <_vfiprintf_r+0x4c>
 800b4f4:	9809      	ldr	r0, [sp, #36]	; 0x24
 800b4f6:	e711      	b.n	800b31c <_vfiprintf_r+0x50>
 800b4f8:	ab03      	add	r3, sp, #12
 800b4fa:	9300      	str	r3, [sp, #0]
 800b4fc:	462a      	mov	r2, r5
 800b4fe:	4b09      	ldr	r3, [pc, #36]	; (800b524 <_vfiprintf_r+0x258>)
 800b500:	a904      	add	r1, sp, #16
 800b502:	4630      	mov	r0, r6
 800b504:	f7fc fc76 	bl	8007df4 <_printf_i>
 800b508:	e7e4      	b.n	800b4d4 <_vfiprintf_r+0x208>
 800b50a:	bf00      	nop
 800b50c:	0800c4a4 	.word	0x0800c4a4
 800b510:	0800c4c4 	.word	0x0800c4c4
 800b514:	0800c484 	.word	0x0800c484
 800b518:	0800c434 	.word	0x0800c434
 800b51c:	0800c43e 	.word	0x0800c43e
 800b520:	080078ad 	.word	0x080078ad
 800b524:	0800b2a9 	.word	0x0800b2a9
 800b528:	0800c43a 	.word	0x0800c43a

0800b52c <__swbuf_r>:
 800b52c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b52e:	460e      	mov	r6, r1
 800b530:	4614      	mov	r4, r2
 800b532:	4605      	mov	r5, r0
 800b534:	b118      	cbz	r0, 800b53e <__swbuf_r+0x12>
 800b536:	6983      	ldr	r3, [r0, #24]
 800b538:	b90b      	cbnz	r3, 800b53e <__swbuf_r+0x12>
 800b53a:	f000 f9d9 	bl	800b8f0 <__sinit>
 800b53e:	4b21      	ldr	r3, [pc, #132]	; (800b5c4 <__swbuf_r+0x98>)
 800b540:	429c      	cmp	r4, r3
 800b542:	d12b      	bne.n	800b59c <__swbuf_r+0x70>
 800b544:	686c      	ldr	r4, [r5, #4]
 800b546:	69a3      	ldr	r3, [r4, #24]
 800b548:	60a3      	str	r3, [r4, #8]
 800b54a:	89a3      	ldrh	r3, [r4, #12]
 800b54c:	071a      	lsls	r2, r3, #28
 800b54e:	d52f      	bpl.n	800b5b0 <__swbuf_r+0x84>
 800b550:	6923      	ldr	r3, [r4, #16]
 800b552:	b36b      	cbz	r3, 800b5b0 <__swbuf_r+0x84>
 800b554:	6923      	ldr	r3, [r4, #16]
 800b556:	6820      	ldr	r0, [r4, #0]
 800b558:	1ac0      	subs	r0, r0, r3
 800b55a:	6963      	ldr	r3, [r4, #20]
 800b55c:	b2f6      	uxtb	r6, r6
 800b55e:	4283      	cmp	r3, r0
 800b560:	4637      	mov	r7, r6
 800b562:	dc04      	bgt.n	800b56e <__swbuf_r+0x42>
 800b564:	4621      	mov	r1, r4
 800b566:	4628      	mov	r0, r5
 800b568:	f000 f92e 	bl	800b7c8 <_fflush_r>
 800b56c:	bb30      	cbnz	r0, 800b5bc <__swbuf_r+0x90>
 800b56e:	68a3      	ldr	r3, [r4, #8]
 800b570:	3b01      	subs	r3, #1
 800b572:	60a3      	str	r3, [r4, #8]
 800b574:	6823      	ldr	r3, [r4, #0]
 800b576:	1c5a      	adds	r2, r3, #1
 800b578:	6022      	str	r2, [r4, #0]
 800b57a:	701e      	strb	r6, [r3, #0]
 800b57c:	6963      	ldr	r3, [r4, #20]
 800b57e:	3001      	adds	r0, #1
 800b580:	4283      	cmp	r3, r0
 800b582:	d004      	beq.n	800b58e <__swbuf_r+0x62>
 800b584:	89a3      	ldrh	r3, [r4, #12]
 800b586:	07db      	lsls	r3, r3, #31
 800b588:	d506      	bpl.n	800b598 <__swbuf_r+0x6c>
 800b58a:	2e0a      	cmp	r6, #10
 800b58c:	d104      	bne.n	800b598 <__swbuf_r+0x6c>
 800b58e:	4621      	mov	r1, r4
 800b590:	4628      	mov	r0, r5
 800b592:	f000 f919 	bl	800b7c8 <_fflush_r>
 800b596:	b988      	cbnz	r0, 800b5bc <__swbuf_r+0x90>
 800b598:	4638      	mov	r0, r7
 800b59a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b59c:	4b0a      	ldr	r3, [pc, #40]	; (800b5c8 <__swbuf_r+0x9c>)
 800b59e:	429c      	cmp	r4, r3
 800b5a0:	d101      	bne.n	800b5a6 <__swbuf_r+0x7a>
 800b5a2:	68ac      	ldr	r4, [r5, #8]
 800b5a4:	e7cf      	b.n	800b546 <__swbuf_r+0x1a>
 800b5a6:	4b09      	ldr	r3, [pc, #36]	; (800b5cc <__swbuf_r+0xa0>)
 800b5a8:	429c      	cmp	r4, r3
 800b5aa:	bf08      	it	eq
 800b5ac:	68ec      	ldreq	r4, [r5, #12]
 800b5ae:	e7ca      	b.n	800b546 <__swbuf_r+0x1a>
 800b5b0:	4621      	mov	r1, r4
 800b5b2:	4628      	mov	r0, r5
 800b5b4:	f000 f80c 	bl	800b5d0 <__swsetup_r>
 800b5b8:	2800      	cmp	r0, #0
 800b5ba:	d0cb      	beq.n	800b554 <__swbuf_r+0x28>
 800b5bc:	f04f 37ff 	mov.w	r7, #4294967295
 800b5c0:	e7ea      	b.n	800b598 <__swbuf_r+0x6c>
 800b5c2:	bf00      	nop
 800b5c4:	0800c4a4 	.word	0x0800c4a4
 800b5c8:	0800c4c4 	.word	0x0800c4c4
 800b5cc:	0800c484 	.word	0x0800c484

0800b5d0 <__swsetup_r>:
 800b5d0:	4b32      	ldr	r3, [pc, #200]	; (800b69c <__swsetup_r+0xcc>)
 800b5d2:	b570      	push	{r4, r5, r6, lr}
 800b5d4:	681d      	ldr	r5, [r3, #0]
 800b5d6:	4606      	mov	r6, r0
 800b5d8:	460c      	mov	r4, r1
 800b5da:	b125      	cbz	r5, 800b5e6 <__swsetup_r+0x16>
 800b5dc:	69ab      	ldr	r3, [r5, #24]
 800b5de:	b913      	cbnz	r3, 800b5e6 <__swsetup_r+0x16>
 800b5e0:	4628      	mov	r0, r5
 800b5e2:	f000 f985 	bl	800b8f0 <__sinit>
 800b5e6:	4b2e      	ldr	r3, [pc, #184]	; (800b6a0 <__swsetup_r+0xd0>)
 800b5e8:	429c      	cmp	r4, r3
 800b5ea:	d10f      	bne.n	800b60c <__swsetup_r+0x3c>
 800b5ec:	686c      	ldr	r4, [r5, #4]
 800b5ee:	89a3      	ldrh	r3, [r4, #12]
 800b5f0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b5f4:	0719      	lsls	r1, r3, #28
 800b5f6:	d42c      	bmi.n	800b652 <__swsetup_r+0x82>
 800b5f8:	06dd      	lsls	r5, r3, #27
 800b5fa:	d411      	bmi.n	800b620 <__swsetup_r+0x50>
 800b5fc:	2309      	movs	r3, #9
 800b5fe:	6033      	str	r3, [r6, #0]
 800b600:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800b604:	81a3      	strh	r3, [r4, #12]
 800b606:	f04f 30ff 	mov.w	r0, #4294967295
 800b60a:	e03e      	b.n	800b68a <__swsetup_r+0xba>
 800b60c:	4b25      	ldr	r3, [pc, #148]	; (800b6a4 <__swsetup_r+0xd4>)
 800b60e:	429c      	cmp	r4, r3
 800b610:	d101      	bne.n	800b616 <__swsetup_r+0x46>
 800b612:	68ac      	ldr	r4, [r5, #8]
 800b614:	e7eb      	b.n	800b5ee <__swsetup_r+0x1e>
 800b616:	4b24      	ldr	r3, [pc, #144]	; (800b6a8 <__swsetup_r+0xd8>)
 800b618:	429c      	cmp	r4, r3
 800b61a:	bf08      	it	eq
 800b61c:	68ec      	ldreq	r4, [r5, #12]
 800b61e:	e7e6      	b.n	800b5ee <__swsetup_r+0x1e>
 800b620:	0758      	lsls	r0, r3, #29
 800b622:	d512      	bpl.n	800b64a <__swsetup_r+0x7a>
 800b624:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b626:	b141      	cbz	r1, 800b63a <__swsetup_r+0x6a>
 800b628:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b62c:	4299      	cmp	r1, r3
 800b62e:	d002      	beq.n	800b636 <__swsetup_r+0x66>
 800b630:	4630      	mov	r0, r6
 800b632:	f7ff fb21 	bl	800ac78 <_free_r>
 800b636:	2300      	movs	r3, #0
 800b638:	6363      	str	r3, [r4, #52]	; 0x34
 800b63a:	89a3      	ldrh	r3, [r4, #12]
 800b63c:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800b640:	81a3      	strh	r3, [r4, #12]
 800b642:	2300      	movs	r3, #0
 800b644:	6063      	str	r3, [r4, #4]
 800b646:	6923      	ldr	r3, [r4, #16]
 800b648:	6023      	str	r3, [r4, #0]
 800b64a:	89a3      	ldrh	r3, [r4, #12]
 800b64c:	f043 0308 	orr.w	r3, r3, #8
 800b650:	81a3      	strh	r3, [r4, #12]
 800b652:	6923      	ldr	r3, [r4, #16]
 800b654:	b94b      	cbnz	r3, 800b66a <__swsetup_r+0x9a>
 800b656:	89a3      	ldrh	r3, [r4, #12]
 800b658:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800b65c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800b660:	d003      	beq.n	800b66a <__swsetup_r+0x9a>
 800b662:	4621      	mov	r1, r4
 800b664:	4630      	mov	r0, r6
 800b666:	f000 fa09 	bl	800ba7c <__smakebuf_r>
 800b66a:	89a0      	ldrh	r0, [r4, #12]
 800b66c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800b670:	f010 0301 	ands.w	r3, r0, #1
 800b674:	d00a      	beq.n	800b68c <__swsetup_r+0xbc>
 800b676:	2300      	movs	r3, #0
 800b678:	60a3      	str	r3, [r4, #8]
 800b67a:	6963      	ldr	r3, [r4, #20]
 800b67c:	425b      	negs	r3, r3
 800b67e:	61a3      	str	r3, [r4, #24]
 800b680:	6923      	ldr	r3, [r4, #16]
 800b682:	b943      	cbnz	r3, 800b696 <__swsetup_r+0xc6>
 800b684:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800b688:	d1ba      	bne.n	800b600 <__swsetup_r+0x30>
 800b68a:	bd70      	pop	{r4, r5, r6, pc}
 800b68c:	0781      	lsls	r1, r0, #30
 800b68e:	bf58      	it	pl
 800b690:	6963      	ldrpl	r3, [r4, #20]
 800b692:	60a3      	str	r3, [r4, #8]
 800b694:	e7f4      	b.n	800b680 <__swsetup_r+0xb0>
 800b696:	2000      	movs	r0, #0
 800b698:	e7f7      	b.n	800b68a <__swsetup_r+0xba>
 800b69a:	bf00      	nop
 800b69c:	20000278 	.word	0x20000278
 800b6a0:	0800c4a4 	.word	0x0800c4a4
 800b6a4:	0800c4c4 	.word	0x0800c4c4
 800b6a8:	0800c484 	.word	0x0800c484

0800b6ac <abort>:
 800b6ac:	b508      	push	{r3, lr}
 800b6ae:	2006      	movs	r0, #6
 800b6b0:	f000 fa54 	bl	800bb5c <raise>
 800b6b4:	2001      	movs	r0, #1
 800b6b6:	f7f6 fa79 	bl	8001bac <_exit>
	...

0800b6bc <__sflush_r>:
 800b6bc:	898a      	ldrh	r2, [r1, #12]
 800b6be:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b6c2:	4605      	mov	r5, r0
 800b6c4:	0710      	lsls	r0, r2, #28
 800b6c6:	460c      	mov	r4, r1
 800b6c8:	d458      	bmi.n	800b77c <__sflush_r+0xc0>
 800b6ca:	684b      	ldr	r3, [r1, #4]
 800b6cc:	2b00      	cmp	r3, #0
 800b6ce:	dc05      	bgt.n	800b6dc <__sflush_r+0x20>
 800b6d0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800b6d2:	2b00      	cmp	r3, #0
 800b6d4:	dc02      	bgt.n	800b6dc <__sflush_r+0x20>
 800b6d6:	2000      	movs	r0, #0
 800b6d8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b6dc:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b6de:	2e00      	cmp	r6, #0
 800b6e0:	d0f9      	beq.n	800b6d6 <__sflush_r+0x1a>
 800b6e2:	2300      	movs	r3, #0
 800b6e4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800b6e8:	682f      	ldr	r7, [r5, #0]
 800b6ea:	602b      	str	r3, [r5, #0]
 800b6ec:	d032      	beq.n	800b754 <__sflush_r+0x98>
 800b6ee:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800b6f0:	89a3      	ldrh	r3, [r4, #12]
 800b6f2:	075a      	lsls	r2, r3, #29
 800b6f4:	d505      	bpl.n	800b702 <__sflush_r+0x46>
 800b6f6:	6863      	ldr	r3, [r4, #4]
 800b6f8:	1ac0      	subs	r0, r0, r3
 800b6fa:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800b6fc:	b10b      	cbz	r3, 800b702 <__sflush_r+0x46>
 800b6fe:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800b700:	1ac0      	subs	r0, r0, r3
 800b702:	2300      	movs	r3, #0
 800b704:	4602      	mov	r2, r0
 800b706:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800b708:	6a21      	ldr	r1, [r4, #32]
 800b70a:	4628      	mov	r0, r5
 800b70c:	47b0      	blx	r6
 800b70e:	1c43      	adds	r3, r0, #1
 800b710:	89a3      	ldrh	r3, [r4, #12]
 800b712:	d106      	bne.n	800b722 <__sflush_r+0x66>
 800b714:	6829      	ldr	r1, [r5, #0]
 800b716:	291d      	cmp	r1, #29
 800b718:	d82c      	bhi.n	800b774 <__sflush_r+0xb8>
 800b71a:	4a2a      	ldr	r2, [pc, #168]	; (800b7c4 <__sflush_r+0x108>)
 800b71c:	40ca      	lsrs	r2, r1
 800b71e:	07d6      	lsls	r6, r2, #31
 800b720:	d528      	bpl.n	800b774 <__sflush_r+0xb8>
 800b722:	2200      	movs	r2, #0
 800b724:	6062      	str	r2, [r4, #4]
 800b726:	04d9      	lsls	r1, r3, #19
 800b728:	6922      	ldr	r2, [r4, #16]
 800b72a:	6022      	str	r2, [r4, #0]
 800b72c:	d504      	bpl.n	800b738 <__sflush_r+0x7c>
 800b72e:	1c42      	adds	r2, r0, #1
 800b730:	d101      	bne.n	800b736 <__sflush_r+0x7a>
 800b732:	682b      	ldr	r3, [r5, #0]
 800b734:	b903      	cbnz	r3, 800b738 <__sflush_r+0x7c>
 800b736:	6560      	str	r0, [r4, #84]	; 0x54
 800b738:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800b73a:	602f      	str	r7, [r5, #0]
 800b73c:	2900      	cmp	r1, #0
 800b73e:	d0ca      	beq.n	800b6d6 <__sflush_r+0x1a>
 800b740:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800b744:	4299      	cmp	r1, r3
 800b746:	d002      	beq.n	800b74e <__sflush_r+0x92>
 800b748:	4628      	mov	r0, r5
 800b74a:	f7ff fa95 	bl	800ac78 <_free_r>
 800b74e:	2000      	movs	r0, #0
 800b750:	6360      	str	r0, [r4, #52]	; 0x34
 800b752:	e7c1      	b.n	800b6d8 <__sflush_r+0x1c>
 800b754:	6a21      	ldr	r1, [r4, #32]
 800b756:	2301      	movs	r3, #1
 800b758:	4628      	mov	r0, r5
 800b75a:	47b0      	blx	r6
 800b75c:	1c41      	adds	r1, r0, #1
 800b75e:	d1c7      	bne.n	800b6f0 <__sflush_r+0x34>
 800b760:	682b      	ldr	r3, [r5, #0]
 800b762:	2b00      	cmp	r3, #0
 800b764:	d0c4      	beq.n	800b6f0 <__sflush_r+0x34>
 800b766:	2b1d      	cmp	r3, #29
 800b768:	d001      	beq.n	800b76e <__sflush_r+0xb2>
 800b76a:	2b16      	cmp	r3, #22
 800b76c:	d101      	bne.n	800b772 <__sflush_r+0xb6>
 800b76e:	602f      	str	r7, [r5, #0]
 800b770:	e7b1      	b.n	800b6d6 <__sflush_r+0x1a>
 800b772:	89a3      	ldrh	r3, [r4, #12]
 800b774:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b778:	81a3      	strh	r3, [r4, #12]
 800b77a:	e7ad      	b.n	800b6d8 <__sflush_r+0x1c>
 800b77c:	690f      	ldr	r7, [r1, #16]
 800b77e:	2f00      	cmp	r7, #0
 800b780:	d0a9      	beq.n	800b6d6 <__sflush_r+0x1a>
 800b782:	0793      	lsls	r3, r2, #30
 800b784:	680e      	ldr	r6, [r1, #0]
 800b786:	bf08      	it	eq
 800b788:	694b      	ldreq	r3, [r1, #20]
 800b78a:	600f      	str	r7, [r1, #0]
 800b78c:	bf18      	it	ne
 800b78e:	2300      	movne	r3, #0
 800b790:	eba6 0807 	sub.w	r8, r6, r7
 800b794:	608b      	str	r3, [r1, #8]
 800b796:	f1b8 0f00 	cmp.w	r8, #0
 800b79a:	dd9c      	ble.n	800b6d6 <__sflush_r+0x1a>
 800b79c:	6a21      	ldr	r1, [r4, #32]
 800b79e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800b7a0:	4643      	mov	r3, r8
 800b7a2:	463a      	mov	r2, r7
 800b7a4:	4628      	mov	r0, r5
 800b7a6:	47b0      	blx	r6
 800b7a8:	2800      	cmp	r0, #0
 800b7aa:	dc06      	bgt.n	800b7ba <__sflush_r+0xfe>
 800b7ac:	89a3      	ldrh	r3, [r4, #12]
 800b7ae:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800b7b2:	81a3      	strh	r3, [r4, #12]
 800b7b4:	f04f 30ff 	mov.w	r0, #4294967295
 800b7b8:	e78e      	b.n	800b6d8 <__sflush_r+0x1c>
 800b7ba:	4407      	add	r7, r0
 800b7bc:	eba8 0800 	sub.w	r8, r8, r0
 800b7c0:	e7e9      	b.n	800b796 <__sflush_r+0xda>
 800b7c2:	bf00      	nop
 800b7c4:	20400001 	.word	0x20400001

0800b7c8 <_fflush_r>:
 800b7c8:	b538      	push	{r3, r4, r5, lr}
 800b7ca:	690b      	ldr	r3, [r1, #16]
 800b7cc:	4605      	mov	r5, r0
 800b7ce:	460c      	mov	r4, r1
 800b7d0:	b913      	cbnz	r3, 800b7d8 <_fflush_r+0x10>
 800b7d2:	2500      	movs	r5, #0
 800b7d4:	4628      	mov	r0, r5
 800b7d6:	bd38      	pop	{r3, r4, r5, pc}
 800b7d8:	b118      	cbz	r0, 800b7e2 <_fflush_r+0x1a>
 800b7da:	6983      	ldr	r3, [r0, #24]
 800b7dc:	b90b      	cbnz	r3, 800b7e2 <_fflush_r+0x1a>
 800b7de:	f000 f887 	bl	800b8f0 <__sinit>
 800b7e2:	4b14      	ldr	r3, [pc, #80]	; (800b834 <_fflush_r+0x6c>)
 800b7e4:	429c      	cmp	r4, r3
 800b7e6:	d11b      	bne.n	800b820 <_fflush_r+0x58>
 800b7e8:	686c      	ldr	r4, [r5, #4]
 800b7ea:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b7ee:	2b00      	cmp	r3, #0
 800b7f0:	d0ef      	beq.n	800b7d2 <_fflush_r+0xa>
 800b7f2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800b7f4:	07d0      	lsls	r0, r2, #31
 800b7f6:	d404      	bmi.n	800b802 <_fflush_r+0x3a>
 800b7f8:	0599      	lsls	r1, r3, #22
 800b7fa:	d402      	bmi.n	800b802 <_fflush_r+0x3a>
 800b7fc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b7fe:	f000 f915 	bl	800ba2c <__retarget_lock_acquire_recursive>
 800b802:	4628      	mov	r0, r5
 800b804:	4621      	mov	r1, r4
 800b806:	f7ff ff59 	bl	800b6bc <__sflush_r>
 800b80a:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800b80c:	07da      	lsls	r2, r3, #31
 800b80e:	4605      	mov	r5, r0
 800b810:	d4e0      	bmi.n	800b7d4 <_fflush_r+0xc>
 800b812:	89a3      	ldrh	r3, [r4, #12]
 800b814:	059b      	lsls	r3, r3, #22
 800b816:	d4dd      	bmi.n	800b7d4 <_fflush_r+0xc>
 800b818:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800b81a:	f000 f908 	bl	800ba2e <__retarget_lock_release_recursive>
 800b81e:	e7d9      	b.n	800b7d4 <_fflush_r+0xc>
 800b820:	4b05      	ldr	r3, [pc, #20]	; (800b838 <_fflush_r+0x70>)
 800b822:	429c      	cmp	r4, r3
 800b824:	d101      	bne.n	800b82a <_fflush_r+0x62>
 800b826:	68ac      	ldr	r4, [r5, #8]
 800b828:	e7df      	b.n	800b7ea <_fflush_r+0x22>
 800b82a:	4b04      	ldr	r3, [pc, #16]	; (800b83c <_fflush_r+0x74>)
 800b82c:	429c      	cmp	r4, r3
 800b82e:	bf08      	it	eq
 800b830:	68ec      	ldreq	r4, [r5, #12]
 800b832:	e7da      	b.n	800b7ea <_fflush_r+0x22>
 800b834:	0800c4a4 	.word	0x0800c4a4
 800b838:	0800c4c4 	.word	0x0800c4c4
 800b83c:	0800c484 	.word	0x0800c484

0800b840 <std>:
 800b840:	2300      	movs	r3, #0
 800b842:	b510      	push	{r4, lr}
 800b844:	4604      	mov	r4, r0
 800b846:	e9c0 3300 	strd	r3, r3, [r0]
 800b84a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b84e:	6083      	str	r3, [r0, #8]
 800b850:	8181      	strh	r1, [r0, #12]
 800b852:	6643      	str	r3, [r0, #100]	; 0x64
 800b854:	81c2      	strh	r2, [r0, #14]
 800b856:	6183      	str	r3, [r0, #24]
 800b858:	4619      	mov	r1, r3
 800b85a:	2208      	movs	r2, #8
 800b85c:	305c      	adds	r0, #92	; 0x5c
 800b85e:	f7fb ff7d 	bl	800775c <memset>
 800b862:	4b05      	ldr	r3, [pc, #20]	; (800b878 <std+0x38>)
 800b864:	6263      	str	r3, [r4, #36]	; 0x24
 800b866:	4b05      	ldr	r3, [pc, #20]	; (800b87c <std+0x3c>)
 800b868:	62a3      	str	r3, [r4, #40]	; 0x28
 800b86a:	4b05      	ldr	r3, [pc, #20]	; (800b880 <std+0x40>)
 800b86c:	62e3      	str	r3, [r4, #44]	; 0x2c
 800b86e:	4b05      	ldr	r3, [pc, #20]	; (800b884 <std+0x44>)
 800b870:	6224      	str	r4, [r4, #32]
 800b872:	6323      	str	r3, [r4, #48]	; 0x30
 800b874:	bd10      	pop	{r4, pc}
 800b876:	bf00      	nop
 800b878:	0800bb95 	.word	0x0800bb95
 800b87c:	0800bbb7 	.word	0x0800bbb7
 800b880:	0800bbef 	.word	0x0800bbef
 800b884:	0800bc13 	.word	0x0800bc13

0800b888 <_cleanup_r>:
 800b888:	4901      	ldr	r1, [pc, #4]	; (800b890 <_cleanup_r+0x8>)
 800b88a:	f000 b8af 	b.w	800b9ec <_fwalk_reent>
 800b88e:	bf00      	nop
 800b890:	0800b7c9 	.word	0x0800b7c9

0800b894 <__sfmoreglue>:
 800b894:	b570      	push	{r4, r5, r6, lr}
 800b896:	2268      	movs	r2, #104	; 0x68
 800b898:	1e4d      	subs	r5, r1, #1
 800b89a:	4355      	muls	r5, r2
 800b89c:	460e      	mov	r6, r1
 800b89e:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800b8a2:	f7ff fa55 	bl	800ad50 <_malloc_r>
 800b8a6:	4604      	mov	r4, r0
 800b8a8:	b140      	cbz	r0, 800b8bc <__sfmoreglue+0x28>
 800b8aa:	2100      	movs	r1, #0
 800b8ac:	e9c0 1600 	strd	r1, r6, [r0]
 800b8b0:	300c      	adds	r0, #12
 800b8b2:	60a0      	str	r0, [r4, #8]
 800b8b4:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800b8b8:	f7fb ff50 	bl	800775c <memset>
 800b8bc:	4620      	mov	r0, r4
 800b8be:	bd70      	pop	{r4, r5, r6, pc}

0800b8c0 <__sfp_lock_acquire>:
 800b8c0:	4801      	ldr	r0, [pc, #4]	; (800b8c8 <__sfp_lock_acquire+0x8>)
 800b8c2:	f000 b8b3 	b.w	800ba2c <__retarget_lock_acquire_recursive>
 800b8c6:	bf00      	nop
 800b8c8:	20001359 	.word	0x20001359

0800b8cc <__sfp_lock_release>:
 800b8cc:	4801      	ldr	r0, [pc, #4]	; (800b8d4 <__sfp_lock_release+0x8>)
 800b8ce:	f000 b8ae 	b.w	800ba2e <__retarget_lock_release_recursive>
 800b8d2:	bf00      	nop
 800b8d4:	20001359 	.word	0x20001359

0800b8d8 <__sinit_lock_acquire>:
 800b8d8:	4801      	ldr	r0, [pc, #4]	; (800b8e0 <__sinit_lock_acquire+0x8>)
 800b8da:	f000 b8a7 	b.w	800ba2c <__retarget_lock_acquire_recursive>
 800b8de:	bf00      	nop
 800b8e0:	2000135a 	.word	0x2000135a

0800b8e4 <__sinit_lock_release>:
 800b8e4:	4801      	ldr	r0, [pc, #4]	; (800b8ec <__sinit_lock_release+0x8>)
 800b8e6:	f000 b8a2 	b.w	800ba2e <__retarget_lock_release_recursive>
 800b8ea:	bf00      	nop
 800b8ec:	2000135a 	.word	0x2000135a

0800b8f0 <__sinit>:
 800b8f0:	b510      	push	{r4, lr}
 800b8f2:	4604      	mov	r4, r0
 800b8f4:	f7ff fff0 	bl	800b8d8 <__sinit_lock_acquire>
 800b8f8:	69a3      	ldr	r3, [r4, #24]
 800b8fa:	b11b      	cbz	r3, 800b904 <__sinit+0x14>
 800b8fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b900:	f7ff bff0 	b.w	800b8e4 <__sinit_lock_release>
 800b904:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800b908:	6523      	str	r3, [r4, #80]	; 0x50
 800b90a:	4b13      	ldr	r3, [pc, #76]	; (800b958 <__sinit+0x68>)
 800b90c:	4a13      	ldr	r2, [pc, #76]	; (800b95c <__sinit+0x6c>)
 800b90e:	681b      	ldr	r3, [r3, #0]
 800b910:	62a2      	str	r2, [r4, #40]	; 0x28
 800b912:	42a3      	cmp	r3, r4
 800b914:	bf04      	itt	eq
 800b916:	2301      	moveq	r3, #1
 800b918:	61a3      	streq	r3, [r4, #24]
 800b91a:	4620      	mov	r0, r4
 800b91c:	f000 f820 	bl	800b960 <__sfp>
 800b920:	6060      	str	r0, [r4, #4]
 800b922:	4620      	mov	r0, r4
 800b924:	f000 f81c 	bl	800b960 <__sfp>
 800b928:	60a0      	str	r0, [r4, #8]
 800b92a:	4620      	mov	r0, r4
 800b92c:	f000 f818 	bl	800b960 <__sfp>
 800b930:	2200      	movs	r2, #0
 800b932:	60e0      	str	r0, [r4, #12]
 800b934:	2104      	movs	r1, #4
 800b936:	6860      	ldr	r0, [r4, #4]
 800b938:	f7ff ff82 	bl	800b840 <std>
 800b93c:	68a0      	ldr	r0, [r4, #8]
 800b93e:	2201      	movs	r2, #1
 800b940:	2109      	movs	r1, #9
 800b942:	f7ff ff7d 	bl	800b840 <std>
 800b946:	68e0      	ldr	r0, [r4, #12]
 800b948:	2202      	movs	r2, #2
 800b94a:	2112      	movs	r1, #18
 800b94c:	f7ff ff78 	bl	800b840 <std>
 800b950:	2301      	movs	r3, #1
 800b952:	61a3      	str	r3, [r4, #24]
 800b954:	e7d2      	b.n	800b8fc <__sinit+0xc>
 800b956:	bf00      	nop
 800b958:	0800c048 	.word	0x0800c048
 800b95c:	0800b889 	.word	0x0800b889

0800b960 <__sfp>:
 800b960:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b962:	4607      	mov	r7, r0
 800b964:	f7ff ffac 	bl	800b8c0 <__sfp_lock_acquire>
 800b968:	4b1e      	ldr	r3, [pc, #120]	; (800b9e4 <__sfp+0x84>)
 800b96a:	681e      	ldr	r6, [r3, #0]
 800b96c:	69b3      	ldr	r3, [r6, #24]
 800b96e:	b913      	cbnz	r3, 800b976 <__sfp+0x16>
 800b970:	4630      	mov	r0, r6
 800b972:	f7ff ffbd 	bl	800b8f0 <__sinit>
 800b976:	3648      	adds	r6, #72	; 0x48
 800b978:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800b97c:	3b01      	subs	r3, #1
 800b97e:	d503      	bpl.n	800b988 <__sfp+0x28>
 800b980:	6833      	ldr	r3, [r6, #0]
 800b982:	b30b      	cbz	r3, 800b9c8 <__sfp+0x68>
 800b984:	6836      	ldr	r6, [r6, #0]
 800b986:	e7f7      	b.n	800b978 <__sfp+0x18>
 800b988:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800b98c:	b9d5      	cbnz	r5, 800b9c4 <__sfp+0x64>
 800b98e:	4b16      	ldr	r3, [pc, #88]	; (800b9e8 <__sfp+0x88>)
 800b990:	60e3      	str	r3, [r4, #12]
 800b992:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800b996:	6665      	str	r5, [r4, #100]	; 0x64
 800b998:	f000 f847 	bl	800ba2a <__retarget_lock_init_recursive>
 800b99c:	f7ff ff96 	bl	800b8cc <__sfp_lock_release>
 800b9a0:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800b9a4:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800b9a8:	6025      	str	r5, [r4, #0]
 800b9aa:	61a5      	str	r5, [r4, #24]
 800b9ac:	2208      	movs	r2, #8
 800b9ae:	4629      	mov	r1, r5
 800b9b0:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800b9b4:	f7fb fed2 	bl	800775c <memset>
 800b9b8:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800b9bc:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800b9c0:	4620      	mov	r0, r4
 800b9c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800b9c4:	3468      	adds	r4, #104	; 0x68
 800b9c6:	e7d9      	b.n	800b97c <__sfp+0x1c>
 800b9c8:	2104      	movs	r1, #4
 800b9ca:	4638      	mov	r0, r7
 800b9cc:	f7ff ff62 	bl	800b894 <__sfmoreglue>
 800b9d0:	4604      	mov	r4, r0
 800b9d2:	6030      	str	r0, [r6, #0]
 800b9d4:	2800      	cmp	r0, #0
 800b9d6:	d1d5      	bne.n	800b984 <__sfp+0x24>
 800b9d8:	f7ff ff78 	bl	800b8cc <__sfp_lock_release>
 800b9dc:	230c      	movs	r3, #12
 800b9de:	603b      	str	r3, [r7, #0]
 800b9e0:	e7ee      	b.n	800b9c0 <__sfp+0x60>
 800b9e2:	bf00      	nop
 800b9e4:	0800c048 	.word	0x0800c048
 800b9e8:	ffff0001 	.word	0xffff0001

0800b9ec <_fwalk_reent>:
 800b9ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b9f0:	4606      	mov	r6, r0
 800b9f2:	4688      	mov	r8, r1
 800b9f4:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800b9f8:	2700      	movs	r7, #0
 800b9fa:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b9fe:	f1b9 0901 	subs.w	r9, r9, #1
 800ba02:	d505      	bpl.n	800ba10 <_fwalk_reent+0x24>
 800ba04:	6824      	ldr	r4, [r4, #0]
 800ba06:	2c00      	cmp	r4, #0
 800ba08:	d1f7      	bne.n	800b9fa <_fwalk_reent+0xe>
 800ba0a:	4638      	mov	r0, r7
 800ba0c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ba10:	89ab      	ldrh	r3, [r5, #12]
 800ba12:	2b01      	cmp	r3, #1
 800ba14:	d907      	bls.n	800ba26 <_fwalk_reent+0x3a>
 800ba16:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ba1a:	3301      	adds	r3, #1
 800ba1c:	d003      	beq.n	800ba26 <_fwalk_reent+0x3a>
 800ba1e:	4629      	mov	r1, r5
 800ba20:	4630      	mov	r0, r6
 800ba22:	47c0      	blx	r8
 800ba24:	4307      	orrs	r7, r0
 800ba26:	3568      	adds	r5, #104	; 0x68
 800ba28:	e7e9      	b.n	800b9fe <_fwalk_reent+0x12>

0800ba2a <__retarget_lock_init_recursive>:
 800ba2a:	4770      	bx	lr

0800ba2c <__retarget_lock_acquire_recursive>:
 800ba2c:	4770      	bx	lr

0800ba2e <__retarget_lock_release_recursive>:
 800ba2e:	4770      	bx	lr

0800ba30 <__swhatbuf_r>:
 800ba30:	b570      	push	{r4, r5, r6, lr}
 800ba32:	460e      	mov	r6, r1
 800ba34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ba38:	2900      	cmp	r1, #0
 800ba3a:	b096      	sub	sp, #88	; 0x58
 800ba3c:	4614      	mov	r4, r2
 800ba3e:	461d      	mov	r5, r3
 800ba40:	da08      	bge.n	800ba54 <__swhatbuf_r+0x24>
 800ba42:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800ba46:	2200      	movs	r2, #0
 800ba48:	602a      	str	r2, [r5, #0]
 800ba4a:	061a      	lsls	r2, r3, #24
 800ba4c:	d410      	bmi.n	800ba70 <__swhatbuf_r+0x40>
 800ba4e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800ba52:	e00e      	b.n	800ba72 <__swhatbuf_r+0x42>
 800ba54:	466a      	mov	r2, sp
 800ba56:	f000 f903 	bl	800bc60 <_fstat_r>
 800ba5a:	2800      	cmp	r0, #0
 800ba5c:	dbf1      	blt.n	800ba42 <__swhatbuf_r+0x12>
 800ba5e:	9a01      	ldr	r2, [sp, #4]
 800ba60:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800ba64:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800ba68:	425a      	negs	r2, r3
 800ba6a:	415a      	adcs	r2, r3
 800ba6c:	602a      	str	r2, [r5, #0]
 800ba6e:	e7ee      	b.n	800ba4e <__swhatbuf_r+0x1e>
 800ba70:	2340      	movs	r3, #64	; 0x40
 800ba72:	2000      	movs	r0, #0
 800ba74:	6023      	str	r3, [r4, #0]
 800ba76:	b016      	add	sp, #88	; 0x58
 800ba78:	bd70      	pop	{r4, r5, r6, pc}
	...

0800ba7c <__smakebuf_r>:
 800ba7c:	898b      	ldrh	r3, [r1, #12]
 800ba7e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800ba80:	079d      	lsls	r5, r3, #30
 800ba82:	4606      	mov	r6, r0
 800ba84:	460c      	mov	r4, r1
 800ba86:	d507      	bpl.n	800ba98 <__smakebuf_r+0x1c>
 800ba88:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800ba8c:	6023      	str	r3, [r4, #0]
 800ba8e:	6123      	str	r3, [r4, #16]
 800ba90:	2301      	movs	r3, #1
 800ba92:	6163      	str	r3, [r4, #20]
 800ba94:	b002      	add	sp, #8
 800ba96:	bd70      	pop	{r4, r5, r6, pc}
 800ba98:	ab01      	add	r3, sp, #4
 800ba9a:	466a      	mov	r2, sp
 800ba9c:	f7ff ffc8 	bl	800ba30 <__swhatbuf_r>
 800baa0:	9900      	ldr	r1, [sp, #0]
 800baa2:	4605      	mov	r5, r0
 800baa4:	4630      	mov	r0, r6
 800baa6:	f7ff f953 	bl	800ad50 <_malloc_r>
 800baaa:	b948      	cbnz	r0, 800bac0 <__smakebuf_r+0x44>
 800baac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bab0:	059a      	lsls	r2, r3, #22
 800bab2:	d4ef      	bmi.n	800ba94 <__smakebuf_r+0x18>
 800bab4:	f023 0303 	bic.w	r3, r3, #3
 800bab8:	f043 0302 	orr.w	r3, r3, #2
 800babc:	81a3      	strh	r3, [r4, #12]
 800babe:	e7e3      	b.n	800ba88 <__smakebuf_r+0xc>
 800bac0:	4b0d      	ldr	r3, [pc, #52]	; (800baf8 <__smakebuf_r+0x7c>)
 800bac2:	62b3      	str	r3, [r6, #40]	; 0x28
 800bac4:	89a3      	ldrh	r3, [r4, #12]
 800bac6:	6020      	str	r0, [r4, #0]
 800bac8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bacc:	81a3      	strh	r3, [r4, #12]
 800bace:	9b00      	ldr	r3, [sp, #0]
 800bad0:	6163      	str	r3, [r4, #20]
 800bad2:	9b01      	ldr	r3, [sp, #4]
 800bad4:	6120      	str	r0, [r4, #16]
 800bad6:	b15b      	cbz	r3, 800baf0 <__smakebuf_r+0x74>
 800bad8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800badc:	4630      	mov	r0, r6
 800bade:	f000 f8d1 	bl	800bc84 <_isatty_r>
 800bae2:	b128      	cbz	r0, 800baf0 <__smakebuf_r+0x74>
 800bae4:	89a3      	ldrh	r3, [r4, #12]
 800bae6:	f023 0303 	bic.w	r3, r3, #3
 800baea:	f043 0301 	orr.w	r3, r3, #1
 800baee:	81a3      	strh	r3, [r4, #12]
 800baf0:	89a0      	ldrh	r0, [r4, #12]
 800baf2:	4305      	orrs	r5, r0
 800baf4:	81a5      	strh	r5, [r4, #12]
 800baf6:	e7cd      	b.n	800ba94 <__smakebuf_r+0x18>
 800baf8:	0800b889 	.word	0x0800b889

0800bafc <_malloc_usable_size_r>:
 800bafc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bb00:	1f18      	subs	r0, r3, #4
 800bb02:	2b00      	cmp	r3, #0
 800bb04:	bfbc      	itt	lt
 800bb06:	580b      	ldrlt	r3, [r1, r0]
 800bb08:	18c0      	addlt	r0, r0, r3
 800bb0a:	4770      	bx	lr

0800bb0c <_raise_r>:
 800bb0c:	291f      	cmp	r1, #31
 800bb0e:	b538      	push	{r3, r4, r5, lr}
 800bb10:	4604      	mov	r4, r0
 800bb12:	460d      	mov	r5, r1
 800bb14:	d904      	bls.n	800bb20 <_raise_r+0x14>
 800bb16:	2316      	movs	r3, #22
 800bb18:	6003      	str	r3, [r0, #0]
 800bb1a:	f04f 30ff 	mov.w	r0, #4294967295
 800bb1e:	bd38      	pop	{r3, r4, r5, pc}
 800bb20:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800bb22:	b112      	cbz	r2, 800bb2a <_raise_r+0x1e>
 800bb24:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800bb28:	b94b      	cbnz	r3, 800bb3e <_raise_r+0x32>
 800bb2a:	4620      	mov	r0, r4
 800bb2c:	f000 f830 	bl	800bb90 <_getpid_r>
 800bb30:	462a      	mov	r2, r5
 800bb32:	4601      	mov	r1, r0
 800bb34:	4620      	mov	r0, r4
 800bb36:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bb3a:	f000 b817 	b.w	800bb6c <_kill_r>
 800bb3e:	2b01      	cmp	r3, #1
 800bb40:	d00a      	beq.n	800bb58 <_raise_r+0x4c>
 800bb42:	1c59      	adds	r1, r3, #1
 800bb44:	d103      	bne.n	800bb4e <_raise_r+0x42>
 800bb46:	2316      	movs	r3, #22
 800bb48:	6003      	str	r3, [r0, #0]
 800bb4a:	2001      	movs	r0, #1
 800bb4c:	e7e7      	b.n	800bb1e <_raise_r+0x12>
 800bb4e:	2400      	movs	r4, #0
 800bb50:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800bb54:	4628      	mov	r0, r5
 800bb56:	4798      	blx	r3
 800bb58:	2000      	movs	r0, #0
 800bb5a:	e7e0      	b.n	800bb1e <_raise_r+0x12>

0800bb5c <raise>:
 800bb5c:	4b02      	ldr	r3, [pc, #8]	; (800bb68 <raise+0xc>)
 800bb5e:	4601      	mov	r1, r0
 800bb60:	6818      	ldr	r0, [r3, #0]
 800bb62:	f7ff bfd3 	b.w	800bb0c <_raise_r>
 800bb66:	bf00      	nop
 800bb68:	20000278 	.word	0x20000278

0800bb6c <_kill_r>:
 800bb6c:	b538      	push	{r3, r4, r5, lr}
 800bb6e:	4d07      	ldr	r5, [pc, #28]	; (800bb8c <_kill_r+0x20>)
 800bb70:	2300      	movs	r3, #0
 800bb72:	4604      	mov	r4, r0
 800bb74:	4608      	mov	r0, r1
 800bb76:	4611      	mov	r1, r2
 800bb78:	602b      	str	r3, [r5, #0]
 800bb7a:	f7f6 f807 	bl	8001b8c <_kill>
 800bb7e:	1c43      	adds	r3, r0, #1
 800bb80:	d102      	bne.n	800bb88 <_kill_r+0x1c>
 800bb82:	682b      	ldr	r3, [r5, #0]
 800bb84:	b103      	cbz	r3, 800bb88 <_kill_r+0x1c>
 800bb86:	6023      	str	r3, [r4, #0]
 800bb88:	bd38      	pop	{r3, r4, r5, pc}
 800bb8a:	bf00      	nop
 800bb8c:	20001354 	.word	0x20001354

0800bb90 <_getpid_r>:
 800bb90:	f7f5 bff4 	b.w	8001b7c <_getpid>

0800bb94 <__sread>:
 800bb94:	b510      	push	{r4, lr}
 800bb96:	460c      	mov	r4, r1
 800bb98:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bb9c:	f000 f894 	bl	800bcc8 <_read_r>
 800bba0:	2800      	cmp	r0, #0
 800bba2:	bfab      	itete	ge
 800bba4:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800bba6:	89a3      	ldrhlt	r3, [r4, #12]
 800bba8:	181b      	addge	r3, r3, r0
 800bbaa:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800bbae:	bfac      	ite	ge
 800bbb0:	6563      	strge	r3, [r4, #84]	; 0x54
 800bbb2:	81a3      	strhlt	r3, [r4, #12]
 800bbb4:	bd10      	pop	{r4, pc}

0800bbb6 <__swrite>:
 800bbb6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bbba:	461f      	mov	r7, r3
 800bbbc:	898b      	ldrh	r3, [r1, #12]
 800bbbe:	05db      	lsls	r3, r3, #23
 800bbc0:	4605      	mov	r5, r0
 800bbc2:	460c      	mov	r4, r1
 800bbc4:	4616      	mov	r6, r2
 800bbc6:	d505      	bpl.n	800bbd4 <__swrite+0x1e>
 800bbc8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bbcc:	2302      	movs	r3, #2
 800bbce:	2200      	movs	r2, #0
 800bbd0:	f000 f868 	bl	800bca4 <_lseek_r>
 800bbd4:	89a3      	ldrh	r3, [r4, #12]
 800bbd6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bbda:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800bbde:	81a3      	strh	r3, [r4, #12]
 800bbe0:	4632      	mov	r2, r6
 800bbe2:	463b      	mov	r3, r7
 800bbe4:	4628      	mov	r0, r5
 800bbe6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bbea:	f000 b817 	b.w	800bc1c <_write_r>

0800bbee <__sseek>:
 800bbee:	b510      	push	{r4, lr}
 800bbf0:	460c      	mov	r4, r1
 800bbf2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bbf6:	f000 f855 	bl	800bca4 <_lseek_r>
 800bbfa:	1c43      	adds	r3, r0, #1
 800bbfc:	89a3      	ldrh	r3, [r4, #12]
 800bbfe:	bf15      	itete	ne
 800bc00:	6560      	strne	r0, [r4, #84]	; 0x54
 800bc02:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800bc06:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800bc0a:	81a3      	strheq	r3, [r4, #12]
 800bc0c:	bf18      	it	ne
 800bc0e:	81a3      	strhne	r3, [r4, #12]
 800bc10:	bd10      	pop	{r4, pc}

0800bc12 <__sclose>:
 800bc12:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bc16:	f000 b813 	b.w	800bc40 <_close_r>
	...

0800bc1c <_write_r>:
 800bc1c:	b538      	push	{r3, r4, r5, lr}
 800bc1e:	4d07      	ldr	r5, [pc, #28]	; (800bc3c <_write_r+0x20>)
 800bc20:	4604      	mov	r4, r0
 800bc22:	4608      	mov	r0, r1
 800bc24:	4611      	mov	r1, r2
 800bc26:	2200      	movs	r2, #0
 800bc28:	602a      	str	r2, [r5, #0]
 800bc2a:	461a      	mov	r2, r3
 800bc2c:	f7f5 ffe5 	bl	8001bfa <_write>
 800bc30:	1c43      	adds	r3, r0, #1
 800bc32:	d102      	bne.n	800bc3a <_write_r+0x1e>
 800bc34:	682b      	ldr	r3, [r5, #0]
 800bc36:	b103      	cbz	r3, 800bc3a <_write_r+0x1e>
 800bc38:	6023      	str	r3, [r4, #0]
 800bc3a:	bd38      	pop	{r3, r4, r5, pc}
 800bc3c:	20001354 	.word	0x20001354

0800bc40 <_close_r>:
 800bc40:	b538      	push	{r3, r4, r5, lr}
 800bc42:	4d06      	ldr	r5, [pc, #24]	; (800bc5c <_close_r+0x1c>)
 800bc44:	2300      	movs	r3, #0
 800bc46:	4604      	mov	r4, r0
 800bc48:	4608      	mov	r0, r1
 800bc4a:	602b      	str	r3, [r5, #0]
 800bc4c:	f7f5 fff1 	bl	8001c32 <_close>
 800bc50:	1c43      	adds	r3, r0, #1
 800bc52:	d102      	bne.n	800bc5a <_close_r+0x1a>
 800bc54:	682b      	ldr	r3, [r5, #0]
 800bc56:	b103      	cbz	r3, 800bc5a <_close_r+0x1a>
 800bc58:	6023      	str	r3, [r4, #0]
 800bc5a:	bd38      	pop	{r3, r4, r5, pc}
 800bc5c:	20001354 	.word	0x20001354

0800bc60 <_fstat_r>:
 800bc60:	b538      	push	{r3, r4, r5, lr}
 800bc62:	4d07      	ldr	r5, [pc, #28]	; (800bc80 <_fstat_r+0x20>)
 800bc64:	2300      	movs	r3, #0
 800bc66:	4604      	mov	r4, r0
 800bc68:	4608      	mov	r0, r1
 800bc6a:	4611      	mov	r1, r2
 800bc6c:	602b      	str	r3, [r5, #0]
 800bc6e:	f7f5 ffec 	bl	8001c4a <_fstat>
 800bc72:	1c43      	adds	r3, r0, #1
 800bc74:	d102      	bne.n	800bc7c <_fstat_r+0x1c>
 800bc76:	682b      	ldr	r3, [r5, #0]
 800bc78:	b103      	cbz	r3, 800bc7c <_fstat_r+0x1c>
 800bc7a:	6023      	str	r3, [r4, #0]
 800bc7c:	bd38      	pop	{r3, r4, r5, pc}
 800bc7e:	bf00      	nop
 800bc80:	20001354 	.word	0x20001354

0800bc84 <_isatty_r>:
 800bc84:	b538      	push	{r3, r4, r5, lr}
 800bc86:	4d06      	ldr	r5, [pc, #24]	; (800bca0 <_isatty_r+0x1c>)
 800bc88:	2300      	movs	r3, #0
 800bc8a:	4604      	mov	r4, r0
 800bc8c:	4608      	mov	r0, r1
 800bc8e:	602b      	str	r3, [r5, #0]
 800bc90:	f7f5 ffeb 	bl	8001c6a <_isatty>
 800bc94:	1c43      	adds	r3, r0, #1
 800bc96:	d102      	bne.n	800bc9e <_isatty_r+0x1a>
 800bc98:	682b      	ldr	r3, [r5, #0]
 800bc9a:	b103      	cbz	r3, 800bc9e <_isatty_r+0x1a>
 800bc9c:	6023      	str	r3, [r4, #0]
 800bc9e:	bd38      	pop	{r3, r4, r5, pc}
 800bca0:	20001354 	.word	0x20001354

0800bca4 <_lseek_r>:
 800bca4:	b538      	push	{r3, r4, r5, lr}
 800bca6:	4d07      	ldr	r5, [pc, #28]	; (800bcc4 <_lseek_r+0x20>)
 800bca8:	4604      	mov	r4, r0
 800bcaa:	4608      	mov	r0, r1
 800bcac:	4611      	mov	r1, r2
 800bcae:	2200      	movs	r2, #0
 800bcb0:	602a      	str	r2, [r5, #0]
 800bcb2:	461a      	mov	r2, r3
 800bcb4:	f7f5 ffe4 	bl	8001c80 <_lseek>
 800bcb8:	1c43      	adds	r3, r0, #1
 800bcba:	d102      	bne.n	800bcc2 <_lseek_r+0x1e>
 800bcbc:	682b      	ldr	r3, [r5, #0]
 800bcbe:	b103      	cbz	r3, 800bcc2 <_lseek_r+0x1e>
 800bcc0:	6023      	str	r3, [r4, #0]
 800bcc2:	bd38      	pop	{r3, r4, r5, pc}
 800bcc4:	20001354 	.word	0x20001354

0800bcc8 <_read_r>:
 800bcc8:	b538      	push	{r3, r4, r5, lr}
 800bcca:	4d07      	ldr	r5, [pc, #28]	; (800bce8 <_read_r+0x20>)
 800bccc:	4604      	mov	r4, r0
 800bcce:	4608      	mov	r0, r1
 800bcd0:	4611      	mov	r1, r2
 800bcd2:	2200      	movs	r2, #0
 800bcd4:	602a      	str	r2, [r5, #0]
 800bcd6:	461a      	mov	r2, r3
 800bcd8:	f7f5 ff72 	bl	8001bc0 <_read>
 800bcdc:	1c43      	adds	r3, r0, #1
 800bcde:	d102      	bne.n	800bce6 <_read_r+0x1e>
 800bce0:	682b      	ldr	r3, [r5, #0]
 800bce2:	b103      	cbz	r3, 800bce6 <_read_r+0x1e>
 800bce4:	6023      	str	r3, [r4, #0]
 800bce6:	bd38      	pop	{r3, r4, r5, pc}
 800bce8:	20001354 	.word	0x20001354

0800bcec <_init>:
 800bcec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bcee:	bf00      	nop
 800bcf0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bcf2:	bc08      	pop	{r3}
 800bcf4:	469e      	mov	lr, r3
 800bcf6:	4770      	bx	lr

0800bcf8 <_fini>:
 800bcf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bcfa:	bf00      	nop
 800bcfc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bcfe:	bc08      	pop	{r3}
 800bd00:	469e      	mov	lr, r3
 800bd02:	4770      	bx	lr
