

================================================================
== Vivado HLS Report for 'axi_stream_to_vga_red_255'
================================================================
* Date:           Sat Apr 30 19:15:11 2016

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        AXI_STREAM_TO_VGA_RED_255
* Solution:       Zynq
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.25|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  420002|  420002|  420003|  420003|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |- Loop 1  |  420000|  420000|         2|          1|          1|  420000|    yes   |
        +----------+--------+--------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    130|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|     88|
|Register         |        -|      -|      97|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|      97|    218|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |indvar_flatten_next_fu_283_p2  |     +    |      0|  0|  19|          19|           1|
    |op2_V_read_assign_fu_259_p2    |     +    |      0|  0|   4|           4|           1|
    |p_Val2_1_fu_317_p2             |     +    |      0|  0|  10|          10|           7|
    |p_Val2_s_fu_361_p2             |     +    |      0|  0|  11|          11|           9|
    |x_1_fu_458_p2                  |     +    |      0|  0|  10|          10|           1|
    |y_s_fu_303_p2                  |     +    |      0|  0|  10|          10|           1|
    |tmp_6_i_fu_271_p2              |     -    |      0|  0|   4|           3|           4|
    |x_mid2_fu_295_p3               |  Select  |      0|  0|  10|           1|           1|
    |y_mid2_fu_309_p3               |  Select  |      0|  0|  10|           1|          10|
    |ap_sig_bdd_110                 |    and   |      0|  0|   1|           1|           1|
    |ap_sig_bdd_78                  |    and   |      0|  0|   1|           1|           1|
    |or_cond2_fu_391_p2             |    and   |      0|  0|   1|           1|           1|
    |tmp1_fu_385_p2                 |    and   |      0|  0|   1|           1|           1|
    |tmp2_fu_351_p2                 |    and   |      0|  0|   1|           1|           1|
    |exitcond4_fu_289_p2            |   icmp   |      0|  0|   4|          10|           9|
    |exitcond_flatten_fu_277_p2     |   icmp   |      0|  0|   7|          19|          18|
    |icmp_fu_333_p2                 |   icmp   |      0|  0|   3|           9|           1|
    |not_1_fu_367_p2                |   icmp   |      0|  0|   4|          10|           7|
    |tmp_1_fu_339_p2                |   icmp   |      0|  0|   4|          10|           6|
    |tmp_2_fu_345_p2                |   icmp   |      0|  0|   4|          10|          10|
    |tmp_4_fu_373_p2                |   icmp   |      0|  0|   4|          10|           8|
    |tmp_5_fu_379_p2                |   icmp   |      0|  0|   4|          10|           9|
    |tmp_6_fu_397_p2                |   icmp   |      0|  0|   3|           8|           2|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0| 130|         170|         110|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |B_V                          |   4|          3|    4|         12|
    |B_V_preg                     |   4|          2|    4|          8|
    |B_temp_V_read_assign_fu_132  |   4|          3|    4|         12|
    |G_V                          |   4|          3|    4|         12|
    |G_V_preg                     |   4|          2|    4|          8|
    |G_temp_V_read_assign_fu_128  |   4|          2|    4|          8|
    |H_SYNC_V                     |   1|          2|    1|          2|
    |R_V                          |   4|          3|    4|         12|
    |R_V_preg                     |   4|          2|    4|          8|
    |R_temp_V_read_assign_fu_124  |   4|          4|    4|         16|
    |V_SYNC_V                     |   1|          2|    1|          2|
    |ap_NS_fsm                    |   1|          4|    1|          4|
    |indvar_flatten_reg_194       |  19|          2|   19|         38|
    |x_reg_216                    |  10|          2|   10|         20|
    |y_phi_fu_209_p4              |  10|          2|   10|         20|
    |y_reg_205                    |  10|          2|   10|         20|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        |  88|         40|   88|        202|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |B_V_preg                     |   4|   0|    4|          0|
    |B_temp_V_read_assign_fu_132  |   4|   0|    4|          0|
    |G_V_preg                     |   4|   0|    4|          0|
    |G_temp_V_read_assign_fu_128  |   4|   0|    4|          0|
    |H_SYNC_V_preg                |   1|   0|    1|          0|
    |R_V_preg                     |   4|   0|    4|          0|
    |R_temp_V_read_assign_fu_124  |   4|   0|    4|          0|
    |V_SYNC_V_preg                |   1|   0|    1|          0|
    |ap_CS_fsm                    |   3|   0|    3|          0|
    |ap_reg_ppiten_pp0_it0        |   1|   0|    1|          0|
    |ap_reg_ppiten_pp0_it1        |   1|   0|    1|          0|
    |color_blinking_V             |   4|   0|    4|          0|
    |exitcond_flatten_reg_518     |   1|   0|    1|          0|
    |icmp_reg_532                 |   1|   0|    1|          0|
    |indvar_flatten_reg_194       |  19|   0|   19|          0|
    |not_1_reg_537                |   1|   0|    1|          0|
    |op2_V_read_assign_reg_504    |   4|   0|    4|          0|
    |or_cond2_reg_542             |   1|   0|    1|          0|
    |tmp_6_i_reg_513              |   4|   0|    4|          0|
    |tmp_reg_509                  |   1|   0|    1|          0|
    |x_reg_216                    |  10|   0|   10|          0|
    |y_mid2_reg_527               |  10|   0|   10|          0|
    |y_reg_205                    |  10|   0|   10|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |  97|   0|   97|          0|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+---------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+---------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk               |  in |    1| ap_ctrl_hs | axi_stream_to_vga_red_255 | return value |
|ap_rst_n             |  in |    1| ap_ctrl_hs | axi_stream_to_vga_red_255 | return value |
|ap_start             |  in |    1| ap_ctrl_hs | axi_stream_to_vga_red_255 | return value |
|ap_done              | out |    1| ap_ctrl_hs | axi_stream_to_vga_red_255 | return value |
|ap_idle              | out |    1| ap_ctrl_hs | axi_stream_to_vga_red_255 | return value |
|ap_ready             | out |    1| ap_ctrl_hs | axi_stream_to_vga_red_255 | return value |
|selftest             |  in |    1|   ap_none  |          selftest         |    scalar    |
|inStream_V_V_TDATA   |  in |    8|    axis    |        inStream_V_V       |    pointer   |
|inStream_V_V_TVALID  |  in |    1|    axis    |        inStream_V_V       |    pointer   |
|inStream_V_V_TREADY  | out |    1|    axis    |        inStream_V_V       |    pointer   |
|R_V                  | out |    4|   ap_none  |            R_V            |    pointer   |
|G_V                  | out |    4|   ap_none  |            G_V            |    pointer   |
|B_V                  | out |    4|   ap_none  |            B_V            |    pointer   |
|V_SYNC_V             | out |    1|   ap_none  |          V_SYNC_V         |    pointer   |
|H_SYNC_V             | out |    1|   ap_none  |          H_SYNC_V         |    pointer   |
+---------------------+-----+-----+------------+---------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 1
  Pipeline-0: II = 1, D = 2, States = { 2 3 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	4  / (exitcond_flatten)
	3  / (!exitcond_flatten)
3 --> 
	2  / true
4 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: R_temp_V_read_assign [1/1] 0.00ns
codeRepl:0  %R_temp_V_read_assign = alloca i4

ST_1: G_temp_V_read_assign [1/1] 0.00ns
codeRepl:1  %G_temp_V_read_assign = alloca i4

ST_1: B_temp_V_read_assign [1/1] 0.00ns
codeRepl:2  %B_temp_V_read_assign = alloca i4

ST_1: stg_8 [1/1] 0.00ns
codeRepl:3  call void (...)* @_ssdm_op_SpecBitsMap(i1 %selftest), !map !7

ST_1: stg_9 [1/1] 0.00ns
codeRepl:4  call void (...)* @_ssdm_op_SpecBitsMap(i8* %inStream_V_V), !map !13

ST_1: stg_10 [1/1] 0.00ns
codeRepl:5  call void (...)* @_ssdm_op_SpecBitsMap(i4* %R_V), !map !17

ST_1: stg_11 [1/1] 0.00ns
codeRepl:6  call void (...)* @_ssdm_op_SpecBitsMap(i4* %G_V), !map !21

ST_1: stg_12 [1/1] 0.00ns
codeRepl:7  call void (...)* @_ssdm_op_SpecBitsMap(i4* %B_V), !map !25

ST_1: stg_13 [1/1] 0.00ns
codeRepl:8  call void (...)* @_ssdm_op_SpecBitsMap(i1* %V_SYNC_V), !map !29

ST_1: stg_14 [1/1] 0.00ns
codeRepl:9  call void (...)* @_ssdm_op_SpecBitsMap(i1* %H_SYNC_V), !map !33

ST_1: stg_15 [1/1] 0.00ns
codeRepl:10  call void (...)* @_ssdm_op_SpecTopModule([26 x i8]* @axi_stream_to_vga_red_255_str) nounwind

ST_1: selftest_read [1/1] 0.00ns
codeRepl:11  %selftest_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %selftest)

ST_1: stg_17 [1/1] 0.00ns
codeRepl:12  call void (...)* @_ssdm_op_SpecInterface(i8* %inStream_V_V, [5 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_18 [1/1] 0.00ns
codeRepl:13  call void (...)* @_ssdm_op_SpecInterface(i1 %selftest, [8 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_19 [1/1] 0.00ns
codeRepl:14  call void (...)* @_ssdm_op_SpecInterface(i4* %R_V, [8 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_20 [1/1] 0.00ns
codeRepl:15  call void (...)* @_ssdm_op_SpecInterface(i4* %G_V, [8 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_21 [1/1] 0.00ns
codeRepl:16  call void (...)* @_ssdm_op_SpecInterface(i4* %B_V, [8 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_22 [1/1] 0.00ns
codeRepl:17  call void (...)* @_ssdm_op_SpecInterface(i1* %H_SYNC_V, [8 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_23 [1/1] 0.00ns
codeRepl:18  call void (...)* @_ssdm_op_SpecInterface(i1* %V_SYNC_V, [8 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_24 [1/1] 0.00ns
codeRepl:19  call void (...)* @_ssdm_op_SpecReset(i4* @color_blinking_V, i32 1, [1 x i8]* @p_str1) nounwind

ST_1: color_blinking_V_load [1/1] 0.00ns
codeRepl:20  %color_blinking_V_load = load i4* @color_blinking_V, align 1

ST_1: op2_V_read_assign [1/1] 0.80ns
codeRepl:21  %op2_V_read_assign = add i4 %color_blinking_V_load, 1

ST_1: stg_27 [1/1] 0.00ns
codeRepl:22  store i4 %op2_V_read_assign, i4* @color_blinking_V, align 1

ST_1: tmp [1/1] 0.00ns
codeRepl:23  %tmp = call i1 @_ssdm_op_NbReadReq.axis.i8P(i8* %inStream_V_V, i32 1)

ST_1: tmp_6_i [1/1] 0.80ns
codeRepl:24  %tmp_6_i = sub i4 -2, %color_blinking_V_load

ST_1: stg_30 [1/1] 1.57ns
codeRepl:25  br label %.preheader


 <State 2>: 8.25ns
ST_2: indvar_flatten [1/1] 0.00ns
.preheader:0  %indvar_flatten = phi i19 [ 0, %codeRepl ], [ %indvar_flatten_next, %10 ]

ST_2: y [1/1] 0.00ns
.preheader:1  %y = phi i10 [ 0, %codeRepl ], [ %y_mid2, %10 ]

ST_2: x [1/1] 0.00ns
.preheader:2  %x = phi i10 [ 0, %codeRepl ], [ %x_1, %10 ]

ST_2: exitcond_flatten [1/1] 2.33ns
.preheader:3  %exitcond_flatten = icmp eq i19 %indvar_flatten, -104288

ST_2: indvar_flatten_next [1/1] 2.08ns
.preheader:4  %indvar_flatten_next = add i19 %indvar_flatten, 1

ST_2: stg_36 [1/1] 0.00ns
.preheader:5  br i1 %exitcond_flatten, label %11, label %.preheader.preheader

ST_2: exitcond4 [1/1] 2.07ns
.preheader.preheader:1  %exitcond4 = icmp eq i10 %x, -224

ST_2: x_mid2 [1/1] 1.37ns
.preheader.preheader:2  %x_mid2 = select i1 %exitcond4, i10 0, i10 %x

ST_2: y_s [1/1] 1.84ns
.preheader.preheader:3  %y_s = add i10 %y, 1

ST_2: y_mid2 [1/1] 1.37ns
.preheader.preheader:4  %y_mid2 = select i1 %exitcond4, i10 %y_s, i10 %y

ST_2: p_Val2_1 [1/1] 1.84ns
.preheader.preheader:5  %p_Val2_1 = add i10 %y_mid2, -35

ST_2: tmp_3 [1/1] 0.00ns
.preheader.preheader:6  %tmp_3 = call i9 @_ssdm_op_PartSelect.i9.i10.i32.i32(i10 %y_mid2, i32 1, i32 9)

ST_2: icmp [1/1] 2.03ns
.preheader.preheader:7  %icmp = icmp ne i9 %tmp_3, 0

ST_2: tmp_1 [1/1] 2.07ns
.preheader.preheader:8  %tmp_1 = icmp ugt i10 %y_mid2, 34

ST_2: tmp_2 [1/1] 2.07ns
.preheader.preheader:9  %tmp_2 = icmp ult i10 %y_mid2, -509

ST_2: tmp2 [1/1] 1.37ns
.preheader.preheader:10  %tmp2 = and i1 %tmp_1, %tmp_2

ST_2: tmp_3_cast [1/1] 0.00ns
.preheader.preheader:13  %tmp_3_cast = zext i10 %x_mid2 to i11

ST_2: p_Val2_s [1/1] 1.84ns
.preheader.preheader:14  %p_Val2_s = add i11 %tmp_3_cast, -144

ST_2: not_1 [1/1] 2.07ns
.preheader.preheader:15  %not_1 = icmp ugt i10 %x_mid2, 95

ST_2: tmp_4 [1/1] 2.07ns
.preheader.preheader:16  %tmp_4 = icmp ugt i10 %x_mid2, 143

ST_2: tmp_5 [1/1] 2.07ns
.preheader.preheader:17  %tmp_5 = icmp ult i10 %x_mid2, -240

ST_2: tmp1 [1/1] 1.37ns
.preheader.preheader:18  %tmp1 = and i1 %tmp_4, %tmp_5

ST_2: or_cond2 [1/1] 1.37ns
.preheader.preheader:19  %or_cond2 = and i1 %tmp2, %tmp1

ST_2: stg_54 [1/1] 0.00ns
.preheader.preheader:20  br i1 %or_cond2, label %0, label %9

ST_2: stg_55 [1/1] 0.00ns
:0  br i1 %selftest_read, label %4, label %1

ST_2: stg_56 [1/1] 0.00ns
:0  br i1 %tmp, label %2, label %get_checkerboard_color.exit.pre6

ST_2: stg_57 [1/1] 1.57ns
get_checkerboard_color.exit.pre6:0  store i4 0, i4* %B_temp_V_read_assign

ST_2: stg_58 [1/1] 1.57ns
get_checkerboard_color.exit.pre6:1  store i4 0, i4* %G_temp_V_read_assign

ST_2: stg_59 [1/1] 1.57ns
get_checkerboard_color.exit.pre6:2  store i4 -1, i4* %R_temp_V_read_assign

ST_2: stg_60 [1/1] 0.00ns
get_checkerboard_color.exit.pre6:3  br label %get_checkerboard_color.exit

ST_2: tmp_V [1/1] 0.00ns
:0  %tmp_V = call i8 @_ssdm_op_Read.axis.volatile.i8P(i8* %inStream_V_V)

ST_2: tmp_6 [1/1] 2.00ns
:1  %tmp_6 = icmp eq i8 %tmp_V, -1

ST_2: stg_63 [1/1] 0.00ns
:2  br i1 %tmp_6, label %get_checkerboard_color.exit.pre, label %3

ST_2: R_temp_V [1/1] 0.00ns
:0  %R_temp_V = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %tmp_V, i32 4, i32 7)

ST_2: stg_65 [1/1] 1.57ns
:1  store i4 %R_temp_V, i4* %B_temp_V_read_assign

ST_2: stg_66 [1/1] 1.57ns
:2  store i4 %R_temp_V, i4* %G_temp_V_read_assign

ST_2: stg_67 [1/1] 1.57ns
:3  store i4 %R_temp_V, i4* %R_temp_V_read_assign

ST_2: stg_68 [1/1] 0.00ns
:4  br label %get_checkerboard_color.exit

ST_2: stg_69 [1/1] 1.57ns
get_checkerboard_color.exit.pre:0  store i4 0, i4* %B_temp_V_read_assign

ST_2: stg_70 [1/1] 1.57ns
get_checkerboard_color.exit.pre:1  store i4 0, i4* %G_temp_V_read_assign

ST_2: stg_71 [1/1] 1.57ns
get_checkerboard_color.exit.pre:2  store i4 -1, i4* %R_temp_V_read_assign

ST_2: stg_72 [1/1] 0.00ns
get_checkerboard_color.exit.pre:3  br label %get_checkerboard_color.exit

ST_2: tmp_7 [1/1] 0.00ns
:0  %tmp_7 = call i1 @_ssdm_op_BitSelect.i1.i10.i32(i10 %p_Val2_1, i32 5)

ST_2: tmp_8 [1/1] 0.00ns
:1  %tmp_8 = call i1 @_ssdm_op_BitSelect.i1.i11.i32(i11 %p_Val2_s, i32 5)

ST_2: tmp_1_i [1/1] 0.00ns
:2  %tmp_1_i = zext i1 %tmp_8 to i19

ST_2: tmp_2_i [1/1] 0.00ns
:3  %tmp_2_i = call i21 @_ssdm_op_BitConcatenate.i21.i1.i19.i1(i1 false, i19 %tmp_1_i, i1 %tmp_7)

ST_2: stg_77 [1/1] 1.88ns
:4  switch i21 %tmp_2_i, label %get_checkerboard_color.exit [
    i21 0, label %5
    i21 1, label %6
    i21 2, label %7
    i21 3, label %8
  ]

ST_2: stg_78 [1/1] 1.57ns
:0  store i4 0, i4* %B_temp_V_read_assign

ST_2: stg_79 [1/1] 1.57ns
:1  store i4 0, i4* %G_temp_V_read_assign

ST_2: stg_80 [1/1] 1.57ns
:2  store i4 %op2_V_read_assign, i4* %R_temp_V_read_assign

ST_2: stg_81 [1/1] 0.00ns
:3  br label %get_checkerboard_color.exit

ST_2: stg_82 [1/1] 1.57ns
:0  store i4 %tmp_6_i, i4* %B_temp_V_read_assign

ST_2: stg_83 [1/1] 1.57ns
:1  store i4 0, i4* %G_temp_V_read_assign

ST_2: stg_84 [1/1] 1.57ns
:2  store i4 0, i4* %R_temp_V_read_assign

ST_2: stg_85 [1/1] 0.00ns
:3  br label %get_checkerboard_color.exit

ST_2: stg_86 [1/1] 1.57ns
:0  store i4 %tmp_6_i, i4* %B_temp_V_read_assign

ST_2: stg_87 [1/1] 1.57ns
:1  store i4 0, i4* %G_temp_V_read_assign

ST_2: stg_88 [1/1] 1.57ns
:2  store i4 0, i4* %R_temp_V_read_assign

ST_2: stg_89 [1/1] 0.00ns
:3  br label %get_checkerboard_color.exit

ST_2: stg_90 [1/1] 1.57ns
:0  store i4 0, i4* %B_temp_V_read_assign

ST_2: stg_91 [1/1] 1.57ns
:1  store i4 0, i4* %G_temp_V_read_assign

ST_2: stg_92 [1/1] 1.57ns
:2  store i4 %op2_V_read_assign, i4* %R_temp_V_read_assign

ST_2: stg_93 [1/1] 0.00ns
:3  br label %get_checkerboard_color.exit

ST_2: x_1 [1/1] 1.84ns
:1  %x_1 = add i10 %x_mid2, 1


 <State 3>: 0.00ns
ST_3: empty_7 [1/1] 0.00ns
.preheader.preheader:0  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 420000, i64 420000, i64 420000)

ST_3: tmp_9 [1/1] 0.00ns
.preheader.preheader:11  %tmp_9 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str3)

ST_3: stg_97 [1/1] 0.00ns
.preheader.preheader:12  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_3: stg_98 [1/1] 0.00ns
:0  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %R_V, i4 0)

ST_3: stg_99 [1/1] 0.00ns
:1  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %G_V, i4 0)

ST_3: stg_100 [1/1] 0.00ns
:2  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %B_V, i4 0)

ST_3: stg_101 [1/1] 0.00ns
:3  call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %V_SYNC_V, i1 %icmp)

ST_3: stg_102 [1/1] 0.00ns
:4  call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %H_SYNC_V, i1 %not_1)

ST_3: stg_103 [1/1] 0.00ns
:5  br label %10

ST_3: R_temp_V_read_assign_load [1/1] 0.00ns
get_checkerboard_color.exit:0  %R_temp_V_read_assign_load = load i4* %R_temp_V_read_assign

ST_3: G_temp_V_read_assign_load [1/1] 0.00ns
get_checkerboard_color.exit:1  %G_temp_V_read_assign_load = load i4* %G_temp_V_read_assign

ST_3: B_temp_V_read_assign_load [1/1] 0.00ns
get_checkerboard_color.exit:2  %B_temp_V_read_assign_load = load i4* %B_temp_V_read_assign

ST_3: stg_107 [1/1] 0.00ns
get_checkerboard_color.exit:3  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %R_V, i4 %R_temp_V_read_assign_load)

ST_3: stg_108 [1/1] 0.00ns
get_checkerboard_color.exit:4  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %G_V, i4 %G_temp_V_read_assign_load)

ST_3: stg_109 [1/1] 0.00ns
get_checkerboard_color.exit:5  call void @_ssdm_op_Write.ap_none.volatile.i4P(i4* %B_V, i4 %B_temp_V_read_assign_load)

ST_3: stg_110 [1/1] 0.00ns
get_checkerboard_color.exit:6  call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %V_SYNC_V, i1 %icmp)

ST_3: stg_111 [1/1] 0.00ns
get_checkerboard_color.exit:7  call void @_ssdm_op_Write.ap_none.volatile.i1P(i1* %H_SYNC_V, i1 %not_1)

ST_3: stg_112 [1/1] 0.00ns
get_checkerboard_color.exit:8  br label %10

ST_3: empty [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str3, i32 %tmp_9)

ST_3: stg_114 [1/1] 0.00ns
:2  br label %.preheader


 <State 4>: 0.00ns
ST_4: stg_115 [1/1] 0.00ns
:0  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ selftest]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x15b7f5366b0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ inStream_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x15b7f536d70; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ R_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x15b7f5367d0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ G_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x15b7f537430; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ B_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x15b7f537700; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ V_SYNC_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x15b7f5371f0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ H_SYNC_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; mode=0x15b7f5374c0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ color_blinking_V]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; mode=0x15b7f537790; pingpong=0; private_global=1; linkage=7; visibility=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
R_temp_V_read_assign      (alloca           ) [ 00110]
G_temp_V_read_assign      (alloca           ) [ 00110]
B_temp_V_read_assign      (alloca           ) [ 00110]
stg_8                     (specbitsmap      ) [ 00000]
stg_9                     (specbitsmap      ) [ 00000]
stg_10                    (specbitsmap      ) [ 00000]
stg_11                    (specbitsmap      ) [ 00000]
stg_12                    (specbitsmap      ) [ 00000]
stg_13                    (specbitsmap      ) [ 00000]
stg_14                    (specbitsmap      ) [ 00000]
stg_15                    (spectopmodule    ) [ 00000]
selftest_read             (read             ) [ 00110]
stg_17                    (specinterface    ) [ 00000]
stg_18                    (specinterface    ) [ 00000]
stg_19                    (specinterface    ) [ 00000]
stg_20                    (specinterface    ) [ 00000]
stg_21                    (specinterface    ) [ 00000]
stg_22                    (specinterface    ) [ 00000]
stg_23                    (specinterface    ) [ 00000]
stg_24                    (specreset        ) [ 00000]
color_blinking_V_load     (load             ) [ 00000]
op2_V_read_assign         (add              ) [ 00110]
stg_27                    (store            ) [ 00000]
tmp                       (nbreadreq        ) [ 00110]
tmp_6_i                   (sub              ) [ 00110]
stg_30                    (br               ) [ 01110]
indvar_flatten            (phi              ) [ 00100]
y                         (phi              ) [ 00100]
x                         (phi              ) [ 00100]
exitcond_flatten          (icmp             ) [ 00110]
indvar_flatten_next       (add              ) [ 01110]
stg_36                    (br               ) [ 00000]
exitcond4                 (icmp             ) [ 00000]
x_mid2                    (select           ) [ 00000]
y_s                       (add              ) [ 00000]
y_mid2                    (select           ) [ 01110]
p_Val2_1                  (add              ) [ 00000]
tmp_3                     (partselect       ) [ 00000]
icmp                      (icmp             ) [ 00110]
tmp_1                     (icmp             ) [ 00000]
tmp_2                     (icmp             ) [ 00000]
tmp2                      (and              ) [ 00000]
tmp_3_cast                (zext             ) [ 00000]
p_Val2_s                  (add              ) [ 00000]
not_1                     (icmp             ) [ 00110]
tmp_4                     (icmp             ) [ 00000]
tmp_5                     (icmp             ) [ 00000]
tmp1                      (and              ) [ 00000]
or_cond2                  (and              ) [ 00110]
stg_54                    (br               ) [ 00000]
stg_55                    (br               ) [ 00000]
stg_56                    (br               ) [ 00000]
stg_57                    (store            ) [ 00000]
stg_58                    (store            ) [ 00000]
stg_59                    (store            ) [ 00000]
stg_60                    (br               ) [ 00000]
tmp_V                     (read             ) [ 00000]
tmp_6                     (icmp             ) [ 00110]
stg_63                    (br               ) [ 00000]
R_temp_V                  (partselect       ) [ 00000]
stg_65                    (store            ) [ 00000]
stg_66                    (store            ) [ 00000]
stg_67                    (store            ) [ 00000]
stg_68                    (br               ) [ 00000]
stg_69                    (store            ) [ 00000]
stg_70                    (store            ) [ 00000]
stg_71                    (store            ) [ 00000]
stg_72                    (br               ) [ 00000]
tmp_7                     (bitselect        ) [ 00000]
tmp_8                     (bitselect        ) [ 00000]
tmp_1_i                   (zext             ) [ 00000]
tmp_2_i                   (bitconcatenate   ) [ 00110]
stg_77                    (switch           ) [ 00000]
stg_78                    (store            ) [ 00000]
stg_79                    (store            ) [ 00000]
stg_80                    (store            ) [ 00000]
stg_81                    (br               ) [ 00000]
stg_82                    (store            ) [ 00000]
stg_83                    (store            ) [ 00000]
stg_84                    (store            ) [ 00000]
stg_85                    (br               ) [ 00000]
stg_86                    (store            ) [ 00000]
stg_87                    (store            ) [ 00000]
stg_88                    (store            ) [ 00000]
stg_89                    (br               ) [ 00000]
stg_90                    (store            ) [ 00000]
stg_91                    (store            ) [ 00000]
stg_92                    (store            ) [ 00000]
stg_93                    (br               ) [ 00000]
x_1                       (add              ) [ 01110]
empty_7                   (speclooptripcount) [ 00000]
tmp_9                     (specregionbegin  ) [ 00000]
stg_97                    (specpipeline     ) [ 00000]
stg_98                    (write            ) [ 00000]
stg_99                    (write            ) [ 00000]
stg_100                   (write            ) [ 00000]
stg_101                   (write            ) [ 00000]
stg_102                   (write            ) [ 00000]
stg_103                   (br               ) [ 00000]
R_temp_V_read_assign_load (load             ) [ 00000]
G_temp_V_read_assign_load (load             ) [ 00000]
B_temp_V_read_assign_load (load             ) [ 00000]
stg_107                   (write            ) [ 00000]
stg_108                   (write            ) [ 00000]
stg_109                   (write            ) [ 00000]
stg_110                   (write            ) [ 00000]
stg_111                   (write            ) [ 00000]
stg_112                   (br               ) [ 00000]
empty                     (specregionend    ) [ 00000]
stg_114                   (br               ) [ 01110]
stg_115                   (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="selftest">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="selftest"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="inStream_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="inStream_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="R_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="R_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="G_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="G_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="B_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="V_SYNC_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="V_SYNC_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="H_SYNC_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="H_SYNC_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="color_blinking_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="color_blinking_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="axi_stream_to_vga_red_255_str"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i1"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecReset"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.axis.i8P"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i10.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i8P"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i8.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i10.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i11.i32"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i21.i1.i19.i1"/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str3"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.volatile.i4P"/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_none.volatile.i1P"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="124" class="1004" name="R_temp_V_read_assign_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="R_temp_V_read_assign/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="G_temp_V_read_assign_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="G_temp_V_read_assign/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="B_temp_V_read_assign_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="B_temp_V_read_assign/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="selftest_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="0" index="1" bw="1" slack="0"/>
<pin id="139" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="selftest_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="tmp_nbreadreq_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="1" slack="0"/>
<pin id="144" dir="0" index="1" bw="8" slack="0"/>
<pin id="145" dir="0" index="2" bw="1" slack="0"/>
<pin id="146" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="tmp_V_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="8" slack="0"/>
<pin id="152" dir="0" index="1" bw="8" slack="0"/>
<pin id="153" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_write_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="0" slack="0"/>
<pin id="158" dir="0" index="1" bw="4" slack="0"/>
<pin id="159" dir="0" index="2" bw="4" slack="0"/>
<pin id="160" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_98/3 stg_107/3 "/>
</bind>
</comp>

<comp id="164" class="1004" name="grp_write_fu_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="0" slack="0"/>
<pin id="166" dir="0" index="1" bw="4" slack="0"/>
<pin id="167" dir="0" index="2" bw="4" slack="0"/>
<pin id="168" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_99/3 stg_108/3 "/>
</bind>
</comp>

<comp id="172" class="1004" name="grp_write_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="0" slack="0"/>
<pin id="174" dir="0" index="1" bw="4" slack="0"/>
<pin id="175" dir="0" index="2" bw="4" slack="0"/>
<pin id="176" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_100/3 stg_109/3 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_write_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="0" slack="0"/>
<pin id="182" dir="0" index="1" bw="1" slack="0"/>
<pin id="183" dir="0" index="2" bw="1" slack="1"/>
<pin id="184" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_101/3 stg_110/3 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_write_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="0" slack="0"/>
<pin id="189" dir="0" index="1" bw="1" slack="0"/>
<pin id="190" dir="0" index="2" bw="1" slack="1"/>
<pin id="191" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_102/3 stg_111/3 "/>
</bind>
</comp>

<comp id="194" class="1005" name="indvar_flatten_reg_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="19" slack="1"/>
<pin id="196" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="198" class="1004" name="indvar_flatten_phi_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="1" slack="1"/>
<pin id="200" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="201" dir="0" index="2" bw="19" slack="0"/>
<pin id="202" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="203" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="205" class="1005" name="y_reg_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="10" slack="1"/>
<pin id="207" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="y (phireg) "/>
</bind>
</comp>

<comp id="209" class="1004" name="y_phi_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="1" slack="1"/>
<pin id="211" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="212" dir="0" index="2" bw="10" slack="0"/>
<pin id="213" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="214" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="y/2 "/>
</bind>
</comp>

<comp id="216" class="1005" name="x_reg_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="10" slack="1"/>
<pin id="218" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="x (phireg) "/>
</bind>
</comp>

<comp id="220" class="1004" name="x_phi_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="1"/>
<pin id="222" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="10" slack="0"/>
<pin id="224" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="225" dir="1" index="4" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x/2 "/>
</bind>
</comp>

<comp id="227" class="1004" name="grp_store_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="0"/>
<pin id="229" dir="0" index="1" bw="4" slack="1"/>
<pin id="230" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_57/2 stg_69/2 stg_78/2 stg_90/2 "/>
</bind>
</comp>

<comp id="232" class="1004" name="grp_store_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="0"/>
<pin id="234" dir="0" index="1" bw="4" slack="1"/>
<pin id="235" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_58/2 stg_70/2 stg_79/2 stg_83/2 stg_87/2 stg_91/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="grp_store_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="0"/>
<pin id="239" dir="0" index="1" bw="4" slack="1"/>
<pin id="240" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_59/2 stg_71/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="grp_store_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="4" slack="1"/>
<pin id="244" dir="0" index="1" bw="4" slack="1"/>
<pin id="245" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_80/2 stg_92/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="grp_store_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="4" slack="1"/>
<pin id="248" dir="0" index="1" bw="4" slack="1"/>
<pin id="249" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_82/2 stg_86/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="grp_store_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="1" slack="0"/>
<pin id="252" dir="0" index="1" bw="4" slack="1"/>
<pin id="253" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_84/2 stg_88/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="color_blinking_V_load_load_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="4" slack="0"/>
<pin id="257" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="color_blinking_V_load/1 "/>
</bind>
</comp>

<comp id="259" class="1004" name="op2_V_read_assign_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="4" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="op2_V_read_assign/1 "/>
</bind>
</comp>

<comp id="265" class="1004" name="stg_27_store_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="4" slack="0"/>
<pin id="267" dir="0" index="1" bw="4" slack="0"/>
<pin id="268" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_27/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="tmp_6_i_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="2" slack="0"/>
<pin id="273" dir="0" index="1" bw="4" slack="0"/>
<pin id="274" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="tmp_6_i/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="exitcond_flatten_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="19" slack="0"/>
<pin id="279" dir="0" index="1" bw="19" slack="0"/>
<pin id="280" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond_flatten/2 "/>
</bind>
</comp>

<comp id="283" class="1004" name="indvar_flatten_next_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="19" slack="0"/>
<pin id="285" dir="0" index="1" bw="1" slack="0"/>
<pin id="286" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="indvar_flatten_next/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="exitcond4_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="10" slack="0"/>
<pin id="291" dir="0" index="1" bw="10" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="x_mid2_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="0" index="1" bw="10" slack="0"/>
<pin id="298" dir="0" index="2" bw="10" slack="0"/>
<pin id="299" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="x_mid2/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="y_s_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="10" slack="0"/>
<pin id="305" dir="0" index="1" bw="1" slack="0"/>
<pin id="306" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="y_s/2 "/>
</bind>
</comp>

<comp id="309" class="1004" name="y_mid2_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="0"/>
<pin id="311" dir="0" index="1" bw="10" slack="0"/>
<pin id="312" dir="0" index="2" bw="10" slack="0"/>
<pin id="313" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="y_mid2/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="p_Val2_1_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="10" slack="0"/>
<pin id="319" dir="0" index="1" bw="7" slack="0"/>
<pin id="320" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_1/2 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_3_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="9" slack="0"/>
<pin id="325" dir="0" index="1" bw="10" slack="0"/>
<pin id="326" dir="0" index="2" bw="1" slack="0"/>
<pin id="327" dir="0" index="3" bw="5" slack="0"/>
<pin id="328" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="333" class="1004" name="icmp_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="9" slack="0"/>
<pin id="335" dir="0" index="1" bw="9" slack="0"/>
<pin id="336" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/2 "/>
</bind>
</comp>

<comp id="339" class="1004" name="tmp_1_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="10" slack="0"/>
<pin id="341" dir="0" index="1" bw="10" slack="0"/>
<pin id="342" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="345" class="1004" name="tmp_2_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="10" slack="0"/>
<pin id="347" dir="0" index="1" bw="10" slack="0"/>
<pin id="348" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_2/2 "/>
</bind>
</comp>

<comp id="351" class="1004" name="tmp2_fu_351">
<pin_list>
<pin id="352" dir="0" index="0" bw="1" slack="0"/>
<pin id="353" dir="0" index="1" bw="1" slack="0"/>
<pin id="354" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp2/2 "/>
</bind>
</comp>

<comp id="357" class="1004" name="tmp_3_cast_fu_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="10" slack="0"/>
<pin id="359" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast/2 "/>
</bind>
</comp>

<comp id="361" class="1004" name="p_Val2_s_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="10" slack="0"/>
<pin id="363" dir="0" index="1" bw="9" slack="0"/>
<pin id="364" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_Val2_s/2 "/>
</bind>
</comp>

<comp id="367" class="1004" name="not_1_fu_367">
<pin_list>
<pin id="368" dir="0" index="0" bw="10" slack="0"/>
<pin id="369" dir="0" index="1" bw="10" slack="0"/>
<pin id="370" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="not_1/2 "/>
</bind>
</comp>

<comp id="373" class="1004" name="tmp_4_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="10" slack="0"/>
<pin id="375" dir="0" index="1" bw="10" slack="0"/>
<pin id="376" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="379" class="1004" name="tmp_5_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="10" slack="0"/>
<pin id="381" dir="0" index="1" bw="10" slack="0"/>
<pin id="382" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="385" class="1004" name="tmp1_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="0"/>
<pin id="387" dir="0" index="1" bw="1" slack="0"/>
<pin id="388" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="tmp1/2 "/>
</bind>
</comp>

<comp id="391" class="1004" name="or_cond2_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="1" slack="0"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="or_cond2/2 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp_6_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="8" slack="0"/>
<pin id="399" dir="0" index="1" bw="8" slack="0"/>
<pin id="400" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/2 "/>
</bind>
</comp>

<comp id="403" class="1004" name="R_temp_V_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="4" slack="0"/>
<pin id="405" dir="0" index="1" bw="8" slack="0"/>
<pin id="406" dir="0" index="2" bw="4" slack="0"/>
<pin id="407" dir="0" index="3" bw="4" slack="0"/>
<pin id="408" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="R_temp_V/2 "/>
</bind>
</comp>

<comp id="413" class="1004" name="stg_65_store_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="4" slack="0"/>
<pin id="415" dir="0" index="1" bw="4" slack="1"/>
<pin id="416" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_65/2 "/>
</bind>
</comp>

<comp id="418" class="1004" name="stg_66_store_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="4" slack="0"/>
<pin id="420" dir="0" index="1" bw="4" slack="1"/>
<pin id="421" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_66/2 "/>
</bind>
</comp>

<comp id="423" class="1004" name="stg_67_store_fu_423">
<pin_list>
<pin id="424" dir="0" index="0" bw="4" slack="0"/>
<pin id="425" dir="0" index="1" bw="4" slack="1"/>
<pin id="426" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_67/2 "/>
</bind>
</comp>

<comp id="428" class="1004" name="tmp_7_fu_428">
<pin_list>
<pin id="429" dir="0" index="0" bw="1" slack="0"/>
<pin id="430" dir="0" index="1" bw="10" slack="0"/>
<pin id="431" dir="0" index="2" bw="4" slack="0"/>
<pin id="432" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_7/2 "/>
</bind>
</comp>

<comp id="436" class="1004" name="tmp_8_fu_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="1" slack="0"/>
<pin id="438" dir="0" index="1" bw="11" slack="0"/>
<pin id="439" dir="0" index="2" bw="4" slack="0"/>
<pin id="440" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="444" class="1004" name="tmp_1_i_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_i/2 "/>
</bind>
</comp>

<comp id="448" class="1004" name="tmp_2_i_fu_448">
<pin_list>
<pin id="449" dir="0" index="0" bw="21" slack="0"/>
<pin id="450" dir="0" index="1" bw="1" slack="0"/>
<pin id="451" dir="0" index="2" bw="1" slack="0"/>
<pin id="452" dir="0" index="3" bw="1" slack="0"/>
<pin id="453" dir="1" index="4" bw="21" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2_i/2 "/>
</bind>
</comp>

<comp id="458" class="1004" name="x_1_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="10" slack="0"/>
<pin id="460" dir="0" index="1" bw="1" slack="0"/>
<pin id="461" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="x_1/2 "/>
</bind>
</comp>

<comp id="464" class="1004" name="R_temp_V_read_assign_load_load_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="4" slack="2"/>
<pin id="466" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="R_temp_V_read_assign_load/3 "/>
</bind>
</comp>

<comp id="468" class="1004" name="G_temp_V_read_assign_load_load_fu_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="4" slack="2"/>
<pin id="470" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="G_temp_V_read_assign_load/3 "/>
</bind>
</comp>

<comp id="472" class="1004" name="B_temp_V_read_assign_load_load_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="4" slack="2"/>
<pin id="474" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_temp_V_read_assign_load/3 "/>
</bind>
</comp>

<comp id="476" class="1005" name="R_temp_V_read_assign_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="4" slack="1"/>
<pin id="478" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="R_temp_V_read_assign "/>
</bind>
</comp>

<comp id="485" class="1005" name="G_temp_V_read_assign_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="4" slack="1"/>
<pin id="487" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="G_temp_V_read_assign "/>
</bind>
</comp>

<comp id="492" class="1005" name="B_temp_V_read_assign_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="4" slack="1"/>
<pin id="494" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="B_temp_V_read_assign "/>
</bind>
</comp>

<comp id="500" class="1005" name="selftest_read_reg_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="1"/>
<pin id="502" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="selftest_read "/>
</bind>
</comp>

<comp id="504" class="1005" name="op2_V_read_assign_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="4" slack="1"/>
<pin id="506" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="op2_V_read_assign "/>
</bind>
</comp>

<comp id="509" class="1005" name="tmp_reg_509">
<pin_list>
<pin id="510" dir="0" index="0" bw="1" slack="1"/>
<pin id="511" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="513" class="1005" name="tmp_6_i_reg_513">
<pin_list>
<pin id="514" dir="0" index="0" bw="4" slack="1"/>
<pin id="515" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_6_i "/>
</bind>
</comp>

<comp id="518" class="1005" name="exitcond_flatten_reg_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="1" slack="1"/>
<pin id="520" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond_flatten "/>
</bind>
</comp>

<comp id="522" class="1005" name="indvar_flatten_next_reg_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="19" slack="0"/>
<pin id="524" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten_next "/>
</bind>
</comp>

<comp id="527" class="1005" name="y_mid2_reg_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="10" slack="0"/>
<pin id="529" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="y_mid2 "/>
</bind>
</comp>

<comp id="532" class="1005" name="icmp_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="1" slack="1"/>
<pin id="534" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp "/>
</bind>
</comp>

<comp id="537" class="1005" name="not_1_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="1" slack="1"/>
<pin id="539" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="not_1 "/>
</bind>
</comp>

<comp id="542" class="1005" name="or_cond2_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="1" slack="1"/>
<pin id="544" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_cond2 "/>
</bind>
</comp>

<comp id="552" class="1005" name="x_1_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="10" slack="0"/>
<pin id="554" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="x_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="127"><net_src comp="16" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="16" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="16" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="140"><net_src comp="24" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="0" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="147"><net_src comp="40" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="2" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="149"><net_src comp="16" pin="0"/><net_sink comp="142" pin=2"/></net>

<net id="154"><net_src comp="80" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="2" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="161"><net_src comp="118" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="4" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="163"><net_src comp="76" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="169"><net_src comp="118" pin="0"/><net_sink comp="164" pin=0"/></net>

<net id="170"><net_src comp="6" pin="0"/><net_sink comp="164" pin=1"/></net>

<net id="171"><net_src comp="76" pin="0"/><net_sink comp="164" pin=2"/></net>

<net id="177"><net_src comp="118" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="178"><net_src comp="8" pin="0"/><net_sink comp="172" pin=1"/></net>

<net id="179"><net_src comp="76" pin="0"/><net_sink comp="172" pin=2"/></net>

<net id="185"><net_src comp="120" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="186"><net_src comp="10" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="192"><net_src comp="120" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="193"><net_src comp="12" pin="0"/><net_sink comp="187" pin=1"/></net>

<net id="197"><net_src comp="44" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="204"><net_src comp="194" pin="1"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="46" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="215"><net_src comp="205" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="46" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="226"><net_src comp="216" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="231"><net_src comp="76" pin="0"/><net_sink comp="227" pin=0"/></net>

<net id="236"><net_src comp="76" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="241"><net_src comp="78" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="254"><net_src comp="76" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="258"><net_src comp="14" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="263"><net_src comp="255" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="38" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="269"><net_src comp="259" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="270"><net_src comp="14" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="275"><net_src comp="42" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="255" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="281"><net_src comp="198" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="282"><net_src comp="48" pin="0"/><net_sink comp="277" pin=1"/></net>

<net id="287"><net_src comp="198" pin="4"/><net_sink comp="283" pin=0"/></net>

<net id="288"><net_src comp="50" pin="0"/><net_sink comp="283" pin=1"/></net>

<net id="293"><net_src comp="220" pin="4"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="52" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="300"><net_src comp="289" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="301"><net_src comp="46" pin="0"/><net_sink comp="295" pin=1"/></net>

<net id="302"><net_src comp="220" pin="4"/><net_sink comp="295" pin=2"/></net>

<net id="307"><net_src comp="209" pin="4"/><net_sink comp="303" pin=0"/></net>

<net id="308"><net_src comp="54" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="314"><net_src comp="289" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="315"><net_src comp="303" pin="2"/><net_sink comp="309" pin=1"/></net>

<net id="316"><net_src comp="209" pin="4"/><net_sink comp="309" pin=2"/></net>

<net id="321"><net_src comp="309" pin="3"/><net_sink comp="317" pin=0"/></net>

<net id="322"><net_src comp="56" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="329"><net_src comp="58" pin="0"/><net_sink comp="323" pin=0"/></net>

<net id="330"><net_src comp="309" pin="3"/><net_sink comp="323" pin=1"/></net>

<net id="331"><net_src comp="16" pin="0"/><net_sink comp="323" pin=2"/></net>

<net id="332"><net_src comp="60" pin="0"/><net_sink comp="323" pin=3"/></net>

<net id="337"><net_src comp="323" pin="4"/><net_sink comp="333" pin=0"/></net>

<net id="338"><net_src comp="62" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="343"><net_src comp="309" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="344"><net_src comp="64" pin="0"/><net_sink comp="339" pin=1"/></net>

<net id="349"><net_src comp="309" pin="3"/><net_sink comp="345" pin=0"/></net>

<net id="350"><net_src comp="66" pin="0"/><net_sink comp="345" pin=1"/></net>

<net id="355"><net_src comp="339" pin="2"/><net_sink comp="351" pin=0"/></net>

<net id="356"><net_src comp="345" pin="2"/><net_sink comp="351" pin=1"/></net>

<net id="360"><net_src comp="295" pin="3"/><net_sink comp="357" pin=0"/></net>

<net id="365"><net_src comp="357" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="366"><net_src comp="68" pin="0"/><net_sink comp="361" pin=1"/></net>

<net id="371"><net_src comp="295" pin="3"/><net_sink comp="367" pin=0"/></net>

<net id="372"><net_src comp="70" pin="0"/><net_sink comp="367" pin=1"/></net>

<net id="377"><net_src comp="295" pin="3"/><net_sink comp="373" pin=0"/></net>

<net id="378"><net_src comp="72" pin="0"/><net_sink comp="373" pin=1"/></net>

<net id="383"><net_src comp="295" pin="3"/><net_sink comp="379" pin=0"/></net>

<net id="384"><net_src comp="74" pin="0"/><net_sink comp="379" pin=1"/></net>

<net id="389"><net_src comp="373" pin="2"/><net_sink comp="385" pin=0"/></net>

<net id="390"><net_src comp="379" pin="2"/><net_sink comp="385" pin=1"/></net>

<net id="395"><net_src comp="351" pin="2"/><net_sink comp="391" pin=0"/></net>

<net id="396"><net_src comp="385" pin="2"/><net_sink comp="391" pin=1"/></net>

<net id="401"><net_src comp="150" pin="2"/><net_sink comp="397" pin=0"/></net>

<net id="402"><net_src comp="82" pin="0"/><net_sink comp="397" pin=1"/></net>

<net id="409"><net_src comp="84" pin="0"/><net_sink comp="403" pin=0"/></net>

<net id="410"><net_src comp="150" pin="2"/><net_sink comp="403" pin=1"/></net>

<net id="411"><net_src comp="86" pin="0"/><net_sink comp="403" pin=2"/></net>

<net id="412"><net_src comp="88" pin="0"/><net_sink comp="403" pin=3"/></net>

<net id="417"><net_src comp="403" pin="4"/><net_sink comp="413" pin=0"/></net>

<net id="422"><net_src comp="403" pin="4"/><net_sink comp="418" pin=0"/></net>

<net id="427"><net_src comp="403" pin="4"/><net_sink comp="423" pin=0"/></net>

<net id="433"><net_src comp="90" pin="0"/><net_sink comp="428" pin=0"/></net>

<net id="434"><net_src comp="317" pin="2"/><net_sink comp="428" pin=1"/></net>

<net id="435"><net_src comp="92" pin="0"/><net_sink comp="428" pin=2"/></net>

<net id="441"><net_src comp="94" pin="0"/><net_sink comp="436" pin=0"/></net>

<net id="442"><net_src comp="361" pin="2"/><net_sink comp="436" pin=1"/></net>

<net id="443"><net_src comp="92" pin="0"/><net_sink comp="436" pin=2"/></net>

<net id="447"><net_src comp="436" pin="3"/><net_sink comp="444" pin=0"/></net>

<net id="454"><net_src comp="96" pin="0"/><net_sink comp="448" pin=0"/></net>

<net id="455"><net_src comp="98" pin="0"/><net_sink comp="448" pin=1"/></net>

<net id="456"><net_src comp="444" pin="1"/><net_sink comp="448" pin=2"/></net>

<net id="457"><net_src comp="428" pin="3"/><net_sink comp="448" pin=3"/></net>

<net id="462"><net_src comp="295" pin="3"/><net_sink comp="458" pin=0"/></net>

<net id="463"><net_src comp="54" pin="0"/><net_sink comp="458" pin=1"/></net>

<net id="467"><net_src comp="464" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="471"><net_src comp="468" pin="1"/><net_sink comp="164" pin=2"/></net>

<net id="475"><net_src comp="472" pin="1"/><net_sink comp="172" pin=2"/></net>

<net id="479"><net_src comp="124" pin="1"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="237" pin=1"/></net>

<net id="481"><net_src comp="476" pin="1"/><net_sink comp="423" pin=1"/></net>

<net id="482"><net_src comp="476" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="483"><net_src comp="476" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="484"><net_src comp="476" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="488"><net_src comp="128" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="232" pin=1"/></net>

<net id="490"><net_src comp="485" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="491"><net_src comp="485" pin="1"/><net_sink comp="468" pin=0"/></net>

<net id="495"><net_src comp="132" pin="1"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="227" pin=1"/></net>

<net id="497"><net_src comp="492" pin="1"/><net_sink comp="413" pin=1"/></net>

<net id="498"><net_src comp="492" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="499"><net_src comp="492" pin="1"/><net_sink comp="472" pin=0"/></net>

<net id="503"><net_src comp="136" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="507"><net_src comp="259" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="512"><net_src comp="142" pin="3"/><net_sink comp="509" pin=0"/></net>

<net id="516"><net_src comp="271" pin="2"/><net_sink comp="513" pin=0"/></net>

<net id="517"><net_src comp="513" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="521"><net_src comp="277" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="525"><net_src comp="283" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="526"><net_src comp="522" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="530"><net_src comp="309" pin="3"/><net_sink comp="527" pin=0"/></net>

<net id="531"><net_src comp="527" pin="1"/><net_sink comp="209" pin=2"/></net>

<net id="535"><net_src comp="333" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="540"><net_src comp="367" pin="2"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="187" pin=2"/></net>

<net id="545"><net_src comp="391" pin="2"/><net_sink comp="542" pin=0"/></net>

<net id="555"><net_src comp="458" pin="2"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="220" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: R_V | {3 }
	Port: G_V | {3 }
	Port: B_V | {3 }
	Port: V_SYNC_V | {3 }
	Port: H_SYNC_V | {3 }
  - Chain level:
	State 1
		op2_V_read_assign : 1
		stg_27 : 2
		tmp_6_i : 1
	State 2
		exitcond_flatten : 1
		indvar_flatten_next : 1
		stg_36 : 2
		exitcond4 : 1
		x_mid2 : 2
		y_s : 1
		y_mid2 : 2
		p_Val2_1 : 3
		tmp_3 : 3
		icmp : 4
		tmp_1 : 3
		tmp_2 : 3
		tmp2 : 4
		tmp_3_cast : 3
		p_Val2_s : 4
		not_1 : 3
		tmp_4 : 3
		tmp_5 : 3
		tmp1 : 4
		or_cond2 : 4
		stg_54 : 4
		stg_63 : 1
		stg_65 : 1
		stg_66 : 1
		stg_67 : 1
		tmp_7 : 4
		tmp_8 : 5
		tmp_1_i : 6
		tmp_2_i : 7
		stg_77 : 8
		x_1 : 3
	State 3
		stg_107 : 1
		stg_108 : 1
		stg_109 : 1
		empty : 1
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|
| Operation|       Functional Unit      |    FF   |   LUT   |
|----------|----------------------------|---------|---------|
|          |  op2_V_read_assign_fu_259  |    0    |    4    |
|          | indvar_flatten_next_fu_283 |    0    |    19   |
|    add   |         y_s_fu_303         |    0    |    10   |
|          |       p_Val2_1_fu_317      |    0    |    10   |
|          |       p_Val2_s_fu_361      |    0    |    10   |
|          |         x_1_fu_458         |    0    |    10   |
|----------|----------------------------|---------|---------|
|          |   exitcond_flatten_fu_277  |    0    |    7    |
|          |      exitcond4_fu_289      |    0    |    4    |
|          |         icmp_fu_333        |    0    |    3    |
|          |        tmp_1_fu_339        |    0    |    4    |
|   icmp   |        tmp_2_fu_345        |    0    |    4    |
|          |        not_1_fu_367        |    0    |    4    |
|          |        tmp_4_fu_373        |    0    |    4    |
|          |        tmp_5_fu_379        |    0    |    4    |
|          |        tmp_6_fu_397        |    0    |    3    |
|----------|----------------------------|---------|---------|
|  select  |        x_mid2_fu_295       |    0    |    10   |
|          |        y_mid2_fu_309       |    0    |    10   |
|----------|----------------------------|---------|---------|
|    sub   |       tmp_6_i_fu_271       |    0    |    4    |
|----------|----------------------------|---------|---------|
|          |         tmp2_fu_351        |    0    |    1    |
|    and   |         tmp1_fu_385        |    0    |    1    |
|          |       or_cond2_fu_391      |    0    |    1    |
|----------|----------------------------|---------|---------|
|   read   |  selftest_read_read_fu_136 |    0    |    0    |
|          |      tmp_V_read_fu_150     |    0    |    0    |
|----------|----------------------------|---------|---------|
| nbreadreq|    tmp_nbreadreq_fu_142    |    0    |    0    |
|----------|----------------------------|---------|---------|
|          |      grp_write_fu_156      |    0    |    0    |
|          |      grp_write_fu_164      |    0    |    0    |
|   write  |      grp_write_fu_172      |    0    |    0    |
|          |      grp_write_fu_180      |    0    |    0    |
|          |      grp_write_fu_187      |    0    |    0    |
|----------|----------------------------|---------|---------|
|partselect|        tmp_3_fu_323        |    0    |    0    |
|          |       R_temp_V_fu_403      |    0    |    0    |
|----------|----------------------------|---------|---------|
|   zext   |      tmp_3_cast_fu_357     |    0    |    0    |
|          |       tmp_1_i_fu_444       |    0    |    0    |
|----------|----------------------------|---------|---------|
| bitselect|        tmp_7_fu_428        |    0    |    0    |
|          |        tmp_8_fu_436        |    0    |    0    |
|----------|----------------------------|---------|---------|
|bitconcatenate|       tmp_2_i_fu_448       |    0    |    0    |
|----------|----------------------------|---------|---------|
|   Total  |                            |    0    |   127   |
|----------|----------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
|B_temp_V_read_assign_reg_492|    4   |
|G_temp_V_read_assign_reg_485|    4   |
|R_temp_V_read_assign_reg_476|    4   |
|  exitcond_flatten_reg_518  |    1   |
|        icmp_reg_532        |    1   |
| indvar_flatten_next_reg_522|   19   |
|   indvar_flatten_reg_194   |   19   |
|        not_1_reg_537       |    1   |
|  op2_V_read_assign_reg_504 |    4   |
|      or_cond2_reg_542      |    1   |
|    selftest_read_reg_500   |    1   |
|       tmp_6_i_reg_513      |    4   |
|         tmp_reg_509        |    1   |
|         x_1_reg_552        |   10   |
|          x_reg_216         |   10   |
|       y_mid2_reg_527       |   10   |
|          y_reg_205         |   10   |
+----------------------------+--------+
|            Total           |   104  |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_156 |  p2  |   2  |   4  |    8   ||    4    |
| grp_write_fu_164 |  p2  |   2  |   4  |    8   ||    4    |
| grp_write_fu_172 |  p2  |   2  |   4  |    8   ||    4    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   24   ||  4.713  ||    12   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   127  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    4   |    -   |   12   |
|  Register |    -   |   104  |    -   |
+-----------+--------+--------+--------+
|   Total   |    4   |   104  |   139  |
+-----------+--------+--------+--------+
