
//input ports
add mapped point a[3] a[3] -type PI PI
add mapped point a[2] a[2] -type PI PI
add mapped point a[1] a[1] -type PI PI
add mapped point a[0] a[0] -type PI PI
add mapped point b[3] b[3] -type PI PI
add mapped point b[2] b[2] -type PI PI
add mapped point b[1] b[1] -type PI PI
add mapped point b[0] b[0] -type PI PI
add mapped point c[3] c[3] -type PI PI
add mapped point c[2] c[2] -type PI PI
add mapped point c[1] c[1] -type PI PI
add mapped point c[0] c[0] -type PI PI
add mapped point d[3] d[3] -type PI PI
add mapped point d[2] d[2] -type PI PI
add mapped point d[1] d[1] -type PI PI
add mapped point d[0] d[0] -type PI PI
add mapped point ai[3] ai[3] -type PI PI
add mapped point ai[2] ai[2] -type PI PI
add mapped point ai[1] ai[1] -type PI PI
add mapped point ai[0] ai[0] -type PI PI
add mapped point bi[3] bi[3] -type PI PI
add mapped point bi[2] bi[2] -type PI PI
add mapped point bi[1] bi[1] -type PI PI
add mapped point bi[0] bi[0] -type PI PI
add mapped point ci[3] ci[3] -type PI PI
add mapped point ci[2] ci[2] -type PI PI
add mapped point ci[1] ci[1] -type PI PI
add mapped point ci[0] ci[0] -type PI PI
add mapped point di[3] di[3] -type PI PI
add mapped point di[2] di[2] -type PI PI
add mapped point di[1] di[1] -type PI PI
add mapped point di[0] di[0] -type PI PI

//output ports
add mapped point A[5] A[5] -type PO PO
add mapped point A[4] A[4] -type PO PO
add mapped point A[3] A[3] -type PO PO
add mapped point A[2] A[2] -type PO PO
add mapped point A[1] A[1] -type PO PO
add mapped point A[0] A[0] -type PO PO
add mapped point Ai[5] Ai[5] -type PO PO
add mapped point Ai[4] Ai[4] -type PO PO
add mapped point Ai[3] Ai[3] -type PO PO
add mapped point Ai[2] Ai[2] -type PO PO
add mapped point Ai[1] Ai[1] -type PO PO
add mapped point Ai[0] Ai[0] -type PO PO
add mapped point B[5] B[5] -type PO PO
add mapped point B[4] B[4] -type PO PO
add mapped point B[3] B[3] -type PO PO
add mapped point B[2] B[2] -type PO PO
add mapped point B[1] B[1] -type PO PO
add mapped point B[0] B[0] -type PO PO
add mapped point Bi[5] Bi[5] -type PO PO
add mapped point Bi[4] Bi[4] -type PO PO
add mapped point Bi[3] Bi[3] -type PO PO
add mapped point Bi[2] Bi[2] -type PO PO
add mapped point Bi[1] Bi[1] -type PO PO
add mapped point Bi[0] Bi[0] -type PO PO
add mapped point C[5] C[5] -type PO PO
add mapped point C[4] C[4] -type PO PO
add mapped point C[3] C[3] -type PO PO
add mapped point C[2] C[2] -type PO PO
add mapped point C[1] C[1] -type PO PO
add mapped point C[0] C[0] -type PO PO
add mapped point Ci[5] Ci[5] -type PO PO
add mapped point Ci[4] Ci[4] -type PO PO
add mapped point Ci[3] Ci[3] -type PO PO
add mapped point Ci[2] Ci[2] -type PO PO
add mapped point Ci[1] Ci[1] -type PO PO
add mapped point Ci[0] Ci[0] -type PO PO
add mapped point D[5] D[5] -type PO PO
add mapped point D[4] D[4] -type PO PO
add mapped point D[3] D[3] -type PO PO
add mapped point D[2] D[2] -type PO PO
add mapped point D[1] D[1] -type PO PO
add mapped point D[0] D[0] -type PO PO
add mapped point Di[5] Di[5] -type PO PO
add mapped point Di[4] Di[4] -type PO PO
add mapped point Di[3] Di[3] -type PO PO
add mapped point Di[2] Di[2] -type PO PO
add mapped point Di[1] Di[1] -type PO PO
add mapped point Di[0] Di[0] -type PO PO

//inout ports




//Sequential Pins



//Black Boxes



//Empty Modules as Blackboxes
