

================================================================
== Vivado HLS Report for 'myproject'
================================================================
* Date:           Sun Mar 27 07:53:10 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 4.319 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +-----------+-----------+-----------+-----------+----------+-----------+----------+
    |    Latency (cycles)   |   Latency (absolute)  |       Interval       | Pipeline |
    |    min    |    max    |    min    |    max    |    min   |    max    |   Type   |
    +-----------+-----------+-----------+-----------+----------+-----------+----------+
    |  453258535|  472143651| 2.266 sec | 2.361 sec |  18883841|  472140827| dataflow |
    +-----------+-----------+-----------+-----------+----------+-----------+----------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------------+-------------------------------------------------------------+----------+-----------+-----------+-----------+----------+-----------+----------+
        |                                                              |                                                             |   Latency (cycles)   |   Latency (absolute)  |       Interval       | Pipeline |
        |                           Instance                           |                            Module                           |    min   |    max    |    min    |    max    |    min   |    max    |   Type   |
        +--------------------------------------------------------------+-------------------------------------------------------------+----------+-----------+-----------+-----------+----------+-----------+----------+
        |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config40_U0       |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config40_s       |     44851|  472140826|  0.224 ms | 2.361 sec |     44851|  472140826|   none   |
        |dense_large_stream_me_ap_fixed_ap_fixed_config45_U0           |dense_large_stream_me_ap_fixed_ap_fixed_config45_s           |  18883840|   18883840| 94.419 ms | 94.419 ms |  18883840|   18883840|   none   |
        |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config36_U0       |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config36_s       |     22451|  213955226|  0.112 ms | 1.070 sec |     22451|  213955226|   none   |
        |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0       |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_s       |     64657|  297676873|  0.323 ms | 1.488 sec |     64657|  297676873|   none   |
        |pooling2d_large_cl_nopad_pad_me_U0                            |pooling2d_large_cl_nopad_pad_me                              |      8191|      56575| 40.955 us |  0.283 ms |      8191|      56575|   none   |
        |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0       |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_s       |     32401|  143534665|  0.162 ms | 0.718 sec |     32401|  143534665|   none   |
        |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0       |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_s       |    108001|  230707441|  0.540 ms | 1.154 sec |    108001|  230707441|   none   |
        |pooling2d_large_cl_nopad_pad_me_1_U0                          |pooling2d_large_cl_nopad_pad_me_1                            |     12013|     116845| 60.065 us |  0.584 ms |     12013|     116845|   none   |
        |pooling2d_large_cl_nopad_pad_me_2_U0                          |pooling2d_large_cl_nopad_pad_me_2                            |     25705|     243433|  0.129 ms |  1.217 ms |     25705|     243433|   none   |
        |dense_large_stream_me_ap_fixed_ap_fixed_config49_U0           |dense_large_stream_me_ap_fixed_ap_fixed_config49_s           |    460033|     460033|  2.300 ms |  2.300 ms |    460033|     460033|   none   |
        |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config18_U0       |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config18_s       |     54001|  110937601|  0.270 ms | 0.555 sec |     54001|  110937601|   none   |
        |pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8_U0  |pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8_s  |     55441|     498961|  0.277 ms |  2.495 ms |     55441|     498961|   none   |
        |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config13_U0       |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config13_s       |    195751|  193655041|  0.979 ms | 0.968 sec |    195751|  193655041|   none   |
        |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config9_U0        |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config9_s        |     98311|   92832481|  0.492 ms | 0.464 sec |     98311|   92832481|   none   |
        |conv_2d_cl_us_ap_fixed_ap_fixed_32_16_5_3_0_config4_U0        |conv_2d_cl_us_ap_fixed_ap_fixed_32_16_5_3_0_config4_s        |    293821|  115042921|  1.469 ms | 0.575 sec |    293821|  115042921|   none   |
        |dense_large_stream_me_ap_fixed_ap_fixed_config53_U0           |dense_large_stream_me_ap_fixed_ap_fixed_config53_s           |      1280|       1280|  6.400 us |  6.400 us |      1280|       1280|   none   |
        |normalize_us_ap_fixed_ap_fixed_32_16_5_3_0_config3_U0         |normalize_us_ap_fixed_ap_fixed_32_16_5_3_0_config3_s         |      9241|       9241| 46.205 us | 46.205 us |      9241|       9241|   none   |
        |zeropad2d_cl_us_ap_fixed_ap_fixed_config56_U0                 |zeropad2d_cl_us_ap_fixed_ap_fixed_config56_s                 |      3775|       3775| 18.875 us | 18.875 us |      3775|       3775|   none   |
        |resize_nearest_us_ap_fixed_32_16_5_3_0_config2_U0             |resize_nearest_us_ap_fixed_32_16_5_3_0_config2_s             |      3082|       3082| 15.410 us | 15.410 us |      3082|       3082|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config7_579_U0      |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config7_579        |     49284|      49284|  0.246 ms |  0.246 ms |     49284|      49284|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config12_580_U0     |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config12_580       |     24196|      24196|  0.121 ms |  0.121 ms |     24196|      24196|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config16_581_U0     |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config16_581       |     24196|      24196|  0.121 ms |  0.121 ms |     24196|      24196|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config21_582_U0     |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config21_582       |     11652|      11652| 58.260 us | 58.260 us |     11652|      11652|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_583_U0     |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_583       |     11652|      11652| 58.260 us | 58.260 us |     11652|      11652|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_584_U0     |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_584       |      5380|       5380| 26.900 us | 26.900 us |      5380|       5380|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_585_U0     |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_585       |      5380|       5380| 26.900 us | 26.900 us |      5380|       5380|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config39_586_U0     |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config39_586       |      2308|       2308| 11.540 us | 11.540 us |      2308|       2308|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config43_587_U0     |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config43_587       |      2308|       2308| 11.540 us | 11.540 us |      2308|       2308|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config48_588_U0     |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config48_588       |       260|        260|  1.300 us |  1.300 us |       260|        260|   none   |
        |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config52_589_U0     |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config52_589       |       260|        260|  1.300 us |  1.300 us |       260|        260|   none   |
        |zeropad2d_cl_me_ap_fixed_ap_fixed_config57_U0                 |zeropad2d_cl_me_ap_fixed_ap_fixed_config57_s                 |     13923|      13923| 69.615 us | 69.615 us |     13923|      13923|   none   |
        |zeropad2d_cl_me_ap_fixed_ap_fixed_config58_U0                 |zeropad2d_cl_me_ap_fixed_ap_fixed_config58_s                 |     27843|      27843|  0.139 ms |  0.139 ms |     27843|      27843|   none   |
        |zeropad2d_cl_me_ap_fixed_ap_fixed_config59_U0                 |zeropad2d_cl_me_ap_fixed_ap_fixed_config59_s                 |      7683|       7683| 38.415 us | 38.415 us |      7683|       7683|   none   |
        |zeropad2d_cl_me_ap_fixed_ap_fixed_config60_U0                 |zeropad2d_cl_me_ap_fixed_ap_fixed_config60_s                 |     15363|      15363| 76.815 us | 76.815 us |     15363|      15363|   none   |
        |zeropad2d_cl_me_ap_fixed_ap_fixed_config61_U0                 |zeropad2d_cl_me_ap_fixed_ap_fixed_config61_s                 |      4611|       4611| 23.055 us | 23.055 us |      4611|       4611|   none   |
        |zeropad2d_cl_me_ap_fixed_ap_fixed_config62_U0                 |zeropad2d_cl_me_ap_fixed_ap_fixed_config62_s                 |      9219|       9219| 46.095 us | 46.095 us |      9219|       9219|   none   |
        |zeropad2d_cl_me_ap_fixed_ap_fixed_config63_U0                 |zeropad2d_cl_me_ap_fixed_ap_fixed_config63_s                 |      3203|       3203| 16.015 us | 16.015 us |      3203|       3203|   none   |
        |zeropad2d_cl_me_ap_fixed_ap_fixed_config64_U0                 |zeropad2d_cl_me_ap_fixed_ap_fixed_config64_s                 |      6403|       6403| 32.015 us | 32.015 us |      6403|       6403|   none   |
        |relu_me_ap_fixed_ap_fixed_32_16_5_3_0_relu_config55_U0        |relu_me_ap_fixed_ap_fixed_32_16_5_3_0_relu_config55_s        |         1|          1|  5.000 ns |  5.000 ns |         1|          1| function |
        |Block_ap_fixed_base_exit3123_proc_U0                          |Block_ap_fixed_base_exit3123_proc                            |         0|          0|    0 ns   |    0 ns   |         0|          0|   none   |
        +--------------------------------------------------------------+-------------------------------------------------------------+----------+-----------+-----------+-----------+----------+-----------+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     149|    -|
|FIFO             |      158|      -|    2617|    5271|    -|
|Instance         |       83|     90|  663009|  526174|    0|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|     198|    -|
|Register         |        -|      -|      33|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |      241|     90|  665659|  531792|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |     1824|   2520|  548160|  274080|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |       13|      3|     121|     194|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------------+-------------------------------------------------------------+---------+-------+--------+-------+-----+
    |                           Instance                           |                            Module                           | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
    +--------------------------------------------------------------+-------------------------------------------------------------+---------+-------+--------+-------+-----+
    |Block_ap_fixed_base_exit3123_proc_U0                          |Block_ap_fixed_base_exit3123_proc                            |        0|      0|       2|     11|    0|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config13_U0       |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config13_s       |        3|      5|   18437|  16826|    0|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config18_U0       |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config18_s       |        3|      5|   21555|  20023|    0|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0       |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_s       |        3|      5|   35940|  25227|    0|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0       |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_s       |        3|      5|   42165|  31625|    0|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0       |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_s       |        5|      5|   71301|  39389|    0|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config36_U0       |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config36_s       |        5|      5|   83732|  43984|    0|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config40_U0       |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config40_s       |        8|      6|  142010|  52568|    0|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config9_U0        |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config9_s        |       32|      5|   11046|  13396|    0|
    |conv_2d_cl_us_ap_fixed_ap_fixed_32_16_5_3_0_config4_U0        |conv_2d_cl_us_ap_fixed_ap_fixed_32_16_5_3_0_config4_s        |       16|      5|    6685|  11245|    0|
    |dense_large_stream_me_ap_fixed_ap_fixed_config45_U0           |dense_large_stream_me_ap_fixed_ap_fixed_config45_s           |        1|      6|  101332|  24777|    0|
    |dense_large_stream_me_ap_fixed_ap_fixed_config49_U0           |dense_large_stream_me_ap_fixed_ap_fixed_config49_s           |        1|      4|   33465|  23658|    0|
    |dense_large_stream_me_ap_fixed_ap_fixed_config53_U0           |dense_large_stream_me_ap_fixed_ap_fixed_config53_s           |        1|      4|    8596|   2697|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config12_580_U0     |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config12_580       |        0|      2|     154|    235|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config16_581_U0     |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config16_581       |        0|      2|     154|    235|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config21_582_U0     |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config21_582       |        0|      2|     153|    234|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_583_U0     |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config25_583       |        0|      2|     153|    234|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_584_U0     |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config30_584       |        0|      2|     152|    233|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_585_U0     |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config34_585       |        0|      2|     152|    233|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config39_586_U0     |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config39_586       |        0|      2|     151|    232|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config43_587_U0     |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config43_587       |        0|      2|     150|    223|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config48_588_U0     |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config48_588       |        0|      2|     147|    220|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config52_589_U0     |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config52_589       |        0|      2|     148|    229|    0|
    |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config7_579_U0      |leaky_relu_me_ap_fixed_ap_fixed_LeakyReLU_config7_579        |        0|      2|     155|    236|    0|
    |normalize_us_ap_fixed_ap_fixed_32_16_5_3_0_config3_U0         |normalize_us_ap_fixed_ap_fixed_32_16_5_3_0_config3_s         |        0|      8|     286|    400|    0|
    |pooling2d_large_cl_nopad_pad_me_U0                            |pooling2d_large_cl_nopad_pad_me                              |        2|      0|   53993|  58909|    0|
    |pooling2d_large_cl_nopad_pad_me_1_U0                          |pooling2d_large_cl_nopad_pad_me_1                            |        0|      0|   14910|  54773|    0|
    |pooling2d_large_cl_nopad_pad_me_2_U0                          |pooling2d_large_cl_nopad_pad_me_2                            |        0|      0|    7710|  53581|    0|
    |pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8_U0  |pooling2d_large_cl_nopad_pad_me_ap_fixed_ap_fixed_config8_s  |        0|      0|    4110|  37099|    0|
    |relu_me_ap_fixed_ap_fixed_32_16_5_3_0_relu_config55_U0        |relu_me_ap_fixed_ap_fixed_32_16_5_3_0_relu_config55_s        |        0|      0|       3|     86|    0|
    |resize_nearest_us_ap_fixed_32_16_5_3_0_config2_U0             |resize_nearest_us_ap_fixed_32_16_5_3_0_config2_s             |        0|      0|     160|    262|    0|
    |zeropad2d_cl_me_ap_fixed_ap_fixed_config57_U0                 |zeropad2d_cl_me_ap_fixed_ap_fixed_config57_s                 |        0|      0|     122|    560|    0|
    |zeropad2d_cl_me_ap_fixed_ap_fixed_config58_U0                 |zeropad2d_cl_me_ap_fixed_ap_fixed_config58_s                 |        0|      0|     201|    903|    0|
    |zeropad2d_cl_me_ap_fixed_ap_fixed_config59_U0                 |zeropad2d_cl_me_ap_fixed_ap_fixed_config59_s                 |        0|      0|     193|    883|    0|
    |zeropad2d_cl_me_ap_fixed_ap_fixed_config60_U0                 |zeropad2d_cl_me_ap_fixed_ap_fixed_config60_s                 |        0|      0|     353|   1603|    0|
    |zeropad2d_cl_me_ap_fixed_ap_fixed_config61_U0                 |zeropad2d_cl_me_ap_fixed_ap_fixed_config61_s                 |        0|      0|     349|   1605|    0|
    |zeropad2d_cl_me_ap_fixed_ap_fixed_config62_U0                 |zeropad2d_cl_me_ap_fixed_ap_fixed_config62_s                 |        0|      0|     669|   2369|    0|
    |zeropad2d_cl_me_ap_fixed_ap_fixed_config63_U0                 |zeropad2d_cl_me_ap_fixed_ap_fixed_config63_s                 |        0|      0|     661|   2357|    0|
    |zeropad2d_cl_me_ap_fixed_ap_fixed_config64_U0                 |zeropad2d_cl_me_ap_fixed_ap_fixed_config64_s                 |        0|      0|    1301|   2357|    0|
    |zeropad2d_cl_us_ap_fixed_ap_fixed_config56_U0                 |zeropad2d_cl_us_ap_fixed_ap_fixed_config56_s                 |        0|      0|      53|    457|    0|
    +--------------------------------------------------------------+-------------------------------------------------------------+---------+-------+--------+-------+-----+
    |Total                                                         |                                                             |       83|     90|  663009| 526174|    0|
    +--------------------------------------------------------------+-------------------------------------------------------------+---------+-------+--------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +---------------------+---------+----+----+-----+------+-----+---------+
    |         Name        | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +---------------------+---------+----+----+-----+------+-----+---------+
    |layer12_out_V_V_U    |        2|  63|   0|    -|   756|   32|    24192|
    |layer13_out_V_V_U    |        2|  63|   0|    -|   756|   32|    24192|
    |layer16_out_V_V_U    |        2|  63|   0|    -|   756|   32|    24192|
    |layer17_out_V_V_U    |        2|  55|   0|    -|   182|   32|     5824|
    |layer18_out_V_V_U    |        2|  55|   0|    -|   182|   32|     5824|
    |layer21_out_V_V_U    |        2|  55|   0|    -|   182|   32|     5824|
    |layer22_out_V_V_U    |        2|  55|   0|    -|   182|   32|     5824|
    |layer25_out_V_V_U    |        2|  55|   0|    -|   182|   32|     5824|
    |layer26_out_V_V_U    |        2|  50|   0|    -|    42|   32|     1344|
    |layer27_out_V_V_U    |        2|  50|   0|    -|    42|   32|     1344|
    |layer2_out_0_V_V_U   |        8|  90|   0|    -|  3080|   32|    98560|
    |layer2_out_1_V_V_U   |        8|  90|   0|    -|  3080|   32|    98560|
    |layer2_out_2_V_V_U   |        8|  90|   0|    -|  3080|   32|    98560|
    |layer2_out_3_V_V_U   |        8|  90|   0|    -|  3080|   32|    98560|
    |layer30_out_V_V_U    |        2|  50|   0|    -|    42|   32|     1344|
    |layer31_out_V_V_U    |        2|  50|   0|    -|    42|   32|     1344|
    |layer34_out_V_V_U    |        2|  50|   0|    -|    42|   32|     1344|
    |layer35_out_V_V_U    |        0|   6|   0|    -|     9|   32|      288|
    |layer36_out_V_V_U    |        0|   6|   0|    -|     9|   32|      288|
    |layer39_out_V_V_U    |        0|   6|   0|    -|     9|   32|      288|
    |layer3_out_0_V_V_U   |        8|  90|   0|    -|  3080|   32|    98560|
    |layer3_out_1_V_V_U   |        8|  90|   0|    -|  3080|   32|    98560|
    |layer3_out_2_V_V_U   |        8|  90|   0|    -|  3080|   32|    98560|
    |layer3_out_3_V_V_U   |        8|  90|   0|    -|  3080|   32|    98560|
    |layer40_out_V_V_U    |        0|   6|   0|    -|     9|   32|      288|
    |layer43_out_V_V_U    |        0|   6|   0|    -|     9|   32|      288|
    |layer45_out_V_V_U    |        0|   5|   0|    -|     1|   32|       32|
    |layer48_out_V_V_U    |        0|   5|   0|    -|     1|   32|       32|
    |layer49_out_V_V_U    |        0|   5|   0|    -|     1|   32|       32|
    |layer4_out_V_V_U     |        8|  90|   0|    -|  3080|   32|    98560|
    |layer52_out_V_V_U    |        0|   5|   0|    -|     1|   32|       32|
    |layer53_out_V_V_U    |        0|   5|   0|    -|     1|   32|       32|
    |layer56_out_0_V_V_U  |        8|  95|   0|    -|  3540|   32|   113280|
    |layer56_out_1_V_V_U  |        8|  95|   0|    -|  3540|   32|   113280|
    |layer56_out_2_V_V_U  |        8|  95|   0|    -|  3540|   32|   113280|
    |layer56_out_3_V_V_U  |        8|  95|   0|    -|  3540|   32|   113280|
    |layer57_out_V_V_U    |        2|  64|   0|    -|   870|   32|    27840|
    |layer58_out_V_V_U    |        2|  64|   0|    -|   870|   32|    27840|
    |layer59_out_V_V_U    |        2|  57|   0|    -|   240|   32|     7680|
    |layer60_out_V_V_U    |        2|  57|   0|    -|   240|   32|     7680|
    |layer61_out_V_V_U    |        2|  51|   0|    -|    72|   32|     2304|
    |layer62_out_V_V_U    |        2|  51|   0|    -|    72|   32|     2304|
    |layer63_out_V_V_U    |        2|  49|   0|    -|    25|   32|      800|
    |layer64_out_V_V_U    |        2|  49|   0|    -|    25|   32|      800|
    |layer7_out_V_V_U     |        8|  90|   0|    -|  3080|   32|    98560|
    |layer8_out_V_V_U     |        2|  63|   0|    -|   756|   32|    24192|
    |layer9_out_V_V_U     |        2|  63|   0|    -|   756|   32|    24192|
    +---------------------+---------+----+----+-----+------+-----+---------+
    |Total                |      158|2617|   0|    0| 52324| 1504|  1674368|
    +---------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +--------------------------------------------------------------------------+----------+-------+---+----+------------+------------+
    |                               Variable Name                              | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------------------------------------+----------+-------+---+----+------------+------------+
    |Block_ap_fixed_base_exit3123_proc_U0_ap_ready_count                       |     +    |      0|  0|   9|           2|           1|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config13_U0_ap_ready_count    |     +    |      0|  0|   9|           2|           1|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config18_U0_ap_ready_count    |     +    |      0|  0|   9|           2|           1|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_ap_ready_count    |     +    |      0|  0|   9|           2|           1|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_ap_ready_count    |     +    |      0|  0|   9|           2|           1|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_ap_ready_count    |     +    |      0|  0|   9|           2|           1|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config36_U0_ap_ready_count    |     +    |      0|  0|   9|           2|           1|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config40_U0_ap_ready_count    |     +    |      0|  0|   9|           2|           1|
    |dense_large_stream_me_ap_fixed_ap_fixed_config45_U0_ap_ready_count        |     +    |      0|  0|   9|           2|           1|
    |dense_large_stream_me_ap_fixed_ap_fixed_config49_U0_ap_ready_count        |     +    |      0|  0|   9|           2|           1|
    |resize_nearest_us_ap_fixed_32_16_5_3_0_config2_U0_ap_ready_count          |     +    |      0|  0|   9|           2|           1|
    |Block_ap_fixed_base_exit3123_proc_U0_ap_start                             |    and   |      0|  0|   2|           1|           1|
    |ap_idle                                                                   |    and   |      0|  0|   2|           1|           1|
    |ap_sync_done                                                              |    and   |      0|  0|   2|           1|           1|
    |ap_sync_ready                                                             |    and   |      0|  0|   2|           1|           1|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config13_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config18_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config36_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config40_U0_ap_start          |    and   |      0|  0|   2|           1|           1|
    |dense_large_stream_me_ap_fixed_ap_fixed_config45_U0_ap_start              |    and   |      0|  0|   2|           1|           1|
    |dense_large_stream_me_ap_fixed_ap_fixed_config49_U0_ap_start              |    and   |      0|  0|   2|           1|           1|
    |resize_nearest_us_ap_fixed_32_16_5_3_0_config2_U0_ap_start                |    and   |      0|  0|   2|           1|           1|
    |ap_sync_Block_ap_fixed_base_exit3123_proc_U0_ap_ready                     |    or    |      0|  0|   2|           1|           1|
    |ap_sync_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config13_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config18_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config36_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config40_U0_ap_ready  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_dense_large_stream_me_ap_fixed_ap_fixed_config45_U0_ap_ready      |    or    |      0|  0|   2|           1|           1|
    |ap_sync_dense_large_stream_me_ap_fixed_ap_fixed_config49_U0_ap_ready      |    or    |      0|  0|   2|           1|           1|
    |ap_sync_resize_nearest_us_ap_fixed_32_16_5_3_0_config2_U0_ap_ready        |    or    |      0|  0|   2|           1|           1|
    +--------------------------------------------------------------------------+----------+-------+---+----+------------+------------+
    |Total                                                                     |          |      0|  0| 149|          47|          36|
    +--------------------------------------------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |                                     Name                                     | LUT| Input Size| Bits| Total Bits|
    +------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Block_ap_fixed_base_exit3123_proc_U0_ap_ready_count                           |   9|          2|    2|          4|
    |ap_sync_reg_Block_ap_fixed_base_exit3123_proc_U0_ap_ready                     |   9|          2|    1|          2|
    |ap_sync_reg_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config13_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config18_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config36_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config40_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_dense_large_stream_me_ap_fixed_ap_fixed_config45_U0_ap_ready      |   9|          2|    1|          2|
    |ap_sync_reg_dense_large_stream_me_ap_fixed_ap_fixed_config49_U0_ap_ready      |   9|          2|    1|          2|
    |ap_sync_reg_resize_nearest_us_ap_fixed_32_16_5_3_0_config2_U0_ap_ready        |   9|          2|    1|          2|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config13_U0_ap_ready_count        |   9|          2|    2|          4|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config18_U0_ap_ready_count        |   9|          2|    2|          4|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_ap_ready_count        |   9|          2|    2|          4|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_ap_ready_count        |   9|          2|    2|          4|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_ap_ready_count        |   9|          2|    2|          4|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config36_U0_ap_ready_count        |   9|          2|    2|          4|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config40_U0_ap_ready_count        |   9|          2|    2|          4|
    |dense_large_stream_me_ap_fixed_ap_fixed_config45_U0_ap_ready_count            |   9|          2|    2|          4|
    |dense_large_stream_me_ap_fixed_ap_fixed_config49_U0_ap_ready_count            |   9|          2|    2|          4|
    |resize_nearest_us_ap_fixed_32_16_5_3_0_config2_U0_ap_ready_count              |   9|          2|    2|          4|
    +------------------------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                                         | 198|         44|   33|         66|
    +------------------------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                     Name                                     | FF| LUT| Bits| Const Bits|
    +------------------------------------------------------------------------------+---+----+-----+-----------+
    |Block_ap_fixed_base_exit3123_proc_U0_ap_ready_count                           |  2|   0|    2|          0|
    |ap_sync_reg_Block_ap_fixed_base_exit3123_proc_U0_ap_ready                     |  1|   0|    1|          0|
    |ap_sync_reg_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config13_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config18_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config36_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config40_U0_ap_ready  |  1|   0|    1|          0|
    |ap_sync_reg_dense_large_stream_me_ap_fixed_ap_fixed_config45_U0_ap_ready      |  1|   0|    1|          0|
    |ap_sync_reg_dense_large_stream_me_ap_fixed_ap_fixed_config49_U0_ap_ready      |  1|   0|    1|          0|
    |ap_sync_reg_resize_nearest_us_ap_fixed_32_16_5_3_0_config2_U0_ap_ready        |  1|   0|    1|          0|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config13_U0_ap_ready_count        |  2|   0|    2|          0|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config18_U0_ap_ready_count        |  2|   0|    2|          0|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config22_U0_ap_ready_count        |  2|   0|    2|          0|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config27_U0_ap_ready_count        |  2|   0|    2|          0|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config31_U0_ap_ready_count        |  2|   0|    2|          0|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config36_U0_ap_ready_count        |  2|   0|    2|          0|
    |conv_2d_cl_me_ap_fixed_ap_fixed_32_16_5_3_0_config40_U0_ap_ready_count        |  2|   0|    2|          0|
    |dense_large_stream_me_ap_fixed_ap_fixed_config45_U0_ap_ready_count            |  2|   0|    2|          0|
    |dense_large_stream_me_ap_fixed_ap_fixed_config49_U0_ap_ready_count            |  2|   0|    2|          0|
    |resize_nearest_us_ap_fixed_32_16_5_3_0_config2_U0_ap_ready_count              |  2|   0|    2|          0|
    +------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                         | 33|   0|   33|          0|
    +------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+------+------------+------------------+--------------+
|        RTL Ports        | Dir | Bits |  Protocol  |   Source Object  |    C Type    |
+-------------------------+-----+------+------------+------------------+--------------+
|em_barrel_0_V_V_TDATA    |  in |    32|    axis    |  em_barrel_0_V_V |    pointer   |
|em_barrel_0_V_V_TVALID   |  in |     1|    axis    |  em_barrel_0_V_V |    pointer   |
|em_barrel_0_V_V_TREADY   | out |     1|    axis    |  em_barrel_0_V_V |    pointer   |
|em_barrel_1_V_V_TDATA    |  in |    32|    axis    |  em_barrel_1_V_V |    pointer   |
|em_barrel_1_V_V_TVALID   |  in |     1|    axis    |  em_barrel_1_V_V |    pointer   |
|em_barrel_1_V_V_TREADY   | out |     1|    axis    |  em_barrel_1_V_V |    pointer   |
|em_barrel_2_V_V_TDATA    |  in |    32|    axis    |  em_barrel_2_V_V |    pointer   |
|em_barrel_2_V_V_TVALID   |  in |     1|    axis    |  em_barrel_2_V_V |    pointer   |
|em_barrel_2_V_V_TREADY   | out |     1|    axis    |  em_barrel_2_V_V |    pointer   |
|em_barrel_3_V_V_TDATA    |  in |    32|    axis    |  em_barrel_3_V_V |    pointer   |
|em_barrel_3_V_V_TVALID   |  in |     1|    axis    |  em_barrel_3_V_V |    pointer   |
|em_barrel_3_V_V_TREADY   | out |     1|    axis    |  em_barrel_3_V_V |    pointer   |
|layer55_out_V_V_TDATA    | out |    32|    axis    |  layer55_out_V_V |    pointer   |
|layer55_out_V_V_TVALID   | out |     1|    axis    |  layer55_out_V_V |    pointer   |
|layer55_out_V_V_TREADY   |  in |     1|    axis    |  layer55_out_V_V |    pointer   |
|const_size_in_1          | out |    16|   ap_vld   |  const_size_in_1 |    pointer   |
|const_size_in_1_ap_vld   | out |     1|   ap_vld   |  const_size_in_1 |    pointer   |
|const_size_out_1         | out |    16|   ap_vld   | const_size_out_1 |    pointer   |
|const_size_out_1_ap_vld  | out |     1|   ap_vld   | const_size_out_1 |    pointer   |
|w13_V_address0           | out |     9|  ap_memory |       w13_V      |     array    |
|w13_V_ce0                | out |     1|  ap_memory |       w13_V      |     array    |
|w13_V_d0                 | out |  1024|  ap_memory |       w13_V      |     array    |
|w13_V_q0                 |  in |  1024|  ap_memory |       w13_V      |     array    |
|w13_V_we0                | out |     1|  ap_memory |       w13_V      |     array    |
|w13_V_address1           | out |     9|  ap_memory |       w13_V      |     array    |
|w13_V_ce1                | out |     1|  ap_memory |       w13_V      |     array    |
|w13_V_d1                 | out |  1024|  ap_memory |       w13_V      |     array    |
|w13_V_q1                 |  in |  1024|  ap_memory |       w13_V      |     array    |
|w13_V_we1                | out |     1|  ap_memory |       w13_V      |     array    |
|w18_V_address0           | out |     9|  ap_memory |       w18_V      |     array    |
|w18_V_ce0                | out |     1|  ap_memory |       w18_V      |     array    |
|w18_V_d0                 | out |  2048|  ap_memory |       w18_V      |     array    |
|w18_V_q0                 |  in |  2048|  ap_memory |       w18_V      |     array    |
|w18_V_we0                | out |     1|  ap_memory |       w18_V      |     array    |
|w18_V_address1           | out |     9|  ap_memory |       w18_V      |     array    |
|w18_V_ce1                | out |     1|  ap_memory |       w18_V      |     array    |
|w18_V_d1                 | out |  2048|  ap_memory |       w18_V      |     array    |
|w18_V_q1                 |  in |  2048|  ap_memory |       w18_V      |     array    |
|w18_V_we1                | out |     1|  ap_memory |       w18_V      |     array    |
|w22_V_address0           | out |    10|  ap_memory |       w22_V      |     array    |
|w22_V_ce0                | out |     1|  ap_memory |       w22_V      |     array    |
|w22_V_d0                 | out |  2048|  ap_memory |       w22_V      |     array    |
|w22_V_q0                 |  in |  2048|  ap_memory |       w22_V      |     array    |
|w22_V_we0                | out |     1|  ap_memory |       w22_V      |     array    |
|w22_V_address1           | out |    10|  ap_memory |       w22_V      |     array    |
|w22_V_ce1                | out |     1|  ap_memory |       w22_V      |     array    |
|w22_V_d1                 | out |  2048|  ap_memory |       w22_V      |     array    |
|w22_V_q1                 |  in |  2048|  ap_memory |       w22_V      |     array    |
|w22_V_we1                | out |     1|  ap_memory |       w22_V      |     array    |
|w27_V_address0           | out |    10|  ap_memory |       w27_V      |     array    |
|w27_V_ce0                | out |     1|  ap_memory |       w27_V      |     array    |
|w27_V_d0                 | out |  4096|  ap_memory |       w27_V      |     array    |
|w27_V_q0                 |  in |  4096|  ap_memory |       w27_V      |     array    |
|w27_V_we0                | out |     1|  ap_memory |       w27_V      |     array    |
|w27_V_address1           | out |    10|  ap_memory |       w27_V      |     array    |
|w27_V_ce1                | out |     1|  ap_memory |       w27_V      |     array    |
|w27_V_d1                 | out |  4096|  ap_memory |       w27_V      |     array    |
|w27_V_q1                 |  in |  4096|  ap_memory |       w27_V      |     array    |
|w27_V_we1                | out |     1|  ap_memory |       w27_V      |     array    |
|w31_V_address0           | out |    11|  ap_memory |       w31_V      |     array    |
|w31_V_ce0                | out |     1|  ap_memory |       w31_V      |     array    |
|w31_V_d0                 | out |  4096|  ap_memory |       w31_V      |     array    |
|w31_V_q0                 |  in |  4096|  ap_memory |       w31_V      |     array    |
|w31_V_we0                | out |     1|  ap_memory |       w31_V      |     array    |
|w31_V_address1           | out |    11|  ap_memory |       w31_V      |     array    |
|w31_V_ce1                | out |     1|  ap_memory |       w31_V      |     array    |
|w31_V_d1                 | out |  4096|  ap_memory |       w31_V      |     array    |
|w31_V_q1                 |  in |  4096|  ap_memory |       w31_V      |     array    |
|w31_V_we1                | out |     1|  ap_memory |       w31_V      |     array    |
|w36_V_address0           | out |    11|  ap_memory |       w36_V      |     array    |
|w36_V_ce0                | out |     1|  ap_memory |       w36_V      |     array    |
|w36_V_d0                 | out |  8192|  ap_memory |       w36_V      |     array    |
|w36_V_q0                 |  in |  8192|  ap_memory |       w36_V      |     array    |
|w36_V_we0                | out |     1|  ap_memory |       w36_V      |     array    |
|w36_V_address1           | out |    11|  ap_memory |       w36_V      |     array    |
|w36_V_ce1                | out |     1|  ap_memory |       w36_V      |     array    |
|w36_V_d1                 | out |  8192|  ap_memory |       w36_V      |     array    |
|w36_V_q1                 |  in |  8192|  ap_memory |       w36_V      |     array    |
|w36_V_we1                | out |     1|  ap_memory |       w36_V      |     array    |
|w40_V_address0           | out |    12|  ap_memory |       w40_V      |     array    |
|w40_V_ce0                | out |     1|  ap_memory |       w40_V      |     array    |
|w40_V_d0                 | out |  8192|  ap_memory |       w40_V      |     array    |
|w40_V_q0                 |  in |  8192|  ap_memory |       w40_V      |     array    |
|w40_V_we0                | out |     1|  ap_memory |       w40_V      |     array    |
|w40_V_address1           | out |    12|  ap_memory |       w40_V      |     array    |
|w40_V_ce1                | out |     1|  ap_memory |       w40_V      |     array    |
|w40_V_d1                 | out |  8192|  ap_memory |       w40_V      |     array    |
|w40_V_q1                 |  in |  8192|  ap_memory |       w40_V      |     array    |
|w40_V_we1                | out |     1|  ap_memory |       w40_V      |     array    |
|w45_V_address0           | out |    12|  ap_memory |       w45_V      |     array    |
|w45_V_ce0                | out |     1|  ap_memory |       w45_V      |     array    |
|w45_V_d0                 | out |  8192|  ap_memory |       w45_V      |     array    |
|w45_V_q0                 |  in |  8192|  ap_memory |       w45_V      |     array    |
|w45_V_we0                | out |     1|  ap_memory |       w45_V      |     array    |
|w45_V_address1           | out |    12|  ap_memory |       w45_V      |     array    |
|w45_V_ce1                | out |     1|  ap_memory |       w45_V      |     array    |
|w45_V_d1                 | out |  8192|  ap_memory |       w45_V      |     array    |
|w45_V_q1                 |  in |  8192|  ap_memory |       w45_V      |     array    |
|w45_V_we1                | out |     1|  ap_memory |       w45_V      |     array    |
|w49_V_address0           | out |     8|  ap_memory |       w49_V      |     array    |
|w49_V_ce0                | out |     1|  ap_memory |       w49_V      |     array    |
|w49_V_d0                 | out |  8192|  ap_memory |       w49_V      |     array    |
|w49_V_q0                 |  in |  8192|  ap_memory |       w49_V      |     array    |
|w49_V_we0                | out |     1|  ap_memory |       w49_V      |     array    |
|w49_V_address1           | out |     8|  ap_memory |       w49_V      |     array    |
|w49_V_ce1                | out |     1|  ap_memory |       w49_V      |     array    |
|w49_V_d1                 | out |  8192|  ap_memory |       w49_V      |     array    |
|w49_V_q1                 |  in |  8192|  ap_memory |       w49_V      |     array    |
|w49_V_we1                | out |     1|  ap_memory |       w49_V      |     array    |
|ap_clk                   |  in |     1| ap_ctrl_hs |     myproject    | return value |
|ap_rst_n                 |  in |     1| ap_ctrl_hs |     myproject    | return value |
|ap_start                 |  in |     1| ap_ctrl_hs |     myproject    | return value |
|ap_done                  | out |     1| ap_ctrl_hs |     myproject    | return value |
|ap_ready                 | out |     1| ap_ctrl_hs |     myproject    | return value |
|ap_idle                  | out |     1| ap_ctrl_hs |     myproject    | return value |
+-------------------------+-----+------+------------+------------------+--------------+

