
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.109506                       # Number of seconds simulated
sim_ticks                                109506016035                       # Number of ticks simulated
final_tick                               639143733345                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 148509                       # Simulator instruction rate (inst/s)
host_op_rate                                   187779                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                7358458                       # Simulator tick rate (ticks/s)
host_mem_usage                               16898676                       # Number of bytes of host memory used
host_seconds                                 14881.65                       # Real time elapsed on the host
sim_insts                                  2210064818                       # Number of instructions simulated
sim_ops                                    2794457530                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1408                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      8964992                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      3635584                       # Number of bytes read from this memory
system.physmem.bytes_read::total             12603776                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1408                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3200                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1789696                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1789696                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           11                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        70039                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        28403                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 98467                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           13982                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                13982                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        12858                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     81867575                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        16364                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     33199856                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               115096654                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        12858                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        16364                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              29222                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          16343358                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               16343358                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          16343358                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        12858                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     81867575                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        16364                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     33199856                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              131440011                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               262604356                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        21381382                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     17414485                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1905939                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      8415535                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8096832                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2230396                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        86366                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    192905742                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             120276355                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           21381382                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     10327228                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             25419253                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        5674472                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles      14582202                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         11797834                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1903458                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    236647550                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.614827                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.977373                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       211228297     89.26%     89.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2723772      1.15%     90.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2133504      0.90%     91.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2293291      0.97%     92.28% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         1955616      0.83%     93.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1090017      0.46%     93.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          745765      0.32%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1938869      0.82%     94.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        12538419      5.30%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    236647550                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.081421                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.458014                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       190634517                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles     16890990                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         25275540                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       112678                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       3733821                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3645740                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6532                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     145228293                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51720                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       3733821                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       190894463                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles       13391781                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      2371264                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         25132252                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1123957                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     145009134                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         1783                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        431164                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       560446                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents         7375                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    202894772                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    675801025                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    675801025                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168450697                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        34444066                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        32736                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16656                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3609353                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     13959328                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7843688                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       295506                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1738061                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         144493343                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        32735                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137165474                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        76958                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     20041490                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     41385400                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          575                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    236647550                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.579619                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.286934                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0    178781697     75.55%     75.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     24396940     10.31%     85.86% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12313997      5.20%     91.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7974873      3.37%     94.43% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6581676      2.78%     97.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2585472      1.09%     98.30% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3181609      1.34%     99.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       778085      0.33%     99.98% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        53201      0.02%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    236647550                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         962387     75.30%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.30% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        146138     11.43%     86.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       169507     13.26%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    113730422     82.91%     82.91% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2006922      1.46%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.38% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16080      0.01%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     13608027      9.92%     94.31% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7804023      5.69%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137165474                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.522327                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1278032                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009317                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    512333488                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    164568288                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133361818                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138443506                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       148126                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      1807728                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           60                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          720                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       134122                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          550                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       3733821                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles       12618033                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       319225                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    144526078                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          354                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     13959328                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7843688                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16655                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        248905                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        12532                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          720                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1132969                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1066053                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2199022                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    134581724                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13477976                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2583750                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21281371                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19214585                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7803395                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.512489                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133363801                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133361818                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         79210741                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        213481826                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.507843                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.371042                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122466363                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     22070633                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1927038                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    232913729                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.525801                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.378634                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0    183182274     78.65%     78.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     23296052     10.00%     88.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10804621      4.64%     93.29% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4816526      2.07%     95.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3651735      1.57%     96.92% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1541261      0.66%     97.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1535288      0.66%     98.25% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1101258      0.47%     98.72% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      2984714      1.28%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    232913729                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122466363                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19861166                       # Number of memory references committed
system.switch_cpus0.commit.loads             12151600                       # Number of loads committed
system.switch_cpus0.commit.membars              16080                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17572811                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110207504                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2420799                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      2984714                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           374466011                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          292807873                       # The number of ROB writes
system.switch_cpus0.timesIdled                2848803                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles               25956806                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122466363                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.626044                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.626044                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.380801                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.380801                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       608401338                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      183755020                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      137884029                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32160                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               262603924                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        23019130                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18662674                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2120248                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      9412940                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         8719282                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         2499364                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect       100182                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    199422915                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             128320498                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           23019130                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11218646                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             28251914                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        6467886                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       6077789                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12324140                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      2117943                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    238072928                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.662193                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.020499                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       209821014     88.13%     88.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1968250      0.83%     88.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         3573890      1.50%     90.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3310477      1.39%     91.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2101755      0.88%     92.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         1728103      0.73%     93.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          989496      0.42%     93.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         1021270      0.43%     94.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        13558673      5.70%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    238072928                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.087657                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.488647                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       197379354                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      8139467                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         28184320                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        49695                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       4320087                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      3995865                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          223                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     157548053                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1274                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       4320087                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       197884354                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1360409                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      5609479                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         27699047                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      1199547                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     157415227                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        210122                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       511297                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    223264154                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    733264407                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    733264407                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    183765475                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        39498605                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36186                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        18092                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          4398023                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     14874341                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      7687917                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        88025                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      1713501                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         156392574                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        36184                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        147664449                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       124550                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     23619330                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     49746635                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.issued_per_cycle::samples    238072928                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.620249                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.294530                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0    174400966     73.26%     73.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     26947378     11.32%     84.57% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     14496251      6.09%     90.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7354772      3.09%     93.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8758902      3.68%     97.43% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      2837746      1.19%     98.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      2655219      1.12%     99.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       468951      0.20%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       152743      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    238072928                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         445524     59.53%     59.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.53% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        155453     20.77%     80.29% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       147488     19.71%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    124179859     84.10%     84.10% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      2117553      1.43%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.53% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        18094      0.01%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.54% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13685809      9.27%     94.81% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7663134      5.19%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     147664449                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.562309                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             748465                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.005069                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    534274841                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    180048310                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    144475571                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     148412914                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       287385                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      2894631                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          222                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores        98844                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       4320087                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         929828                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles       123838                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    156428758                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts         9106                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     14874341                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      7687917                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        18092                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents        106369                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          222                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1130918                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1182208                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2313126                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    145538133                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13204132                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2126316                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            20867091                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20546925                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7662959                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.554212                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             144475609                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            144475571                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         83373628                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        232262850                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.550165                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.358962                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    107024614                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    131778653                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     24650406                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        36184                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2147163                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    233752841                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.563752                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.363502                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0    178258355     76.26%     76.26% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     25548858     10.93%     87.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     13249099      5.67%     92.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4255169      1.82%     94.68% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      5850777      2.50%     97.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1961925      0.84%     98.02% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1135794      0.49%     98.51% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1004319      0.43%     98.94% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      2488545      1.06%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    233752841                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    107024614                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     131778653                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              19568765                       # Number of memory references committed
system.switch_cpus1.commit.loads             11979700                       # Number of loads committed
system.switch_cpus1.commit.membars              18092                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          19020869                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        118722397                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2717918                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      2488545                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           387693355                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          317178303                       # The number of ROB writes
system.switch_cpus1.timesIdled                3095572                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles               24530996                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          107024614                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            131778653                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    107024614                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.453678                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.453678                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.407551                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.407551                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       654574994                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      202184973                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      145361312                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         36184                       # number of misc regfile writes
system.l20.replacements                         70278                       # number of replacements
system.l20.tagsinuse                              512                       # Cycle average of tags in use
system.l20.total_refs                           34187                       # Total number of references to valid blocks.
system.l20.sampled_refs                         70790                       # Sample count of references to valid blocks.
system.l20.avg_refs                          0.482935                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            3.134652                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     0.067368                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   506.210657                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data             2.587323                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.006122                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000132                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.988693                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.005053                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        26055                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  26055                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            8113                       # number of Writeback hits
system.l20.Writeback_hits::total                 8113                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        26055                       # number of demand (read+write) hits
system.l20.demand_hits::total                   26055                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        26055                       # number of overall hits
system.l20.overall_hits::total                  26055                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        70039                       # number of ReadReq misses
system.l20.ReadReq_misses::total                70050                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        70039                       # number of demand (read+write) misses
system.l20.demand_misses::total                 70050                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        70039                       # number of overall misses
system.l20.overall_misses::total                70050                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2061764                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data  14862565814                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total    14864627578                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2061764                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data  14862565814                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total     14864627578                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2061764                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data  14862565814                       # number of overall miss cycles
system.l20.overall_miss_latency::total    14864627578                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           11                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        96094                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              96105                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         8113                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             8113                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           11                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        96094                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               96105                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           11                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        96094                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              96105                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.728859                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.728890                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.728859                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.728890                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.728859                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.728890                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 187433.090909                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 212204.140750                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 212200.250935                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 187433.090909                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 212204.140750                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 212200.250935                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 187433.090909                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 212204.140750                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 212200.250935                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                6641                       # number of writebacks
system.l20.writebacks::total                     6641                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        70039                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           70050                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        70039                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            70050                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        70039                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           70050                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1403090                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data  10664263276                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total  10665666366                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1403090                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data  10664263276                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total  10665666366                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1403090                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data  10664263276                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total  10665666366                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.728859                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.728890                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.728859                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.728890                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.728859                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.728890                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 127553.636364                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 152261.786662                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 152257.906724                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 127553.636364                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 152261.786662                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 152257.906724                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 127553.636364                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 152261.786662                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 152257.906724                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         28594                       # number of replacements
system.l21.tagsinuse                              512                       # Cycle average of tags in use
system.l21.total_refs                           22728                       # Total number of references to valid blocks.
system.l21.sampled_refs                         29106                       # Sample count of references to valid blocks.
system.l21.avg_refs                          0.780870                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks            6.280271                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     0.180029                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   499.602892                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data             5.936808                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.012266                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000352                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.975787                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.011595                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        13345                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  13345                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            8897                       # number of Writeback hits
system.l21.Writeback_hits::total                 8897                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        13345                       # number of demand (read+write) hits
system.l21.demand_hits::total                   13345                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        13345                       # number of overall hits
system.l21.overall_hits::total                  13345                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        28403                       # number of ReadReq misses
system.l21.ReadReq_misses::total                28417                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        28403                       # number of demand (read+write) misses
system.l21.demand_misses::total                 28417                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        28403                       # number of overall misses
system.l21.overall_misses::total                28417                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      2537757                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   5793484993                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     5796022750                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      2537757                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   5793484993                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      5796022750                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      2537757                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   5793484993                       # number of overall miss cycles
system.l21.overall_miss_latency::total     5796022750                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        41748                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              41762                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         8897                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             8897                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        41748                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               41762                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        41748                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              41762                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.680344                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.680451                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.680344                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.680451                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.680344                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.680451                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 181268.357143                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 203974.403866                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 203963.217440                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 181268.357143                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 203974.403866                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 203963.217440                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 181268.357143                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 203974.403866                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 203963.217440                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                7341                       # number of writebacks
system.l21.writebacks::total                     7341                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        28403                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           28417                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        28403                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            28417                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        28403                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           28417                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1693487                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   4084030350                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   4085723837                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1693487                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   4084030350                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   4085723837                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1693487                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   4084030350                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   4085723837                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.680344                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.680451                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.680344                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.680451                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.680344                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.680451                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 120963.357143                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 143788.696617                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 143777.451420                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 120963.357143                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 143788.696617                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 143777.451420                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 120963.357143                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 143788.696617                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 143777.451420                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               547.606600                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1011805473                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   548                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1846360.352190                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    10.606600                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          537                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.016998                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.860577                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.877575                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     11797823                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       11797823                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     11797823                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        11797823                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     11797823                       # number of overall hits
system.cpu0.icache.overall_hits::total       11797823                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           11                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           11                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           11                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            11                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           11                       # number of overall misses
system.cpu0.icache.overall_misses::total           11                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2268564                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2268564                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2268564                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2268564                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2268564                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2268564                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     11797834                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     11797834                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     11797834                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     11797834                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     11797834                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     11797834                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 206233.090909                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 206233.090909                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 206233.090909                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 206233.090909                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 206233.090909                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 206233.090909                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           11                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           11                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           11                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           11                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           11                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2153064                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2153064                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2153064                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2153064                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2153064                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2153064                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 195733.090909                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 195733.090909                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 195733.090909                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 195733.090909                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 195733.090909                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 195733.090909                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 96094                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               190960451                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 96350                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1981.945522                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.606727                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.393273                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916433                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083567                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10376189                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10376189                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7677217                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7677217                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16472                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16472                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16080                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16080                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18053406                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18053406                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18053406                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18053406                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       402051                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       402051                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           95                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           95                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       402146                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        402146                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       402146                       # number of overall misses
system.cpu0.dcache.overall_misses::total       402146                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  69315798942                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  69315798942                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     10309279                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     10309279                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  69326108221                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  69326108221                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  69326108221                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  69326108221                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10778240                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10778240                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7677312                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16472                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16472                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16080                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     18455552                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     18455552                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     18455552                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     18455552                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.037302                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.037302                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000012                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021790                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021790                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021790                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021790                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 172405.488214                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 172405.488214                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 108518.726316                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 108518.726316                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 172390.396078                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 172390.396078                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 172390.396078                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 172390.396078                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         8113                       # number of writebacks
system.cpu0.dcache.writebacks::total             8113                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       305957                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       305957                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           95                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           95                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       306052                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       306052                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       306052                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       306052                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        96094                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        96094                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        96094                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        96094                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        96094                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        96094                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  17151279205                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  17151279205                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  17151279205                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  17151279205                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  17151279205                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  17151279205                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008916                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008916                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005207                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005207                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005207                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005207                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 178484.392418                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 178484.392418                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 178484.392418                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 178484.392418                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 178484.392418                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 178484.392418                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               462.996945                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1015371977                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2193028.028078                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.996945                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          449                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022431                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.719551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.741982                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12324125                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12324125                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12324125                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12324125                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12324125                       # number of overall hits
system.cpu1.icache.overall_hits::total       12324125                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           15                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            15                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.cpu1.icache.overall_misses::total           15                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3029289                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3029289                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3029289                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3029289                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3029289                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3029289                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12324140                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12324140                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12324140                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12324140                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12324140                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12324140                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 201952.600000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 201952.600000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 201952.600000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 201952.600000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 201952.600000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 201952.600000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            1                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            1                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2653957                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2653957                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2653957                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2653957                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2653957                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2653957                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 189568.357143                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 189568.357143                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 189568.357143                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 189568.357143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 189568.357143                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 189568.357143                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 41747                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               169699484                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 42003                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4040.175321                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   233.036512                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    22.963488                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.910299                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.089701                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9920613                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9920613                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7554697                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7554697                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        18092                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        18092                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        18092                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        18092                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17475310                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17475310                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17475310                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17475310                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       125629                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       125629                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       125629                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        125629                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       125629                       # number of overall misses
system.cpu1.dcache.overall_misses::total       125629                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  22513142724                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  22513142724                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  22513142724                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  22513142724                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  22513142724                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  22513142724                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10046242                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10046242                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7554697                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7554697                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        18092                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        18092                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        18092                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        18092                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17600939                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17600939                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17600939                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17600939                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012505                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012505                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.007138                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.007138                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.007138                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.007138                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 179203.390332                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 179203.390332                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 179203.390332                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 179203.390332                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 179203.390332                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 179203.390332                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         8897                       # number of writebacks
system.cpu1.dcache.writebacks::total             8897                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        83881                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        83881                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        83881                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        83881                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        83881                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        83881                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        41748                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        41748                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        41748                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        41748                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        41748                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        41748                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   6903840931                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   6903840931                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   6903840931                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   6903840931                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   6903840931                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   6903840931                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004156                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004156                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002372                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002372                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002372                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002372                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 165369.381312                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 165369.381312                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 165369.381312                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 165369.381312                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 165369.381312                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 165369.381312                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
