{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1710715628027 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1710715628027 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Mar 17 18:47:07 2024 " "Processing started: Sun Mar 17 18:47:07 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1710715628027 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1710715628027 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Phase1 -c Phase1 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Phase1 -c Phase1 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1710715628027 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1710715628718 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1710715628718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shra_32.v 1 1 " "Found 1 design units, including 1 entities, in source file shra_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shra_32 " "Found entity 1: Shra_32" {  } { { "Shra_32.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/Shra_32.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710715636902 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710715636902 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shr_32.v 1 1 " "Found 1 design units, including 1 entities, in source file shr_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shr_32 " "Found entity 1: Shr_32" {  } { { "Shr_32.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/Shr_32.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710715636907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710715636907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shl_32.v 1 1 " "Found 1 design units, including 1 entities, in source file shl_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 Shl_32 " "Found entity 1: Shl_32" {  } { { "Shl_32.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/Shl_32.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710715636913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710715636913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ror_32.v 1 1 " "Found 1 design units, including 1 entities, in source file ror_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ror_32 " "Found entity 1: Ror_32" {  } { { "Ror_32.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/Ror_32.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710715636917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710715636917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rol_32.v 1 1 " "Found 1 design units, including 1 entities, in source file rol_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 Rol_32 " "Found entity 1: Rol_32" {  } { { "Rol_32.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/Rol_32.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710715636922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710715636922 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.v 1 1 " "Found 1 design units, including 1 entities, in source file register.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "Register.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/Register.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710715636928 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710715636928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/PC.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710715636933 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710715636933 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_32.v 1 1 " "Found 1 design units, including 1 entities, in source file or_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 Or_32 " "Found entity 1: Or_32" {  } { { "Or_32.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/Or_32.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710715636938 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710715636938 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "not_32.v 1 1 " "Found 1 design units, including 1 entities, in source file not_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 Not_32 " "Found entity 1: Not_32" {  } { { "Not_32.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/Not_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710715636944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710715636944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neg_32.v 1 1 " "Found 1 design units, including 1 entities, in source file neg_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 Neg_32 " "Found entity 1: Neg_32" {  } { { "Neg_32.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/Neg_32.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710715636949 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710715636949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_32_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_32_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_32_1 " "Found entity 1: mux_32_1" {  } { { "mux_32_1.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/mux_32_1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710715636955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710715636955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2_1 " "Found entity 1: mux_2_1" {  } { { "mux_2_1.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/mux_2_1.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710715636959 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710715636959 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mdrreg.v 1 1 " "Found 1 design units, including 1 entities, in source file mdrreg.v" { { "Info" "ISGN_ENTITY_NAME" "1 MDRreg " "Found entity 1: MDRreg" {  } { { "MDRreg.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/MDRreg.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710715636965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710715636965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mar.v 1 1 " "Found 1 design units, including 1 entities, in source file mar.v" { { "Info" "ISGN_ENTITY_NAME" "1 mar " "Found entity 1: mar" {  } { { "mar.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/mar.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710715636971 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710715636971 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "encoder_32_5.v 1 1 " "Found 1 design units, including 1 entities, in source file encoder_32_5.v" { { "Info" "ISGN_ENTITY_NAME" "1 encoder_32_5 " "Found entity 1: encoder_32_5" {  } { { "encoder_32_5.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/encoder_32_5.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710715636977 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710715636977 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "division.v 1 1 " "Found 1 design units, including 1 entities, in source file division.v" { { "Info" "ISGN_ENTITY_NAME" "1 division " "Found entity 1: division" {  } { { "division.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/division.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710715636984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710715636984 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_tb(deprecated).v(49) " "Verilog HDL information at datapath_tb(deprecated).v(49): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_tb(deprecated).v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/datapath_tb(deprecated).v" 49 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1710715636988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_tb(deprecated).v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_tb(deprecated).v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_tb " "Found entity 1: datapath_tb" {  } { { "datapath_tb(deprecated).v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/datapath_tb(deprecated).v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710715636992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710715636992 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_sub_tb.v(45) " "Verilog HDL information at datapath_sub_tb.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_sub_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/datapath_sub_tb.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1710715636996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_sub_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_sub_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_sub_tb " "Found entity 1: datapath_sub_tb" {  } { { "datapath_sub_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/datapath_sub_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710715636999 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710715636999 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 datapath_shra_tb.v(77) " "Verilog HDL Expression warning at datapath_shra_tb.v(77): truncated literal to match 32 bits" {  } { { "datapath_shra_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/datapath_shra_tb.v" 77 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Design Software" 0 -1 1710715637002 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_shra_tb.v(45) " "Verilog HDL information at datapath_shra_tb.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_shra_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/datapath_shra_tb.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1710715637002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_shra_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_shra_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_shra_tb " "Found entity 1: datapath_shra_tb" {  } { { "datapath_shra_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/datapath_shra_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710715637004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710715637004 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_shr_tb.v(45) " "Verilog HDL information at datapath_shr_tb.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_shr_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/datapath_shr_tb.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1710715637009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_shr_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_shr_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_shr_tb " "Found entity 1: datapath_shr_tb" {  } { { "datapath_shr_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/datapath_shr_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710715637012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710715637012 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_shl_tb.v(45) " "Verilog HDL information at datapath_shl_tb.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_shl_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/datapath_shl_tb.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1710715637016 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_shl_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_shl_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_shl_tb " "Found entity 1: datapath_shl_tb" {  } { { "datapath_shl_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/datapath_shl_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710715637018 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710715637018 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_or_tb.v(45) " "Verilog HDL information at datapath_or_tb.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_or_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/datapath_or_tb.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1710715637022 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_or_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_or_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_or_tb " "Found entity 1: datapath_or_tb" {  } { { "datapath_or_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/datapath_or_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710715637024 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710715637024 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_not_tb.v(45) " "Verilog HDL information at datapath_not_tb.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_not_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/datapath_not_tb.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1710715637029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_not_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_not_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_not_tb " "Found entity 1: datapath_not_tb" {  } { { "datapath_not_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/datapath_not_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710715637033 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710715637033 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_neg_tb.v(45) " "Verilog HDL information at datapath_neg_tb.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_neg_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/datapath_neg_tb.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1710715637037 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_neg_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_neg_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_neg_tb " "Found entity 1: datapath_neg_tb" {  } { { "datapath_neg_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/datapath_neg_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710715637041 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710715637041 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_mul_tb.v(45) " "Verilog HDL information at datapath_mul_tb.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_mul_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/datapath_mul_tb.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1710715637048 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_mul_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_mul_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_mul_tb " "Found entity 1: datapath_mul_tb" {  } { { "datapath_mul_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/datapath_mul_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710715637053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710715637053 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_div_tb.v(45) " "Verilog HDL information at datapath_div_tb.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_div_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/datapath_div_tb.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1710715637058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_div_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_div_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_div_tb " "Found entity 1: datapath_div_tb" {  } { { "datapath_div_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/datapath_div_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710715637061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710715637061 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_and_tb.v(45) " "Verilog HDL information at datapath_and_tb.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_and_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/datapath_and_tb.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1710715637068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_and_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_and_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_and_tb " "Found entity 1: datapath_and_tb" {  } { { "datapath_and_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/datapath_and_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710715637072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710715637072 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "datapath_add_tb.v(45) " "Verilog HDL information at datapath_add_tb.v(45): always construct contains both blocking and non-blocking assignments" {  } { { "datapath_add_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/datapath_add_tb.v" 45 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1710715637078 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_add_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath_add_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath_add_tb " "Found entity 1: datapath_add_tb" {  } { { "datapath_add_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/datapath_add_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710715637083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710715637083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.v 1 1 " "Found 1 design units, including 1 entities, in source file datapath.v" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/datapath.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710715637093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710715637093 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "CONFF.v(25) " "Verilog HDL warning at CONFF.v(25): extended using \"x\" or \"z\"" {  } { { "CONFF.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/CONFF.v" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Design Software" 0 -1 1710715637101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conff.v 1 1 " "Found 1 design units, including 1 entities, in source file conff.v" { { "Info" "ISGN_ENTITY_NAME" "1 CONFF " "Found entity 1: CONFF" {  } { { "CONFF.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/CONFF.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710715637104 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710715637104 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_lookahead_subtractor_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file carry_lookahead_subtractor_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 carry_lookahead_subtractor_tb " "Found entity 1: carry_lookahead_subtractor_tb" {  } { { "carry_lookahead_subtractor_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/carry_lookahead_subtractor_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710715637111 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710715637111 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_lookahead_subtractor.v 2 2 " "Found 2 design units, including 2 entities, in source file carry_lookahead_subtractor.v" { { "Info" "ISGN_ENTITY_NAME" "1 carry_lookahead_subtractor " "Found entity 1: carry_lookahead_subtractor" {  } { { "carry_lookahead_subtractor.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/carry_lookahead_subtractor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710715637124 ""} { "Info" "ISGN_ENTITY_NAME" "2 full_adder_sub " "Found entity 2: full_adder_sub" {  } { { "carry_lookahead_subtractor.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/carry_lookahead_subtractor.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710715637124 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710715637124 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_lookahead_adder_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file carry_lookahead_adder_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 carry_lookahead_adder_tb " "Found entity 1: carry_lookahead_adder_tb" {  } { { "carry_lookahead_adder_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/carry_lookahead_adder_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710715637133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710715637133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "carry_lookahead_adder.v 2 2 " "Found 2 design units, including 2 entities, in source file carry_lookahead_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Carry_lookahead_adder " "Found entity 1: Carry_lookahead_adder" {  } { { "carry_lookahead_adder.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/carry_lookahead_adder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710715637145 ""} { "Info" "ISGN_ENTITY_NAME" "2 full_adder " "Found entity 2: full_adder" {  } { { "carry_lookahead_adder.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/carry_lookahead_adder.v" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710715637145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710715637145 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "boothtb.v 1 1 " "Found 1 design units, including 1 entities, in source file boothtb.v" { { "Info" "ISGN_ENTITY_NAME" "1 boothtb " "Found entity 1: boothtb" {  } { { "boothtb.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/boothtb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710715637155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710715637155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "booths.v 1 1 " "Found 1 design units, including 1 entities, in source file booths.v" { { "Info" "ISGN_ENTITY_NAME" "1 booths " "Found entity 1: booths" {  } { { "booths.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/booths.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710715637167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710715637167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file and_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 And_tb " "Found entity 1: And_tb" {  } { { "And_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/And_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710715637174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710715637174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_32.v 1 1 " "Found 1 design units, including 1 entities, in source file and_32.v" { { "Info" "ISGN_ENTITY_NAME" "1 And_32 " "Found entity 1: And_32" {  } { { "And_32.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/And_32.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710715637187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710715637187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file alu_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Alu_tb " "Found entity 1: Alu_tb" {  } { { "Alu_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/Alu_tb.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710715637199 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710715637199 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Add add Alu.v(9) " "Verilog HDL Declaration information at Alu.v(9): object \"Add\" differs only in case from object \"add\" in the same scope" {  } { { "Alu.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/Alu.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1710715637206 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Sub sub Alu.v(10) " "Verilog HDL Declaration information at Alu.v(10): object \"Sub\" differs only in case from object \"sub\" in the same scope" {  } { { "Alu.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/Alu.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1710715637208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 Alu " "Found entity 1: Alu" {  } { { "Alu.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/Alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710715637212 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710715637212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select_encode.v 1 1 " "Found 1 design units, including 1 entities, in source file select_encode.v" { { "Info" "ISGN_ENTITY_NAME" "1 select_encode " "Found entity 1: select_encode" {  } { { "select_encode.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/select_encode.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710715637220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710715637220 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Select_encode_tb.v(50) " "Verilog HDL information at Select_encode_tb.v(50): always construct contains both blocking and non-blocking assignments" {  } { { "Select_encode_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/Select_encode_tb.v" 50 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1710715637224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "select_encode_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file select_encode_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 Select_encode_tb " "Found entity 1: Select_encode_tb" {  } { { "Select_encode_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/Select_encode_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710715637230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710715637230 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul_64.v 1 1 " "Found 1 design units, including 1 entities, in source file mul_64.v" { { "Info" "ISGN_ENTITY_NAME" "1 Mul_64 " "Found entity 1: Mul_64" {  } { { "Mul_64.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/Mul_64.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710715637247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710715637247 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ld_tb.v(52) " "Verilog HDL information at ld_tb.v(52): always construct contains both blocking and non-blocking assignments" {  } { { "ld_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/ld_tb.v" 52 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1710715637256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ld_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file ld_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ld_tb " "Found entity 1: ld_tb" {  } { { "ld_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/ld_tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710715637259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710715637259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inport.v 1 1 " "Found 1 design units, including 1 entities, in source file inport.v" { { "Info" "ISGN_ENTITY_NAME" "1 inport " "Found entity 1: inport" {  } { { "inport.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/inport.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710715637271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710715637271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "outport.v 1 1 " "Found 1 design units, including 1 entities, in source file outport.v" { { "Info" "ISGN_ENTITY_NAME" "1 outport " "Found entity 1: outport" {  } { { "outport.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/outport.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710715637285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710715637285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710715637299 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710715637299 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "outportin datapath.v(123) " "Verilog HDL Implicit Net warning at datapath.v(123): created implicit net for \"outportin\"" {  } { { "datapath.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/datapath.v" 123 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1710715637300 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w_carry_out carry_lookahead_subtractor_tb.v(17) " "Verilog HDL Implicit Net warning at carry_lookahead_subtractor_tb.v(17): created implicit net for \"w_carry_out\"" {  } { { "carry_lookahead_subtractor_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/carry_lookahead_subtractor_tb.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1710715637300 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w_carry_out carry_lookahead_adder_tb.v(17) " "Verilog HDL Implicit Net warning at carry_lookahead_adder_tb.v(17): created implicit net for \"w_carry_out\"" {  } { { "carry_lookahead_adder_tb.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/carry_lookahead_adder_tb.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1710715637300 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1710715637427 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Register:r0 " "Elaborating entity \"Register\" for hierarchy \"Register:r0\"" {  } { { "datapath.v" "r0" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/datapath.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710715637466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MDRreg MDRreg:MDR " "Elaborating entity \"MDRreg\" for hierarchy \"MDRreg:MDR\"" {  } { { "datapath.v" "MDR" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/datapath.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710715637492 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_1 MDRreg:MDR\|mux_2_1:MDMux " "Elaborating entity \"mux_2_1\" for hierarchy \"MDRreg:MDR\|mux_2_1:MDMux\"" {  } { { "MDRreg.v" "MDMux" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/MDRreg.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710715637496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mar mar:marUnit " "Elaborating entity \"mar\" for hierarchy \"mar:marUnit\"" {  } { { "datapath.v" "marUnit" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/datapath.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710715637502 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CONFF CONFF:conff " "Elaborating entity \"CONFF\" for hierarchy \"CONFF:conff\"" {  } { { "datapath.v" "conff" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/datapath.v" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710715637509 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "control_output CONFF.v(41) " "Verilog HDL Always Construct warning at CONFF.v(41): inferring latch(es) for variable \"control_output\", which holds its previous value in one or more paths through the always construct" {  } { { "CONFF.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/CONFF.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1710715637509 "|datapath|CONFF:conff"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "control_output CONFF.v(41) " "Inferred latch for \"control_output\" at CONFF.v(41)" {  } { { "CONFF.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/CONFF.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710715637509 "|datapath|CONFF:conff"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "encoder_32_5 encoder_32_5:regEncoder " "Elaborating entity \"encoder_32_5\" for hierarchy \"encoder_32_5:regEncoder\"" {  } { { "datapath.v" "regEncoder" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/datapath.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710715637513 ""}
{ "Warning" "WVRFX_VERI_CANT_ANALYZE_CASE_STATEMENT" "encoder_32_5.v(9) " "Verilog HDL Case Statement warning at encoder_32_5.v(9): can't check case statement for completeness because the case expression has too many possible states" {  } { { "encoder_32_5.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/encoder_32_5.v" 9 0 0 } }  } 0 10762 "Verilog HDL Case Statement warning at %1!s!: can't check case statement for completeness because the case expression has too many possible states" 0 0 "Design Software" 0 -1 1710715637515 "|datapath|encoder_32_5:regEncoder"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "encoder_32_5.v(9) " "Verilog HDL Case Statement information at encoder_32_5.v(9): all case item expressions in this case statement are onehot" {  } { { "encoder_32_5.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/encoder_32_5.v" 9 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Design Software" 0 -1 1710715637515 "|datapath|encoder_32_5:regEncoder"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_32_1 mux_32_1:busMux " "Elaborating entity \"mux_32_1\" for hierarchy \"mux_32_1:busMux\"" {  } { { "datapath.v" "busMux" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/datapath.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710715637518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Alu Alu:the_alu " "Elaborating entity \"Alu\" for hierarchy \"Alu:the_alu\"" {  } { { "datapath.v" "the_alu" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/datapath.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710715637525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Carry_lookahead_adder Alu:the_alu\|Carry_lookahead_adder:add " "Elaborating entity \"Carry_lookahead_adder\" for hierarchy \"Alu:the_alu\|Carry_lookahead_adder:add\"" {  } { { "Alu.v" "add" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/Alu.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710715637531 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder Alu:the_alu\|Carry_lookahead_adder:add\|full_adder:gen_loop\[0\].full_adder_inst " "Elaborating entity \"full_adder\" for hierarchy \"Alu:the_alu\|Carry_lookahead_adder:add\|full_adder:gen_loop\[0\].full_adder_inst\"" {  } { { "carry_lookahead_adder.v" "gen_loop\[0\].full_adder_inst" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/carry_lookahead_adder.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710715637535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "carry_lookahead_subtractor Alu:the_alu\|carry_lookahead_subtractor:sub " "Elaborating entity \"carry_lookahead_subtractor\" for hierarchy \"Alu:the_alu\|carry_lookahead_subtractor:sub\"" {  } { { "Alu.v" "sub" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/Alu.v" 107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710715637614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_sub Alu:the_alu\|carry_lookahead_subtractor:sub\|full_adder_sub:gen_loop1\[0\].full_adder_sub_inst " "Elaborating entity \"full_adder_sub\" for hierarchy \"Alu:the_alu\|carry_lookahead_subtractor:sub\|full_adder_sub:gen_loop1\[0\].full_adder_sub_inst\"" {  } { { "carry_lookahead_subtractor.v" "gen_loop1\[0\].full_adder_sub_inst" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/carry_lookahead_subtractor.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710715637618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shr_32 Alu:the_alu\|Shr_32:shr_32 " "Elaborating entity \"Shr_32\" for hierarchy \"Alu:the_alu\|Shr_32:shr_32\"" {  } { { "Alu.v" "shr_32" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/Alu.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710715637701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shra_32 Alu:the_alu\|Shra_32:shra_32 " "Elaborating entity \"Shra_32\" for hierarchy \"Alu:the_alu\|Shra_32:shra_32\"" {  } { { "Alu.v" "shra_32" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/Alu.v" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710715637704 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Shl_32 Alu:the_alu\|Shl_32:shl_32 " "Elaborating entity \"Shl_32\" for hierarchy \"Alu:the_alu\|Shl_32:shl_32\"" {  } { { "Alu.v" "shl_32" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/Alu.v" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710715637705 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ror_32 Alu:the_alu\|Ror_32:ror_32 " "Elaborating entity \"Ror_32\" for hierarchy \"Alu:the_alu\|Ror_32:ror_32\"" {  } { { "Alu.v" "ror_32" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/Alu.v" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710715637708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Rol_32 Alu:the_alu\|Rol_32:rol_32 " "Elaborating entity \"Rol_32\" for hierarchy \"Alu:the_alu\|Rol_32:rol_32\"" {  } { { "Alu.v" "rol_32" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/Alu.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710715637713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "And_32 Alu:the_alu\|And_32:and_32 " "Elaborating entity \"And_32\" for hierarchy \"Alu:the_alu\|And_32:and_32\"" {  } { { "Alu.v" "and_32" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/Alu.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710715637720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Or_32 Alu:the_alu\|Or_32:or_32 " "Elaborating entity \"Or_32\" for hierarchy \"Alu:the_alu\|Or_32:or_32\"" {  } { { "Alu.v" "or_32" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/Alu.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710715637724 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Neg_32 Alu:the_alu\|Neg_32:neg_32 " "Elaborating entity \"Neg_32\" for hierarchy \"Alu:the_alu\|Neg_32:neg_32\"" {  } { { "Alu.v" "neg_32" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/Alu.v" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710715637726 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Not_32 Alu:the_alu\|Not_32:not_32 " "Elaborating entity \"Not_32\" for hierarchy \"Alu:the_alu\|Not_32:not_32\"" {  } { { "Alu.v" "not_32" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/Alu.v" 116 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710715637728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "division Alu:the_alu\|division:Division " "Elaborating entity \"division\" for hierarchy \"Alu:the_alu\|division:Division\"" {  } { { "Alu.v" "Division" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/Alu.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710715637731 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "33 32 division.v(40) " "Verilog HDL assignment warning at division.v(40): truncated value with size 33 to match size of target (32)" {  } { { "division.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/division.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1710715637738 "|datapath|Alu:the_alu|division:Division"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mul_64 Alu:the_alu\|Mul_64:mul_64 " "Elaborating entity \"Mul_64\" for hierarchy \"Alu:the_alu\|Mul_64:mul_64\"" {  } { { "Alu.v" "mul_64" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/Alu.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710715637742 ""}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "mul_64.v(25) " "Verilog HDL Case Statement warning at mul_64.v(25): case item expression never matches the case expression" {  } { { "mul_64.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/mul_64.v" 25 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1710715637745 "|datapath|Alu:the_alu|Mul_64:mul_64"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "mul_64.v(26) " "Verilog HDL Case Statement warning at mul_64.v(26): case item expression never matches the case expression" {  } { { "mul_64.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/mul_64.v" 26 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1710715637746 "|datapath|Alu:the_alu|Mul_64:mul_64"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "mul_64.v(28) " "Verilog HDL Case Statement warning at mul_64.v(28): case item expression never matches the case expression" {  } { { "mul_64.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/mul_64.v" 28 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Design Software" 0 -1 1710715637746 "|datapath|Alu:the_alu|Mul_64:mul_64"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "select_encode select_encode:select " "Elaborating entity \"select_encode\" for hierarchy \"select_encode:select\"" {  } { { "datapath.v" "select" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/datapath.v" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710715637750 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "decoder_in select_encode.v(12) " "Verilog HDL Always Construct warning at select_encode.v(12): inferring latch(es) for variable \"decoder_in\", which holds its previous value in one or more paths through the always construct" {  } { { "select_encode.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/select_encode.v" 12 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1710715637754 "|datapath|select_encode:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoder_in\[0\] select_encode.v(13) " "Inferred latch for \"decoder_in\[0\]\" at select_encode.v(13)" {  } { { "select_encode.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/select_encode.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710715637754 "|datapath|select_encode:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoder_in\[1\] select_encode.v(13) " "Inferred latch for \"decoder_in\[1\]\" at select_encode.v(13)" {  } { { "select_encode.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/select_encode.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710715637754 "|datapath|select_encode:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoder_in\[2\] select_encode.v(13) " "Inferred latch for \"decoder_in\[2\]\" at select_encode.v(13)" {  } { { "select_encode.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/select_encode.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710715637754 "|datapath|select_encode:select"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decoder_in\[3\] select_encode.v(13) " "Inferred latch for \"decoder_in\[3\]\" at select_encode.v(13)" {  } { { "select_encode.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/select_encode.v" 13 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1710715637754 "|datapath|select_encode:select"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "outport outport:outport " "Elaborating entity \"outport\" for hierarchy \"outport:outport\"" {  } { { "datapath.v" "outport" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/datapath.v" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710715637761 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inport inport:inport " "Elaborating entity \"inport\" for hierarchy \"inport:inport\"" {  } { { "datapath.v" "inport" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/datapath.v" 132 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710715637768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ram ram:ram " "Elaborating entity \"ram\" for hierarchy \"ram:ram\"" {  } { { "datapath.v" "ram" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/datapath.v" 140 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710715637778 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ram:ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ram:ram\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "altsyncram_component" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/ram.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710715637864 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ram:ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ram:ram\|altsyncram:altsyncram_component\"" {  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/ram.v" 88 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Design Software" 0 -1 1710715637865 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ram:ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"ram:ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710715637866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710715637866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ld_test.hex " "Parameter \"init_file\" = \"ld_test.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710715637866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710715637866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710715637866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710715637866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 512 " "Parameter \"numwords_a\" = \"512\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710715637866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710715637866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710715637866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710715637866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710715637866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710715637866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 9 " "Parameter \"widthad_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710715637866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710715637866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1710715637866 ""}  } { { "ram.v" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/ram.v" 88 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Design Software" 0 -1 1710715637866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ago1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ago1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ago1 " "Found entity 1: altsyncram_ago1" {  } { { "db/altsyncram_ago1.tdf" "" { Text "C:/intelFPGA_lite/18.1/Phase1/ELEC374/db/altsyncram_ago1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1710715637930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1710715637930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ago1 ram:ram\|altsyncram:altsyncram_component\|altsyncram_ago1:auto_generated " "Elaborating entity \"altsyncram_ago1\" for hierarchy \"ram:ram\|altsyncram:altsyncram_component\|altsyncram_ago1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1710715637934 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1710715638299 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/Phase1/ELEC374/output_files/Phase1.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/Phase1/ELEC374/output_files/Phase1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1710715638360 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 13 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4802 " "Peak virtual memory: 4802 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1710715638382 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Mar 17 18:47:18 2024 " "Processing ended: Sun Mar 17 18:47:18 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1710715638382 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1710715638382 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1710715638382 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1710715638382 ""}
