Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Sep 11 10:21:11 2025
| Host         : Bennys_Laptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file basys3_top_timing_summary_routed.rpt -pb basys3_top_timing_summary_routed.pb -rpx basys3_top_timing_summary_routed.rpx -warn_on_violation
| Design       : basys3_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    2           
SYNTH-10   Warning           Wide multiplier                3           
TIMING-18  Warning           Missing input or output delay  24          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (2)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2)
5. checking no_input_delay (15)
6. checking no_output_delay (13)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (2)
------------------------
 There are 2 register/latch pins with no clock driven by root clock pin: U0/clk_5KHz_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2)
------------------------------------------------
 There are 2 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (15)
-------------------------------
 There are 15 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (13)
--------------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.366        0.000                      0                  218        0.179        0.000                      0                  218        4.500        0.000                       0                   105  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.366        0.000                      0                  218        0.179        0.000                      0                  218        4.500        0.000                       0                   105  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.366ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.179ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.366ns  (required time - arrival time)
  Source:                 FDUT/DP/register/data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDUT/DP/n_prod__0/B[11]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.039ns  (logic 7.007ns (77.517%)  route 2.032ns (22.483%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=2 LUT4=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.550     5.071    FDUT/DP/register/clk_IBUF_BUFG
    SLICE_X54Y67         FDRE                                         r  FDUT/DP/register/data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.478     5.549 r  FDUT/DP/register/data_reg[12]/Q
                         net (fo=4, routed)           0.550     6.099    FDUT/DP/register_n_11
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      4.025    10.124 r  FDUT/DP/n_prod/PCOUT[47]
                         net (fo=1, routed)           0.002    10.126    FDUT/DP/n_prod_n_106
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.644 r  FDUT/DP/n_prod__0/P[3]
                         net (fo=1, routed)           0.755    12.400    FDUT/DP/register/data_reg[31]_0[3]
    SLICE_X54Y72         LUT4 (Prop_lut4_I3_O)        0.124    12.524 r  FDUT/DP/register/n_prod__0_i_28/O
                         net (fo=1, routed)           0.000    12.524    FDUT/DP/register/n_prod__0_i_28_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.037 r  FDUT/DP/register/n_prod__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.037    FDUT/DP/register/n_prod__0_i_4_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.154 r  FDUT/DP/register/n_prod__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.154    FDUT/DP/register/n_prod__0_i_3_n_0
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    13.386 r  FDUT/DP/register/n_prod__0_i_2/O[0]
                         net (fo=2, routed)           0.725    14.110    FDUT/DP/register_n_27
    DSP48_X1Y28          DSP48E1                                      r  FDUT/DP/n_prod__0/B[11]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.519    14.860    FDUT/DP/clk_IBUF_BUFG
    DSP48_X1Y28          DSP48E1                                      r  FDUT/DP/n_prod__0/CLK
                         clock pessimism              0.272    15.132    
                         clock uncertainty           -0.035    15.097    
    DSP48_X1Y28          DSP48E1 (Setup_dsp48e1_CLK_B[11])
                                                     -0.621    14.476    FDUT/DP/n_prod__0
  -------------------------------------------------------------------
                         required time                         14.476    
                         arrival time                         -14.110    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.390ns  (required time - arrival time)
  Source:                 FDUT/DP/register/data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDUT/DP/n_prod__0/B[12]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.004ns  (logic 7.112ns (78.987%)  route 1.892ns (21.013%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=2 LUT4=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.550     5.071    FDUT/DP/register/clk_IBUF_BUFG
    SLICE_X54Y67         FDRE                                         r  FDUT/DP/register/data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.478     5.549 r  FDUT/DP/register/data_reg[12]/Q
                         net (fo=4, routed)           0.550     6.099    FDUT/DP/register_n_11
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      4.025    10.124 r  FDUT/DP/n_prod/PCOUT[47]
                         net (fo=1, routed)           0.002    10.126    FDUT/DP/n_prod_n_106
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.644 r  FDUT/DP/n_prod__0/P[3]
                         net (fo=1, routed)           0.755    12.400    FDUT/DP/register/data_reg[31]_0[3]
    SLICE_X54Y72         LUT4 (Prop_lut4_I3_O)        0.124    12.524 r  FDUT/DP/register/n_prod__0_i_28/O
                         net (fo=1, routed)           0.000    12.524    FDUT/DP/register/n_prod__0_i_28_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.037 r  FDUT/DP/register/n_prod__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.037    FDUT/DP/register/n_prod__0_i_4_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.154 r  FDUT/DP/register/n_prod__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.154    FDUT/DP/register/n_prod__0_i_3_n_0
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    13.491 r  FDUT/DP/register/n_prod__0_i_2/O[1]
                         net (fo=2, routed)           0.584    14.075    FDUT/DP/register_n_26
    DSP48_X1Y28          DSP48E1                                      r  FDUT/DP/n_prod__0/B[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.519    14.860    FDUT/DP/clk_IBUF_BUFG
    DSP48_X1Y28          DSP48E1                                      r  FDUT/DP/n_prod__0/CLK
                         clock pessimism              0.272    15.132    
                         clock uncertainty           -0.035    15.097    
    DSP48_X1Y28          DSP48E1 (Setup_dsp48e1_CLK_B[12])
                                                     -0.632    14.465    FDUT/DP/n_prod__0
  -------------------------------------------------------------------
                         required time                         14.465    
                         arrival time                         -14.075    
  -------------------------------------------------------------------
                         slack                                  0.390    

Slack (MET) :             0.497ns  (required time - arrival time)
  Source:                 FDUT/DP/register/data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDUT/DP/n_prod__0/B[7]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.908ns  (logic 6.890ns (77.343%)  route 2.018ns (22.657%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=2 LUT4=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.550     5.071    FDUT/DP/register/clk_IBUF_BUFG
    SLICE_X54Y67         FDRE                                         r  FDUT/DP/register/data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.478     5.549 r  FDUT/DP/register/data_reg[12]/Q
                         net (fo=4, routed)           0.550     6.099    FDUT/DP/register_n_11
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      4.025    10.124 r  FDUT/DP/n_prod/PCOUT[47]
                         net (fo=1, routed)           0.002    10.126    FDUT/DP/n_prod_n_106
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.644 r  FDUT/DP/n_prod__0/P[3]
                         net (fo=1, routed)           0.755    12.400    FDUT/DP/register/data_reg[31]_0[3]
    SLICE_X54Y72         LUT4 (Prop_lut4_I3_O)        0.124    12.524 r  FDUT/DP/register/n_prod__0_i_28/O
                         net (fo=1, routed)           0.000    12.524    FDUT/DP/register/n_prod__0_i_28_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.037 r  FDUT/DP/register/n_prod__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.037    FDUT/DP/register/n_prod__0_i_4_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    13.269 r  FDUT/DP/register/n_prod__0_i_3/O[0]
                         net (fo=2, routed)           0.711    13.979    FDUT/DP/register_n_31
    DSP48_X1Y28          DSP48E1                                      r  FDUT/DP/n_prod__0/B[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.519    14.860    FDUT/DP/clk_IBUF_BUFG
    DSP48_X1Y28          DSP48E1                                      r  FDUT/DP/n_prod__0/CLK
                         clock pessimism              0.272    15.132    
                         clock uncertainty           -0.035    15.097    
    DSP48_X1Y28          DSP48E1 (Setup_dsp48e1_CLK_B[7])
                                                     -0.621    14.476    FDUT/DP/n_prod__0
  -------------------------------------------------------------------
                         required time                         14.476    
                         arrival time                         -13.979    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.537ns  (required time - arrival time)
  Source:                 FDUT/DP/register/data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDUT/DP/n_prod__0/B[13]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.862ns  (logic 7.031ns (79.341%)  route 1.831ns (20.659%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=2 LUT4=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.550     5.071    FDUT/DP/register/clk_IBUF_BUFG
    SLICE_X54Y67         FDRE                                         r  FDUT/DP/register/data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.478     5.549 r  FDUT/DP/register/data_reg[12]/Q
                         net (fo=4, routed)           0.550     6.099    FDUT/DP/register_n_11
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      4.025    10.124 r  FDUT/DP/n_prod/PCOUT[47]
                         net (fo=1, routed)           0.002    10.126    FDUT/DP/n_prod_n_106
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.644 r  FDUT/DP/n_prod__0/P[3]
                         net (fo=1, routed)           0.755    12.400    FDUT/DP/register/data_reg[31]_0[3]
    SLICE_X54Y72         LUT4 (Prop_lut4_I3_O)        0.124    12.524 r  FDUT/DP/register/n_prod__0_i_28/O
                         net (fo=1, routed)           0.000    12.524    FDUT/DP/register/n_prod__0_i_28_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.037 r  FDUT/DP/register/n_prod__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.037    FDUT/DP/register/n_prod__0_i_4_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.154 r  FDUT/DP/register/n_prod__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.154    FDUT/DP/register/n_prod__0_i_3_n_0
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    13.410 r  FDUT/DP/register/n_prod__0_i_2/O[2]
                         net (fo=2, routed)           0.523    13.933    FDUT/DP/register_n_25
    DSP48_X1Y28          DSP48E1                                      r  FDUT/DP/n_prod__0/B[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.519    14.860    FDUT/DP/clk_IBUF_BUFG
    DSP48_X1Y28          DSP48E1                                      r  FDUT/DP/n_prod__0/CLK
                         clock pessimism              0.272    15.132    
                         clock uncertainty           -0.035    15.097    
    DSP48_X1Y28          DSP48E1 (Setup_dsp48e1_CLK_B[13])
                                                     -0.627    14.470    FDUT/DP/n_prod__0
  -------------------------------------------------------------------
                         required time                         14.470    
                         arrival time                         -13.933    
  -------------------------------------------------------------------
                         slack                                  0.537    

Slack (MET) :             0.569ns  (required time - arrival time)
  Source:                 FDUT/DP/register/data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDUT/DP/n_prod__0/B[8]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.825ns  (logic 6.995ns (79.261%)  route 1.830ns (20.739%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=2 LUT4=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.550     5.071    FDUT/DP/register/clk_IBUF_BUFG
    SLICE_X54Y67         FDRE                                         r  FDUT/DP/register/data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.478     5.549 r  FDUT/DP/register/data_reg[12]/Q
                         net (fo=4, routed)           0.550     6.099    FDUT/DP/register_n_11
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      4.025    10.124 r  FDUT/DP/n_prod/PCOUT[47]
                         net (fo=1, routed)           0.002    10.126    FDUT/DP/n_prod_n_106
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.644 r  FDUT/DP/n_prod__0/P[3]
                         net (fo=1, routed)           0.755    12.400    FDUT/DP/register/data_reg[31]_0[3]
    SLICE_X54Y72         LUT4 (Prop_lut4_I3_O)        0.124    12.524 r  FDUT/DP/register/n_prod__0_i_28/O
                         net (fo=1, routed)           0.000    12.524    FDUT/DP/register/n_prod__0_i_28_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.037 r  FDUT/DP/register/n_prod__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.037    FDUT/DP/register/n_prod__0_i_4_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.337    13.374 r  FDUT/DP/register/n_prod__0_i_3/O[1]
                         net (fo=2, routed)           0.523    13.896    FDUT/DP/register_n_30
    DSP48_X1Y28          DSP48E1                                      r  FDUT/DP/n_prod__0/B[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.519    14.860    FDUT/DP/clk_IBUF_BUFG
    DSP48_X1Y28          DSP48E1                                      r  FDUT/DP/n_prod__0/CLK
                         clock pessimism              0.272    15.132    
                         clock uncertainty           -0.035    15.097    
    DSP48_X1Y28          DSP48E1 (Setup_dsp48e1_CLK_B[8])
                                                     -0.632    14.465    FDUT/DP/n_prod__0
  -------------------------------------------------------------------
                         required time                         14.465    
                         arrival time                         -13.896    
  -------------------------------------------------------------------
                         slack                                  0.569    

Slack (MET) :             0.574ns  (required time - arrival time)
  Source:                 FDUT/DP/register/data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDUT/DP/n_prod__0/B[10]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.819ns  (logic 6.989ns (79.250%)  route 1.830ns (20.750%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=2 LUT4=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.550     5.071    FDUT/DP/register/clk_IBUF_BUFG
    SLICE_X54Y67         FDRE                                         r  FDUT/DP/register/data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.478     5.549 r  FDUT/DP/register/data_reg[12]/Q
                         net (fo=4, routed)           0.550     6.099    FDUT/DP/register_n_11
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      4.025    10.124 r  FDUT/DP/n_prod/PCOUT[47]
                         net (fo=1, routed)           0.002    10.126    FDUT/DP/n_prod_n_106
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.644 r  FDUT/DP/n_prod__0/P[3]
                         net (fo=1, routed)           0.755    12.400    FDUT/DP/register/data_reg[31]_0[3]
    SLICE_X54Y72         LUT4 (Prop_lut4_I3_O)        0.124    12.524 r  FDUT/DP/register/n_prod__0_i_28/O
                         net (fo=1, routed)           0.000    12.524    FDUT/DP/register/n_prod__0_i_28_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.037 r  FDUT/DP/register/n_prod__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.037    FDUT/DP/register/n_prod__0_i_4_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.368 r  FDUT/DP/register/n_prod__0_i_3/O[3]
                         net (fo=2, routed)           0.522    13.890    FDUT/DP/register_n_28
    DSP48_X1Y28          DSP48E1                                      r  FDUT/DP/n_prod__0/B[10]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.519    14.860    FDUT/DP/clk_IBUF_BUFG
    DSP48_X1Y28          DSP48E1                                      r  FDUT/DP/n_prod__0/CLK
                         clock pessimism              0.272    15.132    
                         clock uncertainty           -0.035    15.097    
    DSP48_X1Y28          DSP48E1 (Setup_dsp48e1_CLK_B[10])
                                                     -0.633    14.464    FDUT/DP/n_prod__0
  -------------------------------------------------------------------
                         required time                         14.464    
                         arrival time                         -13.890    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.590ns  (required time - arrival time)
  Source:                 FDUT/DP/register/data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDUT/DP/n_prod__0/B[14]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.803ns  (logic 7.106ns (80.719%)  route 1.697ns (19.281%))
  Logic Levels:           6  (CARRY4=3 DSP48E1=2 LUT4=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.550     5.071    FDUT/DP/register/clk_IBUF_BUFG
    SLICE_X54Y67         FDRE                                         r  FDUT/DP/register/data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.478     5.549 r  FDUT/DP/register/data_reg[12]/Q
                         net (fo=4, routed)           0.550     6.099    FDUT/DP/register_n_11
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      4.025    10.124 r  FDUT/DP/n_prod/PCOUT[47]
                         net (fo=1, routed)           0.002    10.126    FDUT/DP/n_prod_n_106
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.644 r  FDUT/DP/n_prod__0/P[3]
                         net (fo=1, routed)           0.755    12.400    FDUT/DP/register/data_reg[31]_0[3]
    SLICE_X54Y72         LUT4 (Prop_lut4_I3_O)        0.124    12.524 r  FDUT/DP/register/n_prod__0_i_28/O
                         net (fo=1, routed)           0.000    12.524    FDUT/DP/register/n_prod__0_i_28_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.037 r  FDUT/DP/register/n_prod__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.037    FDUT/DP/register/n_prod__0_i_4_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.154 r  FDUT/DP/register/n_prod__0_i_3/CO[3]
                         net (fo=1, routed)           0.000    13.154    FDUT/DP/register/n_prod__0_i_3_n_0
    SLICE_X54Y74         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.485 r  FDUT/DP/register/n_prod__0_i_2/O[3]
                         net (fo=2, routed)           0.390    13.874    FDUT/DP/register_n_24
    DSP48_X1Y28          DSP48E1                                      r  FDUT/DP/n_prod__0/B[14]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.519    14.860    FDUT/DP/clk_IBUF_BUFG
    DSP48_X1Y28          DSP48E1                                      r  FDUT/DP/n_prod__0/CLK
                         clock pessimism              0.272    15.132    
                         clock uncertainty           -0.035    15.097    
    DSP48_X1Y28          DSP48E1 (Setup_dsp48e1_CLK_B[14])
                                                     -0.633    14.464    FDUT/DP/n_prod__0
  -------------------------------------------------------------------
                         required time                         14.464    
                         arrival time                         -13.874    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.642ns  (required time - arrival time)
  Source:                 FDUT/DP/register/data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDUT/DP/n_prod__0/B[3]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.763ns  (logic 6.910ns (78.857%)  route 1.853ns (21.143%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=2 LUT4=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.550     5.071    FDUT/DP/register/clk_IBUF_BUFG
    SLICE_X54Y67         FDRE                                         r  FDUT/DP/register/data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.478     5.549 r  FDUT/DP/register/data_reg[12]/Q
                         net (fo=4, routed)           0.550     6.099    FDUT/DP/register_n_11
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      4.025    10.124 r  FDUT/DP/n_prod/PCOUT[47]
                         net (fo=1, routed)           0.002    10.126    FDUT/DP/n_prod_n_106
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.644 r  FDUT/DP/n_prod__0/P[0]
                         net (fo=1, routed)           0.614    12.258    FDUT/DP/register/data_reg[31]_0[0]
    SLICE_X54Y71         LUT4 (Prop_lut4_I3_O)        0.124    12.382 r  FDUT/DP/register/n_prod__0_i_34/O
                         net (fo=1, routed)           0.000    12.382    FDUT/DP/register/n_prod__0_i_34_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.915 r  FDUT/DP/register/n_prod__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.915    FDUT/DP/register/n_prod__0_i_5_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    13.147 r  FDUT/DP/register/n_prod__0_i_4/O[0]
                         net (fo=2, routed)           0.686    13.834    FDUT/DP/register_n_35
    DSP48_X1Y28          DSP48E1                                      r  FDUT/DP/n_prod__0/B[3]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.519    14.860    FDUT/DP/clk_IBUF_BUFG
    DSP48_X1Y28          DSP48E1                                      r  FDUT/DP/n_prod__0/CLK
                         clock pessimism              0.272    15.132    
                         clock uncertainty           -0.035    15.097    
    DSP48_X1Y28          DSP48E1 (Setup_dsp48e1_CLK_B[3])
                                                     -0.621    14.476    FDUT/DP/n_prod__0
  -------------------------------------------------------------------
                         required time                         14.476    
                         arrival time                         -13.834    
  -------------------------------------------------------------------
                         slack                                  0.642    

Slack (MET) :             0.695ns  (required time - arrival time)
  Source:                 FDUT/DP/register/data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDUT/DP/n_prod__0/B[6]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.698ns  (logic 7.009ns (80.583%)  route 1.689ns (19.417%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=2 LUT4=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.550     5.071    FDUT/DP/register/clk_IBUF_BUFG
    SLICE_X54Y67         FDRE                                         r  FDUT/DP/register/data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.478     5.549 r  FDUT/DP/register/data_reg[12]/Q
                         net (fo=4, routed)           0.550     6.099    FDUT/DP/register_n_11
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      4.025    10.124 r  FDUT/DP/n_prod/PCOUT[47]
                         net (fo=1, routed)           0.002    10.126    FDUT/DP/n_prod_n_106
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518    11.644 r  FDUT/DP/n_prod__0/P[0]
                         net (fo=1, routed)           0.614    12.258    FDUT/DP/register/data_reg[31]_0[0]
    SLICE_X54Y71         LUT4 (Prop_lut4_I3_O)        0.124    12.382 r  FDUT/DP/register/n_prod__0_i_34/O
                         net (fo=1, routed)           0.000    12.382    FDUT/DP/register/n_prod__0_i_34_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    12.915 r  FDUT/DP/register/n_prod__0_i_5/CO[3]
                         net (fo=1, routed)           0.000    12.915    FDUT/DP/register/n_prod__0_i_5_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    13.246 r  FDUT/DP/register/n_prod__0_i_4/O[3]
                         net (fo=2, routed)           0.522    13.769    FDUT/DP/register_n_32
    DSP48_X1Y28          DSP48E1                                      r  FDUT/DP/n_prod__0/B[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.519    14.860    FDUT/DP/clk_IBUF_BUFG
    DSP48_X1Y28          DSP48E1                                      r  FDUT/DP/n_prod__0/CLK
                         clock pessimism              0.272    15.132    
                         clock uncertainty           -0.035    15.097    
    DSP48_X1Y28          DSP48E1 (Setup_dsp48e1_CLK_B[6])
                                                     -0.633    14.464    FDUT/DP/n_prod__0
  -------------------------------------------------------------------
                         required time                         14.464    
                         arrival time                         -13.769    
  -------------------------------------------------------------------
                         slack                                  0.695    

Slack (MET) :             0.783ns  (required time - arrival time)
  Source:                 FDUT/DP/register/data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDUT/DP/n_prod__0/B[9]
                            (rising edge-triggered cell DSP48E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.616ns  (logic 6.914ns (80.245%)  route 1.702ns (19.755%))
  Logic Levels:           5  (CARRY4=2 DSP48E1=2 LUT4=1)
  Clock Path Skew:        0.062ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    5.071ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.550     5.071    FDUT/DP/register/clk_IBUF_BUFG
    SLICE_X54Y67         FDRE                                         r  FDUT/DP/register/data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.478     5.549 r  FDUT/DP/register/data_reg[12]/Q
                         net (fo=4, routed)           0.550     6.099    FDUT/DP/register_n_11
    DSP48_X1Y27          DSP48E1 (Prop_dsp48e1_B[12]_PCOUT[47])
                                                      4.025    10.124 r  FDUT/DP/n_prod/PCOUT[47]
                         net (fo=1, routed)           0.002    10.126    FDUT/DP/n_prod_n_106
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518    11.644 r  FDUT/DP/n_prod__0/P[3]
                         net (fo=1, routed)           0.755    12.400    FDUT/DP/register/data_reg[31]_0[3]
    SLICE_X54Y72         LUT4 (Prop_lut4_I3_O)        0.124    12.524 r  FDUT/DP/register/n_prod__0_i_28/O
                         net (fo=1, routed)           0.000    12.524    FDUT/DP/register/n_prod__0_i_28_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    13.037 r  FDUT/DP/register/n_prod__0_i_4/CO[3]
                         net (fo=1, routed)           0.000    13.037    FDUT/DP/register/n_prod__0_i_4_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.256    13.293 r  FDUT/DP/register/n_prod__0_i_3/O[2]
                         net (fo=2, routed)           0.394    13.687    FDUT/DP/register_n_29
    DSP48_X1Y28          DSP48E1                                      r  FDUT/DP/n_prod__0/B[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.519    14.860    FDUT/DP/clk_IBUF_BUFG
    DSP48_X1Y28          DSP48E1                                      r  FDUT/DP/n_prod__0/CLK
                         clock pessimism              0.272    15.132    
                         clock uncertainty           -0.035    15.097    
    DSP48_X1Y28          DSP48E1 (Setup_dsp48e1_CLK_B[9])
                                                     -0.627    14.470    FDUT/DP/n_prod__0
  -------------------------------------------------------------------
                         required time                         14.470    
                         arrival time                         -13.687    
  -------------------------------------------------------------------
                         slack                                  0.783    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 FDUT/CU/FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDUT/DP/register/data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.209ns (73.816%)  route 0.074ns (26.184%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.560     1.443    FDUT/CU/clk_IBUF_BUFG
    SLICE_X50Y65         FDRE                                         r  FDUT/CU/FSM_onehot_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  FDUT/CU/FSM_onehot_state_reg[2]/Q
                         net (fo=48, routed)          0.074     1.681    FDUT/DP/register/Q[1]
    SLICE_X51Y65         LUT4 (Prop_lut4_I1_O)        0.045     1.726 r  FDUT/DP/register/data[0]_i_1/O
                         net (fo=1, routed)           0.000     1.726    FDUT/DP/register/data[0]_i_1_n_0
    SLICE_X51Y65         FDRE                                         r  FDUT/DP/register/data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.828     1.956    FDUT/DP/register/clk_IBUF_BUFG
    SLICE_X51Y65         FDRE                                         r  FDUT/DP/register/data_reg[0]/C
                         clock pessimism             -0.500     1.456    
    SLICE_X51Y65         FDRE (Hold_fdre_C_D)         0.091     1.547    FDUT/DP/register/data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.726    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 FDUT/CU/FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDUT/CU/FSM_onehot_state_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.246ns (76.992%)  route 0.074ns (23.008%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.560     1.443    FDUT/CU/clk_IBUF_BUFG
    SLICE_X50Y65         FDRE                                         r  FDUT/CU/FSM_onehot_state_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDRE (Prop_fdre_C_Q)         0.148     1.591 r  FDUT/CU/FSM_onehot_state_reg[5]/Q
                         net (fo=2, routed)           0.074     1.665    FDUT/CU/FSM_onehot_state_reg_n_0_[5]
    SLICE_X50Y65         LUT4 (Prop_lut4_I3_O)        0.098     1.763 r  FDUT/CU/FSM_onehot_state[3]_i_1/O
                         net (fo=1, routed)           0.000     1.763    FDUT/CU/FSM_onehot_state[3]_i_1_n_0
    SLICE_X50Y65         FDRE                                         r  FDUT/CU/FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.828     1.956    FDUT/CU/clk_IBUF_BUFG
    SLICE_X50Y65         FDRE                                         r  FDUT/CU/FSM_onehot_state_reg[3]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X50Y65         FDRE (Hold_fdre_C_D)         0.120     1.563    FDUT/CU/FSM_onehot_state_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 FDUT/CU/FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDUT/CU/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.300ns  (logic 0.186ns (61.957%)  route 0.114ns (38.043%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.556     1.439    FDUT/CU/clk_IBUF_BUFG
    SLICE_X53Y69         FDSE                                         r  FDUT/CU/FSM_onehot_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y69         FDSE (Prop_fdse_C_Q)         0.141     1.580 r  FDUT/CU/FSM_onehot_state_reg[0]/Q
                         net (fo=2, routed)           0.114     1.694    FDUT/CU/FSM_onehot_state_reg_n_0_[0]
    SLICE_X53Y69         LUT4 (Prop_lut4_I1_O)        0.045     1.739 r  FDUT/CU/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.739    FDUT/CU/FSM_onehot_state[0]_i_1_n_0
    SLICE_X53Y69         FDSE                                         r  FDUT/CU/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.824     1.952    FDUT/CU/clk_IBUF_BUFG
    SLICE_X53Y69         FDSE                                         r  FDUT/CU/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.513     1.439    
    SLICE_X53Y69         FDSE (Hold_fdse_C_D)         0.091     1.530    FDUT/CU/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.530    
                         arrival time                           1.739    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 FDUT/CU/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDUT/CU/FSM_onehot_state_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.209ns (57.980%)  route 0.151ns (42.020%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.560     1.443    FDUT/CU/clk_IBUF_BUFG
    SLICE_X50Y65         FDRE                                         r  FDUT/CU/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  FDUT/CU/FSM_onehot_state_reg[4]/Q
                         net (fo=3, routed)           0.151     1.759    FDUT/CU/Q[3]
    SLICE_X50Y65         LUT5 (Prop_lut5_I1_O)        0.045     1.804 r  FDUT/CU/FSM_onehot_state[4]_i_1/O
                         net (fo=1, routed)           0.000     1.804    FDUT/CU/FSM_onehot_state[4]_i_1_n_0
    SLICE_X50Y65         FDRE                                         r  FDUT/CU/FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.828     1.956    FDUT/CU/clk_IBUF_BUFG
    SLICE_X50Y65         FDRE                                         r  FDUT/CU/FSM_onehot_state_reg[4]/C
                         clock pessimism             -0.513     1.443    
    SLICE_X50Y65         FDRE (Hold_fdre_C_D)         0.121     1.564    FDUT/CU/FSM_onehot_state_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.564    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 U0/clk_5KHz_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/clk_5KHz_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.562     1.445    U0/clk_IBUF_BUFG
    SLICE_X57Y65         FDRE                                         r  U0/clk_5KHz_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y65         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  U0/clk_5KHz_reg/Q
                         net (fo=3, routed)           0.168     1.754    U0/clk_5kHz
    SLICE_X57Y65         LUT6 (Prop_lut6_I5_O)        0.045     1.799 r  U0/clk_5KHz_i_1/O
                         net (fo=1, routed)           0.000     1.799    U0/clk_5KHz_i_1_n_0
    SLICE_X57Y65         FDRE                                         r  U0/clk_5KHz_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.828     1.956    U0/clk_IBUF_BUFG
    SLICE_X57Y65         FDRE                                         r  U0/clk_5KHz_reg/C
                         clock pessimism             -0.511     1.445    
    SLICE_X57Y65         FDRE (Hold_fdre_C_D)         0.091     1.536    U0/clk_5KHz_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 U0/count1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.559     1.442    U0/clk_IBUF_BUFG
    SLICE_X56Y68         FDRE                                         r  U0/count1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y68         FDRE (Prop_fdre_C_Q)         0.164     1.606 r  U0/count1_reg[31]/Q
                         net (fo=3, routed)           0.127     1.733    U0/count1_reg_n_0_[31]
    SLICE_X56Y68         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.843 r  U0/count10_carry__6/O[2]
                         net (fo=1, routed)           0.000     1.843    U0/count10_carry__6_n_5
    SLICE_X56Y68         FDRE                                         r  U0/count1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.825     1.953    U0/clk_IBUF_BUFG
    SLICE_X56Y68         FDRE                                         r  U0/count1_reg[31]/C
                         clock pessimism             -0.511     1.442    
    SLICE_X56Y68         FDRE (Hold_fdre_C_D)         0.134     1.576    U0/count1_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 U0/count1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.084%)  route 0.178ns (48.916%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.563     1.446    U0/clk_IBUF_BUFG
    SLICE_X57Y62         FDRE                                         r  U0/count1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y62         FDRE (Prop_fdre_C_Q)         0.141     1.587 f  U0/count1_reg[0]/Q
                         net (fo=3, routed)           0.178     1.765    U0/count1_reg_n_0_[0]
    SLICE_X57Y62         LUT6 (Prop_lut6_I0_O)        0.045     1.810 r  U0/count1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.810    U0/count1[0]_i_1_n_0
    SLICE_X57Y62         FDRE                                         r  U0/count1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.830     1.958    U0/clk_IBUF_BUFG
    SLICE_X57Y62         FDRE                                         r  U0/count1_reg[0]/C
                         clock pessimism             -0.512     1.446    
    SLICE_X57Y62         FDRE (Hold_fdre_C_D)         0.091     1.537    U0/count1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.537    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 U0/count1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.564     1.447    U0/clk_IBUF_BUFG
    SLICE_X56Y61         FDRE                                         r  U0/count1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y61         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  U0/count1_reg[4]/Q
                         net (fo=2, routed)           0.148     1.759    U0/count1_reg_n_0_[4]
    SLICE_X56Y61         LUT6 (Prop_lut6_I5_O)        0.045     1.804 r  U0/count10_carry_i_2/O
                         net (fo=1, routed)           0.000     1.804    U0/count1[4]
    SLICE_X56Y61         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.868 r  U0/count10_carry/O[3]
                         net (fo=1, routed)           0.000     1.868    U0/count10_carry_n_4
    SLICE_X56Y61         FDRE                                         r  U0/count1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.832     1.960    U0/clk_IBUF_BUFG
    SLICE_X56Y61         FDRE                                         r  U0/count1_reg[4]/C
                         clock pessimism             -0.513     1.447    
    SLICE_X56Y61         FDRE (Hold_fdre_C_D)         0.134     1.581    U0/count1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.868    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 U0/count1_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U0/count1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.561     1.444    U0/clk_IBUF_BUFG
    SLICE_X56Y66         FDRE                                         r  U0/count1_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y66         FDRE (Prop_fdre_C_Q)         0.164     1.608 r  U0/count1_reg[24]/Q
                         net (fo=2, routed)           0.148     1.756    U0/count1_reg_n_0_[24]
    SLICE_X56Y66         LUT6 (Prop_lut6_I5_O)        0.045     1.801 r  U0/count10_carry__4_i_1/O
                         net (fo=1, routed)           0.000     1.801    U0/count1[24]
    SLICE_X56Y66         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.865 r  U0/count10_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.865    U0/count10_carry__4_n_4
    SLICE_X56Y66         FDRE                                         r  U0/count1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.827     1.955    U0/clk_IBUF_BUFG
    SLICE_X56Y66         FDRE                                         r  U0/count1_reg[24]/C
                         clock pessimism             -0.511     1.444    
    SLICE_X56Y66         FDRE (Hold_fdre_C_D)         0.134     1.578    U0/count1_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.289ns  (arrival time - required time)
  Source:                 FDUT/DP/register/data_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            FDUT/DP/register/data_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.186ns (48.874%)  route 0.195ns (51.126%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.559     1.442    FDUT/DP/register/clk_IBUF_BUFG
    SLICE_X55Y66         FDRE                                         r  FDUT/DP/register/data_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y66         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  FDUT/DP/register/data_reg[5]/Q
                         net (fo=4, routed)           0.195     1.778    FDUT/DP/register/B[5]
    SLICE_X55Y66         LUT3 (Prop_lut3_I2_O)        0.045     1.823 r  FDUT/DP/register/data[5]_i_1/O
                         net (fo=1, routed)           0.000     1.823    FDUT/DP/register/data[5]_i_1_n_0
    SLICE_X55Y66         FDRE                                         r  FDUT/DP/register/data_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.827     1.955    FDUT/DP/register/clk_IBUF_BUFG
    SLICE_X55Y66         FDRE                                         r  FDUT/DP/register/data_reg[5]/C
                         clock pessimism             -0.513     1.442    
    SLICE_X55Y66         FDRE (Hold_fdre_C_D)         0.092     1.534    FDUT/DP/register/data_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.823    
  -------------------------------------------------------------------
                         slack                                  0.289    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X53Y69   FDUT/CU/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y65   FDUT/CU/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y65   FDUT/CU/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y65   FDUT/CU/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y65   FDUT/CU/FSM_onehot_state_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X50Y65   FDUT/CU/FSM_onehot_state_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X53Y69   FDUT/CU/FSM_onehot_state_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y61   FDUT/DP/down_counter/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X52Y63   FDUT/DP/down_counter/count_reg[10]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X53Y69   FDUT/CU/FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X53Y69   FDUT/CU/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y65   FDUT/CU/FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y65   FDUT/CU/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y65   FDUT/CU/FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y65   FDUT/CU/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y65   FDUT/CU/FSM_onehot_state_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y65   FDUT/CU/FSM_onehot_state_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y65   FDUT/CU/FSM_onehot_state_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y65   FDUT/CU/FSM_onehot_state_reg[4]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X53Y69   FDUT/CU/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X53Y69   FDUT/CU/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y65   FDUT/CU/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y65   FDUT/CU/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y65   FDUT/CU/FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y65   FDUT/CU/FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y65   FDUT/CU/FSM_onehot_state_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y65   FDUT/CU/FSM_onehot_state_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y65   FDUT/CU/FSM_onehot_state_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X50Y65   FDUT/CU/FSM_onehot_state_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            27 Endpoints
Min Delay            27 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 HILO_sel
                            (input port)
  Destination:            LEDOUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.886ns  (logic 5.363ns (38.625%)  route 8.522ns (61.375%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  HILO_sel (IN)
                         net (fo=0)                   0.000     0.000    HILO_sel
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  HILO_sel_IBUF_inst/O
                         net (fo=17, routed)          2.656     4.112    FDUT/DP/register/HILO_led_OBUF
    SLICE_X54Y70         LUT4 (Prop_lut4_I1_O)        0.124     4.236 r  FDUT/DP/register/LEDOUT_OBUF[6]_inst_i_16/O
                         net (fo=7, routed)           1.299     5.535    FDUT/DP/register/HEX3[2]
    SLICE_X55Y66         LUT6 (Prop_lut6_I3_O)        0.124     5.659 r  FDUT/DP/register/LEDOUT_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.960     6.619    FDUT/DP/register/LEDOUT_OBUF[2]_inst_i_4_n_0
    SLICE_X57Y68         LUT4 (Prop_lut4_I2_O)        0.124     6.743 r  FDUT/DP/register/LEDOUT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.607    10.351    LEDOUT_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    13.886 r  LEDOUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.886    LEDOUT[2]
    U8                                                                r  LEDOUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HILO_sel
                            (input port)
  Destination:            LEDOUT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.830ns  (logic 5.333ns (38.558%)  route 8.498ns (61.442%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  HILO_sel (IN)
                         net (fo=0)                   0.000     0.000    HILO_sel
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  HILO_sel_IBUF_inst/O
                         net (fo=17, routed)          2.450     3.906    FDUT/DP/register/HILO_led_OBUF
    SLICE_X56Y69         LUT4 (Prop_lut4_I1_O)        0.124     4.030 r  FDUT/DP/register/LEDOUT_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           1.516     5.546    FDUT/DP/register/HEX1[1]
    SLICE_X52Y69         LUT6 (Prop_lut6_I1_O)        0.124     5.670 r  FDUT/DP/register/LEDOUT_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.670     6.340    FDUT/DP/register/LEDOUT_OBUF[5]_inst_i_2_n_0
    SLICE_X52Y69         LUT4 (Prop_lut4_I0_O)        0.124     6.464 r  FDUT/DP/register/LEDOUT_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.862    10.326    LEDOUT_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    13.830 r  LEDOUT_OBUF[5]_inst/O
                         net (fo=0)                   0.000    13.830    LEDOUT[5]
    V5                                                                r  LEDOUT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HILO_sel
                            (input port)
  Destination:            LEDOUT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.817ns  (logic 5.360ns (38.791%)  route 8.457ns (61.209%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  HILO_sel (IN)
                         net (fo=0)                   0.000     0.000    HILO_sel
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  HILO_sel_IBUF_inst/O
                         net (fo=17, routed)          2.302     3.759    FDUT/DP/register/HILO_led_OBUF
    SLICE_X54Y67         LUT4 (Prop_lut4_I1_O)        0.124     3.883 r  FDUT/DP/register/LEDOUT_OBUF[6]_inst_i_12/O
                         net (fo=7, routed)           1.297     5.179    FDUT/DP/register/HEX0[2]
    SLICE_X49Y68         LUT6 (Prop_lut6_I2_O)        0.124     5.303 r  FDUT/DP/register/LEDOUT_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.832     6.136    FDUT/DP/register/LEDOUT_OBUF[6]_inst_i_3_n_0
    SLICE_X51Y69         LUT4 (Prop_lut4_I1_O)        0.124     6.260 r  FDUT/DP/register/LEDOUT_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.026    10.285    LEDOUT_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    13.817 r  LEDOUT_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.817    LEDOUT[6]
    U7                                                                r  LEDOUT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HILO_sel
                            (input port)
  Destination:            LEDOUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.620ns  (logic 5.357ns (39.334%)  route 8.263ns (60.666%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  HILO_sel (IN)
                         net (fo=0)                   0.000     0.000    HILO_sel
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  HILO_sel_IBUF_inst/O
                         net (fo=17, routed)          2.800     4.256    FDUT/DP/register/HILO_led_OBUF
    SLICE_X53Y69         LUT4 (Prop_lut4_I1_O)        0.124     4.380 r  FDUT/DP/register/LEDOUT_OBUF[6]_inst_i_10/O
                         net (fo=7, routed)           0.904     5.284    FDUT/DP/register/HEX0[0]
    SLICE_X49Y67         LUT6 (Prop_lut6_I3_O)        0.124     5.408 r  FDUT/DP/register/LEDOUT_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           1.000     6.408    FDUT/DP/register/LEDOUT_OBUF[1]_inst_i_3_n_0
    SLICE_X57Y67         LUT4 (Prop_lut4_I1_O)        0.124     6.532 r  FDUT/DP/register/LEDOUT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.559    10.091    LEDOUT_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    13.620 r  LEDOUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.620    LEDOUT[1]
    W6                                                                r  LEDOUT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HILO_sel
                            (input port)
  Destination:            LEDOUT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.609ns  (logic 5.348ns (39.298%)  route 8.261ns (60.702%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  HILO_sel (IN)
                         net (fo=0)                   0.000     0.000    HILO_sel
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  HILO_sel_IBUF_inst/O
                         net (fo=17, routed)          2.570     4.027    FDUT/DP/register/HILO_led_OBUF
    SLICE_X54Y69         LUT4 (Prop_lut4_I1_O)        0.124     4.151 f  FDUT/DP/register/LEDOUT_OBUF[6]_inst_i_19/O
                         net (fo=7, routed)           0.852     5.002    FDUT/DP/register/HEX2[1]
    SLICE_X54Y67         LUT6 (Prop_lut6_I0_O)        0.124     5.126 r  FDUT/DP/register/LEDOUT_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.988     6.114    FDUT/DP/register/LEDOUT_OBUF[4]_inst_i_5_n_0
    SLICE_X51Y68         LUT4 (Prop_lut4_I3_O)        0.124     6.238 r  FDUT/DP/register/LEDOUT_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.851    10.089    LEDOUT_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.609 r  LEDOUT_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.609    LEDOUT[4]
    U5                                                                r  LEDOUT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HILO_sel
                            (input port)
  Destination:            LEDOUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.392ns  (logic 5.339ns (39.867%)  route 8.053ns (60.133%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  HILO_sel (IN)
                         net (fo=0)                   0.000     0.000    HILO_sel
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  HILO_sel_IBUF_inst/O
                         net (fo=17, routed)          2.656     4.112    FDUT/DP/register/HILO_led_OBUF
    SLICE_X54Y70         LUT4 (Prop_lut4_I1_O)        0.124     4.236 r  FDUT/DP/register/LEDOUT_OBUF[6]_inst_i_16/O
                         net (fo=7, routed)           1.315     5.551    FDUT/DP/register/HEX3[2]
    SLICE_X55Y67         LUT6 (Prop_lut6_I1_O)        0.124     5.675 r  FDUT/DP/register/LEDOUT_OBUF[0]_inst_i_4/O
                         net (fo=1, routed)           0.665     6.340    FDUT/DP/register/LEDOUT_OBUF[0]_inst_i_4_n_0
    SLICE_X55Y67         LUT4 (Prop_lut4_I2_O)        0.124     6.464 r  FDUT/DP/register/LEDOUT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.417     9.881    LEDOUT_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    13.392 r  LEDOUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000    13.392    LEDOUT[0]
    W7                                                                r  LEDOUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HILO_sel
                            (input port)
  Destination:            LEDOUT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.218ns  (logic 5.364ns (40.580%)  route 7.854ns (59.420%))
  Logic Levels:           5  (IBUF=1 LUT4=2 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  HILO_sel (IN)
                         net (fo=0)                   0.000     0.000    HILO_sel
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  HILO_sel_IBUF_inst/O
                         net (fo=17, routed)          2.485     3.941    FDUT/DP/register/HILO_led_OBUF
    SLICE_X54Y68         LUT4 (Prop_lut4_I1_O)        0.124     4.065 f  FDUT/DP/register/LEDOUT_OBUF[6]_inst_i_13/O
                         net (fo=7, routed)           1.306     5.371    FDUT/DP/register/HEX0[3]
    SLICE_X51Y68         LUT6 (Prop_lut6_I1_O)        0.124     5.495 r  FDUT/DP/register/LEDOUT_OBUF[3]_inst_i_3/O
                         net (fo=1, routed)           0.610     6.104    FDUT/DP/register/LEDOUT_OBUF[3]_inst_i_3_n_0
    SLICE_X56Y69         LUT4 (Prop_lut4_I1_O)        0.124     6.228 r  FDUT/DP/register/LEDOUT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.454     9.682    LEDOUT_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    13.218 r  LEDOUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.218    LEDOUT[3]
    V8                                                                r  LEDOUT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.404ns  (logic 4.959ns (47.659%)  route 5.446ns (52.341%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V2                                                0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    V2                   IBUF (Prop_ibuf_I_O)         1.454     1.454 r  sw_IBUF[8]_inst/O
                         net (fo=6, routed)           5.446     6.900    led_OBUF[8]
    V13                  OBUF (Prop_obuf_I_O)         3.504    10.404 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    10.404    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 HILO_sel
                            (input port)
  Destination:            HILO_led
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.373ns  (logic 4.978ns (59.451%)  route 3.395ns (40.549%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R2                                                0.000     0.000 r  HILO_sel (IN)
                         net (fo=0)                   0.000     0.000    HILO_sel
    R2                   IBUF (Prop_ibuf_I_O)         1.456     1.456 r  HILO_sel_IBUF_inst/O
                         net (fo=17, routed)          3.395     4.851    HILO_led_OBUF
    L1                   OBUF (Prop_obuf_I_O)         3.521     8.373 r  HILO_led_OBUF_inst/O
                         net (fo=0)                   0.000     8.373    HILO_led
    L1                                                                r  HILO_led (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LEDSEL[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.334ns  (logic 4.315ns (51.776%)  route 4.019ns (48.224%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y65         FDRE                         0.000     0.000 r  U3/index_reg[0]/C
    SLICE_X55Y65         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  U3/index_reg[0]/Q
                         net (fo=34, routed)          0.838     1.294    U3/index[0]
    SLICE_X57Y65         LUT2 (Prop_lut2_I1_O)        0.152     1.446 r  U3/LEDSEL_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.181     4.627    LEDSEL_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.707     8.334 r  LEDSEL_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.334    LEDSEL[1]
    U4                                                                r  LEDSEL[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U3/index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U3/index_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.374ns  (logic 0.183ns (48.868%)  route 0.191ns (51.132%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y65         FDRE                         0.000     0.000 r  U3/index_reg[0]/C
    SLICE_X55Y65         FDRE (Prop_fdre_C_Q)         0.141     0.141 f  U3/index_reg[0]/Q
                         net (fo=34, routed)          0.191     0.332    U3/index[0]
    SLICE_X55Y65         LUT2 (Prop_lut2_I0_O)        0.042     0.374 r  U3/index[0]_i_1/O
                         net (fo=1, routed)           0.000     0.374    U3/index[0]_i_1_n_0
    SLICE_X55Y65         FDRE                                         r  U3/index_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U3/index_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            U3/index_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.379ns  (logic 0.186ns (49.015%)  route 0.193ns (50.985%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y65         FDRE                         0.000     0.000 r  U3/index_reg[0]/C
    SLICE_X55Y65         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  U3/index_reg[0]/Q
                         net (fo=34, routed)          0.193     0.334    U3/index[0]
    SLICE_X55Y65         LUT3 (Prop_lut3_I1_O)        0.045     0.379 r  U3/index[1]_i_1/O
                         net (fo=1, routed)           0.000     0.379    U3/index[1]_i_1_n_0
    SLICE_X55Y65         FDRE                                         r  U3/index_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            led[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.885ns  (logic 1.430ns (75.833%)  route 0.456ns (24.167%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T3                                                0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    T3                   IBUF (Prop_ibuf_I_O)         0.220     0.220 r  sw_IBUF[9]_inst/O
                         net (fo=5, routed)           0.456     0.676    led_OBUF[9]
    V3                   OBUF (Prop_obuf_I_O)         1.209     1.885 r  led_OBUF[9]_inst/O
                         net (fo=0)                   0.000     1.885    led[9]
    V3                                                                r  led[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.888ns  (logic 1.425ns (75.486%)  route 0.463ns (24.514%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 r  sw_IBUF[6]_inst/O
                         net (fo=6, routed)           0.463     0.681    led_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         1.207     1.888 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.888    led[6]
    U14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[5]
                            (input port)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.890ns  (logic 1.450ns (76.688%)  route 0.441ns (23.312%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V15                                               0.000     0.000 r  sw[5] (IN)
                         net (fo=0)                   0.000     0.000    sw[5]
    V15                  IBUF (Prop_ibuf_I_O)         0.234     0.234 r  sw_IBUF[5]_inst/O
                         net (fo=5, routed)           0.441     0.675    led_OBUF[5]
    U15                  OBUF (Prop_obuf_I_O)         1.216     1.890 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     1.890    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.891ns  (logic 1.429ns (75.542%)  route 0.463ns (24.458%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  sw_IBUF[7]_inst/O
                         net (fo=5, routed)           0.463     0.690    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.202     1.891 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     1.891    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.892ns  (logic 1.427ns (75.410%)  route 0.465ns (24.590%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  sw_IBUF[0]_inst/O
                         net (fo=5, routed)           0.465     0.686    led_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.206     1.892 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.892    led[0]
    U16                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.911ns  (logic 1.427ns (74.662%)  route 0.484ns (25.338%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W17                                               0.000     0.000 r  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    W17                  IBUF (Prop_ibuf_I_O)         0.217     0.217 r  sw_IBUF[3]_inst/O
                         net (fo=5, routed)           0.484     0.701    led_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.210     1.911 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     1.911    led[3]
    V19                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[2]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.918ns  (logic 1.434ns (74.757%)  route 0.484ns (25.243%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  sw[2] (IN)
                         net (fo=0)                   0.000     0.000    sw[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  sw_IBUF[2]_inst/O
                         net (fo=5, routed)           0.484     0.716    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     1.918 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.918    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[4]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.922ns  (logic 1.429ns (74.313%)  route 0.494ns (25.687%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  sw[4] (IN)
                         net (fo=0)                   0.000     0.000    sw[4]
    W15                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  sw_IBUF[4]_inst/O
                         net (fo=6, routed)           0.494     0.713    led_OBUF[4]
    W18                  OBUF (Prop_obuf_I_O)         1.210     1.922 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.922    led[4]
    W18                                                               r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FDUT/CU/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDOUT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.148ns  (logic 4.410ns (36.302%)  route 7.738ns (63.698%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.552     5.073    FDUT/CU/clk_IBUF_BUFG
    SLICE_X50Y65         FDRE                                         r  FDUT/CU/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  FDUT/CU/FSM_onehot_state_reg[1]/Q
                         net (fo=19, routed)          1.676     7.267    FDUT/DP/register/Q[0]
    SLICE_X54Y70         LUT4 (Prop_lut4_I2_O)        0.124     7.391 r  FDUT/DP/register/LEDOUT_OBUF[6]_inst_i_20/O
                         net (fo=7, routed)           1.223     8.614    FDUT/DP/register/HEX2[2]
    SLICE_X54Y67         LUT6 (Prop_lut6_I2_O)        0.124     8.738 r  FDUT/DP/register/LEDOUT_OBUF[4]_inst_i_5/O
                         net (fo=1, routed)           0.988     9.726    FDUT/DP/register/LEDOUT_OBUF[4]_inst_i_5_n_0
    SLICE_X51Y68         LUT4 (Prop_lut4_I3_O)        0.124     9.850 r  FDUT/DP/register/LEDOUT_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.851    13.701    LEDOUT_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    17.221 r  LEDOUT_OBUF[4]_inst/O
                         net (fo=0)                   0.000    17.221    LEDOUT[4]
    U5                                                                r  LEDOUT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FDUT/CU/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDOUT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.973ns  (logic 4.394ns (36.701%)  route 7.579ns (63.299%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.552     5.073    FDUT/CU/clk_IBUF_BUFG
    SLICE_X50Y65         FDRE                                         r  FDUT/CU/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  FDUT/CU/FSM_onehot_state_reg[1]/Q
                         net (fo=19, routed)          1.531     7.122    FDUT/DP/register/Q[0]
    SLICE_X56Y69         LUT4 (Prop_lut4_I2_O)        0.124     7.246 r  FDUT/DP/register/LEDOUT_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           1.516     8.762    FDUT/DP/register/HEX1[1]
    SLICE_X52Y69         LUT6 (Prop_lut6_I1_O)        0.124     8.886 r  FDUT/DP/register/LEDOUT_OBUF[5]_inst_i_2/O
                         net (fo=1, routed)           0.670     9.556    FDUT/DP/register/LEDOUT_OBUF[5]_inst_i_2_n_0
    SLICE_X52Y69         LUT4 (Prop_lut4_I0_O)        0.124     9.680 r  FDUT/DP/register/LEDOUT_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           3.862    13.542    LEDOUT_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    17.046 r  LEDOUT_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.046    LEDOUT[5]
    V5                                                                r  LEDOUT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FDUT/CU/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDOUT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.745ns  (logic 4.421ns (37.644%)  route 7.324ns (62.356%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.552     5.073    FDUT/CU/clk_IBUF_BUFG
    SLICE_X50Y65         FDRE                                         r  FDUT/CU/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  FDUT/CU/FSM_onehot_state_reg[1]/Q
                         net (fo=19, routed)          1.169     6.760    FDUT/DP/register/Q[0]
    SLICE_X54Y67         LUT4 (Prop_lut4_I2_O)        0.124     6.884 r  FDUT/DP/register/LEDOUT_OBUF[6]_inst_i_12/O
                         net (fo=7, routed)           1.297     8.181    FDUT/DP/register/HEX0[2]
    SLICE_X49Y68         LUT6 (Prop_lut6_I2_O)        0.124     8.305 r  FDUT/DP/register/LEDOUT_OBUF[6]_inst_i_3/O
                         net (fo=1, routed)           0.832     9.137    FDUT/DP/register/LEDOUT_OBUF[6]_inst_i_3_n_0
    SLICE_X51Y69         LUT4 (Prop_lut4_I1_O)        0.124     9.261 r  FDUT/DP/register/LEDOUT_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.026    13.287    LEDOUT_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    16.818 r  LEDOUT_OBUF[6]_inst/O
                         net (fo=0)                   0.000    16.818    LEDOUT[6]
    U7                                                                r  LEDOUT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FDUT/CU/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDOUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.710ns  (logic 4.425ns (37.790%)  route 7.285ns (62.210%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.552     5.073    FDUT/CU/clk_IBUF_BUFG
    SLICE_X50Y65         FDRE                                         r  FDUT/CU/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  FDUT/CU/FSM_onehot_state_reg[1]/Q
                         net (fo=19, routed)          1.517     7.108    FDUT/DP/register/Q[0]
    SLICE_X54Y69         LUT4 (Prop_lut4_I2_O)        0.124     7.232 r  FDUT/DP/register/LEDOUT_OBUF[6]_inst_i_17/O
                         net (fo=7, routed)           1.200     8.432    FDUT/DP/register/HEX3[3]
    SLICE_X55Y66         LUT6 (Prop_lut6_I1_O)        0.124     8.556 r  FDUT/DP/register/LEDOUT_OBUF[2]_inst_i_4/O
                         net (fo=1, routed)           0.960     9.516    FDUT/DP/register/LEDOUT_OBUF[2]_inst_i_4_n_0
    SLICE_X57Y68         LUT4 (Prop_lut4_I2_O)        0.124     9.640 r  FDUT/DP/register/LEDOUT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.607    13.247    LEDOUT_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    16.783 r  LEDOUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000    16.783    LEDOUT[2]
    U8                                                                r  LEDOUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FDUT/CU/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDOUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.305ns  (logic 4.419ns (39.090%)  route 6.886ns (60.910%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.552     5.073    FDUT/CU/clk_IBUF_BUFG
    SLICE_X50Y65         FDRE                                         r  FDUT/CU/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  FDUT/CU/FSM_onehot_state_reg[1]/Q
                         net (fo=19, routed)          1.169     6.760    FDUT/DP/register/Q[0]
    SLICE_X54Y67         LUT4 (Prop_lut4_I2_O)        0.124     6.884 r  FDUT/DP/register/LEDOUT_OBUF[6]_inst_i_12/O
                         net (fo=7, routed)           1.158     8.042    FDUT/DP/register/HEX0[2]
    SLICE_X49Y67         LUT6 (Prop_lut6_I2_O)        0.124     8.166 r  FDUT/DP/register/LEDOUT_OBUF[1]_inst_i_3/O
                         net (fo=1, routed)           1.000     9.165    FDUT/DP/register/LEDOUT_OBUF[1]_inst_i_3_n_0
    SLICE_X57Y67         LUT4 (Prop_lut4_I1_O)        0.124     9.289 r  FDUT/DP/register/LEDOUT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.559    12.849    LEDOUT_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    16.378 r  LEDOUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000    16.378    LEDOUT[1]
    W6                                                                r  LEDOUT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FDUT/CU/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDOUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.278ns  (logic 4.401ns (39.021%)  route 6.877ns (60.979%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.552     5.073    FDUT/CU/clk_IBUF_BUFG
    SLICE_X50Y65         FDRE                                         r  FDUT/CU/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  FDUT/CU/FSM_onehot_state_reg[1]/Q
                         net (fo=19, routed)          1.518     7.109    FDUT/DP/register/Q[0]
    SLICE_X55Y69         LUT4 (Prop_lut4_I2_O)        0.124     7.233 r  FDUT/DP/register/LEDOUT_OBUF[6]_inst_i_21/O
                         net (fo=7, routed)           1.079     8.312    FDUT/DP/register/HEX2[3]
    SLICE_X55Y68         LUT6 (Prop_lut6_I3_O)        0.124     8.436 r  FDUT/DP/register/LEDOUT_OBUF[0]_inst_i_5/O
                         net (fo=1, routed)           0.863     9.299    FDUT/DP/register/LEDOUT_OBUF[0]_inst_i_5_n_0
    SLICE_X55Y67         LUT4 (Prop_lut4_I3_O)        0.124     9.423 r  FDUT/DP/register/LEDOUT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.417    12.840    LEDOUT_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    16.351 r  LEDOUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.351    LEDOUT[0]
    W7                                                                r  LEDOUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FDUT/CU/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDOUT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.863ns  (logic 4.426ns (40.740%)  route 6.437ns (59.260%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.552     5.073    FDUT/CU/clk_IBUF_BUFG
    SLICE_X50Y65         FDRE                                         r  FDUT/CU/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  FDUT/CU/FSM_onehot_state_reg[1]/Q
                         net (fo=19, routed)          1.536     7.127    FDUT/DP/register/Q[0]
    SLICE_X54Y69         LUT4 (Prop_lut4_I2_O)        0.124     7.251 r  FDUT/DP/register/LEDOUT_OBUF[6]_inst_i_19/O
                         net (fo=7, routed)           0.926     8.177    FDUT/DP/register/HEX2[1]
    SLICE_X55Y69         LUT6 (Prop_lut6_I0_O)        0.124     8.301 r  FDUT/DP/register/LEDOUT_OBUF[3]_inst_i_5/O
                         net (fo=1, routed)           0.522     8.822    FDUT/DP/register/LEDOUT_OBUF[3]_inst_i_5_n_0
    SLICE_X56Y69         LUT4 (Prop_lut4_I3_O)        0.124     8.946 r  FDUT/DP/register/LEDOUT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.454    12.400    LEDOUT_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    15.936 r  LEDOUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000    15.936    LEDOUT[3]
    V8                                                                r  LEDOUT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FDUT/CU/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            done
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.037ns  (logic 4.033ns (57.319%)  route 3.003ns (42.681%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.552     5.073    FDUT/CU/clk_IBUF_BUFG
    SLICE_X50Y65         FDRE                                         r  FDUT/CU/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  FDUT/CU/FSM_onehot_state_reg[1]/Q
                         net (fo=19, routed)          3.003     8.594    done_OBUF
    P1                   OBUF (Prop_obuf_I_O)         3.515    12.110 r  done_OBUF_inst/O
                         net (fo=0)                   0.000    12.110    done
    P1                                                                r  done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FDUT/CU/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            error
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.571ns  (logic 4.025ns (61.257%)  route 2.546ns (38.743%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.552     5.073    FDUT/CU/clk_IBUF_BUFG
    SLICE_X50Y65         FDRE                                         r  FDUT/CU/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDRE (Prop_fdre_C_Q)         0.518     5.591 r  FDUT/CU/FSM_onehot_state_reg[4]/Q
                         net (fo=3, routed)           2.546     8.137    error_OBUF
    N3                   OBUF (Prop_obuf_I_O)         3.507    11.644 r  error_OBUF_inst/O
                         net (fo=0)                   0.000    11.644    error
    N3                                                                r  error (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FDUT/CU/FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            error
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.141ns  (logic 1.372ns (64.092%)  route 0.769ns (35.908%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.560     1.443    FDUT/CU/clk_IBUF_BUFG
    SLICE_X50Y65         FDRE                                         r  FDUT/CU/FSM_onehot_state_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  FDUT/CU/FSM_onehot_state_reg[4]/Q
                         net (fo=3, routed)           0.769     2.376    error_OBUF
    N3                   OBUF (Prop_obuf_I_O)         1.208     3.585 r  error_OBUF_inst/O
                         net (fo=0)                   0.000     3.585    error
    N3                                                                r  error (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FDUT/CU/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            done
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.360ns  (logic 1.380ns (58.498%)  route 0.979ns (41.502%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.560     1.443    FDUT/CU/clk_IBUF_BUFG
    SLICE_X50Y65         FDRE                                         r  FDUT/CU/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y65         FDRE (Prop_fdre_C_Q)         0.164     1.607 r  FDUT/CU/FSM_onehot_state_reg[1]/Q
                         net (fo=19, routed)          0.979     2.587    done_OBUF
    P1                   OBUF (Prop_obuf_I_O)         1.216     3.803 r  done_OBUF_inst/O
                         net (fo=0)                   0.000     3.803    done
    P1                                                                r  done (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FDUT/DP/register/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDOUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.175ns  (logic 1.548ns (48.743%)  route 1.628ns (51.257%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.559     1.442    FDUT/DP/register/clk_IBUF_BUFG
    SLICE_X54Y66         FDRE                                         r  FDUT/DP/register/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66         FDRE (Prop_fdre_C_Q)         0.148     1.590 r  FDUT/DP/register/data_reg[4]/Q
                         net (fo=4, routed)           0.207     1.797    FDUT/DP/register/B[4]
    SLICE_X56Y69         LUT4 (Prop_lut4_I3_O)        0.098     1.895 r  FDUT/DP/register/LEDOUT_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.147     2.042    FDUT/DP/register/HEX1[0]
    SLICE_X57Y68         LUT6 (Prop_lut6_I2_O)        0.045     2.087 r  FDUT/DP/register/LEDOUT_OBUF[0]_inst_i_2/O
                         net (fo=1, routed)           0.141     2.228    FDUT/DP/register/LEDOUT_OBUF[0]_inst_i_2_n_0
    SLICE_X55Y67         LUT4 (Prop_lut4_I0_O)        0.045     2.273 r  FDUT/DP/register/LEDOUT_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.133     3.406    LEDOUT_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     4.618 r  LEDOUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.618    LEDOUT[0]
    W7                                                                r  LEDOUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FDUT/DP/register/data_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDOUT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.210ns  (logic 1.482ns (46.154%)  route 1.728ns (53.846%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.558     1.441    FDUT/DP/register/clk_IBUF_BUFG
    SLICE_X55Y67         FDRE                                         r  FDUT/DP/register/data_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y67         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  FDUT/DP/register/data_reg[13]/Q
                         net (fo=4, routed)           0.141     1.724    FDUT/DP/register/B[13]
    SLICE_X55Y68         LUT4 (Prop_lut4_I3_O)        0.045     1.769 r  FDUT/DP/register/LEDOUT_OBUF[6]_inst_i_15/O
                         net (fo=7, routed)           0.203     1.972    FDUT/DP/register/HEX3[1]
    SLICE_X52Y69         LUT6 (Prop_lut6_I1_O)        0.045     2.017 r  FDUT/DP/register/LEDOUT_OBUF[5]_inst_i_4/O
                         net (fo=1, routed)           0.054     2.071    FDUT/DP/register/LEDOUT_OBUF[5]_inst_i_4_n_0
    SLICE_X52Y69         LUT4 (Prop_lut4_I2_O)        0.045     2.116 r  FDUT/DP/register/LEDOUT_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.330     3.446    LEDOUT_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     4.651 r  LEDOUT_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.651    LEDOUT[5]
    V5                                                                r  LEDOUT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FDUT/DP/register/data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDOUT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.224ns  (logic 1.512ns (46.907%)  route 1.712ns (53.093%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.559     1.442    FDUT/DP/register/clk_IBUF_BUFG
    SLICE_X55Y66         FDRE                                         r  FDUT/DP/register/data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y66         FDRE (Prop_fdre_C_Q)         0.141     1.583 f  FDUT/DP/register/data_reg[7]/Q
                         net (fo=4, routed)           0.246     1.829    FDUT/DP/register/B[7]
    SLICE_X56Y69         LUT4 (Prop_lut4_I3_O)        0.045     1.874 f  FDUT/DP/register/LEDOUT_OBUF[6]_inst_i_9/O
                         net (fo=7, routed)           0.150     2.024    FDUT/DP/register/HEX1[3]
    SLICE_X57Y69         LUT6 (Prop_lut6_I1_O)        0.045     2.069 r  FDUT/DP/register/LEDOUT_OBUF[3]_inst_i_2/O
                         net (fo=1, routed)           0.162     2.231    FDUT/DP/register/LEDOUT_OBUF[3]_inst_i_2_n_0
    SLICE_X56Y69         LUT4 (Prop_lut4_I0_O)        0.045     2.276 r  FDUT/DP/register/LEDOUT_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.154     3.430    LEDOUT_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     4.666 r  LEDOUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.666    LEDOUT[3]
    V8                                                                r  LEDOUT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FDUT/DP/register/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDOUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.243ns  (logic 1.566ns (48.291%)  route 1.677ns (51.709%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.559     1.442    FDUT/DP/register/clk_IBUF_BUFG
    SLICE_X54Y66         FDRE                                         r  FDUT/DP/register/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66         FDRE (Prop_fdre_C_Q)         0.148     1.590 r  FDUT/DP/register/data_reg[4]/Q
                         net (fo=4, routed)           0.207     1.797    FDUT/DP/register/B[4]
    SLICE_X56Y69         LUT4 (Prop_lut4_I3_O)        0.098     1.895 r  FDUT/DP/register/LEDOUT_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.146     2.041    FDUT/DP/register/HEX1[0]
    SLICE_X57Y68         LUT6 (Prop_lut6_I3_O)        0.045     2.086 r  FDUT/DP/register/LEDOUT_OBUF[1]_inst_i_2/O
                         net (fo=1, routed)           0.139     2.225    FDUT/DP/register/LEDOUT_OBUF[1]_inst_i_2_n_0
    SLICE_X57Y67         LUT4 (Prop_lut4_I0_O)        0.045     2.270 r  FDUT/DP/register/LEDOUT_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.185     3.455    LEDOUT_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     4.685 r  LEDOUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.685    LEDOUT[1]
    W6                                                                r  LEDOUT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FDUT/DP/register/data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDOUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.385ns  (logic 1.572ns (46.433%)  route 1.813ns (53.567%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.559     1.442    FDUT/DP/register/clk_IBUF_BUFG
    SLICE_X54Y66         FDRE                                         r  FDUT/DP/register/data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y66         FDRE (Prop_fdre_C_Q)         0.148     1.590 f  FDUT/DP/register/data_reg[4]/Q
                         net (fo=4, routed)           0.207     1.797    FDUT/DP/register/B[4]
    SLICE_X56Y69         LUT4 (Prop_lut4_I3_O)        0.098     1.895 f  FDUT/DP/register/LEDOUT_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.232     2.127    FDUT/DP/register/HEX1[0]
    SLICE_X57Y68         LUT6 (Prop_lut6_I0_O)        0.045     2.172 r  FDUT/DP/register/LEDOUT_OBUF[2]_inst_i_2/O
                         net (fo=1, routed)           0.137     2.309    FDUT/DP/register/LEDOUT_OBUF[2]_inst_i_2_n_0
    SLICE_X57Y68         LUT4 (Prop_lut4_I0_O)        0.045     2.354 r  FDUT/DP/register/LEDOUT_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.237     3.592    LEDOUT_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     4.828 r  LEDOUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.828    LEDOUT[2]
    U8                                                                r  LEDOUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FDUT/DP/register/data_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDOUT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.436ns  (logic 1.531ns (44.565%)  route 1.905ns (55.435%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.558     1.441    FDUT/DP/register/clk_IBUF_BUFG
    SLICE_X54Y67         FDRE                                         r  FDUT/DP/register/data_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y67         FDRE (Prop_fdre_C_Q)         0.164     1.605 f  FDUT/DP/register/data_reg[11]/Q
                         net (fo=4, routed)           0.167     1.772    FDUT/DP/register/B[11]
    SLICE_X55Y69         LUT4 (Prop_lut4_I3_O)        0.045     1.817 f  FDUT/DP/register/LEDOUT_OBUF[6]_inst_i_21/O
                         net (fo=7, routed)           0.137     1.954    FDUT/DP/register/HEX2[3]
    SLICE_X54Y69         LUT6 (Prop_lut6_I3_O)        0.045     1.999 r  FDUT/DP/register/LEDOUT_OBUF[6]_inst_i_5/O
                         net (fo=1, routed)           0.205     2.203    FDUT/DP/register/LEDOUT_OBUF[6]_inst_i_5_n_0
    SLICE_X51Y69         LUT4 (Prop_lut4_I3_O)        0.045     2.248 r  FDUT/DP/register/LEDOUT_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.397     3.645    LEDOUT_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     4.877 r  LEDOUT_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.877    LEDOUT[6]
    U7                                                                r  LEDOUT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FDUT/DP/register/data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LEDOUT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.518ns  (logic 1.538ns (43.711%)  route 1.980ns (56.289%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.560     1.443    FDUT/DP/register/clk_IBUF_BUFG
    SLICE_X55Y64         FDRE                                         r  FDUT/DP/register/data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y64         FDRE (Prop_fdre_C_Q)         0.128     1.571 r  FDUT/DP/register/data_reg[2]/Q
                         net (fo=4, routed)           0.220     1.791    FDUT/DP/register/B[2]
    SLICE_X54Y67         LUT4 (Prop_lut4_I3_O)        0.099     1.890 r  FDUT/DP/register/LEDOUT_OBUF[6]_inst_i_12/O
                         net (fo=7, routed)           0.263     2.153    FDUT/DP/register/HEX0[2]
    SLICE_X51Y68         LUT6 (Prop_lut6_I2_O)        0.045     2.198 r  FDUT/DP/register/LEDOUT_OBUF[4]_inst_i_3/O
                         net (fo=1, routed)           0.137     2.335    FDUT/DP/register/LEDOUT_OBUF[4]_inst_i_3_n_0
    SLICE_X51Y68         LUT4 (Prop_lut4_I1_O)        0.045     2.380 r  FDUT/DP/register/LEDOUT_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.360     3.741    LEDOUT_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     4.962 r  LEDOUT_OBUF[4]_inst/O
                         net (fo=0)                   0.000     4.962    LEDOUT[4]
    U5                                                                r  LEDOUT[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           110 Endpoints
Min Delay           110 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            FDUT/DP/down_counter/count_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.889ns  (logic 3.466ns (35.046%)  route 6.424ns (64.954%))
  Logic Levels:           12  (CARRY4=8 IBUF=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  sw_IBUF[7]_inst/O
                         net (fo=5, routed)           4.196     5.655    FDUT/DP/down_counter/led_OBUF[7]
    SLICE_X54Y47         LUT4 (Prop_lut4_I1_O)        0.150     5.805 f  FDUT/DP/down_counter/n_prod_i_25/O
                         net (fo=1, routed)           0.833     6.638    FDUT/DP/down_counter/n_prod_i_25_n_0
    SLICE_X54Y48         LUT5 (Prop_lut5_I0_O)        0.328     6.966 r  FDUT/DP/down_counter/n_prod_i_20/O
                         net (fo=3, routed)           1.394     8.360    FDUT/DP/down_counter/in__82[2]
    SLICE_X52Y61         LUT3 (Prop_lut3_I1_O)        0.124     8.484 r  FDUT/DP/down_counter/count[0]_i_7/O
                         net (fo=1, routed)           0.000     8.484    FDUT/CU/S[2]
    SLICE_X52Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.864 r  FDUT/CU/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.864    FDUT/DP/down_counter/CO[0]
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.981 r  FDUT/DP/down_counter/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.981    FDUT/DP/down_counter/count_reg[4]_i_1_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.098 r  FDUT/DP/down_counter/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.098    FDUT/DP/down_counter/count_reg[8]_i_1_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.215 r  FDUT/DP/down_counter/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.215    FDUT/DP/down_counter/count_reg[12]_i_1_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.332 r  FDUT/DP/down_counter/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.332    FDUT/DP/down_counter/count_reg[16]_i_1_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.449 r  FDUT/DP/down_counter/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.449    FDUT/DP/down_counter/count_reg[20]_i_1_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.566 r  FDUT/DP/down_counter/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.566    FDUT/DP/down_counter/count_reg[24]_i_1_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.889 r  FDUT/DP/down_counter/count_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.889    FDUT/DP/down_counter/count_reg[28]_i_1_n_6
    SLICE_X52Y68         FDRE                                         r  FDUT/DP/down_counter/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.432     4.773    FDUT/DP/down_counter/clk_IBUF_BUFG
    SLICE_X52Y68         FDRE                                         r  FDUT/DP/down_counter/count_reg[29]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            FDUT/DP/down_counter/count_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.881ns  (logic 3.458ns (34.993%)  route 6.424ns (65.007%))
  Logic Levels:           12  (CARRY4=8 IBUF=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  sw_IBUF[7]_inst/O
                         net (fo=5, routed)           4.196     5.655    FDUT/DP/down_counter/led_OBUF[7]
    SLICE_X54Y47         LUT4 (Prop_lut4_I1_O)        0.150     5.805 f  FDUT/DP/down_counter/n_prod_i_25/O
                         net (fo=1, routed)           0.833     6.638    FDUT/DP/down_counter/n_prod_i_25_n_0
    SLICE_X54Y48         LUT5 (Prop_lut5_I0_O)        0.328     6.966 r  FDUT/DP/down_counter/n_prod_i_20/O
                         net (fo=3, routed)           1.394     8.360    FDUT/DP/down_counter/in__82[2]
    SLICE_X52Y61         LUT3 (Prop_lut3_I1_O)        0.124     8.484 r  FDUT/DP/down_counter/count[0]_i_7/O
                         net (fo=1, routed)           0.000     8.484    FDUT/CU/S[2]
    SLICE_X52Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.864 r  FDUT/CU/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.864    FDUT/DP/down_counter/CO[0]
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.981 r  FDUT/DP/down_counter/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.981    FDUT/DP/down_counter/count_reg[4]_i_1_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.098 r  FDUT/DP/down_counter/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.098    FDUT/DP/down_counter/count_reg[8]_i_1_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.215 r  FDUT/DP/down_counter/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.215    FDUT/DP/down_counter/count_reg[12]_i_1_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.332 r  FDUT/DP/down_counter/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.332    FDUT/DP/down_counter/count_reg[16]_i_1_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.449 r  FDUT/DP/down_counter/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.449    FDUT/DP/down_counter/count_reg[20]_i_1_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.566 r  FDUT/DP/down_counter/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.566    FDUT/DP/down_counter/count_reg[24]_i_1_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.881 r  FDUT/DP/down_counter/count_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.881    FDUT/DP/down_counter/count_reg[28]_i_1_n_4
    SLICE_X52Y68         FDRE                                         r  FDUT/DP/down_counter/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.432     4.773    FDUT/DP/down_counter/clk_IBUF_BUFG
    SLICE_X52Y68         FDRE                                         r  FDUT/DP/down_counter/count_reg[31]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            FDUT/DP/down_counter/count_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.805ns  (logic 3.382ns (34.490%)  route 6.424ns (65.510%))
  Logic Levels:           12  (CARRY4=8 IBUF=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  sw_IBUF[7]_inst/O
                         net (fo=5, routed)           4.196     5.655    FDUT/DP/down_counter/led_OBUF[7]
    SLICE_X54Y47         LUT4 (Prop_lut4_I1_O)        0.150     5.805 f  FDUT/DP/down_counter/n_prod_i_25/O
                         net (fo=1, routed)           0.833     6.638    FDUT/DP/down_counter/n_prod_i_25_n_0
    SLICE_X54Y48         LUT5 (Prop_lut5_I0_O)        0.328     6.966 r  FDUT/DP/down_counter/n_prod_i_20/O
                         net (fo=3, routed)           1.394     8.360    FDUT/DP/down_counter/in__82[2]
    SLICE_X52Y61         LUT3 (Prop_lut3_I1_O)        0.124     8.484 r  FDUT/DP/down_counter/count[0]_i_7/O
                         net (fo=1, routed)           0.000     8.484    FDUT/CU/S[2]
    SLICE_X52Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.864 r  FDUT/CU/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.864    FDUT/DP/down_counter/CO[0]
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.981 r  FDUT/DP/down_counter/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.981    FDUT/DP/down_counter/count_reg[4]_i_1_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.098 r  FDUT/DP/down_counter/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.098    FDUT/DP/down_counter/count_reg[8]_i_1_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.215 r  FDUT/DP/down_counter/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.215    FDUT/DP/down_counter/count_reg[12]_i_1_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.332 r  FDUT/DP/down_counter/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.332    FDUT/DP/down_counter/count_reg[16]_i_1_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.449 r  FDUT/DP/down_counter/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.449    FDUT/DP/down_counter/count_reg[20]_i_1_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.566 r  FDUT/DP/down_counter/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.566    FDUT/DP/down_counter/count_reg[24]_i_1_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.805 r  FDUT/DP/down_counter/count_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.805    FDUT/DP/down_counter/count_reg[28]_i_1_n_5
    SLICE_X52Y68         FDRE                                         r  FDUT/DP/down_counter/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.432     4.773    FDUT/DP/down_counter/clk_IBUF_BUFG
    SLICE_X52Y68         FDRE                                         r  FDUT/DP/down_counter/count_reg[30]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            FDUT/DP/down_counter/count_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.785ns  (logic 3.362ns (34.356%)  route 6.424ns (65.644%))
  Logic Levels:           12  (CARRY4=8 IBUF=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.773ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  sw_IBUF[7]_inst/O
                         net (fo=5, routed)           4.196     5.655    FDUT/DP/down_counter/led_OBUF[7]
    SLICE_X54Y47         LUT4 (Prop_lut4_I1_O)        0.150     5.805 f  FDUT/DP/down_counter/n_prod_i_25/O
                         net (fo=1, routed)           0.833     6.638    FDUT/DP/down_counter/n_prod_i_25_n_0
    SLICE_X54Y48         LUT5 (Prop_lut5_I0_O)        0.328     6.966 r  FDUT/DP/down_counter/n_prod_i_20/O
                         net (fo=3, routed)           1.394     8.360    FDUT/DP/down_counter/in__82[2]
    SLICE_X52Y61         LUT3 (Prop_lut3_I1_O)        0.124     8.484 r  FDUT/DP/down_counter/count[0]_i_7/O
                         net (fo=1, routed)           0.000     8.484    FDUT/CU/S[2]
    SLICE_X52Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.864 r  FDUT/CU/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.864    FDUT/DP/down_counter/CO[0]
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.981 r  FDUT/DP/down_counter/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.981    FDUT/DP/down_counter/count_reg[4]_i_1_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.098 r  FDUT/DP/down_counter/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.098    FDUT/DP/down_counter/count_reg[8]_i_1_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.215 r  FDUT/DP/down_counter/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.215    FDUT/DP/down_counter/count_reg[12]_i_1_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.332 r  FDUT/DP/down_counter/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.332    FDUT/DP/down_counter/count_reg[16]_i_1_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.449 r  FDUT/DP/down_counter/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.449    FDUT/DP/down_counter/count_reg[20]_i_1_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.566 r  FDUT/DP/down_counter/count_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.566    FDUT/DP/down_counter/count_reg[24]_i_1_n_0
    SLICE_X52Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.785 r  FDUT/DP/down_counter/count_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.785    FDUT/DP/down_counter/count_reg[28]_i_1_n_7
    SLICE_X52Y68         FDRE                                         r  FDUT/DP/down_counter/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.432     4.773    FDUT/DP/down_counter/clk_IBUF_BUFG
    SLICE_X52Y68         FDRE                                         r  FDUT/DP/down_counter/count_reg[28]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            FDUT/DP/down_counter/count_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.772ns  (logic 3.349ns (34.268%)  route 6.424ns (65.732%))
  Logic Levels:           11  (CARRY4=7 IBUF=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  sw_IBUF[7]_inst/O
                         net (fo=5, routed)           4.196     5.655    FDUT/DP/down_counter/led_OBUF[7]
    SLICE_X54Y47         LUT4 (Prop_lut4_I1_O)        0.150     5.805 f  FDUT/DP/down_counter/n_prod_i_25/O
                         net (fo=1, routed)           0.833     6.638    FDUT/DP/down_counter/n_prod_i_25_n_0
    SLICE_X54Y48         LUT5 (Prop_lut5_I0_O)        0.328     6.966 r  FDUT/DP/down_counter/n_prod_i_20/O
                         net (fo=3, routed)           1.394     8.360    FDUT/DP/down_counter/in__82[2]
    SLICE_X52Y61         LUT3 (Prop_lut3_I1_O)        0.124     8.484 r  FDUT/DP/down_counter/count[0]_i_7/O
                         net (fo=1, routed)           0.000     8.484    FDUT/CU/S[2]
    SLICE_X52Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.864 r  FDUT/CU/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.864    FDUT/DP/down_counter/CO[0]
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.981 r  FDUT/DP/down_counter/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.981    FDUT/DP/down_counter/count_reg[4]_i_1_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.098 r  FDUT/DP/down_counter/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.098    FDUT/DP/down_counter/count_reg[8]_i_1_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.215 r  FDUT/DP/down_counter/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.215    FDUT/DP/down_counter/count_reg[12]_i_1_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.332 r  FDUT/DP/down_counter/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.332    FDUT/DP/down_counter/count_reg[16]_i_1_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.449 r  FDUT/DP/down_counter/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.449    FDUT/DP/down_counter/count_reg[20]_i_1_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.772 r  FDUT/DP/down_counter/count_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.772    FDUT/DP/down_counter/count_reg[24]_i_1_n_6
    SLICE_X52Y67         FDRE                                         r  FDUT/DP/down_counter/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.434     4.775    FDUT/DP/down_counter/clk_IBUF_BUFG
    SLICE_X52Y67         FDRE                                         r  FDUT/DP/down_counter/count_reg[25]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            FDUT/DP/down_counter/count_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.764ns  (logic 3.341ns (34.215%)  route 6.424ns (65.785%))
  Logic Levels:           11  (CARRY4=7 IBUF=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  sw_IBUF[7]_inst/O
                         net (fo=5, routed)           4.196     5.655    FDUT/DP/down_counter/led_OBUF[7]
    SLICE_X54Y47         LUT4 (Prop_lut4_I1_O)        0.150     5.805 f  FDUT/DP/down_counter/n_prod_i_25/O
                         net (fo=1, routed)           0.833     6.638    FDUT/DP/down_counter/n_prod_i_25_n_0
    SLICE_X54Y48         LUT5 (Prop_lut5_I0_O)        0.328     6.966 r  FDUT/DP/down_counter/n_prod_i_20/O
                         net (fo=3, routed)           1.394     8.360    FDUT/DP/down_counter/in__82[2]
    SLICE_X52Y61         LUT3 (Prop_lut3_I1_O)        0.124     8.484 r  FDUT/DP/down_counter/count[0]_i_7/O
                         net (fo=1, routed)           0.000     8.484    FDUT/CU/S[2]
    SLICE_X52Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.864 r  FDUT/CU/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.864    FDUT/DP/down_counter/CO[0]
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.981 r  FDUT/DP/down_counter/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.981    FDUT/DP/down_counter/count_reg[4]_i_1_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.098 r  FDUT/DP/down_counter/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.098    FDUT/DP/down_counter/count_reg[8]_i_1_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.215 r  FDUT/DP/down_counter/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.215    FDUT/DP/down_counter/count_reg[12]_i_1_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.332 r  FDUT/DP/down_counter/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.332    FDUT/DP/down_counter/count_reg[16]_i_1_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.449 r  FDUT/DP/down_counter/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.449    FDUT/DP/down_counter/count_reg[20]_i_1_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.764 r  FDUT/DP/down_counter/count_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.764    FDUT/DP/down_counter/count_reg[24]_i_1_n_4
    SLICE_X52Y67         FDRE                                         r  FDUT/DP/down_counter/count_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.434     4.775    FDUT/DP/down_counter/clk_IBUF_BUFG
    SLICE_X52Y67         FDRE                                         r  FDUT/DP/down_counter/count_reg[27]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            FDUT/DP/down_counter/count_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.688ns  (logic 3.265ns (33.699%)  route 6.424ns (66.301%))
  Logic Levels:           11  (CARRY4=7 IBUF=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  sw_IBUF[7]_inst/O
                         net (fo=5, routed)           4.196     5.655    FDUT/DP/down_counter/led_OBUF[7]
    SLICE_X54Y47         LUT4 (Prop_lut4_I1_O)        0.150     5.805 f  FDUT/DP/down_counter/n_prod_i_25/O
                         net (fo=1, routed)           0.833     6.638    FDUT/DP/down_counter/n_prod_i_25_n_0
    SLICE_X54Y48         LUT5 (Prop_lut5_I0_O)        0.328     6.966 r  FDUT/DP/down_counter/n_prod_i_20/O
                         net (fo=3, routed)           1.394     8.360    FDUT/DP/down_counter/in__82[2]
    SLICE_X52Y61         LUT3 (Prop_lut3_I1_O)        0.124     8.484 r  FDUT/DP/down_counter/count[0]_i_7/O
                         net (fo=1, routed)           0.000     8.484    FDUT/CU/S[2]
    SLICE_X52Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.864 r  FDUT/CU/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.864    FDUT/DP/down_counter/CO[0]
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.981 r  FDUT/DP/down_counter/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.981    FDUT/DP/down_counter/count_reg[4]_i_1_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.098 r  FDUT/DP/down_counter/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.098    FDUT/DP/down_counter/count_reg[8]_i_1_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.215 r  FDUT/DP/down_counter/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.215    FDUT/DP/down_counter/count_reg[12]_i_1_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.332 r  FDUT/DP/down_counter/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.332    FDUT/DP/down_counter/count_reg[16]_i_1_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.449 r  FDUT/DP/down_counter/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.449    FDUT/DP/down_counter/count_reg[20]_i_1_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.688 r  FDUT/DP/down_counter/count_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.688    FDUT/DP/down_counter/count_reg[24]_i_1_n_5
    SLICE_X52Y67         FDRE                                         r  FDUT/DP/down_counter/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.434     4.775    FDUT/DP/down_counter/clk_IBUF_BUFG
    SLICE_X52Y67         FDRE                                         r  FDUT/DP/down_counter/count_reg[26]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            FDUT/DP/down_counter/count_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.668ns  (logic 3.245ns (33.561%)  route 6.424ns (66.439%))
  Logic Levels:           11  (CARRY4=7 IBUF=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  sw_IBUF[7]_inst/O
                         net (fo=5, routed)           4.196     5.655    FDUT/DP/down_counter/led_OBUF[7]
    SLICE_X54Y47         LUT4 (Prop_lut4_I1_O)        0.150     5.805 f  FDUT/DP/down_counter/n_prod_i_25/O
                         net (fo=1, routed)           0.833     6.638    FDUT/DP/down_counter/n_prod_i_25_n_0
    SLICE_X54Y48         LUT5 (Prop_lut5_I0_O)        0.328     6.966 r  FDUT/DP/down_counter/n_prod_i_20/O
                         net (fo=3, routed)           1.394     8.360    FDUT/DP/down_counter/in__82[2]
    SLICE_X52Y61         LUT3 (Prop_lut3_I1_O)        0.124     8.484 r  FDUT/DP/down_counter/count[0]_i_7/O
                         net (fo=1, routed)           0.000     8.484    FDUT/CU/S[2]
    SLICE_X52Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.864 r  FDUT/CU/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.864    FDUT/DP/down_counter/CO[0]
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.981 r  FDUT/DP/down_counter/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.981    FDUT/DP/down_counter/count_reg[4]_i_1_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.098 r  FDUT/DP/down_counter/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.098    FDUT/DP/down_counter/count_reg[8]_i_1_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.215 r  FDUT/DP/down_counter/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.215    FDUT/DP/down_counter/count_reg[12]_i_1_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.332 r  FDUT/DP/down_counter/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.332    FDUT/DP/down_counter/count_reg[16]_i_1_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.449 r  FDUT/DP/down_counter/count_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.449    FDUT/DP/down_counter/count_reg[20]_i_1_n_0
    SLICE_X52Y67         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.668 r  FDUT/DP/down_counter/count_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.668    FDUT/DP/down_counter/count_reg[24]_i_1_n_7
    SLICE_X52Y67         FDRE                                         r  FDUT/DP/down_counter/count_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.434     4.775    FDUT/DP/down_counter/clk_IBUF_BUFG
    SLICE_X52Y67         FDRE                                         r  FDUT/DP/down_counter/count_reg[24]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            FDUT/DP/down_counter/count_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.655ns  (logic 3.232ns (33.472%)  route 6.424ns (66.528%))
  Logic Levels:           10  (CARRY4=6 IBUF=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  sw_IBUF[7]_inst/O
                         net (fo=5, routed)           4.196     5.655    FDUT/DP/down_counter/led_OBUF[7]
    SLICE_X54Y47         LUT4 (Prop_lut4_I1_O)        0.150     5.805 f  FDUT/DP/down_counter/n_prod_i_25/O
                         net (fo=1, routed)           0.833     6.638    FDUT/DP/down_counter/n_prod_i_25_n_0
    SLICE_X54Y48         LUT5 (Prop_lut5_I0_O)        0.328     6.966 r  FDUT/DP/down_counter/n_prod_i_20/O
                         net (fo=3, routed)           1.394     8.360    FDUT/DP/down_counter/in__82[2]
    SLICE_X52Y61         LUT3 (Prop_lut3_I1_O)        0.124     8.484 r  FDUT/DP/down_counter/count[0]_i_7/O
                         net (fo=1, routed)           0.000     8.484    FDUT/CU/S[2]
    SLICE_X52Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.864 r  FDUT/CU/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.864    FDUT/DP/down_counter/CO[0]
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.981 r  FDUT/DP/down_counter/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.981    FDUT/DP/down_counter/count_reg[4]_i_1_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.098 r  FDUT/DP/down_counter/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.098    FDUT/DP/down_counter/count_reg[8]_i_1_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.215 r  FDUT/DP/down_counter/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.215    FDUT/DP/down_counter/count_reg[12]_i_1_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.332 r  FDUT/DP/down_counter/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.332    FDUT/DP/down_counter/count_reg[16]_i_1_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.655 r  FDUT/DP/down_counter/count_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.655    FDUT/DP/down_counter/count_reg[20]_i_1_n_6
    SLICE_X52Y66         FDRE                                         r  FDUT/DP/down_counter/count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.435     4.776    FDUT/DP/down_counter/clk_IBUF_BUFG
    SLICE_X52Y66         FDRE                                         r  FDUT/DP/down_counter/count_reg[21]/C

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            FDUT/DP/down_counter/count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        9.647ns  (logic 3.224ns (33.417%)  route 6.424ns (66.583%))
  Logic Levels:           10  (CARRY4=6 IBUF=1 LUT3=1 LUT4=1 LUT5=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         1.459     1.459 f  sw_IBUF[7]_inst/O
                         net (fo=5, routed)           4.196     5.655    FDUT/DP/down_counter/led_OBUF[7]
    SLICE_X54Y47         LUT4 (Prop_lut4_I1_O)        0.150     5.805 f  FDUT/DP/down_counter/n_prod_i_25/O
                         net (fo=1, routed)           0.833     6.638    FDUT/DP/down_counter/n_prod_i_25_n_0
    SLICE_X54Y48         LUT5 (Prop_lut5_I0_O)        0.328     6.966 r  FDUT/DP/down_counter/n_prod_i_20/O
                         net (fo=3, routed)           1.394     8.360    FDUT/DP/down_counter/in__82[2]
    SLICE_X52Y61         LUT3 (Prop_lut3_I1_O)        0.124     8.484 r  FDUT/DP/down_counter/count[0]_i_7/O
                         net (fo=1, routed)           0.000     8.484    FDUT/CU/S[2]
    SLICE_X52Y61         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     8.864 r  FDUT/CU/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.864    FDUT/DP/down_counter/CO[0]
    SLICE_X52Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.981 r  FDUT/DP/down_counter/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.981    FDUT/DP/down_counter/count_reg[4]_i_1_n_0
    SLICE_X52Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.098 r  FDUT/DP/down_counter/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.098    FDUT/DP/down_counter/count_reg[8]_i_1_n_0
    SLICE_X52Y64         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.215 r  FDUT/DP/down_counter/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.215    FDUT/DP/down_counter/count_reg[12]_i_1_n_0
    SLICE_X52Y65         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.332 r  FDUT/DP/down_counter/count_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.332    FDUT/DP/down_counter/count_reg[16]_i_1_n_0
    SLICE_X52Y66         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.647 r  FDUT/DP/down_counter/count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.647    FDUT/DP/down_counter/count_reg[20]_i_1_n_4
    SLICE_X52Y66         FDRE                                         r  FDUT/DP/down_counter/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         1.435     4.776    FDUT/DP/down_counter/clk_IBUF_BUFG
    SLICE_X52Y66         FDRE                                         r  FDUT/DP/down_counter/count_reg[23]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FDUT/DP/n_prod/ACOUT[29]
                            (internal pin)
  Destination:            FDUT/DP/register/data_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.794ns  (logic 0.630ns (79.387%)  route 0.164ns (20.613%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y27          DSP48E1                      0.000     0.000 r  FDUT/DP/n_prod/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    FDUT/DP/n_prod_n_24
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[14])
                                                      0.521     0.523 r  FDUT/DP/n_prod__0/P[14]
                         net (fo=1, routed)           0.162     0.685    FDUT/DP/register/data_reg[31]_0[14]
    SLICE_X54Y74         LUT4 (Prop_lut4_I3_O)        0.045     0.730 r  FDUT/DP/register/n_prod__0_i_9/O
                         net (fo=1, routed)           0.000     0.730    FDUT/DP/register/n_prod__0_i_9_n_0
    SLICE_X54Y74         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.794 r  FDUT/DP/register/n_prod__0_i_2/O[3]
                         net (fo=2, routed)           0.000     0.794    FDUT/DP/register/out[14]
    SLICE_X54Y74         FDRE                                         r  FDUT/DP/register/data_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.818     1.946    FDUT/DP/register/clk_IBUF_BUFG
    SLICE_X54Y74         FDRE                                         r  FDUT/DP/register/data_reg[31]/C

Slack:                    inf
  Source:                 FDUT/DP/n_prod/ACOUT[29]
                            (internal pin)
  Destination:            FDUT/DP/register/data_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.836ns  (logic 0.632ns (75.567%)  route 0.204ns (24.433%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y27          DSP48E1                      0.000     0.000 r  FDUT/DP/n_prod/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    FDUT/DP/n_prod_n_24
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[0])
                                                      0.521     0.523 r  FDUT/DP/n_prod__0/P[0]
                         net (fo=1, routed)           0.202     0.725    FDUT/DP/register/data_reg[31]_0[0]
    SLICE_X54Y71         LUT4 (Prop_lut4_I3_O)        0.045     0.770 r  FDUT/DP/register/n_prod__0_i_34/O
                         net (fo=1, routed)           0.000     0.770    FDUT/DP/register/n_prod__0_i_34_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.836 r  FDUT/DP/register/n_prod__0_i_5/O[1]
                         net (fo=2, routed)           0.000     0.836    FDUT/DP/register/out[0]
    SLICE_X54Y71         FDRE                                         r  FDUT/DP/register/data_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.822     1.950    FDUT/DP/register/clk_IBUF_BUFG
    SLICE_X54Y71         FDRE                                         r  FDUT/DP/register/data_reg[17]/C

Slack:                    inf
  Source:                 FDUT/DP/n_prod/ACOUT[29]
                            (internal pin)
  Destination:            FDUT/DP/register/data_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.836ns  (logic 0.632ns (75.567%)  route 0.204ns (24.433%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y27          DSP48E1                      0.000     0.000 r  FDUT/DP/n_prod/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    FDUT/DP/n_prod_n_24
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[4])
                                                      0.521     0.523 r  FDUT/DP/n_prod__0/P[4]
                         net (fo=1, routed)           0.202     0.725    FDUT/DP/register/data_reg[31]_0[4]
    SLICE_X54Y72         LUT4 (Prop_lut4_I3_O)        0.045     0.770 r  FDUT/DP/register/n_prod__0_i_27/O
                         net (fo=1, routed)           0.000     0.770    FDUT/DP/register/n_prod__0_i_27_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.836 r  FDUT/DP/register/n_prod__0_i_4/O[1]
                         net (fo=2, routed)           0.000     0.836    FDUT/DP/register/out[4]
    SLICE_X54Y72         FDRE                                         r  FDUT/DP/register/data_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.821     1.949    FDUT/DP/register/clk_IBUF_BUFG
    SLICE_X54Y72         FDRE                                         r  FDUT/DP/register/data_reg[21]/C

Slack:                    inf
  Source:                 FDUT/DP/n_prod/ACOUT[29]
                            (internal pin)
  Destination:            FDUT/DP/register/data_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.836ns  (logic 0.632ns (75.567%)  route 0.204ns (24.433%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y27          DSP48E1                      0.000     0.000 r  FDUT/DP/n_prod/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    FDUT/DP/n_prod_n_24
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[8])
                                                      0.521     0.523 r  FDUT/DP/n_prod__0/P[8]
                         net (fo=1, routed)           0.202     0.725    FDUT/DP/register/data_reg[31]_0[8]
    SLICE_X54Y73         LUT4 (Prop_lut4_I3_O)        0.045     0.770 r  FDUT/DP/register/n_prod__0_i_19/O
                         net (fo=1, routed)           0.000     0.770    FDUT/DP/register/n_prod__0_i_19_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.836 r  FDUT/DP/register/n_prod__0_i_3/O[1]
                         net (fo=2, routed)           0.000     0.836    FDUT/DP/register/out[8]
    SLICE_X54Y73         FDRE                                         r  FDUT/DP/register/data_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.819     1.947    FDUT/DP/register/clk_IBUF_BUFG
    SLICE_X54Y73         FDRE                                         r  FDUT/DP/register/data_reg[25]/C

Slack:                    inf
  Source:                 FDUT/DP/n_prod/ACOUT[29]
                            (internal pin)
  Destination:            FDUT/DP/register/data_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.836ns  (logic 0.632ns (75.567%)  route 0.204ns (24.433%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y27          DSP48E1                      0.000     0.000 r  FDUT/DP/n_prod/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    FDUT/DP/n_prod_n_24
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[12])
                                                      0.521     0.523 r  FDUT/DP/n_prod__0/P[12]
                         net (fo=1, routed)           0.202     0.725    FDUT/DP/register/data_reg[31]_0[12]
    SLICE_X54Y74         LUT4 (Prop_lut4_I3_O)        0.045     0.770 r  FDUT/DP/register/n_prod__0_i_11/O
                         net (fo=1, routed)           0.000     0.770    FDUT/DP/register/n_prod__0_i_11_n_0
    SLICE_X54Y74         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066     0.836 r  FDUT/DP/register/n_prod__0_i_2/O[1]
                         net (fo=2, routed)           0.000     0.836    FDUT/DP/register/out[12]
    SLICE_X54Y74         FDRE                                         r  FDUT/DP/register/data_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.818     1.946    FDUT/DP/register/clk_IBUF_BUFG
    SLICE_X54Y74         FDRE                                         r  FDUT/DP/register/data_reg[29]/C

Slack:                    inf
  Source:                 FDUT/DP/n_prod/ACOUT[29]
                            (internal pin)
  Destination:            FDUT/DP/register/data_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.879ns  (logic 0.630ns (71.654%)  route 0.249ns (28.346%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y27          DSP48E1                      0.000     0.000 r  FDUT/DP/n_prod/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    FDUT/DP/n_prod_n_24
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[2])
                                                      0.521     0.523 r  FDUT/DP/n_prod__0/P[2]
                         net (fo=1, routed)           0.247     0.770    FDUT/DP/register/data_reg[31]_0[2]
    SLICE_X54Y71         LUT4 (Prop_lut4_I3_O)        0.045     0.815 r  FDUT/DP/register/n_prod__0_i_32/O
                         net (fo=1, routed)           0.000     0.815    FDUT/DP/register/n_prod__0_i_32_n_0
    SLICE_X54Y71         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.879 r  FDUT/DP/register/n_prod__0_i_5/O[3]
                         net (fo=2, routed)           0.000     0.879    FDUT/DP/register/out[2]
    SLICE_X54Y71         FDRE                                         r  FDUT/DP/register/data_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.822     1.950    FDUT/DP/register/clk_IBUF_BUFG
    SLICE_X54Y71         FDRE                                         r  FDUT/DP/register/data_reg[19]/C

Slack:                    inf
  Source:                 FDUT/DP/n_prod/ACOUT[29]
                            (internal pin)
  Destination:            FDUT/DP/register/data_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.879ns  (logic 0.630ns (71.654%)  route 0.249ns (28.346%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y27          DSP48E1                      0.000     0.000 r  FDUT/DP/n_prod/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    FDUT/DP/n_prod_n_24
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[6])
                                                      0.521     0.523 r  FDUT/DP/n_prod__0/P[6]
                         net (fo=1, routed)           0.247     0.770    FDUT/DP/register/data_reg[31]_0[6]
    SLICE_X54Y72         LUT4 (Prop_lut4_I3_O)        0.045     0.815 r  FDUT/DP/register/n_prod__0_i_25/O
                         net (fo=1, routed)           0.000     0.815    FDUT/DP/register/n_prod__0_i_25_n_0
    SLICE_X54Y72         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.879 r  FDUT/DP/register/n_prod__0_i_4/O[3]
                         net (fo=2, routed)           0.000     0.879    FDUT/DP/register/out[6]
    SLICE_X54Y72         FDRE                                         r  FDUT/DP/register/data_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.821     1.949    FDUT/DP/register/clk_IBUF_BUFG
    SLICE_X54Y72         FDRE                                         r  FDUT/DP/register/data_reg[23]/C

Slack:                    inf
  Source:                 FDUT/DP/n_prod/ACOUT[29]
                            (internal pin)
  Destination:            FDUT/DP/register/data_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.879ns  (logic 0.630ns (71.654%)  route 0.249ns (28.346%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y27          DSP48E1                      0.000     0.000 r  FDUT/DP/n_prod/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    FDUT/DP/n_prod_n_24
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[10])
                                                      0.521     0.523 r  FDUT/DP/n_prod__0/P[10]
                         net (fo=1, routed)           0.247     0.770    FDUT/DP/register/data_reg[31]_0[10]
    SLICE_X54Y73         LUT4 (Prop_lut4_I3_O)        0.045     0.815 r  FDUT/DP/register/n_prod__0_i_17/O
                         net (fo=1, routed)           0.000     0.815    FDUT/DP/register/n_prod__0_i_17_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     0.879 r  FDUT/DP/register/n_prod__0_i_3/O[3]
                         net (fo=2, routed)           0.000     0.879    FDUT/DP/register/out[10]
    SLICE_X54Y73         FDRE                                         r  FDUT/DP/register/data_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.819     1.947    FDUT/DP/register/clk_IBUF_BUFG
    SLICE_X54Y73         FDRE                                         r  FDUT/DP/register/data_reg[27]/C

Slack:                    inf
  Source:                 FDUT/DP/n_prod/ACOUT[29]
                            (internal pin)
  Destination:            FDUT/DP/register/data_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.884ns  (logic 0.631ns (71.342%)  route 0.253ns (28.658%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y27          DSP48E1                      0.000     0.000 r  FDUT/DP/n_prod/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    FDUT/DP/n_prod_n_24
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[9])
                                                      0.521     0.523 r  FDUT/DP/n_prod__0/P[9]
                         net (fo=1, routed)           0.251     0.774    FDUT/DP/register/data_reg[31]_0[9]
    SLICE_X54Y73         LUT4 (Prop_lut4_I3_O)        0.045     0.819 r  FDUT/DP/register/n_prod__0_i_18/O
                         net (fo=1, routed)           0.000     0.819    FDUT/DP/register/n_prod__0_i_18_n_0
    SLICE_X54Y73         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.065     0.884 r  FDUT/DP/register/n_prod__0_i_3/O[2]
                         net (fo=2, routed)           0.000     0.884    FDUT/DP/register/out[9]
    SLICE_X54Y73         FDRE                                         r  FDUT/DP/register/data_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.819     1.947    FDUT/DP/register/clk_IBUF_BUFG
    SLICE_X54Y73         FDRE                                         r  FDUT/DP/register/data_reg[26]/C

Slack:                    inf
  Source:                 FDUT/DP/n_prod/ACOUT[29]
                            (internal pin)
  Destination:            FDUT/DP/register/data_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.889ns  (logic 0.636ns (71.505%)  route 0.253ns (28.495%))
  Logic Levels:           3  (CARRY4=1 DSP48E1=1 LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    DSP48_X1Y27          DSP48E1                      0.000     0.000 r  FDUT/DP/n_prod/ACOUT[29]
                         net (fo=1, routed)           0.002     0.002    FDUT/DP/n_prod_n_24
    DSP48_X1Y28          DSP48E1 (Prop_dsp48e1_ACIN[29]_P[11])
                                                      0.521     0.523 r  FDUT/DP/n_prod__0/P[11]
                         net (fo=1, routed)           0.251     0.774    FDUT/DP/register/data_reg[31]_0[11]
    SLICE_X54Y74         LUT4 (Prop_lut4_I3_O)        0.045     0.819 r  FDUT/DP/register/n_prod__0_i_12/O
                         net (fo=1, routed)           0.000     0.819    FDUT/DP/register/n_prod__0_i_12_n_0
    SLICE_X54Y74         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.889 r  FDUT/DP/register/n_prod__0_i_2/O[0]
                         net (fo=2, routed)           0.000     0.889    FDUT/DP/register/out[11]
    SLICE_X54Y74         FDRE                                         r  FDUT/DP/register/data_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=107, routed)         0.818     1.946    FDUT/DP/register/clk_IBUF_BUFG
    SLICE_X54Y74         FDRE                                         r  FDUT/DP/register/data_reg[28]/C





