

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9'
================================================================
* Date:           Fri May 10 12:35:02 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D3
* Solution:       comb_11 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.250 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        4|        4|  40.000 ns|  40.000 ns|    4|    4|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_68_9  |        2|        2|         1|          1|          1|     2|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.42>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 4 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%add204_214 = alloca i32 1"   --->   Operation 5 'alloca' 'add204_214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%add371_26 = alloca i32 1"   --->   Operation 6 'alloca' 'add371_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%add337_210 = alloca i32 1"   --->   Operation 7 'alloca' 'add337_210' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%add301_214 = alloca i32 1"   --->   Operation 8 'alloca' 'add301_214' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%add274_218 = alloca i32 1"   --->   Operation 9 'alloca' 'add274_218' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%add239_222 = alloca i32 1"   --->   Operation 10 'alloca' 'add239_222' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%mul353_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mul353"   --->   Operation 11 'read' 'mul353_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%mul344_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mul344"   --->   Operation 12 'read' 'mul344_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%mul369_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mul369"   --->   Operation 13 'read' 'mul369_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%mul360_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mul360"   --->   Operation 14 'read' 'mul360_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%mul6_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mul6"   --->   Operation 15 'read' 'mul6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%mul325_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mul325"   --->   Operation 16 'read' 'mul325_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%mul318_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mul318"   --->   Operation 17 'read' 'mul318_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%mul5_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mul5"   --->   Operation 18 'read' 'mul5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%mul290_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mul290"   --->   Operation 19 'read' 'mul290_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%mul4_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mul4"   --->   Operation 20 'read' 'mul4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%mul299_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mul299"   --->   Operation 21 'read' 'mul299_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%mul262_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mul262"   --->   Operation 22 'read' 'mul262_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%mul254_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mul254"   --->   Operation 23 'read' 'mul254_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%mul246_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mul246"   --->   Operation 24 'read' 'mul246_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%mul3_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mul3"   --->   Operation 25 'read' 'mul3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%mul229_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mul229"   --->   Operation 26 'read' 'mul229_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%mul221_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mul221"   --->   Operation 27 'read' 'mul221_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%mul237_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mul237"   --->   Operation 28 'read' 'mul237_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%mul202_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mul202"   --->   Operation 29 'read' 'mul202_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%mul211_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mul211"   --->   Operation 30 'read' 'mul211_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%add_ln60_3_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %add_ln60_3"   --->   Operation 31 'read' 'add_ln60_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%arr_1_load_5_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arr_1_load_5"   --->   Operation 32 'read' 'arr_1_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%arr_2_load_5_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arr_2_load_5"   --->   Operation 33 'read' 'arr_2_load_5_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%arr_1_load_6_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arr_1_load_6"   --->   Operation 34 'read' 'arr_1_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%arr_load_6_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arr_load_6"   --->   Operation 35 'read' 'arr_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%arr_2_load_6_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %arr_2_load_6"   --->   Operation 36 'read' 'arr_2_load_6_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %arr_2_load_6_read, i64 %add239_222"   --->   Operation 37 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 38 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %arr_load_6_read, i64 %add274_218"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 39 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %arr_1_load_6_read, i64 %add301_214"   --->   Operation 39 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 40 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %arr_2_load_5_read, i64 %add337_210"   --->   Operation 40 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 41 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %arr_1_load_5_read, i64 %add371_26"   --->   Operation 41 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 42 [1/1] (0.42ns)   --->   "%store_ln0 = store i64 %add_ln60_3_read, i64 %add204_214"   --->   Operation 42 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 43 [1/1] (0.42ns)   --->   "%store_ln0 = store i3 0, i3 %i"   --->   Operation 43 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body196"   --->   Operation 44 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.25>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%i_1 = load i3 %i" [d3.cpp:68]   --->   Operation 45 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%add371_26_load = load i64 %add371_26" [d3.cpp:106]   --->   Operation 46 'load' 'add371_26_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%add337_210_load = load i64 %add337_210" [d3.cpp:100]   --->   Operation 47 'load' 'add337_210_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%add301_214_load = load i64 %add301_214" [d3.cpp:94]   --->   Operation 48 'load' 'add301_214_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%add274_218_load = load i64 %add274_218" [d3.cpp:89]   --->   Operation 49 'load' 'add274_218_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%add239_222_load = load i64 %add239_222" [d3.cpp:83]   --->   Operation 50 'load' 'add239_222_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.67ns)   --->   "%icmp_ln68 = icmp_ult  i3 %i_1, i3 6" [d3.cpp:68]   --->   Operation 51 'icmp' 'icmp_ln68' <Predicate = true> <Delay = 0.67> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln68 = br i1 %icmp_ln68, void %for.end377.exitStub, void %for.body196.split" [d3.cpp:68]   --->   Operation 52 'br' 'br_ln68' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%specpipeline_ln70 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [d3.cpp:70]   --->   Operation 53 'specpipeline' 'specpipeline_ln70' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%speclooptripcount_ln68 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2" [d3.cpp:68]   --->   Operation 54 'speclooptripcount' 'speclooptripcount_ln68' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln68 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5" [d3.cpp:68]   --->   Operation 55 'specloopname' 'specloopname_ln68' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.73ns)   --->   "%switch_ln74 = switch i3 %i_1, void %sw.bb, i3 5, void %sw.bb338, i3 1, void %sw.bb214, i3 2, void %sw.bb240, i3 3, void %sw.bb275, i3 4, void %sw.bb302" [d3.cpp:74]   --->   Operation 56 'switch' 'switch_ln74' <Predicate = (icmp_ln68)> <Delay = 0.73>
ST_2 : Operation 57 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln100 = add i64 %mul5_read, i64 %mul318_read" [d3.cpp:100]   --->   Operation 57 'add' 'add_ln100' <Predicate = (icmp_ln68 & i_1 == 4)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 58 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln100_1 = add i64 %mul325_read, i64 %add337_210_load" [d3.cpp:100]   --->   Operation 58 'add' 'add_ln100_1' <Predicate = (icmp_ln68 & i_1 == 4)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 59 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln100_2 = add i64 %add_ln100_1, i64 %mul6_read" [d3.cpp:100]   --->   Operation 59 'add' 'add_ln100_2' <Predicate = (icmp_ln68 & i_1 == 4)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 60 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln100_3 = add i64 %add_ln100_2, i64 %add_ln100" [d3.cpp:100]   --->   Operation 60 'add' 'add_ln100_3' <Predicate = (icmp_ln68 & i_1 == 4)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 61 [1/1] (0.42ns)   --->   "%br_ln101 = br void %for.inc372" [d3.cpp:101]   --->   Operation 61 'br' 'br_ln101' <Predicate = (icmp_ln68 & i_1 == 4)> <Delay = 0.42>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln94 = add i64 %mul299_read, i64 %mul4_read" [d3.cpp:94]   --->   Operation 62 'add' 'add_ln94' <Predicate = (icmp_ln68 & i_1 == 3)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 63 [1/1] (1.08ns)   --->   "%add_ln94_1 = add i64 %mul290_read, i64 %add301_214_load" [d3.cpp:94]   --->   Operation 63 'add' 'add_ln94_1' <Predicate = (icmp_ln68 & i_1 == 3)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln94_2 = add i64 %add_ln94_1, i64 %add_ln94" [d3.cpp:94]   --->   Operation 64 'add' 'add_ln94_2' <Predicate = (icmp_ln68 & i_1 == 3)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 65 [1/1] (0.42ns)   --->   "%br_ln95 = br void %for.inc372" [d3.cpp:95]   --->   Operation 65 'br' 'br_ln95' <Predicate = (icmp_ln68 & i_1 == 3)> <Delay = 0.42>
ST_2 : Operation 66 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln89 = add i64 %mul3_read, i64 %mul246_read" [d3.cpp:89]   --->   Operation 66 'add' 'add_ln89' <Predicate = (icmp_ln68 & i_1 == 2)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 67 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln89_1 = add i64 %mul254_read, i64 %add274_218_load" [d3.cpp:89]   --->   Operation 67 'add' 'add_ln89_1' <Predicate = (icmp_ln68 & i_1 == 2)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 68 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln89_2 = add i64 %add_ln89_1, i64 %mul262_read" [d3.cpp:89]   --->   Operation 68 'add' 'add_ln89_2' <Predicate = (icmp_ln68 & i_1 == 2)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 69 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln89_3 = add i64 %add_ln89_2, i64 %add_ln89" [d3.cpp:89]   --->   Operation 69 'add' 'add_ln89_3' <Predicate = (icmp_ln68 & i_1 == 2)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 70 [1/1] (0.42ns)   --->   "%br_ln90 = br void %for.inc372" [d3.cpp:90]   --->   Operation 70 'br' 'br_ln90' <Predicate = (icmp_ln68 & i_1 == 2)> <Delay = 0.42>
ST_2 : Operation 71 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln83 = add i64 %mul237_read, i64 %mul221_read" [d3.cpp:83]   --->   Operation 71 'add' 'add_ln83' <Predicate = (icmp_ln68 & i_1 == 1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 72 [1/1] (1.08ns)   --->   "%add_ln83_1 = add i64 %mul229_read, i64 %add239_222_load" [d3.cpp:83]   --->   Operation 72 'add' 'add_ln83_1' <Predicate = (icmp_ln68 & i_1 == 1)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 73 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln83_2 = add i64 %add_ln83_1, i64 %add_ln83" [d3.cpp:83]   --->   Operation 73 'add' 'add_ln83_2' <Predicate = (icmp_ln68 & i_1 == 1)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 74 [1/1] (0.42ns)   --->   "%br_ln84 = br void %for.inc372" [d3.cpp:84]   --->   Operation 74 'br' 'br_ln84' <Predicate = (icmp_ln68 & i_1 == 1)> <Delay = 0.42>
ST_2 : Operation 75 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln106 = add i64 %mul360_read, i64 %mul369_read" [d3.cpp:106]   --->   Operation 75 'add' 'add_ln106' <Predicate = (icmp_ln68 & i_1 == 5)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 76 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln106_1 = add i64 %mul344_read, i64 %add371_26_load" [d3.cpp:106]   --->   Operation 76 'add' 'add_ln106_1' <Predicate = (icmp_ln68 & i_1 == 5)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 77 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln106_2 = add i64 %add_ln106_1, i64 %mul353_read" [d3.cpp:106]   --->   Operation 77 'add' 'add_ln106_2' <Predicate = (icmp_ln68 & i_1 == 5)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 78 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln106_3 = add i64 %add_ln106_2, i64 %add_ln106" [d3.cpp:106]   --->   Operation 78 'add' 'add_ln106_3' <Predicate = (icmp_ln68 & i_1 == 5)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 79 [1/1] (0.42ns)   --->   "%br_ln107 = br void %for.inc372" [d3.cpp:107]   --->   Operation 79 'br' 'br_ln107' <Predicate = (icmp_ln68 & i_1 == 5)> <Delay = 0.42>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%add204_214_load = load i64 %add204_214" [d3.cpp:78]   --->   Operation 80 'load' 'add204_214_load' <Predicate = (icmp_ln68 & i_1 != 5 & i_1 != 1 & i_1 != 2 & i_1 != 3 & i_1 != 4)> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln78_1 = add i64 %mul211_read, i64 %add204_214_load" [d3.cpp:78]   --->   Operation 81 'add' 'add_ln78_1' <Predicate = (icmp_ln68 & i_1 != 5 & i_1 != 1 & i_1 != 2 & i_1 != 3 & i_1 != 4)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 82 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln78 = add i64 %add_ln78_1, i64 %mul202_read" [d3.cpp:78]   --->   Operation 82 'add' 'add_ln78' <Predicate = (icmp_ln68 & i_1 != 5 & i_1 != 1 & i_1 != 2 & i_1 != 3 & i_1 != 4)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 83 [1/1] (0.42ns)   --->   "%store_ln79 = store i64 %add_ln78, i64 %add204_214" [d3.cpp:79]   --->   Operation 83 'store' 'store_ln79' <Predicate = (icmp_ln68 & i_1 != 5 & i_1 != 1 & i_1 != 2 & i_1 != 3 & i_1 != 4)> <Delay = 0.42>
ST_2 : Operation 84 [1/1] (0.42ns)   --->   "%br_ln79 = br void %for.inc372" [d3.cpp:79]   --->   Operation 84 'br' 'br_ln79' <Predicate = (icmp_ln68 & i_1 != 5 & i_1 != 1 & i_1 != 2 & i_1 != 3 & i_1 != 4)> <Delay = 0.42>
ST_2 : Operation 85 [1/1] (0.00ns)   --->   "%add239_221 = phi i64 %add239_222_load, void %sw.bb, i64 %add_ln83_2, void %sw.bb214, i64 %add239_222_load, void %sw.bb240, i64 %add239_222_load, void %sw.bb275, i64 %add239_222_load, void %sw.bb302, i64 %add239_222_load, void %sw.bb338" [d3.cpp:83]   --->   Operation 85 'phi' 'add239_221' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 86 [1/1] (0.00ns)   --->   "%add274_217 = phi i64 %add274_218_load, void %sw.bb, i64 %add274_218_load, void %sw.bb214, i64 %add_ln89_3, void %sw.bb240, i64 %add274_218_load, void %sw.bb275, i64 %add274_218_load, void %sw.bb302, i64 %add274_218_load, void %sw.bb338" [d3.cpp:89]   --->   Operation 86 'phi' 'add274_217' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%add301_213 = phi i64 %add301_214_load, void %sw.bb, i64 %add301_214_load, void %sw.bb214, i64 %add301_214_load, void %sw.bb240, i64 %add_ln94_2, void %sw.bb275, i64 %add301_214_load, void %sw.bb302, i64 %add301_214_load, void %sw.bb338" [d3.cpp:94]   --->   Operation 87 'phi' 'add301_213' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.00ns)   --->   "%add337_29 = phi i64 %add337_210_load, void %sw.bb, i64 %add337_210_load, void %sw.bb214, i64 %add337_210_load, void %sw.bb240, i64 %add337_210_load, void %sw.bb275, i64 %add_ln100_3, void %sw.bb302, i64 %add337_210_load, void %sw.bb338" [d3.cpp:100]   --->   Operation 88 'phi' 'add337_29' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 89 [1/1] (0.00ns)   --->   "%add371_25 = phi i64 %add371_26_load, void %sw.bb, i64 %add371_26_load, void %sw.bb214, i64 %add371_26_load, void %sw.bb240, i64 %add371_26_load, void %sw.bb275, i64 %add371_26_load, void %sw.bb302, i64 %add_ln106_3, void %sw.bb338" [d3.cpp:106]   --->   Operation 89 'phi' 'add371_25' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 90 [1/1] (0.73ns)   --->   "%switch_ln74 = switch i3 %i_1, void %for.inc372.1, i3 4, void %sw.bb338.1, i3 0, void %sw.bb214.1, i3 1, void %sw.bb240.1, i3 2, void %sw.bb275.1, i3 3, void %sw.bb302.1" [d3.cpp:74]   --->   Operation 90 'switch' 'switch_ln74' <Predicate = (icmp_ln68)> <Delay = 0.73>
ST_2 : Operation 91 [1/1] (1.08ns)   --->   "%add_ln100_4 = add i64 %mul5_read, i64 %mul318_read" [d3.cpp:100]   --->   Operation 91 'add' 'add_ln100_4' <Predicate = (icmp_ln68 & i_1 == 3)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 92 [1/1] (1.08ns)   --->   "%add_ln100_5 = add i64 %mul6_read, i64 %mul325_read" [d3.cpp:100]   --->   Operation 92 'add' 'add_ln100_5' <Predicate = (icmp_ln68 & i_1 == 3)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 93 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln100_6 = add i64 %add_ln100_4, i64 %add_ln100_5" [d3.cpp:100]   --->   Operation 93 'add' 'add_ln100_6' <Predicate = (icmp_ln68 & i_1 == 3)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 94 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln100_7 = add i64 %add_ln100_6, i64 %add337_29" [d3.cpp:100]   --->   Operation 94 'add' 'add_ln100_7' <Predicate = (icmp_ln68 & i_1 == 3)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 95 [1/1] (0.42ns)   --->   "%br_ln101 = br void %for.inc372.1" [d3.cpp:101]   --->   Operation 95 'br' 'br_ln101' <Predicate = (icmp_ln68 & i_1 == 3)> <Delay = 0.42>
ST_2 : Operation 96 [1/1] (1.08ns)   --->   "%add_ln94_3 = add i64 %mul299_read, i64 %mul4_read" [d3.cpp:94]   --->   Operation 96 'add' 'add_ln94_3' <Predicate = (icmp_ln68 & i_1 == 2)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln94_4 = add i64 %add_ln94_3, i64 %mul290_read" [d3.cpp:94]   --->   Operation 97 'add' 'add_ln94_4' <Predicate = (icmp_ln68 & i_1 == 2)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 98 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln94_5 = add i64 %add_ln94_4, i64 %add301_213" [d3.cpp:94]   --->   Operation 98 'add' 'add_ln94_5' <Predicate = (icmp_ln68 & i_1 == 2)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 99 [1/1] (0.42ns)   --->   "%br_ln95 = br void %for.inc372.1" [d3.cpp:95]   --->   Operation 99 'br' 'br_ln95' <Predicate = (icmp_ln68 & i_1 == 2)> <Delay = 0.42>
ST_2 : Operation 100 [1/1] (1.08ns)   --->   "%add_ln89_4 = add i64 %mul3_read, i64 %mul246_read" [d3.cpp:89]   --->   Operation 100 'add' 'add_ln89_4' <Predicate = (icmp_ln68 & i_1 == 1)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 101 [1/1] (1.08ns)   --->   "%add_ln89_5 = add i64 %mul262_read, i64 %mul254_read" [d3.cpp:89]   --->   Operation 101 'add' 'add_ln89_5' <Predicate = (icmp_ln68 & i_1 == 1)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln89_6 = add i64 %add_ln89_4, i64 %add_ln89_5" [d3.cpp:89]   --->   Operation 102 'add' 'add_ln89_6' <Predicate = (icmp_ln68 & i_1 == 1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 103 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln89_7 = add i64 %add_ln89_6, i64 %add274_217" [d3.cpp:89]   --->   Operation 103 'add' 'add_ln89_7' <Predicate = (icmp_ln68 & i_1 == 1)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 104 [1/1] (0.42ns)   --->   "%br_ln90 = br void %for.inc372.1" [d3.cpp:90]   --->   Operation 104 'br' 'br_ln90' <Predicate = (icmp_ln68 & i_1 == 1)> <Delay = 0.42>
ST_2 : Operation 105 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln83_3 = add i64 %mul237_read, i64 %mul221_read" [d3.cpp:83]   --->   Operation 105 'add' 'add_ln83_3' <Predicate = (icmp_ln68 & i_1 == 0)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 106 [1/1] (1.08ns)   --->   "%add_ln83_4 = add i64 %mul229_read, i64 %add239_221" [d3.cpp:83]   --->   Operation 106 'add' 'add_ln83_4' <Predicate = (icmp_ln68 & i_1 == 0)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln83_5 = add i64 %add_ln83_4, i64 %add_ln83_3" [d3.cpp:83]   --->   Operation 107 'add' 'add_ln83_5' <Predicate = (icmp_ln68 & i_1 == 0)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 108 [1/1] (0.42ns)   --->   "%br_ln84 = br void %for.inc372.1" [d3.cpp:84]   --->   Operation 108 'br' 'br_ln84' <Predicate = (icmp_ln68 & i_1 == 0)> <Delay = 0.42>
ST_2 : Operation 109 [1/1] (1.08ns)   --->   "%add_ln106_4 = add i64 %mul360_read, i64 %mul369_read" [d3.cpp:106]   --->   Operation 109 'add' 'add_ln106_4' <Predicate = (icmp_ln68 & i_1 == 4)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (1.08ns)   --->   "%add_ln106_5 = add i64 %mul353_read, i64 %mul344_read" [d3.cpp:106]   --->   Operation 110 'add' 'add_ln106_5' <Predicate = (icmp_ln68 & i_1 == 4)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln106_6 = add i64 %add_ln106_4, i64 %add_ln106_5" [d3.cpp:106]   --->   Operation 111 'add' 'add_ln106_6' <Predicate = (icmp_ln68 & i_1 == 4)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 112 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln106_7 = add i64 %add_ln106_6, i64 %add371_25" [d3.cpp:106]   --->   Operation 112 'add' 'add_ln106_7' <Predicate = (icmp_ln68 & i_1 == 4)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 113 [1/1] (0.42ns)   --->   "%br_ln107 = br void %for.inc372.1" [d3.cpp:107]   --->   Operation 113 'br' 'br_ln107' <Predicate = (icmp_ln68 & i_1 == 4)> <Delay = 0.42>
ST_2 : Operation 114 [1/1] (0.00ns)   --->   "%add239_224 = phi i64 %add_ln83_5, void %sw.bb214.1, i64 %add239_221, void %sw.bb240.1, i64 %add239_221, void %sw.bb275.1, i64 %add239_221, void %sw.bb302.1, i64 %add239_221, void %sw.bb338.1, i64 %add239_221, void %for.inc372" [d3.cpp:83]   --->   Operation 114 'phi' 'add239_224' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%add274_220 = phi i64 %add274_217, void %sw.bb214.1, i64 %add_ln89_7, void %sw.bb240.1, i64 %add274_217, void %sw.bb275.1, i64 %add274_217, void %sw.bb302.1, i64 %add274_217, void %sw.bb338.1, i64 %add274_217, void %for.inc372" [d3.cpp:89]   --->   Operation 115 'phi' 'add274_220' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns)   --->   "%add301_216 = phi i64 %add301_213, void %sw.bb214.1, i64 %add301_213, void %sw.bb240.1, i64 %add_ln94_5, void %sw.bb275.1, i64 %add301_213, void %sw.bb302.1, i64 %add301_213, void %sw.bb338.1, i64 %add301_213, void %for.inc372" [d3.cpp:94]   --->   Operation 116 'phi' 'add301_216' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 117 [1/1] (0.00ns)   --->   "%add337_212 = phi i64 %add337_29, void %sw.bb214.1, i64 %add337_29, void %sw.bb240.1, i64 %add337_29, void %sw.bb275.1, i64 %add_ln100_7, void %sw.bb302.1, i64 %add337_29, void %sw.bb338.1, i64 %add337_29, void %for.inc372" [d3.cpp:100]   --->   Operation 117 'phi' 'add337_212' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 118 [1/1] (0.00ns)   --->   "%add371_28 = phi i64 %add371_25, void %sw.bb214.1, i64 %add371_25, void %sw.bb240.1, i64 %add371_25, void %sw.bb275.1, i64 %add371_25, void %sw.bb302.1, i64 %add_ln106_7, void %sw.bb338.1, i64 %add371_25, void %for.inc372" [d3.cpp:106]   --->   Operation 118 'phi' 'add371_28' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 119 [1/1] (0.73ns)   --->   "%switch_ln74 = switch i3 %i_1, void %for.inc372.2, i3 3, void %sw.bb338.2, i3 2, void %sw.bb302.2, i3 0, void %sw.bb240.2, i3 1, void %sw.bb275.2" [d3.cpp:74]   --->   Operation 119 'switch' 'switch_ln74' <Predicate = (icmp_ln68)> <Delay = 0.73>
ST_2 : Operation 120 [1/1] (1.08ns)   --->   "%add_ln94_6 = add i64 %mul299_read, i64 %mul4_read" [d3.cpp:94]   --->   Operation 120 'add' 'add_ln94_6' <Predicate = (icmp_ln68 & i_1 == 1)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln94_7 = add i64 %add_ln94_6, i64 %mul290_read" [d3.cpp:94]   --->   Operation 121 'add' 'add_ln94_7' <Predicate = (icmp_ln68 & i_1 == 1)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 122 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln94_8 = add i64 %add_ln94_7, i64 %add301_216" [d3.cpp:94]   --->   Operation 122 'add' 'add_ln94_8' <Predicate = (icmp_ln68 & i_1 == 1)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 123 [1/1] (0.42ns)   --->   "%br_ln95 = br void %for.inc372.2" [d3.cpp:95]   --->   Operation 123 'br' 'br_ln95' <Predicate = (icmp_ln68 & i_1 == 1)> <Delay = 0.42>
ST_2 : Operation 124 [1/1] (1.08ns)   --->   "%add_ln89_8 = add i64 %mul3_read, i64 %mul246_read" [d3.cpp:89]   --->   Operation 124 'add' 'add_ln89_8' <Predicate = (icmp_ln68 & i_1 == 0)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 125 [1/1] (1.08ns)   --->   "%add_ln89_9 = add i64 %mul262_read, i64 %mul254_read" [d3.cpp:89]   --->   Operation 125 'add' 'add_ln89_9' <Predicate = (icmp_ln68 & i_1 == 0)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 126 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln89_10 = add i64 %add_ln89_8, i64 %add_ln89_9" [d3.cpp:89]   --->   Operation 126 'add' 'add_ln89_10' <Predicate = (icmp_ln68 & i_1 == 0)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 127 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln89_11 = add i64 %add_ln89_10, i64 %add274_220" [d3.cpp:89]   --->   Operation 127 'add' 'add_ln89_11' <Predicate = (icmp_ln68 & i_1 == 0)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 128 [1/1] (0.42ns)   --->   "%br_ln90 = br void %for.inc372.2" [d3.cpp:90]   --->   Operation 128 'br' 'br_ln90' <Predicate = (icmp_ln68 & i_1 == 0)> <Delay = 0.42>
ST_2 : Operation 129 [1/1] (1.08ns)   --->   "%add_ln100_8 = add i64 %mul5_read, i64 %mul318_read" [d3.cpp:100]   --->   Operation 129 'add' 'add_ln100_8' <Predicate = (icmp_ln68 & i_1 == 2)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 130 [1/1] (1.08ns)   --->   "%add_ln100_9 = add i64 %mul6_read, i64 %mul325_read" [d3.cpp:100]   --->   Operation 130 'add' 'add_ln100_9' <Predicate = (icmp_ln68 & i_1 == 2)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 131 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln100_10 = add i64 %add_ln100_8, i64 %add_ln100_9" [d3.cpp:100]   --->   Operation 131 'add' 'add_ln100_10' <Predicate = (icmp_ln68 & i_1 == 2)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 132 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln100_11 = add i64 %add_ln100_10, i64 %add337_212" [d3.cpp:100]   --->   Operation 132 'add' 'add_ln100_11' <Predicate = (icmp_ln68 & i_1 == 2)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 133 [1/1] (0.42ns)   --->   "%br_ln101 = br void %for.inc372.2" [d3.cpp:101]   --->   Operation 133 'br' 'br_ln101' <Predicate = (icmp_ln68 & i_1 == 2)> <Delay = 0.42>
ST_2 : Operation 134 [1/1] (1.08ns)   --->   "%add_ln106_8 = add i64 %mul360_read, i64 %mul369_read" [d3.cpp:106]   --->   Operation 134 'add' 'add_ln106_8' <Predicate = (icmp_ln68 & i_1 == 3)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 135 [1/1] (1.08ns)   --->   "%add_ln106_9 = add i64 %mul353_read, i64 %mul344_read" [d3.cpp:106]   --->   Operation 135 'add' 'add_ln106_9' <Predicate = (icmp_ln68 & i_1 == 3)> <Delay = 1.08> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.08> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 136 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln106_10 = add i64 %add_ln106_8, i64 %add_ln106_9" [d3.cpp:106]   --->   Operation 136 'add' 'add_ln106_10' <Predicate = (icmp_ln68 & i_1 == 3)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 137 [1/1] (0.81ns) (root node of TernaryAdder)   --->   "%add_ln106_11 = add i64 %add_ln106_10, i64 %add371_28" [d3.cpp:106]   --->   Operation 137 'add' 'add_ln106_11' <Predicate = (icmp_ln68 & i_1 == 3)> <Delay = 0.81> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.40> <IPBlock> <Opcode : '<invalid operator> ' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 138 [1/1] (0.42ns)   --->   "%br_ln107 = br void %for.inc372.2" [d3.cpp:107]   --->   Operation 138 'br' 'br_ln107' <Predicate = (icmp_ln68 & i_1 == 3)> <Delay = 0.42>
ST_2 : Operation 139 [1/1] (0.00ns)   --->   "%add274_219 = phi i64 %add_ln89_11, void %sw.bb240.2, i64 %add274_220, void %sw.bb275.2, i64 %add274_220, void %sw.bb302.2, i64 %add274_220, void %sw.bb338.2, i64 %add274_220, void %for.inc372.1" [d3.cpp:89]   --->   Operation 139 'phi' 'add274_219' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 140 [1/1] (0.00ns)   --->   "%add301_215 = phi i64 %add301_216, void %sw.bb240.2, i64 %add_ln94_8, void %sw.bb275.2, i64 %add301_216, void %sw.bb302.2, i64 %add301_216, void %sw.bb338.2, i64 %add301_216, void %for.inc372.1" [d3.cpp:94]   --->   Operation 140 'phi' 'add301_215' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 141 [1/1] (0.00ns)   --->   "%add337_211 = phi i64 %add337_212, void %sw.bb240.2, i64 %add337_212, void %sw.bb275.2, i64 %add_ln100_11, void %sw.bb302.2, i64 %add337_212, void %sw.bb338.2, i64 %add337_212, void %for.inc372.1" [d3.cpp:100]   --->   Operation 141 'phi' 'add337_211' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 142 [1/1] (0.00ns)   --->   "%add371_27 = phi i64 %add371_28, void %sw.bb240.2, i64 %add371_28, void %sw.bb275.2, i64 %add371_28, void %sw.bb302.2, i64 %add_ln106_11, void %sw.bb338.2, i64 %add371_28, void %for.inc372.1" [d3.cpp:106]   --->   Operation 142 'phi' 'add371_27' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 143 [1/1] (0.67ns)   --->   "%i_2 = add i3 %i_1, i3 3" [d3.cpp:68]   --->   Operation 143 'add' 'i_2' <Predicate = (icmp_ln68)> <Delay = 0.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 144 [1/1] (0.42ns)   --->   "%store_ln68 = store i64 %add239_224, i64 %add239_222" [d3.cpp:68]   --->   Operation 144 'store' 'store_ln68' <Predicate = (icmp_ln68)> <Delay = 0.42>
ST_2 : Operation 145 [1/1] (0.42ns)   --->   "%store_ln68 = store i64 %add274_219, i64 %add274_218" [d3.cpp:68]   --->   Operation 145 'store' 'store_ln68' <Predicate = (icmp_ln68)> <Delay = 0.42>
ST_2 : Operation 146 [1/1] (0.42ns)   --->   "%store_ln68 = store i64 %add301_215, i64 %add301_214" [d3.cpp:68]   --->   Operation 146 'store' 'store_ln68' <Predicate = (icmp_ln68)> <Delay = 0.42>
ST_2 : Operation 147 [1/1] (0.42ns)   --->   "%store_ln68 = store i64 %add337_211, i64 %add337_210" [d3.cpp:68]   --->   Operation 147 'store' 'store_ln68' <Predicate = (icmp_ln68)> <Delay = 0.42>
ST_2 : Operation 148 [1/1] (0.42ns)   --->   "%store_ln68 = store i64 %add371_27, i64 %add371_26" [d3.cpp:68]   --->   Operation 148 'store' 'store_ln68' <Predicate = (icmp_ln68)> <Delay = 0.42>
ST_2 : Operation 149 [1/1] (0.42ns)   --->   "%store_ln68 = store i3 %i_2, i3 %i" [d3.cpp:68]   --->   Operation 149 'store' 'store_ln68' <Predicate = (icmp_ln68)> <Delay = 0.42>
ST_2 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln68 = br void %for.body196" [d3.cpp:68]   --->   Operation 150 'br' 'br_ln68' <Predicate = (icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 151 [1/1] (0.00ns)   --->   "%add204_214_load_1 = load i64 %add204_214"   --->   Operation 151 'load' 'add204_214_load_1' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 152 [1/1] (0.00ns)   --->   "%write_ln83 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add239_222_out, i64 %add239_222_load" [d3.cpp:83]   --->   Operation 152 'write' 'write_ln83' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 153 [1/1] (0.00ns)   --->   "%write_ln89 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add274_218_out, i64 %add274_218_load" [d3.cpp:89]   --->   Operation 153 'write' 'write_ln89' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 154 [1/1] (0.00ns)   --->   "%write_ln94 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add301_214_out, i64 %add301_214_load" [d3.cpp:94]   --->   Operation 154 'write' 'write_ln94' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 155 [1/1] (0.00ns)   --->   "%write_ln100 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add337_210_out, i64 %add337_210_load" [d3.cpp:100]   --->   Operation 155 'write' 'write_ln100' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 156 [1/1] (0.00ns)   --->   "%write_ln106 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add371_26_out, i64 %add371_26_load" [d3.cpp:106]   --->   Operation 156 'write' 'write_ln106' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 157 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i64P0A, i64 %add204_214_out, i64 %add204_214_load_1"   --->   Operation 157 'write' 'write_ln0' <Predicate = (!icmp_ln68)> <Delay = 0.00>
ST_2 : Operation 158 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 158 'ret' 'ret_ln0' <Predicate = (!icmp_ln68)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ arr_2_load_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arr_load_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arr_1_load_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arr_2_load_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ arr_1_load_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_ln60_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul211]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul202]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul237]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul221]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul229]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul246]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul254]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul262]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul299]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul290]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul318]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul325]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul360]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul369]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul344]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul353]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add239_222_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ add274_218_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ add301_214_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ add337_210_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ add371_26_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ add204_214_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 011]
add204_214             (alloca           ) [ 011]
add371_26              (alloca           ) [ 011]
add337_210             (alloca           ) [ 011]
add301_214             (alloca           ) [ 011]
add274_218             (alloca           ) [ 011]
add239_222             (alloca           ) [ 011]
mul353_read            (read             ) [ 011]
mul344_read            (read             ) [ 011]
mul369_read            (read             ) [ 011]
mul360_read            (read             ) [ 011]
mul6_read              (read             ) [ 011]
mul325_read            (read             ) [ 011]
mul318_read            (read             ) [ 011]
mul5_read              (read             ) [ 011]
mul290_read            (read             ) [ 011]
mul4_read              (read             ) [ 011]
mul299_read            (read             ) [ 011]
mul262_read            (read             ) [ 011]
mul254_read            (read             ) [ 011]
mul246_read            (read             ) [ 011]
mul3_read              (read             ) [ 011]
mul229_read            (read             ) [ 011]
mul221_read            (read             ) [ 011]
mul237_read            (read             ) [ 011]
mul202_read            (read             ) [ 011]
mul211_read            (read             ) [ 011]
add_ln60_3_read        (read             ) [ 000]
arr_1_load_5_read      (read             ) [ 000]
arr_2_load_5_read      (read             ) [ 000]
arr_1_load_6_read      (read             ) [ 000]
arr_load_6_read        (read             ) [ 000]
arr_2_load_6_read      (read             ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
br_ln0                 (br               ) [ 000]
i_1                    (load             ) [ 011]
add371_26_load         (load             ) [ 000]
add337_210_load        (load             ) [ 000]
add301_214_load        (load             ) [ 000]
add274_218_load        (load             ) [ 000]
add239_222_load        (load             ) [ 000]
icmp_ln68              (icmp             ) [ 011]
br_ln68                (br               ) [ 000]
specpipeline_ln70      (specpipeline     ) [ 000]
speclooptripcount_ln68 (speclooptripcount) [ 000]
specloopname_ln68      (specloopname     ) [ 000]
switch_ln74            (switch           ) [ 000]
add_ln100              (add              ) [ 000]
add_ln100_1            (add              ) [ 000]
add_ln100_2            (add              ) [ 000]
add_ln100_3            (add              ) [ 000]
br_ln101               (br               ) [ 000]
add_ln94               (add              ) [ 000]
add_ln94_1             (add              ) [ 000]
add_ln94_2             (add              ) [ 000]
br_ln95                (br               ) [ 000]
add_ln89               (add              ) [ 000]
add_ln89_1             (add              ) [ 000]
add_ln89_2             (add              ) [ 000]
add_ln89_3             (add              ) [ 000]
br_ln90                (br               ) [ 000]
add_ln83               (add              ) [ 000]
add_ln83_1             (add              ) [ 000]
add_ln83_2             (add              ) [ 000]
br_ln84                (br               ) [ 000]
add_ln106              (add              ) [ 000]
add_ln106_1            (add              ) [ 000]
add_ln106_2            (add              ) [ 000]
add_ln106_3            (add              ) [ 000]
br_ln107               (br               ) [ 000]
add204_214_load        (load             ) [ 000]
add_ln78_1             (add              ) [ 000]
add_ln78               (add              ) [ 000]
store_ln79             (store            ) [ 000]
br_ln79                (br               ) [ 000]
add239_221             (phi              ) [ 000]
add274_217             (phi              ) [ 000]
add301_213             (phi              ) [ 000]
add337_29              (phi              ) [ 000]
add371_25              (phi              ) [ 000]
switch_ln74            (switch           ) [ 000]
add_ln100_4            (add              ) [ 000]
add_ln100_5            (add              ) [ 000]
add_ln100_6            (add              ) [ 000]
add_ln100_7            (add              ) [ 000]
br_ln101               (br               ) [ 000]
add_ln94_3             (add              ) [ 000]
add_ln94_4             (add              ) [ 000]
add_ln94_5             (add              ) [ 000]
br_ln95                (br               ) [ 000]
add_ln89_4             (add              ) [ 000]
add_ln89_5             (add              ) [ 000]
add_ln89_6             (add              ) [ 000]
add_ln89_7             (add              ) [ 000]
br_ln90                (br               ) [ 000]
add_ln83_3             (add              ) [ 000]
add_ln83_4             (add              ) [ 000]
add_ln83_5             (add              ) [ 000]
br_ln84                (br               ) [ 000]
add_ln106_4            (add              ) [ 000]
add_ln106_5            (add              ) [ 000]
add_ln106_6            (add              ) [ 000]
add_ln106_7            (add              ) [ 000]
br_ln107               (br               ) [ 000]
add239_224             (phi              ) [ 000]
add274_220             (phi              ) [ 000]
add301_216             (phi              ) [ 000]
add337_212             (phi              ) [ 000]
add371_28              (phi              ) [ 000]
switch_ln74            (switch           ) [ 000]
add_ln94_6             (add              ) [ 000]
add_ln94_7             (add              ) [ 000]
add_ln94_8             (add              ) [ 000]
br_ln95                (br               ) [ 000]
add_ln89_8             (add              ) [ 000]
add_ln89_9             (add              ) [ 000]
add_ln89_10            (add              ) [ 000]
add_ln89_11            (add              ) [ 000]
br_ln90                (br               ) [ 000]
add_ln100_8            (add              ) [ 000]
add_ln100_9            (add              ) [ 000]
add_ln100_10           (add              ) [ 000]
add_ln100_11           (add              ) [ 000]
br_ln101               (br               ) [ 000]
add_ln106_8            (add              ) [ 000]
add_ln106_9            (add              ) [ 000]
add_ln106_10           (add              ) [ 000]
add_ln106_11           (add              ) [ 000]
br_ln107               (br               ) [ 000]
add274_219             (phi              ) [ 000]
add301_215             (phi              ) [ 000]
add337_211             (phi              ) [ 000]
add371_27              (phi              ) [ 000]
i_2                    (add              ) [ 000]
store_ln68             (store            ) [ 000]
store_ln68             (store            ) [ 000]
store_ln68             (store            ) [ 000]
store_ln68             (store            ) [ 000]
store_ln68             (store            ) [ 000]
store_ln68             (store            ) [ 000]
br_ln68                (br               ) [ 000]
add204_214_load_1      (load             ) [ 000]
write_ln83             (write            ) [ 000]
write_ln89             (write            ) [ 000]
write_ln94             (write            ) [ 000]
write_ln100            (write            ) [ 000]
write_ln106            (write            ) [ 000]
write_ln0              (write            ) [ 000]
ret_ln0                (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="arr_2_load_6">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_2_load_6"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="arr_load_6">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_load_6"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="arr_1_load_6">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_1_load_6"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="arr_2_load_5">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_2_load_5"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="arr_1_load_5">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="arr_1_load_5"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="add_ln60_3">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln60_3"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="mul211">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul211"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="mul202">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul202"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="mul237">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul237"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="mul221">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul221"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="mul229">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul229"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="mul3">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="mul246">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul246"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="mul254">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul254"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="mul262">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul262"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="mul299">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul299"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="mul4">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul4"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="mul290">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul290"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="mul5">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul5"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="mul318">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul318"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="mul325">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul325"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="mul6">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul6"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="mul360">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul360"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="mul369">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul369"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="mul344">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul344"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="mul353">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul353"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="add239_222_out">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add239_222_out"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="add274_218_out">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add274_218_out"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="add301_214_out">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add301_214_out"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="add337_210_out">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add337_210_out"/></StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="add371_26_out">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add371_26_out"/></StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="add204_214_out">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add204_214_out"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="98" class="1004" name="i_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="add204_214_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add204_214/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="add371_26_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add371_26/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="add337_210_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add337_210/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="add301_214_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add301_214/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="add274_218_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add274_218/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="add239_222_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="add239_222/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="mul353_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="64" slack="0"/>
<pin id="128" dir="0" index="1" bw="64" slack="0"/>
<pin id="129" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul353_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="mul344_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="64" slack="0"/>
<pin id="134" dir="0" index="1" bw="64" slack="0"/>
<pin id="135" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul344_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="mul369_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="64" slack="0"/>
<pin id="140" dir="0" index="1" bw="64" slack="0"/>
<pin id="141" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul369_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="mul360_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="64" slack="0"/>
<pin id="146" dir="0" index="1" bw="64" slack="0"/>
<pin id="147" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul360_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="mul6_read_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="64" slack="0"/>
<pin id="152" dir="0" index="1" bw="64" slack="0"/>
<pin id="153" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul6_read/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="mul325_read_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="64" slack="0"/>
<pin id="158" dir="0" index="1" bw="64" slack="0"/>
<pin id="159" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul325_read/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="mul318_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="64" slack="0"/>
<pin id="164" dir="0" index="1" bw="64" slack="0"/>
<pin id="165" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul318_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="mul5_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="64" slack="0"/>
<pin id="170" dir="0" index="1" bw="64" slack="0"/>
<pin id="171" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul5_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="mul290_read_read_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="64" slack="0"/>
<pin id="176" dir="0" index="1" bw="64" slack="0"/>
<pin id="177" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul290_read/1 "/>
</bind>
</comp>

<comp id="180" class="1004" name="mul4_read_read_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="64" slack="0"/>
<pin id="182" dir="0" index="1" bw="64" slack="0"/>
<pin id="183" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul4_read/1 "/>
</bind>
</comp>

<comp id="186" class="1004" name="mul299_read_read_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="64" slack="0"/>
<pin id="188" dir="0" index="1" bw="64" slack="0"/>
<pin id="189" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul299_read/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="mul262_read_read_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="64" slack="0"/>
<pin id="194" dir="0" index="1" bw="64" slack="0"/>
<pin id="195" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul262_read/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="mul254_read_read_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="64" slack="0"/>
<pin id="200" dir="0" index="1" bw="64" slack="0"/>
<pin id="201" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul254_read/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="mul246_read_read_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="64" slack="0"/>
<pin id="206" dir="0" index="1" bw="64" slack="0"/>
<pin id="207" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul246_read/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="mul3_read_read_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="64" slack="0"/>
<pin id="212" dir="0" index="1" bw="64" slack="0"/>
<pin id="213" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul3_read/1 "/>
</bind>
</comp>

<comp id="216" class="1004" name="mul229_read_read_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="64" slack="0"/>
<pin id="218" dir="0" index="1" bw="64" slack="0"/>
<pin id="219" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul229_read/1 "/>
</bind>
</comp>

<comp id="222" class="1004" name="mul221_read_read_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="64" slack="0"/>
<pin id="224" dir="0" index="1" bw="64" slack="0"/>
<pin id="225" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul221_read/1 "/>
</bind>
</comp>

<comp id="228" class="1004" name="mul237_read_read_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="64" slack="0"/>
<pin id="230" dir="0" index="1" bw="64" slack="0"/>
<pin id="231" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul237_read/1 "/>
</bind>
</comp>

<comp id="234" class="1004" name="mul202_read_read_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="64" slack="0"/>
<pin id="236" dir="0" index="1" bw="64" slack="0"/>
<pin id="237" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul202_read/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="mul211_read_read_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="64" slack="0"/>
<pin id="242" dir="0" index="1" bw="64" slack="0"/>
<pin id="243" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul211_read/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="add_ln60_3_read_read_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="64" slack="0"/>
<pin id="248" dir="0" index="1" bw="64" slack="0"/>
<pin id="249" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln60_3_read/1 "/>
</bind>
</comp>

<comp id="252" class="1004" name="arr_1_load_5_read_read_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="64" slack="0"/>
<pin id="254" dir="0" index="1" bw="64" slack="0"/>
<pin id="255" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arr_1_load_5_read/1 "/>
</bind>
</comp>

<comp id="258" class="1004" name="arr_2_load_5_read_read_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="64" slack="0"/>
<pin id="260" dir="0" index="1" bw="64" slack="0"/>
<pin id="261" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arr_2_load_5_read/1 "/>
</bind>
</comp>

<comp id="264" class="1004" name="arr_1_load_6_read_read_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="64" slack="0"/>
<pin id="266" dir="0" index="1" bw="64" slack="0"/>
<pin id="267" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arr_1_load_6_read/1 "/>
</bind>
</comp>

<comp id="270" class="1004" name="arr_load_6_read_read_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="64" slack="0"/>
<pin id="272" dir="0" index="1" bw="64" slack="0"/>
<pin id="273" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arr_load_6_read/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="arr_2_load_6_read_read_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="64" slack="0"/>
<pin id="278" dir="0" index="1" bw="64" slack="0"/>
<pin id="279" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="arr_2_load_6_read/1 "/>
</bind>
</comp>

<comp id="282" class="1004" name="write_ln83_write_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="0" slack="0"/>
<pin id="284" dir="0" index="1" bw="64" slack="0"/>
<pin id="285" dir="0" index="2" bw="64" slack="0"/>
<pin id="286" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln83/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="write_ln89_write_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="0" slack="0"/>
<pin id="291" dir="0" index="1" bw="64" slack="0"/>
<pin id="292" dir="0" index="2" bw="64" slack="0"/>
<pin id="293" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln89/2 "/>
</bind>
</comp>

<comp id="296" class="1004" name="write_ln94_write_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="0" slack="0"/>
<pin id="298" dir="0" index="1" bw="64" slack="0"/>
<pin id="299" dir="0" index="2" bw="64" slack="0"/>
<pin id="300" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln94/2 "/>
</bind>
</comp>

<comp id="303" class="1004" name="write_ln100_write_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="0" slack="0"/>
<pin id="305" dir="0" index="1" bw="64" slack="0"/>
<pin id="306" dir="0" index="2" bw="64" slack="0"/>
<pin id="307" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln100/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="write_ln106_write_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="0" slack="0"/>
<pin id="312" dir="0" index="1" bw="64" slack="0"/>
<pin id="313" dir="0" index="2" bw="64" slack="0"/>
<pin id="314" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln106/2 "/>
</bind>
</comp>

<comp id="317" class="1004" name="write_ln0_write_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="0" slack="0"/>
<pin id="319" dir="0" index="1" bw="64" slack="0"/>
<pin id="320" dir="0" index="2" bw="64" slack="0"/>
<pin id="321" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 "/>
</bind>
</comp>

<comp id="324" class="1005" name="add239_221_reg_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="326" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="add239_221 (phireg) "/>
</bind>
</comp>

<comp id="327" class="1004" name="add239_221_phi_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="64" slack="0"/>
<pin id="329" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="330" dir="0" index="2" bw="64" slack="0"/>
<pin id="331" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="332" dir="0" index="4" bw="64" slack="0"/>
<pin id="333" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="334" dir="0" index="6" bw="64" slack="0"/>
<pin id="335" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="336" dir="0" index="8" bw="64" slack="0"/>
<pin id="337" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="338" dir="0" index="10" bw="64" slack="0"/>
<pin id="339" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="340" dir="1" index="12" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add239_221/2 "/>
</bind>
</comp>

<comp id="341" class="1005" name="add274_217_reg_341">
<pin_list>
<pin id="342" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="343" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="add274_217 (phireg) "/>
</bind>
</comp>

<comp id="344" class="1004" name="add274_217_phi_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="64" slack="0"/>
<pin id="346" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="347" dir="0" index="2" bw="64" slack="0"/>
<pin id="348" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="349" dir="0" index="4" bw="64" slack="0"/>
<pin id="350" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="351" dir="0" index="6" bw="64" slack="0"/>
<pin id="352" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="353" dir="0" index="8" bw="64" slack="0"/>
<pin id="354" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="355" dir="0" index="10" bw="64" slack="0"/>
<pin id="356" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="357" dir="1" index="12" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add274_217/2 "/>
</bind>
</comp>

<comp id="358" class="1005" name="add301_213_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="360" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="add301_213 (phireg) "/>
</bind>
</comp>

<comp id="361" class="1004" name="add301_213_phi_fu_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="64" slack="0"/>
<pin id="363" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="364" dir="0" index="2" bw="64" slack="0"/>
<pin id="365" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="366" dir="0" index="4" bw="64" slack="0"/>
<pin id="367" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="368" dir="0" index="6" bw="64" slack="0"/>
<pin id="369" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="370" dir="0" index="8" bw="64" slack="0"/>
<pin id="371" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="372" dir="0" index="10" bw="64" slack="0"/>
<pin id="373" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="374" dir="1" index="12" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add301_213/2 "/>
</bind>
</comp>

<comp id="375" class="1005" name="add337_29_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="377" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="add337_29 (phireg) "/>
</bind>
</comp>

<comp id="378" class="1004" name="add337_29_phi_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="64" slack="0"/>
<pin id="380" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="381" dir="0" index="2" bw="64" slack="0"/>
<pin id="382" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="383" dir="0" index="4" bw="64" slack="0"/>
<pin id="384" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="385" dir="0" index="6" bw="64" slack="0"/>
<pin id="386" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="387" dir="0" index="8" bw="64" slack="0"/>
<pin id="388" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="389" dir="0" index="10" bw="64" slack="0"/>
<pin id="390" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="391" dir="1" index="12" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add337_29/2 "/>
</bind>
</comp>

<comp id="392" class="1005" name="add371_25_reg_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="394" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="add371_25 (phireg) "/>
</bind>
</comp>

<comp id="395" class="1004" name="add371_25_phi_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="64" slack="0"/>
<pin id="397" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="398" dir="0" index="2" bw="64" slack="0"/>
<pin id="399" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="400" dir="0" index="4" bw="64" slack="0"/>
<pin id="401" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="402" dir="0" index="6" bw="64" slack="0"/>
<pin id="403" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="404" dir="0" index="8" bw="64" slack="0"/>
<pin id="405" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="406" dir="0" index="10" bw="64" slack="0"/>
<pin id="407" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="408" dir="1" index="12" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add371_25/2 "/>
</bind>
</comp>

<comp id="409" class="1005" name="add239_224_reg_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="411" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="add239_224 (phireg) "/>
</bind>
</comp>

<comp id="412" class="1004" name="add239_224_phi_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="64" slack="0"/>
<pin id="414" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="415" dir="0" index="2" bw="64" slack="0"/>
<pin id="416" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="417" dir="0" index="4" bw="64" slack="0"/>
<pin id="418" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="419" dir="0" index="6" bw="64" slack="0"/>
<pin id="420" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="421" dir="0" index="8" bw="64" slack="0"/>
<pin id="422" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="423" dir="0" index="10" bw="64" slack="0"/>
<pin id="424" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="425" dir="1" index="12" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add239_224/2 "/>
</bind>
</comp>

<comp id="431" class="1005" name="add274_220_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="433" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="add274_220 (phireg) "/>
</bind>
</comp>

<comp id="434" class="1004" name="add274_220_phi_fu_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="64" slack="0"/>
<pin id="436" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="437" dir="0" index="2" bw="64" slack="0"/>
<pin id="438" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="439" dir="0" index="4" bw="64" slack="0"/>
<pin id="440" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="441" dir="0" index="6" bw="64" slack="0"/>
<pin id="442" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="443" dir="0" index="8" bw="64" slack="0"/>
<pin id="444" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="445" dir="0" index="10" bw="64" slack="0"/>
<pin id="446" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="447" dir="1" index="12" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add274_220/2 "/>
</bind>
</comp>

<comp id="453" class="1005" name="add301_216_reg_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="455" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="add301_216 (phireg) "/>
</bind>
</comp>

<comp id="456" class="1004" name="add301_216_phi_fu_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="64" slack="0"/>
<pin id="458" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="459" dir="0" index="2" bw="64" slack="0"/>
<pin id="460" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="461" dir="0" index="4" bw="64" slack="0"/>
<pin id="462" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="463" dir="0" index="6" bw="64" slack="0"/>
<pin id="464" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="465" dir="0" index="8" bw="64" slack="0"/>
<pin id="466" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="467" dir="0" index="10" bw="64" slack="0"/>
<pin id="468" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="469" dir="1" index="12" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add301_216/2 "/>
</bind>
</comp>

<comp id="475" class="1005" name="add337_212_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="477" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="add337_212 (phireg) "/>
</bind>
</comp>

<comp id="478" class="1004" name="add337_212_phi_fu_478">
<pin_list>
<pin id="479" dir="0" index="0" bw="64" slack="0"/>
<pin id="480" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="481" dir="0" index="2" bw="64" slack="0"/>
<pin id="482" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="483" dir="0" index="4" bw="64" slack="0"/>
<pin id="484" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="485" dir="0" index="6" bw="64" slack="0"/>
<pin id="486" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="487" dir="0" index="8" bw="64" slack="0"/>
<pin id="488" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="489" dir="0" index="10" bw="64" slack="0"/>
<pin id="490" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="491" dir="1" index="12" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add337_212/2 "/>
</bind>
</comp>

<comp id="497" class="1005" name="add371_28_reg_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="499" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="add371_28 (phireg) "/>
</bind>
</comp>

<comp id="500" class="1004" name="add371_28_phi_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="64" slack="0"/>
<pin id="502" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="503" dir="0" index="2" bw="64" slack="0"/>
<pin id="504" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="505" dir="0" index="4" bw="64" slack="0"/>
<pin id="506" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="507" dir="0" index="6" bw="64" slack="0"/>
<pin id="508" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="509" dir="0" index="8" bw="64" slack="0"/>
<pin id="510" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="511" dir="0" index="10" bw="64" slack="0"/>
<pin id="512" dir="0" index="11" bw="0" slack="2147483647"/>
<pin id="513" dir="1" index="12" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add371_28/2 "/>
</bind>
</comp>

<comp id="519" class="1005" name="add274_219_reg_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="521" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="add274_219 (phireg) "/>
</bind>
</comp>

<comp id="522" class="1004" name="add274_219_phi_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="64" slack="0"/>
<pin id="524" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="525" dir="0" index="2" bw="64" slack="0"/>
<pin id="526" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="527" dir="0" index="4" bw="64" slack="0"/>
<pin id="528" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="529" dir="0" index="6" bw="64" slack="0"/>
<pin id="530" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="531" dir="0" index="8" bw="64" slack="0"/>
<pin id="532" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="533" dir="1" index="10" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add274_219/2 "/>
</bind>
</comp>

<comp id="538" class="1005" name="add301_215_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="540" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="add301_215 (phireg) "/>
</bind>
</comp>

<comp id="541" class="1004" name="add301_215_phi_fu_541">
<pin_list>
<pin id="542" dir="0" index="0" bw="64" slack="0"/>
<pin id="543" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="544" dir="0" index="2" bw="64" slack="0"/>
<pin id="545" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="546" dir="0" index="4" bw="64" slack="0"/>
<pin id="547" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="548" dir="0" index="6" bw="64" slack="0"/>
<pin id="549" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="550" dir="0" index="8" bw="64" slack="0"/>
<pin id="551" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="552" dir="1" index="10" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add301_215/2 "/>
</bind>
</comp>

<comp id="557" class="1005" name="add337_211_reg_557">
<pin_list>
<pin id="558" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="559" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="add337_211 (phireg) "/>
</bind>
</comp>

<comp id="560" class="1004" name="add337_211_phi_fu_560">
<pin_list>
<pin id="561" dir="0" index="0" bw="64" slack="0"/>
<pin id="562" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="563" dir="0" index="2" bw="64" slack="0"/>
<pin id="564" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="565" dir="0" index="4" bw="64" slack="0"/>
<pin id="566" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="567" dir="0" index="6" bw="64" slack="0"/>
<pin id="568" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="569" dir="0" index="8" bw="64" slack="0"/>
<pin id="570" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="571" dir="1" index="10" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add337_211/2 "/>
</bind>
</comp>

<comp id="576" class="1005" name="add371_27_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="64" slack="2147483647"/>
<pin id="578" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opset="add371_27 (phireg) "/>
</bind>
</comp>

<comp id="579" class="1004" name="add371_27_phi_fu_579">
<pin_list>
<pin id="580" dir="0" index="0" bw="64" slack="0"/>
<pin id="581" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="582" dir="0" index="2" bw="64" slack="0"/>
<pin id="583" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="584" dir="0" index="4" bw="64" slack="0"/>
<pin id="585" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="586" dir="0" index="6" bw="64" slack="0"/>
<pin id="587" dir="0" index="7" bw="0" slack="2147483647"/>
<pin id="588" dir="0" index="8" bw="64" slack="0"/>
<pin id="589" dir="0" index="9" bw="0" slack="2147483647"/>
<pin id="590" dir="1" index="10" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="add371_27/2 "/>
</bind>
</comp>

<comp id="595" class="1004" name="grp_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="64" slack="1"/>
<pin id="597" dir="0" index="1" bw="64" slack="1"/>
<pin id="598" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln83/2 add_ln83_3/2 "/>
</bind>
</comp>

<comp id="599" class="1004" name="grp_fu_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="64" slack="1"/>
<pin id="601" dir="0" index="1" bw="64" slack="1"/>
<pin id="602" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln100_4/2 add_ln100_8/2 "/>
</bind>
</comp>

<comp id="603" class="1004" name="grp_fu_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="64" slack="1"/>
<pin id="605" dir="0" index="1" bw="64" slack="1"/>
<pin id="606" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln100_5/2 add_ln100_9/2 "/>
</bind>
</comp>

<comp id="607" class="1004" name="grp_fu_607">
<pin_list>
<pin id="608" dir="0" index="0" bw="64" slack="0"/>
<pin id="609" dir="0" index="1" bw="64" slack="0"/>
<pin id="610" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln100_6/2 add_ln100_10/2 "/>
</bind>
</comp>

<comp id="613" class="1004" name="grp_fu_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="64" slack="1"/>
<pin id="615" dir="0" index="1" bw="64" slack="1"/>
<pin id="616" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln94_3/2 add_ln94_6/2 "/>
</bind>
</comp>

<comp id="617" class="1004" name="grp_fu_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="64" slack="0"/>
<pin id="619" dir="0" index="1" bw="64" slack="1"/>
<pin id="620" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln94_4/2 add_ln94_7/2 "/>
</bind>
</comp>

<comp id="622" class="1004" name="grp_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="64" slack="1"/>
<pin id="624" dir="0" index="1" bw="64" slack="1"/>
<pin id="625" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln89_4/2 add_ln89_8/2 "/>
</bind>
</comp>

<comp id="626" class="1004" name="grp_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="64" slack="1"/>
<pin id="628" dir="0" index="1" bw="64" slack="1"/>
<pin id="629" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln89_5/2 add_ln89_9/2 "/>
</bind>
</comp>

<comp id="630" class="1004" name="grp_fu_630">
<pin_list>
<pin id="631" dir="0" index="0" bw="64" slack="0"/>
<pin id="632" dir="0" index="1" bw="64" slack="0"/>
<pin id="633" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln89_6/2 add_ln89_10/2 "/>
</bind>
</comp>

<comp id="636" class="1004" name="grp_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="64" slack="1"/>
<pin id="638" dir="0" index="1" bw="64" slack="1"/>
<pin id="639" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln106_4/2 add_ln106_8/2 "/>
</bind>
</comp>

<comp id="640" class="1004" name="grp_fu_640">
<pin_list>
<pin id="641" dir="0" index="0" bw="64" slack="1"/>
<pin id="642" dir="0" index="1" bw="64" slack="1"/>
<pin id="643" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln106_5/2 add_ln106_9/2 "/>
</bind>
</comp>

<comp id="644" class="1004" name="grp_fu_644">
<pin_list>
<pin id="645" dir="0" index="0" bw="64" slack="0"/>
<pin id="646" dir="0" index="1" bw="64" slack="0"/>
<pin id="647" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln106_6/2 add_ln106_10/2 "/>
</bind>
</comp>

<comp id="650" class="1004" name="store_ln0_store_fu_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="64" slack="0"/>
<pin id="652" dir="0" index="1" bw="64" slack="0"/>
<pin id="653" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="655" class="1004" name="store_ln0_store_fu_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="64" slack="0"/>
<pin id="657" dir="0" index="1" bw="64" slack="0"/>
<pin id="658" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="660" class="1004" name="store_ln0_store_fu_660">
<pin_list>
<pin id="661" dir="0" index="0" bw="64" slack="0"/>
<pin id="662" dir="0" index="1" bw="64" slack="0"/>
<pin id="663" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="665" class="1004" name="store_ln0_store_fu_665">
<pin_list>
<pin id="666" dir="0" index="0" bw="64" slack="0"/>
<pin id="667" dir="0" index="1" bw="64" slack="0"/>
<pin id="668" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="670" class="1004" name="store_ln0_store_fu_670">
<pin_list>
<pin id="671" dir="0" index="0" bw="64" slack="0"/>
<pin id="672" dir="0" index="1" bw="64" slack="0"/>
<pin id="673" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="675" class="1004" name="store_ln0_store_fu_675">
<pin_list>
<pin id="676" dir="0" index="0" bw="64" slack="0"/>
<pin id="677" dir="0" index="1" bw="64" slack="0"/>
<pin id="678" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="680" class="1004" name="store_ln0_store_fu_680">
<pin_list>
<pin id="681" dir="0" index="0" bw="1" slack="0"/>
<pin id="682" dir="0" index="1" bw="3" slack="0"/>
<pin id="683" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="685" class="1004" name="i_1_load_fu_685">
<pin_list>
<pin id="686" dir="0" index="0" bw="3" slack="1"/>
<pin id="687" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="688" class="1004" name="add371_26_load_load_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="64" slack="1"/>
<pin id="690" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add371_26_load/2 "/>
</bind>
</comp>

<comp id="697" class="1004" name="add337_210_load_load_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="64" slack="1"/>
<pin id="699" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add337_210_load/2 "/>
</bind>
</comp>

<comp id="706" class="1004" name="add301_214_load_load_fu_706">
<pin_list>
<pin id="707" dir="0" index="0" bw="64" slack="1"/>
<pin id="708" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add301_214_load/2 "/>
</bind>
</comp>

<comp id="715" class="1004" name="add274_218_load_load_fu_715">
<pin_list>
<pin id="716" dir="0" index="0" bw="64" slack="1"/>
<pin id="717" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add274_218_load/2 "/>
</bind>
</comp>

<comp id="724" class="1004" name="add239_222_load_load_fu_724">
<pin_list>
<pin id="725" dir="0" index="0" bw="64" slack="1"/>
<pin id="726" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add239_222_load/2 "/>
</bind>
</comp>

<comp id="733" class="1004" name="icmp_ln68_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="3" slack="0"/>
<pin id="735" dir="0" index="1" bw="3" slack="0"/>
<pin id="736" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln68/2 "/>
</bind>
</comp>

<comp id="739" class="1004" name="add_ln100_fu_739">
<pin_list>
<pin id="740" dir="0" index="0" bw="64" slack="1"/>
<pin id="741" dir="0" index="1" bw="64" slack="1"/>
<pin id="742" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln100/2 "/>
</bind>
</comp>

<comp id="743" class="1004" name="add_ln100_1_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="64" slack="1"/>
<pin id="745" dir="0" index="1" bw="64" slack="0"/>
<pin id="746" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln100_1/2 "/>
</bind>
</comp>

<comp id="748" class="1004" name="add_ln100_2_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="64" slack="0"/>
<pin id="750" dir="0" index="1" bw="64" slack="1"/>
<pin id="751" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln100_2/2 "/>
</bind>
</comp>

<comp id="753" class="1004" name="add_ln100_3_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="64" slack="0"/>
<pin id="755" dir="0" index="1" bw="64" slack="0"/>
<pin id="756" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln100_3/2 "/>
</bind>
</comp>

<comp id="760" class="1004" name="add_ln94_fu_760">
<pin_list>
<pin id="761" dir="0" index="0" bw="64" slack="1"/>
<pin id="762" dir="0" index="1" bw="64" slack="1"/>
<pin id="763" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln94/2 "/>
</bind>
</comp>

<comp id="764" class="1004" name="add_ln94_1_fu_764">
<pin_list>
<pin id="765" dir="0" index="0" bw="64" slack="1"/>
<pin id="766" dir="0" index="1" bw="64" slack="0"/>
<pin id="767" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln94_1/2 "/>
</bind>
</comp>

<comp id="769" class="1004" name="add_ln94_2_fu_769">
<pin_list>
<pin id="770" dir="0" index="0" bw="64" slack="0"/>
<pin id="771" dir="0" index="1" bw="64" slack="0"/>
<pin id="772" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln94_2/2 "/>
</bind>
</comp>

<comp id="776" class="1004" name="add_ln89_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="64" slack="1"/>
<pin id="778" dir="0" index="1" bw="64" slack="1"/>
<pin id="779" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln89/2 "/>
</bind>
</comp>

<comp id="780" class="1004" name="add_ln89_1_fu_780">
<pin_list>
<pin id="781" dir="0" index="0" bw="64" slack="1"/>
<pin id="782" dir="0" index="1" bw="64" slack="0"/>
<pin id="783" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln89_1/2 "/>
</bind>
</comp>

<comp id="785" class="1004" name="add_ln89_2_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="64" slack="0"/>
<pin id="787" dir="0" index="1" bw="64" slack="1"/>
<pin id="788" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln89_2/2 "/>
</bind>
</comp>

<comp id="790" class="1004" name="add_ln89_3_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="64" slack="0"/>
<pin id="792" dir="0" index="1" bw="64" slack="0"/>
<pin id="793" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln89_3/2 "/>
</bind>
</comp>

<comp id="797" class="1004" name="add_ln83_1_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="64" slack="1"/>
<pin id="799" dir="0" index="1" bw="64" slack="0"/>
<pin id="800" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln83_1/2 "/>
</bind>
</comp>

<comp id="802" class="1004" name="add_ln83_2_fu_802">
<pin_list>
<pin id="803" dir="0" index="0" bw="64" slack="0"/>
<pin id="804" dir="0" index="1" bw="64" slack="0"/>
<pin id="805" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln83_2/2 "/>
</bind>
</comp>

<comp id="809" class="1004" name="add_ln106_fu_809">
<pin_list>
<pin id="810" dir="0" index="0" bw="64" slack="1"/>
<pin id="811" dir="0" index="1" bw="64" slack="1"/>
<pin id="812" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln106/2 "/>
</bind>
</comp>

<comp id="813" class="1004" name="add_ln106_1_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="64" slack="1"/>
<pin id="815" dir="0" index="1" bw="64" slack="0"/>
<pin id="816" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln106_1/2 "/>
</bind>
</comp>

<comp id="818" class="1004" name="add_ln106_2_fu_818">
<pin_list>
<pin id="819" dir="0" index="0" bw="64" slack="0"/>
<pin id="820" dir="0" index="1" bw="64" slack="1"/>
<pin id="821" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln106_2/2 "/>
</bind>
</comp>

<comp id="823" class="1004" name="add_ln106_3_fu_823">
<pin_list>
<pin id="824" dir="0" index="0" bw="64" slack="0"/>
<pin id="825" dir="0" index="1" bw="64" slack="0"/>
<pin id="826" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln106_3/2 "/>
</bind>
</comp>

<comp id="830" class="1004" name="add204_214_load_load_fu_830">
<pin_list>
<pin id="831" dir="0" index="0" bw="64" slack="1"/>
<pin id="832" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add204_214_load/2 "/>
</bind>
</comp>

<comp id="833" class="1004" name="add_ln78_1_fu_833">
<pin_list>
<pin id="834" dir="0" index="0" bw="64" slack="1"/>
<pin id="835" dir="0" index="1" bw="64" slack="0"/>
<pin id="836" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln78_1/2 "/>
</bind>
</comp>

<comp id="838" class="1004" name="add_ln78_fu_838">
<pin_list>
<pin id="839" dir="0" index="0" bw="64" slack="0"/>
<pin id="840" dir="0" index="1" bw="64" slack="1"/>
<pin id="841" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln78/2 "/>
</bind>
</comp>

<comp id="843" class="1004" name="store_ln79_store_fu_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="64" slack="0"/>
<pin id="845" dir="0" index="1" bw="64" slack="1"/>
<pin id="846" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln79/2 "/>
</bind>
</comp>

<comp id="848" class="1004" name="add_ln100_7_fu_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="64" slack="0"/>
<pin id="850" dir="0" index="1" bw="64" slack="0"/>
<pin id="851" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln100_7/2 "/>
</bind>
</comp>

<comp id="855" class="1004" name="add_ln94_5_fu_855">
<pin_list>
<pin id="856" dir="0" index="0" bw="64" slack="0"/>
<pin id="857" dir="0" index="1" bw="64" slack="0"/>
<pin id="858" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln94_5/2 "/>
</bind>
</comp>

<comp id="862" class="1004" name="add_ln89_7_fu_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="64" slack="0"/>
<pin id="864" dir="0" index="1" bw="64" slack="0"/>
<pin id="865" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln89_7/2 "/>
</bind>
</comp>

<comp id="869" class="1004" name="add_ln83_4_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="64" slack="1"/>
<pin id="871" dir="0" index="1" bw="64" slack="0"/>
<pin id="872" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln83_4/2 "/>
</bind>
</comp>

<comp id="874" class="1004" name="add_ln83_5_fu_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="64" slack="0"/>
<pin id="876" dir="0" index="1" bw="64" slack="0"/>
<pin id="877" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln83_5/2 "/>
</bind>
</comp>

<comp id="881" class="1004" name="add_ln106_7_fu_881">
<pin_list>
<pin id="882" dir="0" index="0" bw="64" slack="0"/>
<pin id="883" dir="0" index="1" bw="64" slack="0"/>
<pin id="884" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln106_7/2 "/>
</bind>
</comp>

<comp id="888" class="1004" name="add_ln94_8_fu_888">
<pin_list>
<pin id="889" dir="0" index="0" bw="64" slack="0"/>
<pin id="890" dir="0" index="1" bw="64" slack="0"/>
<pin id="891" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln94_8/2 "/>
</bind>
</comp>

<comp id="895" class="1004" name="add_ln89_11_fu_895">
<pin_list>
<pin id="896" dir="0" index="0" bw="64" slack="0"/>
<pin id="897" dir="0" index="1" bw="64" slack="0"/>
<pin id="898" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln89_11/2 "/>
</bind>
</comp>

<comp id="902" class="1004" name="add_ln100_11_fu_902">
<pin_list>
<pin id="903" dir="0" index="0" bw="64" slack="0"/>
<pin id="904" dir="0" index="1" bw="64" slack="0"/>
<pin id="905" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln100_11/2 "/>
</bind>
</comp>

<comp id="909" class="1004" name="add_ln106_11_fu_909">
<pin_list>
<pin id="910" dir="0" index="0" bw="64" slack="0"/>
<pin id="911" dir="0" index="1" bw="64" slack="0"/>
<pin id="912" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln106_11/2 "/>
</bind>
</comp>

<comp id="916" class="1004" name="i_2_fu_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="3" slack="0"/>
<pin id="918" dir="0" index="1" bw="3" slack="0"/>
<pin id="919" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_2/2 "/>
</bind>
</comp>

<comp id="922" class="1004" name="store_ln68_store_fu_922">
<pin_list>
<pin id="923" dir="0" index="0" bw="64" slack="0"/>
<pin id="924" dir="0" index="1" bw="64" slack="1"/>
<pin id="925" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/2 "/>
</bind>
</comp>

<comp id="927" class="1004" name="store_ln68_store_fu_927">
<pin_list>
<pin id="928" dir="0" index="0" bw="64" slack="0"/>
<pin id="929" dir="0" index="1" bw="64" slack="1"/>
<pin id="930" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/2 "/>
</bind>
</comp>

<comp id="932" class="1004" name="store_ln68_store_fu_932">
<pin_list>
<pin id="933" dir="0" index="0" bw="64" slack="0"/>
<pin id="934" dir="0" index="1" bw="64" slack="1"/>
<pin id="935" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/2 "/>
</bind>
</comp>

<comp id="937" class="1004" name="store_ln68_store_fu_937">
<pin_list>
<pin id="938" dir="0" index="0" bw="64" slack="0"/>
<pin id="939" dir="0" index="1" bw="64" slack="1"/>
<pin id="940" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/2 "/>
</bind>
</comp>

<comp id="942" class="1004" name="store_ln68_store_fu_942">
<pin_list>
<pin id="943" dir="0" index="0" bw="64" slack="0"/>
<pin id="944" dir="0" index="1" bw="64" slack="1"/>
<pin id="945" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/2 "/>
</bind>
</comp>

<comp id="947" class="1004" name="store_ln68_store_fu_947">
<pin_list>
<pin id="948" dir="0" index="0" bw="3" slack="0"/>
<pin id="949" dir="0" index="1" bw="3" slack="1"/>
<pin id="950" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln68/2 "/>
</bind>
</comp>

<comp id="952" class="1004" name="add204_214_load_1_load_fu_952">
<pin_list>
<pin id="953" dir="0" index="0" bw="64" slack="1"/>
<pin id="954" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="add204_214_load_1/2 "/>
</bind>
</comp>

<comp id="956" class="1005" name="i_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="3" slack="0"/>
<pin id="958" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="963" class="1005" name="add204_214_reg_963">
<pin_list>
<pin id="964" dir="0" index="0" bw="64" slack="0"/>
<pin id="965" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add204_214 "/>
</bind>
</comp>

<comp id="971" class="1005" name="add371_26_reg_971">
<pin_list>
<pin id="972" dir="0" index="0" bw="64" slack="0"/>
<pin id="973" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add371_26 "/>
</bind>
</comp>

<comp id="978" class="1005" name="add337_210_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="64" slack="0"/>
<pin id="980" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add337_210 "/>
</bind>
</comp>

<comp id="985" class="1005" name="add301_214_reg_985">
<pin_list>
<pin id="986" dir="0" index="0" bw="64" slack="0"/>
<pin id="987" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add301_214 "/>
</bind>
</comp>

<comp id="992" class="1005" name="add274_218_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="64" slack="0"/>
<pin id="994" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add274_218 "/>
</bind>
</comp>

<comp id="999" class="1005" name="add239_222_reg_999">
<pin_list>
<pin id="1000" dir="0" index="0" bw="64" slack="0"/>
<pin id="1001" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="add239_222 "/>
</bind>
</comp>

<comp id="1006" class="1005" name="mul353_read_reg_1006">
<pin_list>
<pin id="1007" dir="0" index="0" bw="64" slack="1"/>
<pin id="1008" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul353_read "/>
</bind>
</comp>

<comp id="1012" class="1005" name="mul344_read_reg_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="64" slack="1"/>
<pin id="1014" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul344_read "/>
</bind>
</comp>

<comp id="1018" class="1005" name="mul369_read_reg_1018">
<pin_list>
<pin id="1019" dir="0" index="0" bw="64" slack="1"/>
<pin id="1020" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul369_read "/>
</bind>
</comp>

<comp id="1024" class="1005" name="mul360_read_reg_1024">
<pin_list>
<pin id="1025" dir="0" index="0" bw="64" slack="1"/>
<pin id="1026" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul360_read "/>
</bind>
</comp>

<comp id="1030" class="1005" name="mul6_read_reg_1030">
<pin_list>
<pin id="1031" dir="0" index="0" bw="64" slack="1"/>
<pin id="1032" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul6_read "/>
</bind>
</comp>

<comp id="1036" class="1005" name="mul325_read_reg_1036">
<pin_list>
<pin id="1037" dir="0" index="0" bw="64" slack="1"/>
<pin id="1038" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul325_read "/>
</bind>
</comp>

<comp id="1042" class="1005" name="mul318_read_reg_1042">
<pin_list>
<pin id="1043" dir="0" index="0" bw="64" slack="1"/>
<pin id="1044" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul318_read "/>
</bind>
</comp>

<comp id="1048" class="1005" name="mul5_read_reg_1048">
<pin_list>
<pin id="1049" dir="0" index="0" bw="64" slack="1"/>
<pin id="1050" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul5_read "/>
</bind>
</comp>

<comp id="1054" class="1005" name="mul290_read_reg_1054">
<pin_list>
<pin id="1055" dir="0" index="0" bw="64" slack="1"/>
<pin id="1056" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul290_read "/>
</bind>
</comp>

<comp id="1060" class="1005" name="mul4_read_reg_1060">
<pin_list>
<pin id="1061" dir="0" index="0" bw="64" slack="1"/>
<pin id="1062" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul4_read "/>
</bind>
</comp>

<comp id="1066" class="1005" name="mul299_read_reg_1066">
<pin_list>
<pin id="1067" dir="0" index="0" bw="64" slack="1"/>
<pin id="1068" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul299_read "/>
</bind>
</comp>

<comp id="1072" class="1005" name="mul262_read_reg_1072">
<pin_list>
<pin id="1073" dir="0" index="0" bw="64" slack="1"/>
<pin id="1074" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul262_read "/>
</bind>
</comp>

<comp id="1078" class="1005" name="mul254_read_reg_1078">
<pin_list>
<pin id="1079" dir="0" index="0" bw="64" slack="1"/>
<pin id="1080" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul254_read "/>
</bind>
</comp>

<comp id="1084" class="1005" name="mul246_read_reg_1084">
<pin_list>
<pin id="1085" dir="0" index="0" bw="64" slack="1"/>
<pin id="1086" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul246_read "/>
</bind>
</comp>

<comp id="1090" class="1005" name="mul3_read_reg_1090">
<pin_list>
<pin id="1091" dir="0" index="0" bw="64" slack="1"/>
<pin id="1092" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul3_read "/>
</bind>
</comp>

<comp id="1096" class="1005" name="mul229_read_reg_1096">
<pin_list>
<pin id="1097" dir="0" index="0" bw="64" slack="1"/>
<pin id="1098" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul229_read "/>
</bind>
</comp>

<comp id="1102" class="1005" name="mul221_read_reg_1102">
<pin_list>
<pin id="1103" dir="0" index="0" bw="64" slack="1"/>
<pin id="1104" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul221_read "/>
</bind>
</comp>

<comp id="1107" class="1005" name="mul237_read_reg_1107">
<pin_list>
<pin id="1108" dir="0" index="0" bw="64" slack="1"/>
<pin id="1109" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul237_read "/>
</bind>
</comp>

<comp id="1112" class="1005" name="mul202_read_reg_1112">
<pin_list>
<pin id="1113" dir="0" index="0" bw="64" slack="1"/>
<pin id="1114" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul202_read "/>
</bind>
</comp>

<comp id="1117" class="1005" name="mul211_read_reg_1117">
<pin_list>
<pin id="1118" dir="0" index="0" bw="64" slack="1"/>
<pin id="1119" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul211_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="101"><net_src comp="64" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="64" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="64" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="64" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="64" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="64" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="64" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="66" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="50" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="66" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="48" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="66" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="46" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="66" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="44" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="66" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="42" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="66" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="40" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="66" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="38" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="66" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="36" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="66" pin="0"/><net_sink comp="174" pin=0"/></net>

<net id="179"><net_src comp="34" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="66" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="185"><net_src comp="32" pin="0"/><net_sink comp="180" pin=1"/></net>

<net id="190"><net_src comp="66" pin="0"/><net_sink comp="186" pin=0"/></net>

<net id="191"><net_src comp="30" pin="0"/><net_sink comp="186" pin=1"/></net>

<net id="196"><net_src comp="66" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="197"><net_src comp="28" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="202"><net_src comp="66" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="26" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="66" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="24" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="66" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="215"><net_src comp="22" pin="0"/><net_sink comp="210" pin=1"/></net>

<net id="220"><net_src comp="66" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="20" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="66" pin="0"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="18" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="232"><net_src comp="66" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="16" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="238"><net_src comp="66" pin="0"/><net_sink comp="234" pin=0"/></net>

<net id="239"><net_src comp="14" pin="0"/><net_sink comp="234" pin=1"/></net>

<net id="244"><net_src comp="66" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="12" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="66" pin="0"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="10" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="66" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="8" pin="0"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="66" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="6" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="66" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="4" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="274"><net_src comp="66" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="275"><net_src comp="2" pin="0"/><net_sink comp="270" pin=1"/></net>

<net id="280"><net_src comp="66" pin="0"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="0" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="287"><net_src comp="96" pin="0"/><net_sink comp="282" pin=0"/></net>

<net id="288"><net_src comp="52" pin="0"/><net_sink comp="282" pin=1"/></net>

<net id="294"><net_src comp="96" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="295"><net_src comp="54" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="301"><net_src comp="96" pin="0"/><net_sink comp="296" pin=0"/></net>

<net id="302"><net_src comp="56" pin="0"/><net_sink comp="296" pin=1"/></net>

<net id="308"><net_src comp="96" pin="0"/><net_sink comp="303" pin=0"/></net>

<net id="309"><net_src comp="58" pin="0"/><net_sink comp="303" pin=1"/></net>

<net id="315"><net_src comp="96" pin="0"/><net_sink comp="310" pin=0"/></net>

<net id="316"><net_src comp="60" pin="0"/><net_sink comp="310" pin=1"/></net>

<net id="322"><net_src comp="96" pin="0"/><net_sink comp="317" pin=0"/></net>

<net id="323"><net_src comp="62" pin="0"/><net_sink comp="317" pin=1"/></net>

<net id="426"><net_src comp="327" pin="12"/><net_sink comp="412" pin=2"/></net>

<net id="427"><net_src comp="327" pin="12"/><net_sink comp="412" pin=4"/></net>

<net id="428"><net_src comp="327" pin="12"/><net_sink comp="412" pin=6"/></net>

<net id="429"><net_src comp="327" pin="12"/><net_sink comp="412" pin=8"/></net>

<net id="430"><net_src comp="327" pin="12"/><net_sink comp="412" pin=10"/></net>

<net id="448"><net_src comp="344" pin="12"/><net_sink comp="434" pin=0"/></net>

<net id="449"><net_src comp="344" pin="12"/><net_sink comp="434" pin=4"/></net>

<net id="450"><net_src comp="344" pin="12"/><net_sink comp="434" pin=6"/></net>

<net id="451"><net_src comp="344" pin="12"/><net_sink comp="434" pin=8"/></net>

<net id="452"><net_src comp="344" pin="12"/><net_sink comp="434" pin=10"/></net>

<net id="470"><net_src comp="361" pin="12"/><net_sink comp="456" pin=0"/></net>

<net id="471"><net_src comp="361" pin="12"/><net_sink comp="456" pin=2"/></net>

<net id="472"><net_src comp="361" pin="12"/><net_sink comp="456" pin=6"/></net>

<net id="473"><net_src comp="361" pin="12"/><net_sink comp="456" pin=8"/></net>

<net id="474"><net_src comp="361" pin="12"/><net_sink comp="456" pin=10"/></net>

<net id="492"><net_src comp="378" pin="12"/><net_sink comp="478" pin=0"/></net>

<net id="493"><net_src comp="378" pin="12"/><net_sink comp="478" pin=2"/></net>

<net id="494"><net_src comp="378" pin="12"/><net_sink comp="478" pin=4"/></net>

<net id="495"><net_src comp="378" pin="12"/><net_sink comp="478" pin=8"/></net>

<net id="496"><net_src comp="378" pin="12"/><net_sink comp="478" pin=10"/></net>

<net id="514"><net_src comp="395" pin="12"/><net_sink comp="500" pin=0"/></net>

<net id="515"><net_src comp="395" pin="12"/><net_sink comp="500" pin=2"/></net>

<net id="516"><net_src comp="395" pin="12"/><net_sink comp="500" pin=4"/></net>

<net id="517"><net_src comp="395" pin="12"/><net_sink comp="500" pin=6"/></net>

<net id="518"><net_src comp="395" pin="12"/><net_sink comp="500" pin=10"/></net>

<net id="534"><net_src comp="434" pin="12"/><net_sink comp="522" pin=2"/></net>

<net id="535"><net_src comp="434" pin="12"/><net_sink comp="522" pin=4"/></net>

<net id="536"><net_src comp="434" pin="12"/><net_sink comp="522" pin=6"/></net>

<net id="537"><net_src comp="434" pin="12"/><net_sink comp="522" pin=8"/></net>

<net id="553"><net_src comp="456" pin="12"/><net_sink comp="541" pin=0"/></net>

<net id="554"><net_src comp="456" pin="12"/><net_sink comp="541" pin=4"/></net>

<net id="555"><net_src comp="456" pin="12"/><net_sink comp="541" pin=6"/></net>

<net id="556"><net_src comp="456" pin="12"/><net_sink comp="541" pin=8"/></net>

<net id="572"><net_src comp="478" pin="12"/><net_sink comp="560" pin=0"/></net>

<net id="573"><net_src comp="478" pin="12"/><net_sink comp="560" pin=2"/></net>

<net id="574"><net_src comp="478" pin="12"/><net_sink comp="560" pin=6"/></net>

<net id="575"><net_src comp="478" pin="12"/><net_sink comp="560" pin=8"/></net>

<net id="591"><net_src comp="500" pin="12"/><net_sink comp="579" pin=0"/></net>

<net id="592"><net_src comp="500" pin="12"/><net_sink comp="579" pin=2"/></net>

<net id="593"><net_src comp="500" pin="12"/><net_sink comp="579" pin=4"/></net>

<net id="594"><net_src comp="500" pin="12"/><net_sink comp="579" pin=8"/></net>

<net id="611"><net_src comp="599" pin="2"/><net_sink comp="607" pin=0"/></net>

<net id="612"><net_src comp="603" pin="2"/><net_sink comp="607" pin=1"/></net>

<net id="621"><net_src comp="613" pin="2"/><net_sink comp="617" pin=0"/></net>

<net id="634"><net_src comp="622" pin="2"/><net_sink comp="630" pin=0"/></net>

<net id="635"><net_src comp="626" pin="2"/><net_sink comp="630" pin=1"/></net>

<net id="648"><net_src comp="636" pin="2"/><net_sink comp="644" pin=0"/></net>

<net id="649"><net_src comp="640" pin="2"/><net_sink comp="644" pin=1"/></net>

<net id="654"><net_src comp="276" pin="2"/><net_sink comp="650" pin=0"/></net>

<net id="659"><net_src comp="270" pin="2"/><net_sink comp="655" pin=0"/></net>

<net id="664"><net_src comp="264" pin="2"/><net_sink comp="660" pin=0"/></net>

<net id="669"><net_src comp="258" pin="2"/><net_sink comp="665" pin=0"/></net>

<net id="674"><net_src comp="252" pin="2"/><net_sink comp="670" pin=0"/></net>

<net id="679"><net_src comp="246" pin="2"/><net_sink comp="675" pin=0"/></net>

<net id="684"><net_src comp="68" pin="0"/><net_sink comp="680" pin=0"/></net>

<net id="691"><net_src comp="688" pin="1"/><net_sink comp="395" pin=0"/></net>

<net id="692"><net_src comp="688" pin="1"/><net_sink comp="395" pin=2"/></net>

<net id="693"><net_src comp="688" pin="1"/><net_sink comp="395" pin=4"/></net>

<net id="694"><net_src comp="688" pin="1"/><net_sink comp="395" pin=6"/></net>

<net id="695"><net_src comp="688" pin="1"/><net_sink comp="395" pin=8"/></net>

<net id="696"><net_src comp="688" pin="1"/><net_sink comp="310" pin=2"/></net>

<net id="700"><net_src comp="697" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="701"><net_src comp="697" pin="1"/><net_sink comp="378" pin=2"/></net>

<net id="702"><net_src comp="697" pin="1"/><net_sink comp="378" pin=4"/></net>

<net id="703"><net_src comp="697" pin="1"/><net_sink comp="378" pin=6"/></net>

<net id="704"><net_src comp="697" pin="1"/><net_sink comp="378" pin=10"/></net>

<net id="705"><net_src comp="697" pin="1"/><net_sink comp="303" pin=2"/></net>

<net id="709"><net_src comp="706" pin="1"/><net_sink comp="361" pin=0"/></net>

<net id="710"><net_src comp="706" pin="1"/><net_sink comp="361" pin=2"/></net>

<net id="711"><net_src comp="706" pin="1"/><net_sink comp="361" pin=4"/></net>

<net id="712"><net_src comp="706" pin="1"/><net_sink comp="361" pin=8"/></net>

<net id="713"><net_src comp="706" pin="1"/><net_sink comp="361" pin=10"/></net>

<net id="714"><net_src comp="706" pin="1"/><net_sink comp="296" pin=2"/></net>

<net id="718"><net_src comp="715" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="719"><net_src comp="715" pin="1"/><net_sink comp="344" pin=2"/></net>

<net id="720"><net_src comp="715" pin="1"/><net_sink comp="344" pin=6"/></net>

<net id="721"><net_src comp="715" pin="1"/><net_sink comp="344" pin=8"/></net>

<net id="722"><net_src comp="715" pin="1"/><net_sink comp="344" pin=10"/></net>

<net id="723"><net_src comp="715" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="727"><net_src comp="724" pin="1"/><net_sink comp="327" pin=0"/></net>

<net id="728"><net_src comp="724" pin="1"/><net_sink comp="327" pin=4"/></net>

<net id="729"><net_src comp="724" pin="1"/><net_sink comp="327" pin=6"/></net>

<net id="730"><net_src comp="724" pin="1"/><net_sink comp="327" pin=8"/></net>

<net id="731"><net_src comp="724" pin="1"/><net_sink comp="327" pin=10"/></net>

<net id="732"><net_src comp="724" pin="1"/><net_sink comp="282" pin=2"/></net>

<net id="737"><net_src comp="685" pin="1"/><net_sink comp="733" pin=0"/></net>

<net id="738"><net_src comp="70" pin="0"/><net_sink comp="733" pin=1"/></net>

<net id="747"><net_src comp="697" pin="1"/><net_sink comp="743" pin=1"/></net>

<net id="752"><net_src comp="743" pin="2"/><net_sink comp="748" pin=0"/></net>

<net id="757"><net_src comp="748" pin="2"/><net_sink comp="753" pin=0"/></net>

<net id="758"><net_src comp="739" pin="2"/><net_sink comp="753" pin=1"/></net>

<net id="759"><net_src comp="753" pin="2"/><net_sink comp="378" pin=8"/></net>

<net id="768"><net_src comp="706" pin="1"/><net_sink comp="764" pin=1"/></net>

<net id="773"><net_src comp="764" pin="2"/><net_sink comp="769" pin=0"/></net>

<net id="774"><net_src comp="760" pin="2"/><net_sink comp="769" pin=1"/></net>

<net id="775"><net_src comp="769" pin="2"/><net_sink comp="361" pin=6"/></net>

<net id="784"><net_src comp="715" pin="1"/><net_sink comp="780" pin=1"/></net>

<net id="789"><net_src comp="780" pin="2"/><net_sink comp="785" pin=0"/></net>

<net id="794"><net_src comp="785" pin="2"/><net_sink comp="790" pin=0"/></net>

<net id="795"><net_src comp="776" pin="2"/><net_sink comp="790" pin=1"/></net>

<net id="796"><net_src comp="790" pin="2"/><net_sink comp="344" pin=4"/></net>

<net id="801"><net_src comp="724" pin="1"/><net_sink comp="797" pin=1"/></net>

<net id="806"><net_src comp="797" pin="2"/><net_sink comp="802" pin=0"/></net>

<net id="807"><net_src comp="595" pin="2"/><net_sink comp="802" pin=1"/></net>

<net id="808"><net_src comp="802" pin="2"/><net_sink comp="327" pin=2"/></net>

<net id="817"><net_src comp="688" pin="1"/><net_sink comp="813" pin=1"/></net>

<net id="822"><net_src comp="813" pin="2"/><net_sink comp="818" pin=0"/></net>

<net id="827"><net_src comp="818" pin="2"/><net_sink comp="823" pin=0"/></net>

<net id="828"><net_src comp="809" pin="2"/><net_sink comp="823" pin=1"/></net>

<net id="829"><net_src comp="823" pin="2"/><net_sink comp="395" pin=10"/></net>

<net id="837"><net_src comp="830" pin="1"/><net_sink comp="833" pin=1"/></net>

<net id="842"><net_src comp="833" pin="2"/><net_sink comp="838" pin=0"/></net>

<net id="847"><net_src comp="838" pin="2"/><net_sink comp="843" pin=0"/></net>

<net id="852"><net_src comp="607" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="853"><net_src comp="378" pin="12"/><net_sink comp="848" pin=1"/></net>

<net id="854"><net_src comp="848" pin="2"/><net_sink comp="478" pin=6"/></net>

<net id="859"><net_src comp="617" pin="2"/><net_sink comp="855" pin=0"/></net>

<net id="860"><net_src comp="361" pin="12"/><net_sink comp="855" pin=1"/></net>

<net id="861"><net_src comp="855" pin="2"/><net_sink comp="456" pin=4"/></net>

<net id="866"><net_src comp="630" pin="2"/><net_sink comp="862" pin=0"/></net>

<net id="867"><net_src comp="344" pin="12"/><net_sink comp="862" pin=1"/></net>

<net id="868"><net_src comp="862" pin="2"/><net_sink comp="434" pin=2"/></net>

<net id="873"><net_src comp="327" pin="12"/><net_sink comp="869" pin=1"/></net>

<net id="878"><net_src comp="869" pin="2"/><net_sink comp="874" pin=0"/></net>

<net id="879"><net_src comp="595" pin="2"/><net_sink comp="874" pin=1"/></net>

<net id="880"><net_src comp="874" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="885"><net_src comp="644" pin="2"/><net_sink comp="881" pin=0"/></net>

<net id="886"><net_src comp="395" pin="12"/><net_sink comp="881" pin=1"/></net>

<net id="887"><net_src comp="881" pin="2"/><net_sink comp="500" pin=8"/></net>

<net id="892"><net_src comp="617" pin="2"/><net_sink comp="888" pin=0"/></net>

<net id="893"><net_src comp="456" pin="12"/><net_sink comp="888" pin=1"/></net>

<net id="894"><net_src comp="888" pin="2"/><net_sink comp="541" pin=2"/></net>

<net id="899"><net_src comp="630" pin="2"/><net_sink comp="895" pin=0"/></net>

<net id="900"><net_src comp="434" pin="12"/><net_sink comp="895" pin=1"/></net>

<net id="901"><net_src comp="895" pin="2"/><net_sink comp="522" pin=0"/></net>

<net id="906"><net_src comp="607" pin="2"/><net_sink comp="902" pin=0"/></net>

<net id="907"><net_src comp="478" pin="12"/><net_sink comp="902" pin=1"/></net>

<net id="908"><net_src comp="902" pin="2"/><net_sink comp="560" pin=4"/></net>

<net id="913"><net_src comp="644" pin="2"/><net_sink comp="909" pin=0"/></net>

<net id="914"><net_src comp="500" pin="12"/><net_sink comp="909" pin=1"/></net>

<net id="915"><net_src comp="909" pin="2"/><net_sink comp="579" pin=6"/></net>

<net id="920"><net_src comp="685" pin="1"/><net_sink comp="916" pin=0"/></net>

<net id="921"><net_src comp="92" pin="0"/><net_sink comp="916" pin=1"/></net>

<net id="926"><net_src comp="412" pin="12"/><net_sink comp="922" pin=0"/></net>

<net id="931"><net_src comp="522" pin="10"/><net_sink comp="927" pin=0"/></net>

<net id="936"><net_src comp="541" pin="10"/><net_sink comp="932" pin=0"/></net>

<net id="941"><net_src comp="560" pin="10"/><net_sink comp="937" pin=0"/></net>

<net id="946"><net_src comp="579" pin="10"/><net_sink comp="942" pin=0"/></net>

<net id="951"><net_src comp="916" pin="2"/><net_sink comp="947" pin=0"/></net>

<net id="955"><net_src comp="952" pin="1"/><net_sink comp="317" pin=2"/></net>

<net id="959"><net_src comp="98" pin="1"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="680" pin=1"/></net>

<net id="961"><net_src comp="956" pin="1"/><net_sink comp="685" pin=0"/></net>

<net id="962"><net_src comp="956" pin="1"/><net_sink comp="947" pin=1"/></net>

<net id="966"><net_src comp="102" pin="1"/><net_sink comp="963" pin=0"/></net>

<net id="967"><net_src comp="963" pin="1"/><net_sink comp="675" pin=1"/></net>

<net id="968"><net_src comp="963" pin="1"/><net_sink comp="830" pin=0"/></net>

<net id="969"><net_src comp="963" pin="1"/><net_sink comp="843" pin=1"/></net>

<net id="970"><net_src comp="963" pin="1"/><net_sink comp="952" pin=0"/></net>

<net id="974"><net_src comp="106" pin="1"/><net_sink comp="971" pin=0"/></net>

<net id="975"><net_src comp="971" pin="1"/><net_sink comp="670" pin=1"/></net>

<net id="976"><net_src comp="971" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="977"><net_src comp="971" pin="1"/><net_sink comp="942" pin=1"/></net>

<net id="981"><net_src comp="110" pin="1"/><net_sink comp="978" pin=0"/></net>

<net id="982"><net_src comp="978" pin="1"/><net_sink comp="665" pin=1"/></net>

<net id="983"><net_src comp="978" pin="1"/><net_sink comp="697" pin=0"/></net>

<net id="984"><net_src comp="978" pin="1"/><net_sink comp="937" pin=1"/></net>

<net id="988"><net_src comp="114" pin="1"/><net_sink comp="985" pin=0"/></net>

<net id="989"><net_src comp="985" pin="1"/><net_sink comp="660" pin=1"/></net>

<net id="990"><net_src comp="985" pin="1"/><net_sink comp="706" pin=0"/></net>

<net id="991"><net_src comp="985" pin="1"/><net_sink comp="932" pin=1"/></net>

<net id="995"><net_src comp="118" pin="1"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="655" pin=1"/></net>

<net id="997"><net_src comp="992" pin="1"/><net_sink comp="715" pin=0"/></net>

<net id="998"><net_src comp="992" pin="1"/><net_sink comp="927" pin=1"/></net>

<net id="1002"><net_src comp="122" pin="1"/><net_sink comp="999" pin=0"/></net>

<net id="1003"><net_src comp="999" pin="1"/><net_sink comp="650" pin=1"/></net>

<net id="1004"><net_src comp="999" pin="1"/><net_sink comp="724" pin=0"/></net>

<net id="1005"><net_src comp="999" pin="1"/><net_sink comp="922" pin=1"/></net>

<net id="1009"><net_src comp="126" pin="2"/><net_sink comp="1006" pin=0"/></net>

<net id="1010"><net_src comp="1006" pin="1"/><net_sink comp="818" pin=1"/></net>

<net id="1011"><net_src comp="1006" pin="1"/><net_sink comp="640" pin=0"/></net>

<net id="1015"><net_src comp="132" pin="2"/><net_sink comp="1012" pin=0"/></net>

<net id="1016"><net_src comp="1012" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="1017"><net_src comp="1012" pin="1"/><net_sink comp="640" pin=1"/></net>

<net id="1021"><net_src comp="138" pin="2"/><net_sink comp="1018" pin=0"/></net>

<net id="1022"><net_src comp="1018" pin="1"/><net_sink comp="809" pin=1"/></net>

<net id="1023"><net_src comp="1018" pin="1"/><net_sink comp="636" pin=1"/></net>

<net id="1027"><net_src comp="144" pin="2"/><net_sink comp="1024" pin=0"/></net>

<net id="1028"><net_src comp="1024" pin="1"/><net_sink comp="809" pin=0"/></net>

<net id="1029"><net_src comp="1024" pin="1"/><net_sink comp="636" pin=0"/></net>

<net id="1033"><net_src comp="150" pin="2"/><net_sink comp="1030" pin=0"/></net>

<net id="1034"><net_src comp="1030" pin="1"/><net_sink comp="748" pin=1"/></net>

<net id="1035"><net_src comp="1030" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="1039"><net_src comp="156" pin="2"/><net_sink comp="1036" pin=0"/></net>

<net id="1040"><net_src comp="1036" pin="1"/><net_sink comp="743" pin=0"/></net>

<net id="1041"><net_src comp="1036" pin="1"/><net_sink comp="603" pin=1"/></net>

<net id="1045"><net_src comp="162" pin="2"/><net_sink comp="1042" pin=0"/></net>

<net id="1046"><net_src comp="1042" pin="1"/><net_sink comp="739" pin=1"/></net>

<net id="1047"><net_src comp="1042" pin="1"/><net_sink comp="599" pin=1"/></net>

<net id="1051"><net_src comp="168" pin="2"/><net_sink comp="1048" pin=0"/></net>

<net id="1052"><net_src comp="1048" pin="1"/><net_sink comp="739" pin=0"/></net>

<net id="1053"><net_src comp="1048" pin="1"/><net_sink comp="599" pin=0"/></net>

<net id="1057"><net_src comp="174" pin="2"/><net_sink comp="1054" pin=0"/></net>

<net id="1058"><net_src comp="1054" pin="1"/><net_sink comp="764" pin=0"/></net>

<net id="1059"><net_src comp="1054" pin="1"/><net_sink comp="617" pin=1"/></net>

<net id="1063"><net_src comp="180" pin="2"/><net_sink comp="1060" pin=0"/></net>

<net id="1064"><net_src comp="1060" pin="1"/><net_sink comp="760" pin=1"/></net>

<net id="1065"><net_src comp="1060" pin="1"/><net_sink comp="613" pin=1"/></net>

<net id="1069"><net_src comp="186" pin="2"/><net_sink comp="1066" pin=0"/></net>

<net id="1070"><net_src comp="1066" pin="1"/><net_sink comp="760" pin=0"/></net>

<net id="1071"><net_src comp="1066" pin="1"/><net_sink comp="613" pin=0"/></net>

<net id="1075"><net_src comp="192" pin="2"/><net_sink comp="1072" pin=0"/></net>

<net id="1076"><net_src comp="1072" pin="1"/><net_sink comp="785" pin=1"/></net>

<net id="1077"><net_src comp="1072" pin="1"/><net_sink comp="626" pin=0"/></net>

<net id="1081"><net_src comp="198" pin="2"/><net_sink comp="1078" pin=0"/></net>

<net id="1082"><net_src comp="1078" pin="1"/><net_sink comp="780" pin=0"/></net>

<net id="1083"><net_src comp="1078" pin="1"/><net_sink comp="626" pin=1"/></net>

<net id="1087"><net_src comp="204" pin="2"/><net_sink comp="1084" pin=0"/></net>

<net id="1088"><net_src comp="1084" pin="1"/><net_sink comp="776" pin=1"/></net>

<net id="1089"><net_src comp="1084" pin="1"/><net_sink comp="622" pin=1"/></net>

<net id="1093"><net_src comp="210" pin="2"/><net_sink comp="1090" pin=0"/></net>

<net id="1094"><net_src comp="1090" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="1095"><net_src comp="1090" pin="1"/><net_sink comp="622" pin=0"/></net>

<net id="1099"><net_src comp="216" pin="2"/><net_sink comp="1096" pin=0"/></net>

<net id="1100"><net_src comp="1096" pin="1"/><net_sink comp="797" pin=0"/></net>

<net id="1101"><net_src comp="1096" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="1105"><net_src comp="222" pin="2"/><net_sink comp="1102" pin=0"/></net>

<net id="1106"><net_src comp="1102" pin="1"/><net_sink comp="595" pin=1"/></net>

<net id="1110"><net_src comp="228" pin="2"/><net_sink comp="1107" pin=0"/></net>

<net id="1111"><net_src comp="1107" pin="1"/><net_sink comp="595" pin=0"/></net>

<net id="1115"><net_src comp="234" pin="2"/><net_sink comp="1112" pin=0"/></net>

<net id="1116"><net_src comp="1112" pin="1"/><net_sink comp="838" pin=1"/></net>

<net id="1120"><net_src comp="240" pin="2"/><net_sink comp="1117" pin=0"/></net>

<net id="1121"><net_src comp="1117" pin="1"/><net_sink comp="833" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: add239_222_out | {2 }
	Port: add274_218_out | {2 }
	Port: add301_214_out | {2 }
	Port: add337_210_out | {2 }
	Port: add371_26_out | {2 }
	Port: add204_214_out | {2 }
 - Input state : 
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9 : arr_2_load_6 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9 : arr_load_6 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9 : arr_1_load_6 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9 : arr_2_load_5 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9 : arr_1_load_5 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9 : add_ln60_3 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9 : mul211 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9 : mul202 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9 : mul237 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9 : mul221 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9 : mul229 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9 : mul3 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9 : mul246 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9 : mul254 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9 : mul262 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9 : mul299 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9 : mul4 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9 : mul290 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9 : mul5 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9 : mul318 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9 : mul325 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9 : mul6 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9 : mul360 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9 : mul369 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9 : mul344 | {1 }
	Port: fiat_25519_carry_square_Pipeline_VITIS_LOOP_68_9 : mul353 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
	State 2
		icmp_ln68 : 1
		br_ln68 : 2
		switch_ln74 : 1
		add_ln100_1 : 1
		add_ln100_2 : 2
		add_ln100_3 : 3
		add_ln94_1 : 1
		add_ln94_2 : 2
		add_ln89_1 : 1
		add_ln89_2 : 2
		add_ln89_3 : 3
		add_ln83_1 : 1
		add_ln83_2 : 2
		add_ln106_1 : 1
		add_ln106_2 : 2
		add_ln106_3 : 3
		add_ln78_1 : 1
		add_ln78 : 2
		store_ln79 : 3
		add239_221 : 3
		add274_217 : 4
		add301_213 : 3
		add337_29 : 4
		add371_25 : 4
		switch_ln74 : 1
		add_ln100_6 : 1
		add_ln100_7 : 5
		add_ln94_4 : 1
		add_ln94_5 : 4
		add_ln89_6 : 1
		add_ln89_7 : 5
		add_ln83_4 : 4
		add_ln83_5 : 5
		add_ln106_6 : 1
		add_ln106_7 : 5
		add239_224 : 6
		add274_220 : 6
		add301_216 : 5
		add337_212 : 6
		add371_28 : 6
		switch_ln74 : 1
		add_ln94_7 : 1
		add_ln94_8 : 6
		add_ln89_10 : 1
		add_ln89_11 : 7
		add_ln100_10 : 1
		add_ln100_11 : 7
		add_ln106_10 : 1
		add_ln106_11 : 7
		add274_219 : 8
		add301_215 : 7
		add337_211 : 8
		add371_27 : 8
		i_2 : 1
		store_ln68 : 7
		store_ln68 : 9
		store_ln68 : 8
		store_ln68 : 9
		store_ln68 : 9
		store_ln68 : 2
		write_ln83 : 1
		write_ln89 : 1
		write_ln94 : 1
		write_ln100 : 1
		write_ln106 : 1
		write_ln0 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |           grp_fu_595          |    0    |    64   |
|          |           grp_fu_599          |    0    |    71   |
|          |           grp_fu_603          |    0    |    71   |
|          |           grp_fu_607          |    0    |    64   |
|          |           grp_fu_613          |    0    |    71   |
|          |           grp_fu_617          |    0    |    64   |
|          |           grp_fu_622          |    0    |    71   |
|          |           grp_fu_626          |    0    |    71   |
|          |           grp_fu_630          |    0    |    64   |
|          |           grp_fu_636          |    0    |    71   |
|          |           grp_fu_640          |    0    |    71   |
|          |           grp_fu_644          |    0    |    64   |
|          |        add_ln100_fu_739       |    0    |    64   |
|          |       add_ln100_1_fu_743      |    0    |    64   |
|          |       add_ln100_2_fu_748      |    0    |    64   |
|          |       add_ln100_3_fu_753      |    0    |    64   |
|          |        add_ln94_fu_760        |    0    |    64   |
|          |       add_ln94_1_fu_764       |    0    |    71   |
|          |       add_ln94_2_fu_769       |    0    |    64   |
|          |        add_ln89_fu_776        |    0    |    64   |
|    add   |       add_ln89_1_fu_780       |    0    |    64   |
|          |       add_ln89_2_fu_785       |    0    |    64   |
|          |       add_ln89_3_fu_790       |    0    |    64   |
|          |       add_ln83_1_fu_797       |    0    |    71   |
|          |       add_ln83_2_fu_802       |    0    |    64   |
|          |        add_ln106_fu_809       |    0    |    64   |
|          |       add_ln106_1_fu_813      |    0    |    64   |
|          |       add_ln106_2_fu_818      |    0    |    64   |
|          |       add_ln106_3_fu_823      |    0    |    64   |
|          |       add_ln78_1_fu_833       |    0    |    64   |
|          |        add_ln78_fu_838        |    0    |    64   |
|          |       add_ln100_7_fu_848      |    0    |    64   |
|          |       add_ln94_5_fu_855       |    0    |    64   |
|          |       add_ln89_7_fu_862       |    0    |    64   |
|          |       add_ln83_4_fu_869       |    0    |    71   |
|          |       add_ln83_5_fu_874       |    0    |    64   |
|          |       add_ln106_7_fu_881      |    0    |    64   |
|          |       add_ln94_8_fu_888       |    0    |    64   |
|          |       add_ln89_11_fu_895      |    0    |    64   |
|          |      add_ln100_11_fu_902      |    0    |    64   |
|          |      add_ln106_11_fu_909      |    0    |    64   |
|          |           i_2_fu_916          |    0    |    10   |
|----------|-------------------------------|---------|---------|
|   icmp   |        icmp_ln68_fu_733       |    0    |    10   |
|----------|-------------------------------|---------|---------|
|          |    mul353_read_read_fu_126    |    0    |    0    |
|          |    mul344_read_read_fu_132    |    0    |    0    |
|          |    mul369_read_read_fu_138    |    0    |    0    |
|          |    mul360_read_read_fu_144    |    0    |    0    |
|          |     mul6_read_read_fu_150     |    0    |    0    |
|          |    mul325_read_read_fu_156    |    0    |    0    |
|          |    mul318_read_read_fu_162    |    0    |    0    |
|          |     mul5_read_read_fu_168     |    0    |    0    |
|          |    mul290_read_read_fu_174    |    0    |    0    |
|          |     mul4_read_read_fu_180     |    0    |    0    |
|          |    mul299_read_read_fu_186    |    0    |    0    |
|          |    mul262_read_read_fu_192    |    0    |    0    |
|   read   |    mul254_read_read_fu_198    |    0    |    0    |
|          |    mul246_read_read_fu_204    |    0    |    0    |
|          |     mul3_read_read_fu_210     |    0    |    0    |
|          |    mul229_read_read_fu_216    |    0    |    0    |
|          |    mul221_read_read_fu_222    |    0    |    0    |
|          |    mul237_read_read_fu_228    |    0    |    0    |
|          |    mul202_read_read_fu_234    |    0    |    0    |
|          |    mul211_read_read_fu_240    |    0    |    0    |
|          |  add_ln60_3_read_read_fu_246  |    0    |    0    |
|          | arr_1_load_5_read_read_fu_252 |    0    |    0    |
|          | arr_2_load_5_read_read_fu_258 |    0    |    0    |
|          | arr_1_load_6_read_read_fu_264 |    0    |    0    |
|          |  arr_load_6_read_read_fu_270  |    0    |    0    |
|          | arr_2_load_6_read_read_fu_276 |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |    write_ln83_write_fu_282    |    0    |    0    |
|          |    write_ln89_write_fu_289    |    0    |    0    |
|   write  |    write_ln94_write_fu_296    |    0    |    0    |
|          |    write_ln100_write_fu_303   |    0    |    0    |
|          |    write_ln106_write_fu_310   |    0    |    0    |
|          |     write_ln0_write_fu_317    |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   2714  |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
| add204_214_reg_963 |   64   |
| add239_221_reg_324 |   64   |
| add239_222_reg_999 |   64   |
| add239_224_reg_409 |   64   |
| add274_217_reg_341 |   64   |
| add274_218_reg_992 |   64   |
| add274_219_reg_519 |   64   |
| add274_220_reg_431 |   64   |
| add301_213_reg_358 |   64   |
| add301_214_reg_985 |   64   |
| add301_215_reg_538 |   64   |
| add301_216_reg_453 |   64   |
| add337_210_reg_978 |   64   |
| add337_211_reg_557 |   64   |
| add337_212_reg_475 |   64   |
|  add337_29_reg_375 |   64   |
|  add371_25_reg_392 |   64   |
|  add371_26_reg_971 |   64   |
|  add371_27_reg_576 |   64   |
|  add371_28_reg_497 |   64   |
|      i_reg_956     |    3   |
|mul202_read_reg_1112|   64   |
|mul211_read_reg_1117|   64   |
|mul221_read_reg_1102|   64   |
|mul229_read_reg_1096|   64   |
|mul237_read_reg_1107|   64   |
|mul246_read_reg_1084|   64   |
|mul254_read_reg_1078|   64   |
|mul262_read_reg_1072|   64   |
|mul290_read_reg_1054|   64   |
|mul299_read_reg_1066|   64   |
|mul318_read_reg_1042|   64   |
|mul325_read_reg_1036|   64   |
|mul344_read_reg_1012|   64   |
|mul353_read_reg_1006|   64   |
|mul360_read_reg_1024|   64   |
|mul369_read_reg_1018|   64   |
| mul3_read_reg_1090 |   64   |
| mul4_read_reg_1060 |   64   |
| mul5_read_reg_1048 |   64   |
| mul6_read_reg_1030 |   64   |
+--------------------+--------+
|        Total       |  2563  |
+--------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |  2714  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |  2563  |    -   |
+-----------+--------+--------+
|   Total   |  2563  |  2714  |
+-----------+--------+--------+
