# Clock-Divider
This repository consists of the RTL design and related essentials of a Clock Divider written in Verilog.
