
*** Running vivado
    with args -log sa_engine_ip_v1_0_bfm_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source sa_engine_ip_v1_0_bfm_1_wrapper.tcl



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source sa_engine_ip_v1_0_bfm_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 1242.660 ; gain = 0.000
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/User/Desktop/git/cau-capstone/sa_engine_ip_1.0'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/User/Desktop/git/cau-capstone/sa_engine_ip_1.0' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/User/Desktop/git/cau-capstone/sa_engine_ip_1.0/sim_projects/sa_vip_test/sa_vip_test.runs/synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/User/Desktop/git/cau-capstone/sa_engine_ip_1.0/sim_projects/sa_vip_test/sa_vip_test.cache/ip 
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'sa_engine_ip_v1_0_bfm_1.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
sa_engine_ip_v1_0_bfm_1_sa_engine_ip_0_0

Command: synth_design -top sa_engine_ip_v1_0_bfm_1_wrapper -part xc7z020clg400-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 17524
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:13 . Memory (MB): peak = 1242.660 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sa_engine_ip_v1_0_bfm_1_wrapper' [C:/Users/User/Desktop/git/cau-capstone/sa_engine_ip_1.0/sim_projects/sa_vip_test/sa_vip_test.gen/sources_1/bd/sa_engine_ip_v1_0_bfm_1/hdl/sa_engine_ip_v1_0_bfm_1_wrapper.v:12]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [C:/Users/User/Desktop/git/cau-capstone/sa_engine_ip_1.0/sim_projects/sa_vip_test/sa_vip_test.gen/sources_1/bd/sa_engine_ip_v1_0_bfm_1/hdl/sa_engine_ip_v1_0_bfm_1_wrapper.v:21]
INFO: [Synth 8-6157] synthesizing module 'sa_engine_ip_v1_0_bfm_1' [c:/Users/User/Desktop/git/cau-capstone/sa_engine_ip_1.0/sim_projects/sa_vip_test/sa_vip_test.gen/sources_1/bd/sa_engine_ip_v1_0_bfm_1/synth/sa_engine_ip_v1_0_bfm_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'sa_engine_ip_v1_0_bfm_1_master_0_0' [C:/Users/User/Desktop/git/cau-capstone/sa_engine_ip_1.0/sim_projects/sa_vip_test/sa_vip_test.runs/synth_1/.Xil/Vivado-11452-DESKTOP-EGRO0RF/realtime/sa_engine_ip_v1_0_bfm_1_master_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sa_engine_ip_v1_0_bfm_1_master_0_0' (1#1) [C:/Users/User/Desktop/git/cau-capstone/sa_engine_ip_1.0/sim_projects/sa_vip_test/sa_vip_test.runs/synth_1/.Xil/Vivado-11452-DESKTOP-EGRO0RF/realtime/sa_engine_ip_v1_0_bfm_1_master_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'sa_engine_ip_v1_0_bfm_1_sa_engine_ip_0_0' [C:/Users/User/Desktop/git/cau-capstone/sa_engine_ip_1.0/sim_projects/sa_vip_test/sa_vip_test.runs/synth_1/.Xil/Vivado-11452-DESKTOP-EGRO0RF/realtime/sa_engine_ip_v1_0_bfm_1_sa_engine_ip_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sa_engine_ip_v1_0_bfm_1_sa_engine_ip_0_0' (2#1) [C:/Users/User/Desktop/git/cau-capstone/sa_engine_ip_1.0/sim_projects/sa_vip_test/sa_vip_test.runs/synth_1/.Xil/Vivado-11452-DESKTOP-EGRO0RF/realtime/sa_engine_ip_v1_0_bfm_1_sa_engine_ip_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm00_axi_txn_done' of module 'sa_engine_ip_v1_0_bfm_1_sa_engine_ip_0_0' is unconnected for instance 'sa_engine_ip_0' [c:/Users/User/Desktop/git/cau-capstone/sa_engine_ip_1.0/sim_projects/sa_vip_test/sa_vip_test.gen/sources_1/bd/sa_engine_ip_v1_0_bfm_1/synth/sa_engine_ip_v1_0_bfm_1.v:126]
WARNING: [Synth 8-7071] port 'm00_axi_error' of module 'sa_engine_ip_v1_0_bfm_1_sa_engine_ip_0_0' is unconnected for instance 'sa_engine_ip_0' [c:/Users/User/Desktop/git/cau-capstone/sa_engine_ip_1.0/sim_projects/sa_vip_test/sa_vip_test.gen/sources_1/bd/sa_engine_ip_v1_0_bfm_1/synth/sa_engine_ip_v1_0_bfm_1.v:126]
WARNING: [Synth 8-7071] port 'm00_axi_awsize' of module 'sa_engine_ip_v1_0_bfm_1_sa_engine_ip_0_0' is unconnected for instance 'sa_engine_ip_0' [c:/Users/User/Desktop/git/cau-capstone/sa_engine_ip_1.0/sim_projects/sa_vip_test/sa_vip_test.gen/sources_1/bd/sa_engine_ip_v1_0_bfm_1/synth/sa_engine_ip_v1_0_bfm_1.v:126]
WARNING: [Synth 8-7071] port 'm00_axi_arsize' of module 'sa_engine_ip_v1_0_bfm_1_sa_engine_ip_0_0' is unconnected for instance 'sa_engine_ip_0' [c:/Users/User/Desktop/git/cau-capstone/sa_engine_ip_1.0/sim_projects/sa_vip_test/sa_vip_test.gen/sources_1/bd/sa_engine_ip_v1_0_bfm_1/synth/sa_engine_ip_v1_0_bfm_1.v:126]
WARNING: [Synth 8-7023] instance 'sa_engine_ip_0' of module 'sa_engine_ip_v1_0_bfm_1_sa_engine_ip_0_0' has 68 connections declared, but only 64 given [c:/Users/User/Desktop/git/cau-capstone/sa_engine_ip_1.0/sim_projects/sa_vip_test/sa_vip_test.gen/sources_1/bd/sa_engine_ip_v1_0_bfm_1/synth/sa_engine_ip_v1_0_bfm_1.v:126]
INFO: [Synth 8-6157] synthesizing module 'sa_engine_ip_v1_0_bfm_1_slave_0_0' [C:/Users/User/Desktop/git/cau-capstone/sa_engine_ip_1.0/sim_projects/sa_vip_test/sa_vip_test.runs/synth_1/.Xil/Vivado-11452-DESKTOP-EGRO0RF/realtime/sa_engine_ip_v1_0_bfm_1_slave_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sa_engine_ip_v1_0_bfm_1_slave_0_0' (3#1) [C:/Users/User/Desktop/git/cau-capstone/sa_engine_ip_1.0/sim_projects/sa_vip_test/sa_vip_test.runs/synth_1/.Xil/Vivado-11452-DESKTOP-EGRO0RF/realtime/sa_engine_ip_v1_0_bfm_1_slave_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'sa_engine_ip_v1_0_bfm_1' (4#1) [c:/Users/User/Desktop/git/cau-capstone/sa_engine_ip_1.0/sim_projects/sa_vip_test/sa_vip_test.gen/sources_1/bd/sa_engine_ip_v1_0_bfm_1/synth/sa_engine_ip_v1_0_bfm_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'sa_engine_ip_v1_0_bfm_1_wrapper' (5#1) [C:/Users/User/Desktop/git/cau-capstone/sa_engine_ip_1.0/sim_projects/sa_vip_test/sa_vip_test.gen/sources_1/bd/sa_engine_ip_v1_0_bfm_1/hdl/sa_engine_ip_v1_0_bfm_1_wrapper.v:12]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 1242.660 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1242.660 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:14 ; elapsed = 00:00:19 . Memory (MB): peak = 1242.660 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1242.660 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/User/Desktop/git/cau-capstone/sa_engine_ip_1.0/sim_projects/sa_vip_test/sa_vip_test.gen/sources_1/bd/sa_engine_ip_v1_0_bfm_1/ip/sa_engine_ip_v1_0_bfm_1_slave_0_0/sa_engine_ip_v1_0_bfm_1_slave_0_0/sa_engine_ip_v1_0_bfm_1_slave_0_0_in_context.xdc] for cell 'sa_engine_ip_v1_0_bfm_1_i/slave_0'
Finished Parsing XDC File [c:/Users/User/Desktop/git/cau-capstone/sa_engine_ip_1.0/sim_projects/sa_vip_test/sa_vip_test.gen/sources_1/bd/sa_engine_ip_v1_0_bfm_1/ip/sa_engine_ip_v1_0_bfm_1_slave_0_0/sa_engine_ip_v1_0_bfm_1_slave_0_0/sa_engine_ip_v1_0_bfm_1_slave_0_0_in_context.xdc] for cell 'sa_engine_ip_v1_0_bfm_1_i/slave_0'
Parsing XDC File [c:/Users/User/Desktop/git/cau-capstone/sa_engine_ip_1.0/sim_projects/sa_vip_test/sa_vip_test.gen/sources_1/bd/sa_engine_ip_v1_0_bfm_1/ip/sa_engine_ip_v1_0_bfm_1_master_0_0/sa_engine_ip_v1_0_bfm_1_master_0_0/sa_engine_ip_v1_0_bfm_1_master_0_0_in_context.xdc] for cell 'sa_engine_ip_v1_0_bfm_1_i/master_0'
Finished Parsing XDC File [c:/Users/User/Desktop/git/cau-capstone/sa_engine_ip_1.0/sim_projects/sa_vip_test/sa_vip_test.gen/sources_1/bd/sa_engine_ip_v1_0_bfm_1/ip/sa_engine_ip_v1_0_bfm_1_master_0_0/sa_engine_ip_v1_0_bfm_1_master_0_0/sa_engine_ip_v1_0_bfm_1_master_0_0_in_context.xdc] for cell 'sa_engine_ip_v1_0_bfm_1_i/master_0'
Parsing XDC File [c:/Users/User/Desktop/git/cau-capstone/sa_engine_ip_1.0/sim_projects/sa_vip_test/sa_vip_test.gen/sources_1/bd/sa_engine_ip_v1_0_bfm_1/ip/sa_engine_ip_v1_0_bfm_1_sa_engine_ip_0_0/sa_engine_ip_v1_0_bfm_1_sa_engine_ip_0_0/sa_engine_ip_v1_0_bfm_1_sa_engine_ip_0_0_in_context.xdc] for cell 'sa_engine_ip_v1_0_bfm_1_i/sa_engine_ip_0'
Finished Parsing XDC File [c:/Users/User/Desktop/git/cau-capstone/sa_engine_ip_1.0/sim_projects/sa_vip_test/sa_vip_test.gen/sources_1/bd/sa_engine_ip_v1_0_bfm_1/ip/sa_engine_ip_v1_0_bfm_1_sa_engine_ip_0_0/sa_engine_ip_v1_0_bfm_1_sa_engine_ip_0_0/sa_engine_ip_v1_0_bfm_1_sa_engine_ip_0_0_in_context.xdc] for cell 'sa_engine_ip_v1_0_bfm_1_i/sa_engine_ip_0'
Parsing XDC File [C:/Users/User/Desktop/git/cau-capstone/sa_engine_ip_1.0/sim_projects/sa_vip_test/sa_vip_test.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/User/Desktop/git/cau-capstone/sa_engine_ip_1.0/sim_projects/sa_vip_test/sa_vip_test.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1242.660 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1242.660 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 1242.660 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:31 ; elapsed = 00:00:38 . Memory (MB): peak = 1242.660 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for sa_engine_ip_v1_0_bfm_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sa_engine_ip_v1_0_bfm_1_i/slave_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sa_engine_ip_v1_0_bfm_1_i/master_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for sa_engine_ip_v1_0_bfm_1_i/sa_engine_ip_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 1242.660 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:31 ; elapsed = 00:00:39 . Memory (MB): peak = 1242.660 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:35 ; elapsed = 00:00:43 . Memory (MB): peak = 1242.660 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:01:00 . Memory (MB): peak = 1242.660 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:01:00 . Memory (MB): peak = 1242.660 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:49 ; elapsed = 00:01:00 . Memory (MB): peak = 1242.660 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:58 ; elapsed = 00:01:11 . Memory (MB): peak = 1242.660 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:58 ; elapsed = 00:01:11 . Memory (MB): peak = 1242.660 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:58 ; elapsed = 00:01:11 . Memory (MB): peak = 1242.660 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:58 ; elapsed = 00:01:11 . Memory (MB): peak = 1242.660 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:58 ; elapsed = 00:01:11 . Memory (MB): peak = 1242.660 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:58 ; elapsed = 00:01:11 . Memory (MB): peak = 1242.660 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------------------------+----------+
|      |BlackBox name                            |Instances |
+------+-----------------------------------------+----------+
|1     |sa_engine_ip_v1_0_bfm_1_master_0_0       |         1|
|2     |sa_engine_ip_v1_0_bfm_1_sa_engine_ip_0_0 |         1|
|3     |sa_engine_ip_v1_0_bfm_1_slave_0_0        |         1|
+------+-----------------------------------------+----------+

Report Cell Usage: 
+------+---------------------------------------+------+
|      |Cell                                   |Count |
+------+---------------------------------------+------+
|1     |sa_engine_ip_v1_0_bfm_1_master_0       |     1|
|2     |sa_engine_ip_v1_0_bfm_1_sa_engine_ip_0 |     1|
|3     |sa_engine_ip_v1_0_bfm_1_slave_0        |     1|
|4     |IBUF                                   |     2|
+------+---------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:58 ; elapsed = 00:01:11 . Memory (MB): peak = 1242.660 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:40 ; elapsed = 00:01:05 . Memory (MB): peak = 1242.660 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:59 ; elapsed = 00:01:11 . Memory (MB): peak = 1242.660 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1254.363 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1267.324 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: cafad489
INFO: [Common 17-83] Releasing license: Synthesis
25 Infos, 10 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:10 ; elapsed = 00:01:55 . Memory (MB): peak = 1267.324 ; gain = 24.664
INFO: [Common 17-1381] The checkpoint 'C:/Users/User/Desktop/git/cau-capstone/sa_engine_ip_1.0/sim_projects/sa_vip_test/sa_vip_test.runs/synth_1/sa_engine_ip_v1_0_bfm_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file sa_engine_ip_v1_0_bfm_1_wrapper_utilization_synth.rpt -pb sa_engine_ip_v1_0_bfm_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sat Nov  8 22:50:31 2025...
