#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_0x5555f1b780f0 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
v0x5555f1ba3580_0 .var "clk", 0 0;
v0x5555f1ba3640_0 .net "dataadr", 31 0, v0x5555f1b99e00_0;  1 drivers
v0x5555f1ba3700_0 .net "memwrite", 0 0, L_0x5555f1ba3c80;  1 drivers
v0x5555f1ba37a0_0 .var "reset", 0 0;
v0x5555f1ba38d0_0 .net "writedata", 31 0, L_0x5555f1bb55e0;  1 drivers
E_0x5555f1b76df0 .event negedge, v0x5555f1b95790_0;
S_0x5555f1b6dab0 .scope module, "dut" "top" 2 8, 3 1 0, S_0x5555f1b780f0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 32 "writedata"
    .port_info 3 /OUTPUT 32 "dataadr"
    .port_info 4 /OUTPUT 1 "memwrite"
v0x5555f1ba2d90_0 .net "clk", 0 0, v0x5555f1ba3580_0;  1 drivers
v0x5555f1ba2e50_0 .net "dataadr", 31 0, v0x5555f1b99e00_0;  alias, 1 drivers
v0x5555f1ba2f10_0 .net "instr", 31 0, L_0x5555f1ba2b60;  1 drivers
v0x5555f1ba2fb0_0 .net "memwrite", 0 0, L_0x5555f1ba3c80;  alias, 1 drivers
v0x5555f1ba30e0_0 .net "pc", 31 0, v0x5555f1b9c8e0_0;  1 drivers
v0x5555f1ba3230_0 .net "readdata", 31 0, L_0x5555f1bb7140;  1 drivers
v0x5555f1ba3380_0 .net "reset", 0 0, v0x5555f1ba37a0_0;  1 drivers
v0x5555f1ba3420_0 .net "writedata", 31 0, L_0x5555f1bb55e0;  alias, 1 drivers
L_0x5555f1bb6ec0 .part v0x5555f1b9c8e0_0, 2, 6;
S_0x5555f1b74ec0 .scope module, "dmem" "dmem" 3 10, 4 1 0, S_0x5555f1b6dab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we"
    .port_info 2 /INPUT 32 "a"
    .port_info 3 /INPUT 32 "wd"
    .port_info 4 /OUTPUT 32 "rd"
L_0x5555f1bb7140 .functor BUFZ 32, L_0x5555f1bb6fb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555f1b2cf40 .array "RAM", 0 63, 31 0;
v0x5555f1b6c170_0 .net *"_s0", 31 0, L_0x5555f1bb6fb0;  1 drivers
v0x5555f1b955c0_0 .net *"_s3", 29 0, L_0x5555f1bb7050;  1 drivers
v0x5555f1b956b0_0 .net "a", 31 0, v0x5555f1b99e00_0;  alias, 1 drivers
v0x5555f1b95790_0 .net "clk", 0 0, v0x5555f1ba3580_0;  alias, 1 drivers
v0x5555f1b958a0_0 .net "rd", 31 0, L_0x5555f1bb7140;  alias, 1 drivers
v0x5555f1b95980_0 .net "wd", 31 0, L_0x5555f1bb55e0;  alias, 1 drivers
v0x5555f1b95a60_0 .net "we", 0 0, L_0x5555f1ba3c80;  alias, 1 drivers
E_0x5555f1b68a10 .event posedge, v0x5555f1b95790_0;
L_0x5555f1bb6fb0 .array/port v0x5555f1b2cf40, L_0x5555f1bb7050;
L_0x5555f1bb7050 .part v0x5555f1b99e00_0, 2, 30;
S_0x5555f1b95bc0 .scope module, "imem" "imem" 3 9, 5 1 0, S_0x5555f1b6dab0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "a"
    .port_info 1 /OUTPUT 32 "rd"
L_0x5555f1ba2b60 .functor BUFZ 32, L_0x5555f1bb6c90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x5555f1b95df0 .array "RAM", 0 63, 31 0;
v0x5555f1b95ed0_0 .net *"_s0", 31 0, L_0x5555f1bb6c90;  1 drivers
v0x5555f1b95fb0_0 .net *"_s2", 7 0, L_0x5555f1bb6d30;  1 drivers
L_0x7f88aaabc3c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5555f1b96070_0 .net *"_s5", 1 0, L_0x7f88aaabc3c0;  1 drivers
v0x5555f1b96150_0 .net "a", 5 0, L_0x5555f1bb6ec0;  1 drivers
v0x5555f1b96280_0 .net "rd", 31 0, L_0x5555f1ba2b60;  alias, 1 drivers
L_0x5555f1bb6c90 .array/port v0x5555f1b95df0, L_0x5555f1bb6d30;
L_0x5555f1bb6d30 .concat [ 6 2 0 0], L_0x5555f1bb6ec0, L_0x7f88aaabc3c0;
S_0x5555f1b963c0 .scope module, "mips" "mips" 3 8, 6 1 0, S_0x5555f1b6dab0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /OUTPUT 32 "pc"
    .port_info 3 /INPUT 32 "instr"
    .port_info 4 /OUTPUT 1 "memwrite"
    .port_info 5 /OUTPUT 32 "aluout"
    .port_info 6 /OUTPUT 32 "writedata"
    .port_info 7 /INPUT 32 "readdata"
v0x5555f1ba1c30_0 .net "alucontrol", 2 0, v0x5555f1b96cb0_0;  1 drivers
v0x5555f1ba1da0_0 .net "aluout", 31 0, v0x5555f1b99e00_0;  alias, 1 drivers
v0x5555f1ba1ef0_0 .net "alusrc", 0 0, L_0x5555f1ba3ab0;  1 drivers
v0x5555f1ba2020_0 .net "clk", 0 0, v0x5555f1ba3580_0;  alias, 1 drivers
v0x5555f1ba2150_0 .net "instr", 31 0, L_0x5555f1ba2b60;  alias, 1 drivers
v0x5555f1ba21f0_0 .net "jump", 0 0, L_0x5555f1ba3e00;  1 drivers
v0x5555f1ba2320_0 .net "memtoreg", 0 0, L_0x5555f1ba3d20;  1 drivers
v0x5555f1ba2450_0 .net "memwrite", 0 0, L_0x5555f1ba3c80;  alias, 1 drivers
v0x5555f1ba24f0_0 .net "pc", 31 0, v0x5555f1b9c8e0_0;  alias, 1 drivers
v0x5555f1ba2640_0 .net "pcsrc", 0 0, L_0x5555f1ba4050;  1 drivers
v0x5555f1ba26e0_0 .net "readdata", 31 0, L_0x5555f1bb7140;  alias, 1 drivers
v0x5555f1ba27a0_0 .net "regdst", 0 0, L_0x5555f1ba3a10;  1 drivers
v0x5555f1ba28d0_0 .net "regwrite", 0 0, L_0x5555f1ba3970;  1 drivers
v0x5555f1ba2a00_0 .net "reset", 0 0, v0x5555f1ba37a0_0;  alias, 1 drivers
v0x5555f1ba2aa0_0 .net "writedata", 31 0, L_0x5555f1bb55e0;  alias, 1 drivers
v0x5555f1ba2bf0_0 .net "zero", 0 0, L_0x5555f1bb6950;  1 drivers
L_0x5555f1ba4200 .part L_0x5555f1ba2b60, 26, 6;
L_0x5555f1ba4350 .part L_0x5555f1ba2b60, 0, 6;
S_0x5555f1b966b0 .scope module, "c" "controller" 6 13, 7 1 0, S_0x5555f1b963c0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "op"
    .port_info 1 /INPUT 6 "funct"
    .port_info 2 /INPUT 1 "zero"
    .port_info 3 /OUTPUT 1 "memtoreg"
    .port_info 4 /OUTPUT 1 "memwrite"
    .port_info 5 /OUTPUT 1 "pcsrc"
    .port_info 6 /OUTPUT 1 "alusrc"
    .port_info 7 /OUTPUT 1 "regdst"
    .port_info 8 /OUTPUT 1 "regwrite"
    .port_info 9 /OUTPUT 1 "jump"
    .port_info 10 /OUTPUT 3 "alucontrol"
L_0x5555f1ba4050 .functor AND 1, L_0x5555f1ba3b50, L_0x5555f1bb6950, C4<1>, C4<1>;
v0x5555f1b97e00_0 .net "alucontrol", 2 0, v0x5555f1b96cb0_0;  alias, 1 drivers
v0x5555f1b97f10_0 .net "aluop", 1 0, L_0x5555f1ba3ea0;  1 drivers
v0x5555f1b97fb0_0 .net "alusrc", 0 0, L_0x5555f1ba3ab0;  alias, 1 drivers
v0x5555f1b98080_0 .net "branch", 0 0, L_0x5555f1ba3b50;  1 drivers
v0x5555f1b98150_0 .net "funct", 5 0, L_0x5555f1ba4350;  1 drivers
v0x5555f1b98240_0 .net "jump", 0 0, L_0x5555f1ba3e00;  alias, 1 drivers
v0x5555f1b98310_0 .net "memtoreg", 0 0, L_0x5555f1ba3d20;  alias, 1 drivers
v0x5555f1b983e0_0 .net "memwrite", 0 0, L_0x5555f1ba3c80;  alias, 1 drivers
v0x5555f1b984d0_0 .net "op", 5 0, L_0x5555f1ba4200;  1 drivers
v0x5555f1b98600_0 .net "pcsrc", 0 0, L_0x5555f1ba4050;  alias, 1 drivers
v0x5555f1b986a0_0 .net "regdst", 0 0, L_0x5555f1ba3a10;  alias, 1 drivers
v0x5555f1b98770_0 .net "regwrite", 0 0, L_0x5555f1ba3970;  alias, 1 drivers
v0x5555f1b98840_0 .net "zero", 0 0, L_0x5555f1bb6950;  alias, 1 drivers
S_0x5555f1b969f0 .scope module, "ad" "aludec" 7 15, 8 1 0, S_0x5555f1b966b0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct"
    .port_info 1 /INPUT 2 "aluop"
    .port_info 2 /OUTPUT 3 "alucontrol"
v0x5555f1b96cb0_0 .var "alucontrol", 2 0;
v0x5555f1b96db0_0 .net "aluop", 1 0, L_0x5555f1ba3ea0;  alias, 1 drivers
v0x5555f1b96e90_0 .net "funct", 5 0, L_0x5555f1ba4350;  alias, 1 drivers
E_0x5555f1b96c30 .event edge, v0x5555f1b96db0_0, v0x5555f1b96e90_0;
S_0x5555f1b97000 .scope module, "md" "maindec" 7 13, 9 1 0, S_0x5555f1b966b0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "op"
    .port_info 1 /OUTPUT 1 "memtoreg"
    .port_info 2 /OUTPUT 1 "memwrite"
    .port_info 3 /OUTPUT 1 "branch"
    .port_info 4 /OUTPUT 1 "alusrc"
    .port_info 5 /OUTPUT 1 "regdst"
    .port_info 6 /OUTPUT 1 "regwrite"
    .port_info 7 /OUTPUT 1 "jump"
    .port_info 8 /OUTPUT 2 "aluop"
v0x5555f1b97360_0 .net *"_s10", 8 0, v0x5555f1b976c0_0;  1 drivers
v0x5555f1b97460_0 .net "aluop", 1 0, L_0x5555f1ba3ea0;  alias, 1 drivers
v0x5555f1b97550_0 .net "alusrc", 0 0, L_0x5555f1ba3ab0;  alias, 1 drivers
v0x5555f1b97620_0 .net "branch", 0 0, L_0x5555f1ba3b50;  alias, 1 drivers
v0x5555f1b976c0_0 .var "controls", 8 0;
v0x5555f1b977f0_0 .net "jump", 0 0, L_0x5555f1ba3e00;  alias, 1 drivers
v0x5555f1b978b0_0 .net "memtoreg", 0 0, L_0x5555f1ba3d20;  alias, 1 drivers
v0x5555f1b97970_0 .net "memwrite", 0 0, L_0x5555f1ba3c80;  alias, 1 drivers
v0x5555f1b97a10_0 .net "op", 5 0, L_0x5555f1ba4200;  alias, 1 drivers
v0x5555f1b97b60_0 .net "regdst", 0 0, L_0x5555f1ba3a10;  alias, 1 drivers
v0x5555f1b97c20_0 .net "regwrite", 0 0, L_0x5555f1ba3970;  alias, 1 drivers
E_0x5555f1b97300 .event edge, v0x5555f1b97a10_0;
L_0x5555f1ba3970 .part v0x5555f1b976c0_0, 8, 1;
L_0x5555f1ba3a10 .part v0x5555f1b976c0_0, 7, 1;
L_0x5555f1ba3ab0 .part v0x5555f1b976c0_0, 6, 1;
L_0x5555f1ba3b50 .part v0x5555f1b976c0_0, 5, 1;
L_0x5555f1ba3c80 .part v0x5555f1b976c0_0, 4, 1;
L_0x5555f1ba3d20 .part v0x5555f1b976c0_0, 3, 1;
L_0x5555f1ba3e00 .part v0x5555f1b976c0_0, 2, 1;
L_0x5555f1ba3ea0 .part v0x5555f1b976c0_0, 0, 2;
S_0x5555f1b98a00 .scope module, "dp" "datapath" 6 17, 10 1 0, S_0x5555f1b963c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "memtoreg"
    .port_info 3 /INPUT 1 "pcsrc"
    .port_info 4 /INPUT 1 "alusrc"
    .port_info 5 /INPUT 1 "regdst"
    .port_info 6 /INPUT 1 "regwrite"
    .port_info 7 /INPUT 1 "jump"
    .port_info 8 /INPUT 3 "alucontrol"
    .port_info 9 /OUTPUT 1 "zero"
    .port_info 10 /OUTPUT 32 "pc"
    .port_info 11 /INPUT 32 "instr"
    .port_info 12 /OUTPUT 32 "aluout"
    .port_info 13 /OUTPUT 32 "writedata"
    .port_info 14 /INPUT 32 "readdata"
v0x5555f1ba0150_0 .net *"_s3", 3 0, L_0x5555f1bb4b00;  1 drivers
v0x5555f1ba0250_0 .net *"_s5", 25 0, L_0x5555f1bb4ba0;  1 drivers
L_0x7f88aaabc0a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5555f1ba0330_0 .net/2u *"_s6", 1 0, L_0x7f88aaabc0a8;  1 drivers
v0x5555f1ba03f0_0 .net "alucontrol", 2 0, v0x5555f1b96cb0_0;  alias, 1 drivers
v0x5555f1ba04b0_0 .net "aluout", 31 0, v0x5555f1b99e00_0;  alias, 1 drivers
v0x5555f1ba05c0_0 .net "alusrc", 0 0, L_0x5555f1ba3ab0;  alias, 1 drivers
v0x5555f1ba0660_0 .net "clk", 0 0, v0x5555f1ba3580_0;  alias, 1 drivers
v0x5555f1ba0700_0 .net "instr", 31 0, L_0x5555f1ba2b60;  alias, 1 drivers
v0x5555f1ba07c0_0 .net "jump", 0 0, L_0x5555f1ba3e00;  alias, 1 drivers
v0x5555f1ba08f0_0 .net "memtoreg", 0 0, L_0x5555f1ba3d20;  alias, 1 drivers
v0x5555f1ba0990_0 .net "pc", 31 0, v0x5555f1b9c8e0_0;  alias, 1 drivers
v0x5555f1ba0a30_0 .net "pcbranch", 31 0, L_0x5555f1bb4770;  1 drivers
v0x5555f1ba0b40_0 .net "pcnext", 31 0, L_0x5555f1bb49d0;  1 drivers
v0x5555f1ba0c50_0 .net "pcnextbr", 31 0, L_0x5555f1bb48a0;  1 drivers
v0x5555f1ba0d60_0 .net "pcplus4", 31 0, L_0x5555f1ba43f0;  1 drivers
v0x5555f1ba0e20_0 .net "pcsrc", 0 0, L_0x5555f1ba4050;  alias, 1 drivers
v0x5555f1ba0f10_0 .net "readdata", 31 0, L_0x5555f1bb7140;  alias, 1 drivers
v0x5555f1ba10c0_0 .net "regdst", 0 0, L_0x5555f1ba3a10;  alias, 1 drivers
v0x5555f1ba1160_0 .net "regwrite", 0 0, L_0x5555f1ba3970;  alias, 1 drivers
v0x5555f1ba1200_0 .net "reset", 0 0, v0x5555f1ba37a0_0;  alias, 1 drivers
v0x5555f1ba12a0_0 .net "result", 31 0, L_0x5555f1bb5c00;  1 drivers
v0x5555f1ba1390_0 .net "signimm", 31 0, L_0x5555f1bb5ec0;  1 drivers
v0x5555f1ba1430_0 .net "signimmsh", 31 0, L_0x5555f1bb46d0;  1 drivers
v0x5555f1ba1540_0 .net "srca", 31 0, L_0x5555f1bb4f60;  1 drivers
v0x5555f1ba1650_0 .net "srcb", 31 0, L_0x5555f1bb62c0;  1 drivers
v0x5555f1ba1710_0 .net "writedata", 31 0, L_0x5555f1bb55e0;  alias, 1 drivers
v0x5555f1ba17d0_0 .net "writereg", 4 0, L_0x5555f1bb59d0;  1 drivers
v0x5555f1ba18e0_0 .net "zero", 0 0, L_0x5555f1bb6950;  alias, 1 drivers
L_0x5555f1bb4b00 .part L_0x5555f1ba43f0, 28, 4;
L_0x5555f1bb4ba0 .part L_0x5555f1ba2b60, 0, 26;
L_0x5555f1bb4c40 .concat [ 2 26 4 0], L_0x7f88aaabc0a8, L_0x5555f1bb4ba0, L_0x5555f1bb4b00;
L_0x5555f1bb5780 .part L_0x5555f1ba2b60, 21, 5;
L_0x5555f1bb5820 .part L_0x5555f1ba2b60, 16, 5;
L_0x5555f1bb5a70 .part L_0x5555f1ba2b60, 16, 5;
L_0x5555f1bb5b10 .part L_0x5555f1ba2b60, 11, 5;
L_0x5555f1bb5fb0 .part L_0x5555f1ba2b60, 0, 16;
S_0x5555f1b98d90 .scope module, "alu" "alu" 10 33, 11 1 0, S_0x5555f1b98a00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "srca"
    .port_info 1 /INPUT 32 "srcb"
    .port_info 2 /INPUT 3 "alucontrol"
    .port_info 3 /OUTPUT 32 "aluout"
    .port_info 4 /OUTPUT 1 "zero"
L_0x5555f1ba4490 .functor NOT 32, L_0x5555f1bb62c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7f88aaabc378 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555f1b99840_0 .net/2u *"_s12", 31 0, L_0x7f88aaabc378;  1 drivers
v0x5555f1b99940_0 .net *"_s2", 31 0, L_0x5555f1bb6500;  1 drivers
v0x5555f1b99a20_0 .net *"_s5", 0 0, L_0x5555f1bb6630;  1 drivers
v0x5555f1b99ae0_0 .net *"_s6", 31 0, L_0x5555f1bb66d0;  1 drivers
L_0x7f88aaabc330 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555f1b99bc0_0 .net *"_s9", 30 0, L_0x7f88aaabc330;  1 drivers
v0x5555f1b99cf0_0 .net "alucontrol", 2 0, v0x5555f1b96cb0_0;  alias, 1 drivers
v0x5555f1b99e00_0 .var "aluout", 31 0;
v0x5555f1b99ec0_0 .net "notsrcb", 31 0, L_0x5555f1ba4490;  1 drivers
v0x5555f1b99f60_0 .net "s", 31 0, L_0x5555f1bb6810;  1 drivers
v0x5555f1b9a0b0_0 .net "srca", 31 0, L_0x5555f1bb4f60;  alias, 1 drivers
v0x5555f1b9a190_0 .net "srcb", 31 0, L_0x5555f1bb62c0;  alias, 1 drivers
v0x5555f1b9a280_0 .net "srcbb", 31 0, L_0x5555f1bb6b00;  1 drivers
v0x5555f1b9a350_0 .net "zero", 0 0, L_0x5555f1bb6950;  alias, 1 drivers
E_0x5555f1b99010 .event edge, v0x5555f1b96cb0_0, v0x5555f1b9a0b0_0, v0x5555f1b996b0_0, v0x5555f1b99f60_0;
L_0x5555f1bb6500 .arith/sum 32, L_0x5555f1bb4f60, L_0x5555f1bb6b00;
L_0x5555f1bb6630 .part v0x5555f1b96cb0_0, 2, 1;
L_0x5555f1bb66d0 .concat [ 1 31 0 0], L_0x5555f1bb6630, L_0x7f88aaabc330;
L_0x5555f1bb6810 .arith/sum 32, L_0x5555f1bb6500, L_0x5555f1bb66d0;
L_0x5555f1bb6950 .cmp/eeq 32, v0x5555f1b99e00_0, L_0x7f88aaabc378;
L_0x5555f1bb6ba0 .part v0x5555f1b96cb0_0, 2, 1;
S_0x5555f1b990a0 .scope module, "bmux" "mux2" 11 23, 12 1 0, S_0x5555f1b98d90;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0"
    .port_info 1 /INPUT 32 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 32 "y"
P_0x5555f1b99290 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000000100000>;
v0x5555f1b99460_0 .net "d0", 31 0, L_0x5555f1bb62c0;  alias, 1 drivers
v0x5555f1b99500_0 .net "d1", 31 0, L_0x5555f1ba4490;  alias, 1 drivers
v0x5555f1b995e0_0 .net "s", 0 0, L_0x5555f1bb6ba0;  1 drivers
v0x5555f1b996b0_0 .net "y", 31 0, L_0x5555f1bb6b00;  alias, 1 drivers
L_0x5555f1bb6b00 .functor MUXZ 32, L_0x5555f1bb62c0, L_0x5555f1ba4490, L_0x5555f1bb6ba0, C4<>;
S_0x5555f1b9a4b0 .scope module, "immsh" "sl2" 10 22, 13 1 0, S_0x5555f1b98a00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /OUTPUT 32 "y"
v0x5555f1b9a690_0 .net *"_s1", 29 0, L_0x5555f1bb45a0;  1 drivers
L_0x7f88aaabc060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5555f1b9a790_0 .net/2u *"_s2", 1 0, L_0x7f88aaabc060;  1 drivers
v0x5555f1b9a870_0 .net "a", 31 0, L_0x5555f1bb5ec0;  alias, 1 drivers
v0x5555f1b9a930_0 .net "y", 31 0, L_0x5555f1bb46d0;  alias, 1 drivers
L_0x5555f1bb45a0 .part L_0x5555f1bb5ec0, 0, 30;
L_0x5555f1bb46d0 .concat [ 2 30 0 0], L_0x7f88aaabc060, L_0x5555f1bb45a0;
S_0x5555f1b9aa70 .scope module, "pcadd1" "adder" 10 21, 14 1 0, S_0x5555f1b98a00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /OUTPUT 32 "y"
v0x5555f1b9acc0_0 .net "a", 31 0, v0x5555f1b9c8e0_0;  alias, 1 drivers
L_0x7f88aaabc018 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x5555f1b9ada0_0 .net "b", 31 0, L_0x7f88aaabc018;  1 drivers
v0x5555f1b9ae80_0 .net "y", 31 0, L_0x5555f1ba43f0;  alias, 1 drivers
L_0x5555f1ba43f0 .arith/sum 32, v0x5555f1b9c8e0_0, L_0x7f88aaabc018;
S_0x5555f1b9aff0 .scope module, "pcadd2" "adder" 10 23, 14 1 0, S_0x5555f1b98a00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a"
    .port_info 1 /INPUT 32 "b"
    .port_info 2 /OUTPUT 32 "y"
v0x5555f1b9b210_0 .net "a", 31 0, L_0x5555f1ba43f0;  alias, 1 drivers
v0x5555f1b9b320_0 .net "b", 31 0, L_0x5555f1bb46d0;  alias, 1 drivers
v0x5555f1b9b3f0_0 .net "y", 31 0, L_0x5555f1bb4770;  alias, 1 drivers
L_0x5555f1bb4770 .arith/sum 32, L_0x5555f1ba43f0, L_0x5555f1bb46d0;
S_0x5555f1b9b540 .scope module, "pcbrmux" "mux2" 10 24, 12 1 0, S_0x5555f1b98a00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0"
    .port_info 1 /INPUT 32 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 32 "y"
P_0x5555f1b9b760 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000000100000>;
v0x5555f1b9b870_0 .net "d0", 31 0, L_0x5555f1ba43f0;  alias, 1 drivers
v0x5555f1b9b960_0 .net "d1", 31 0, L_0x5555f1bb4770;  alias, 1 drivers
v0x5555f1b9ba20_0 .net "s", 0 0, L_0x5555f1ba4050;  alias, 1 drivers
v0x5555f1b9bb20_0 .net "y", 31 0, L_0x5555f1bb48a0;  alias, 1 drivers
L_0x5555f1bb48a0 .functor MUXZ 32, L_0x5555f1ba43f0, L_0x5555f1bb4770, L_0x5555f1ba4050, C4<>;
S_0x5555f1b9bc50 .scope module, "pcmux" "mux2" 10 25, 12 1 0, S_0x5555f1b98a00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0"
    .port_info 1 /INPUT 32 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 32 "y"
P_0x5555f1b9be20 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000000100000>;
v0x5555f1b9bf60_0 .net "d0", 31 0, L_0x5555f1bb48a0;  alias, 1 drivers
v0x5555f1b9c070_0 .net "d1", 31 0, L_0x5555f1bb4c40;  1 drivers
v0x5555f1b9c130_0 .net "s", 0 0, L_0x5555f1ba3e00;  alias, 1 drivers
v0x5555f1b9c250_0 .net "y", 31 0, L_0x5555f1bb49d0;  alias, 1 drivers
L_0x5555f1bb49d0 .functor MUXZ 32, L_0x5555f1bb48a0, L_0x5555f1bb4c40, L_0x5555f1ba3e00, C4<>;
S_0x5555f1b9c390 .scope module, "pcreg" "flopr" 10 20, 15 1 0, S_0x5555f1b98a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 32 "d"
    .port_info 3 /OUTPUT 32 "q"
P_0x5555f1b9c560 .param/l "WIDTH" 0 15 1, +C4<00000000000000000000000000100000>;
v0x5555f1b9c720_0 .net "clk", 0 0, v0x5555f1ba3580_0;  alias, 1 drivers
v0x5555f1b9c810_0 .net "d", 31 0, L_0x5555f1bb49d0;  alias, 1 drivers
v0x5555f1b9c8e0_0 .var "q", 31 0;
v0x5555f1b9c9e0_0 .net "reset", 0 0, v0x5555f1ba37a0_0;  alias, 1 drivers
E_0x5555f1b9c6a0 .event posedge, v0x5555f1b9c9e0_0, v0x5555f1b95790_0;
S_0x5555f1b9cb10 .scope module, "resmux" "mux2" 10 29, 12 1 0, S_0x5555f1b98a00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0"
    .port_info 1 /INPUT 32 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 32 "y"
P_0x5555f1b9cce0 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000000100000>;
v0x5555f1b9ce20_0 .net "d0", 31 0, v0x5555f1b99e00_0;  alias, 1 drivers
v0x5555f1b9cf50_0 .net "d1", 31 0, L_0x5555f1bb7140;  alias, 1 drivers
v0x5555f1b9d010_0 .net "s", 0 0, L_0x5555f1ba3d20;  alias, 1 drivers
v0x5555f1b9d130_0 .net "y", 31 0, L_0x5555f1bb5c00;  alias, 1 drivers
L_0x5555f1bb5c00 .functor MUXZ 32, v0x5555f1b99e00_0, L_0x5555f1bb7140, L_0x5555f1ba3d20, C4<>;
S_0x5555f1b9d250 .scope module, "rf" "regfile" 10 27, 16 1 0, S_0x5555f1b98a00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we3"
    .port_info 2 /INPUT 5 "ra1"
    .port_info 3 /INPUT 5 "ra2"
    .port_info 4 /INPUT 5 "wa3"
    .port_info 5 /INPUT 32 "wd3"
    .port_info 6 /OUTPUT 32 "rd1"
    .port_info 7 /OUTPUT 32 "rd2"
v0x5555f1b9d580_0 .net *"_s0", 31 0, L_0x5555f1bb4ce0;  1 drivers
v0x5555f1b9d680_0 .net *"_s10", 6 0, L_0x5555f1bb4ec0;  1 drivers
L_0x7f88aaabc180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5555f1b9d760_0 .net *"_s13", 1 0, L_0x7f88aaabc180;  1 drivers
L_0x7f88aaabc1c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555f1b9d820_0 .net/2u *"_s14", 31 0, L_0x7f88aaabc1c8;  1 drivers
v0x5555f1b9d900_0 .net *"_s18", 31 0, L_0x5555f1bb50f0;  1 drivers
L_0x7f88aaabc210 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555f1b9da30_0 .net *"_s21", 26 0, L_0x7f88aaabc210;  1 drivers
L_0x7f88aaabc258 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555f1b9db10_0 .net/2u *"_s22", 31 0, L_0x7f88aaabc258;  1 drivers
v0x5555f1b9dbf0_0 .net *"_s24", 0 0, L_0x5555f1bb5270;  1 drivers
v0x5555f1b9dcb0_0 .net *"_s26", 31 0, L_0x5555f1bb5360;  1 drivers
v0x5555f1b9de20_0 .net *"_s28", 6 0, L_0x5555f1bb5450;  1 drivers
L_0x7f88aaabc0f0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555f1b9df00_0 .net *"_s3", 26 0, L_0x7f88aaabc0f0;  1 drivers
L_0x7f88aaabc2a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5555f1b9dfe0_0 .net *"_s31", 1 0, L_0x7f88aaabc2a0;  1 drivers
L_0x7f88aaabc2e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555f1b9e0c0_0 .net/2u *"_s32", 31 0, L_0x7f88aaabc2e8;  1 drivers
L_0x7f88aaabc138 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x5555f1b9e1a0_0 .net/2u *"_s4", 31 0, L_0x7f88aaabc138;  1 drivers
v0x5555f1b9e280_0 .net *"_s6", 0 0, L_0x5555f1bb4d80;  1 drivers
v0x5555f1b9e340_0 .net *"_s8", 31 0, L_0x5555f1bb4e20;  1 drivers
v0x5555f1b9e420_0 .net "clk", 0 0, v0x5555f1ba3580_0;  alias, 1 drivers
v0x5555f1b9e5d0_0 .net "ra1", 4 0, L_0x5555f1bb5780;  1 drivers
v0x5555f1b9e670_0 .net "ra2", 4 0, L_0x5555f1bb5820;  1 drivers
v0x5555f1b9e710_0 .net "rd1", 31 0, L_0x5555f1bb4f60;  alias, 1 drivers
v0x5555f1b9e7d0_0 .net "rd2", 31 0, L_0x5555f1bb55e0;  alias, 1 drivers
v0x5555f1b9e870 .array "rf", 0 31, 31 0;
v0x5555f1b9e910_0 .net "wa3", 4 0, L_0x5555f1bb59d0;  alias, 1 drivers
v0x5555f1b9e9f0_0 .net "wd3", 31 0, L_0x5555f1bb5c00;  alias, 1 drivers
v0x5555f1b9eae0_0 .net "we3", 0 0, L_0x5555f1ba3970;  alias, 1 drivers
L_0x5555f1bb4ce0 .concat [ 5 27 0 0], L_0x5555f1bb5780, L_0x7f88aaabc0f0;
L_0x5555f1bb4d80 .cmp/ne 32, L_0x5555f1bb4ce0, L_0x7f88aaabc138;
L_0x5555f1bb4e20 .array/port v0x5555f1b9e870, L_0x5555f1bb4ec0;
L_0x5555f1bb4ec0 .concat [ 5 2 0 0], L_0x5555f1bb5780, L_0x7f88aaabc180;
L_0x5555f1bb4f60 .functor MUXZ 32, L_0x7f88aaabc1c8, L_0x5555f1bb4e20, L_0x5555f1bb4d80, C4<>;
L_0x5555f1bb50f0 .concat [ 5 27 0 0], L_0x5555f1bb5820, L_0x7f88aaabc210;
L_0x5555f1bb5270 .cmp/ne 32, L_0x5555f1bb50f0, L_0x7f88aaabc258;
L_0x5555f1bb5360 .array/port v0x5555f1b9e870, L_0x5555f1bb5450;
L_0x5555f1bb5450 .concat [ 5 2 0 0], L_0x5555f1bb5820, L_0x7f88aaabc2a0;
L_0x5555f1bb55e0 .functor MUXZ 32, L_0x7f88aaabc2e8, L_0x5555f1bb5360, L_0x5555f1bb5270, C4<>;
S_0x5555f1b9ed00 .scope module, "se" "signext" 10 30, 17 1 0, S_0x5555f1b98a00;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a"
    .port_info 1 /OUTPUT 32 "y"
v0x5555f1b9eee0_0 .net *"_s1", 0 0, L_0x5555f1bb5ca0;  1 drivers
v0x5555f1b9efe0_0 .net *"_s2", 15 0, L_0x5555f1bb5d40;  1 drivers
v0x5555f1b9f0c0_0 .net "a", 15 0, L_0x5555f1bb5fb0;  1 drivers
v0x5555f1b9f180_0 .net "y", 31 0, L_0x5555f1bb5ec0;  alias, 1 drivers
L_0x5555f1bb5ca0 .part L_0x5555f1bb5fb0, 15, 1;
LS_0x5555f1bb5d40_0_0 .concat [ 1 1 1 1], L_0x5555f1bb5ca0, L_0x5555f1bb5ca0, L_0x5555f1bb5ca0, L_0x5555f1bb5ca0;
LS_0x5555f1bb5d40_0_4 .concat [ 1 1 1 1], L_0x5555f1bb5ca0, L_0x5555f1bb5ca0, L_0x5555f1bb5ca0, L_0x5555f1bb5ca0;
LS_0x5555f1bb5d40_0_8 .concat [ 1 1 1 1], L_0x5555f1bb5ca0, L_0x5555f1bb5ca0, L_0x5555f1bb5ca0, L_0x5555f1bb5ca0;
LS_0x5555f1bb5d40_0_12 .concat [ 1 1 1 1], L_0x5555f1bb5ca0, L_0x5555f1bb5ca0, L_0x5555f1bb5ca0, L_0x5555f1bb5ca0;
L_0x5555f1bb5d40 .concat [ 4 4 4 4], LS_0x5555f1bb5d40_0_0, LS_0x5555f1bb5d40_0_4, LS_0x5555f1bb5d40_0_8, LS_0x5555f1bb5d40_0_12;
L_0x5555f1bb5ec0 .concat [ 16 16 0 0], L_0x5555f1bb5fb0, L_0x5555f1bb5d40;
S_0x5555f1b9f2b0 .scope module, "srcbmux" "mux2" 10 32, 12 1 0, S_0x5555f1b98a00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0"
    .port_info 1 /INPUT 32 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 32 "y"
P_0x5555f1b9f480 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000000100000>;
v0x5555f1b9f650_0 .net "d0", 31 0, L_0x5555f1bb55e0;  alias, 1 drivers
v0x5555f1b9f740_0 .net "d1", 31 0, L_0x5555f1bb5ec0;  alias, 1 drivers
v0x5555f1b9f830_0 .net "s", 0 0, L_0x5555f1ba3ab0;  alias, 1 drivers
v0x5555f1b9f920_0 .net "y", 31 0, L_0x5555f1bb62c0;  alias, 1 drivers
L_0x5555f1bb62c0 .functor MUXZ 32, L_0x5555f1bb55e0, L_0x5555f1bb5ec0, L_0x5555f1ba3ab0, C4<>;
S_0x5555f1b9fa70 .scope module, "wrmux" "mux2" 10 28, 12 1 0, S_0x5555f1b98a00;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "d0"
    .port_info 1 /INPUT 5 "d1"
    .port_info 2 /INPUT 1 "s"
    .port_info 3 /OUTPUT 5 "y"
P_0x5555f1b9fc40 .param/l "WIDTH" 0 12 1, +C4<00000000000000000000000000000101>;
v0x5555f1b9fd50_0 .net "d0", 4 0, L_0x5555f1bb5a70;  1 drivers
v0x5555f1b9fe30_0 .net "d1", 4 0, L_0x5555f1bb5b10;  1 drivers
v0x5555f1b9ff30_0 .net "s", 0 0, L_0x5555f1ba3a10;  alias, 1 drivers
v0x5555f1ba0020_0 .net "y", 4 0, L_0x5555f1bb59d0;  alias, 1 drivers
L_0x5555f1bb59d0 .functor MUXZ 5, L_0x5555f1bb5a70, L_0x5555f1bb5b10, L_0x5555f1ba3a10, C4<>;
    .scope S_0x5555f1b97000;
T_0 ;
    %wait E_0x5555f1b97300;
    %load/vec4 v0x5555f1b97a10_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %pushi/vec4 511, 511, 9;
    %assign/vec4 v0x5555f1b976c0_0, 0;
    %jmp T_0.7;
T_0.0 ;
    %pushi/vec4 386, 0, 9;
    %assign/vec4 v0x5555f1b976c0_0, 0;
    %jmp T_0.7;
T_0.1 ;
    %pushi/vec4 328, 0, 9;
    %assign/vec4 v0x5555f1b976c0_0, 0;
    %jmp T_0.7;
T_0.2 ;
    %pushi/vec4 80, 0, 9;
    %assign/vec4 v0x5555f1b976c0_0, 0;
    %jmp T_0.7;
T_0.3 ;
    %pushi/vec4 33, 0, 9;
    %assign/vec4 v0x5555f1b976c0_0, 0;
    %jmp T_0.7;
T_0.4 ;
    %pushi/vec4 320, 0, 9;
    %assign/vec4 v0x5555f1b976c0_0, 0;
    %jmp T_0.7;
T_0.5 ;
    %pushi/vec4 4, 0, 9;
    %assign/vec4 v0x5555f1b976c0_0, 0;
    %jmp T_0.7;
T_0.7 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x5555f1b969f0;
T_1 ;
    %wait E_0x5555f1b96c30;
    %load/vec4 v0x5555f1b96db0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %load/vec4 v0x5555f1b96e90_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %pushi/vec4 7, 7, 3;
    %assign/vec4 v0x5555f1b96cb0_0, 0;
    %jmp T_1.10;
T_1.4 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5555f1b96cb0_0, 0;
    %jmp T_1.10;
T_1.5 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x5555f1b96cb0_0, 0;
    %jmp T_1.10;
T_1.6 ;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x5555f1b96cb0_0, 0;
    %jmp T_1.10;
T_1.7 ;
    %pushi/vec4 1, 0, 3;
    %assign/vec4 v0x5555f1b96cb0_0, 0;
    %jmp T_1.10;
T_1.8 ;
    %pushi/vec4 7, 0, 3;
    %assign/vec4 v0x5555f1b96cb0_0, 0;
    %jmp T_1.10;
T_1.10 ;
    %pop/vec4 1;
    %jmp T_1.3;
T_1.0 ;
    %pushi/vec4 2, 0, 3;
    %assign/vec4 v0x5555f1b96cb0_0, 0;
    %jmp T_1.3;
T_1.1 ;
    %pushi/vec4 6, 0, 3;
    %assign/vec4 v0x5555f1b96cb0_0, 0;
    %jmp T_1.3;
T_1.3 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5555f1b9c390;
T_2 ;
    %wait E_0x5555f1b9c6a0;
    %load/vec4 v0x5555f1b9c9e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x5555f1b9c8e0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x5555f1b9c810_0;
    %assign/vec4 v0x5555f1b9c8e0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x5555f1b9d250;
T_3 ;
    %wait E_0x5555f1b68a10;
    %load/vec4 v0x5555f1b9eae0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x5555f1b9e9f0_0;
    %load/vec4 v0x5555f1b9e910_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555f1b9e870, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x5555f1b98d90;
T_4 ;
    %wait E_0x5555f1b99010;
    %load/vec4 v0x5555f1b99cf0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v0x5555f1b99e00_0, 0;
    %jmp T_4.5;
T_4.0 ;
    %load/vec4 v0x5555f1b9a0b0_0;
    %load/vec4 v0x5555f1b9a280_0;
    %and;
    %assign/vec4 v0x5555f1b99e00_0, 0;
    %jmp T_4.5;
T_4.1 ;
    %load/vec4 v0x5555f1b9a0b0_0;
    %load/vec4 v0x5555f1b9a280_0;
    %or;
    %assign/vec4 v0x5555f1b99e00_0, 0;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v0x5555f1b99f60_0;
    %assign/vec4 v0x5555f1b99e00_0, 0;
    %jmp T_4.5;
T_4.3 ;
    %pushi/vec4 0, 0, 31;
    %load/vec4 v0x5555f1b99f60_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x5555f1b99e00_0, 0;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x5555f1b95bc0;
T_5 ;
    %vpi_call/w 5 8 "$readmemh", "./out.dat", v0x5555f1b95df0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x5555f1b74ec0;
T_6 ;
    %wait E_0x5555f1b68a10;
    %load/vec4 v0x5555f1b95a60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x5555f1b95980_0;
    %load/vec4 v0x5555f1b956b0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5555f1b2cf40, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x5555f1b780f0;
T_7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555f1ba37a0_0, 0;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555f1ba37a0_0, 0;
    %end;
    .thread T_7;
    .scope S_0x5555f1b780f0;
T_8 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x5555f1ba3580_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x5555f1ba3580_0, 0;
    %delay 5, 0;
    %jmp T_8;
    .thread T_8;
    .scope S_0x5555f1b780f0;
T_9 ;
    %wait E_0x5555f1b76df0;
    %load/vec4 v0x5555f1ba3700_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x5555f1ba3640_0;
    %cmpi/e 84, 0, 32;
    %jmp/0xz  T_9.2, 6;
    %load/vec4 v0x5555f1ba38d0_0;
    %cmpi/e 34, 0, 32;
    %jmp/0xz  T_9.4, 4;
    %vpi_call/w 2 25 "$display", "Simulation succeeded" {0 0 0};
    %vpi_call/w 2 26 "$stop" {0 0 0};
    %jmp T_9.5;
T_9.4 ;
    %vpi_call/w 2 28 "$display", "dataadr = %d , writedata = %d", v0x5555f1ba3640_0, v0x5555f1ba38d0_0 {0 0 0};
T_9.5 ;
    %vpi_call/w 2 29 "$stop" {0 0 0};
T_9.2 ;
    %load/vec4 v0x5555f1ba3640_0;
    %cmpi/e 80, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_call/w 2 32 "$display", "writedata = %d", v0x5555f1ba38d0_0 {0 0 0};
T_9.6 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 18;
    "N/A";
    "<interactive>";
    "testbench.sv";
    "top.sv";
    "dmem.sv";
    "imem.sv";
    "mips.sv";
    "controller.sv";
    "aludec.sv";
    "maindec.sv";
    "datapath.sv";
    "alu.sv";
    "mux2.sv";
    "sl2.sv";
    "adder.sv";
    "flopr.sv";
    "regfile.sv";
    "signext.sv";
