INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_Projects/ctr_16_bit/ctr_16_bit.srcs/sources_1/imports/Documents/ctr_4_bit.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ctr_4_bit
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Vivado_Projects/ctr_16_bit/ctr_16_bit.srcs/sim_1/imports/Documents/tb_4bit_ctr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_ctr_4bit
