{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version " "Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jul 26 10:48:33 2016 " "Info: Processing started: Tue Jul 26 10:48:33 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta full -c full " "Info: Command: quartus_sta full -c full" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[0\]\[5\]\|combout " "Warning: Node \"U2\|Data\[0\]\[5\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[2\]\[5\]\|combout " "Warning: Node \"U2\|Data\[2\]\[5\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[1\]\[5\]\|combout " "Warning: Node \"U2\|Data\[1\]\[5\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[1\]\[0\]\|combout " "Warning: Node \"U2\|Data\[1\]\[0\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[3\]\[0\]\|combout " "Warning: Node \"U2\|Data\[3\]\[0\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[6\]\[0\]\|combout " "Warning: Node \"U2\|Data\[6\]\[0\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[5\]\[0\]\|combout " "Warning: Node \"U2\|Data\[5\]\[0\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[1\]\[1\]\|combout " "Warning: Node \"U2\|Data\[1\]\[1\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[2\]\[1\]\|combout " "Warning: Node \"U2\|Data\[2\]\[1\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[0\]\[1\]\|combout " "Warning: Node \"U2\|Data\[0\]\[1\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[13\]\[4\]\|combout " "Warning: Node \"U2\|Data\[13\]\[4\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[15\]\[4\]\|combout " "Warning: Node \"U2\|Data\[15\]\[4\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[0\]\[4\]\|combout " "Warning: Node \"U2\|Data\[0\]\[4\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[14\]\[4\]\|combout " "Warning: Node \"U2\|Data\[14\]\[4\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[6\]\[4\]\|combout " "Warning: Node \"U2\|Data\[6\]\[4\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[5\]\[4\]\|combout " "Warning: Node \"U2\|Data\[5\]\[4\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[3\]\[4\]\|combout " "Warning: Node \"U2\|Data\[3\]\[4\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[1\]\[4\]\|combout " "Warning: Node \"U2\|Data\[1\]\[4\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[7\]\[5\]\|combout " "Warning: Node \"U2\|Data\[7\]\[5\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[5\]\[5\]\|combout " "Warning: Node \"U2\|Data\[5\]\[5\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[13\]\[5\]\|combout " "Warning: Node \"U2\|Data\[13\]\[5\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[3\]\[5\]\|combout " "Warning: Node \"U2\|Data\[3\]\[5\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[4\]\[5\]\|combout " "Warning: Node \"U2\|Data\[4\]\[5\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[3\]\[7\]\|combout " "Warning: Node \"U2\|Data\[3\]\[7\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[1\]\[7\]\|combout " "Warning: Node \"U2\|Data\[1\]\[7\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[0\]\[7\]\|combout " "Warning: Node \"U2\|Data\[0\]\[7\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[4\]\[0\]\|combout " "Warning: Node \"U2\|Data\[4\]\[0\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[2\]\[0\]\|combout " "Warning: Node \"U2\|Data\[2\]\[0\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[7\]\[0\]\|combout " "Warning: Node \"U2\|Data\[7\]\[0\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[8\]\[0\]\|combout " "Warning: Node \"U2\|Data\[8\]\[0\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[15\]\[0\]\|combout " "Warning: Node \"U2\|Data\[15\]\[0\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[4\]\[1\]\|combout " "Warning: Node \"U2\|Data\[4\]\[1\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[3\]\[1\]\|combout " "Warning: Node \"U2\|Data\[3\]\[1\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[7\]\[1\]\|combout " "Warning: Node \"U2\|Data\[7\]\[1\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[5\]\[1\]\|combout " "Warning: Node \"U2\|Data\[5\]\[1\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[13\]\[1\]\|combout " "Warning: Node \"U2\|Data\[13\]\[1\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[0\]\[3\]\|combout " "Warning: Node \"U2\|Data\[0\]\[3\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[1\]\[3\]\|combout " "Warning: Node \"U2\|Data\[1\]\[3\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[2\]\[3\]\|combout " "Warning: Node \"U2\|Data\[2\]\[3\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[6\]\[2\]\|combout " "Warning: Node \"U2\|Data\[6\]\[2\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[5\]\[2\]\|combout " "Warning: Node \"U2\|Data\[5\]\[2\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[1\]\[2\]\|combout " "Warning: Node \"U2\|Data\[1\]\[2\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[3\]\[2\]\|combout " "Warning: Node \"U2\|Data\[3\]\[2\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[11\]\[4\]\|combout " "Warning: Node \"U2\|Data\[11\]\[4\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[9\]\[4\]\|combout " "Warning: Node \"U2\|Data\[9\]\[4\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[7\]\[4\]\|combout " "Warning: Node \"U2\|Data\[7\]\[4\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[8\]\[4\]\|combout " "Warning: Node \"U2\|Data\[8\]\[4\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[4\]\[4\]\|combout " "Warning: Node \"U2\|Data\[4\]\[4\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[2\]\[4\]\|combout " "Warning: Node \"U2\|Data\[2\]\[4\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[8\]\[5\]\|combout " "Warning: Node \"U2\|Data\[8\]\[5\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[6\]\[5\]\|combout " "Warning: Node \"U2\|Data\[6\]\[5\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[10\]\[5\]\|combout " "Warning: Node \"U2\|Data\[10\]\[5\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[9\]\[5\]\|combout " "Warning: Node \"U2\|Data\[9\]\[5\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[15\]\[5\]\|combout " "Warning: Node \"U2\|Data\[15\]\[5\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[14\]\[5\]\|combout " "Warning: Node \"U2\|Data\[14\]\[5\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[4\]\[7\]\|combout " "Warning: Node \"U2\|Data\[4\]\[7\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[2\]\[7\]\|combout " "Warning: Node \"U2\|Data\[2\]\[7\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[13\]\[7\]\|combout " "Warning: Node \"U2\|Data\[13\]\[7\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[7\]\[7\]\|combout " "Warning: Node \"U2\|Data\[7\]\[7\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[5\]\[7\]\|combout " "Warning: Node \"U2\|Data\[5\]\[7\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[5\]\[6\]\|combout " "Warning: Node \"U2\|Data\[5\]\[6\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[6\]\[6\]\|combout " "Warning: Node \"U2\|Data\[6\]\[6\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[3\]\[6\]\|combout " "Warning: Node \"U2\|Data\[3\]\[6\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[1\]\[6\]\|combout " "Warning: Node \"U2\|Data\[1\]\[6\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[15\]\[6\]\|combout " "Warning: Node \"U2\|Data\[15\]\[6\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[13\]\[6\]\|combout " "Warning: Node \"U2\|Data\[13\]\[6\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[0\]\[6\]\|combout " "Warning: Node \"U2\|Data\[0\]\[6\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[14\]\[6\]\|combout " "Warning: Node \"U2\|Data\[14\]\[6\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[14\]\[0\]\|combout " "Warning: Node \"U2\|Data\[14\]\[0\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[13\]\[0\]\|combout " "Warning: Node \"U2\|Data\[13\]\[0\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[0\]\[0\]\|combout " "Warning: Node \"U2\|Data\[0\]\[0\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[9\]\[0\]\|combout " "Warning: Node \"U2\|Data\[9\]\[0\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[11\]\[0\]\|combout " "Warning: Node \"U2\|Data\[11\]\[0\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[6\]\[1\]\|combout " "Warning: Node \"U2\|Data\[6\]\[1\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[8\]\[1\]\|combout " "Warning: Node \"U2\|Data\[8\]\[1\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[15\]\[1\]\|combout " "Warning: Node \"U2\|Data\[15\]\[1\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[14\]\[1\]\|combout " "Warning: Node \"U2\|Data\[14\]\[1\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[10\]\[1\]\|combout " "Warning: Node \"U2\|Data\[10\]\[1\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[9\]\[1\]\|combout " "Warning: Node \"U2\|Data\[9\]\[1\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[4\]\[3\]\|combout " "Warning: Node \"U2\|Data\[4\]\[3\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[3\]\[3\]\|combout " "Warning: Node \"U2\|Data\[3\]\[3\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[5\]\[3\]\|combout " "Warning: Node \"U2\|Data\[5\]\[3\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[7\]\[3\]\|combout " "Warning: Node \"U2\|Data\[7\]\[3\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[13\]\[3\]\|combout " "Warning: Node \"U2\|Data\[13\]\[3\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[8\]\[2\]\|combout " "Warning: Node \"U2\|Data\[8\]\[2\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[7\]\[2\]\|combout " "Warning: Node \"U2\|Data\[7\]\[2\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[2\]\[2\]\|combout " "Warning: Node \"U2\|Data\[2\]\[2\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[4\]\[2\]\|combout " "Warning: Node \"U2\|Data\[4\]\[2\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[15\]\[2\]\|combout " "Warning: Node \"U2\|Data\[15\]\[2\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[10\]\[4\]\|combout " "Warning: Node \"U2\|Data\[10\]\[4\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[12\]\[4\]\|combout " "Warning: Node \"U2\|Data\[12\]\[4\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[12\]\[5\]\|combout " "Warning: Node \"U2\|Data\[12\]\[5\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[11\]\[5\]\|combout " "Warning: Node \"U2\|Data\[11\]\[5\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[15\]\[7\]\|combout " "Warning: Node \"U2\|Data\[15\]\[7\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[14\]\[7\]\|combout " "Warning: Node \"U2\|Data\[14\]\[7\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[9\]\[7\]\|combout " "Warning: Node \"U2\|Data\[9\]\[7\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[11\]\[7\]\|combout " "Warning: Node \"U2\|Data\[11\]\[7\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[8\]\[7\]\|combout " "Warning: Node \"U2\|Data\[8\]\[7\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[6\]\[7\]\|combout " "Warning: Node \"U2\|Data\[6\]\[7\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[8\]\[6\]\|combout " "Warning: Node \"U2\|Data\[8\]\[6\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[7\]\[6\]\|combout " "Warning: Node \"U2\|Data\[7\]\[6\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[4\]\[6\]\|combout " "Warning: Node \"U2\|Data\[4\]\[6\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[2\]\[6\]\|combout " "Warning: Node \"U2\|Data\[2\]\[6\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[9\]\[6\]\|combout " "Warning: Node \"U2\|Data\[9\]\[6\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[11\]\[6\]\|combout " "Warning: Node \"U2\|Data\[11\]\[6\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[12\]\[0\]\|combout " "Warning: Node \"U2\|Data\[12\]\[0\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[10\]\[0\]\|combout " "Warning: Node \"U2\|Data\[10\]\[0\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[11\]\[1\]\|combout " "Warning: Node \"U2\|Data\[11\]\[1\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[12\]\[1\]\|combout " "Warning: Node \"U2\|Data\[12\]\[1\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[6\]\[3\]\|combout " "Warning: Node \"U2\|Data\[6\]\[3\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[8\]\[3\]\|combout " "Warning: Node \"U2\|Data\[8\]\[3\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[9\]\[3\]\|combout " "Warning: Node \"U2\|Data\[9\]\[3\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[10\]\[3\]\|combout " "Warning: Node \"U2\|Data\[10\]\[3\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[15\]\[3\]\|combout " "Warning: Node \"U2\|Data\[15\]\[3\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[14\]\[3\]\|combout " "Warning: Node \"U2\|Data\[14\]\[3\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[0\]\[2\]\|combout " "Warning: Node \"U2\|Data\[0\]\[2\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[11\]\[2\]\|combout " "Warning: Node \"U2\|Data\[11\]\[2\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[9\]\[2\]\|combout " "Warning: Node \"U2\|Data\[9\]\[2\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[14\]\[2\]\|combout " "Warning: Node \"U2\|Data\[14\]\[2\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[13\]\[2\]\|combout " "Warning: Node \"U2\|Data\[13\]\[2\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[12\]\[7\]\|combout " "Warning: Node \"U2\|Data\[12\]\[7\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[10\]\[7\]\|combout " "Warning: Node \"U2\|Data\[10\]\[7\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[10\]\[6\]\|combout " "Warning: Node \"U2\|Data\[10\]\[6\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[12\]\[6\]\|combout " "Warning: Node \"U2\|Data\[12\]\[6\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[11\]\[3\]\|combout " "Warning: Node \"U2\|Data\[11\]\[3\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[12\]\[3\]\|combout " "Warning: Node \"U2\|Data\[12\]\[3\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[12\]\[2\]\|combout " "Warning: Node \"U2\|Data\[12\]\[2\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "U2\|Data\[10\]\[2\]\|combout " "Warning: Node \"U2\|Data\[10\]\[2\]\|combout\" is a latch" {  } { { "uartsent.v" "" { Text "G:/CPLD_FPGA/fullview/uartsent.v" 34 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "full.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'full.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "generated clocks \"derive_pll_clocks -create_base_clocks\" " "Info: No user constrained generated clocks found in the design. Calling \"derive_pll_clocks -create_base_clocks\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL Clocks " "Info: Deriving PLL Clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLK CLK " "Info: create_clock -period 20.000 -waveform \{0.000 10.000\} -name CLK CLK" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{U3\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{U3\|altpll_component\|pll\|clk\[0\]\} \{U3\|altpll_component\|pll\|clk\[0\]\} " "Info: create_generated_clock -source \{U3\|altpll_component\|pll\|inclk\[0\]\} -multiply_by 4 -duty_cycle 50.00 -name \{U3\|altpll_component\|pll\|clk\[0\]\} \{U3\|altpll_component\|pll\|clk\[0\]\}" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "Info: No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 0 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Info: Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name fx fx " "Info: create_clock -period 1.000 -name fx fx" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name fdelay fdelay " "Info: create_clock -period 1.000 -name fdelay fdelay" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name mesureFreq:U1\|startCnt mesureFreq:U1\|startCnt " "Info: create_clock -period 1.000 -name mesureFreq:U1\|startCnt mesureFreq:U1\|startCnt" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name mesureFreq:U1\|H2L_F1 mesureFreq:U1\|H2L_F1 " "Info: create_clock -period 1.000 -name mesureFreq:U1\|H2L_F1 mesureFreq:U1\|H2L_F1" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -7.587 " "Info: Worst-case setup slack is -7.587" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.587      -494.145 U3\|altpll_component\|pll\|clk\[0\]  " "Info:    -7.587      -494.145 U3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.785       -73.368 fx  " "Info:    -3.785       -73.368 fx " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.460      -281.436 mesureFreq:U1\|H2L_F1  " "Info:    -2.460      -281.436 mesureFreq:U1\|H2L_F1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.105       -54.950 mesureFreq:U1\|startCnt  " "Info:    -2.105       -54.950 mesureFreq:U1\|startCnt " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.459        -0.459 CLK  " "Info:    -0.459        -0.459 CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.779         0.000 fdelay  " "Info:     0.779         0.000 fdelay " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.277 " "Info: Worst-case hold slack is -2.277" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.277      -140.840 mesureFreq:U1\|startCnt  " "Info:    -2.277      -140.840 mesureFreq:U1\|startCnt " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.356       -43.562 fx  " "Info:    -1.356       -43.562 fx " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.045        -0.045 fdelay  " "Info:    -0.045        -0.045 fdelay " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.092         0.000 U3\|altpll_component\|pll\|clk\[0\]  " "Info:     0.092         0.000 U3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.693         0.000 CLK  " "Info:     0.693         0.000 CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.927         0.000 mesureFreq:U1\|H2L_F1  " "Info:     1.927         0.000 mesureFreq:U1\|H2L_F1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -3.394 " "Info: Worst-case recovery slack is -3.394" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.394       -15.892 U3\|altpll_component\|pll\|clk\[0\]  " "Info:    -3.394       -15.892 U3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 3.098 " "Info: Worst-case removal slack is 3.098" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.098         0.000 U3\|altpll_component\|pll\|clk\[0\]  " "Info:     3.098         0.000 U3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.777 " "Info: Worst-case minimum pulse width slack is -1.777" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.777       -50.749 fx  " "Info:    -1.777       -50.749 fx " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742      -189.952 mesureFreq:U1\|startCnt  " "Info:    -0.742      -189.952 mesureFreq:U1\|startCnt " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.742        -1.484 fdelay  " "Info:    -0.742        -1.484 fdelay " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 mesureFreq:U1\|H2L_F1  " "Info:     0.500         0.000 mesureFreq:U1\|H2L_F1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.258         0.000 U3\|altpll_component\|pll\|clk\[0\]  " "Info:     1.258         0.000 U3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    8.758         0.000 CLK  " "Info:     8.758         0.000 CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "Info: The selected device family is not supported by the report_metastability command." {  } {  } 0 0 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1}
{ "Info" "0" "" "Info: Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "3 " "Warning: Found 3 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED 0 " "Info: Pin \"LED\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LED1 0 " "Info: Pin \"LED1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "TX_Pin_Out 0 " "Info: Pin \"TX_Pin_Out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Critical Warning: Timing requirements not met" {  } {  } 1 0 "Timing requirements not met" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.754 " "Info: Worst-case setup slack is -2.754" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.754      -138.223 U3\|altpll_component\|pll\|clk\[0\]  " "Info:    -2.754      -138.223 U3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.829        -9.052 fx  " "Info:    -0.829        -9.052 fx " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.672       -77.471 mesureFreq:U1\|H2L_F1  " "Info:    -0.672       -77.471 mesureFreq:U1\|H2L_F1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.406        -8.840 mesureFreq:U1\|startCnt  " "Info:    -0.406        -8.840 mesureFreq:U1\|startCnt " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.419         0.000 CLK  " "Info:     0.419         0.000 CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.103         0.000 fdelay  " "Info:     1.103         0.000 fdelay " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.929 " "Info: Worst-case hold slack is -0.929" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.929       -63.907 mesureFreq:U1\|startCnt  " "Info:    -0.929       -63.907 mesureFreq:U1\|startCnt " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.771       -25.145 fx  " "Info:    -0.771       -25.145 fx " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.223        -0.223 fdelay  " "Info:    -0.223        -0.223 fdelay " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.039        -0.039 CLK  " "Info:    -0.039        -0.039 CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.156         0.000 U3\|altpll_component\|pll\|clk\[0\]  " "Info:     0.156         0.000 U3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.232         0.000 mesureFreq:U1\|H2L_F1  " "Info:     1.232         0.000 mesureFreq:U1\|H2L_F1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -1.271 " "Info: Worst-case recovery slack is -1.271" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.271        -5.983 U3\|altpll_component\|pll\|clk\[0\]  " "Info:    -1.271        -5.983 U3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.469 " "Info: Worst-case removal slack is 1.469" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.469         0.000 U3\|altpll_component\|pll\|clk\[0\]  " "Info:     1.469         0.000 U3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.222 " "Info: Worst-case minimum pulse width slack is -1.222" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "Info:     Slack End Point TNS Clock " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "Info: ========= ============= =====================" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.222       -34.222 fx  " "Info:    -1.222       -34.222 fx " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500      -128.000 mesureFreq:U1\|startCnt  " "Info:    -0.500      -128.000 mesureFreq:U1\|startCnt " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.500        -1.000 fdelay  " "Info:    -0.500        -1.000 fdelay " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 mesureFreq:U1\|H2L_F1  " "Info:     0.500         0.000 mesureFreq:U1\|H2L_F1 " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.500         0.000 U3\|altpll_component\|pll\|clk\[0\]  " "Info:     1.500         0.000 U3\|altpll_component\|pll\|clk\[0\] " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.000         0.000 CLK  " "Info:     9.000         0.000 CLK " {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "Info: The selected device family is not supported by the report_metastability command." {  } {  } 0 0 "The selected device family is not supported by the report_metastability command." 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Info: Design is not fully constrained for setup requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Info: Design is not fully constrained for hold requirements" {  } {  } 0 0 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 133 s Quartus II 64-Bit " "Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 133 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "341 " "Info: Peak virtual memory: 341 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jul 26 10:48:35 2016 " "Info: Processing ended: Tue Jul 26 10:48:35 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
