{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1575012996639 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1575012996652 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 29 15:36:36 2019 " "Processing started: Fri Nov 29 15:36:36 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1575012996652 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575012996652 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab083 -c lab083 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab083 -c lab083" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575012996652 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1575012997569 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1575012997570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab083.v 1 1 " "Found 1 design units, including 1 entities, in source file lab083.v" { { "Info" "ISGN_ENTITY_NAME" "1 lab083 " "Found entity 1: lab083" {  } { { "lab083.v" "" { Text "C:/intelFPGA_lite/18.1/lab083/lab083.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1575013012284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1575013012284 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "x lab083.v(1) " "Verilog HDL error at lab083.v(1): object \"x\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "lab083.v" "" { Text "C:/intelFPGA_lite/18.1/lab083/lab083.v" 1 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1575013012284 ""}
{ "Error" "EVRFX_VERI_UNDEF_TOP_PORT" "X lab083.v(2) " "Verilog HDL Module Declaration error at lab083.v(2): top module port \"X\" is not found in the port list" {  } { { "lab083.v" "" { Text "C:/intelFPGA_lite/18.1/lab083/lab083.v" 2 0 0 } }  } 0 10206 "Verilog HDL Module Declaration error at %2!s!: top module port \"%1!s!\" is not found in the port list" 0 0 "Analysis & Synthesis" 0 -1 1575013012294 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "clock lab083.v(12) " "Verilog HDL error at lab083.v(12): object \"clock\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "lab083.v" "" { Text "C:/intelFPGA_lite/18.1/lab083/lab083.v" 12 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1575013012294 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "notA lab083.v(14) " "Verilog HDL Procedural Assignment error at lab083.v(14): object \"notA\" on left-hand side of assignment must have a variable data type" {  } { { "lab083.v" "" { Text "C:/intelFPGA_lite/18.1/lab083/lab083.v" 14 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1575013012308 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "notB lab083.v(16) " "Verilog HDL Procedural Assignment error at lab083.v(16): object \"notB\" on left-hand side of assignment must have a variable data type" {  } { { "lab083.v" "" { Text "C:/intelFPGA_lite/18.1/lab083/lab083.v" 16 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Analysis & Synthesis" 0 -1 1575013012308 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4724 " "Peak virtual memory: 4724 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1575013012515 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov 29 15:36:52 2019 " "Processing ended: Fri Nov 29 15:36:52 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1575013012515 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1575013012515 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1575013012515 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575013012515 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 1  " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1575013013161 ""}
