
---------- Begin Simulation Statistics ----------
final_tick                                65253330500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  82430                       # Simulator instruction rate (inst/s)
host_mem_usage                                 662752                       # Number of bytes of host memory used
host_op_rate                                    89926                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1213.15                       # Real time elapsed on the host
host_tick_rate                               53788353                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     109093866                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.065253                       # Number of seconds simulated
sim_ticks                                 65253330500                       # Number of ticks simulated
system.cpu.committedInsts                   100000001                       # Number of instructions committed
system.cpu.committedOps                     109093866                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.305067                       # CPI: cycles per instruction
system.cpu.discardedOps                       1407246                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.idleCycles                        11903153                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.766244                       # IPC: instructions per cycle
system.cpu.numCycles                        130506661                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                71946983     65.95%     65.95% # Class of committed instruction
system.cpu.op_class_0::IntMult                 575325      0.53%     66.48% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       5      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     66.48% # Class of committed instruction
system.cpu.op_class_0::MemRead               21228313     19.46%     85.94% # Class of committed instruction
system.cpu.op_class_0::MemWrite              15343240     14.06%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                109093866                       # Class of committed instruction
system.cpu.tickCycles                       118603508                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                    87                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        27158                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         71100                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests        39152                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            3                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       779934                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          568                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1561281                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            571                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.branchPred.lookups                20938145                       # Number of BP lookups
system.cpu.branchPred.condPredicted          16694792                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            457738                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              8377273                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 7981448                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             95.275014                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                 1237390                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                472                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          349466                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             304164                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            45302                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1198                       # Number of mispredicted indirect branches.
system.cpu.dcache.demand_hits::.cpu.data     35493637                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         35493637                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     35564391                       # number of overall hits
system.cpu.dcache.overall_hits::total        35564391                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        71599                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          71599                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        71621                       # number of overall misses
system.cpu.dcache.overall_misses::total         71621                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   4825981500                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   4825981500                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   4825981500                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   4825981500                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     35565236                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     35565236                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     35636012                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     35636012                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.002013                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.002013                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.002010                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.002010                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 67402.917639                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 67402.917639                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 67382.213317                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 67382.213317                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        50508                       # number of writebacks
system.cpu.dcache.writebacks::total             50508                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        16566                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        16566                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        16566                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        16566                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        55033                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        55033                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        55050                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        55050                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   3702696500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   3702696500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   3704104500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   3704104500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001547                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001547                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001545                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001545                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 67281.385714                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 67281.385714                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67286.185286                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67286.185286                       # average overall mshr miss latency
system.cpu.dcache.replacements                  54028                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     21070476                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        21070476                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        15881                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         15881                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    547655500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    547655500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     21086357                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     21086357                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000753                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000753                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 34484.950570                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 34484.950570                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        15870                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        15870                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    530721500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    530721500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000753                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000753                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 33441.808444                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 33441.808444                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     14423161                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       14423161                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        55718                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        55718                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4278326000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4278326000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     14478879                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     14478879                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003848                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003848                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 76785.347643                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 76785.347643                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data        16555                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total        16555                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        39163                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        39163                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   3171975000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3171975000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.002705                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.002705                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 80994.178178                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80994.178178                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        70754                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         70754                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           22                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           22                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        70776                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        70776                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.000311                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.000311                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           17                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           17                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      1408000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      1408000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.000240                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.000240                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 82823.529412                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 82823.529412                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data        90276                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        90276                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            2                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data       172000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total       172000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data        90278                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        90278                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.000022                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.000022                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        86000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        86000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            2                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data       170000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total       170000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.000022                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.000022                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data        90278                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        90278                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data        90278                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        90278                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  65253330500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1020.667876                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            35799997                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             55052                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            650.294213                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1020.667876                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.996746                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.996746                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           58                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          528                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          393                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           37                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          71688188                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         71688188                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  65253330500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.instHits                             0                       # ITB inst hits
system.cpu.dtb.instMisses                           0                       # ITB inst misses
system.cpu.dtb.readHits                             0                       # DTB read hits
system.cpu.dtb.readMisses                           0                       # DTB read misses
system.cpu.dtb.writeHits                            0                       # DTB write hits
system.cpu.dtb.writeMisses                          0                       # DTB write misses
system.cpu.dtb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.dtb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.readAccesses                         0                       # DTB read accesses
system.cpu.dtb.writeAccesses                        0                       # DTB write accesses
system.cpu.dtb.instAccesses                         0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.dtb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.dtb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.dtb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  65253330500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  65253330500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch2.intInstructions            54015906                       # Number of integer instructions successfully decoded
system.cpu.fetch2.fpInstructions                    0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.vecInstructions                   0                       # Number of SIMD instructions successfully decoded
system.cpu.fetch2.loadInstructions           18447449                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.storeInstructions          11089375                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.amoInstructions                   0                       # Number of memory atomic instructions successfully decoded
system.cpu.icache.demand_hits::.cpu.inst     29392108                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         29392108                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     29392108                       # number of overall hits
system.cpu.icache.overall_hits::total        29392108                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       726298                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         726298                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       726298                       # number of overall misses
system.cpu.icache.overall_misses::total        726298                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   9520700500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   9520700500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   9520700500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   9520700500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     30118406                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     30118406                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     30118406                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     30118406                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.024115                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.024115                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.024115                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.024115                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 13108.531897                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 13108.531897                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 13108.531897                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 13108.531897                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       725903                       # number of writebacks
system.cpu.icache.writebacks::total            725903                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       726298                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       726298                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       726298                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       726298                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   8794402500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   8794402500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   8794402500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   8794402500                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.024115                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.024115                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.024115                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.024115                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 12108.531897                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 12108.531897                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 12108.531897                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 12108.531897                       # average overall mshr miss latency
system.cpu.icache.replacements                 725903                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     29392108                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        29392108                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       726298                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        726298                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   9520700500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   9520700500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     30118406                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     30118406                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.024115                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.024115                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 13108.531897                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 13108.531897                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       726298                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       726298                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   8794402500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   8794402500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.024115                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.024115                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 12108.531897                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 12108.531897                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  65253330500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           394.614822                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            30118406                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            726298                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             41.468386                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   394.614822                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.770732                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.770732                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          395                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          380                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.771484                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          60963110                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         60963110                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  65253330500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.instHits                             0                       # ITB inst hits
system.cpu.itb.instMisses                           0                       # ITB inst misses
system.cpu.itb.readHits                             0                       # DTB read hits
system.cpu.itb.readMisses                           0                       # DTB read misses
system.cpu.itb.writeHits                            0                       # DTB write hits
system.cpu.itb.writeMisses                          0                       # DTB write misses
system.cpu.itb.inserts                              0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.flushTlb                             0                       # Number of times complete TLB was flushed
system.cpu.itb.flushTlbMva                          0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flushTlbMvaAsid                      0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flushTlbAsid                         0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flushedEntries                       0                       # Number of entries that have been flushed from TLB
system.cpu.itb.alignFaults                          0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetchFaults                       0                       # Number of TLB faults due to prefetch
system.cpu.itb.domainFaults                         0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.permsFaults                          0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.readAccesses                         0                       # DTB read accesses
system.cpu.itb.writeAccesses                        0                       # DTB write accesses
system.cpu.itb.instAccesses                         0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # Total TLB (inst and data) hits
system.cpu.itb.misses                               0                       # Total TLB (inst and data) misses
system.cpu.itb.accesses                             0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instHits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.instMisses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.readHits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.readMisses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.writeHits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.writeMisses            0                       # DTB write misses
system.cpu.itb.stage2_mmu.stage2_tlb.inserts            0                       # Number of times an entry is inserted into the TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbMvaAsid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushTlbAsid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flushedEntries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.alignFaults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetchFaults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.domainFaults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.permsFaults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.readAccesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.writeAccesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.instAccesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # Total TLB (inst and data) hits
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # Total TLB (inst and data) misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # Total TLB (inst and data) accesses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  65253330500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.requestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.requestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  65253330500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  65253330500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  109093866                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               725687                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                11717                       # number of demand (read+write) hits
system.l2.demand_hits::total                   737404                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              725687                       # number of overall hits
system.l2.overall_hits::.cpu.data               11717                       # number of overall hits
system.l2.overall_hits::total                  737404                       # number of overall hits
system.l2.demand_misses::.cpu.inst                611                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              43335                       # number of demand (read+write) misses
system.l2.demand_misses::total                  43946                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst               611                       # number of overall misses
system.l2.overall_misses::.cpu.data             43335                       # number of overall misses
system.l2.overall_misses::total                 43946                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     46103500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3498630500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       3544734000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     46103500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3498630500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      3544734000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           726298                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            55052                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               781350                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          726298                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           55052                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              781350                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.000841                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.787165                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.056244                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.000841                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.787165                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.056244                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 75455.810147                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 80734.521749                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80661.129568                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 75455.810147                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 80734.521749                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80661.129568                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               26880                       # number of writebacks
system.l2.writebacks::total                     26880                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               3                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   3                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              3                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  3                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst           611                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         43332                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             43943                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst          611                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        43332                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            43943                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     39993500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3065109000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   3105102500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     39993500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3065109000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   3105102500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.000841                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.787110                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.056240                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.000841                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.787110                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.056240                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 65455.810147                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 70735.461091                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70662.050839                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 65455.810147                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 70735.461091                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70662.050839                       # average overall mshr miss latency
system.l2.replacements                          27699                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        50508                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            50508                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        50508                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        50508                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       686763                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           686763                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       686763                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       686763                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           29                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            29                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu.data                76                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                    76                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           39087                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               39087                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   3112416500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    3112416500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         39163                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             39163                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.998059                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.998059                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 79627.919769                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 79627.919769                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        39087                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          39087                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2721546500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2721546500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.998059                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.998059                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 69627.919769                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 69627.919769                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         725687                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             725687                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst          611                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              611                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     46103500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     46103500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       726298                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         726298                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.000841                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.000841                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 75455.810147                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 75455.810147                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst          611                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          611                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     39993500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     39993500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.000841                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.000841                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 65455.810147                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 65455.810147                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         11641                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             11641                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         4248                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            4248                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    386214000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    386214000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        15889                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         15889                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.267355                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.267355                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 90916.666667                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 90916.666667                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            3                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data         4245                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         4245                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    343562500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    343562500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.267166                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.267166                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 80933.451119                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 80933.451119                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  65253330500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 15620.700049                       # Cycle average of tags in use
system.l2.tags.total_refs                     1522097                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     44083                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     34.527981                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      40.051163                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        53.395477                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     15527.253409                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002445                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.003259                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.947708                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.953412                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         16384                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            7                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           51                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          544                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         4175                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        11607                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   3088341                       # Number of tag accesses
system.l2.tags.data_accesses                  3088341                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  65253330500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     26880.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples       611.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     43325.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005325480500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1497                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1497                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              131237                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              25389                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       43943                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      26880                       # Number of write requests accepted
system.mem_ctrls.readBursts                     43943                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    26880                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      7                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.07                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      22.70                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 43943                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                26880                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   41906                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    2020                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1403                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   1408                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   1491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1501                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1499                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1502                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1510                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1508                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1514                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1504                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1521                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1500                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1498                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1497                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      29.342685                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     18.239740                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    418.081686                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          1496     99.93%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::15872-16383            1      0.07%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1497                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1497                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.939212                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.930315                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.551777                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16               90      6.01%      6.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      0.33%      6.35% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             1309     87.44%     93.79% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               92      6.15%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.07%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1497                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     448                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2812352                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1720320                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                     43.10                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     26.36                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   65252449000                       # Total gap between requests
system.mem_ctrls.avgGap                     921345.45                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst        39104                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2772800                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1718720                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 599264.431414730614                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 42492850.230839945376                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 26339191.989595074207                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst          611                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        43332                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        26880                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     15003000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1284216750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1420326862250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     24554.83                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     29636.68                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  52839541.01                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst        39104                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2773248                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2812352                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst        39104                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total        39104                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1720320                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1720320                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst          611                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        43332                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          43943                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        26880                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         26880                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       599264                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data     42499716                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total         43098980                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       599264                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       599264                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     26363712                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        26363712                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     26363712                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       599264                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data     42499716                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total        69462692                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                43936                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               26855                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2709                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2726                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2728                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2875                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2753                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2767                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2769                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2760                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2736                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2744                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2686                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2745                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2689                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2800                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2733                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2716                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         1654                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1         1644                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         1679                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3         1826                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1688                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1672                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6         1729                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7         1656                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8         1666                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9         1690                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10         1620                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11         1688                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12         1629                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1712                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1670                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1632                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               475419750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             219680000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1299219750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10820.73                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29570.73                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               28805                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              20624                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            65.56                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           76.80                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        21359                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   212.105810                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   139.676057                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   240.822102                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         8746     40.95%     40.95% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         8524     39.91%     80.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          842      3.94%     84.80% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          551      2.58%     87.38% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          682      3.19%     90.57% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          539      2.52%     93.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          300      1.40%     94.50% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          586      2.74%     97.24% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          589      2.76%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        21359                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2811904                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1718720                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW               43.092115                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               26.339192                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.54                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.34                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.21                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               69.82                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  65253330500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        77654640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        41266830                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      157701180                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      70720560                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 5150683200.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  15613649190                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy  11908943040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   33020618640                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   506.037292                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE  30812007500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   2178800000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  32262523000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        74870040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        39790575                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      156001860                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      69462540                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 5150683200.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  15448402770                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy  12048097920                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   32987308905                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   505.526824                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE  31175458000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   2178800000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  31899072500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  65253330500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               4856                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        26880                       # Transaction distribution
system.membus.trans_dist::CleanEvict              277                       # Transaction distribution
system.membus.trans_dist::ReadExReq             39087                       # Transaction distribution
system.membus.trans_dist::ReadExResp            39087                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          4856                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       115043                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 115043                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      4532672                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 4532672                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             43943                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   43943    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               43943                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  65253330500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer0.occupancy           190145500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy          234428250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.4                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            742187                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        77388                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       725903                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            4339                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            39163                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           39163                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        726298                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        15889                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      2178499                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       164132                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               2342631                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     92940864                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      6755840                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               99696704                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           27699                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1720320                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           809049                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.049106                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.216106                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 769323     95.09%     95.09% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  39723      4.91%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      3      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             809049                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  65253330500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1557051500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy        1089447000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          82579497                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.1                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
