// Seed: 1712104327
module module_0;
  id_1(
      id_1, id_1
  );
  localparam id_2 = -1;
  assign id_1 = ~-1;
endmodule
module module_1 #(
    parameter id_2 = 32'd98
) (
    id_1,
    _id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  inout wire id_4;
  output logic [7:0] id_3;
  input wire _id_2;
  input wire id_1;
  always
    if (1) begin : LABEL_0
      id_3[id_2] = id_4;
    end else
      do begin : LABEL_1
        assert (id_1)
        else;
      end while ({
        -1, ~-1'b0 == id_4
      });
  module_0 modCall_1 ();
endmodule
