path = "buses"

[[definition]]
type = "NxMinterconnect.spinal_pipelined_memory_bus"
gateware = "spinal/pipelined_memory_bus/pipelined_memory_bus.toml"
