*** Start analyzing build configuration ***
*** List of included argument files ***
    Build configuration file:  /home/irina.tica/Desktop/test_non_ansi_def/.dvt/default.build
*** Done analyzing build configuration [65 ms] ***

*** Start SystemVerilog build ***
*** Invocation #1***
Loading (1) /home/irina.tica/Desktop/test_non_ansi_def/src_0.sv ...
Done /home/irina.tica/Desktop/test_non_ansi_def/src_0.sv [56 ms, 7 lines, SystemVerilog_2012] ...
Loading (2) /home/irina.tica/Desktop/test_non_ansi_def/src_1.sv ...
Done /home/irina.tica/Desktop/test_non_ansi_def/src_1.sv [5 ms, 10 lines, SystemVerilog_2012] ...
*** Done invocation #1 [10 ms] ***
*** Done parsing [LT 8.0 ms, PT 10.0 ms] ***
*** Total number of lines [17] ***
Performing post full build actions ...
Performing post full build step 1 (SRI) [0 ms] ...
Performing post full build step 2 (RI) [0 ms] ...
Performing post full build step 3 (RCP) [0 ms] ...
*** Done SystemVerilog build [71 ms] ***

*** Start mixed mode extension build ***
Performing mixed post full build step 1 (Verilog - RI) [0 ms] ...
Performing mixed post full build step 2 (Verilog - RC) [0 ms] ...
Performing mixed post full build step 3 (Verilog - RPC) [1 ms] ...
Performing mixed post full build step 4 (Verilog - RD) [0 ms] ...
Performing mixed post full build step 5 (Verilog - FSC) [54 ms] ...
Performing mixed post full build step 6 (Verilog - EV) [54 ms] ...
Performing mixed post full build step 7 (Verilog - US) [51 ms] ...
*** Done mixed mode extension build [336 ms] ***
*** Start adding/validating the DVT Auto-Linked resources ***
*** Done adding/validating the DVT Auto-Linked resources [2 ms] ***
*** Total build time [479 ms] ***
