<!DOCTYPE html>
<html lang="en" dir="ltr" class="client-nojs">

<!-- Mirrored from en.wikipedia.org/wiki/Serial_Peripheral_Interface by HTTrack Website Copier/3.x [XR&CO'2014], Fri, 13 May 2016 12:16:16 GMT -->
<!-- Added by HTTrack --><meta http-equiv="content-type" content="text/html;charset=UTF-8" /><!-- /Added by HTTrack -->
<head>
<meta charset="UTF-8"/>
<title>Serial Peripheral Interface Bus - Wikipedia, the free encyclopedia</title>
<script>document.documentElement.className = document.documentElement.className.replace( /(^|\s)client-nojs(\s|$)/, "$1client-js$2" );</script>
<script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgCanonicalNamespace":"","wgCanonicalSpecialPageName":false,"wgNamespaceNumber":0,"wgPageName":"Serial_Peripheral_Interface_Bus","wgTitle":"Serial Peripheral Interface Bus","wgCurRevisionId":720036558,"wgRevisionId":720036558,"wgArticleId":340476,"wgIsArticle":true,"wgIsRedirect":false,"wgAction":"view","wgUserName":null,"wgUserGroups":["*"],"wgCategories":["All articles with unsourced statements","Articles with unsourced statements from July 2010","Commons category with local link same as on Wikidata","Computer buses","Serial buses"],"wgBreakFrames":false,"wgPageContentLanguage":"en","wgPageContentModel":"wikitext","wgSeparatorTransformTable":["",""],"wgDigitTransformTable":["",""],"wgDefaultDateFormat":"dmy","wgMonthNames":["","January","February","March","April","May","June","July","August","September","October","November","December"],"wgMonthNamesShort":["","Jan","Feb","Mar","Apr","May","Jun","Jul","Aug","Sep","Oct","Nov","Dec"],"wgRelevantPageName":"Serial_Peripheral_Interface_Bus","wgRelevantArticleId":340476,"wgRequestId":"VzW@PApAEKsAADPkNZIAAABO","wgIsProbablyEditable":true,"wgRestrictionEdit":[],"wgRestrictionMove":[],"wgRedirectedFrom":"Serial_Peripheral_Interface","wgWikiEditorEnabledModules":{"toolbar":true,"dialogs":true,"preview":false,"publish":false},"wgBetaFeaturesFeatures":[],"wgMediaViewerOnClick":true,"wgMediaViewerEnabledByDefault":true,"wgVisualEditor":{"pageLanguageCode":"en","pageLanguageDir":"ltr","usePageImages":true,"usePageDescriptions":true},"wgPreferredVariant":"en","wgRelatedArticles":null,"wgRelatedArticlesUseCirrusSearch":true,"wgRelatedArticlesOnlyUseCirrusSearch":false,"wgULSAcceptLanguageList":["en","*"],"wgULSCurrentAutonym":"English","wgFlaggedRevsParams":{"tags":{"status":{"levels":1,"quality":2,"pristine":3}}},"wgStableRevisionId":null,"wgCategoryTreePageCategoryOptions":"{\"mode\":0,\"hideprefix\":20,\"showcount\":true,\"namespaces\":false}","wgNoticeProject":"wikipedia","wgCentralNoticeCategoriesUsingLegacy":["Fundraising","fundraising"],"wgInternalRedirectTargetUrl":"/wiki/Serial_Peripheral_Interface_Bus","wgCentralAuthMobileDomain":false,"wgWikibaseItemId":"Q849492","wgVisualEditorToolbarScrollOffset":0});mw.loader.implement("user.options",function($,jQuery,require,module){mw.user.options.set({"variant":"en"});});mw.loader.implement("user.tokens",function ( $, jQuery, require, module ) {
mw.user.tokens.set({"editToken":"+\\","patrolToken":"+\\","watchToken":"+\\","csrfToken":"+\\"});/*@nomin*/;

});mw.loader.load(["mediawiki.action.view.redirect","mediawiki.page.startup","mediawiki.legacy.wikibits","ext.centralauth.centralautologin","mmv.head","ext.visualEditor.desktopArticleTarget.init","ext.uls.init","ext.uls.interface","ext.quicksurveys.init","mw.MediaWikiPlayer.loader","mw.PopUpMediaTransform","ext.centralNotice.bannerController","skins.vector.js"]);});</script>
<link rel="stylesheet" href="https://en.wikipedia.org/w/load.php?debug=false&amp;lang=en&amp;modules=ext.cite.styles%7Cext.gadget.DRN-wizard%2CReferenceTooltips%2Ccharinsert%2Cfeatured-articles-links%2CrefToolbar%2Cswitcher%2Cteahouse%7Cext.pygments%2CwikimediaBadges%7Cext.tmh.thumbnail.styles%7Cext.uls.nojs%7Cext.visualEditor.desktopArticleTarget.noscript%7Cmediawiki.legacy.commonPrint%2Cshared%7Cmediawiki.raggett%2CsectionAnchor%7Cmediawiki.skinning.interface%7Cskins.vector.styles%7Cwikibase.client.init&amp;only=styles&amp;skin=vector"/>
<meta name="ResourceLoaderDynamicStyles" content=""/>
<link rel="stylesheet" href="https://en.wikipedia.org/w/load.php?debug=false&amp;lang=en&amp;modules=site&amp;only=styles&amp;skin=vector"/>
<script async="" src="https://en.wikipedia.org/w/load.php?debug=false&amp;lang=en&amp;modules=startup&amp;only=scripts&amp;skin=vector"></script>
<meta name="generator" content="MediaWiki 1.28.0-wmf.1"/>
<meta name="referrer" content="origin-when-cross-origin"/>
<link rel="alternate" href="https://en.wikipedia.org/wiki/android-app://org.wikipedia/http/en.m.wikipedia.org/wiki/Serial_Peripheral_Interface_Bus"/>
<link rel="alternate" type="application/x-wiki" title="Edit this page" href="https://en.wikipedia.org/w/index.php?title=Serial_Peripheral_Interface_Bus&amp;action=edit"/>
<link rel="edit" title="Edit this page" href="https://en.wikipedia.org/w/index.php?title=Serial_Peripheral_Interface_Bus&amp;action=edit"/>
<link rel="apple-touch-icon" href="https://en.wikipedia.org/static/apple-touch/wikipedia.png"/>
<link rel="shortcut icon" href="https://en.wikipedia.org/static/favicon/wikipedia.ico"/>
<link rel="search" type="application/opensearchdescription+xml" href="https://en.wikipedia.org/w/opensearch_desc.php" title="Wikipedia (en)"/>
<link rel="EditURI" type="application/rsd+xml" href="http://en.wikipedia.org/w/api.php?action=rsd"/>
<link rel="copyright" href="http://creativecommons.org/licenses/by-sa/3.0/"/>
<link rel="canonical" href="https://en.wikipedia.org/wiki/Serial_Peripheral_Interface_Bus"/>
<link rel="dns-prefetch" href="http://meta.wikimedia.org/" />
</head>
<body class="mediawiki ltr sitedir-ltr ns-0 ns-subject page-Serial_Peripheral_Interface_Bus rootpage-Serial_Peripheral_Interface_Bus skin-vector action-view">
		<div id="mw-page-base" class="noprint"></div>
		<div id="mw-head-base" class="noprint"></div>
		<div id="content" class="mw-body" role="main">
			<a id="top"></a>

							<div id="siteNotice"><!-- CentralNotice --></div>
						<div class="mw-indicators">
</div>
			<h1 id="firstHeading" class="firstHeading" lang="en">Serial Peripheral Interface Bus</h1>
									<div id="bodyContent" class="mw-body-content">
									<div id="siteSub">From Wikipedia, the free encyclopedia</div>
								<div id="contentSub"><span class="mw-redirectedfrom">  (Redirected from <a href="https://en.wikipedia.org/w/index.php?title=Serial_Peripheral_Interface&amp;redirect=no" title="Serial Peripheral Interface">Serial Peripheral Interface</a>)</span></div>
												<div id="jump-to-nav" class="mw-jump">
					Jump to:					<a href="#mw-head">navigation</a>, 					<a href="#p-search">search</a>
				</div>
				<div id="mw-content-text" lang="en" dir="ltr" class="mw-content-ltr"><div class="thumb tright">
<div class="thumbinner" style="width:352px;"><a href="https://en.wikipedia.org/wiki/File:SPI_single_slave.svg" class="image"><img alt="" src="http://upload.wikimedia.org/wikipedia/commons/thumb/e/ed/SPI_single_slave.svg/350px-SPI_single_slave.svg.png" width="350" height="109" class="thumbimage" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/e/ed/SPI_single_slave.svg/525px-SPI_single_slave.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/e/ed/SPI_single_slave.svg/700px-SPI_single_slave.svg.png 2x" data-file-width="381" data-file-height="119" /></a>
<div class="thumbcaption">
<div class="magnify"><a href="https://en.wikipedia.org/wiki/File:SPI_single_slave.svg" class="internal" title="Enlarge"></a></div>
SPI bus: single master and single slave</div>
</div>
</div>
<div class="thumb tright">
<div class="thumbinner" style="width:302px;"><a href="https://en.wikipedia.org/wiki/File:SPI_three_slaves.svg" class="image"><img alt="" src="http://upload.wikimedia.org/wikipedia/commons/thumb/f/fc/SPI_three_slaves.svg/300px-SPI_three_slaves.svg.png" width="300" height="238" class="thumbimage" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/f/fc/SPI_three_slaves.svg/450px-SPI_three_slaves.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/f/fc/SPI_three_slaves.svg/600px-SPI_three_slaves.svg.png 2x" data-file-width="363" data-file-height="288" /></a>
<div class="thumbcaption">
<div class="magnify"><a href="https://en.wikipedia.org/wiki/File:SPI_three_slaves.svg" class="internal" title="Enlarge"></a></div>
SPI bus: single master and multiple slaves</div>
</div>
</div>
<p>The <b>Serial Peripheral Interface</b> (<b>SPI</b>) <a href="https://en.wikipedia.org/wiki/Bus_(computing)" title="Bus (computing)">bus</a> is a <a href="https://en.wikipedia.org/wiki/Synchronous_circuit" title="Synchronous circuit">synchronous</a> <a href="https://en.wikipedia.org/wiki/Serial_communication" title="Serial communication">serial communication</a> interface specification used for short distance communication, primarily in <a href="https://en.wikipedia.org/wiki/Embedded_systems" title="Embedded systems" class="mw-redirect">embedded systems</a>. The interface was developed by <a href="https://en.wikipedia.org/wiki/Motorola" title="Motorola">Motorola</a> and has become a <a href="https://en.wikipedia.org/wiki/De_facto_standard" title="De facto standard"><i>de facto</i> standard</a>. Typical applications include <a href="https://en.wikipedia.org/wiki/Secure_Digital" title="Secure Digital">Secure Digital</a> cards and <a href="https://en.wikipedia.org/wiki/Liquid_crystal_display" title="Liquid crystal display" class="mw-redirect">liquid crystal displays</a>.</p>
<p>SPI devices communicate in <a href="https://en.wikipedia.org/wiki/Full_duplex" title="Full duplex" class="mw-redirect">full duplex</a> mode using a <a href="https://en.wikipedia.org/wiki/Master-slave_(technology)" title="Master-slave (technology)" class="mw-redirect">master-slave</a> architecture with a single master. The master device originates the <a href="https://en.wikipedia.org/wiki/Frame_(networking)" title="Frame (networking)">frame</a> for reading and writing. Multiple slave devices are supported through selection with individual <a href="https://en.wikipedia.org/wiki/Slave_select" title="Slave select" class="mw-redirect">slave select</a> (SS) lines.</p>
<p>Sometimes SPI is called a <i>four-wire</i> serial bus, contrasting with <a href="#Three-wire_serial_buses">three-</a>, <a href="https://en.wikipedia.org/wiki/I²C" title="I²C">two-</a>, and <a href="https://en.wikipedia.org/wiki/1-Wire" title="1-Wire">one-wire</a> serial buses. The SPI may be accurately described as a synchronous serial interface,<sup id="cite_ref-1" class="reference"><a href="#cite_note-1">[1]</a></sup> but it is different from the <a href="https://en.wikipedia.org/wiki/Synchronous_Serial_Interface" title="Synchronous Serial Interface">Synchronous Serial Interface</a> (SSI) protocol, which is also a four-wire synchronous serial communication protocol, but employs <a href="https://en.wikipedia.org/wiki/Differential_signaling" title="Differential signaling">differential signaling</a> and provides only a single <a href="https://en.wikipedia.org/wiki/Simplex_communication" title="Simplex communication">simplex communication</a> channel.</p>
<p></p>
<div id="toc" class="toc">
<div id="toctitle">
<h2>Contents</h2>
</div>
<ul>
<li class="toclevel-1 tocsection-1"><a href="#Interface"><span class="tocnumber">1</span> <span class="toctext">Interface</span></a></li>
<li class="toclevel-1 tocsection-2"><a href="#Operation"><span class="tocnumber">2</span> <span class="toctext">Operation</span></a>
<ul>
<li class="toclevel-2 tocsection-3"><a href="#Data_transmission"><span class="tocnumber">2.1</span> <span class="toctext">Data transmission</span></a></li>
<li class="toclevel-2 tocsection-4"><a href="#Clock_polarity_and_phase"><span class="tocnumber">2.2</span> <span class="toctext">Clock polarity and phase</span></a></li>
<li class="toclevel-2 tocsection-5"><a href="#Mode_numbers"><span class="tocnumber">2.3</span> <span class="toctext">Mode numbers</span></a></li>
<li class="toclevel-2 tocsection-6"><a href="#Independent_slave_configuration"><span class="tocnumber">2.4</span> <span class="toctext">Independent slave configuration</span></a></li>
<li class="toclevel-2 tocsection-7"><a href="#Daisy_chain_configuration"><span class="tocnumber">2.5</span> <span class="toctext">Daisy chain configuration</span></a></li>
<li class="toclevel-2 tocsection-8"><a href="#Valid_communications"><span class="tocnumber">2.6</span> <span class="toctext">Valid communications</span></a></li>
<li class="toclevel-2 tocsection-9"><a href="#Interrupts"><span class="tocnumber">2.7</span> <span class="toctext">Interrupts</span></a></li>
<li class="toclevel-2 tocsection-10"><a href="#Example_of_bit-banging_the_master_protocol"><span class="tocnumber">2.8</span> <span class="toctext">Example of bit-banging the master protocol</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-11"><a href="#Pros_and_cons"><span class="tocnumber">3</span> <span class="toctext">Pros and cons</span></a>
<ul>
<li class="toclevel-2 tocsection-12"><a href="#Advantages"><span class="tocnumber">3.1</span> <span class="toctext">Advantages</span></a></li>
<li class="toclevel-2 tocsection-13"><a href="#Disadvantages"><span class="tocnumber">3.2</span> <span class="toctext">Disadvantages</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-14"><a href="#Applications"><span class="tocnumber">4</span> <span class="toctext">Applications</span></a></li>
<li class="toclevel-1 tocsection-15"><a href="#Standards"><span class="tocnumber">5</span> <span class="toctext">Standards</span></a></li>
<li class="toclevel-1 tocsection-16"><a href="#Development_tools"><span class="tocnumber">6</span> <span class="toctext">Development tools</span></a>
<ul>
<li class="toclevel-2 tocsection-17"><a href="#Host_adapters"><span class="tocnumber">6.1</span> <span class="toctext">Host adapters</span></a></li>
<li class="toclevel-2 tocsection-18"><a href="#Protocol_analyzers"><span class="tocnumber">6.2</span> <span class="toctext">Protocol analyzers</span></a></li>
<li class="toclevel-2 tocsection-19"><a href="#Oscilloscopes"><span class="tocnumber">6.3</span> <span class="toctext">Oscilloscopes</span></a></li>
<li class="toclevel-2 tocsection-20"><a href="#Logic_analyzers"><span class="tocnumber">6.4</span> <span class="toctext">Logic analyzers</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-21"><a href="#Related_terms"><span class="tocnumber">7</span> <span class="toctext">Related terms</span></a>
<ul>
<li class="toclevel-2 tocsection-22"><a href="#Intelligent_SPI_controllers"><span class="tocnumber">7.1</span> <span class="toctext">Intelligent SPI controllers</span></a></li>
<li class="toclevel-2 tocsection-23"><a href="#Microwire"><span class="tocnumber">7.2</span> <span class="toctext">Microwire</span></a></li>
<li class="toclevel-2 tocsection-24"><a href="#Microwire.2FPlus"><span class="tocnumber">7.3</span> <span class="toctext">Microwire/Plus</span></a></li>
<li class="toclevel-2 tocsection-25"><a href="#Three-wire_serial_buses"><span class="tocnumber">7.4</span> <span class="toctext">Three-wire serial buses</span></a></li>
<li class="toclevel-2 tocsection-26"><a href="#Multi_I.2FO_SPI"><span class="tocnumber">7.5</span> <span class="toctext">Multi I/O SPI</span></a></li>
<li class="toclevel-2 tocsection-27"><a href="#mSPI"><span class="tocnumber">7.6</span> <span class="toctext">mSPI</span></a></li>
<li class="toclevel-2 tocsection-28"><a href="#Intel_Enhanced_Serial_Peripheral_Interface_Bus"><span class="tocnumber">7.7</span> <span class="toctext">Intel Enhanced Serial Peripheral Interface Bus</span></a></li>
</ul>
</li>
<li class="toclevel-1 tocsection-29"><a href="#See_also"><span class="tocnumber">8</span> <span class="toctext">See also</span></a></li>
<li class="toclevel-1 tocsection-30"><a href="#References"><span class="tocnumber">9</span> <span class="toctext">References</span></a></li>
<li class="toclevel-1 tocsection-31"><a href="#External_links"><span class="tocnumber">10</span> <span class="toctext">External links</span></a></li>
</ul>
</div>
<p></p>
<h2><span class="mw-headline" id="Interface">Interface</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Serial_Peripheral_Interface_Bus&amp;action=edit&amp;section=1" title="Edit section: Interface">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>The SPI bus specifies four logic signals:</p>
<ul>
<li>SCLK&#160;: Serial Clock (output from master).</li>
<li>MOSI&#160;: Master Output, Slave Input (output from master).</li>
<li>MISO&#160;: Master Input, Slave Output (output from slave).</li>
<li>SS&#160;: Slave Select (<a href="https://en.wikipedia.org/wiki/Logic_level" title="Logic level">active low</a>, output from master).</li>
</ul>
<p>Alternative naming conventions are also widely used, and SPI port pin names for particular IC products may differ from those depicted in these illustrations:</p>
<p>Serial Clock:</p>
<ul>
<li>SCLK&#160;: SCK, CLK.</li>
</ul>
<p>Master Output --&gt; Slave Input:</p>
<ul>
<li>MOSI&#160;: SIMO, SDI(for slave devices), DI, DIN, SI, MTST.</li>
</ul>
<p>Master Input &lt;-- Slave Output: --&gt;</p>
<ul>
<li>MISO&#160;: SOMI, SDO (for slave devices ), DO, DOUT, SO, MRSR.</li>
</ul>
<p>Slave Select:</p>
<ul>
<li>SS&#160;: nCS, CS, CSB, CSN, EN, nSS, STE, SYNC.</li>
</ul>
<p>The MOSI/MISO convention requires that, on devices using the alternate names, SDI on the master be connected to SDO on the slave, and vice versa. Chip select polarity is rarely active high, although some notations (such as SS or CS instead of nSS or nCS) suggest otherwise. Slave select is used instead of an addressing concept.</p>
<h2><span class="mw-headline" id="Operation">Operation</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Serial_Peripheral_Interface_Bus&amp;action=edit&amp;section=2" title="Edit section: Operation">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>The SPI bus can operate with a single master device and with one or more slave devices.</p>
<p>If a single slave device is used, the SS pin <i>may</i> be fixed to <a href="https://en.wikipedia.org/wiki/Logic_level" title="Logic level">logic low</a> if the slave permits it. Some slaves require a falling <a href="https://en.wikipedia.org/wiki/Signal_edge" title="Signal edge">edge</a> of the chip select signal to initiate an action. An example is the <a href="https://en.wikipedia.org/wiki/Maxim_Integrated_Products" title="Maxim Integrated Products" class="mw-redirect">Maxim</a> MAX1242 <a href="https://en.wikipedia.org/wiki/Analog-to-digital_converter" title="Analog-to-digital converter">ADC</a>, which starts conversion on a high→low transition. With multiple slave devices, an independent SS signal is required from the master for each slave device.</p>
<p>Most slave devices have <a href="https://en.wikipedia.org/wiki/Tri-state_output" title="Tri-state output" class="mw-redirect">tri-state outputs</a> so their MISO signal becomes <a href="https://en.wikipedia.org/wiki/High_impedance" title="High impedance">high impedance</a> (<i>logically disconnected</i>) when the device is not selected. Devices without tri-state outputs cannot share SPI bus segments with other devices; only one such slave could talk to the master.</p>
<h3><span class="mw-headline" id="Data_transmission">Data transmission</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Serial_Peripheral_Interface_Bus&amp;action=edit&amp;section=3" title="Edit section: Data transmission">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<div class="thumb tright">
<div class="thumbinner" style="width:402px;"><a href="https://en.wikipedia.org/wiki/File:SPI_8-bit_circular_transfer.svg" class="image"><img alt="" src="http://upload.wikimedia.org/wikipedia/commons/thumb/b/bb/SPI_8-bit_circular_transfer.svg/400px-SPI_8-bit_circular_transfer.svg.png" width="400" height="160" class="thumbimage" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/b/bb/SPI_8-bit_circular_transfer.svg/600px-SPI_8-bit_circular_transfer.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/b/bb/SPI_8-bit_circular_transfer.svg/800px-SPI_8-bit_circular_transfer.svg.png 2x" data-file-width="500" data-file-height="200" /></a>
<div class="thumbcaption">
<div class="magnify"><a href="https://en.wikipedia.org/wiki/File:SPI_8-bit_circular_transfer.svg" class="internal" title="Enlarge"></a></div>
A typical hardware setup using two <a href="https://en.wikipedia.org/wiki/Shift_register" title="Shift register">shift registers</a> to form an inter-chip <a href="https://en.wikipedia.org/wiki/Circular_buffer" title="Circular buffer">circular buffer</a></div>
</div>
</div>
<p>To begin communication, the bus master configures the clock, using a frequency supported by the slave device, typically up to a few MHz. The master then selects the slave device with a logic level 0 on the select line. If a waiting period is required, such as for analog-to-digital conversion, the master must wait for at least that period of time before issuing clock cycles.</p>
<p>During each SPI clock cycle, a full duplex data transmission occurs. The master sends a bit on the MOSI line and the slave reads it, while the slave sends a bit on the MISO line and the master reads it. This sequence is maintained even when only one-directional data transfer is intended.</p>
<p>Transmissions normally involve two shift registers of some given word size, such as eight bits, one in the master and one in the slave; they are connected in a virtual ring topology. Data is usually shifted out with the most-significant bit first, while shifting a new less-significant bit into the same register. At the same time, Data from the counterpart is shifted into the least-significant bit register. After the register bits have been shifted out and in, the master and slave have exchanged register values. If more data needs to be exchanged, the shift registers are reloaded and the process repeats. Transmission may continue for any number of clock cycles. When complete, the master stops toggling the clock signal, and typically deselects the slave.</p>
<p>Transmissions often consist of 8-bit words. However, other word sizes are also common, for example, 16-bit words for touchscreen controllers or audio codecs, such as the TSC2101 by <a href="https://en.wikipedia.org/wiki/Texas_Instruments" title="Texas Instruments">Texas Instruments</a>, or 12-bit words for many digital-to-analog or analog-to-digital converters.</p>
<p>Every slave on the bus that has not been activated using its chip select line must disregard the input clock and MOSI signals, and must not drive MISO.</p>
<h3><span class="mw-headline" id="Clock_polarity_and_phase">Clock polarity and phase</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Serial_Peripheral_Interface_Bus&amp;action=edit&amp;section=4" title="Edit section: Clock polarity and phase">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<div class="thumb tright">
<div class="thumbinner" style="width:402px;"><a href="https://en.wikipedia.org/wiki/File:SPI_timing_diagram2.svg" class="image"><img alt="" src="http://upload.wikimedia.org/wikipedia/commons/thumb/6/6b/SPI_timing_diagram2.svg/400px-SPI_timing_diagram2.svg.png" width="400" height="233" class="thumbimage" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/6/6b/SPI_timing_diagram2.svg/600px-SPI_timing_diagram2.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/6/6b/SPI_timing_diagram2.svg/800px-SPI_timing_diagram2.svg.png 2x" data-file-width="430" data-file-height="250" /></a>
<div class="thumbcaption">
<div class="magnify"><a href="https://en.wikipedia.org/wiki/File:SPI_timing_diagram2.svg" class="internal" title="Enlarge"></a></div>
A timing diagram showing clock polarity and phase. The red vertical line represents CPHA=0 and the blue vertical line represents CPHA=1</div>
</div>
</div>
<p>In addition to setting the clock frequency, the master must also configure the clock polarity and phase with respect to the data. Motorola SPI Block Guide<sup id="cite_ref-2" class="reference"><a href="#cite_note-2">[2]</a></sup> names these two options as CPOL and CPHA respectively, and most vendors have adopted that convention.</p>
<p>The <a href="https://en.wikipedia.org/wiki/Digital_timing_diagram" title="Digital timing diagram">timing diagram</a> is shown to the right. The timing is further described below and applies to both the master and the slave device.</p>
<ul>
<li>At CPOL=0 the base value of the clock is zero,i.e. the active state is 1 and idle state is 0.
<ul>
<li>For CPHA=0, data are captured on the clock's rising edge (low→high transition) and data is output on a falling edge (high→low clock transition).</li>
<li>For CPHA=1, data are captured on the clock's falling edge and data is output on a rising edge.</li>
</ul>
</li>
<li>At CPOL=1 the base value of the clock is one (inversion of CPOL=0), i.e. the active state is 0 and idle state is 1.
<ul>
<li>For CPHA=0, data are captured on clock's falling edge and data is output on a rising edge.</li>
<li>For CPHA=1, data are captured on clock's rising edge and data is output on a falling edge.</li>
</ul>
</li>
</ul>
<p>That is, CPHA=0 means sampling on the first clock edge, while CPHA=1 means sampling on the second clock edge, regardless of whether that clock edge is rising or falling. Note that with CPHA=0, the data must be stable for a half cycle before the first clock cycle.</p>
<p>In other words, CPHA=0 means transmitting data on the active to idle state and CPHA=1 means that data is transmitted on the idle to active state edge. Note that if transmission happens on a particular edge, then capturing will happen on the opposite edge(i.e. if transmission happens on falling, then reception happens on rising and vice versa). The MOSI and MISO signals are usually stable (at their reception points) for the half cycle until the next clock transition. SPI master and slave devices may well sample data at different points in that half cycle.</p>
<p>This adds more flexibility to the communication channel between the master and slave.</p>
<h3><span class="mw-headline" id="Mode_numbers">Mode numbers</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Serial_Peripheral_Interface_Bus&amp;action=edit&amp;section=5" title="Edit section: Mode numbers">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>The combinations of polarity and phases are often referred to as modes which are commonly numbered according to the following convention, with CPOL as the high order bit and CPHA as the low order bit:</p>
<p>For "Microchip PIC" / "ARM-based" microcontrollers (note that NCPHA is the inversion of CPHA):</p>
<table class="wikitable">
<tr>
<th>SPI Mode</th>
<th>Clock Polarity<br />
(CPOL/CKP)</th>
<th>Clock Phase<br />
(CPHA)</th>
<th>Clock Edge<br />
(CKE/NCPHA)</th>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>2</td>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>3</td>
<td>1</td>
<td>1</td>
<td>0</td>
</tr>
</table>
<p>For PIC32MX&#160;: SPI mode configure CKP,CKE and SMP bits.Set SMP bit,and CKP,CKE two bits configured as above table.</p>
<p>For other microcontrollers:</p>
<table class="wikitable">
<tr>
<th>Mode</th>
<th>CPOL</th>
<th>CPHA</th>
</tr>
<tr>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>2</td>
<td>1</td>
<td>0</td>
</tr>
<tr>
<td>3</td>
<td>1</td>
<td>1</td>
</tr>
</table>
<p>Another commonly used notation represents the mode as a (CPOL, CPHA) tuple; e.g., the value '(0, 1)' would indicate CPOL=0 and CPHA=1.</p>
<h3><span class="mw-headline" id="Independent_slave_configuration">Independent slave configuration</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Serial_Peripheral_Interface_Bus&amp;action=edit&amp;section=6" title="Edit section: Independent slave configuration">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<div class="thumb tright">
<div class="thumbinner" style="width:352px;"><a href="https://en.wikipedia.org/wiki/File:SPI_three_slaves.svg" class="image"><img alt="" src="http://upload.wikimedia.org/wikipedia/commons/thumb/f/fc/SPI_three_slaves.svg/350px-SPI_three_slaves.svg.png" width="350" height="278" class="thumbimage" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/f/fc/SPI_three_slaves.svg/525px-SPI_three_slaves.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/f/fc/SPI_three_slaves.svg/700px-SPI_three_slaves.svg.png 2x" data-file-width="363" data-file-height="288" /></a>
<div class="thumbcaption">
<div class="magnify"><a href="https://en.wikipedia.org/wiki/File:SPI_three_slaves.svg" class="internal" title="Enlarge"></a></div>
Typical SPI bus: master and three independent slaves</div>
</div>
</div>
<p>In the independent slave configuration, there is an independent chip select line for each slave. A pull-up resistor between power source and chip select line is highly recommended for each independent device to reduce cross-talk between devices.<sup id="cite_ref-dorkbotSPI_3-0" class="reference"><a href="#cite_note-dorkbotSPI-3">[3]</a></sup> This is the way SPI is normally used. Since the MISO pins of the slaves are connected together, they are required to be tri-state pins (high, low or high-impedance).</p>
<h3><span class="mw-headline" id="Daisy_chain_configuration">Daisy chain configuration</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Serial_Peripheral_Interface_Bus&amp;action=edit&amp;section=7" title="Edit section: Daisy chain configuration">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<div class="thumb tright">
<div class="thumbinner" style="width:352px;"><a href="https://en.wikipedia.org/wiki/File:SPI_three_slaves_daisy_chained.svg" class="image"><img alt="" src="http://upload.wikimedia.org/wikipedia/commons/thumb/9/97/SPI_three_slaves_daisy_chained.svg/350px-SPI_three_slaves_daisy_chained.svg.png" width="350" height="278" class="thumbimage" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/9/97/SPI_three_slaves_daisy_chained.svg/525px-SPI_three_slaves_daisy_chained.svg.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/9/97/SPI_three_slaves_daisy_chained.svg/700px-SPI_three_slaves_daisy_chained.svg.png 2x" data-file-width="363" data-file-height="288" /></a>
<div class="thumbcaption">
<div class="magnify"><a href="https://en.wikipedia.org/wiki/File:SPI_three_slaves_daisy_chained.svg" class="internal" title="Enlarge"></a></div>
Daisy-chained SPI bus: master and cooperative slaves</div>
</div>
</div>
<p>Some products that implement SPI may be connected in a <a href="https://en.wikipedia.org/wiki/Daisy_chain_(electrical_engineering)" title="Daisy chain (electrical engineering)">daisy chain</a> configuration, the first slave output being connected to the second slave input, etc. The SPI port of each slave is designed to send out during the second group of clock pulses an exact copy of the data it received during the first group of clock pulses. The whole chain acts as a communication <a href="https://en.wikipedia.org/wiki/Shift_register" title="Shift register">shift register</a>; daisy chaining is often done with shift registers to provide a bank of inputs or outputs through SPI. Such a feature only requires a single SS line from the master, rather than a separate SS line for each slave.<sup id="cite_ref-4" class="reference"><a href="#cite_note-4">[4]</a></sup></p>
<p>Applications that require a daisy chain configuration include <a href="https://en.wikipedia.org/wiki/SGPIO" title="SGPIO">SGPIO</a> and <a href="https://en.wikipedia.org/wiki/JTAG" title="JTAG">JTAG</a>.</p>
<h3><span class="mw-headline" id="Valid_communications">Valid communications</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Serial_Peripheral_Interface_Bus&amp;action=edit&amp;section=8" title="Edit section: Valid communications">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Some slave devices are designed to ignore any SPI communications in which the number of clock pulses is greater than specified. Others do not care, ignoring extra inputs and continuing to shift the same output bit. It is common for different devices to use SPI communications with different lengths, as, for example, when SPI is used to access the <a href="https://en.wikipedia.org/wiki/Scan_chain" title="Scan chain">scan chain</a> of a digital IC by issuing a command word of one size (perhaps 32 bits) and then getting a response of a different size (perhaps 153 bits, one for each pin in that scan chain).</p>
<h3><span class="mw-headline" id="Interrupts">Interrupts</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Serial_Peripheral_Interface_Bus&amp;action=edit&amp;section=9" title="Edit section: Interrupts">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>SPI devices sometimes use another signal line to send an interrupt signal to a host CPU. Examples include pen-down interrupts from touchscreen sensors, thermal limit alerts from temperature sensors, alarms issued by real time clock chips, <a href="https://en.wikipedia.org/wiki/Secure_Digital#SDIO" title="Secure Digital">SDIO</a>,<sup id="cite_ref-3wireSDI_5-0" class="reference"><a href="#cite_note-3wireSDI-5">[5]</a></sup> and headset jack insertions from the sound codec in a cell phone. Interrupts are not covered by the SPI standard; their usage is neither forbidden nor specified by the standard.</p>
<h3><span class="mw-headline" id="Example_of_bit-banging_the_master_protocol">Example of bit-banging the master protocol</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Serial_Peripheral_Interface_Bus&amp;action=edit&amp;section=10" title="Edit section: Example of bit-banging the master protocol">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Below is an example of <a href="https://en.wikipedia.org/wiki/Bit-banging" title="Bit-banging" class="mw-redirect">bit-banging</a> the SPI protocol as an SPI master with CPOL=0, CPHA=0, and eight bits per transfer. The example is written in the C programming language. Because this is CPOL=0 the clock must be pulled low before the chip select is activated. The chip select line must be activated, which normally means being toggled low, for the peripheral before the start of the transfer, and then deactivated afterwards. Most peripherals allow or require several transfers while the select line is low; this routine might be called several times before deselecting the chip.</p>
<div class="mw-highlight mw-content-ltr" dir="ltr">
<pre>
<span class="cm">/*</span>
<span class="cm"> * Simultaneously transmit and receive a byte on the SPI.</span>
<span class="cm"> *</span>
<span class="cm"> * Polarity and phase are assumed to be both 0, i.e.:</span>
<span class="cm"> *   - input data is captured on rising edge of SCLK.</span>
<span class="cm"> *   - output data is propagated on falling edge of SCLK.</span>
<span class="cm"> *</span>
<span class="cm"> * Returns the received byte.</span>
<span class="cm"> */</span>
<span class="kt">uint8_t</span> <span class="nf">SPI_transfer_byte</span><span class="p">(</span><span class="kt">uint8_t</span> <span class="n">byte_out</span><span class="p">)</span>
<span class="p">{</span>
    <span class="kt">uint8_t</span> <span class="n">byte_in</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
    <span class="kt">uint8_t</span> <span class="n">bit</span><span class="p">;</span>

    <span class="k">for</span> <span class="p">(</span><span class="n">bit</span> <span class="o">=</span> <span class="mh">0x80</span><span class="p">;</span> <span class="n">bit</span><span class="p">;</span> <span class="n">bit</span> <span class="o">&gt;&gt;=</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
        <span class="cm">/* Shift-out a bit to the MOSI line */</span>
        <span class="n">write_MOSI</span><span class="p">((</span><span class="n">byte_out</span> <span class="o">&amp;</span> <span class="n">bit</span><span class="p">)</span> <span class="o">?</span> <span class="nl">HIGH</span> <span class="p">:</span> <span class="n">LOW</span><span class="p">);</span>

        <span class="cm">/* Delay for at least the peer's setup time */</span>
        <span class="n">delay</span><span class="p">(</span><span class="n">SPI_SCLK_LOW_TIME</span><span class="p">);</span>

        <span class="cm">/* Pull the clock line high */</span>
        <span class="n">write_SCLK</span><span class="p">(</span><span class="n">HIGH</span><span class="p">);</span>

        <span class="cm">/* Shift-in a bit from the MISO line */</span>
        <span class="k">if</span> <span class="p">(</span><span class="n">read_MISO</span><span class="p">()</span> <span class="o">==</span> <span class="n">HIGH</span><span class="p">)</span>
            <span class="n">byte_in</span> <span class="o">|=</span> <span class="n">bit</span><span class="p">;</span>

        <span class="cm">/* Delay for at least the peer's hold time */</span>
        <span class="n">delay</span><span class="p">(</span><span class="n">SPI_SCLK_HIGH_TIME</span><span class="p">);</span>

        <span class="cm">/* Pull the clock line low */</span>
        <span class="n">write_SCLK</span><span class="p">(</span><span class="n">LOW</span><span class="p">);</span>
    <span class="p">}</span>

    <span class="k">return</span> <span class="n">byte_in</span><span class="p">;</span>
<span class="p">}</span>
</pre></div>
<h2><span class="mw-headline" id="Pros_and_cons">Pros and cons</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Serial_Peripheral_Interface_Bus&amp;action=edit&amp;section=11" title="Edit section: Pros and cons">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span class="mw-headline" id="Advantages">Advantages</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Serial_Peripheral_Interface_Bus&amp;action=edit&amp;section=12" title="Edit section: Advantages">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul>
<li>Full duplex communication in the default version of this protocol.</li>
<li><a href="https://en.wikipedia.org/wiki/Push-pull_output" title="Push-pull output" class="mw-redirect">Push-pull drivers</a> (as opposed to open drain) provide good signal integrity and high speed</li>
<li>Higher <a href="https://en.wikipedia.org/wiki/Throughput" title="Throughput">throughput</a> than <a href="https://en.wikipedia.org/wiki/I²C" title="I²C">I²C</a> or <a href="https://en.wikipedia.org/wiki/System_Management_Bus" title="System Management Bus">SMBus</a></li>
<li>Complete protocol flexibility for the bits transferred
<ul>
<li>Not limited to 8-bit words</li>
<li>Arbitrary choice of message size, content, and purpose</li>
</ul>
</li>
<li>Extremely simple hardware interfacing
<ul>
<li>Typically lower power requirements than <a href="https://en.wikipedia.org/wiki/I²C" title="I²C">I²C</a> or SMBus due to less circuitry (including pull up resistors)</li>
<li>No arbitration or associated failure modes</li>
<li>Slaves use the master's clock, and do not need precision oscillators</li>
<li>Slaves do not need a unique <a href="https://en.wikipedia.org/wiki/Address_space" title="Address space">address</a> — unlike <a href="https://en.wikipedia.org/wiki/I²C" title="I²C">I²C</a> or <a href="https://en.wikipedia.org/wiki/GPIB" title="GPIB" class="mw-redirect">GPIB</a> or <a href="https://en.wikipedia.org/wiki/SCSI" title="SCSI">SCSI</a></li>
<li>Transceivers are not needed</li>
</ul>
</li>
<li>Uses only four pins on IC packages, and wires in board layouts or connectors, much fewer than parallel interfaces</li>
<li>At most one unique bus signal per device (chip select); all others are shared</li>
<li>Signals are unidirectional allowing for easy <a href="https://en.wikipedia.org/wiki/Galvanic_isolation" title="Galvanic isolation">Galvanic isolation</a></li>
<li>Not limited to any maximum clock speed, enabling potentially high speed</li>
</ul>
<h3><span class="mw-headline" id="Disadvantages">Disadvantages</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Serial_Peripheral_Interface_Bus&amp;action=edit&amp;section=13" title="Edit section: Disadvantages">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<ul>
<li>Requires more pins on IC packages than <a href="https://en.wikipedia.org/wiki/I²C" title="I²C">I²C</a>, even in the <i><a href="#Three-wire_serial_buses">three-wire</a></i> variant</li>
<li>No in-band addressing; out-of-band chip select signals are required on shared buses</li>
<li>No hardware <a href="https://en.wikipedia.org/wiki/Flow_control_(data)" title="Flow control (data)">flow control</a> by the slave (but the master can delay the next clock edge to slow the transfer rate)</li>
<li>No hardware slave acknowledgment (the master could be transmitting to nowhere and not know it)</li>
<li>Typically supports only one master device (depends on device's hardware implementation)</li>
<li>No error-checking protocol is defined</li>
<li>Without a formal standard, validating conformance is not possible</li>
<li>Only handles short distances compared to <a href="https://en.wikipedia.org/wiki/RS-232" title="RS-232">RS-232</a>, <a href="https://en.wikipedia.org/wiki/RS-485" title="RS-485">RS-485</a>, or <a href="https://en.wikipedia.org/wiki/CAN-bus" title="CAN-bus" class="mw-redirect">CAN-bus</a></li>
<li>Many existing variations, making it difficult to find development tools like host adapters that support those variations</li>
<li>SPI does not support <a href="https://en.wikipedia.org/wiki/Hot_swapping" title="Hot swapping">hot swapping</a> (dynamically adding nodes).</li>
<li>Interrupts must either be implemented with out-of-band signals or be faked by using periodic polling similarly to USB 1.1 and 2.0</li>
<li>Some variants like <a href="#Multi_I.2FO_SPI">Multi I/O SPI</a> and <a href="#Three-wire_serial_buses">three-wire serial buses</a> defined below are half-duplex.</li>
</ul>
<h2><span class="mw-headline" id="Applications">Applications</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Serial_Peripheral_Interface_Bus&amp;action=edit&amp;section=14" title="Edit section: Applications">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>The board real estate savings compared to a parallel I/O bus are significant, and have earned SPI a solid role in embedded systems. That is true for most <a href="https://en.wikipedia.org/wiki/System-on-a-chip" title="System-on-a-chip" class="mw-redirect">system-on-a-chip</a> processors, both with higher end 32-bit processors such as those using <a href="https://en.wikipedia.org/wiki/ARM_architecture" title="ARM architecture">ARM</a>, <a href="https://en.wikipedia.org/wiki/MIPS_architecture" title="MIPS architecture" class="mw-redirect">MIPS</a>, or <a href="https://en.wikipedia.org/wiki/PowerPC" title="PowerPC">PowerPC</a> and with other microcontrollers such as the <a href="https://en.wikipedia.org/wiki/Atmel_AVR" title="Atmel AVR">AVR</a>, <a href="https://en.wikipedia.org/wiki/PIC_microcontroller" title="PIC microcontroller">PIC</a>, and <a href="https://en.wikipedia.org/wiki/MSP430" title="MSP430" class="mw-redirect">MSP430</a>. These chips usually include SPI controllers capable of running in either master or slave mode. In-system programmable AVR controllers (including blank ones) can be programmed using an SPI interface.<sup id="cite_ref-6" class="reference"><a href="#cite_note-6">[6]</a></sup></p>
<p>Chip or <a href="https://en.wikipedia.org/wiki/FPGA" title="FPGA" class="mw-redirect">FPGA</a> based designs sometimes use SPI to communicate between internal components; on-chip real estate can be as costly as its on-board cousin.</p>
<p>The full-duplex capability makes SPI very simple and efficient for single master/single slave applications. Some devices use the full-duplex mode to implement an efficient, swift data stream for applications such as <a href="https://en.wikipedia.org/wiki/Digital_audio" title="Digital audio">digital audio</a>, <a href="https://en.wikipedia.org/wiki/Digital_signal_processing" title="Digital signal processing">digital signal processing</a>, or <a href="https://en.wikipedia.org/wiki/Channel_(communications)" title="Channel (communications)">telecommunications channels</a>, but most off-the-shelf chips stick to half-duplex request/response protocols.</p>
<p>SPI is used to talk to a variety of peripherals, such as</p>
<ul>
<li>Sensors: temperature, pressure, <a href="https://en.wikipedia.org/wiki/Analog-to-digital_converter" title="Analog-to-digital converter">ADC</a>, touchscreens, video game controllers</li>
<li>Control devices: <a href="https://en.wikipedia.org/wiki/Audio_codec" title="Audio codec">audio codecs</a>, digital potentiometers, <a href="https://en.wikipedia.org/wiki/Digital-to-analog_converter" title="Digital-to-analog converter">DAC</a></li>
<li>Camera lenses: <a href="https://en.wikipedia.org/wiki/Canon_EF_lens_mount" title="Canon EF lens mount">Canon EF lens mount</a></li>
<li>Communications: <a href="https://en.wikipedia.org/wiki/Ethernet" title="Ethernet">Ethernet</a>, <a href="https://en.wikipedia.org/wiki/USB" title="USB">USB</a>, <a href="https://en.wikipedia.org/wiki/USART" title="USART" class="mw-redirect">USART</a>, <a href="https://en.wikipedia.org/wiki/CAN_bus" title="CAN bus">CAN</a>, <a href="https://en.wikipedia.org/wiki/IEEE_802.15.4" title="IEEE 802.15.4">IEEE 802.15.4</a>, <a href="https://en.wikipedia.org/wiki/IEEE_802.11" title="IEEE 802.11">IEEE 802.11</a>, handheld video games</li>
<li>Memory: <a href="https://en.wikipedia.org/wiki/Flash_memory#Serial_flash" title="Flash memory">flash</a> and <a href="https://en.wikipedia.org/wiki/EEPROM#Serial_bus_devices" title="EEPROM">EEPROM</a></li>
<li>Real-time clocks</li>
<li><a href="https://en.wikipedia.org/wiki/LCD" title="LCD" class="mw-redirect">LCD</a>, sometimes even for managing image data</li>
<li>Any <a href="https://en.wikipedia.org/wiki/MultiMediaCard" title="MultiMediaCard">MMC</a> or <a href="https://en.wikipedia.org/wiki/Secure_Digital" title="Secure Digital">SD</a> card (including <a href="https://en.wikipedia.org/wiki/Secure_Digital#SDIO" title="Secure Digital">SDIO</a> variant<sup id="cite_ref-3wireSDI_5-1" class="reference"><a href="#cite_note-3wireSDI-5">[5]</a></sup>)</li>
</ul>
<p>For high performance systems, <a href="https://en.wikipedia.org/wiki/FPGA" title="FPGA" class="mw-redirect">FPGAs</a> sometimes use SPI to interface as a slave to a host, as a master to sensors, or for flash memory used to bootstrap if they are SRAM-based.</p>
<p>Although there are some similarities between the SPI bus and the <a href="https://en.wikipedia.org/wiki/JTAG" title="JTAG">JTAG</a> (IEEE 1149.1-2013) protocol, They are not interchangeable. The SPI bus is intended for high speed, on board initialization of device peripherals, while the JTAG protocol is intended to provide reliable test access to the I/O pins from an off board controller with less precise signal delay and skew parameters. While not strictly a level sensitive interface, the JTAG protocol supports the recovery of both setup and hold violations between JTAG devices by reducing the clock rate or changing the clock's duty cycles. Consequently, the JTAG interface is not intended to support extremely high data rates.<sup id="cite_ref-7" class="reference"><a href="#cite_note-7">[7]</a></sup></p>
<p><a href="https://en.wikipedia.org/wiki/SGPIO" title="SGPIO">SGPIO</a> is essentially another (incompatible) application stack for SPI designed for particular backplane management activities.<sup class="noprint Inline-Template Template-Fact" style="white-space:nowrap;">[<i><a href="https://en.wikipedia.org/wiki/Wikipedia:Citation_needed" title="Wikipedia:Citation needed"><span title="This claim needs references to reliable sources. (July 2010)">citation needed</span></a></i>]</sup> SGPIO uses 3-bit messages.</p>
<h2><span class="mw-headline" id="Standards">Standards</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Serial_Peripheral_Interface_Bus&amp;action=edit&amp;section=15" title="Edit section: Standards">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>The SPI bus is a <a href="https://en.wikipedia.org/wiki/De_facto_standard" title="De facto standard"><i>de facto</i> standard</a>. However, the lack of a formal standard is reflected in a wide variety of protocol options. Different word sizes are common. Every device defines its own protocol, including whether it supports commands at all. Some devices are transmit-only; others are receive-only. Chip selects are sometimes active-high rather than active-low. Some protocols send the least significant bit first.</p>
<p>Some devices even have minor variances from the CPOL/CPHA modes described above. Sending data from slave to master may use the opposite clock edge as master to slave. Devices often require extra clock idle time before the first clock or after the last one, or between a command and its response. Some devices have two clocks, one to read data, and another to transmit it into the device. Many of the read clocks run from the chip select line.</p>
<p>Some devices require an additional flow control signal from slave to master, indicating when data are ready. This leads to a 5-wire protocol instead of the usual 4. Such a <i>ready</i> or <i>enable</i> signal is often active-low, and needs to be enabled at key points such as after commands or between words. Without such a signal, data transfer rates may need to be slowed down significantly, or protocols may need to have dummy bytes inserted, to accommodate the worst case for the slave response time. Examples include initiating an ADC conversion, addressing the right page of flash memory, and processing enough of a command that device firmware can load the first word of the response. (Many SPI masters do not support that signal directly, and instead rely on fixed delays.)</p>
<p>Many SPI chips only support messages that are multiples of 8 bits. Such chips can not interoperate with the <a href="https://en.wikipedia.org/wiki/JTAG" title="JTAG">JTAG</a> or <a href="https://en.wikipedia.org/wiki/SGPIO" title="SGPIO">SGPIO</a> protocols, or any other protocol that requires messages that are not multiples of 8 bits.</p>
<p>There are also hardware-level differences. Some chips combine MOSI and MISO into a single data line (SI/SO); this is sometimes called 'three-wire' signaling (in contrast to normal 'four-wire' SPI). Another variation of SPI removes the chip select line, managing protocol state machine entry/exit using other methods. Anyone needing an external connector for SPI defines their own: <a href="https://en.wikipedia.org/wiki/UEXT" title="UEXT">UEXT</a>, <a href="https://en.wikipedia.org/wiki/JTAG_connector" title="JTAG connector" class="mw-redirect">JTAG connector</a>, <a href="https://en.wikipedia.org/wiki/Secure_Digital" title="Secure Digital">Secure Digital</a> card socket, etc. Signal levels depend entirely on the chips involved.</p>
<p><a rel="nofollow" class="external text" href="http://safespi.org/">SafeSPI</a> is an industry standard for SPI in automotive applications. Its main focus is the transmission of sensor data between different devices.</p>
<h2><span class="mw-headline" id="Development_tools">Development tools</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Serial_Peripheral_Interface_Bus&amp;action=edit&amp;section=16" title="Edit section: Development tools">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<p>When developing or troubleshooting systems using SPI, visibility at the level of hardware signals can be important.</p>
<h3><span class="mw-headline" id="Host_adapters">Host adapters</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Serial_Peripheral_Interface_Bus&amp;action=edit&amp;section=17" title="Edit section: Host adapters">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>There are a number of <a href="https://en.wikipedia.org/wiki/USB" title="USB">USB</a> hardware solutions to provide computers, running <a href="https://en.wikipedia.org/wiki/Linux" title="Linux">Linux</a>, <a href="https://en.wikipedia.org/wiki/Macintosh" title="Macintosh">Mac</a>, or <a href="https://en.wikipedia.org/wiki/Microsoft_Windows" title="Microsoft Windows">Windows</a>, SPI master and/or slave capabilities. Many of them also provide scripting and/or programming capabilities (Visual Basic, C/C++, VHDL etc.).</p>
<p>An SPI host adapter lets the user play the role of a master on an SPI bus directly from PC. They are used for embedded systems, chips (FPGA/ASIC/SoC) and peripheral testing, programming and debugging.</p>
<p>The key parameters of SPI adapters are: the maximum supported frequency for the serial interface, command-to-command latency and the maximum length for SPI commands. It is possible to find SPI adapters on the market today that support up to 100&#160;MHz serial interfaces, with virtually unlimited access length.</p>
<p>SPI protocol being a de facto standard, some SPI host adapters also have the ability of supporting other protocols beyond the traditional 4-wires SPI (for example, support of quad-SPI protocol or other custom serial protocol that derive from SPI<sup id="cite_ref-8" class="reference"><a href="#cite_note-8">[8]</a></sup>).</p>
<p><b>Examples of SPI adapters</b> <i>(manufacturers in alphabetical order):</i></p>
<table class="wikitable sortable">
<tr>
<th>Manufacturer</th>
<th>SPI host adapter</th>
<th>Host bus</th>
<th>Bus protocol support</th>
<th>Max frequency</th>
</tr>
<tr>
<td>Byte Paradigm</td>
<td><a rel="nofollow" class="external text" href="http://www.byteparadigm.com/product-spi-storm-39.html">SPI Storm</a></td>
<td>USB</td>
<td>SPI, dual/quad, custom</td>
<td>100&#160;MHz</td>
</tr>
<tr>
<td>Corelis</td>
<td><a rel="nofollow" class="external text" href="http://www.corelis.com/products-bus-analyzers/SPI_Exerciser_BusPro-S.htm">BusPro-S</a></td>
<td>USB</td>
<td>SPI, dual/quad</td>
<td>60&#160;MHz</td>
</tr>
<tr>
<td>HydraBus</td>
<td><a rel="nofollow" class="external text" href="https://github.com/bvernoux/hydrafw/wiki/HydraFW-SPI-guide">HydraBus-HydraFW</a></td>
<td>USB</td>
<td>SPI</td>
<td>42&#160;MHz</td>
</tr>
<tr>
<td>Microchip</td>
<td><a rel="nofollow" class="external text" href="http://www.microchip.com/stellent/idcplg?IdcService=SS_GET_PAGE&amp;nodeId=1406&amp;dDocName=en556988&amp;part=ADM00421">MCP2210 Kit</a></td>
<td>USB</td>
<td>SPI</td>
<td>12&#160;MHz</td>
</tr>
<tr>
<td>National Instruments</td>
<td><a rel="nofollow" class="external text" href="http://sine.ni.com/nips/cds/view/p/lang/en/nid/210256">USB-8452</a></td>
<td>USB</td>
<td>I²C, SPI</td>
<td>50&#160;MHz</td>
</tr>
<tr>
<td>Total Phase</td>
<td><a rel="nofollow" class="external text" href="http://www.totalphase.com/products/cheetah_spi/">Cheetah SPI Host Adapter</a></td>
<td>USB</td>
<td>SPI</td>
<td>40&#160;MHz</td>
</tr>
<tr>
<td>Total Phase</td>
<td><a rel="nofollow" class="external text" href="http://www.totalphase.com/products/promira-serial/">Promira Serial Platform</a></td>
<td>USB, Ethernet</td>
<td>I²C, SPI, single/dual/quad, and eSPI</td>
<td>80&#160;MHz</td>
</tr>
<tr>
<td>Dangerous Prototypes</td>
<td><a rel="nofollow" class="external text" href="http://dangerousprototypes.com/docs/Bus_Pirate">Bus Pirate</a></td>
<td>USB</td>
<td>1-Wire, I2C, SPI, JTAG*, Asynchronous serial, Scriptable binary bitbang, UART</td>
<td>varies</td>
</tr>
</table>
<h3><span class="mw-headline" id="Protocol_analyzers">Protocol analyzers</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Serial_Peripheral_Interface_Bus&amp;action=edit&amp;section=18" title="Edit section: Protocol analyzers">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>SPI protocol analyzers are tools which sample an SPI bus and decode the electrical signals to provide a higher-level view of the data being transmitted on a specific bus.</p>
<p><b>Examples of SPI protocol analyzers</b> <i>(manufacturers in alphabetical order):</i></p>
<table class="wikitable sortable">
<tr>
<th>Manufacturer</th>
<th>Analyser model</th>
<th>Host bus</th>
<th>Bus protocol support</th>
<th>Max sample rate</th>
<th>Extras</th>
</tr>
<tr>
<td><a href="https://en.wikipedia.org/wiki/Saleae" title="Saleae">Saleae</a></td>
<td><a rel="nofollow" class="external text" href="http://www.saleae.com/">Logic Pro 16</a></td>
<td>USB</td>
<td>SPI, I2C, serial, custom</td>
<td>500&#160;Mega-samples/second</td>
<td>Analog (50 Mega-samples/second)</td>
</tr>
<tr>
<td>TechTools</td>
<td><a rel="nofollow" class="external text" href="http://www.tech-tools.com/logic-analyzer.htm#SPI">DigiView Logic Analyzers</a></td>
<td>USB</td>
<td>SPI, I2C, CAN, Async, Sync, I2S, State, Custom</td>
<td>500 Mega-samples/second</td>
<td>Extendable with custom plugins</td>
</tr>
<tr>
<td>Total Phase</td>
<td><a rel="nofollow" class="external text" href="http://www.totalphase.com/products/beagle-i2cspi/">Beagle I2C/SPI Protocol Analyzer</a></td>
<td>USB</td>
<td>SPI, I2C, MDIO</td>
<td>50 Mega-samples/second</td>
<td></td>
</tr>
<tr>
<td>Total Phase</td>
<td><a rel="nofollow" class="external text" href="http://www.totalphase.com/products/espi-analysis">Promira Serial Platform</a></td>
<td>USB, Ethernet</td>
<td>eSPI</td>
<td></td>
<td></td>
</tr>
</table>
<h3><span class="mw-headline" id="Oscilloscopes">Oscilloscopes</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Serial_Peripheral_Interface_Bus&amp;action=edit&amp;section=19" title="Edit section: Oscilloscopes">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Every major oscilloscope vendor offers oscilloscope-based triggering and protocol decoding for SPI. Most support 2-, 3-, and 4-wire SPI. The triggering and decoding capability is typically offered as an optional extra. SPI signals can be accessed via analog oscilloscope channels or with digital MSO channels.<sup id="cite_ref-9" class="reference"><a href="#cite_note-9">[9]</a></sup></p>
<h3><span class="mw-headline" id="Logic_analyzers">Logic analyzers</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Serial_Peripheral_Interface_Bus&amp;action=edit&amp;section=20" title="Edit section: Logic analyzers">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>When developing and/or troubleshooting the SPI bus, examination of hardware signals can be very important. <a href="https://en.wikipedia.org/wiki/Logic_analyzers" title="Logic analyzers" class="mw-redirect">Logic analyzers</a> are tools which collect, analyze, decode, and store signals so people can view the high-speed waveforms at their leisure. Logic analyzers display time-stamps of each signal level change, which can help find protocol problems. Most logic analyzers have the capability to decode bus signals into high-level protocol data and show ASCII data.</p>
<h2><span class="mw-headline" id="Related_terms">Related terms</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Serial_Peripheral_Interface_Bus&amp;action=edit&amp;section=21" title="Edit section: Related terms">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<h3><span class="mw-headline" id="Intelligent_SPI_controllers">Intelligent SPI controllers</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Serial_Peripheral_Interface_Bus&amp;action=edit&amp;section=22" title="Edit section: Intelligent SPI controllers">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>A <b>queued serial peripheral interface</b> (<b>QSPI</b>) is a type of SPI controller that uses a <a href="https://en.wikipedia.org/wiki/Queue_(data_structure)" title="Queue (data structure)" class="mw-redirect">data queue</a> to transfer data across the SPI bus.<sup id="cite_ref-10" class="reference"><a href="#cite_note-10">[10]</a></sup> It has a <a href="https://en.wikipedia.org/wiki/Circular_buffer" title="Circular buffer">wrap-around</a> mode allowing continuous transfers to and from the queue with only intermittent attention from the <a href="https://en.wikipedia.org/wiki/CPU" title="CPU" class="mw-redirect">CPU</a>. Consequently, the peripherals appear to the CPU as <a href="https://en.wikipedia.org/wiki/Virtual_memory" title="Virtual memory">memory-mapped</a> parallel devices. This feature is useful in applications such as control of an <a href="https://en.wikipedia.org/wiki/Analog-to-digital_converter" title="Analog-to-digital converter">A/D converter</a>. Other programmable features in QSPI are chip selects and transfer length/delay.</p>
<p>SPI controllers from different vendors support different feature sets; such DMA queues are not uncommon, although they may be associated with separate DMA engines rather than the SPI controller itself, such as used by <b>multichannel buffered serial port</b> (<b>MCBSP</b>).<sup id="cite_ref-11" class="reference"><a href="#cite_note-11">[11]</a></sup> Most SPI master controllers integrate support for up to four chip selects,<sup id="cite_ref-12" class="reference"><a href="#cite_note-12">[12]</a></sup> although some require chip selects to be managed separately through GPIO lines.</p>
<h3><span class="mw-headline" id="Microwire">Microwire</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Serial_Peripheral_Interface_Bus&amp;action=edit&amp;section=23" title="Edit section: Microwire">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Microwire,<sup id="cite_ref-13" class="reference"><a href="#cite_note-13">[13]</a></sup> often spelled <b>μWire</b>, is essentially a predecessor of SPI and a trademark of <a href="https://en.wikipedia.org/wiki/National_Semiconductor" title="National Semiconductor">National Semiconductor</a>. It's a strict subset of SPI: half-duplex, and using SPI mode 0. Microwire chips tend to need slower clock rates than newer SPI versions; perhaps 2&#160;MHz vs. 20&#160;MHz. Some Microwire chips also support a <a href="#Three-wire_serial_buses">three-wire mode</a>, which fits neatly with the restriction to half-duplex.</p>
<h3><span class="mw-headline" id="Microwire.2FPlus">Microwire/Plus</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Serial_Peripheral_Interface_Bus&amp;action=edit&amp;section=24" title="Edit section: Microwire/Plus">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Microwire/Plus<sup id="cite_ref-14" class="reference"><a href="#cite_note-14">[14]</a></sup> is an enhancement of Microwire and features full-duplex communication and support for SPI modes 0 and 1. There was no specified improvement in serial clock speed.</p>
<h3><span class="mw-headline" id="Three-wire_serial_buses">Three-wire serial buses</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Serial_Peripheral_Interface_Bus&amp;action=edit&amp;section=25" title="Edit section: Three-wire serial buses">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>As mentioned, one variant of SPI uses single bidirectional data line (slave out/slave in, called SISO) instead of two unidirectional ones (MOSI and MISO). This variant is restricted to a half duplex mode. It tends to be used for lower performance parts, such as small EEPROMs used only during system startup and certain sensors, and Microwire. Few SPI master controllers support this mode; although it can often be easily <a href="https://en.wikipedia.org/wiki/Bit-banging" title="Bit-banging" class="mw-redirect">bit-banged</a> in software.</p>
<h3><span class="mw-headline" id="Multi_I.2FO_SPI">Multi I/O SPI</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Serial_Peripheral_Interface_Bus&amp;action=edit&amp;section=26" title="Edit section: Multi I/O SPI">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>As opposed to three-wire serial buses, multi I/O SPI uses multiple parallel data lines (e.g., IO0 to IO3) to increase throughput. Dual I/O SPI using two data lines has comparable throughput to fast single I/O (MISO/MOSI). Quad I/O SPI using four data lines has approximately double the throughput.<sup id="cite_ref-15" class="reference"><a href="#cite_note-15">[15]</a></sup> Multi I/O SPI devices tend to be half duplex similar to three-wire devices to avoid adding too many pins. These serial memory devices combine the advantage of more speed with reduced pin count as compared to parallel memory.</p>
<h3><span class="mw-headline" id="mSPI">mSPI</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Serial_Peripheral_Interface_Bus&amp;action=edit&amp;section=27" title="Edit section: mSPI">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<div class="thumb tright">
<div class="thumbinner" style="width:352px;"><a href="https://en.wikipedia.org/wiki/File:350px-mSPI_three_slaves_svg.png" class="image"><img alt="" src="http://upload.wikimedia.org/wikipedia/en/f/fc/350px-mSPI_three_slaves_svg.png" width="350" height="278" class="thumbimage" data-file-width="350" data-file-height="278" /></a>
<div class="thumbcaption">
<div class="magnify"><a href="https://en.wikipedia.org/wiki/File:350px-mSPI_three_slaves_svg.png" class="internal" title="Enlarge"></a></div>
Typical mSPI bus: master and three independent slaves</div>
</div>
</div>
<p>mSPI (mini-SPI) is a modification initially developed by <a rel="nofollow" class="external text" href="http://www.dimitech.com/">Dimitech</a> for their programmable modules. Unlike the standard SPI, four signal lines are always required no matter of the number of slave devices. Its overall simplicity allows the use of standard SPI controllers with a very thin software layer.</p>
<p>All slave devices share the same SS (Slave Select; active low) line, along with the other three SPI signals: SCLK, MOSI and MISO. Additionally all slave devices normally have their MISO line disconnected from the bus in a high impedance state. As in the standard SPI, begin of transmission is marked by the activation of the SS line low and the end is marked by its return to high. mSPI requires the bus master to issue a "slave address" (typically 8 bits) as mandatory first word in every transmission. Since all slave devices share the same SS line, the address word will be received by all of them at the same time. From that point further, only the device with the specified address will connect its MISO line to the bus and start communicating, while all other slave devices will ignore any data and wait for a new start of transmission and address. mSPI solves some of the basic disadvantages of the standard SPI at the expense of a slight decrease in the overall communication speed due to the initial addressing.</p>
<h3><span class="mw-headline" id="Intel_Enhanced_Serial_Peripheral_Interface_Bus">Intel Enhanced Serial Peripheral Interface Bus</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Serial_Peripheral_Interface_Bus&amp;action=edit&amp;section=28" title="Edit section: Intel Enhanced Serial Peripheral Interface Bus">edit</a><span class="mw-editsection-bracket">]</span></span></h3>
<p>Intel has developed a successor to its <a href="https://en.wikipedia.org/wiki/Low_Pin_Count" title="Low Pin Count">Low Pin Count</a> (LPC) bus that it calls the Enhanced Serial Peripheral Interface Bus, or eSPI for short. Intel aims to allow the reduction in the number of pins required on motherboards compared to systems using LPC, have more available throughput than LPC, reduce the working voltage to 1.8 volts to facilitate smaller chip manufacturing processes, allow eSPI peripherals to share SPI flash devices with the host (the LPC bus did not allow firmware hubs to be used by LPC peripherals), tunnel previous out-of-band pins through the eSPI bus, and allow system designers to trade off cost and performance.<sup id="cite_ref-eSPI_16-0" class="reference"><a href="#cite_note-eSPI-16">[16]</a></sup></p>
<p>The eSPI bus can either be shared with SPI devices to save pins or be separate from the SPI bus to allow more performance, especially when eSPI devices need to use SPI flash devices.<sup id="cite_ref-eSPI_16-1" class="reference"><a href="#cite_note-eSPI-16">[16]</a></sup></p>
<p>This proposed standard defines an Alert# signal that is used by an eSPI slave to request service from the master. In a performance-oriented design or a design with only one eSPI slave, each eSPI slave will have its Alert# pin connected to an Alert# pin on the eSPI master that is dedicated to each slave, allowing the eSPI master to grant low-latency service because the eSPI master will know which eSPI slave needs service and will not need to poll all of the slaves to determine which device needs service. In a budget design with more than one eSPI slave, all of the Alert# pins of the slaves are connected to one Alert# pin on the eSPI master in a <a href="https://en.wikipedia.org/wiki/Wired-OR" title="Wired-OR" class="mw-redirect">wired-OR</a> connection, which will require the master to poll all the slaves to determine which ones need service when the Alert# signal is pulled low by one or more peripherals that need service. Only after all of the devices are serviced will the Alert# signal be pulled high due to none of the eSPI slaves needing service and therefore pulling the Alert# signal low.<sup id="cite_ref-eSPI_16-2" class="reference"><a href="#cite_note-eSPI-16">[16]</a></sup></p>
<p>This proposed standard allows designers to use 1-bit, 2-bit, or 4-bit communications at speeds from 20 to 66&#160;MHz to further allow designers to trade off performance and cost.<sup id="cite_ref-eSPI_16-3" class="reference"><a href="#cite_note-eSPI-16">[16]</a></sup></p>
<p>All communications that were out-of-band of the LPC bus like <a href="https://en.wikipedia.org/wiki/General-purpose_input/output" title="General-purpose input/output">general-purpose input/output</a> (GPIO) and <a href="https://en.wikipedia.org/wiki/System_Management_Bus" title="System Management Bus">System Management Bus</a> (SMBus) are tunneled through the eSPI bus via virtual wire cycles and out-of-band message cycles respectively in order to remove those pins from motherboard designs using eSPI.<sup id="cite_ref-eSPI_16-4" class="reference"><a href="#cite_note-eSPI-16">[16]</a></sup></p>
<p>This proposed standard will support standard memory cycles with lengths of 1 byte to 4 kibibytes of data, short memory cycles with lengths of 1, 2, or 4 bytes that have much less overhead compared to standard memory cycles, and I/O cycles with lengths of 1, 2, or 4 bytes of data which are low overhead as well. This significantly reduces overhead compared to the LPC bus, where all cycles except for the 128-byte firmware hub read cycle spends more than one half of all of the bus's throughput and time in overhead. The standard memory cycle allows a length of anywhere from 1 byte to 4 kibibytes in order to allow its larger overhead to be amortized over a large transaction. eSPI slaves are allowed to initiate bus master versions of all of the memory cycles. Bus master I/O cycles, which were introduced by the LPC bus specification, and ISA-style DMA including the 32-bit variant introduced by the LPC bus specification, are not present in eSPI. Therefore, bus master memory cycles are the only allowed DMA in this standard.<sup id="cite_ref-eSPI_16-5" class="reference"><a href="#cite_note-eSPI-16">[16]</a></sup></p>
<p>eSPI slaves are allowed to use the eSPI master as a proxy to perform flash operations on a standard SPI flash memory slave on behalf of the requesting eSPI slave.<sup id="cite_ref-eSPI_16-6" class="reference"><a href="#cite_note-eSPI-16">[16]</a></sup></p>
<p>64-bit memory addressing is also added, but is only permitted when there is no equivalent 32-bit address.<sup id="cite_ref-eSPI_16-7" class="reference"><a href="#cite_note-eSPI-16">[16]</a></sup></p>
<p>The Intel Z170 chipset has implemented this bus as well as a version of the LPC bus that is missing its ISA-style DMA capability.<sup id="cite_ref-17" class="reference"><a href="#cite_note-17">[17]</a></sup></p>
<h2><span class="mw-headline" id="See_also">See also</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Serial_Peripheral_Interface_Bus&amp;action=edit&amp;section=29" title="Edit section: See also">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="noprint portal tright" style="border:solid #aaa 1px;margin:0.5em 0 0.5em 1em">
<table style="background:#f9f9f9;font-size:85%;line-height:110%;max-width:175px">
<tr style="vertical-align:middle">
<td style="text-align:center"><a href="https://en.wikipedia.org/wiki/File:Nuvola_apps_ksim.png" class="image"><img alt="Portal icon" src="http://upload.wikimedia.org/wikipedia/commons/thumb/8/8d/Nuvola_apps_ksim.png/28px-Nuvola_apps_ksim.png" width="28" height="28" class="noviewer" srcset="//upload.wikimedia.org/wikipedia/commons/thumb/8/8d/Nuvola_apps_ksim.png/42px-Nuvola_apps_ksim.png 1.5x, //upload.wikimedia.org/wikipedia/commons/thumb/8/8d/Nuvola_apps_ksim.png/56px-Nuvola_apps_ksim.png 2x" data-file-width="128" data-file-height="128" /></a></td>
<td style="padding:0 0.2em;vertical-align:middle;font-style:italic;font-weight:bold"><a href="https://en.wikipedia.org/wiki/Portal:Electronics" title="Portal:Electronics">Electronics portal</a></td>
</tr>
</table>
</div>
<ul>
<li><a href="https://en.wikipedia.org/wiki/List_of_network_buses" title="List of network buses">List of network buses</a></li>
<li><a href="https://en.wikipedia.org/wiki/UEXT" title="UEXT">UEXT</a> Connector.</li>
<li><a href="https://en.wikipedia.org/wiki/Microsecond_Bus" title="Microsecond Bus">Microsecond Bus</a>.</li>
</ul>
<h2><span class="mw-headline" id="References">References</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Serial_Peripheral_Interface_Bus&amp;action=edit&amp;section=30" title="Edit section: References">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<div class="reflist columns references-column-width" style="-moz-column-width: 30em; -webkit-column-width: 30em; column-width: 30em; list-style-type: decimal;">
<ol class="references">
<li id="cite_note-1"><span class="mw-cite-backlink"><b><a href="#cite_ref-1">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://digital.ni.com/public.nsf/allkb/862567530005F09C862566BE004E469D">"What is Serial Synchronous Interface (SSI)?"</a><span class="reference-accessdate">. Retrieved <span class="nowrap">2015-01-28</span></span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASerial+Peripheral+Interface+Bus&amp;rft.btitle=What+is+Serial+Synchronous+Interface+%28SSI%29%3F&amp;rft.genre=unknown&amp;rft_id=http%3A%2F%2Fdigital.ni.com%2Fpublic.nsf%2Fallkb%2F862567530005F09C862566BE004E469D&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-2"><span class="mw-cite-backlink"><b><a href="#cite_ref-2">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="https://web.archive.org/web/20150413003534/http://www.ee.nmt.edu/~teare/ee308l/datasheets/S12SPIV3.pdf">SPI Block Guide v3.06; Motorola/Freescale/NXP; 2003.</a></span></li>
<li id="cite_note-dorkbotSPI-3"><span class="mw-cite-backlink"><b><a href="#cite_ref-dorkbotSPI_3-0">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.dorkbotpdx.org/blog/paul/better_spi_bus_design_in_3_steps">"Better SPI Bus Design in 3 Steps"</a>. <i>dorkbot pdx</i><span class="reference-accessdate">. Retrieved <span class="nowrap">3 September</span> 2015</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASerial+Peripheral+Interface+Bus&amp;rft.atitle=Better+SPI+Bus+Design+in+3+Steps&amp;rft.genre=unknown&amp;rft_id=http%3A%2F%2Fwww.dorkbotpdx.org%2Fblog%2Fpaul%2Fbetter_spi_bus_design_in_3_steps&amp;rft.jtitle=dorkbot+pdx&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Ajournal" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-4"><span class="mw-cite-backlink"><b><a href="#cite_ref-4">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://www.maxim-ic.com/appnotes.cfm/an_pk/3947">Maxim-IC application note 3947: "Daisy-Chaining SPI Devices"</a></span></li>
<li id="cite_note-3wireSDI-5"><span class="mw-cite-backlink">^ <a href="#cite_ref-3wireSDI_5-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-3wireSDI_5-1"><sup><i><b>b</b></i></sup></a></span> <span class="reference-text">Not to be confused with the SDIO line of the half duplex implementation of the SPI bus, sometimes also called "3-wire SPI-bus". Here e.g. MOSI (via a resistor) and MISO (no resistor) of a master is connected to the SDIO line of a slave.</span></li>
<li id="cite_note-6"><span class="mw-cite-backlink"><b><a href="#cite_ref-6">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://www.atmel.com/dyn/resources/prod_documents/DOC0943.PDF">AVR910 - In-system programming</a></span></li>
<li id="cite_note-7"><span class="mw-cite-backlink"><b><a href="#cite_ref-7">^</a></b></span> <span class="reference-text">IEEE 1149.1-2013</span></li>
<li id="cite_note-8"><span class="mw-cite-backlink"><b><a href="#cite_ref-8">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://www.byteparadigm.com/product-spi-storm-39.html">SPI Adapter</a> with support of custom serial protocols, Byte Paradigm.</span></li>
<li id="cite_note-9"><span class="mw-cite-backlink"><b><a href="#cite_ref-9">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.home.agilent.com/agilent/product.jspx?nid=-35491.898639.00&amp;lc=eng&amp;cc=US">"N5391B"</a>.</cite><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASerial+Peripheral+Interface+Bus&amp;rft.btitle=N5391B&amp;rft.genre=unknown&amp;rft_id=http%3A%2F%2Fwww.home.agilent.com%2Fagilent%2Fproduct.jspx%3Fnid%3D-35491.898639.00%26lc%3Deng%26cc%3DUS&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
<li id="cite_note-10"><span class="mw-cite-backlink"><b><a href="#cite_ref-10">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://www.freescale.com/files/microcontrollers/doc/ref_manual/QSMRM.pdf">Queued Serial Module Reference Manual</a>, Freescale Semiconductor</span></li>
<li id="cite_note-11"><span class="mw-cite-backlink"><b><a href="#cite_ref-11">^</a></b></span> <span class="reference-text">Such as with the <a rel="nofollow" class="external text" href="http://focus.ti.com/docs/prod/folders/print/omap3530.html#technicaldocuments">MultiChannel Serial Port Interface</a>, or McSPI, used in Texas Instruments OMAP chips.</span></li>
<li id="cite_note-12"><span class="mw-cite-backlink"><b><a href="#cite_ref-12">^</a></b></span> <span class="reference-text">Such as the SPI controller on <a rel="nofollow" class="external text" href="http://www.atmel.com/products/at91/">Atmel AT91 chips</a> like the at91sam9G20, which is much simpler than TI's McSPI.</span></li>
<li id="cite_note-13"><span class="mw-cite-backlink"><b><a href="#cite_ref-13">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://www.ti.com/lit/an/snoa743/snoa743.pdf">MICROWIRE Serial Interface</a> National Semiconductor Application Note AN-452</span></li>
<li id="cite_note-14"><span class="mw-cite-backlink"><b><a href="#cite_ref-14">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://www.ti.com/lit/an/snoa093/snoa093.pdf">MICROWIRE/PLUS Serial Interface for COP800 Family</a> National Semiconductor Application Note AN-579</span></li>
<li id="cite_note-15"><span class="mw-cite-backlink"><b><a href="#cite_ref-15">^</a></b></span> <span class="reference-text"><a rel="nofollow" class="external text" href="http://www.spansion.com/Products/Documents/Spansion_MirrorBit_SPI_MIO_backgrounder.pdf">Serial Peripheral Interface (SPI) Flash Memory Backgrounder</a>, Spansion</span></li>
<li id="cite_note-eSPI-16"><span class="mw-cite-backlink">^ <a href="#cite_ref-eSPI_16-0"><sup><i><b>a</b></i></sup></a> <a href="#cite_ref-eSPI_16-1"><sup><i><b>b</b></i></sup></a> <a href="#cite_ref-eSPI_16-2"><sup><i><b>c</b></i></sup></a> <a href="#cite_ref-eSPI_16-3"><sup><i><b>d</b></i></sup></a> <a href="#cite_ref-eSPI_16-4"><sup><i><b>e</b></i></sup></a> <a href="#cite_ref-eSPI_16-5"><sup><i><b>f</b></i></sup></a> <a href="#cite_ref-eSPI_16-6"><sup><i><b>g</b></i></sup></a> <a href="#cite_ref-eSPI_16-7"><sup><i><b>h</b></i></sup></a></span> <span class="reference-text"><a rel="nofollow" class="external free" href="https://downloadcenter.intel.com/Detail_Desc.aspx?lang=eng&amp;changeLang=true&amp;DwnldID=22112">https://downloadcenter.intel.com/Detail_Desc.aspx?lang=eng&amp;changeLang=true&amp;DwnldID=22112</a></span></li>
<li id="cite_note-17"><span class="mw-cite-backlink"><b><a href="#cite_ref-17">^</a></b></span> <span class="reference-text"><cite class="citation web"><a rel="nofollow" class="external text" href="http://www.intel.com/content/dam/www/public/us/en/documents/datasheets/100-series-chipset-datasheet-vol-1.pdf">"Intel® 100 Series Chipset Family PCH Datasheet, Vol. 1"</a> <span style="font-size:85%;">(PDF)</span><span class="reference-accessdate">. Retrieved <span class="nowrap">April 15,</span> 2015</span>.</cite><span title="ctx_ver=Z39.88-2004&amp;rfr_id=info%3Asid%2Fen.wikipedia.org%3ASerial+Peripheral+Interface+Bus&amp;rft.btitle=Intel%AE+100+Series+Chipset+Family+PCH+Datasheet%2C+Vol.+1&amp;rft.genre=unknown&amp;rft_id=http%3A%2F%2Fwww.intel.com%2Fcontent%2Fdam%2Fwww%2Fpublic%2Fus%2Fen%2Fdocuments%2Fdatasheets%2F100-series-chipset-datasheet-vol-1.pdf&amp;rft_val_fmt=info%3Aofi%2Ffmt%3Akev%3Amtx%3Abook" class="Z3988"><span style="display:none;">&#160;</span></span></span></li>
</ol>
</div>
<h2><span class="mw-headline" id="External_links">External links</span><span class="mw-editsection"><span class="mw-editsection-bracket">[</span><a href="https://en.wikipedia.org/w/index.php?title=Serial_Peripheral_Interface_Bus&amp;action=edit&amp;section=31" title="Edit section: External links">edit</a><span class="mw-editsection-bracket">]</span></span></h2>
<table class="mbox-small plainlinks sistersitebox" style="border:1px solid #aaa;background-color:#f9f9f9">
<tr>
<td class="mbox-image"><img alt="" src="http://upload.wikimedia.org/wikipedia/en/thumb/4/4a/Commons-logo.svg/30px-Commons-logo.svg.png" width="30" height="40" srcset="//upload.wikimedia.org/wikipedia/en/thumb/4/4a/Commons-logo.svg/45px-Commons-logo.svg.png 1.5x, //upload.wikimedia.org/wikipedia/en/thumb/4/4a/Commons-logo.svg/59px-Commons-logo.svg.png 2x" data-file-width="1024" data-file-height="1376" /></td>
<td class="mbox-text plainlist">Wikimedia Commons has media related to <i><b><a href="http://commons.wikimedia.org/wiki/Category:Serial_Peripheral_Interface" class="extiw" title="commons:Category:Serial Peripheral Interface">Serial Peripheral Interface</a></b></i>.</td>
</tr>
</table>
<ul>
<li><a rel="nofollow" class="external text" href="https://downloadcenter.intel.com/Detail_Desc.aspx?lang=eng&amp;changeLang=true&amp;DwnldID=22112">Intel eSPI (Enhanced Serial Peripheral Interface)</a></li>
<li><a rel="nofollow" class="external text" href="http://www.byteparadigm.com/kb/article/AA-00255/22/Introduction-to-SPI-and-IC-protocols.html">Introduction to SPI and I2C protocols</a></li>
<li><a rel="nofollow" class="external text" href="http://www.epanorama.net/links/serialbus.html">Serial buses information page</a></li>
<li><a rel="nofollow" class="external text" href="http://www.mct.net/faq/spi.html">SPI Introduction</a></li>
<li><a rel="nofollow" class="external text" href="http://www.corelis.com/education/SPI_Tutorial.htm">SPI Tutorial</a></li>
</ul>
<table class="navbox" style="border-spacing:0">
<tr>
<td style="padding:2px">
<table class="nowraplinks collapsible autocollapse navbox-inner" style="border-spacing:0;background:transparent;color:inherit">
<tr>
<th scope="col" class="navbox-title" colspan="2">
<div class="plainlinks hlist navbar mini">
<ul>
<li class="nv-view"><a href="https://en.wikipedia.org/wiki/Template:Computer_bus" title="Template:Computer bus"><abbr title="View this template" style=";;background:none transparent;border:none;">v</abbr></a></li>
<li class="nv-talk"><a href="https://en.wikipedia.org/wiki/Template_talk:Computer_bus" title="Template talk:Computer bus"><abbr title="Discuss this template" style=";;background:none transparent;border:none;">t</abbr></a></li>
<li class="nv-edit"><a class="external text" href="http://en.wikipedia.org/w/index.php?title=Template:Computer_bus&amp;action=edit"><abbr title="Edit this template" style=";;background:none transparent;border:none;">e</abbr></a></li>
</ul>
</div>
<div style="font-size:114%"><a href="https://en.wikipedia.org/wiki/Technical_standard" title="Technical standard">Technical</a> and <a href="https://en.wikipedia.org/wiki/De_facto_standard" title="De facto standard"><i>de facto</i> standards</a> for <a href="https://en.wikipedia.org/wiki/Wired_communication" title="Wired communication">wired</a> <a href="https://en.wikipedia.org/wiki/Bus_(computing)" title="Bus (computing)">computer buses</a></div>
</th>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group">General</th>
<td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li><a href="https://en.wikipedia.org/wiki/System_bus" title="System bus">System bus</a></li>
<li><a href="https://en.wikipedia.org/wiki/Front-side_bus" title="Front-side bus">Front-side bus</a></li>
<li><a href="https://en.wikipedia.org/wiki/Back-side_bus" title="Back-side bus">Back-side bus</a></li>
<li><a href="https://en.wikipedia.org/wiki/Daisy_chain_(electrical_engineering)" title="Daisy chain (electrical engineering)">Daisy chain</a></li>
<li><a href="https://en.wikipedia.org/wiki/Control_bus" title="Control bus">Control bus</a></li>
<li><a href="https://en.wikipedia.org/wiki/Address_bus" title="Address bus">Address bus</a></li>
<li><a href="https://en.wikipedia.org/wiki/Bus_contention" title="Bus contention">Bus contention</a></li>
<li><a href="https://en.wikipedia.org/wiki/Network_on_a_chip" title="Network on a chip">Network on a chip</a></li>
<li><a href="https://en.wikipedia.org/wiki/Plug_and_play" title="Plug and play">Plug and play</a></li>
<li><a href="https://en.wikipedia.org/wiki/List_of_device_bit_rates#Computer_buses" title="List of device bit rates">List of bus bandwidths</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group">Standards</th>
<td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li><a href="https://en.wikipedia.org/wiki/SS-50_bus" title="SS-50 bus">SS-50 bus</a></li>
<li><a href="https://en.wikipedia.org/wiki/S-100_bus" title="S-100 bus">S-100 bus</a></li>
<li><a href="https://en.wikipedia.org/wiki/Unibus" title="Unibus">Unibus</a></li>
<li><a href="https://en.wikipedia.org/wiki/VAXBI_Bus" title="VAXBI Bus">VAXBI</a></li>
<li><a href="https://en.wikipedia.org/wiki/MBus_(SPARC)" title="MBus (SPARC)">MBus</a></li>
<li><a href="https://en.wikipedia.org/wiki/STD_Bus" title="STD Bus">STD Bus</a></li>
<li><a href="https://en.wikipedia.org/wiki/System_Management_Bus" title="System Management Bus">SMBus</a></li>
<li><a href="https://en.wikipedia.org/wiki/Q-Bus" title="Q-Bus">Q-Bus</a></li>
<li><a href="https://en.wikipedia.org/wiki/Europe_Card_Bus" title="Europe Card Bus">Europe Card Bus</a></li>
<li><a href="https://en.wikipedia.org/wiki/Industry_Standard_Architecture" title="Industry Standard Architecture">ISA</a></li>
<li><a href="https://en.wikipedia.org/wiki/STEbus" title="STEbus">STEbus</a></li>
<li><a href="https://en.wikipedia.org/wiki/Amiga_Zorro_II" title="Amiga Zorro II">Zorro II</a></li>
<li><a href="https://en.wikipedia.org/wiki/Amiga_Zorro_III" title="Amiga Zorro III">Zorro III</a></li>
<li><a href="https://en.wikipedia.org/wiki/Computer_Automated_Measurement_and_Control" title="Computer Automated Measurement and Control">CAMAC</a></li>
<li><a href="https://en.wikipedia.org/wiki/FASTBUS" title="FASTBUS">FASTBUS</a></li>
<li><a href="https://en.wikipedia.org/wiki/Low_Pin_Count" title="Low Pin Count">LPC</a></li>
<li><a href="https://en.wikipedia.org/wiki/HP_Precision_Bus" title="HP Precision Bus">HP Precision Bus</a></li>
<li><a href="https://en.wikipedia.org/wiki/Extended_Industry_Standard_Architecture" title="Extended Industry Standard Architecture">EISA</a></li>
<li><a href="https://en.wikipedia.org/wiki/VMEbus" title="VMEbus">VME</a></li>
<li><a href="https://en.wikipedia.org/wiki/VME_eXtensions_for_Instrumentation" title="VME eXtensions for Instrumentation">VXI</a></li>
<li><a href="https://en.wikipedia.org/wiki/VXS" title="VXS">VXS</a></li>
<li><a href="https://en.wikipedia.org/wiki/NuBus" title="NuBus">NuBus</a></li>
<li><a href="https://en.wikipedia.org/wiki/TURBOchannel" title="TURBOchannel">TURBOchannel</a></li>
<li><a href="https://en.wikipedia.org/wiki/Micro_Channel_architecture" title="Micro Channel architecture">MCA</a></li>
<li><a href="https://en.wikipedia.org/wiki/SBus" title="SBus">SBus</a></li>
<li><a href="https://en.wikipedia.org/wiki/VESA_Local_Bus" title="VESA Local Bus">VLB</a></li>
<li><a href="https://en.wikipedia.org/wiki/Conventional_PCI" title="Conventional PCI">PCI</a></li>
<li><a href="https://en.wikipedia.org/wiki/PCI_eXtensions_for_Instrumentation" title="PCI eXtensions for Instrumentation">PXI</a></li>
<li><a href="https://en.wikipedia.org/wiki/GSC_bus" title="GSC bus">HP GSC bus</a></li>
<li><a href="https://en.wikipedia.org/wiki/CoreConnect" title="CoreConnect">CoreConnect</a></li>
<li><a href="https://en.wikipedia.org/wiki/InfiniBand" title="InfiniBand">InfiniBand</a></li>
<li><a href="https://en.wikipedia.org/wiki/Ultra_Port_Architecture" title="Ultra Port Architecture">UPA</a></li>
<li><a href="https://en.wikipedia.org/wiki/PCI-X" title="PCI-X">PCI Extended (PCI-X)</a></li>
<li><a href="https://en.wikipedia.org/wiki/Accelerated_Graphics_Port" title="Accelerated Graphics Port">AGP</a></li>
<li><a href="https://en.wikipedia.org/wiki/PCI_Express" title="PCI Express">PCI Express (PCIe)</a></li>
<li><a href="https://en.wikipedia.org/wiki/Direct_Media_Interface" title="Direct Media Interface">Direct Media Interface (DMI)</a></li>
<li><a href="https://en.wikipedia.org/wiki/RapidIO" title="RapidIO">RapidIO</a></li>
<li><a href="https://en.wikipedia.org/wiki/Intel_QuickPath_Interconnect" title="Intel QuickPath Interconnect">Intel QuickPath Interconnect</a></li>
<li><a href="https://en.wikipedia.org/wiki/HyperTransport" title="HyperTransport">HyperTransport</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group">Storage</th>
<td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li><a href="https://en.wikipedia.org/wiki/ST-506" title="ST-506">ST-506</a></li>
<li><a href="https://en.wikipedia.org/wiki/Enhanced_Small_Disk_Interface" title="Enhanced Small Disk Interface">ESDI</a></li>
<li><a href="https://en.wikipedia.org/wiki/Storage_Module_Device" title="Storage Module Device">SMD</a></li>
<li><a href="https://en.wikipedia.org/wiki/Parallel_ATA" title="Parallel ATA">Parallel ATA (PATA)</a></li>
<li><a href="https://en.wikipedia.org/wiki/Serial_Storage_Architecture" title="Serial Storage Architecture">SSA</a></li>
<li><a href="https://en.wikipedia.org/wiki/Digital_Storage_Systems_Interconnect" title="Digital Storage Systems Interconnect">DSSI</a></li>
<li><a href="https://en.wikipedia.org/wiki/HIPPI" title="HIPPI">HIPPI</a></li>
<li><a href="https://en.wikipedia.org/wiki/Serial_ATA" title="Serial ATA">Serial ATA (SATA)</a></li>
<li><a href="https://en.wikipedia.org/wiki/Serial_ATA#eSATA" title="Serial ATA">eSATA</a></li>
<li><a href="https://en.wikipedia.org/wiki/ESATAp" title="ESATAp">eSATAp</a></li>
<li><a href="https://en.wikipedia.org/wiki/Serial_ATA#mSATA" title="Serial ATA">mSATA</a></li>
<li><a href="https://en.wikipedia.org/wiki/SCSI" title="SCSI">SCSI</a></li>
<li><a href="https://en.wikipedia.org/wiki/Parallel_SCSI" title="Parallel SCSI">Parallel SCSI</a></li>
<li><a href="https://en.wikipedia.org/wiki/Serial_attached_SCSI" title="Serial attached SCSI" class="mw-redirect">SAS</a></li>
<li><a href="https://en.wikipedia.org/wiki/Fibre_Channel" title="Fibre Channel">Fibre Channel</a></li>
<li><a href="https://en.wikipedia.org/wiki/SATA_Express" title="SATA Express">SATA Express</a></li>
<li><a href="https://en.wikipedia.org/wiki/M.2" title="M.2">M.2</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group">Peripheral</th>
<td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li><a href="https://en.wikipedia.org/wiki/Apple_Desktop_Bus" title="Apple Desktop Bus">Apple Desktop Bus</a></li>
<li><a href="https://en.wikipedia.org/wiki/HIL_bus" title="HIL bus">HIL</a></li>
<li><a href="https://en.wikipedia.org/wiki/MIDI" title="MIDI">MIDI</a></li>
<li><a href="https://en.wikipedia.org/wiki/Multibus" title="Multibus">Multibus</a></li>
<li><a href="https://en.wikipedia.org/wiki/RS-232" title="RS-232">RS-232</a></li>
<li><a href="https://en.wikipedia.org/wiki/RS-422" title="RS-422">RS-422</a></li>
<li><a href="https://en.wikipedia.org/wiki/RS-423" title="RS-423">RS-423</a></li>
<li><a href="https://en.wikipedia.org/wiki/RS-485" title="RS-485">RS-485</a></li>
<li><a href="https://en.wikipedia.org/wiki/DMX512#DMX512-A" title="DMX512">DMX512-A</a></li>
<li><a href="https://en.wikipedia.org/wiki/IEEE-488" title="IEEE-488">IEEE-488 (GPIB)</a></li>
<li><a href="https://en.wikipedia.org/wiki/IEEE_1284" title="IEEE 1284">IEEE-1284 (parallel port)</a></li>
<li><a href="https://en.wikipedia.org/wiki/UNI/O" title="UNI/O">UNI/O</a></li>
<li><a href="https://en.wikipedia.org/wiki/ACCESS.bus" title="ACCESS.bus">ACCESS.bus</a></li>
<li><a href="https://en.wikipedia.org/wiki/1-Wire" title="1-Wire">1-Wire</a></li>
<li><a href="https://en.wikipedia.org/wiki/IEC_61030" title="IEC 61030">D²B</a></li>
<li><a href="https://en.wikipedia.org/wiki/I²C" title="I²C">I²C</a></li>
<li><strong class="selflink">SPI</strong></li>
<li><a href="https://en.wikipedia.org/wiki/Parallel_SCSI" title="Parallel SCSI">Parallel SCSI</a></li>
<li><a href="https://en.wikipedia.org/wiki/Profibus" title="Profibus">Profibus</a></li>
<li><a href="https://en.wikipedia.org/wiki/USB" title="USB">USB</a></li>
<li><a href="https://en.wikipedia.org/wiki/IEEE_1394" title="IEEE 1394">IEEE 1394 (FireWire)</a></li>
<li><a href="https://en.wikipedia.org/wiki/Camera_Link" title="Camera Link">Camera Link</a></li>
<li><a href="https://en.wikipedia.org/wiki/PCI_Express#PCI_Express_External_Cabling" title="PCI Express">External PCIe</a></li>
<li><a href="https://en.wikipedia.org/wiki/Thunderbolt_(interface)" title="Thunderbolt (interface)">Thunderbolt</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group">Audio</th>
<td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li><a href="https://en.wikipedia.org/wiki/ADAT_Lightpipe" title="ADAT Lightpipe">ADAT Lightpipe</a></li>
<li><a href="https://en.wikipedia.org/wiki/AES3" title="AES3">AES3</a></li>
<li><a href="https://en.wikipedia.org/wiki/Intel_High_Definition_Audio" title="Intel High Definition Audio">Intel HD Audio</a></li>
<li><a href="https://en.wikipedia.org/wiki/I²S" title="I²S">I²S</a></li>
<li><a href="https://en.wikipedia.org/wiki/MADI" title="MADI">MADI</a></li>
<li><a href="https://en.wikipedia.org/wiki/McASP" title="McASP">McASP</a></li>
<li><a href="https://en.wikipedia.org/wiki/S/PDIF" title="S/PDIF">S/PDIF</a></li>
<li><a href="https://en.wikipedia.org/wiki/TOSLINK" title="TOSLINK">TOSLINK</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group">Portable</th>
<td class="navbox-list navbox-even hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li><a href="https://en.wikipedia.org/wiki/PC_Card" title="PC Card">PC Card</a></li>
<li><a href="https://en.wikipedia.org/wiki/ExpressCard" title="ExpressCard">ExpressCard</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<th scope="row" class="navbox-group">Embedded</th>
<td class="navbox-list navbox-odd hlist" style="text-align:left;border-left-width:2px;border-left-style:solid;width:100%;padding:0px">
<div style="padding:0em 0.25em">
<ul>
<li><a href="https://en.wikipedia.org/wiki/Multidrop_bus" title="Multidrop bus">Multidrop bus</a></li>
<li><a href="https://en.wikipedia.org/wiki/Advanced_Microcontroller_Bus_Architecture" title="Advanced Microcontroller Bus Architecture">AMBA</a></li>
<li><a href="https://en.wikipedia.org/wiki/Wishbone_(computer_bus)" title="Wishbone (computer bus)">Wishbone</a></li>
</ul>
</div>
</td>
</tr>
<tr style="height:2px">
<td colspan="2"></td>
</tr>
<tr>
<td class="navbox-abovebelow" colspan="2">
<div><small>Interfaces are listed by their speed in the (roughly) ascending order, so the interface at the end of each section should be the fastest.</small><br />
<img alt="Category" src="http://upload.wikimedia.org/wikipedia/en/thumb/4/48/Folder_Hexagonal_Icon.svg/16px-Folder_Hexagonal_Icon.svg.png" title="Category" width="16" height="14" srcset="//upload.wikimedia.org/wikipedia/en/thumb/4/48/Folder_Hexagonal_Icon.svg/24px-Folder_Hexagonal_Icon.svg.png 1.5x, //upload.wikimedia.org/wikipedia/en/thumb/4/48/Folder_Hexagonal_Icon.svg/32px-Folder_Hexagonal_Icon.svg.png 2x" data-file-width="36" data-file-height="31" /> <a href="https://en.wikipedia.org/wiki/Category:Computer_buses" title="Category:Computer buses">Category</a></div>
</td>
</tr>
</table>
</td>
</tr>
</table>


<!-- 
NewPP limit report
Parsed by mw1218
Cached time: 20160513101524
Cache expiry: 2592000
Dynamic content: false
CPU time usage: 0.251 seconds
Real time usage: 0.317 seconds
Preprocessor visited node count: 1057/1000000
Preprocessor generated node count: 0/1500000
Post‐expand include size: 29128/2097152 bytes
Template argument size: 852/2097152 bytes
Highest expansion depth: 11/40
Expensive parser function count: 1/500
Lua time usage: 0.078/10.000 seconds
Lua memory usage: 2.88 MB/50 MB
Number of Wikibase entities loaded: 1-->

<!-- 
Transclusion expansion time report (%,ms,calls,template)
100.00%  218.606      1 - -total
 34.82%   76.109      1 - Template:Citation_needed
 31.58%   69.043      1 - Template:Reflist
 24.13%   52.746      1 - Template:Fix
 22.06%   48.232      4 - Template:Cite_web
 14.92%   32.606      2 - Template:Category_handler
 12.22%   26.722      1 - Template:Commons_category
 11.80%   25.789      1 - Template:Computer_bus
 10.47%   22.895      1 - Template:Navbox
  7.52%   16.435      1 - Template:Delink
-->

<!-- Saved in parser cache with key enwiki:pcache:idhash:340476-0!*!0!!en!4!* and timestamp 20160513101523 and revision id 720036558
 -->
<noscript><img src="http://en.wikipedia.org/wiki/Special:CentralAutoLogin/start?type=1x1" alt="" title="" width="1" height="1" style="border: none; position: absolute;" /></noscript></div>					<div class="printfooter">
						Retrieved from "<a dir="ltr" href="https://en.wikipedia.org/w/index.php?title=Serial_Peripheral_Interface_Bus&amp;oldid=720036558">https://en.wikipedia.org/w/index.php?title=Serial_Peripheral_Interface_Bus&amp;oldid=720036558</a>"					</div>
				<div id="catlinks" class="catlinks" data-mw="interface"><div id="mw-normal-catlinks" class="mw-normal-catlinks"><a href="https://en.wikipedia.org/wiki/Help:Category" title="Help:Category">Categories</a>: <ul><li><a href="https://en.wikipedia.org/wiki/Category:Computer_buses" title="Category:Computer buses">Computer buses</a></li><li><a href="https://en.wikipedia.org/wiki/Category:Serial_buses" title="Category:Serial buses">Serial buses</a></li></ul></div><div id="mw-hidden-catlinks" class="mw-hidden-catlinks mw-hidden-cats-hidden">Hidden categories: <ul><li><a href="https://en.wikipedia.org/wiki/Category:All_articles_with_unsourced_statements" title="Category:All articles with unsourced statements">All articles with unsourced statements</a></li><li><a href="https://en.wikipedia.org/wiki/Category:Articles_with_unsourced_statements_from_July_2010" title="Category:Articles with unsourced statements from July 2010">Articles with unsourced statements from July 2010</a></li><li><a href="https://en.wikipedia.org/wiki/Category:Commons_category_with_local_link_same_as_on_Wikidata" title="Category:Commons category with local link same as on Wikidata">Commons category with local link same as on Wikidata</a></li></ul></div></div>				<div class="visualClear"></div>
							</div>
		</div>
		<div id="mw-navigation">
			<h2>Navigation menu</h2>

			<div id="mw-head">
									<div id="p-personal" role="navigation" class="" aria-labelledby="p-personal-label">
						<h3 id="p-personal-label">Personal tools</h3>
						<ul>
							<li id="pt-anonuserpage">Not logged in</li><li id="pt-anontalk"><a href="https://en.wikipedia.org/wiki/Special:MyTalk" title="Discussion about edits from this IP address [n]" accesskey="n">Talk</a></li><li id="pt-anoncontribs"><a href="https://en.wikipedia.org/wiki/Special:MyContributions" title="A list of edits made from this IP address [y]" accesskey="y">Contributions</a></li><li id="pt-createaccount"><a href="https://en.wikipedia.org/w/index.php?title=Special:UserLogin&amp;returnto=Serial+Peripheral+Interface+Bus&amp;type=signup" title="You are encouraged to create an account and log in; however, it is not mandatory">Create account</a></li><li id="pt-login"><a href="https://en.wikipedia.org/w/index.php?title=Special:UserLogin&amp;returnto=Serial+Peripheral+Interface+Bus" title="You're encouraged to log in; however, it's not mandatory. [o]" accesskey="o">Log in</a></li>						</ul>
					</div>
									<div id="left-navigation">
										<div id="p-namespaces" role="navigation" class="vectorTabs" aria-labelledby="p-namespaces-label">
						<h3 id="p-namespaces-label">Namespaces</h3>
						<ul>
															<li  id="ca-nstab-main" class="selected"><span><a href="https://en.wikipedia.org/wiki/Serial_Peripheral_Interface_Bus"  title="View the content page [c]" accesskey="c">Article</a></span></li>
															<li  id="ca-talk"><span><a href="https://en.wikipedia.org/wiki/Talk:Serial_Peripheral_Interface_Bus"  title="Discussion about the content page [t]" accesskey="t" rel="discussion">Talk</a></span></li>
													</ul>
					</div>
										<div id="p-variants" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-variants-label">
												<h3 id="p-variants-label">
							<span>Variants</span><a href="#"></a>
						</h3>

						<div class="menu">
							<ul>
															</ul>
						</div>
					</div>
									</div>
				<div id="right-navigation">
										<div id="p-views" role="navigation" class="vectorTabs" aria-labelledby="p-views-label">
						<h3 id="p-views-label">Views</h3>
						<ul>
															<li id="ca-view" class="selected"><span><a href="https://en.wikipedia.org/wiki/Serial_Peripheral_Interface_Bus" >Read</a></span></li>
															<li id="ca-edit"><span><a href="https://en.wikipedia.org/w/index.php?title=Serial_Peripheral_Interface_Bus&amp;action=edit"  title="Edit this page [e]" accesskey="e">Edit</a></span></li>
															<li id="ca-history" class="collapsible"><span><a href="https://en.wikipedia.org/w/index.php?title=Serial_Peripheral_Interface_Bus&amp;action=history"  title="Past revisions of this page [h]" accesskey="h">View history</a></span></li>
													</ul>
					</div>
										<div id="p-cactions" role="navigation" class="vectorMenu emptyPortlet" aria-labelledby="p-cactions-label">
						<h3 id="p-cactions-label"><span>More</span><a href="#"></a></h3>

						<div class="menu">
							<ul>
															</ul>
						</div>
					</div>
										<div id="p-search" role="search">
						<h3>
							<label for="searchInput">Search</label>
						</h3>

						<form action="https://en.wikipedia.org/w/index.php" id="searchform">
							<div id="simpleSearch">
							<input type="search" name="search" placeholder="Search" title="Search Wikipedia [f]" accesskey="f" id="searchInput"/><input type="hidden" value="Special:Search" name="title"/><input type="submit" name="fulltext" value="Search" title="Search Wikipedia for this text" id="mw-searchButton" class="searchButton mw-fallbackSearchButton"/><input type="submit" name="go" value="Go" title="Go to a page with this exact name if it exists" id="searchButton" class="searchButton"/>							</div>
						</form>
					</div>
									</div>
			</div>
			<div id="mw-panel">
				<div id="p-logo" role="banner"><a class="mw-wiki-logo" href="https://en.wikipedia.org/wiki/Main_Page"  title="Visit the main page"></a></div>
						<div class="portal" role="navigation" id='p-navigation' aria-labelledby='p-navigation-label'>
			<h3 id='p-navigation-label'>Navigation</h3>

			<div class="body">
									<ul>
						<li id="n-mainpage-description"><a href="https://en.wikipedia.org/wiki/Main_Page" title="Visit the main page [z]" accesskey="z">Main page</a></li><li id="n-contents"><a href="https://en.wikipedia.org/wiki/Portal:Contents" title="Guides to browsing Wikipedia">Contents</a></li><li id="n-featuredcontent"><a href="https://en.wikipedia.org/wiki/Portal:Featured_content" title="Featured content – the best of Wikipedia">Featured content</a></li><li id="n-currentevents"><a href="https://en.wikipedia.org/wiki/Portal:Current_events" title="Find background information on current events">Current events</a></li><li id="n-randompage"><a href="https://en.wikipedia.org/wiki/Special:Random" title="Load a random article [x]" accesskey="x">Random article</a></li><li id="n-sitesupport"><a href="https://donate.wikimedia.org/wiki/Special:FundraiserRedirector?utm_source=donate&amp;utm_medium=sidebar&amp;utm_campaign=C13_en.wikipedia.org&amp;uselang=en" title="Support us">Donate to Wikipedia</a></li><li id="n-shoplink"><a href="http://shop.wikimedia.org/" title="Visit the Wikipedia store">Wikipedia store</a></li>					</ul>
							</div>
		</div>
			<div class="portal" role="navigation" id='p-interaction' aria-labelledby='p-interaction-label'>
			<h3 id='p-interaction-label'>Interaction</h3>

			<div class="body">
									<ul>
						<li id="n-help"><a href="https://en.wikipedia.org/wiki/Help:Contents" title="Guidance on how to use and edit Wikipedia">Help</a></li><li id="n-aboutsite"><a href="https://en.wikipedia.org/wiki/Wikipedia:About" title="Find out about Wikipedia">About Wikipedia</a></li><li id="n-portal"><a href="https://en.wikipedia.org/wiki/Wikipedia:Community_portal" title="About the project, what you can do, where to find things">Community portal</a></li><li id="n-recentchanges"><a href="https://en.wikipedia.org/wiki/Special:RecentChanges" title="A list of recent changes in the wiki [r]" accesskey="r">Recent changes</a></li><li id="n-contactpage"><a href="http://en.wikipedia.org/wiki/Wikipedia:Contact_us" title="How to contact Wikipedia">Contact page</a></li>					</ul>
							</div>
		</div>
			<div class="portal" role="navigation" id='p-tb' aria-labelledby='p-tb-label'>
			<h3 id='p-tb-label'>Tools</h3>

			<div class="body">
									<ul>
						<li id="t-whatlinkshere"><a href="https://en.wikipedia.org/wiki/Special:WhatLinksHere/Serial_Peripheral_Interface_Bus" title="List of all English Wikipedia pages containing links to this page [j]" accesskey="j">What links here</a></li><li id="t-recentchangeslinked"><a href="https://en.wikipedia.org/wiki/Special:RecentChangesLinked/Serial_Peripheral_Interface_Bus" title="Recent changes in pages linked from this page [k]" accesskey="k">Related changes</a></li><li id="t-upload"><a href="https://en.wikipedia.org/wiki/Wikipedia:File_Upload_Wizard" title="Upload files [u]" accesskey="u">Upload file</a></li><li id="t-specialpages"><a href="https://en.wikipedia.org/wiki/Special:SpecialPages" title="A list of all special pages [q]" accesskey="q">Special pages</a></li><li id="t-permalink"><a href="https://en.wikipedia.org/w/index.php?title=Serial_Peripheral_Interface_Bus&amp;oldid=720036558" title="Permanent link to this revision of the page">Permanent link</a></li><li id="t-info"><a href="https://en.wikipedia.org/w/index.php?title=Serial_Peripheral_Interface_Bus&amp;action=info" title="More information about this page">Page information</a></li><li id="t-wikibase"><a href="https://www.wikidata.org/wiki/Q849492" title="Link to connected data repository item [g]" accesskey="g">Wikidata item</a></li><li id="t-cite"><a href="https://en.wikipedia.org/w/index.php?title=Special:CiteThisPage&amp;page=Serial_Peripheral_Interface_Bus&amp;id=720036558" title="Information on how to cite this page">Cite this page</a></li>					</ul>
							</div>
		</div>
			<div class="portal" role="navigation" id='p-coll-print_export' aria-labelledby='p-coll-print_export-label'>
			<h3 id='p-coll-print_export-label'>Print/export</h3>

			<div class="body">
									<ul>
						<li id="coll-create_a_book"><a href="https://en.wikipedia.org/w/index.php?title=Special:Book&amp;bookcmd=book_creator&amp;referer=Serial+Peripheral+Interface+Bus">Create a book</a></li><li id="coll-download-as-rdf2latex"><a href="https://en.wikipedia.org/w/index.php?title=Special:Book&amp;bookcmd=render_article&amp;arttitle=Serial+Peripheral+Interface+Bus&amp;returnto=Serial+Peripheral+Interface+Bus&amp;oldid=720036558&amp;writer=rdf2latex">Download as PDF</a></li><li id="t-print"><a href="https://en.wikipedia.org/w/index.php?title=Serial_Peripheral_Interface_Bus&amp;printable=yes" title="Printable version of this page [p]" accesskey="p">Printable version</a></li>					</ul>
							</div>
		</div>
			<div class="portal" role="navigation" id='p-wikibase-otherprojects' aria-labelledby='p-wikibase-otherprojects-label'>
			<h3 id='p-wikibase-otherprojects-label'>In other projects</h3>

			<div class="body">
									<ul>
						<li class="wb-otherproject-link wb-otherproject-commons"><a href="https://commons.wikimedia.org/wiki/Category:Serial_Peripheral_Interface" hreflang="en">Wikimedia Commons</a></li>					</ul>
							</div>
		</div>
			<div class="portal" role="navigation" id='p-lang' aria-labelledby='p-lang-label'>
			<h3 id='p-lang-label'>Languages</h3>

			<div class="body">
									<ul>
						<li class="interlanguage-link interwiki-ca"><a href="http://ca.wikipedia.org/wiki/Serial_Peripheral_Interface" title="Serial Peripheral Interface – Catalan" lang="ca" hreflang="ca">Català</a></li><li class="interlanguage-link interwiki-cs"><a href="http://cs.wikipedia.org/wiki/Serial_Peripheral_Interface" title="Serial Peripheral Interface – Czech" lang="cs" hreflang="cs">Čeština</a></li><li class="interlanguage-link interwiki-da"><a href="http://da.wikipedia.org/wiki/Serial_Peripheral_Interface-bus" title="Serial Peripheral Interface-bus – Danish" lang="da" hreflang="da">Dansk</a></li><li class="interlanguage-link interwiki-de"><a href="http://de.wikipedia.org/wiki/Serial_Peripheral_Interface" title="Serial Peripheral Interface – German" lang="de" hreflang="de">Deutsch</a></li><li class="interlanguage-link interwiki-es"><a href="http://es.wikipedia.org/wiki/Serial_Peripheral_Interface" title="Serial Peripheral Interface – Spanish" lang="es" hreflang="es">Español</a></li><li class="interlanguage-link interwiki-fa"><a href="http://fa.wikipedia.org/wiki/گذرگاه_ارتباط_جانبی_سریال" title="گذرگاه ارتباط جانبی سریال – Persian" lang="fa" hreflang="fa">فارسی</a></li><li class="interlanguage-link interwiki-fr"><a href="http://fr.wikipedia.org/wiki/Serial_Peripheral_Interface" title="Serial Peripheral Interface – French" lang="fr" hreflang="fr">Français</a></li><li class="interlanguage-link interwiki-ko"><a href="http://ko.wikipedia.org/wiki/직렬_주변기기_인터페이스_버스" title="직렬 주변기기 인터페이스 버스 – Korean" lang="ko" hreflang="ko">한국어</a></li><li class="interlanguage-link interwiki-it"><a href="http://it.wikipedia.org/wiki/Serial_Peripheral_Interface" title="Serial Peripheral Interface – Italian" lang="it" hreflang="it">Italiano</a></li><li class="interlanguage-link interwiki-nl"><a href="http://nl.wikipedia.org/wiki/Serial_Peripheral_Interface" title="Serial Peripheral Interface – Dutch" lang="nl" hreflang="nl">Nederlands</a></li><li class="interlanguage-link interwiki-ja"><a href="http://ja.wikipedia.org/wiki/シリアル・ペリフェラル・インタフェース" title="シリアル・ペリフェラル・インタフェース – Japanese" lang="ja" hreflang="ja">日本語</a></li><li class="interlanguage-link interwiki-no"><a href="http://no.wikipedia.org/wiki/SPI" title="SPI – Norwegian" lang="no" hreflang="no">Norsk bokmål</a></li><li class="interlanguage-link interwiki-pl"><a href="http://pl.wikipedia.org/wiki/Serial_Peripheral_Interface" title="Serial Peripheral Interface – Polish" lang="pl" hreflang="pl">Polski</a></li><li class="interlanguage-link interwiki-pt"><a href="http://pt.wikipedia.org/wiki/Serial_Peripheral_Interface" title="Serial Peripheral Interface – Portuguese" lang="pt" hreflang="pt">Português</a></li><li class="interlanguage-link interwiki-ro"><a href="http://ro.wikipedia.org/wiki/Interfața_serială_SPI" title="Interfața serială SPI – Romanian" lang="ro" hreflang="ro">Română</a></li><li class="interlanguage-link interwiki-ru"><a href="http://ru.wikipedia.org/wiki/Serial_Peripheral_Interface" title="Serial Peripheral Interface – Russian" lang="ru" hreflang="ru">Русский</a></li><li class="interlanguage-link interwiki-sl"><a href="http://sl.wikipedia.org/wiki/SPI" title="SPI – Slovenian" lang="sl" hreflang="sl">Slovenščina</a></li><li class="interlanguage-link interwiki-sv"><a href="http://sv.wikipedia.org/wiki/Serial_Peripheral_Interface" title="Serial Peripheral Interface – Swedish" lang="sv" hreflang="sv">Svenska</a></li><li class="interlanguage-link interwiki-tr"><a href="http://tr.wikipedia.org/wiki/Serial_Peripheral_Interface" title="Serial Peripheral Interface – Turkish" lang="tr" hreflang="tr">Türkçe</a></li><li class="interlanguage-link interwiki-uk"><a href="http://uk.wikipedia.org/wiki/Serial_Peripheral_Interface" title="Serial Peripheral Interface – Ukrainian" lang="uk" hreflang="uk">Українська</a></li><li class="interlanguage-link interwiki-vi"><a href="http://vi.wikipedia.org/wiki/Serial_Peripheral_Interface" title="Serial Peripheral Interface – Vietnamese" lang="vi" hreflang="vi">Tiếng Việt</a></li><li class="interlanguage-link interwiki-zh"><a href="http://zh.wikipedia.org/wiki/序列周邊介面" title="序列周邊介面 – Chinese" lang="zh" hreflang="zh">中文</a></li><li class="uls-p-lang-dummy"><a href="#"></a></li>					</ul>
				<div class='after-portlet after-portlet-lang'><span class="wb-langlinks-edit wb-langlinks-link"><a href="https://www.wikidata.org/wiki/Q849492#sitelinks-wikipedia" title="Edit interlanguage links" class="wbc-editpage">Edit links</a></span></div>			</div>
		</div>
				</div>
		</div>
		<div id="footer" role="contentinfo">
							<ul id="footer-info">
											<li id="footer-info-lastmod"> This page was last modified on 13 May 2016, at 09:19.</li>
											<li id="footer-info-copyright">Text is available under the <a rel="license" href="http://en.wikipedia.org/wiki/Wikipedia:Text_of_Creative_Commons_Attribution-ShareAlike_3.0_Unported_License">Creative Commons Attribution-ShareAlike License</a><a rel="license" href="http://creativecommons.org/licenses/by-sa/3.0/" style="display:none;"></a>;
additional terms may apply.  By using this site, you agree to the <a href="http://wikimediafoundation.org/wiki/Terms_of_Use">Terms of Use</a> and <a href="http://wikimediafoundation.org/wiki/Privacy_policy">Privacy Policy</a>. Wikipedia® is a registered trademark of the <a href="http://www.wikimediafoundation.org/">Wikimedia Foundation, Inc.</a>, a non-profit organization.</li>
									</ul>
							<ul id="footer-places">
											<li id="footer-places-privacy"><a href="http://wikimediafoundation.org/wiki/Privacy_policy" title="wmf:Privacy policy">Privacy policy</a></li>
											<li id="footer-places-about"><a href="https://en.wikipedia.org/wiki/Wikipedia:About" title="Wikipedia:About">About Wikipedia</a></li>
											<li id="footer-places-disclaimer"><a href="https://en.wikipedia.org/wiki/Wikipedia:General_disclaimer" title="Wikipedia:General disclaimer">Disclaimers</a></li>
											<li id="footer-places-contact"><a href="http://en.wikipedia.org/wiki/Wikipedia:Contact_us">Contact Wikipedia</a></li>
											<li id="footer-places-developers"><a href="https://www.mediawiki.org/wiki/Special:MyLanguage/How_to_contribute">Developers</a></li>
											<li id="footer-places-cookiestatement"><a href="http://wikimediafoundation.org/wiki/Cookie_statement">Cookie statement</a></li>
											<li id="footer-places-mobileview"><a href="http://en.m.wikipedia.org/w/index.php?title=Serial_Peripheral_Interface_Bus&amp;mobileaction=toggle_view_mobile" class="noprint stopMobileRedirectToggle">Mobile view</a></li>
									</ul>
										<ul id="footer-icons" class="noprint">
											<li id="footer-copyrightico">
							<a href="https://wikimediafoundation.org/"><img src="https://en.wikipedia.org/static/images/wikimedia-button.png" srcset="/static/images/wikimedia-button-1.5x.png 1.5x, /static/images/wikimedia-button-2x.png 2x" width="88" height="31" alt="Wikimedia Foundation"/></a>						</li>
											<li id="footer-poweredbyico">
							<a href="http://www.mediawiki.org/"><img src="https://en.wikipedia.org/w/resources/assets/poweredby_mediawiki_88x31.png" alt="Powered by MediaWiki" srcset="/w/resources/assets/poweredby_mediawiki_132x47.png 1.5x, /w/resources/assets/poweredby_mediawiki_176x62.png 2x" width="88" height="31"/></a>						</li>
									</ul>
						<div style="clear:both"></div>
		</div>
		<script>(window.RLQ=window.RLQ||[]).push(function(){mw.loader.state({"ext.globalCssJs.site":"ready","ext.globalCssJs.user":"ready","user":"ready","user.groups":"ready"});mw.loader.load(["ext.cite.a11y","mediawiki.toc","mediawiki.action.view.postEdit","site","mediawiki.user","mediawiki.hidpi","mediawiki.page.ready","mediawiki.searchSuggest","ext.eventLogging.subscriber","ext.gadget.teahouse","ext.gadget.ReferenceTooltips","ext.gadget.DRN-wizard","ext.gadget.charinsert","ext.gadget.refToolbar","ext.gadget.switcher","ext.gadget.featured-articles-links","mmv.bootstrap.autostart","ext.visualEditor.targetLoader","ext.wikimediaEvents","ext.navigationTiming","schema.UniversalLanguageSelector","ext.uls.eventlogger","ext.uls.interlanguage"]);});</script><script>(window.RLQ=window.RLQ||[]).push(function(){mw.config.set({"wgBackendResponseTime":86,"wgHostname":"mw1216"});});</script>
	</body>

<!-- Mirrored from en.wikipedia.org/wiki/Serial_Peripheral_Interface by HTTrack Website Copier/3.x [XR&CO'2014], Fri, 13 May 2016 12:16:16 GMT -->
</html>
