<profile>

<section name = "Vitis HLS Report for 'max_pooling'" level="0">
<item name = "Date">Tue Jan 28 19:05:56 2025
</item>
<item name = "Version">2023.2 (Build 4023990 on Oct 11 2023)</item>
<item name = "Project">CNN_Optimal</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z010-clg400-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 6.636 ns, 2.70 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">787, 787, 7.870 us, 7.870 us, 787, 787, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- pool_for_rows_pool_for_cols">785, 785, 6, 4, 1, 196, yes</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 261, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, -, -, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 97, -</column>
<column name="Register">-, -, 142, -, -</column>
<specialColumn name="Available">120, 80, 35200, 17600, 0</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln13_fu_75_p2">+, 0, 0, 15, 8, 1</column>
<column name="ap_block_pp0_stage0_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage2_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_pp0_stage3_11001">and, 0, 0, 2, 1, 1</column>
<column name="ap_block_state2_pp0_stage1_iter0">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln13_fu_69_p2">icmp, 0, 0, 15, 8, 7</column>
<column name="icmp_ln27_1_fu_105_p2">icmp, 0, 0, 31, 24, 24</column>
<column name="icmp_ln27_2_fu_117_p2">icmp, 0, 0, 31, 24, 24</column>
<column name="icmp_ln27_3_fu_131_p2">icmp, 0, 0, 31, 24, 24</column>
<column name="icmp_ln27_fu_89_p2">icmp, 0, 0, 31, 24, 1</column>
<column name="ap_block_pp0_stage1_01001">or, 0, 0, 2, 1, 1</column>
<column name="pool_to_flat_streams_0_din">select, 0, 0, 24, 1, 24</column>
<column name="select_ln27_1_fu_110_p3">select, 0, 0, 24, 1, 24</column>
<column name="select_ln27_2_fu_123_p3">select, 0, 0, 24, 1, 24</column>
<column name="select_ln27_fu_95_p3">select, 0, 0, 23, 1, 23</column>
<column name="ap_enable_pp0">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">25, 5, 1, 5</column>
<column name="ap_done_int">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter0_reg">9, 2, 1, 2</column>
<column name="ap_enable_reg_pp0_iter1">9, 2, 1, 2</column>
<column name="ap_sig_allocacmp_indvar_flatten_load">9, 2, 8, 16</column>
<column name="conv_to_pool_streams_0_blk_n">9, 2, 1, 2</column>
<column name="indvar_flatten_fu_40">9, 2, 8, 16</column>
<column name="pool_to_flat_streams_0_blk_n">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln13_reg_155">8, 0, 8, 0</column>
<column name="ap_CS_fsm">4, 0, 4, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter0_reg">1, 0, 1, 0</column>
<column name="ap_enable_reg_pp0_iter1">1, 0, 1, 0</column>
<column name="icmp_ln13_reg_151">1, 0, 1, 0</column>
<column name="indvar_flatten_fu_40">8, 0, 8, 0</column>
<column name="reg_57">24, 0, 24, 0</column>
<column name="select_ln27_2_reg_176">24, 0, 24, 0</column>
<column name="select_ln27_reg_171">23, 0, 23, 0</column>
<column name="trunc_ln23_reg_160">23, 0, 23, 0</column>
<column name="value_1_reg_165">24, 0, 24, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, max_pooling, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, max_pooling, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, max_pooling, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, max_pooling, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, max_pooling, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, max_pooling, return value</column>
<column name="conv_to_pool_streams_0_dout">in, 24, ap_fifo, conv_to_pool_streams_0, pointer</column>
<column name="conv_to_pool_streams_0_num_data_valid">in, 11, ap_fifo, conv_to_pool_streams_0, pointer</column>
<column name="conv_to_pool_streams_0_fifo_cap">in, 11, ap_fifo, conv_to_pool_streams_0, pointer</column>
<column name="conv_to_pool_streams_0_empty_n">in, 1, ap_fifo, conv_to_pool_streams_0, pointer</column>
<column name="conv_to_pool_streams_0_read">out, 1, ap_fifo, conv_to_pool_streams_0, pointer</column>
<column name="pool_to_flat_streams_0_din">out, 24, ap_fifo, pool_to_flat_streams_0, pointer</column>
<column name="pool_to_flat_streams_0_num_data_valid">in, 9, ap_fifo, pool_to_flat_streams_0, pointer</column>
<column name="pool_to_flat_streams_0_fifo_cap">in, 9, ap_fifo, pool_to_flat_streams_0, pointer</column>
<column name="pool_to_flat_streams_0_full_n">in, 1, ap_fifo, pool_to_flat_streams_0, pointer</column>
<column name="pool_to_flat_streams_0_write">out, 1, ap_fifo, pool_to_flat_streams_0, pointer</column>
</table>
</item>
</section>
</profile>
