-- -------------------------------------------------------------
--
-- Generated Architecture Declaration for rtl of ent_t
--
-- Generated
--  by:  wig
--  on:  Tue Sep 27 05:17:18 2005
--  cmd: /cygdrive/h/work/eclipse/MIX/mix_0.pl -nodelta ../../highlow.xls
--
-- !!! Do not edit this file! Autogenerated by MIX !!!
-- $Author: wig $
-- $Id: ent_t-rtl-a.vhd,v 1.6 2005/10/25 13:31:24 wig Exp $
-- $Date: 2005/10/25 13:31:24 $
-- $Log: ent_t-rtl-a.vhd,v $
-- Revision 1.6  2005/10/25 13:31:24  wig
-- Testcase result update
--
--
-- Based on Mix Architecture Template built into RCSfile: MixWriter.pm,v 
-- Id: MixWriter.pm,v 1.58 2005/09/14 14:40:06 wig Exp 
--
-- Generator: mix_0.pl Revision: 1.37 , wilfried.gaensheimer@micronas.com
-- (C) 2003,2005 Micronas GmbH
--
-- --------------------------------------------------------------
library IEEE;
use IEEE.std_logic_1164.all;

-- No project specific VHDL libraries/arch


--
--
-- Start of Generated Architecture rtl of ent_t
--
architecture rtl of ent_t is 

	-- Generated Constant Declarations


	--
	-- Components
	--

	-- Generated Components
	component ent_a	-- 
		-- No Generated Generics

		port (
		-- Generated Port for Entity ent_a
			p_mix_partzero2_10_9_gi	: in	std_ulogic_vector(1 downto 0);
			p_mix_partzero2_11_11_go	: out	std_ulogic;
			p_mix_partzero2_15_12_gi	: in	std_ulogic_vector(3 downto 0);
			p_mix_partzero2_5_0_go	: out	std_ulogic_vector(5 downto 0);
			p_mix_partzero2_6_6_gi	: in	std_ulogic;
			p_mix_partzero2_8_7_go	: out	std_ulogic_vector(1 downto 0)
		-- End of Generated Port for Entity ent_a
		);
	end component;
	-- ---------

	component ent_b	-- 
		-- No Generated Generics

		-- No Generated Port

	end component;
	-- ---------



	--
	-- Nets
	--

		--
		-- Generated Signal List
		--
			constant partzero2_c : std_ulogic_vector(1 downto 0) := ( others => '1' ); 
			constant partzero2_1c : std_ulogic := '0';  -- __W_SINGLE_BIT_BUS
			constant partzero2_2c : std_ulogic_vector(3 downto 0) := ( others => '0' ); 
			signal	s_int_partzero2	: std_ulogic_vector(15 downto 0); -- __W_PORT_SIGNAL_MAP_REQ
		--
		-- End of Generated Signal List
		--




begin


	--
	-- Generated Concurrent Statements
	--

	-- Generated Signal Assignments
			partzero2(10 downto 9) <= partzero2_c;
			partzero2(6) <= partzero2_1c; -- __W_SINGLE_BIT_BUS -- __W_SINGLE_BIT_BUS
			partzero2(15 downto 12) <= partzero2_2c;
			partzero2 <= s_int_partzero2;  -- __I_O_BUS_PORT


	--
	-- Generated Instances
	--

	-- Generated Instances and Port Mappings
		-- Generated Instance Port Map for inst_a
		inst_a: ent_a
		port map (

			p_mix_partzero2_10_9_gi => s_int_partzero2(10 downto 9), -- map parts to high and low, 2map partzero to inst_aa, 2map partzero to inst_aa, 2, 2
			p_mix_partzero2_11_11_go => s_int_partzero2(11), -- map parts to high and low, 2map partzero to inst_aa, 2map partzero to inst_aa, 2, 2
			p_mix_partzero2_15_12_gi => s_int_partzero2(15 downto 12), -- map parts to high and low, 2map partzero to inst_aa, 2map partzero to inst_aa, 2, 2
			p_mix_partzero2_5_0_go => s_int_partzero2(5 downto 0), -- map parts to high and low, 2map partzero to inst_aa, 2map partzero to inst_aa, 2, 2
			p_mix_partzero2_6_6_gi => s_int_partzero2(6), -- map parts to high and low, 2map partzero to inst_aa, 2map partzero to inst_aa, 2, 2
			p_mix_partzero2_8_7_go => s_int_partzero2(8 downto 7) -- map parts to high and low, 2map partzero to inst_aa, 2map partzero to inst_aa, 2, 2
		);
		-- End of Generated Instance Port Map for inst_a

		-- Generated Instance Port Map for inst_b
		inst_b: ent_b

		;
		-- End of Generated Instance Port Map for inst_b



end rtl;


--
--!End of Architecture/s
-- --------------------------------------------------------------
