#-----------------------------------------------------------
# Vivado v2018.3.1_AR71948 (64-bit)
# SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
# IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
# Start of session at: Fri Aug 21 22:38:26 2020
# Process ID: 3732
# Current directory: /home/wei/casper/casper_mlib/tutorials_devel/zcu111
# Command line: vivado -jou /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/vivado.jou -log /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/vivado.log -mode batch -source /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/gogogo.tcl
# Log file: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/vivado.log
# Journal file: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/vivado.jou
#-----------------------------------------------------------
source /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/gogogo.tcl
# puts "Starting tcl script"
Starting tcl script
# create_project -f myproj /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj -part xczu28dr-ffvg1517-2-e
# set_property target_language VHDL [current_project]
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/top.v
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/gpio_simulink2ext
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/wb_register_ppc2simulink
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/rfdc_V0_4/ADC1_R2R_2048.xci
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip'.
import_files: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1483.688 ; gain = 86.746 ; free physical = 1222 ; free virtual = 27772
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/rfdc_V0_4/ADC2_R2R_2048.xci
import_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1489.688 ; gain = 6.000 ; free physical = 1216 ; free virtual = 27765
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/rfdc_V0_4/ADC4_R2R_2048.xci
import_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1495.688 ; gain = 6.000 ; free physical = 1210 ; free virtual = 27760
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/rfdc_V0_4/ADC8_R2R_2048.xci
import_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1500.688 ; gain = 5.000 ; free physical = 1205 ; free virtual = 27756
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/rfdc_V0_4/ADC1_R2R_4096.xci
import_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1506.688 ; gain = 6.000 ; free physical = 1195 ; free virtual = 27746
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/rfdc_V0_4/ADC2_R2R_4096.xci
import_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1512.688 ; gain = 6.000 ; free physical = 1189 ; free virtual = 27740
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/rfdc_V0_4/ADC4_R2R_4096.xci
import_files: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1517.688 ; gain = 5.000 ; free physical = 1183 ; free virtual = 27735
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/rfdc_V0_4/ADC8_R2R_4096.xci
import_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1523.688 ; gain = 6.000 ; free physical = 1175 ; free virtual = 27727
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/rfdc_V0_4/ADC8_R2R_MTS_2048.xci
import_files: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1529.688 ; gain = 6.000 ; free physical = 1169 ; free virtual = 27720
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/rfdc_V0_4/mts_sysref_sync.v
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/wb_register_simulink2ppc
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/infrastructure/zcu111_infrastructure.v
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/utils/cdc_synchroniser.vhd
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/sys_block
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/sysgen/hdl_netlist/rfdc_multi_eight_adcs_2048gsps_mts.srcs/sources_1/imports/sysgen
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/sysgen/hdl_netlist/rfdc_multi_eight_adcs_2048gsps_mts.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i0/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i0.xci
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/sysgen/hdl_netlist/rfdc_multi_eight_adcs_2048gsps_mts.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1.xci
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/sysgen/hdl_netlist/rfdc_multi_eight_adcs_2048gsps_mts.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2.xci
# import_files -force -fileset constrs_1 /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/user_const.xdc
# set_property top top [current_fileset]
# update_compile_order -fileset sources_1
# if {[llength [glob -nocomplain [get_property directory [current_project]]/myproj.srcs/sources_1/imports/*.coe]] > 0} {
# file copy -force {*}[glob [get_property directory [current_project]]/myproj.srcs/sources_1/imports/*.coe] [get_property directory [current_project]]/myproj.srcs/sources_1/ip/
# }
# upgrade_ip -quiet [get_ips *]
# set_property STEPS.SYNTH_DESIGN.ARGS.FLATTEN_HIERARCHY none [get_runs synth_1]
# source /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/infrastructure/zcu111.tcl
## namespace eval _tcl {
## proc get_script_folder {} {
##    set script_path [file normalize [info script]]
##    set script_folder [file dirname $script_path]
##    return $script_folder
## }
## }
## variable script_folder
## set script_folder [_tcl::get_script_folder]
## set scripts_vivado_version 2018.3
## set current_vivado_version [version -short]
## if { [string first $scripts_vivado_version $current_vivado_version] == -1 } {
##    puts ""
##    catch {common::send_msg_id "BD_TCL-109" "ERROR" "This script was generated using Vivado <$scripts_vivado_version> and is being run in <$current_vivado_version> of Vivado. Please run the script in Vivado <$scripts_vivado_version> then open the design in Vivado <$current_vivado_version>. Upgrade the design by running \"Tools => Report => Report IP Status...\", then run write_bd_tcl to create an updated script."}
## 
##    return 1
## }
## set list_projs [get_projects -quiet]
## if { $list_projs eq "" } {
##    create_project project_1 myproj -part xczu28dr-ffvg1517-2-e
## }
## variable design_name
## set design_name zcu111
## set errMsg ""
## set nRet 0
## set cur_design [current_bd_design -quiet]
## set list_cells [get_bd_cells -quiet]
## if { ${design_name} eq "" } {
##    # USE CASES:
##    #    1) Design_name not set
## 
##    set errMsg "Please set the variable <design_name> to a non-empty value."
##    set nRet 1
## 
## } elseif { ${cur_design} ne "" && ${list_cells} eq "" } {
##    # USE CASES:
##    #    2): Current design opened AND is empty AND names same.
##    #    3): Current design opened AND is empty AND names diff; design_name NOT in project.
##    #    4): Current design opened AND is empty AND names diff; design_name exists in project.
## 
##    if { $cur_design ne $design_name } {
##       common::send_msg_id "BD_TCL-001" "INFO" "Changing value of <design_name> from <$design_name> to <$cur_design> since current design is empty."
##       set design_name [get_property NAME $cur_design]
##    }
##    common::send_msg_id "BD_TCL-002" "INFO" "Constructing design in IPI design <$cur_design>..."
## 
## } elseif { ${cur_design} ne "" && $list_cells ne "" && $cur_design eq $design_name } {
##    # USE CASES:
##    #    5) Current design opened AND has components AND same names.
## 
##    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
##    set nRet 1
## } elseif { [get_files -quiet ${design_name}.bd] ne "" } {
##    # USE CASES: 
##    #    6) Current opened design, has components, but diff names, design_name exists in project.
##    #    7) No opened design, design_name exists in project.
## 
##    set errMsg "Design <$design_name> already exists in your project, please set the variable <design_name> to another value."
##    set nRet 2
## 
## } else {
##    # USE CASES:
##    #    8) No opened design, design_name not in project.
##    #    9) Current opened design, has components, but diff names, design_name not in project.
## 
##    common::send_msg_id "BD_TCL-003" "INFO" "Currently there is no design <$design_name> in project, so creating one..."
## 
##    create_bd_design $design_name
## 
##    common::send_msg_id "BD_TCL-004" "INFO" "Making design <$design_name> as current_bd_design."
##    current_bd_design $design_name
## 
## }
INFO: [BD_TCL-3] Currently there is no design <zcu111> in project, so creating one...
Wrote  : </home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/zcu111.bd> 
INFO: [BD_TCL-4] Making design <zcu111> as current_bd_design.
## common::send_msg_id "BD_TCL-005" "INFO" "Currently the variable <design_name> is equal to \"$design_name\"."
INFO: [BD_TCL-5] Currently the variable <design_name> is equal to "zcu111".
## if { $nRet != 0 } {
##    catch {common::send_msg_id "BD_TCL-114" "ERROR" $errMsg}
##    return $nRet
## }
## set bCheckIPsPassed 1
## set bCheckIPs 1
## if { $bCheckIPs == 1 } {
##    set list_check_ips "\ 
## xilinx.com:ip:axi_protocol_converter:2.1\
## xilinx.com:ip:proc_sys_reset:5.0\
## xilinx.com:ip:zynq_ultra_ps_e:3.2\
## "
## 
##    set list_ips_missing ""
##    common::send_msg_id "BD_TCL-006" "INFO" "Checking if the following IPs exist in the project's IP catalog: $list_check_ips ."
## 
##    foreach ip_vlnv $list_check_ips {
##       set ip_obj [get_ipdefs -all $ip_vlnv]
##       if { $ip_obj eq "" } {
##          lappend list_ips_missing $ip_vlnv
##       }
##    }
## 
##    if { $list_ips_missing ne "" } {
##       catch {common::send_msg_id "BD_TCL-115" "ERROR" "The following IPs are not found in the IP Catalog:\n  $list_ips_missing\n\nResolution: Please add the repository containing the IP(s) to the project." }
##       set bCheckIPsPassed 0
##    }
## 
## }
INFO: [BD_TCL-6] Checking if the following IPs exist in the project's IP catalog:  
xilinx.com:ip:axi_protocol_converter:2.1 xilinx.com:ip:proc_sys_reset:5.0 xilinx.com:ip:zynq_ultra_ps_e:3.2  .
## if { $bCheckIPsPassed != 1 } {
##   common::send_msg_id "BD_TCL-1003" "WARNING" "Will not continue with creation of design due to the error(s) above."
##   return 3
## }
## proc create_root_design { parentCell } {
## 
##   variable script_folder
##   variable design_name
## 
##   if { $parentCell eq "" } {
##      set parentCell [get_bd_cells /]
##   }
## 
##   # Get object for parentCell
##   set parentObj [get_bd_cells $parentCell]
##   if { $parentObj == "" } {
##      catch {common::send_msg_id "BD_TCL-100" "ERROR" "Unable to find parent cell <$parentCell>!"}
##      return
##   }
## 
##   # Make sure parentObj is hier blk
##   set parentType [get_property TYPE $parentObj]
##   if { $parentType ne "hier" } {
##      catch {common::send_msg_id "BD_TCL-101" "ERROR" "Parent <$parentObj> has TYPE = <$parentType>. Expected to be <hier>."}
##      return
##   }
## 
##   # Save current instance; Restore later
##   set oldCurInst [current_bd_instance .]
## 
##   # Set parent object as current
##   current_bd_instance $parentObj
## 
## 
##   # Create interface ports
##   set M_AXI [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M_AXI ]
##   set_property -dict [ list \
##    CONFIG.ADDR_WIDTH {32} \
##    CONFIG.DATA_WIDTH {32} \
##    CONFIG.HAS_BURST {0} \
##    CONFIG.HAS_CACHE {0} \
##    CONFIG.HAS_LOCK {0} \
##    CONFIG.HAS_QOS {0} \
##    CONFIG.HAS_REGION {0} \
##    CONFIG.PROTOCOL {AXI4LITE} \
##    ] $M_AXI
##   set M_AXI_RFDC [ create_bd_intf_port -mode Master -vlnv xilinx.com:interface:aximm_rtl:1.0 M_AXI_RFDC ]
##   set_property -dict [ list \
##    CONFIG.ADDR_WIDTH {32} \
##    CONFIG.DATA_WIDTH {32} \
##    CONFIG.FREQ_HZ {99999001} \
##    CONFIG.HAS_BURST {0} \
##    CONFIG.HAS_CACHE {0} \
##    CONFIG.HAS_LOCK {0} \
##    CONFIG.HAS_QOS {0} \
##    CONFIG.HAS_REGION {0} \
##    CONFIG.PROTOCOL {AXI4LITE} \
##    ] $M_AXI_RFDC
## 
##   # Create ports
##   set axil_clk [ create_bd_port -dir O -type clk axil_clk ]
##   set_property -dict [ list \
##    CONFIG.ASSOCIATED_BUSIF {M_AXI} \
##  ] $axil_clk
##   set axil_rst [ create_bd_port -dir O -from 0 -to 0 -type rst axil_rst ]
##   set axil_rst_n [ create_bd_port -dir O -from 0 -to 0 -type rst axil_rst_n ]
## 
##   # Create instance: axi_interconnect_0, and set properties
##   set axi_interconnect_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_interconnect:2.1 axi_interconnect_0 ]
## 
##   # Create instance: axi_protocol_convert_1, and set properties
##   set axi_protocol_convert_1 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_protocol_converter:2.1 axi_protocol_convert_1 ]
## 
##   # Create instance: axi_protocol_convert_2, and set properties
##   set axi_protocol_convert_2 [ create_bd_cell -type ip -vlnv xilinx.com:ip:axi_protocol_converter:2.1 axi_protocol_convert_2 ]
##   set_property -dict [ list \
##    CONFIG.ADDR_WIDTH {40} \
##    CONFIG.DATA_WIDTH {32} \
##    CONFIG.MI_PROTOCOL {AXI4LITE} \
##    CONFIG.SI_PROTOCOL {AXI4} \
##    CONFIG.TRANSLATION_MODE {2} \
##  ] $axi_protocol_convert_2
## 
##   # Create instance: proc_sys_reset_0, and set properties
##   set proc_sys_reset_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:proc_sys_reset:5.0 proc_sys_reset_0 ]
## 
##   # Create instance: zynq_ultra_ps_e_0, and set properties
##   set zynq_ultra_ps_e_0 [ create_bd_cell -type ip -vlnv xilinx.com:ip:zynq_ultra_ps_e:3.2 zynq_ultra_ps_e_0 ]
##   set_property -dict [ list \
##    CONFIG.PSU_BANK_0_IO_STANDARD {LVCMOS18} \
##    CONFIG.PSU_BANK_1_IO_STANDARD {LVCMOS18} \
##    CONFIG.PSU_BANK_2_IO_STANDARD {LVCMOS18} \
##    CONFIG.PSU_DDR_RAM_HIGHADDR {0xFFFFFFFF} \
##    CONFIG.PSU_DDR_RAM_HIGHADDR_OFFSET {0x800000000} \
##    CONFIG.PSU_DDR_RAM_LOWADDR_OFFSET {0x80000000} \
##    CONFIG.PSU_MIO_0_DIRECTION {out} \
##    CONFIG.PSU_MIO_0_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_10_DIRECTION {inout} \
##    CONFIG.PSU_MIO_11_DIRECTION {inout} \
##    CONFIG.PSU_MIO_12_DIRECTION {out} \
##    CONFIG.PSU_MIO_12_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_13_DIRECTION {inout} \
##    CONFIG.PSU_MIO_14_DIRECTION {inout} \
##    CONFIG.PSU_MIO_15_DIRECTION {inout} \
##    CONFIG.PSU_MIO_16_DIRECTION {inout} \
##    CONFIG.PSU_MIO_17_DIRECTION {inout} \
##    CONFIG.PSU_MIO_18_DIRECTION {in} \
##    CONFIG.PSU_MIO_18_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_18_SLEW {slow} \
##    CONFIG.PSU_MIO_19_DIRECTION {out} \
##    CONFIG.PSU_MIO_19_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_1_DIRECTION {inout} \
##    CONFIG.PSU_MIO_20_DIRECTION {inout} \
##    CONFIG.PSU_MIO_21_DIRECTION {inout} \
##    CONFIG.PSU_MIO_22_DIRECTION {inout} \
##    CONFIG.PSU_MIO_23_DIRECTION {inout} \
##    CONFIG.PSU_MIO_24_DIRECTION {inout} \
##    CONFIG.PSU_MIO_25_DIRECTION {inout} \
##    CONFIG.PSU_MIO_26_DIRECTION {inout} \
##    CONFIG.PSU_MIO_27_DIRECTION {out} \
##    CONFIG.PSU_MIO_27_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_28_DIRECTION {in} \
##    CONFIG.PSU_MIO_28_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_28_SLEW {slow} \
##    CONFIG.PSU_MIO_29_DIRECTION {out} \
##    CONFIG.PSU_MIO_29_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_2_DIRECTION {inout} \
##    CONFIG.PSU_MIO_30_DIRECTION {in} \
##    CONFIG.PSU_MIO_30_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_30_SLEW {slow} \
##    CONFIG.PSU_MIO_31_DIRECTION {inout} \
##    CONFIG.PSU_MIO_32_DIRECTION {out} \
##    CONFIG.PSU_MIO_32_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_33_DIRECTION {out} \
##    CONFIG.PSU_MIO_33_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_34_DIRECTION {out} \
##    CONFIG.PSU_MIO_34_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_35_DIRECTION {out} \
##    CONFIG.PSU_MIO_35_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_36_DIRECTION {out} \
##    CONFIG.PSU_MIO_36_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_37_DIRECTION {out} \
##    CONFIG.PSU_MIO_37_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_38_DIRECTION {inout} \
##    CONFIG.PSU_MIO_39_DIRECTION {inout} \
##    CONFIG.PSU_MIO_3_DIRECTION {inout} \
##    CONFIG.PSU_MIO_40_DIRECTION {inout} \
##    CONFIG.PSU_MIO_41_DIRECTION {inout} \
##    CONFIG.PSU_MIO_42_DIRECTION {inout} \
##    CONFIG.PSU_MIO_43_DIRECTION {inout} \
##    CONFIG.PSU_MIO_44_DIRECTION {inout} \
##    CONFIG.PSU_MIO_45_DIRECTION {in} \
##    CONFIG.PSU_MIO_45_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_45_SLEW {slow} \
##    CONFIG.PSU_MIO_46_DIRECTION {inout} \
##    CONFIG.PSU_MIO_47_DIRECTION {inout} \
##    CONFIG.PSU_MIO_48_DIRECTION {inout} \
##    CONFIG.PSU_MIO_49_DIRECTION {inout} \
##    CONFIG.PSU_MIO_4_DIRECTION {inout} \
##    CONFIG.PSU_MIO_50_DIRECTION {inout} \
##    CONFIG.PSU_MIO_51_DIRECTION {out} \
##    CONFIG.PSU_MIO_51_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_52_DIRECTION {in} \
##    CONFIG.PSU_MIO_52_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_52_SLEW {slow} \
##    CONFIG.PSU_MIO_53_DIRECTION {in} \
##    CONFIG.PSU_MIO_53_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_53_SLEW {slow} \
##    CONFIG.PSU_MIO_54_DIRECTION {inout} \
##    CONFIG.PSU_MIO_55_DIRECTION {in} \
##    CONFIG.PSU_MIO_55_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_55_SLEW {slow} \
##    CONFIG.PSU_MIO_56_DIRECTION {inout} \
##    CONFIG.PSU_MIO_57_DIRECTION {inout} \
##    CONFIG.PSU_MIO_58_DIRECTION {out} \
##    CONFIG.PSU_MIO_58_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_59_DIRECTION {inout} \
##    CONFIG.PSU_MIO_5_DIRECTION {out} \
##    CONFIG.PSU_MIO_5_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_60_DIRECTION {inout} \
##    CONFIG.PSU_MIO_61_DIRECTION {inout} \
##    CONFIG.PSU_MIO_62_DIRECTION {inout} \
##    CONFIG.PSU_MIO_63_DIRECTION {inout} \
##    CONFIG.PSU_MIO_64_DIRECTION {out} \
##    CONFIG.PSU_MIO_64_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_65_DIRECTION {out} \
##    CONFIG.PSU_MIO_65_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_66_DIRECTION {out} \
##    CONFIG.PSU_MIO_66_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_67_DIRECTION {out} \
##    CONFIG.PSU_MIO_67_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_68_DIRECTION {out} \
##    CONFIG.PSU_MIO_68_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_69_DIRECTION {out} \
##    CONFIG.PSU_MIO_69_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_6_DIRECTION {out} \
##    CONFIG.PSU_MIO_6_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_70_DIRECTION {in} \
##    CONFIG.PSU_MIO_70_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_70_SLEW {slow} \
##    CONFIG.PSU_MIO_71_DIRECTION {in} \
##    CONFIG.PSU_MIO_71_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_71_SLEW {slow} \
##    CONFIG.PSU_MIO_72_DIRECTION {in} \
##    CONFIG.PSU_MIO_72_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_72_SLEW {slow} \
##    CONFIG.PSU_MIO_73_DIRECTION {in} \
##    CONFIG.PSU_MIO_73_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_73_SLEW {slow} \
##    CONFIG.PSU_MIO_74_DIRECTION {in} \
##    CONFIG.PSU_MIO_74_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_74_SLEW {slow} \
##    CONFIG.PSU_MIO_75_DIRECTION {in} \
##    CONFIG.PSU_MIO_75_DRIVE_STRENGTH {12} \
##    CONFIG.PSU_MIO_75_SLEW {slow} \
##    CONFIG.PSU_MIO_76_DIRECTION {out} \
##    CONFIG.PSU_MIO_76_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_77_DIRECTION {inout} \
##    CONFIG.PSU_MIO_7_DIRECTION {out} \
##    CONFIG.PSU_MIO_7_INPUT_TYPE {schmitt} \
##    CONFIG.PSU_MIO_8_DIRECTION {inout} \
##    CONFIG.PSU_MIO_9_DIRECTION {inout} \
##    CONFIG.PSU_MIO_TREE_PERIPHERALS {Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Feedback Clk#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#Quad SPI Flash#GPIO0 MIO#I2C 0#I2C 0#I2C 1#I2C 1#UART 0#UART 0#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO0 MIO#GPIO1 MIO#DPAUX#DPAUX#DPAUX#DPAUX#GPIO1 MIO#PMU GPO 0#PMU GPO 1#PMU GPO 2#PMU GPO 3#PMU GPO 4#PMU GPO 5#GPIO1 MIO#SD 1#SD 1#SD 1#SD 1#GPIO1 MIO#GPIO1 MIO#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#SD 1#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#USB 0#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#Gem 3#MDIO 3#MDIO 3} \
##    CONFIG.PSU_MIO_TREE_SIGNALS {sclk_out#miso_mo1#mo2#mo3#mosi_mi0#n_ss_out#clk_for_lpbk#n_ss_out_upper#mo_upper[0]#mo_upper[1]#mo_upper[2]#mo_upper[3]#sclk_out_upper#gpio0[13]#scl_out#sda_out#scl_out#sda_out#rxd#txd#gpio0[20]#gpio0[21]#gpio0[22]#gpio0[23]#gpio0[24]#gpio0[25]#gpio1[26]#dp_aux_data_out#dp_hot_plug_detect#dp_aux_data_oe#dp_aux_data_in#gpio1[31]#gpo[0]#gpo[1]#gpo[2]#gpo[3]#gpo[4]#gpo[5]#gpio1[38]#sdio1_data_out[4]#sdio1_data_out[5]#sdio1_data_out[6]#sdio1_data_out[7]#gpio1[43]#gpio1[44]#sdio1_cd_n#sdio1_data_out[0]#sdio1_data_out[1]#sdio1_data_out[2]#sdio1_data_out[3]#sdio1_cmd_out#sdio1_clk_out#ulpi_clk_in#ulpi_dir#ulpi_tx_data[2]#ulpi_nxt#ulpi_tx_data[0]#ulpi_tx_data[1]#ulpi_stp#ulpi_tx_data[3]#ulpi_tx_data[4]#ulpi_tx_data[5]#ulpi_tx_data[6]#ulpi_tx_data[7]#rgmii_tx_clk#rgmii_txd[0]#rgmii_txd[1]#rgmii_txd[2]#rgmii_txd[3]#rgmii_tx_ctl#rgmii_rx_clk#rgmii_rxd[0]#rgmii_rxd[1]#rgmii_rxd[2]#rgmii_rxd[3]#rgmii_rx_ctl#gem3_mdc#gem3_mdio_out} \
##    CONFIG.PSU_SD1_INTERNAL_BUS_WIDTH {8} \
##    CONFIG.PSU__ACT_DDR_FREQ_MHZ {1066.656006} \
##    CONFIG.PSU__CAN1__GRP_CLK__ENABLE {0} \
##    CONFIG.PSU__CAN1__PERIPHERAL__ENABLE {0} \
##    CONFIG.PSU__CRF_APB__ACPU_CTRL__ACT_FREQMHZ {1199.988037} \
##    CONFIG.PSU__CRF_APB__ACPU_CTRL__DIVISOR0 {1} \
##    CONFIG.PSU__CRF_APB__ACPU_CTRL__FREQMHZ {1200} \
##    CONFIG.PSU__CRF_APB__ACPU_CTRL__SRCSEL {APLL} \
##    CONFIG.PSU__CRF_APB__APLL_CTRL__DIV2 {1} \
##    CONFIG.PSU__CRF_APB__APLL_CTRL__FBDIV {72} \
##    CONFIG.PSU__CRF_APB__APLL_CTRL__FRACDATA {0.000000} \
##    CONFIG.PSU__CRF_APB__APLL_CTRL__SRCSEL {PSS_REF_CLK} \
##    CONFIG.PSU__CRF_APB__APLL_FRAC_CFG__ENABLED {0} \
##    CONFIG.PSU__CRF_APB__APLL_TO_LPD_CTRL__DIVISOR0 {3} \
##    CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__ACT_FREQMHZ {249.997498} \
##    CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__DIVISOR0 {2} \
##    CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__FREQMHZ {250} \
##    CONFIG.PSU__CRF_APB__DBG_FPD_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRF_APB__DBG_TRACE_CTRL__DIVISOR0 {5} \
##    CONFIG.PSU__CRF_APB__DBG_TRACE_CTRL__FREQMHZ {250} \
##    CONFIG.PSU__CRF_APB__DBG_TRACE_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__ACT_FREQMHZ {249.997498} \
##    CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__DIVISOR0 {2} \
##    CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__FREQMHZ {250} \
##    CONFIG.PSU__CRF_APB__DBG_TSTMP_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRF_APB__DDR_CTRL__ACT_FREQMHZ {533.328003} \
##    CONFIG.PSU__CRF_APB__DDR_CTRL__DIVISOR0 {2} \
##    CONFIG.PSU__CRF_APB__DDR_CTRL__FREQMHZ {1067} \
##    CONFIG.PSU__CRF_APB__DDR_CTRL__SRCSEL {DPLL} \
##    CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__ACT_FREQMHZ {599.994019} \
##    CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__DIVISOR0 {2} \
##    CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__FREQMHZ {600} \
##    CONFIG.PSU__CRF_APB__DPDMA_REF_CTRL__SRCSEL {APLL} \
##    CONFIG.PSU__CRF_APB__DPLL_CTRL__DIV2 {1} \
##    CONFIG.PSU__CRF_APB__DPLL_CTRL__FBDIV {64} \
##    CONFIG.PSU__CRF_APB__DPLL_CTRL__FRACDATA {0.000000} \
##    CONFIG.PSU__CRF_APB__DPLL_CTRL__SRCSEL {PSS_REF_CLK} \
##    CONFIG.PSU__CRF_APB__DPLL_FRAC_CFG__ENABLED {0} \
##    CONFIG.PSU__CRF_APB__DPLL_TO_LPD_CTRL__DIVISOR0 {2} \
##    CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__ACT_FREQMHZ {24.999750} \
##    CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__DIVISOR0 {15} \
##    CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRF_APB__DP_AUDIO_REF_CTRL__SRCSEL {RPLL} \
##    CONFIG.PSU__CRF_APB__DP_AUDIO__FRAC_ENABLED {0} \
##    CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__ACT_FREQMHZ {26.785446} \
##    CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__DIVISOR0 {14} \
##    CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRF_APB__DP_STC_REF_CTRL__SRCSEL {RPLL} \
##    CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__ACT_FREQMHZ {299.997009} \
##    CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__DIVISOR0 {5} \
##    CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRF_APB__DP_VIDEO_REF_CTRL__SRCSEL {VPLL} \
##    CONFIG.PSU__CRF_APB__DP_VIDEO__FRAC_ENABLED {0} \
##    CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__ACT_FREQMHZ {599.994019} \
##    CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__DIVISOR0 {2} \
##    CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__FREQMHZ {600} \
##    CONFIG.PSU__CRF_APB__GDMA_REF_CTRL__SRCSEL {APLL} \
##    CONFIG.PSU__CRF_APB__GPU_REF_CTRL__ACT_FREQMHZ {499.994995} \
##    CONFIG.PSU__CRF_APB__GPU_REF_CTRL__DIVISOR0 {1} \
##    CONFIG.PSU__CRF_APB__GPU_REF_CTRL__FREQMHZ {500} \
##    CONFIG.PSU__CRF_APB__GPU_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRF_APB__PCIE_REF_CTRL__DIVISOR0 {6} \
##    CONFIG.PSU__CRF_APB__PCIE_REF_CTRL__FREQMHZ {250} \
##    CONFIG.PSU__CRF_APB__PCIE_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRF_APB__SATA_REF_CTRL__ACT_FREQMHZ {249.997498} \
##    CONFIG.PSU__CRF_APB__SATA_REF_CTRL__DIVISOR0 {2} \
##    CONFIG.PSU__CRF_APB__SATA_REF_CTRL__FREQMHZ {250} \
##    CONFIG.PSU__CRF_APB__SATA_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__ACT_FREQMHZ {99.999001} \
##    CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__DIVISOR0 {5} \
##    CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__FREQMHZ {100} \
##    CONFIG.PSU__CRF_APB__TOPSW_LSBUS_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__ACT_FREQMHZ {533.328003} \
##    CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__DIVISOR0 {2} \
##    CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__FREQMHZ {533.33} \
##    CONFIG.PSU__CRF_APB__TOPSW_MAIN_CTRL__SRCSEL {DPLL} \
##    CONFIG.PSU__CRF_APB__VPLL_CTRL__DIV2 {1} \
##    CONFIG.PSU__CRF_APB__VPLL_CTRL__FBDIV {90} \
##    CONFIG.PSU__CRF_APB__VPLL_CTRL__FRACDATA {0.000000} \
##    CONFIG.PSU__CRF_APB__VPLL_CTRL__SRCSEL {PSS_REF_CLK} \
##    CONFIG.PSU__CRF_APB__VPLL_FRAC_CFG__ENABLED {0} \
##    CONFIG.PSU__CRF_APB__VPLL_TO_LPD_CTRL__DIVISOR0 {3} \
##    CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__ACT_FREQMHZ {499.994995} \
##    CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__DIVISOR0 {3} \
##    CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__FREQMHZ {500} \
##    CONFIG.PSU__CRL_APB__ADMA_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__AFI6_REF_CTRL__DIVISOR0 {3} \
##    CONFIG.PSU__CRL_APB__AMS_REF_CTRL__ACT_FREQMHZ {49.999500} \
##    CONFIG.PSU__CRL_APB__AMS_REF_CTRL__DIVISOR0 {30} \
##    CONFIG.PSU__CRL_APB__AMS_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__CAN0_REF_CTRL__DIVISOR0 {15} \
##    CONFIG.PSU__CRL_APB__CAN0_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__DIVISOR0 {15} \
##    CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__FREQMHZ {100} \
##    CONFIG.PSU__CRL_APB__CAN1_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__CPU_R5_CTRL__ACT_FREQMHZ {499.994995} \
##    CONFIG.PSU__CRL_APB__CPU_R5_CTRL__DIVISOR0 {3} \
##    CONFIG.PSU__CRL_APB__CPU_R5_CTRL__FREQMHZ {500} \
##    CONFIG.PSU__CRL_APB__CPU_R5_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__ACT_FREQMHZ {249.997498} \
##    CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__DIVISOR0 {6} \
##    CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__FREQMHZ {250} \
##    CONFIG.PSU__CRL_APB__DBG_LPD_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__DLL_REF_CTRL__ACT_FREQMHZ {1499.984985} \
##    CONFIG.PSU__CRL_APB__GEM0_REF_CTRL__DIVISOR0 {12} \
##    CONFIG.PSU__CRL_APB__GEM0_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__GEM1_REF_CTRL__DIVISOR0 {12} \
##    CONFIG.PSU__CRL_APB__GEM1_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__GEM2_REF_CTRL__DIVISOR0 {12} \
##    CONFIG.PSU__CRL_APB__GEM2_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__ACT_FREQMHZ {124.998749} \
##    CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__DIVISOR0 {12} \
##    CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__FREQMHZ {125} \
##    CONFIG.PSU__CRL_APB__GEM3_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__ACT_FREQMHZ {249.997498} \
##    CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__DIVISOR0 {6} \
##    CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__GEM_TSU_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__ACT_FREQMHZ {99.999001} \
##    CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__DIVISOR0 {15} \
##    CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__FREQMHZ {100} \
##    CONFIG.PSU__CRL_APB__I2C0_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__ACT_FREQMHZ {99.999001} \
##    CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__DIVISOR0 {15} \
##    CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__FREQMHZ {100} \
##    CONFIG.PSU__CRL_APB__I2C1_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__IOPLL_CTRL__DIV2 {1} \
##    CONFIG.PSU__CRL_APB__IOPLL_CTRL__FBDIV {90} \
##    CONFIG.PSU__CRL_APB__IOPLL_CTRL__FRACDATA {0.000000} \
##    CONFIG.PSU__CRL_APB__IOPLL_CTRL__SRCSEL {PSS_REF_CLK} \
##    CONFIG.PSU__CRL_APB__IOPLL_FRAC_CFG__ENABLED {0} \
##    CONFIG.PSU__CRL_APB__IOPLL_TO_FPD_CTRL__DIVISOR0 {3} \
##    CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__ACT_FREQMHZ {249.997498} \
##    CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__DIVISOR0 {6} \
##    CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__FREQMHZ {250} \
##    CONFIG.PSU__CRL_APB__IOU_SWITCH_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__ACT_FREQMHZ {99.999001} \
##    CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__DIVISOR0 {15} \
##    CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__FREQMHZ {100} \
##    CONFIG.PSU__CRL_APB__LPD_LSBUS_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__ACT_FREQMHZ {499.994995} \
##    CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__DIVISOR0 {3} \
##    CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__FREQMHZ {500} \
##    CONFIG.PSU__CRL_APB__LPD_SWITCH_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__NAND_REF_CTRL__DIVISOR0 {15} \
##    CONFIG.PSU__CRL_APB__NAND_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__PCAP_CTRL__ACT_FREQMHZ {187.498123} \
##    CONFIG.PSU__CRL_APB__PCAP_CTRL__DIVISOR0 {8} \
##    CONFIG.PSU__CRL_APB__PCAP_CTRL__FREQMHZ {200} \
##    CONFIG.PSU__CRL_APB__PCAP_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__PL0_REF_CTRL__ACT_FREQMHZ {99.999001} \
##    CONFIG.PSU__CRL_APB__PL0_REF_CTRL__DIVISOR0 {15} \
##    CONFIG.PSU__CRL_APB__PL0_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__PL0_REF_CTRL__FREQMHZ {100} \
##    CONFIG.PSU__CRL_APB__PL0_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__PL1_REF_CTRL__DIVISOR0 {4} \
##    CONFIG.PSU__CRL_APB__PL1_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__PL2_REF_CTRL__DIVISOR0 {4} \
##    CONFIG.PSU__CRL_APB__PL2_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__PL3_REF_CTRL__DIVISOR0 {4} \
##    CONFIG.PSU__CRL_APB__PL3_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__ACT_FREQMHZ {124.998749} \
##    CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__DIVISOR0 {12} \
##    CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__FREQMHZ {125} \
##    CONFIG.PSU__CRL_APB__QSPI_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__RPLL_CTRL__DIV2 {1} \
##    CONFIG.PSU__CRL_APB__RPLL_CTRL__FBDIV {45} \
##    CONFIG.PSU__CRL_APB__RPLL_CTRL__FRACDATA {0.000000} \
##    CONFIG.PSU__CRL_APB__RPLL_CTRL__SRCSEL {PSS_REF_CLK} \
##    CONFIG.PSU__CRL_APB__RPLL_FRAC_CFG__ENABLED {0} \
##    CONFIG.PSU__CRL_APB__RPLL_TO_FPD_CTRL__DIVISOR0 {2} \
##    CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__DIVISOR0 {7} \
##    CONFIG.PSU__CRL_APB__SDIO0_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__ACT_FREQMHZ {187.498123} \
##    CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__DIVISOR0 {8} \
##    CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__FREQMHZ {200} \
##    CONFIG.PSU__CRL_APB__SDIO1_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__SPI0_REF_CTRL__DIVISOR0 {7} \
##    CONFIG.PSU__CRL_APB__SPI0_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__SPI1_REF_CTRL__DIVISOR0 {7} \
##    CONFIG.PSU__CRL_APB__SPI1_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__ACT_FREQMHZ {99.999001} \
##    CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__DIVISOR0 {15} \
##    CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__FREQMHZ {100} \
##    CONFIG.PSU__CRL_APB__TIMESTAMP_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__UART0_REF_CTRL__ACT_FREQMHZ {99.999001} \
##    CONFIG.PSU__CRL_APB__UART0_REF_CTRL__DIVISOR0 {15} \
##    CONFIG.PSU__CRL_APB__UART0_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__UART0_REF_CTRL__FREQMHZ {100} \
##    CONFIG.PSU__CRL_APB__UART0_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__UART1_REF_CTRL__ACT_FREQMHZ {99.999001} \
##    CONFIG.PSU__CRL_APB__UART1_REF_CTRL__DIVISOR0 {15} \
##    CONFIG.PSU__CRL_APB__UART1_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__UART1_REF_CTRL__FREQMHZ {100} \
##    CONFIG.PSU__CRL_APB__UART1_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__ACT_FREQMHZ {249.997498} \
##    CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__DIVISOR0 {6} \
##    CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__FREQMHZ {250} \
##    CONFIG.PSU__CRL_APB__USB0_BUS_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__USB1_BUS_REF_CTRL__DIVISOR0 {6} \
##    CONFIG.PSU__CRL_APB__USB1_BUS_REF_CTRL__DIVISOR1 {1} \
##    CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__ACT_FREQMHZ {19.999800} \
##    CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__DIVISOR0 {25} \
##    CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__DIVISOR1 {3} \
##    CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__FREQMHZ {20} \
##    CONFIG.PSU__CRL_APB__USB3_DUAL_REF_CTRL__SRCSEL {IOPLL} \
##    CONFIG.PSU__CRL_APB__USB3__ENABLE {1} \
##    CONFIG.PSU__CSUPMU__PERIPHERAL__VALID {1} \
##    CONFIG.PSU__DDRC__ADDR_MIRROR {0} \
##    CONFIG.PSU__DDRC__BANK_ADDR_COUNT {2} \
##    CONFIG.PSU__DDRC__BG_ADDR_COUNT {1} \
##    CONFIG.PSU__DDRC__BRC_MAPPING {ROW_BANK_COL} \
##    CONFIG.PSU__DDRC__BUS_WIDTH {64 Bit} \
##    CONFIG.PSU__DDRC__CL {15} \
##    CONFIG.PSU__DDRC__CLOCK_STOP_EN {0} \
##    CONFIG.PSU__DDRC__COL_ADDR_COUNT {10} \
##    CONFIG.PSU__DDRC__COMPONENTS {UDIMM} \
##    CONFIG.PSU__DDRC__CWL {14} \
##    CONFIG.PSU__DDRC__DDR3L_T_REF_RANGE {NA} \
##    CONFIG.PSU__DDRC__DDR3_T_REF_RANGE {NA} \
##    CONFIG.PSU__DDRC__DDR4_ADDR_MAPPING {0} \
##    CONFIG.PSU__DDRC__DDR4_CAL_MODE_ENABLE {0} \
##    CONFIG.PSU__DDRC__DDR4_CRC_CONTROL {0} \
##    CONFIG.PSU__DDRC__DDR4_T_REF_MODE {0} \
##    CONFIG.PSU__DDRC__DDR4_T_REF_RANGE {Normal (0-85)} \
##    CONFIG.PSU__DDRC__DEEP_PWR_DOWN_EN {0} \
##    CONFIG.PSU__DDRC__DEVICE_CAPACITY {8192 MBits} \
##    CONFIG.PSU__DDRC__DIMM_ADDR_MIRROR {0} \
##    CONFIG.PSU__DDRC__DM_DBI {DM_NO_DBI} \
##    CONFIG.PSU__DDRC__DQMAP_0_3 {0} \
##    CONFIG.PSU__DDRC__DQMAP_12_15 {0} \
##    CONFIG.PSU__DDRC__DQMAP_16_19 {0} \
##    CONFIG.PSU__DDRC__DQMAP_20_23 {0} \
##    CONFIG.PSU__DDRC__DQMAP_24_27 {0} \
##    CONFIG.PSU__DDRC__DQMAP_28_31 {0} \
##    CONFIG.PSU__DDRC__DQMAP_32_35 {0} \
##    CONFIG.PSU__DDRC__DQMAP_36_39 {0} \
##    CONFIG.PSU__DDRC__DQMAP_40_43 {0} \
##    CONFIG.PSU__DDRC__DQMAP_44_47 {0} \
##    CONFIG.PSU__DDRC__DQMAP_48_51 {0} \
##    CONFIG.PSU__DDRC__DQMAP_4_7 {0} \
##    CONFIG.PSU__DDRC__DQMAP_52_55 {0} \
##    CONFIG.PSU__DDRC__DQMAP_56_59 {0} \
##    CONFIG.PSU__DDRC__DQMAP_60_63 {0} \
##    CONFIG.PSU__DDRC__DQMAP_64_67 {0} \
##    CONFIG.PSU__DDRC__DQMAP_68_71 {0} \
##    CONFIG.PSU__DDRC__DQMAP_8_11 {0} \
##    CONFIG.PSU__DDRC__DRAM_WIDTH {16 Bits} \
##    CONFIG.PSU__DDRC__ECC {Disabled} \
##    CONFIG.PSU__DDRC__ENABLE_LP4_HAS_ECC_COMP {0} \
##    CONFIG.PSU__DDRC__ENABLE_LP4_SLOWBOOT {0} \
##    CONFIG.PSU__DDRC__FGRM {1X} \
##    CONFIG.PSU__DDRC__LPDDR3_T_REF_RANGE {NA} \
##    CONFIG.PSU__DDRC__LPDDR4_T_REF_RANGE {NA} \
##    CONFIG.PSU__DDRC__LP_ASR {manual normal} \
##    CONFIG.PSU__DDRC__MEMORY_TYPE {DDR 4} \
##    CONFIG.PSU__DDRC__PARITY_ENABLE {0} \
##    CONFIG.PSU__DDRC__PER_BANK_REFRESH {0} \
##    CONFIG.PSU__DDRC__PHY_DBI_MODE {0} \
##    CONFIG.PSU__DDRC__RANK_ADDR_COUNT {0} \
##    CONFIG.PSU__DDRC__ROW_ADDR_COUNT {16} \
##    CONFIG.PSU__DDRC__SB_TARGET {15-15-15} \
##    CONFIG.PSU__DDRC__SELF_REF_ABORT {0} \
##    CONFIG.PSU__DDRC__SPEED_BIN {DDR4_2133P} \
##    CONFIG.PSU__DDRC__STATIC_RD_MODE {0} \
##    CONFIG.PSU__DDRC__TRAIN_DATA_EYE {1} \
##    CONFIG.PSU__DDRC__TRAIN_READ_GATE {1} \
##    CONFIG.PSU__DDRC__TRAIN_WRITE_LEVEL {1} \
##    CONFIG.PSU__DDRC__T_FAW {30.0} \
##    CONFIG.PSU__DDRC__T_RAS_MIN {33} \
##    CONFIG.PSU__DDRC__T_RC {47.06} \
##    CONFIG.PSU__DDRC__T_RCD {15} \
##    CONFIG.PSU__DDRC__T_RP {15} \
##    CONFIG.PSU__DDRC__VENDOR_PART {OTHERS} \
##    CONFIG.PSU__DDRC__VREF {1} \
##    CONFIG.PSU__DDR_HIGH_ADDRESS_GUI_ENABLE {1} \
##    CONFIG.PSU__DDR__INTERFACE__FREQMHZ {533.500} \
##    CONFIG.PSU__DISPLAYPORT__LANE0__ENABLE {1} \
##    CONFIG.PSU__DISPLAYPORT__LANE0__IO {GT Lane1} \
##    CONFIG.PSU__DISPLAYPORT__LANE1__ENABLE {1} \
##    CONFIG.PSU__DISPLAYPORT__LANE1__IO {GT Lane0} \
##    CONFIG.PSU__DISPLAYPORT__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__DLL__ISUSED {1} \
##    CONFIG.PSU__DPAUX__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__DPAUX__PERIPHERAL__IO {MIO 27 .. 30} \
##    CONFIG.PSU__DP__LANE_SEL {Dual Lower} \
##    CONFIG.PSU__DP__REF_CLK_FREQ {27} \
##    CONFIG.PSU__DP__REF_CLK_SEL {Ref Clk1} \
##    CONFIG.PSU__ENET3__FIFO__ENABLE {0} \
##    CONFIG.PSU__ENET3__GRP_MDIO__ENABLE {1} \
##    CONFIG.PSU__ENET3__GRP_MDIO__IO {MIO 76 .. 77} \
##    CONFIG.PSU__ENET3__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__ENET3__PERIPHERAL__IO {MIO 64 .. 75} \
##    CONFIG.PSU__ENET3__PTP__ENABLE {0} \
##    CONFIG.PSU__ENET3__TSU__ENABLE {0} \
##    CONFIG.PSU__FPDMASTERS_COHERENCY {0} \
##    CONFIG.PSU__FPD_SLCR__WDT1__ACT_FREQMHZ {99.999001} \
##    CONFIG.PSU__FPD_SLCR__WDT1__FREQMHZ {99.999001} \
##    CONFIG.PSU__FPD_SLCR__WDT_CLK_SEL__SELECT {APB} \
##    CONFIG.PSU__FPGA_PL0_ENABLE {1} \
##    CONFIG.PSU__GEM3_COHERENCY {0} \
##    CONFIG.PSU__GEM__TSU__ENABLE {0} \
##    CONFIG.PSU__GPIO0_MIO__IO {MIO 0 .. 25} \
##    CONFIG.PSU__GPIO0_MIO__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__GPIO1_MIO__IO {MIO 26 .. 51} \
##    CONFIG.PSU__GPIO1_MIO__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__GT__LINK_SPEED {HBR} \
##    CONFIG.PSU__GT__PRE_EMPH_LVL_4 {0} \
##    CONFIG.PSU__GT__VLT_SWNG_LVL_4 {0} \
##    CONFIG.PSU__HIGH_ADDRESS__ENABLE {1} \
##    CONFIG.PSU__I2C0__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__I2C0__PERIPHERAL__IO {MIO 14 .. 15} \
##    CONFIG.PSU__I2C1__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__I2C1__PERIPHERAL__IO {MIO 16 .. 17} \
##    CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC0_SEL {APB} \
##    CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC1_SEL {APB} \
##    CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC2_SEL {APB} \
##    CONFIG.PSU__IOU_SLCR__IOU_TTC_APB_CLK__TTC3_SEL {APB} \
##    CONFIG.PSU__IOU_SLCR__TTC0__ACT_FREQMHZ {100.000000} \
##    CONFIG.PSU__IOU_SLCR__TTC0__FREQMHZ {100.000000} \
##    CONFIG.PSU__IOU_SLCR__TTC1__ACT_FREQMHZ {100.000000} \
##    CONFIG.PSU__IOU_SLCR__TTC1__FREQMHZ {100.000000} \
##    CONFIG.PSU__IOU_SLCR__TTC2__ACT_FREQMHZ {100.000000} \
##    CONFIG.PSU__IOU_SLCR__TTC2__FREQMHZ {100.000000} \
##    CONFIG.PSU__IOU_SLCR__TTC3__ACT_FREQMHZ {100.000000} \
##    CONFIG.PSU__IOU_SLCR__TTC3__FREQMHZ {100.000000} \
##    CONFIG.PSU__IOU_SLCR__WDT0__ACT_FREQMHZ {99.999001} \
##    CONFIG.PSU__IOU_SLCR__WDT0__FREQMHZ {99.999001} \
##    CONFIG.PSU__IOU_SLCR__WDT_CLK_SEL__SELECT {APB} \
##    CONFIG.PSU__LPD_SLCR__CSUPMU__ACT_FREQMHZ {100.000000} \
##    CONFIG.PSU__LPD_SLCR__CSUPMU__FREQMHZ {100.000000} \
##    CONFIG.PSU__MAXIGP0__DATA_WIDTH {128} \
##    CONFIG.PSU__MAXIGP1__DATA_WIDTH {32} \
##    CONFIG.PSU__MAXIGP2__DATA_WIDTH {32} \
##    CONFIG.PSU__OVERRIDE__BASIC_CLOCK {0} \
##    CONFIG.PSU__PL_CLK0_BUF {TRUE} \
##    CONFIG.PSU__PMU_COHERENCY {0} \
##    CONFIG.PSU__PMU__AIBACK__ENABLE {0} \
##    CONFIG.PSU__PMU__EMIO_GPI__ENABLE {0} \
##    CONFIG.PSU__PMU__EMIO_GPO__ENABLE {0} \
##    CONFIG.PSU__PMU__GPI0__ENABLE {0} \
##    CONFIG.PSU__PMU__GPI1__ENABLE {0} \
##    CONFIG.PSU__PMU__GPI2__ENABLE {0} \
##    CONFIG.PSU__PMU__GPI3__ENABLE {0} \
##    CONFIG.PSU__PMU__GPI4__ENABLE {0} \
##    CONFIG.PSU__PMU__GPI5__ENABLE {0} \
##    CONFIG.PSU__PMU__GPO0__ENABLE {1} \
##    CONFIG.PSU__PMU__GPO0__IO {MIO 32} \
##    CONFIG.PSU__PMU__GPO1__ENABLE {1} \
##    CONFIG.PSU__PMU__GPO1__IO {MIO 33} \
##    CONFIG.PSU__PMU__GPO2__ENABLE {1} \
##    CONFIG.PSU__PMU__GPO2__IO {MIO 34} \
##    CONFIG.PSU__PMU__GPO2__POLARITY {low} \
##    CONFIG.PSU__PMU__GPO3__ENABLE {1} \
##    CONFIG.PSU__PMU__GPO3__IO {MIO 35} \
##    CONFIG.PSU__PMU__GPO3__POLARITY {low} \
##    CONFIG.PSU__PMU__GPO4__ENABLE {1} \
##    CONFIG.PSU__PMU__GPO4__IO {MIO 36} \
##    CONFIG.PSU__PMU__GPO4__POLARITY {low} \
##    CONFIG.PSU__PMU__GPO5__ENABLE {1} \
##    CONFIG.PSU__PMU__GPO5__IO {MIO 37} \
##    CONFIG.PSU__PMU__GPO5__POLARITY {low} \
##    CONFIG.PSU__PMU__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__PMU__PLERROR__ENABLE {0} \
##    CONFIG.PSU__PRESET_APPLIED {1} \
##    CONFIG.PSU__PROTECTION__MASTERS {USB1:NonSecure;0|USB0:NonSecure;1|S_AXI_LPD:NA;0|S_AXI_HPC1_FPD:NA;0|S_AXI_HPC0_FPD:NA;0|S_AXI_HP3_FPD:NA;0|S_AXI_HP2_FPD:NA;0|S_AXI_HP1_FPD:NA;0|S_AXI_HP0_FPD:NA;0|S_AXI_ACP:NA;0|S_AXI_ACE:NA;0|SD1:NonSecure;1|SD0:NonSecure;0|SATA1:NonSecure;1|SATA0:NonSecure;1|RPU1:Secure;1|RPU0:Secure;1|QSPI:NonSecure;1|PMU:NA;1|PCIe:NonSecure;0|NAND:NonSecure;0|LDMA:NonSecure;1|GPU:NonSecure;1|GEM3:NonSecure;1|GEM2:NonSecure;0|GEM1:NonSecure;0|GEM0:NonSecure;0|FDMA:NonSecure;1|DP:NonSecure;1|DAP:NA;1|Coresight:NA;1|CSU:NA;1|APU:NA;1} \
##    CONFIG.PSU__PROTECTION__SLAVES {LPD;USB3_1_XHCI;FE300000;FE3FFFFF;0|LPD;USB3_1;FF9E0000;FF9EFFFF;0|LPD;USB3_0_XHCI;FE200000;FE2FFFFF;1|LPD;USB3_0;FF9D0000;FF9DFFFF;1|LPD;UART1;FF010000;FF01FFFF;1|LPD;UART0;FF000000;FF00FFFF;1|LPD;TTC3;FF140000;FF14FFFF;1|LPD;TTC2;FF130000;FF13FFFF;1|LPD;TTC1;FF120000;FF12FFFF;1|LPD;TTC0;FF110000;FF11FFFF;1|FPD;SWDT1;FD4D0000;FD4DFFFF;1|LPD;SWDT0;FF150000;FF15FFFF;1|LPD;SPI1;FF050000;FF05FFFF;0|LPD;SPI0;FF040000;FF04FFFF;0|FPD;SMMU_REG;FD5F0000;FD5FFFFF;1|FPD;SMMU;FD800000;FDFFFFFF;1|FPD;SIOU;FD3D0000;FD3DFFFF;1|FPD;SERDES;FD400000;FD47FFFF;1|LPD;SD1;FF170000;FF17FFFF;1|LPD;SD0;FF160000;FF16FFFF;0|FPD;SATA;FD0C0000;FD0CFFFF;1|LPD;RTC;FFA60000;FFA6FFFF;1|LPD;RSA_CORE;FFCE0000;FFCEFFFF;1|LPD;RPU;FF9A0000;FF9AFFFF;1|FPD;RCPU_GIC;F9000000;F900FFFF;1|LPD;R5_TCM_RAM_GLOBAL;FFE00000;FFE3FFFF;1|LPD;R5_1_Instruction_Cache;FFEC0000;FFECFFFF;1|LPD;R5_1_Data_Cache;FFED0000;FFEDFFFF;1|LPD;R5_1_BTCM_GLOBAL;FFEB0000;FFEBFFFF;1|LPD;R5_1_ATCM_GLOBAL;FFE90000;FFE9FFFF;1|LPD;R5_0_Instruction_Cache;FFE40000;FFE4FFFF;1|LPD;R5_0_Data_Cache;FFE50000;FFE5FFFF;1|LPD;R5_0_BTCM_GLOBAL;FFE20000;FFE2FFFF;1|LPD;R5_0_ATCM_GLOBAL;FFE00000;FFE0FFFF;1|LPD;QSPI_Linear_Address;C0000000;DFFFFFFF;1|LPD;QSPI;FF0F0000;FF0FFFFF;1|LPD;PMU_RAM;FFDC0000;FFDDFFFF;1|LPD;PMU_GLOBAL;FFD80000;FFDBFFFF;1|FPD;PCIE_MAIN;FD0E0000;FD0EFFFF;0|FPD;PCIE_LOW;E0000000;EFFFFFFF;0|FPD;PCIE_HIGH2;8000000000;BFFFFFFFFF;0|FPD;PCIE_HIGH1;600000000;7FFFFFFFF;0|FPD;PCIE_DMA;FD0F0000;FD0FFFFF;0|FPD;PCIE_ATTRIB;FD480000;FD48FFFF;0|LPD;OCM_XMPU_CFG;FFA70000;FFA7FFFF;1|LPD;OCM_SLCR;FF960000;FF96FFFF;1|OCM;OCM;FFFC0000;FFFFFFFF;1|LPD;NAND;FF100000;FF10FFFF;0|LPD;MBISTJTAG;FFCF0000;FFCFFFFF;1|LPD;LPD_XPPU_SINK;FF9C0000;FF9CFFFF;1|LPD;LPD_XPPU;FF980000;FF98FFFF;1|LPD;LPD_SLCR_SECURE;FF4B0000;FF4DFFFF;1|LPD;LPD_SLCR;FF410000;FF4AFFFF;1|LPD;LPD_GPV;FE100000;FE1FFFFF;1|LPD;LPD_DMA_7;FFAF0000;FFAFFFFF;1|LPD;LPD_DMA_6;FFAE0000;FFAEFFFF;1|LPD;LPD_DMA_5;FFAD0000;FFADFFFF;1|LPD;LPD_DMA_4;FFAC0000;FFACFFFF;1|LPD;LPD_DMA_3;FFAB0000;FFABFFFF;1|LPD;LPD_DMA_2;FFAA0000;FFAAFFFF;1|LPD;LPD_DMA_1;FFA90000;FFA9FFFF;1|LPD;LPD_DMA_0;FFA80000;FFA8FFFF;1|LPD;IPI_CTRL;FF380000;FF3FFFFF;1|LPD;IOU_SLCR;FF180000;FF23FFFF;1|LPD;IOU_SECURE_SLCR;FF240000;FF24FFFF;1|LPD;IOU_SCNTRS;FF260000;FF26FFFF;1|LPD;IOU_SCNTR;FF250000;FF25FFFF;1|LPD;IOU_GPV;FE000000;FE0FFFFF;1|LPD;I2C1;FF030000;FF03FFFF;1|LPD;I2C0;FF020000;FF02FFFF;1|FPD;GPU;FD4B0000;FD4BFFFF;1|LPD;GPIO;FF0A0000;FF0AFFFF;1|LPD;GEM3;FF0E0000;FF0EFFFF;1|LPD;GEM2;FF0D0000;FF0DFFFF;0|LPD;GEM1;FF0C0000;FF0CFFFF;0|LPD;GEM0;FF0B0000;FF0BFFFF;0|FPD;FPD_XMPU_SINK;FD4F0000;FD4FFFFF;1|FPD;FPD_XMPU_CFG;FD5D0000;FD5DFFFF;1|FPD;FPD_SLCR_SECURE;FD690000;FD6CFFFF;1|FPD;FPD_SLCR;FD610000;FD68FFFF;1|FPD;FPD_GPV;FD700000;FD7FFFFF;1|FPD;FPD_DMA_CH7;FD570000;FD57FFFF;1|FPD;FPD_DMA_CH6;FD560000;FD56FFFF;1|FPD;FPD_DMA_CH5;FD550000;FD55FFFF;1|FPD;FPD_DMA_CH4;FD540000;FD54FFFF;1|FPD;FPD_DMA_CH3;FD530000;FD53FFFF;1|FPD;FPD_DMA_CH2;FD520000;FD52FFFF;1|FPD;FPD_DMA_CH1;FD510000;FD51FFFF;1|FPD;FPD_DMA_CH0;FD500000;FD50FFFF;1|LPD;EFUSE;FFCC0000;FFCCFFFF;1|FPD;Display Port;FD4A0000;FD4AFFFF;1|FPD;DPDMA;FD4C0000;FD4CFFFF;1|FPD;DDR_XMPU5_CFG;FD050000;FD05FFFF;1|FPD;DDR_XMPU4_CFG;FD040000;FD04FFFF;1|FPD;DDR_XMPU3_CFG;FD030000;FD03FFFF;1|FPD;DDR_XMPU2_CFG;FD020000;FD02FFFF;1|FPD;DDR_XMPU1_CFG;FD010000;FD01FFFF;1|FPD;DDR_XMPU0_CFG;FD000000;FD00FFFF;1|FPD;DDR_QOS_CTRL;FD090000;FD09FFFF;1|FPD;DDR_PHY;FD080000;FD08FFFF;1|DDR;DDR_LOW;0;7FFFFFFF;1|DDR;DDR_HIGH;800000000;87FFFFFFF;1|FPD;DDDR_CTRL;FD070000;FD070FFF;1|LPD;Coresight;FE800000;FEFFFFFF;1|LPD;CSU_DMA;FFC80000;FFC9FFFF;1|LPD;CSU;FFCA0000;FFCAFFFF;0|LPD;CRL_APB;FF5E0000;FF85FFFF;1|FPD;CRF_APB;FD1A0000;FD2DFFFF;1|FPD;CCI_REG;FD5E0000;FD5EFFFF;1|FPD;CCI_GPV;FD6E0000;FD6EFFFF;1|LPD;CAN1;FF070000;FF07FFFF;0|LPD;CAN0;FF060000;FF06FFFF;0|FPD;APU;FD5C0000;FD5CFFFF;1|LPD;APM_INTC_IOU;FFA20000;FFA2FFFF;1|LPD;APM_FPD_LPD;FFA30000;FFA3FFFF;1|FPD;APM_5;FD490000;FD49FFFF;1|FPD;APM_0;FD0B0000;FD0BFFFF;1|LPD;APM2;FFA10000;FFA1FFFF;1|LPD;APM1;FFA00000;FFA0FFFF;1|LPD;AMS;FFA50000;FFA5FFFF;1|FPD;AFI_5;FD3B0000;FD3BFFFF;1|FPD;AFI_4;FD3A0000;FD3AFFFF;1|FPD;AFI_3;FD390000;FD39FFFF;1|FPD;AFI_2;FD380000;FD38FFFF;1|FPD;AFI_1;FD370000;FD37FFFF;1|FPD;AFI_0;FD360000;FD36FFFF;1|LPD;AFIFM6;FF9B0000;FF9BFFFF;1|FPD;ACPU_GIC;F9010000;F907FFFF;1} \
##    CONFIG.PSU__PSS_REF_CLK__FREQMHZ {33.333} \
##    CONFIG.PSU__QSPI_COHERENCY {0} \
##    CONFIG.PSU__QSPI__GRP_FBCLK__ENABLE {1} \
##    CONFIG.PSU__QSPI__GRP_FBCLK__IO {MIO 6} \
##    CONFIG.PSU__QSPI__PERIPHERAL__DATA_MODE {x4} \
##    CONFIG.PSU__QSPI__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__QSPI__PERIPHERAL__IO {MIO 0 .. 12} \
##    CONFIG.PSU__QSPI__PERIPHERAL__MODE {Dual Parallel} \
##    CONFIG.PSU__SATA__LANE0__ENABLE {0} \
##    CONFIG.PSU__SATA__LANE1__ENABLE {1} \
##    CONFIG.PSU__SATA__LANE1__IO {GT Lane3} \
##    CONFIG.PSU__SATA__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__SATA__REF_CLK_FREQ {125} \
##    CONFIG.PSU__SATA__REF_CLK_SEL {Ref Clk3} \
##    CONFIG.PSU__SD1_COHERENCY {0} \
##    CONFIG.PSU__SD1__DATA_TRANSFER_MODE {8Bit} \
##    CONFIG.PSU__SD1__GRP_CD__ENABLE {1} \
##    CONFIG.PSU__SD1__GRP_CD__IO {MIO 45} \
##    CONFIG.PSU__SD1__GRP_POW__ENABLE {0} \
##    CONFIG.PSU__SD1__GRP_WP__ENABLE {0} \
##    CONFIG.PSU__SD1__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__SD1__PERIPHERAL__IO {MIO 39 .. 51} \
##    CONFIG.PSU__SD1__RESET__ENABLE {0} \
##    CONFIG.PSU__SD1__SLOT_TYPE {SD 3.0} \
##    CONFIG.PSU__SWDT0__CLOCK__ENABLE {0} \
##    CONFIG.PSU__SWDT0__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__SWDT0__RESET__ENABLE {0} \
##    CONFIG.PSU__SWDT1__CLOCK__ENABLE {0} \
##    CONFIG.PSU__SWDT1__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__SWDT1__RESET__ENABLE {0} \
##    CONFIG.PSU__TSU__BUFG_PORT_PAIR {0} \
##    CONFIG.PSU__TTC0__CLOCK__ENABLE {0} \
##    CONFIG.PSU__TTC0__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__TTC0__WAVEOUT__ENABLE {0} \
##    CONFIG.PSU__TTC1__CLOCK__ENABLE {0} \
##    CONFIG.PSU__TTC1__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__TTC1__WAVEOUT__ENABLE {0} \
##    CONFIG.PSU__TTC2__CLOCK__ENABLE {0} \
##    CONFIG.PSU__TTC2__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__TTC2__WAVEOUT__ENABLE {0} \
##    CONFIG.PSU__TTC3__CLOCK__ENABLE {0} \
##    CONFIG.PSU__TTC3__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__TTC3__WAVEOUT__ENABLE {0} \
##    CONFIG.PSU__UART0__BAUD_RATE {115200} \
##    CONFIG.PSU__UART0__MODEM__ENABLE {0} \
##    CONFIG.PSU__UART0__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__UART0__PERIPHERAL__IO {MIO 18 .. 19} \
##    CONFIG.PSU__UART1__BAUD_RATE {115200} \
##    CONFIG.PSU__UART1__MODEM__ENABLE {0} \
##    CONFIG.PSU__UART1__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__UART1__PERIPHERAL__IO {EMIO} \
##    CONFIG.PSU__USB0_COHERENCY {0} \
##    CONFIG.PSU__USB0__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__USB0__PERIPHERAL__IO {MIO 52 .. 63} \
##    CONFIG.PSU__USB0__REF_CLK_FREQ {26} \
##    CONFIG.PSU__USB0__REF_CLK_SEL {Ref Clk2} \
##    CONFIG.PSU__USB0__RESET__ENABLE {0} \
##    CONFIG.PSU__USB1__RESET__ENABLE {0} \
##    CONFIG.PSU__USB2_0__EMIO__ENABLE {0} \
##    CONFIG.PSU__USB3_0__EMIO__ENABLE {0} \
##    CONFIG.PSU__USB3_0__PERIPHERAL__ENABLE {1} \
##    CONFIG.PSU__USB3_0__PERIPHERAL__IO {GT Lane2} \
##    CONFIG.PSU__USB__RESET__MODE {Boot Pin} \
##    CONFIG.PSU__USB__RESET__POLARITY {Active Low} \
##    CONFIG.PSU__USE__IRQ0 {1} \
##    CONFIG.PSU__USE__M_AXI_GP0 {1} \
##    CONFIG.PSU__USE__M_AXI_GP1 {0} \
##    CONFIG.PSU__USE__M_AXI_GP2 {0} \
##    CONFIG.SUBPRESET1 {Custom} \
##  ] $zynq_ultra_ps_e_0
## 
##   # Create interface connections
##   connect_bd_intf_net -intf_net axi_interconnect_0_M00_AXI [get_bd_intf_pins axi_interconnect_0/M00_AXI] [get_bd_intf_pins axi_protocol_convert_1/S_AXI]
##   connect_bd_intf_net -intf_net axi_interconnect_0_M01_AXI [get_bd_intf_pins axi_interconnect_0/M01_AXI] [get_bd_intf_pins axi_protocol_convert_2/S_AXI]
##   connect_bd_intf_net -intf_net axi_protocol_convert_1_M_AXI [get_bd_intf_ports M_AXI_RFDC] [get_bd_intf_pins axi_protocol_convert_1/M_AXI]
##   connect_bd_intf_net -intf_net axi_protocol_convert_2_M_AXI [get_bd_intf_ports M_AXI] [get_bd_intf_pins axi_protocol_convert_2/M_AXI]
##   connect_bd_intf_net -intf_net zynq_ultra_ps_e_0_M_AXI_HPM0_FPD [get_bd_intf_pins axi_interconnect_0/S00_AXI] [get_bd_intf_pins zynq_ultra_ps_e_0/M_AXI_HPM0_FPD]
## 
##   # Create port connections
##   connect_bd_net -net proc_sys_reset_0_interconnect_aresetn [get_bd_pins axi_protocol_convert_1/aresetn] [get_bd_pins axi_protocol_convert_2/aresetn] [get_bd_pins proc_sys_reset_0/interconnect_aresetn]
##   connect_bd_net -net proc_sys_reset_0_peripheral_aresetn [get_bd_ports axil_rst_n] [get_bd_pins proc_sys_reset_0/peripheral_aresetn]
##   connect_bd_net -net proc_sys_reset_0_peripheral_reset [get_bd_ports axil_rst] [get_bd_pins proc_sys_reset_0/peripheral_reset]
##   connect_bd_net -net zynq_ultra_ps_e_0_pl_clk0 [get_bd_ports axil_clk] [get_bd_pins axi_interconnect_0/ACLK] [get_bd_pins axi_interconnect_0/M00_ACLK] [get_bd_pins axi_interconnect_0/M01_ACLK] [get_bd_pins axi_interconnect_0/S00_ACLK] [get_bd_pins axi_protocol_convert_1/aclk] [get_bd_pins axi_protocol_convert_2/aclk] [get_bd_pins proc_sys_reset_0/slowest_sync_clk] [get_bd_pins zynq_ultra_ps_e_0/maxihpm0_fpd_aclk] [get_bd_pins zynq_ultra_ps_e_0/pl_clk0]
##   connect_bd_net -net zynq_ultra_ps_e_0_pl_resetn0 [get_bd_pins axi_interconnect_0/ARESETN] [get_bd_pins axi_interconnect_0/M00_ARESETN] [get_bd_pins axi_interconnect_0/M01_ARESETN] [get_bd_pins axi_interconnect_0/S00_ARESETN] [get_bd_pins proc_sys_reset_0/ext_reset_in] [get_bd_pins zynq_ultra_ps_e_0/pl_resetn0]
## 
##   # Create address segments
##   create_bd_addr_seg -range 0x00040000 -offset 0xA0800000 [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs M_AXI_RFDC/Reg] SEG_M_AXI_RFDC_Reg
##   create_bd_addr_seg -range 0x00800000 -offset 0xA0000000 [get_bd_addr_spaces zynq_ultra_ps_e_0/Data] [get_bd_addr_segs M_AXI/Reg] SEG_M_AXI_Reg
## 
## 
##   # Restore current instance
##   current_bd_instance $oldCurInst
## 
##   save_bd_design
## }
## create_root_design ""
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
Wrote  : </home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/zcu111.bd> 
## common::send_msg_id "BD_TCL-1000" "WARNING" "This Tcl script was generated from a block design that has not been validated. It is possible that design <$design_name> may result in errors during validation."
WARNING: [BD_TCL-1000] This Tcl script was generated from a block design that has not been validated. It is possible that design <zcu111> may result in errors during validation.
# generate_target all [get_files [get_property directory [current_project]]/myproj.srcs/sources_1/bd/zcu111/zcu111.bd]
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
INFO: [PSU-1]  DP_AUDIO clock source: RPLL is also being used by other peripheral clocks. Their outputs may get impacted if any driver changes DP_AUDIO PLL source to support runtime audio change 
CRITICAL WARNING: [BD 41-1347] Reset pin /axi_interconnect_0/ARESETN (associated clock /axi_interconnect_0/ACLK) is connected to asynchronous reset source /zynq_ultra_ps_e_0/pl_resetn0.
This may prevent design from meeting timing. Instead it should be connected to reset source /proc_sys_reset_0/interconnect_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /axi_interconnect_0/S00_ARESETN (associated clock /axi_interconnect_0/S00_ACLK) is connected to asynchronous reset source /zynq_ultra_ps_e_0/pl_resetn0.
This may prevent design from meeting timing. Instead it should be connected to reset source /proc_sys_reset_0/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /axi_interconnect_0/M00_ARESETN (associated clock /axi_interconnect_0/M00_ACLK) is connected to asynchronous reset source /zynq_ultra_ps_e_0/pl_resetn0.
This may prevent design from meeting timing. Instead it should be connected to reset source /proc_sys_reset_0/peripheral_aresetn.
CRITICAL WARNING: [BD 41-1347] Reset pin /axi_interconnect_0/M01_ARESETN (associated clock /axi_interconnect_0/M01_ACLK) is connected to asynchronous reset source /zynq_ultra_ps_e_0/pl_resetn0.
This may prevent design from meeting timing. Instead it should be connected to reset source /proc_sys_reset_0/peripheral_aresetn.
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/m00_couplers/auto_ds/S_AXI(0) and /axi_interconnect_0/xbar/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/m00_couplers/auto_ds/S_AXI(0) and /axi_interconnect_0/xbar/M00_AXI(16)
WARNING: [BD 41-237] Bus Interface property AWUSER_WIDTH does not match between /axi_interconnect_0/m01_couplers/auto_ds/S_AXI(0) and /axi_interconnect_0/xbar/M01_AXI(16)
WARNING: [BD 41-237] Bus Interface property ARUSER_WIDTH does not match between /axi_interconnect_0/m01_couplers/auto_ds/S_AXI(0) and /axi_interconnect_0/xbar/M01_AXI(16)
Wrote  : </home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/zcu111.bd> 
VHDL Output written to : /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd
VHDL Output written to : /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/sim/zcu111.vhd
VHDL Output written to : /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/hdl/zcu111_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_axi_protocol_convert_1_0/zcu111_axi_protocol_convert_1_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_protocol_convert_1 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_axi_protocol_convert_2_0/zcu111_axi_protocol_convert_2_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_protocol_convert_2 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [xilinx.com:ip:zynq_ultra_ps_e:3.2-0] zcu111_zynq_ultra_ps_e_0_0: 
Changes in your design (including the PCW configuration settings) are not automatically exported from Vivado to Xilinx's SDK, Petalinux or Yocto.
This is by design to avoid disrupting existing embedded development efforts. To have any changes of your design taking effect in the embedded software flow please export your
design by going through Vivado's main menu, click on File, then Export finally select Export Hardware, please ensure you click on the Include BitStream option.
The auto-generated HDF file is all you need to import in Xilinx's SDK, Petalinux or Yocto for your changes to be reflected in the Embedded Software Flow.
For more information, please consult PG201, section: Exporting PCW Settings to Embedded Software Flows
INFO: [PSU-0] Address Range of DDR (0x7ff00000 to 0x7fffffff) is reserved by PMU for internal purpose.
INFO: [BD 41-1029] Generation completed for the IP Integrator block zynq_ultra_ps_e_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_0/zcu111_auto_ds_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m00_couplers/auto_ds .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_1/zcu111_auto_ds_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/m01_couplers/auto_ds .
Exporting to file /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/hw_handoff/zcu111.hwh
Generated Block Design Tcl file /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/hw_handoff/zcu111_bd.tcl
Generated Hardware Definition File /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.hwdef
generate_target: Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 1896.887 ; gain = 127.160 ; free physical = 948 ; free virtual = 27545
# make_wrapper -files [get_files [get_property directory [current_project]]/myproj.srcs/sources_1/bd/zcu111/zcu111.bd] -top
# add_files -norecurse [get_property directory [current_project]]/myproj.srcs/sources_1/bd/zcu111/hdl/zcu111_wrapper.vhd
# update_compile_order -fileset sources_1
# add_files {/home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_slave_logic.vhd /home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_pkg.vhd}
# update_compile_order -fileset sources_1
# import_files -force /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl
# add_files /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/
# update_compile_order -fileset sources_1
# reset_run synth_1
# launch_runs synth_1 -jobs 4
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i0'...
[Fri Aug 21 22:40:01 2020] Launched rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i0_synth_1, rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_synth_1, rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_synth_1, zcu111_auto_ds_1_synth_1, zcu111_zynq_ultra_ps_e_0_0_synth_1, zcu111_auto_ds_0_synth_1, zcu111_xbar_0_synth_1, zcu111_proc_sys_reset_0_0_synth_1, zcu111_axi_protocol_convert_2_0_synth_1, zcu111_axi_protocol_convert_1_0_synth_1...
Run output will be captured here:
rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i0_synth_1: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.runs/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i0_synth_1/runme.log
rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_synth_1: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.runs/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_synth_1/runme.log
rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_synth_1: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.runs/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_synth_1/runme.log
zcu111_auto_ds_1_synth_1: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.runs/zcu111_auto_ds_1_synth_1/runme.log
zcu111_zynq_ultra_ps_e_0_0_synth_1: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.runs/zcu111_zynq_ultra_ps_e_0_0_synth_1/runme.log
zcu111_auto_ds_0_synth_1: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.runs/zcu111_auto_ds_0_synth_1/runme.log
zcu111_xbar_0_synth_1: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.runs/zcu111_xbar_0_synth_1/runme.log
zcu111_proc_sys_reset_0_0_synth_1: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.runs/zcu111_proc_sys_reset_0_0_synth_1/runme.log
zcu111_axi_protocol_convert_2_0_synth_1: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.runs/zcu111_axi_protocol_convert_2_0_synth_1/runme.log
zcu111_axi_protocol_convert_1_0_synth_1: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.runs/zcu111_axi_protocol_convert_1_0_synth_1/runme.log
[Fri Aug 21 22:40:01 2020] Launched synth_1...
Run output will be captured here: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.runs/synth_1/runme.log
# wait_on_run synth_1
[Fri Aug 21 22:40:01 2020] Waiting for synth_1 to finish...

*** Running vivado
    with args -log top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source top.tcl


****** Vivado v2018.3.1_AR71948 (64-bit)
  **** SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
  **** IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip'.
Command: synth_design -top top -part xczu28dr-ffvg1517-2-e -flatten_hierarchy none
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Synthesis license expires in 15 day(s)
INFO: [Common 17-1223] The version limit for your license is '2020.08' and will expire in 10 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7170 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1520.734 ; gain = 93.000 ; free physical = 5313 ; free virtual = 28320
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'top' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:7]
INFO: [Synth 8-638] synthesizing module 'gpio_simulink2ext' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/gpio_simulink2ext/gpio_simulink2ext.vhd:26]
	Parameter WIDTH bound to: 1 - type: integer 
	Parameter DDR bound to: 0 - type: integer 
	Parameter CLK_PHASE bound to: 0 - type: integer 
	Parameter REG_IOB bound to: true - type: string 
	Parameter PORT_BYPASS bound to: 0 - type: integer 
	Parameter INIT bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'Q_REG_SDR' to cell 'FD' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/gpio_simulink2ext/gpio_simulink2ext.vhd:77]
INFO: [Synth 8-256] done synthesizing module 'gpio_simulink2ext' (1#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/gpio_simulink2ext/gpio_simulink2ext.vhd:26]
INFO: [Synth 8-638] synthesizing module 'cdc_synchroniser' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:146]
	Parameter G_BUS_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cdc_synchroniser' (2#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/utils/cdc_synchroniser.vhd:146]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_led_cntrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:566]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_reg_cntrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:577]
INFO: [Synth 8-6157] synthesizing module 'mts_sysref_sync' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_V0_4/mts_sysref_sync.v:8]
	Parameter NO_SRC_CLK bound to: 0 - type: integer 
	Parameter SYNC_FFS bound to: 3 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IBUFDS' [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20424]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS' (3#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20424]
INFO: [Synth 8-6157] synthesizing module 'xpm_cdc_single' [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
	Parameter DEST_SYNC_FF bound to: 3 - type: integer 
	Parameter INIT_SYNC_FF bound to: 1 - type: integer 
	Parameter SIM_ASSERT_CHK bound to: 1 - type: integer 
	Parameter SRC_INPUT_REG bound to: 0 - type: integer 
	Parameter VERSION bound to: 0 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ASYNC_REG = "TRUE" *) [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:205]
INFO: [Synth 8-6155] done synthesizing module 'xpm_cdc_single' (4#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv:153]
INFO: [Synth 8-6155] done synthesizing module 'mts_sysref_sync' (5#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_V0_4/mts_sysref_sync.v:8]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_01_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:596]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_01_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:607]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_23_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:618]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_23_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:629]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_45_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:640]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_45_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:651]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_67_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:662]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_67_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:673]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot1_01_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:684]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot1_01_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:695]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot1_23_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:706]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot1_23_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:717]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot1_45_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:728]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot1_45_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:739]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot1_67_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:750]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot1_67_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:761]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot2_01_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:772]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot2_01_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:783]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot2_23_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:794]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot2_23_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:805]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot2_45_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:816]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot2_45_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:827]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot2_67_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:838]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot2_67_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:849]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot3_01_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:860]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot3_01_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:871]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot3_23_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:882]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot3_23_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:893]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot3_45_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:904]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot3_45_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:915]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot3_67_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:926]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot3_67_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:937]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot4_01_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:948]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot4_01_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:959]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot4_23_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:970]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot4_23_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:981]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot4_45_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:992]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot4_45_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1003]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot4_67_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1014]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot4_67_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1025]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot5_01_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1036]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot5_01_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1047]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot5_23_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1058]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot5_23_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1069]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot5_45_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1080]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot5_45_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1091]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot5_67_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1102]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot5_67_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1113]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot6_01_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1124]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot6_01_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1135]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot6_23_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1146]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot6_23_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1157]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot6_45_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1168]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot6_45_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1179]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot6_67_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1190]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot6_67_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1201]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot7_01_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1212]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot7_01_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1223]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot7_23_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1234]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot7_23_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1245]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot7_45_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1256]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot7_45_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1267]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot7_67_ss_ctrl' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1278]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot7_67_ss_status' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1289]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_sync_state0' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1300]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_sync_state1' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1311]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_sync_state2' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1322]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_sync_state3' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1333]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_sync_state4' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1344]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_sync_state5' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1355]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_sync_state6' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1366]
WARNING: [Synth 8-350] instance 'rfdc_multi_eight_adcs_2048gsps_mts_sync_state7' of module 'cdc_synchroniser' requires 7 connections, but only 5 given [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1377]
INFO: [Synth 8-6157] synthesizing module 'zcu111_infrastructure' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/infrastructure/zcu111_infrastructure.v:1]
	Parameter MULTIPLY bound to: 8.000000 - type: float 
	Parameter DIVIDE bound to: 4.000000 - type: float 
	Parameter DIVCLK bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'IBUFDS__parameterized0' [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20424]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter DIFF_TERM bound to: FALSE - type: string 
	Parameter DQS_BIAS bound to: FALSE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IFD_DELAY_VALUE bound to: AUTO - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IBUFDS__parameterized0' (5#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:20424]
INFO: [Synth 8-6157] synthesizing module 'MMCM_BASE' [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27427]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 8.000000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 4.000000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 90.000000 - type: float 
	Parameter CLKOUT2_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 180.000000 - type: float 
	Parameter CLKOUT3_DIVIDE bound to: 4 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 270.000000 - type: float 
	Parameter CLKOUT4_CASCADE bound to: FALSE - type: string 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLOCK_HOLD bound to: FALSE - type: string 
	Parameter DIVCLK_DIVIDE bound to: 1 - type: integer 
	Parameter REF_JITTER1 bound to: 0.000000 - type: float 
	Parameter STARTUP_WAIT bound to: FALSE - type: string 
INFO: [Synth 8-6155] done synthesizing module 'MMCM_BASE' (6#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:27427]
INFO: [Synth 8-6157] synthesizing module 'BUFG' [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'BUFG' (7#1) [/home/wei/Software/Vivado/install/Vivado/2018.3/scripts/rt/data/unisim_comp.v:609]
INFO: [Synth 8-6155] done synthesizing module 'zcu111_infrastructure' (8#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/infrastructure/zcu111_infrastructure.v:1]
INFO: [Synth 8-638] synthesizing module 'zcu111' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:2004]
INFO: [Synth 8-638] synthesizing module 'zcu111_axi_interconnect_0_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:1149]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_1CG92RI' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:97]
INFO: [Synth 8-3491] module 'zcu111_auto_ds_0' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.runs/synth_1/.Xil/Vivado-7128-wei-Berkeley/realtime/zcu111_auto_ds_0_stub.vhdl:5' bound to instance 'auto_ds' of component 'zcu111_auto_ds_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:331]
INFO: [Synth 8-638] synthesizing module 'zcu111_auto_ds_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.runs/synth_1/.Xil/Vivado-7128-wei-Berkeley/realtime/zcu111_auto_ds_0_stub.vhdl:87]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_1CG92RI' (9#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:97]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_9O4VJ' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:498]
INFO: [Synth 8-3491] module 'zcu111_auto_ds_1' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.runs/synth_1/.Xil/Vivado-7128-wei-Berkeley/realtime/zcu111_auto_ds_1_stub.vhdl:5' bound to instance 'auto_ds' of component 'zcu111_auto_ds_1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:732]
INFO: [Synth 8-638] synthesizing module 'zcu111_auto_ds_1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.runs/synth_1/.Xil/Vivado-7128-wei-Berkeley/realtime/zcu111_auto_ds_1_stub.vhdl:87]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_9O4VJ' (10#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:498]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_16GXSXB' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:903]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_16GXSXB' (11#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:903]
INFO: [Synth 8-3491] module 'zcu111_xbar_0' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.runs/synth_1/.Xil/Vivado-7128-wei-Berkeley/realtime/zcu111_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'zcu111_xbar_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:1825]
INFO: [Synth 8-638] synthesizing module 'zcu111_xbar_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.runs/synth_1/.Xil/Vivado-7128-wei-Berkeley/realtime/zcu111_xbar_0_stub.vhdl:93]
INFO: [Synth 8-256] done synthesizing module 'zcu111_axi_interconnect_0_0' (12#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:1149]
INFO: [Synth 8-3491] module 'zcu111_axi_protocol_convert_1_0' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.runs/synth_1/.Xil/Vivado-7128-wei-Berkeley/realtime/zcu111_axi_protocol_convert_1_0_stub.vhdl:5' bound to instance 'axi_protocol_convert_1' of component 'zcu111_axi_protocol_convert_1_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:2553]
INFO: [Synth 8-638] synthesizing module 'zcu111_axi_protocol_convert_1_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.runs/synth_1/.Xil/Vivado-7128-wei-Berkeley/realtime/zcu111_axi_protocol_convert_1_0_stub.vhdl:67]
INFO: [Synth 8-3491] module 'zcu111_axi_protocol_convert_2_0' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.runs/synth_1/.Xil/Vivado-7128-wei-Berkeley/realtime/zcu111_axi_protocol_convert_2_0_stub.vhdl:5' bound to instance 'axi_protocol_convert_2' of component 'zcu111_axi_protocol_convert_2_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:2612]
INFO: [Synth 8-638] synthesizing module 'zcu111_axi_protocol_convert_2_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.runs/synth_1/.Xil/Vivado-7128-wei-Berkeley/realtime/zcu111_axi_protocol_convert_2_0_stub.vhdl:67]
INFO: [Synth 8-3491] module 'zcu111_proc_sys_reset_0_0' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.runs/synth_1/.Xil/Vivado-7128-wei-Berkeley/realtime/zcu111_proc_sys_reset_0_0_stub.vhdl:5' bound to instance 'proc_sys_reset_0' of component 'zcu111_proc_sys_reset_0_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:2671]
INFO: [Synth 8-638] synthesizing module 'zcu111_proc_sys_reset_0_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.runs/synth_1/.Xil/Vivado-7128-wei-Berkeley/realtime/zcu111_proc_sys_reset_0_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'zcu111_zynq_ultra_ps_e_0_0' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.runs/synth_1/.Xil/Vivado-7128-wei-Berkeley/realtime/zcu111_zynq_ultra_ps_e_0_0_stub.vhdl:5' bound to instance 'zynq_ultra_ps_e_0' of component 'zcu111_zynq_ultra_ps_e_0_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:2684]
INFO: [Synth 8-638] synthesizing module 'zcu111_zynq_ultra_ps_e_0_0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.runs/synth_1/.Xil/Vivado-7128-wei-Berkeley/realtime/zcu111_zynq_ultra_ps_e_0_0_stub.vhdl:56]
INFO: [Synth 8-256] done synthesizing module 'zcu111' (13#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/synth/zcu111.vhd:2004]
WARNING: [Synth 8-689] width (40) of port connection 'M_AXI_RFDC_araddr' does not match port width (32) of module 'zcu111' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1402]
WARNING: [Synth 8-689] width (40) of port connection 'M_AXI_RFDC_awaddr' does not match port width (32) of module 'zcu111' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1406]
INFO: [Synth 8-638] synthesizing module 'axi4lite_ic_wrapper' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:417]
INFO: [Synth 8-638] synthesizing module 'axi4lite_axi4lite_top_ic' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic.vhd:43]
WARNING: [Synth 8-5858] RAM axi4lite_mosi_arr_reg from Abstract Data Type (record/struct) for this pattern/configuration is not supported. This will most likely be implemented in registers
WARNING: [Synth 8-3936] Found unconnected internal register 'addr_sel_reg' and it is trimmed from '32' to '18' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_axi4lite_top_ic' (14#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_axi4lite_top_ic.vhd:43]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot0_01_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot0_01_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_slave_logic' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_slave_logic.vhd:66]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_slave_logic' (15#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_slave_logic.vhd:66]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot0_01_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot0_01_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot0_01_ss_bram_muxdemux' (16#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot0_01_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot0_01_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot0_01_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
INFO: [Synth 8-638] synthesizing module 'asym_bram_tdp' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/asym_bram_tdp.vhd:54]
	Parameter WIDTHA bound to: 32 - type: integer 
	Parameter ADDRWIDTHA bound to: 10 - type: integer 
	Parameter WIDTHB bound to: 32 - type: integer 
	Parameter ADDRWIDTHB bound to: 10 - type: integer 
	Parameter READLATA bound to: 1 - type: integer 
	Parameter READLATB bound to: 1 - type: integer 
	Parameter INIT bound to: 0'b 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/asym_bram_tdp.vhd:123]
WARNING: [Synth 8-6014] Unused sequential element g_a_wider.regA_reg was removed.  [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/asym_bram_tdp.vhd:150]
WARNING: [Synth 8-6014] Unused sequential element g_a_wider.regB_reg was removed.  [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/asym_bram_tdp.vhd:160]
INFO: [Synth 8-256] done synthesizing module 'asym_bram_tdp' (17#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/asym_bram_tdp.vhd:54]
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot0_01_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot0_01_ss_bram_dp_ram' (18#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot0_01_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot0_01_ss_bram' (19#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot0_01_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot0_23_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot0_23_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot0_23_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot0_23_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot0_23_ss_bram_muxdemux' (20#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot0_23_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot0_23_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot0_23_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot0_23_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot0_23_ss_bram_dp_ram' (21#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot0_23_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot0_23_ss_bram' (22#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot0_23_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot0_45_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot0_45_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot0_45_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot0_45_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot0_45_ss_bram_muxdemux' (23#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot0_45_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot0_45_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot0_45_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot0_45_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot0_45_ss_bram_dp_ram' (24#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot0_45_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot0_45_ss_bram' (25#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot0_45_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot0_67_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot0_67_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot0_67_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot0_67_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot0_67_ss_bram_muxdemux' (26#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot0_67_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot0_67_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot0_67_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot0_67_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot0_67_ss_bram_dp_ram' (27#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot0_67_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot0_67_ss_bram' (28#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot0_67_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot1_01_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot1_01_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot1_01_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot1_01_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot1_01_ss_bram_muxdemux' (29#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot1_01_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot1_01_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot1_01_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot1_01_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot1_01_ss_bram_dp_ram' (30#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot1_01_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot1_01_ss_bram' (31#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot1_01_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot1_23_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot1_23_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot1_23_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot1_23_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot1_23_ss_bram_muxdemux' (32#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot1_23_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot1_23_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot1_23_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot1_23_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot1_23_ss_bram_dp_ram' (33#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot1_23_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot1_23_ss_bram' (34#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot1_23_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot1_45_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot1_45_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot1_45_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot1_45_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot1_45_ss_bram_muxdemux' (35#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot1_45_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot1_45_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot1_45_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot1_45_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot1_45_ss_bram_dp_ram' (36#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot1_45_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot1_45_ss_bram' (37#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot1_45_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot1_67_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot1_67_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot1_67_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot1_67_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot1_67_ss_bram_muxdemux' (38#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot1_67_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot1_67_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot1_67_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot1_67_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot1_67_ss_bram_dp_ram' (39#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot1_67_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot1_67_ss_bram' (40#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot1_67_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot2_01_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot2_01_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot2_01_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot2_01_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot2_01_ss_bram_muxdemux' (41#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot2_01_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot2_01_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot2_01_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot2_01_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot2_01_ss_bram_dp_ram' (42#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot2_01_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot2_01_ss_bram' (43#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot2_01_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot2_23_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot2_23_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot2_23_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot2_23_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot2_23_ss_bram_muxdemux' (44#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot2_23_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot2_23_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot2_23_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot2_23_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot2_23_ss_bram_dp_ram' (45#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot2_23_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot2_23_ss_bram' (46#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot2_23_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot2_45_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot2_45_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot2_45_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot2_45_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot2_45_ss_bram_muxdemux' (47#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot2_45_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot2_45_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot2_45_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot2_45_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot2_45_ss_bram_dp_ram' (48#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot2_45_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot2_45_ss_bram' (49#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot2_45_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot2_67_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot2_67_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot2_67_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot2_67_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot2_67_ss_bram_muxdemux' (50#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot2_67_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot2_67_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot2_67_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot2_67_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot2_67_ss_bram_dp_ram' (51#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot2_67_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot2_67_ss_bram' (52#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot2_67_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot3_01_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot3_01_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot3_01_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot3_01_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot3_01_ss_bram_muxdemux' (53#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot3_01_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot3_01_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot3_01_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot3_01_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot3_01_ss_bram_dp_ram' (54#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot3_01_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot3_01_ss_bram' (55#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot3_01_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot3_23_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot3_23_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot3_23_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot3_23_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot3_23_ss_bram_muxdemux' (56#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot3_23_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot3_23_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot3_23_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot3_23_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot3_23_ss_bram_dp_ram' (57#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot3_23_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot3_23_ss_bram' (58#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot3_23_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot3_45_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot3_45_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot3_45_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot3_45_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot3_45_ss_bram_muxdemux' (59#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot3_45_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot3_45_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot3_45_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot3_45_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot3_45_ss_bram_dp_ram' (60#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot3_45_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot3_45_ss_bram' (61#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot3_45_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot3_67_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot3_67_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot3_67_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot3_67_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot3_67_ss_bram_muxdemux' (62#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot3_67_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot3_67_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot3_67_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot3_67_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot3_67_ss_bram_dp_ram' (63#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot3_67_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot3_67_ss_bram' (64#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot3_67_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot4_01_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot4_01_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot4_01_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot4_01_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot4_01_ss_bram_muxdemux' (65#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot4_01_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot4_01_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot4_01_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot4_01_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot4_01_ss_bram_dp_ram' (66#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot4_01_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot4_01_ss_bram' (67#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot4_01_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot4_23_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot4_23_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot4_23_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot4_23_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot4_23_ss_bram_muxdemux' (68#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot4_23_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot4_23_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot4_23_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot4_23_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot4_23_ss_bram_dp_ram' (69#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot4_23_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot4_23_ss_bram' (70#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot4_23_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot4_45_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot4_45_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot4_45_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot4_45_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot4_45_ss_bram_muxdemux' (71#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot4_45_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot4_45_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot4_45_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot4_45_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot4_45_ss_bram_dp_ram' (72#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot4_45_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot4_45_ss_bram' (73#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot4_45_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot4_67_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot4_67_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot4_67_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot4_67_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot4_67_ss_bram_muxdemux' (74#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot4_67_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot4_67_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot4_67_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot4_67_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot4_67_ss_bram_dp_ram' (75#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot4_67_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot4_67_ss_bram' (76#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot4_67_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot5_01_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot5_01_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot5_01_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot5_01_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot5_01_ss_bram_muxdemux' (77#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot5_01_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot5_01_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot5_01_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot5_01_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot5_01_ss_bram_dp_ram' (78#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot5_01_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot5_01_ss_bram' (79#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot5_01_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot5_23_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot5_23_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot5_23_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot5_23_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot5_23_ss_bram_muxdemux' (80#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot5_23_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot5_23_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot5_23_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot5_23_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot5_23_ss_bram_dp_ram' (81#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot5_23_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot5_23_ss_bram' (82#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot5_23_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot5_45_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot5_45_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot5_45_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot5_45_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot5_45_ss_bram_muxdemux' (83#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot5_45_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot5_45_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot5_45_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot5_45_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot5_45_ss_bram_dp_ram' (84#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot5_45_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot5_45_ss_bram' (85#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot5_45_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot5_67_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot5_67_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot5_67_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot5_67_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot5_67_ss_bram_muxdemux' (86#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot5_67_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot5_67_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot5_67_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot5_67_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot5_67_ss_bram_dp_ram' (87#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot5_67_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot5_67_ss_bram' (88#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot5_67_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot6_01_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot6_01_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot6_01_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot6_01_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot6_01_ss_bram_muxdemux' (89#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot6_01_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot6_01_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot6_01_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot6_01_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot6_01_ss_bram_dp_ram' (90#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot6_01_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot6_01_ss_bram' (91#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot6_01_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot6_23_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot6_23_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot6_23_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot6_23_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot6_23_ss_bram_muxdemux' (92#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot6_23_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot6_23_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot6_23_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot6_23_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot6_23_ss_bram_dp_ram' (93#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot6_23_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot6_23_ss_bram' (94#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot6_23_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot6_45_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot6_45_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot6_45_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot6_45_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot6_45_ss_bram_muxdemux' (95#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot6_45_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot6_45_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot6_45_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot6_45_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot6_45_ss_bram_dp_ram' (96#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot6_45_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot6_45_ss_bram' (97#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot6_45_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot6_67_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot6_67_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot6_67_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot6_67_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot6_67_ss_bram_muxdemux' (98#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot6_67_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot6_67_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot6_67_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot6_67_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot6_67_ss_bram_dp_ram' (99#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot6_67_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot6_67_ss_bram' (100#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot6_67_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot7_01_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot7_01_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot7_01_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot7_01_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot7_01_ss_bram_muxdemux' (101#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot7_01_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot7_01_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot7_01_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot7_01_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot7_01_ss_bram_dp_ram' (102#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot7_01_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot7_01_ss_bram' (103#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot7_01_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot7_23_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot7_23_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot7_23_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot7_23_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot7_23_ss_bram_muxdemux' (104#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot7_23_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot7_23_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot7_23_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot7_23_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot7_23_ss_bram_dp_ram' (105#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot7_23_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot7_23_ss_bram' (106#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot7_23_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot7_45_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot7_45_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot7_45_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot7_45_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot7_45_ss_bram_muxdemux' (107#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot7_45_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot7_45_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot7_45_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot7_45_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot7_45_ss_bram_dp_ram' (108#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot7_45_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot7_45_ss_bram' (109#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot7_45_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot7_67_ss_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot7_67_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_snapshot7_67_ss_bram_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot7_67_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot7_67_ss_bram_muxdemux' (110#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot7_67_ss_bram_muxdemux.vhd:39]
INFO: [Synth 8-638] synthesizing module 'ipb_snapshot7_67_ss_bram_dp_ram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot7_67_ss_bram_dp_ram.vhd:52]
	Parameter ipb_ram_add_width bound to: 10 - type: integer 
	Parameter ipb_read bound to: 1 - type: bool 
	Parameter ipb_write bound to: 1 - type: bool 
	Parameter ipb_read_latency bound to: 1 - type: integer 
	Parameter user_ram_dat_width bound to: 32 - type: integer 
	Parameter user_ram_add_width bound to: 10 - type: integer 
	Parameter user_read_latency bound to: 1 - type: integer 
	Parameter init_file bound to: (null) - type: string 
	Parameter init_file_format bound to: hex - type: string 
WARNING: [Synth 8-3936] Found unconnected internal register 'ipb_rack_s_reg' and it is trimmed from '2' to '1' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot7_67_ss_bram_dp_ram.vhd:227]
INFO: [Synth 8-256] done synthesizing module 'ipb_snapshot7_67_ss_bram_dp_ram' (111#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/ipb_snapshot7_67_ss_bram_dp_ram.vhd:52]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_snapshot7_67_ss_bram' (112#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_snapshot7_67_ss_bram.vhd:44]
INFO: [Synth 8-638] synthesizing module 'axi4lite_sw_reg' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_sw_reg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'axi4lite_sw_reg_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_sw_reg_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_sw_reg_muxdemux' (113#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_sw_reg_muxdemux.vhd:39]
WARNING: [Synth 8-614] signal 'axi4lite_sw_reg_int' is read in the process but is not in the sensitivity list [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_sw_reg.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_sw_reg' (114#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_sw_reg.vhd:42]
INFO: [Synth 8-638] synthesizing module 'axi4lite_sys_block' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_sys_block.vhd:42]
INFO: [Synth 8-638] synthesizing module 'axi4lite_sys_block_muxdemux' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_sys_block_muxdemux.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_sys_block_muxdemux' (115#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_sys_block_muxdemux.vhd:39]
WARNING: [Synth 8-614] signal 'axi4lite_sys_block_int' is read in the process but is not in the sensitivity list [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_sys_block.vhd:88]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_sys_block' (116#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/xml2vhdl_hdl_output/axi4lite_sys_block.vhd:42]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[led_cntrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[reg_cntrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot0_01_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot0_23_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot0_45_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot0_67_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot1_01_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot1_23_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot1_45_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot1_67_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot2_01_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot2_23_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot2_45_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot2_67_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot3_01_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot3_23_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot3_45_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot3_67_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot4_01_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot4_23_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot4_45_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot4_67_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot5_01_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot5_23_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot5_45_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot5_67_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot6_01_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot6_23_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot6_45_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot6_67_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot7_01_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot7_23_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot7_45_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in_we[snapshot7_67_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:423]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[led_cntrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[reg_cntrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot0_01_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot0_23_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot0_45_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot0_67_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot1_01_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot1_23_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot1_45_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot1_67_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot2_01_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot2_23_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot2_45_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot2_67_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot3_01_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot3_23_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot3_45_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot3_67_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot4_01_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot4_23_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot4_45_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot4_67_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot5_01_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot5_23_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot5_45_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot5_67_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot6_01_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot6_23_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot6_45_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot6_67_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot7_01_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot7_23_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot7_45_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sw_reg_in[snapshot7_67_ss_ctrl] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:424]
WARNING: [Synth 8-3848] Net axi4lite_sys_block_in_we[sys_scratchpad] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:427]
WARNING: [Synth 8-3848] Net axi4lite_sys_block_in[sys_scratchpad] in module/entity axi4lite_ic_wrapper does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:428]
INFO: [Synth 8-256] done synthesizing module 'axi4lite_ic_wrapper' (117#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/axi4lite_ic_wrapper.vhdl:417]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:62038]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_default_clock_driver' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:61793]
INFO: [Synth 8-638] synthesizing module 'xlclockdriver' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/xlclockdriver_rd.vhd:59]
	Parameter period bound to: 1 - type: integer 
	Parameter log_2_period bound to: 1 - type: integer 
	Parameter pipeline_regs bound to: 5 - type: integer 
	Parameter use_bufg bound to: 0 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:31' bound to instance 'clr_reg' of component 'synth_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/xlclockdriver_rd.vhd:236]
INFO: [Synth 8-638] synthesizing module 'synth_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:22' bound to instance 'reg_comp' of component 'single_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:79]
INFO: [Synth 8-638] synthesizing module 'single_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 0 - type: integer 
	Parameter init_value bound to: 4'b0000 
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'single_reg_w_init' (118#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'synth_reg_w_init' (119#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
WARNING: [Synth 8-6014] Unused sequential element clk_num_reg was removed.  [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/xlclockdriver_rd.vhd:212]
INFO: [Synth 8-256] done synthesizing module 'xlclockdriver' (120#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/xlclockdriver_rd.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_default_clock_driver' (121#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:61793]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_struct' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:59788]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x41' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:14]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xldelay' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:96]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter reg_retiming bound to: 0 - type: integer 
	Parameter reset bound to: 0 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:20' bound to instance 'synth_reg_srl_inst' of component 'synth_reg' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:123]
INFO: [Synth 8-638] synthesizing module 'synth_reg' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:30]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:22' bound to instance 'last_srlc33e' of component 'srlc33e' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:84]
INFO: [Synth 8-638] synthesizing module 'srlc33e' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:31]
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'srlc33e' (122#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'synth_reg' (123#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xldelay' (124#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:96]
INFO: [Synth 8-638] synthesizing module 'sysgen_inverter_6233897471' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:163]
INFO: [Synth 8-256] done synthesizing module 'sysgen_inverter_6233897471' (125#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:163]
INFO: [Synth 8-638] synthesizing module 'sysgen_logical_0f1aa1e2d7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:206]
INFO: [Synth 8-256] done synthesizing module 'sysgen_logical_0f1aa1e2d7' (126#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:206]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x41' (127#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:14]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_gpio_led' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:72]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlconvert' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:308]
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 1 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:20' bound to instance 'reg' of component 'synth_reg' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlconvert' (128#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:308]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_gpio_led' (129#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:72]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_gpio_led1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:117]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_gpio_led1' (130#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:117]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_led_cntrl' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:160]
INFO: [Synth 8-638] synthesizing module 'sysgen_delay_34e314c510' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:411]
INFO: [Synth 8-256] done synthesizing module 'sysgen_delay_34e314c510' (131#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:411]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlslice' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:68]
	Parameter new_msb bound to: 0 - type: integer 
	Parameter new_lsb bound to: 0 - type: integer 
	Parameter x_width bound to: 32 - type: integer 
	Parameter y_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlslice' (132#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_led_cntrl' (133#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:160]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_reg_cntrl' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:198]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_reg_cntrl' (134#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:198]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_rfdc_v0_4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:250]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_rfdc_v0_4' (135#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:250]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_01' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:2045]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x20' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:297]
INFO: [Synth 8-638] synthesizing module 'sysgen_concat_37649e01d1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:478]
INFO: [Synth 8-256] done synthesizing module 'sysgen_concat_37649e01d1' (136#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:478]
INFO: [Synth 8-638] synthesizing module 'sysgen_reinterpret_03c8cdbbc1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:504]
INFO: [Synth 8-256] done synthesizing module 'sysgen_reinterpret_03c8cdbbc1' (137#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:504]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x20' (138#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:297]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x20' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:1813]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x20' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:411]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x42' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:346]
INFO: [Synth 8-638] synthesizing module 'sysgen_logical_9cc14fefba' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:990]
INFO: [Synth 8-256] done synthesizing module 'sysgen_logical_9cc14fefba' (139#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:990]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x42' (140#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:346]
INFO: [Synth 8-638] synthesizing module 'sysgen_concat_fc8edfac0e' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:719]
INFO: [Synth 8-256] done synthesizing module 'sysgen_concat_fc8edfac0e' (141#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:719]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:308]
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 19 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 0 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 19 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_rfdc_multi_eight_adcs_2048gsps_mts_xlconvert' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:252' bound to instance 'convert' of component 'convert_func_call_rfdc_multi_eight_adcs_2048gsps_mts_xlconvert' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:360]
INFO: [Synth 8-638] synthesizing module 'convert_func_call_rfdc_multi_eight_adcs_2048gsps_mts_xlconvert' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:267]
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 19 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_rfdc_multi_eight_adcs_2048gsps_mts_xlconvert' (142#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:267]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized0' (142#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:308]
INFO: [Synth 8-638] synthesizing module 'sysgen_delay_e0740ee3f9' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:676]
INFO: [Synth 8-256] done synthesizing module 'sysgen_delay_e0740ee3f9' (143#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:676]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xldelay__parameterized0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:96]
	Parameter width bound to: 12 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter reg_retiming bound to: 0 - type: integer 
	Parameter reset bound to: 0 - type: integer 
	Parameter width bound to: 12 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:20' bound to instance 'synth_reg_srl_inst' of component 'synth_reg' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:123]
INFO: [Synth 8-638] synthesizing module 'synth_reg__parameterized2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:30]
	Parameter width bound to: 12 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 12 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:22' bound to instance 'last_srlc33e' of component 'srlc33e' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:84]
INFO: [Synth 8-638] synthesizing module 'srlc33e__parameterized1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:31]
	Parameter width bound to: 12 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'srlc33e__parameterized1' (143#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'synth_reg__parameterized2' (143#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xldelay__parameterized0' (143#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:96]
INFO: [Synth 8-638] synthesizing module 'sysgen_delay_5ec362a23c' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:613]
INFO: [Synth 8-256] done synthesizing module 'sysgen_delay_5ec362a23c' (144#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:613]
INFO: [Synth 8-638] synthesizing module 'sysgen_inverter_918b6bc6d0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:747]
INFO: [Synth 8-256] done synthesizing module 'sysgen_inverter_918b6bc6d0' (145#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:747]
INFO: [Synth 8-638] synthesizing module 'sysgen_logical_2486129911' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:791]
INFO: [Synth 8-256] done synthesizing module 'sysgen_logical_2486129911' (146#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:791]
INFO: [Synth 8-638] synthesizing module 'sysgen_logical_d7dc12cf31' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:587]
INFO: [Synth 8-256] done synthesizing module 'sysgen_logical_d7dc12cf31' (147#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:587]
INFO: [Synth 8-638] synthesizing module 'sysgen_logical_c05fefc67b' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:838]
INFO: [Synth 8-256] done synthesizing module 'sysgen_logical_c05fefc67b' (148#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:838]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlregister' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:890]
	Parameter d_width bound to: 1 - type: integer 
	Parameter init_value bound to: 1'b1 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b1 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:31' bound to instance 'synth_reg_inst' of component 'synth_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:916]
INFO: [Synth 8-638] synthesizing module 'synth_reg_w_init__parameterized1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b1 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b1 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:22' bound to instance 'reg_comp' of component 'single_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:79]
INFO: [Synth 8-638] synthesizing module 'single_reg_w_init__parameterized1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b1 
INFO: [Synth 8-113] binding component instance 'fdse_comp' to cell 'FDSE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:97]
INFO: [Synth 8-256] done synthesizing module 'single_reg_w_init__parameterized1' (148#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'synth_reg_w_init__parameterized1' (148#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlregister' (149#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:890]
INFO: [Synth 8-638] synthesizing module 'sysgen_shift_5af4fe0a99' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:944]
INFO: [Synth 8-256] done synthesizing module 'sysgen_shift_5af4fe0a99' (150#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:944]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1742]
	Parameter core_name0 bound to: rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1 - type: string 
	Parameter op_width bound to: 13 - type: integer 
	Parameter op_arith bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.runs/synth_1/.Xil/Vivado-7128-wei-Berkeley/realtime/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_stub.vhdl:5' bound to instance 'core_instance1' of component 'rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1801]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.runs/synth_1/.Xil/Vivado-7128-wei-Berkeley/realtime/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free' (151#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1742]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:68]
	Parameter new_msb bound to: 11 - type: integer 
	Parameter new_lsb bound to: 0 - type: integer 
	Parameter x_width bound to: 13 - type: integer 
	Parameter y_width bound to: 12 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized0' (151#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:68]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:68]
	Parameter new_msb bound to: 11 - type: integer 
	Parameter new_lsb bound to: 2 - type: integer 
	Parameter x_width bound to: 13 - type: integer 
	Parameter y_width bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized1' (151#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:68]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:68]
	Parameter new_msb bound to: 12 - type: integer 
	Parameter new_lsb bound to: 12 - type: integer 
	Parameter x_width bound to: 13 - type: integer 
	Parameter y_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized2' (151#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x20' (152#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:411]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x20' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:1035]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x20' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:664]
INFO: [Synth 8-638] synthesizing module 'sysgen_concat_e7487baac7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1108]
INFO: [Synth 8-256] done synthesizing module 'sysgen_concat_e7487baac7' (153#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1108]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_869e31f04d' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1137]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_869e31f04d' (154#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1137]
INFO: [Synth 8-638] synthesizing module 'sysgen_mux_71ee2b1026' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1159]
INFO: [Synth 8-256] done synthesizing module 'sysgen_mux_71ee2b1026' (155#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1159]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:890]
	Parameter d_width bound to: 32 - type: integer 
	Parameter init_value bound to: 32'b00000000000000000000000000000000 
	Parameter width bound to: 32 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 0 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:31' bound to instance 'synth_reg_inst' of component 'synth_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:916]
INFO: [Synth 8-638] synthesizing module 'synth_reg_w_init__parameterized3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
	Parameter width bound to: 32 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 0 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:22' bound to instance 'reg_comp' of component 'single_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:79]
INFO: [Synth 8-638] synthesizing module 'single_reg_w_init__parameterized3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
	Parameter width bound to: 32 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 0 - type: integer 
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'single_reg_w_init__parameterized3' (155#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'synth_reg_w_init__parameterized3' (155#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized0' (155#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:890]
INFO: [Synth 8-638] synthesizing module 'sysgen_relational_e5d6b5eaca' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1216]
INFO: [Synth 8-256] done synthesizing module 'sysgen_relational_e5d6b5eaca' (156#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1216]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_b58c3a1535' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1241]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_b58c3a1535' (157#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1241]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_d3f27a6354' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1260]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_d3f27a6354' (158#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1260]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_2fa4689d4e' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1279]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_2fa4689d4e' (159#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1279]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_31bab66ba6' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1298]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_31bab66ba6' (160#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1298]
INFO: [Synth 8-638] synthesizing module 'sysgen_mux_d624c1af44' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1320]
WARNING: [Synth 8-3936] Found unconnected internal register 'unregy_join_6_1_reg' and it is trimmed from '80' to '32' bits. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1338]
INFO: [Synth 8-256] done synthesizing module 'sysgen_mux_d624c1af44' (161#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1320]
INFO: [Synth 8-638] synthesizing module 'sysgen_counter_a9c1c293c2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1362]
INFO: [Synth 8-256] done synthesizing module 'sysgen_counter_a9c1c293c2' (162#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1362]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_a7b8778750' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:566]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_a7b8778750' (163#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:566]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1742]
	Parameter core_name0 bound to: rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2 - type: string 
	Parameter op_width bound to: 2 - type: integer 
	Parameter op_arith bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.runs/synth_1/.Xil/Vivado-7128-wei-Berkeley/realtime/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_stub.vhdl:5' bound to instance 'core_instance2' of component 'rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1811]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.runs/synth_1/.Xil/Vivado-7128-wei-Berkeley/realtime/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized0' (163#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1742]
INFO: [Synth 8-638] synthesizing module 'sysgen_mux_4874190f11' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1066]
INFO: [Synth 8-256] done synthesizing module 'sysgen_mux_4874190f11' (164#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1066]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x20' (165#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:664]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x43' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:970]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x43' (166#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:970]
INFO: [Synth 8-638] synthesizing module 'sysgen_constant_c95a0b5efb' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1017]
INFO: [Synth 8-256] done synthesizing module 'sysgen_constant_c95a0b5efb' (167#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1017]
INFO: [Synth 8-638] synthesizing module 'sysgen_logical_d26e5cda59' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1038]
INFO: [Synth 8-256] done synthesizing module 'sysgen_logical_d26e5cda59' (168#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1038]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:890]
	Parameter d_width bound to: 1 - type: integer 
	Parameter init_value bound to: 1'b0 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b0 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg_w_init' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:31' bound to instance 'synth_reg_inst' of component 'synth_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:916]
INFO: [Synth 8-638] synthesizing module 'synth_reg_w_init__parameterized5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b0 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b0 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:22' bound to instance 'reg_comp' of component 'single_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:79]
INFO: [Synth 8-638] synthesizing module 'single_reg_w_init__parameterized5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
	Parameter width bound to: 1 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 1'b0 
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'single_reg_w_init__parameterized5' (168#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'synth_reg_w_init__parameterized5' (168#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1' (168#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:890]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:68]
	Parameter new_msb bound to: 1 - type: integer 
	Parameter new_lsb bound to: 1 - type: integer 
	Parameter x_width bound to: 32 - type: integer 
	Parameter y_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized3' (168#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:68]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:68]
	Parameter new_msb bound to: 2 - type: integer 
	Parameter new_lsb bound to: 2 - type: integer 
	Parameter x_width bound to: 32 - type: integer 
	Parameter y_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized4' (168#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x20' (169#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:1035]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x19' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:1412]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x19' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:1266]
INFO: [Synth 8-638] synthesizing module 'sysgen_addsub_fd3b6c715c' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1432]
INFO: [Synth 8-638] synthesizing module 'synth_reg_w_init__parameterized6' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
	Parameter width bound to: 3 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 3'b010 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 3 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 3'b010 
INFO: [Synth 8-3491] module 'single_reg_w_init' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:22' bound to instance 'reg_comp' of component 'single_reg_w_init' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:79]
INFO: [Synth 8-638] synthesizing module 'single_reg_w_init__parameterized7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
	Parameter width bound to: 3 - type: integer 
	Parameter init_index bound to: 2 - type: integer 
	Parameter init_value bound to: 3'b010 
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-113] binding component instance 'fdse_comp' to cell 'FDSE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:97]
INFO: [Synth 8-113] binding component instance 'fdre_comp' to cell 'FDRE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:86]
INFO: [Synth 8-256] done synthesizing module 'single_reg_w_init__parameterized7' (169#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/single_reg_w_init.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'synth_reg_w_init__parameterized6' (169#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg_w_init.vhd:47]
WARNING: [Synth 8-6014] Unused sequential element op_mem_91_20_reg[0] was removed.  [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1459]
WARNING: [Synth 8-6014] Unused sequential element cout_mem_92_22_reg[0] was removed.  [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1470]
INFO: [Synth 8-256] done synthesizing module 'sysgen_addsub_fd3b6c715c' (170#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1432]
INFO: [Synth 8-638] synthesizing module 'sysgen_concat_f4b90dfa16' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1520]
INFO: [Synth 8-256] done synthesizing module 'sysgen_concat_f4b90dfa16' (171#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1520]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:308]
	Parameter din_width bound to: 10 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 10 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 0 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter din_width bound to: 10 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 10 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_rfdc_multi_eight_adcs_2048gsps_mts_xlconvert' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:252' bound to instance 'convert' of component 'convert_func_call_rfdc_multi_eight_adcs_2048gsps_mts_xlconvert' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:360]
INFO: [Synth 8-638] synthesizing module 'convert_func_call_rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:267]
	Parameter din_width bound to: 10 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 10 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized1' (171#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:267]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized1' (171#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:308]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:68]
	Parameter new_msb bound to: 0 - type: integer 
	Parameter new_lsb bound to: 0 - type: integer 
	Parameter x_width bound to: 10 - type: integer 
	Parameter y_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized5' (171#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:68]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized6' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:68]
	Parameter new_msb bound to: 9 - type: integer 
	Parameter new_lsb bound to: 1 - type: integer 
	Parameter x_width bound to: 10 - type: integer 
	Parameter y_width bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized6' (171#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:68]
INFO: [Synth 8-638] synthesizing module 'sysgen_mux_4417594854' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1548]
INFO: [Synth 8-256] done synthesizing module 'sysgen_mux_4417594854' (172#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1548]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x19' (173#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:1266]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x20' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:1380]
INFO: [Synth 8-638] synthesizing module 'sysgen_reinterpret_52bb84f12b' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:654]
INFO: [Synth 8-256] done synthesizing module 'sysgen_reinterpret_52bb84f12b' (174#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:654]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x20' (175#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:1380]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:308]
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 0 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_rfdc_multi_eight_adcs_2048gsps_mts_xlconvert' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:252' bound to instance 'convert' of component 'convert_func_call_rfdc_multi_eight_adcs_2048gsps_mts_xlconvert' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:360]
INFO: [Synth 8-638] synthesizing module 'convert_func_call_rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:267]
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized3' (175#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:267]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized2' (175#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:308]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:308]
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 1 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 0 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 1 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_rfdc_multi_eight_adcs_2048gsps_mts_xlconvert' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:252' bound to instance 'convert' of component 'convert_func_call_rfdc_multi_eight_adcs_2048gsps_mts_xlconvert' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:360]
INFO: [Synth 8-638] synthesizing module 'convert_func_call_rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:267]
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 1 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized5' (175#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:267]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized3' (175#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:308]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x19' (176#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:1412]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x19' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:1519]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:68]
	Parameter new_msb bound to: 31 - type: integer 
	Parameter new_lsb bound to: 0 - type: integer 
	Parameter x_width bound to: 32 - type: integer 
	Parameter y_width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized7' (176#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x19' (177#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:1519]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x19' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:1569]
INFO: [Synth 8-638] synthesizing module 'sysgen_concat_8611e618a5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1588]
INFO: [Synth 8-256] done synthesizing module 'sysgen_concat_8611e618a5' (178#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1588]
INFO: [Synth 8-638] synthesizing module 'sysgen_reinterpret_f7e0b72e82' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1618]
INFO: [Synth 8-256] done synthesizing module 'sysgen_reinterpret_f7e0b72e82' (179#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1618]
INFO: [Synth 8-638] synthesizing module 'sysgen_reinterpret_317b92931a' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1640]
INFO: [Synth 8-256] done synthesizing module 'sysgen_reinterpret_317b92931a' (180#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1640]
INFO: [Synth 8-638] synthesizing module 'sysgen_reinterpret_5dc9f217bd' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1664]
INFO: [Synth 8-256] done synthesizing module 'sysgen_reinterpret_5dc9f217bd' (181#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1664]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x19' (182#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:1569]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x19' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:1643]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized8' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:68]
	Parameter new_msb bound to: 2 - type: integer 
	Parameter new_lsb bound to: 1 - type: integer 
	Parameter x_width bound to: 32 - type: integer 
	Parameter y_width bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized8' (182#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:68]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized9' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:68]
	Parameter new_msb bound to: 3 - type: integer 
	Parameter new_lsb bound to: 3 - type: integer 
	Parameter x_width bound to: 32 - type: integer 
	Parameter y_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized9' (182#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:68]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized10' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:68]
	Parameter new_msb bound to: 31 - type: integer 
	Parameter new_lsb bound to: 4 - type: integer 
	Parameter x_width bound to: 32 - type: integer 
	Parameter y_width bound to: 28 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized10' (182#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x19' (183#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:1643]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x19' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:1731]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:308]
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter din_width bound to: 32 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_rfdc_multi_eight_adcs_2048gsps_mts_xlconvert' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:252' bound to instance 'convert' of component 'convert_func_call_rfdc_multi_eight_adcs_2048gsps_mts_xlconvert' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:360]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:20' bound to instance 'reg' of component 'synth_reg' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:376]
INFO: [Synth 8-638] synthesizing module 'synth_reg__parameterized4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:30]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'srlc33e' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:22' bound to instance 'last_srlc33e' of component 'srlc33e' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:84]
INFO: [Synth 8-638] synthesizing module 'srlc33e__parameterized3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:31]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-113] binding component instance 'u2' to cell 'FDE' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:75]
INFO: [Synth 8-256] done synthesizing module 'srlc33e__parameterized3' (183#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/srl33e.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'synth_reg__parameterized4' (183#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized4' (183#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:308]
INFO: [Synth 8-638] synthesizing module 'xlpassthrough' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:457]
	Parameter din_width bound to: 32 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlpassthrough' (184#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:457]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x19' (185#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:1731]
INFO: [Synth 8-638] synthesizing module 'sysgen_delay_4e9264ffdf' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:526]
INFO: [Synth 8-256] done synthesizing module 'sysgen_delay_4e9264ffdf' (186#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:526]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x20' (187#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:1813]
INFO: [Synth 8-638] synthesizing module 'xlpassthrough__parameterized0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:457]
	Parameter din_width bound to: 16 - type: integer 
	Parameter dout_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlpassthrough__parameterized0' (187#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:457]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_01' (188#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:2045]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_23' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:3879]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x19' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:2131]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x19' (189#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:2131]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x19' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:3647]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x19' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:2245]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x39' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:2180]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x39' (190#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:2180]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x19' (191#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:2245]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x19' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:2869]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x19' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:2498]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x19' (192#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:2498]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x40' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:2804]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x40' (193#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:2804]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x19' (194#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:2869]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x20' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:3246]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x20' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:3100]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x20' (195#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:3100]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x22' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:3214]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x22' (196#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:3214]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x20' (197#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:3246]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x21' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:3353]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x21' (198#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:3353]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x21' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:3403]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x21' (199#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:3403]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x21' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:3477]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x21' (200#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:3477]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x21' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:3565]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x21' (201#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:3565]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x19' (202#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:3647]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_23' (203#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:3879]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_45' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:5713]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x22' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:3965]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x22' (204#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:3965]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x22' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:5481]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x22' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:4079]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x46' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:4014]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x46' (205#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:4014]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x22' (206#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:4079]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x22' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:4703]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x22' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:4332]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x22' (207#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:4332]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x47' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:4638]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x47' (208#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:4638]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x22' (209#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:4703]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x22' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:5080]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x21' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:4934]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x21' (210#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:4934]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x21' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:5048]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x21' (211#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:5048]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x22' (212#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:5080]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x20' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:5187]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x20' (213#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:5187]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x20' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:5237]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x20' (214#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:5237]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x20' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:5311]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x20' (215#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:5311]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x20' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:5399]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x20' (216#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:5399]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x22' (217#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:5481]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_45' (218#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:5713]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_67' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:7547]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x21' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:5799]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x21' (219#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:5799]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x21' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:7315]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x21' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:5913]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x44' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:5848]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x44' (220#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:5848]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x21' (221#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:5913]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x21' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:6537]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x21' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:6166]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x21' (222#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:6166]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x45' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:6472]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x45' (223#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:6472]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x21' (224#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:6537]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x21' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:6914]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x22' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:6768]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x22' (225#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:6768]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x18' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:6882]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x18' (226#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:6882]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x21' (227#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:6914]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x16' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:7021]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x16' (228#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:7021]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x16' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:7071]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x16' (229#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:7071]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x16' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:7145]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x16' (230#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:7145]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x16' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:7233]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x16' (231#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:7233]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x21' (232#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:7315]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_67' (233#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:7547]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot1_01' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:9381]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x16' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:7633]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x16' (234#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:7633]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x16' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:9149]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x16' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:7747]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x33' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:7682]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x33' (235#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:7682]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x16' (236#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:7747]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x16' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:8371]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x16' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:8000]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x16' (237#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:8000]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x34' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:8306]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x34' (238#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:8306]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x16' (239#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:8371]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x16' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:8748]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x16' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:8602]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x16' (240#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:8602]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x15' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:8716]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x15' (241#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:8716]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x16' (242#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:8748]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x15' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:8855]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x15' (243#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:8855]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x15' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:8905]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x15' (244#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:8905]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x15' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:8979]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x15' (245#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:8979]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x15' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:9067]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x15' (246#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:9067]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x16' (247#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:9149]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot1_01' (248#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:9381]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot1_23' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:11215]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x15' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:9467]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x15' (249#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:9467]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x15' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:10983]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x15' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:9581]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x31' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:9516]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x31' (250#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:9516]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x15' (251#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:9581]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x15' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:10205]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x15' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:9834]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x15' (252#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:9834]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x32' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:10140]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x32' (253#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:10140]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x15' (254#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:10205]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x15' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:10582]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x15' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:10436]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x15' (255#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:10436]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x16' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:10550]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x16' (256#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:10550]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x15' (257#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:10582]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x18' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:10689]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x18' (258#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:10689]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x18' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:10739]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x18' (259#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:10739]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x18' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:10813]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x18' (260#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:10813]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x18' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:10901]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x18' (261#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:10901]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x15' (262#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:10983]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot1_23' (263#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:11215]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot1_45' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:13049]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x18' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:11301]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x18' (264#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:11301]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x18' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:12817]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x18' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:11415]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x37' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:11350]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x37' (265#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:11350]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x18' (266#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:11415]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x18' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:12039]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x18' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:11668]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x18' (267#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:11668]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x38' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:11974]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x38' (268#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:11974]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x18' (269#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:12039]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x18' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:12416]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x18' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:12270]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x18' (270#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:12270]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x19' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:12384]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x19' (271#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:12384]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x18' (272#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:12416]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x17' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:12523]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x17' (273#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:12523]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x17' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:12573]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x17' (274#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:12573]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x17' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:12647]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x17' (275#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:12647]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x17' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:12735]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x17' (276#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:12735]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x18' (277#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:12817]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot1_45' (278#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:13049]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot1_67' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:14883]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x17' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:13135]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x17' (279#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:13135]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x17' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:14651]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x17' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:13249]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x35' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:13184]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x35' (280#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:13184]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x17' (281#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:13249]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x17' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:13873]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x17' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:13502]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x17' (282#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:13502]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x36' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:13808]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x36' (283#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:13808]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x17' (284#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:13873]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x17' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:14250]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x17' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:14104]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x17' (285#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:14104]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x17' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:14218]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x17' (286#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:14218]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x17' (287#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:14250]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x25' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:14357]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x25' (288#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:14357]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x27' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:14407]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x27' (289#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:14407]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x28' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:14481]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x28' (290#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:14481]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x28' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:14569]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x28' (291#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:14569]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x17' (292#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:14651]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot1_67' (293#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:14883]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot2_01' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:16717]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x28' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:14969]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x28' (294#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:14969]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x28' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:16485]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x28' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:15083]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x58' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:15018]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x58' (295#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:15018]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x28' (296#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:15083]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x28' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:15707]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x28' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:15336]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x28' (297#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:15336]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x59' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:15642]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x59' (298#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:15642]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x28' (299#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:15707]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x28' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:16084]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x28' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:15938]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x28' (300#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:15938]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x28' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:16052]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x28' (301#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:16052]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x28' (302#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:16084]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x27' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:16191]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x27' (303#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:16191]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x26' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:16241]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x26' (304#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:16241]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x27' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:16315]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x27' (305#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:16315]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x27' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:16403]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x27' (306#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:16403]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x28' (307#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:16485]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot2_01' (308#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:16717]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot2_23' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:18551]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x27' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:16803]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x27' (309#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:16803]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x27' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:18319]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x27' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:16917]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x56' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:16852]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x56' (310#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:16852]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x27' (311#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:16917]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x27' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:17541]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x27' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:17170]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x27' (312#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:17170]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x57' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:17476]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x57' (313#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:17476]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x27' (314#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:17541]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x27' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:17918]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x27' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:17772]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x27' (315#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:17772]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x27' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:17886]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x27' (316#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:17886]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x27' (317#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:17918]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x29' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:18025]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x29' (318#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:18025]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x29' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:18075]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x29' (319#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:18075]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x30' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:18149]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x30' (320#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:18149]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x30' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:18237]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x30' (321#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:18237]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x27' (322#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:18319]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot2_23' (323#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:18551]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot2_45' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:20385]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x30' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:18637]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x30' (324#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:18637]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x30' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:20153]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x30' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:18751]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x62' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:18686]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x62' (325#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:18686]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x30' (326#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:18751]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x30' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:19375]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x30' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:19004]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x30' (327#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:19004]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x63' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:19310]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x63' (328#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:19310]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x30' (329#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:19375]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x30' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:19752]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x30' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:19606]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x30' (330#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:19606]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x30' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:19720]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x30' (331#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:19720]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x30' (332#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:19752]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x30' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:19859]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x30' (333#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:19859]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x28' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:19909]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x28' (334#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:19909]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x29' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:19983]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x29' (335#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:19983]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x29' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:20071]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x29' (336#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:20071]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x30' (337#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:20153]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot2_45' (338#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:20385]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot2_67' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:22219]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x29' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:20471]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x29' (339#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:20471]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x29' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:21987]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x29' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:20585]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x60' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:20520]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x60' (340#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:20520]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x29' (341#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:20585]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x29' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:21209]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x29' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:20838]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x29' (342#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:20838]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x61' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:21144]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x61' (343#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:21144]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x29' (344#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:21209]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x29' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:21586]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x29' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:21440]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x29' (345#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:21440]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x29' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:21554]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x29' (346#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:21554]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x29' (347#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:21586]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x28' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:21693]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x28' (348#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:21693]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x30' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:21743]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x30' (349#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:21743]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x24' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:21817]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x24' (350#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:21817]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x23' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:21905]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x23' (351#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:21905]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x29' (352#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:21987]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot2_67' (353#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:22219]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot3_01' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:24053]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x24' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:22305]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x24' (354#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:22305]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x24' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:23821]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x24' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:22419]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x50' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:22354]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x50' (355#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:22354]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x24' (356#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:22419]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x24' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:23043]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x24' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:22672]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x24' (357#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:22672]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x51' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:22978]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x51' (358#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:22978]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x24' (359#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:23043]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x24' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:23420]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x24' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:23274]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x24' (360#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:23274]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x24' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:23388]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x24' (361#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:23388]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x24' (362#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:23420]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x23' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:23527]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x23' (363#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:23527]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x22' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:23577]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x22' (364#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:23577]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x23' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:23651]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x23' (365#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:23651]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x22' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:23739]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x22' (366#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:23739]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x24' (367#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:23821]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot3_01' (368#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:24053]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot3_23' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:25887]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x23' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:24139]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x23' (369#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:24139]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x23' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:25655]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x23' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:24253]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x48' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:24188]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x48' (370#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:24188]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x23' (371#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:24253]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x23' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:24877]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x23' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:24506]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x23' (372#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:24506]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x49' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:24812]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x49' (373#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:24812]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x23' (374#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:24877]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x23' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:25254]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x23' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:25108]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x23' (375#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:25108]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x23' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:25222]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x23' (376#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:25222]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x23' (377#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:25254]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x22' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:25361]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x22' (378#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:25361]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x23' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:25411]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x23' (379#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:25411]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x25' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:25485]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x25' (380#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:25485]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x26' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:25573]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x26' (381#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:25573]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x23' (382#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:25655]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot3_23' (383#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:25887]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot3_45' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:27721]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x26' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:25973]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x26' (384#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:25973]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x26' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:27489]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x26' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:26087]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x54' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:26022]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x54' (385#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:26022]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x26' (386#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:26087]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x26' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:26711]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x26' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:26340]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x26' (387#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:26340]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x55' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:26646]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x55' (388#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:26646]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x26' (389#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:26711]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x26' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:27088]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x26' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:26942]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x26' (390#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:26942]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x26' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:27056]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x26' (391#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:27056]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x26' (392#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:27088]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x26' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:27195]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x26' (393#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:27195]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x25' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:27245]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x25' (394#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:27245]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x26' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:27319]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x26' (395#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:27319]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x24' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:27407]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x24' (396#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:27407]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x26' (397#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:27489]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot3_45' (398#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:27721]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot3_67' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:29555]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x25' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:27807]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x25' (399#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:27807]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x25' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:29323]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x25' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:27921]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x53' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:27856]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x53' (400#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:27856]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x25' (401#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:27921]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x25' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:28545]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x25' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:28174]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x25' (402#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:28174]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x52' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:28480]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x52' (403#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:28480]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x25' (404#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:28545]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x25' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:28922]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x25' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:28776]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x25' (405#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:28776]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x25' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:28890]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x25' (406#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:28890]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x25' (407#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:28922]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x24' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:29029]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x24' (408#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:29029]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x24' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:29079]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x24' (409#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:29079]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x22' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:29153]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x22' (410#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:29153]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x25' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:29241]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x25' (411#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:29241]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x25' (412#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:29323]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot3_67' (413#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:29555]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot4_01' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:31389]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:29641]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x4' (414#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:29641]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:31157]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:29755]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x10' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:29690]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x10' (415#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:29690]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x4' (416#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:29755]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:30379]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:30008]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x4' (417#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:30008]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x9' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:30314]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x9' (418#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:30314]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x4' (419#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:30379]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:30756]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:30610]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x4' (420#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:30610]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:30724]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x4' (421#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:30724]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x4' (422#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:30756]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:30863]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x4' (423#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:30863]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:30913]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x4' (424#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:30913]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:30987]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x4' (425#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:30987]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:31075]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x3' (426#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:31075]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x5' (427#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:31157]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot4_01' (428#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:31389]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot4_23' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:33223]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:31475]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x3' (429#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:31475]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:32991]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:31589]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:31524]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x7' (430#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:31524]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x3' (431#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:31589]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:32213]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:31842]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x3' (432#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:31842]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x8' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:32148]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x8' (433#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:32148]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x3' (434#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:32213]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:32590]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:32444]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x3' (435#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:32444]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:32558]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x3' (436#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:32558]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x3' (437#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:32590]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:32697]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x3' (438#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:32697]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:32747]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x3' (439#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:32747]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:32821]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x3' (440#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:32821]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:32909]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x4' (441#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:32909]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x4' (442#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:32991]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot4_23' (443#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:33223]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot4_45' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:35057]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x6' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:33309]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x6' (444#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:33309]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:34825]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x6' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:33423]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x13' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:33358]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x13' (445#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:33358]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x6' (446#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:33423]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x6' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:34047]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x6' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:33676]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x6' (447#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:33676]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x14' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:33982]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x14' (448#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:33982]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x6' (449#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:34047]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x6' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:34424]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x6' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:34278]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x6' (450#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:34278]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x6' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:34392]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x6' (451#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:34392]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x6' (452#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:34424]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x6' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:34531]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x6' (453#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:34531]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x6' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:34581]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x6' (454#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:34581]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x6' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:34655]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x6' (455#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:34655]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x6' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:34743]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x6' (456#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:34743]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x7' (457#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:34825]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot4_45' (458#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:35057]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot4_67' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:36891]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:35143]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x5' (459#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:35143]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x6' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:36659]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:35257]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x11' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:35192]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x11' (460#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:35192]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x5' (461#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:35257]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:35881]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:35510]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x5' (462#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:35510]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x12' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:35816]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x12' (463#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:35816]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x5' (464#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:35881]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:36258]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:36112]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x5' (465#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:36112]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:36226]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x5' (466#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:36226]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x5' (467#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:36258]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:36365]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x5' (468#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:36365]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:36415]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x5' (469#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:36415]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:36489]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x5' (470#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:36489]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:36577]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x5' (471#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:36577]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x6' (472#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:36659]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot4_67' (473#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:36891]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot5_01' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:38725]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:36977]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x7' (474#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:36977]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:38493]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:37091]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:37026]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x1' (475#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:37026]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x0' (476#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:37091]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:37715]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:37344]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x0' (477#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:37344]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:37650]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x2' (478#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:37650]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x0' (479#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:37715]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:38092]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:37946]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x0' (480#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:37946]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:38060]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x0' (481#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:38060]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x0' (482#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:38092]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:38199]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x0' (483#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:38199]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:38249]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x0' (484#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:38249]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:38323]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x0' (485#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:38323]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:38411]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x0' (486#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:38411]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x0' (487#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:38493]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot5_01' (488#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:38725]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot5_23' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:40559]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:38811]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x0' (489#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:38811]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:40327]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:38925]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:38860]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect' (490#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:38860]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen' (491#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:38925]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:39549]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:39178]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge' (492#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:39178]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:39484]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x0' (493#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:39484]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl' (494#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:39549]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:39926]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:39780]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add' (495#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:39780]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:39894]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in' (496#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:39894]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram' (497#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:39926]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:40033]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl' (498#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:40033]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:40083]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine' (499#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:40083]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:40157]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split' (500#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:40157]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:40245]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status' (501#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:40245]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss' (502#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:40327]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot5_23' (503#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:40559]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot5_45' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:42393]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:40645]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate' (504#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:40645]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:42161]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:40759]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:40694]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x5' (505#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:40694]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x2' (506#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:40759]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:41383]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:41012]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x2' (507#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:41012]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x6' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:41318]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x6' (508#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:41318]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x2' (509#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:41383]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:41760]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:41614]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x2' (510#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:41614]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:41728]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x2' (511#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:41728]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x2' (512#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:41760]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:41867]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x2' (513#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:41867]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:41917]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x2' (514#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:41917]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:41991]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x2' (515#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:41991]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:42079]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x2' (516#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:42079]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x3' (517#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:42161]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot5_45' (518#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:42393]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot5_67' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:44227]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:42479]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x2' (519#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:42479]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:43995]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:42593]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:42528]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x3' (520#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:42528]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x1' (521#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:42593]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:43217]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:42846]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x1' (522#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:42846]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:43152]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x4' (523#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:43152]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x1' (524#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:43217]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:43594]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:43448]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x1' (525#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:43448]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:43562]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x1' (526#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:43562]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x1' (527#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:43594]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:43701]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x1' (528#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:43701]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:43751]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x1' (529#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:43751]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:43825]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x1' (530#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:43825]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:43913]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x1' (531#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:43913]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x2' (532#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:43995]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot5_67' (533#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:44227]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot6_01' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:46061]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:44313]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x1' (534#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:44313]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:45829]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x13' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:44427]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x24' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:44362]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x24' (535#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:44362]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x13' (536#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:44427]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x12' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:45051]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x12' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:44680]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x12' (537#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:44680]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x25' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:44986]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x25' (538#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:44986]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x12' (539#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:45051]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x12' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:45428]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x12' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:45282]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x12' (540#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:45282]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x12' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:45396]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x12' (541#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:45396]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x12' (542#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:45428]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x12' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:45535]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x12' (543#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:45535]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x12' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:45585]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x12' (544#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:45585]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x12' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:45659]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x12' (545#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:45659]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x12' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:45747]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x12' (546#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:45747]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x1' (547#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:45829]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot6_01' (548#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:46061]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot6_23' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:47895]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x12' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:46147]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x12' (549#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:46147]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x12' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:47663]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x10' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:46261]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x22' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:46196]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x22' (550#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:46196]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x10' (551#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:46261]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x11' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:46885]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x11' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:46514]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x11' (552#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:46514]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x23' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:46820]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x23' (553#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:46820]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x11' (554#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:46885]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x11' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:47262]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x11' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:47116]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x11' (555#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:47116]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x11' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:47230]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x11' (556#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:47230]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x11' (557#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:47262]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x11' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:47369]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x11' (558#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:47369]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x11' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:47419]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x11' (559#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:47419]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x11' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:47493]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x11' (560#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:47493]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x11' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:47581]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x11' (561#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:47581]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x12' (562#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:47663]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot6_23' (563#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:47895]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot6_45' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:49729]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x11' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:47981]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x11' (564#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:47981]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x11' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:49497]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x11' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:48095]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x26' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:48030]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x26' (565#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:48030]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x11' (566#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:48095]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x14' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:48719]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x14' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:48348]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x14' (567#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:48348]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x30' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:48654]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x30' (568#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:48654]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x14' (569#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:48719]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x14' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:49096]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x14' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:48950]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x14' (570#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:48950]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x14' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:49064]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x14' (571#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:49064]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x14' (572#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:49096]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x14' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:49203]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x14' (573#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:49203]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x14' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:49253]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x14' (574#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:49253]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x14' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:49327]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x14' (575#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:49327]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x14' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:49415]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x14' (576#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:49415]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x11' (577#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:49497]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot6_45' (578#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:49729]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot6_67' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:51563]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x14' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:49815]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x14' (579#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:49815]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x14' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:51331]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x14' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:49929]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x28' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:49864]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x28' (580#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:49864]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x14' (581#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:49929]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x13' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:50553]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x13' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:50182]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x13' (582#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:50182]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x27' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:50488]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x27' (583#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:50488]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x13' (584#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:50553]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x13' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:50930]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x13' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:50784]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x13' (585#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:50784]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x13' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:50898]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x13' (586#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:50898]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x13' (587#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:50930]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x13' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:51037]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x13' (588#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:51037]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x13' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:51087]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x13' (589#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:51087]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x13' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:51161]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x13' (590#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:51161]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x13' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:51249]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x13' (591#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:51249]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x14' (592#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:51331]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot6_67' (593#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:51563]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot7_01' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:53397]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x13' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:51649]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x13' (594#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:51649]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x13' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:53165]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x12' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:51763]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x29' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:51698]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x29' (595#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:51698]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x12' (596#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:51763]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x8' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:52387]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x8' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:52016]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x8' (597#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:52016]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x17' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:52322]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x17' (598#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:52322]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x8' (599#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:52387]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x8' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:52764]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x8' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:52618]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x8' (600#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:52618]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x8' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:52732]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x8' (601#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:52732]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x8' (602#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:52764]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x8' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:52871]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x8' (603#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:52871]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x8' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:52921]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x8' (604#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:52921]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x8' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:52995]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x8' (605#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:52995]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x8' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:53083]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x8' (606#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:53083]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x13' (607#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:53165]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot7_01' (608#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:53397]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot7_23' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:55231]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x9' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:53483]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x9' (609#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:53483]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x9' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:54999]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x8' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:53597]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x18' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:53532]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x18' (610#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:53532]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x8' (611#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:53597]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:54221]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:53850]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x7' (612#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:53850]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x15' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:54156]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x15' (613#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:54156]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x7' (614#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:54221]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:54598]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:54452]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x7' (615#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:54452]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:54566]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x7' (616#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:54566]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x7' (617#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:54598]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:54705]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x7' (618#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:54705]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:54755]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x7' (619#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:54755]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:54829]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x7' (620#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:54829]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:54917]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x7' (621#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:54917]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x9' (622#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:54999]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot7_23' (623#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:55231]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot7_45' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:57065]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x8' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:55317]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x8' (624#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:55317]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x8' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:56833]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:55431]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x16' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:55366]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x16' (625#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:55366]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x7' (626#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:55431]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x9' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:56055]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x10' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:55684]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x10' (627#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:55684]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x20' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:55990]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x20' (628#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:55990]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x9' (629#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:56055]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x10' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:56432]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x10' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:56286]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x10' (630#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:56286]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x10' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:56400]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x10' (631#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:56400]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x10' (632#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:56432]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x10' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:56539]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x10' (633#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:56539]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x10' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:56589]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x10' (634#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:56589]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x10' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:56663]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x10' (635#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:56663]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x10' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:56751]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x10' (636#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:56751]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x8' (637#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:56833]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot7_45' (638#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:57065]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot7_67' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:58899]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x10' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:57151]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_buscreate_x10' (639#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:57151]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x10' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:58667]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x9' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:57265]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x21' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:57200]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x21' (640#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:57200]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x9' (641#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:57265]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x10' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:57889]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x9' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:57518]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x9' (642#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:57518]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x19' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:57824]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x19' (643#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:57824]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x10' (644#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:57889]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x9' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:58266]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x9' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:58120]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_calc_add_x9' (645#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:58120]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x9' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:58234]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_munge_in_x9' (646#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:58234]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_bram_x9' (647#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:58266]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x9' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:58373]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_x9' (648#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:58373]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x9' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:58423]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_combine_x9' (649#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:58423]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x9' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:58497]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ctrl_split_x9' (650#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:58497]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x9' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:58585]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_status_x9' (651#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:58585]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_ss_x10' (652#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:58667]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_snapshot7_67' (653#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:58899]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_sync_state0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:58986]
INFO: [Synth 8-638] synthesizing module 'sysgen_delay_dcfb8a9294' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1686]
INFO: [Synth 8-256] done synthesizing module 'sysgen_delay_dcfb8a9294' (654#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1686]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:308]
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter en_width bound to: 1 - type: integer 
	Parameter en_bin_pt bound to: 0 - type: integer 
	Parameter en_arith bound to: 1 - type: integer 
	Parameter bool_conversion bound to: 0 - type: integer 
	Parameter latency bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'convert_func_call_rfdc_multi_eight_adcs_2048gsps_mts_xlconvert' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:252' bound to instance 'convert' of component 'convert_func_call_rfdc_multi_eight_adcs_2048gsps_mts_xlconvert' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:360]
INFO: [Synth 8-638] synthesizing module 'convert_func_call_rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:267]
	Parameter din_width bound to: 1 - type: integer 
	Parameter din_bin_pt bound to: 0 - type: integer 
	Parameter din_arith bound to: 1 - type: integer 
	Parameter dout_width bound to: 32 - type: integer 
	Parameter dout_bin_pt bound to: 0 - type: integer 
	Parameter dout_arith bound to: 1 - type: integer 
	Parameter quantization bound to: 1 - type: integer 
	Parameter overflow bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'convert_func_call_rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized7' (654#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:267]
	Parameter width bound to: 32 - type: integer 
	Parameter latency bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'synth_reg' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/synth_reg.vhd:20' bound to instance 'reg' of component 'synth_reg' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:376]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized5' (654#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:308]
INFO: [Synth 8-638] synthesizing module 'xlpassthrough__parameterized1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:457]
	Parameter din_width bound to: 1 - type: integer 
	Parameter dout_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'xlpassthrough__parameterized1' (654#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:457]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_sync_state0' (655#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:58986]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_sync_state1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:59059]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_sync_state1' (656#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:59059]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_sync_state2' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:59132]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_sync_state2' (657#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:59132]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_sync_state3' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:59205]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_sync_state3' (658#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:59205]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_sync_state4' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:59278]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_sync_state4' (659#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:59278]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_sync_state5' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:59351]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_sync_state5' (660#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:59351]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_sync_state6' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:59424]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_sync_state6' (661#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:59424]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_sync_state7' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:59497]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_sync_state7' (662#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:59497]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized11' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:68]
	Parameter new_msb bound to: 15 - type: integer 
	Parameter new_lsb bound to: 0 - type: integer 
	Parameter x_width bound to: 128 - type: integer 
	Parameter y_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized11' (662#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:68]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized12' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:68]
	Parameter new_msb bound to: 47 - type: integer 
	Parameter new_lsb bound to: 32 - type: integer 
	Parameter x_width bound to: 128 - type: integer 
	Parameter y_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized12' (662#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:68]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized13' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:68]
	Parameter new_msb bound to: 79 - type: integer 
	Parameter new_lsb bound to: 64 - type: integer 
	Parameter x_width bound to: 128 - type: integer 
	Parameter y_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized13' (662#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:68]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized14' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:68]
	Parameter new_msb bound to: 111 - type: integer 
	Parameter new_lsb bound to: 96 - type: integer 
	Parameter x_width bound to: 128 - type: integer 
	Parameter y_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized14' (662#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:68]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized15' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:68]
	Parameter new_msb bound to: 127 - type: integer 
	Parameter new_lsb bound to: 112 - type: integer 
	Parameter x_width bound to: 128 - type: integer 
	Parameter y_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized15' (662#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:68]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized16' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:68]
	Parameter new_msb bound to: 95 - type: integer 
	Parameter new_lsb bound to: 80 - type: integer 
	Parameter x_width bound to: 128 - type: integer 
	Parameter y_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized16' (662#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:68]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized17' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:68]
	Parameter new_msb bound to: 63 - type: integer 
	Parameter new_lsb bound to: 48 - type: integer 
	Parameter x_width bound to: 128 - type: integer 
	Parameter y_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized17' (662#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:68]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized18' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:68]
	Parameter new_msb bound to: 31 - type: integer 
	Parameter new_lsb bound to: 16 - type: integer 
	Parameter x_width bound to: 128 - type: integer 
	Parameter y_width bound to: 16 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized18' (662#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:68]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized1' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1742]
	Parameter core_name0 bound to: rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i0 - type: string 
	Parameter op_width bound to: 28 - type: integer 
	Parameter op_arith bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i0' declared at '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.runs/synth_1/.Xil/Vivado-7128-wei-Berkeley/realtime/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i0_stub.vhdl:5' bound to instance 'core_instance0' of component 'rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1791]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i0' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.runs/synth_1/.Xil/Vivado-7128-wei-Berkeley/realtime/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i0_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized1' (662#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:1742]
INFO: [Synth 8-638] synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized19' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:68]
	Parameter new_msb bound to: 27 - type: integer 
	Parameter new_lsb bound to: 27 - type: integer 
	Parameter x_width bound to: 28 - type: integer 
	Parameter y_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized19' (662#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts_entity_declarations.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts_struct' (663#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:59788]
INFO: [Synth 8-256] done synthesizing module 'rfdc_multi_eight_adcs_2048gsps_mts' (664#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/sysgen/rfdc_multi_eight_adcs_2048gsps_mts.vhd:62038]
WARNING: [Synth 8-3848] Net rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4_adc0_dout in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:49]
WARNING: [Synth 8-3848] Net rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4_adc0_sync in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1826]
WARNING: [Synth 8-3848] Net rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4_adc1_dout in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1827]
WARNING: [Synth 8-3848] Net rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4_adc1_sync in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1828]
WARNING: [Synth 8-3848] Net rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4_adc2_dout in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1829]
WARNING: [Synth 8-3848] Net rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4_adc2_sync in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1830]
WARNING: [Synth 8-3848] Net rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4_adc3_dout in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1831]
WARNING: [Synth 8-3848] Net rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4_adc3_sync in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1832]
WARNING: [Synth 8-3848] Net rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4_adc4_dout in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1833]
WARNING: [Synth 8-3848] Net rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4_adc4_sync in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1834]
WARNING: [Synth 8-3848] Net rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4_adc5_dout in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1835]
WARNING: [Synth 8-3848] Net rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4_adc5_sync in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1836]
WARNING: [Synth 8-3848] Net rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4_adc6_dout in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1837]
WARNING: [Synth 8-3848] Net rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4_adc6_sync in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1838]
WARNING: [Synth 8-3848] Net rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4_adc7_dout in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1839]
WARNING: [Synth 8-3848] Net rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4_adc7_sync in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1840]
WARNING: [Synth 8-3848] Net rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_01_ss_status_in_we in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:323]
WARNING: [Synth 8-3848] Net rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_23_ss_status_in_we in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:329]
WARNING: [Synth 8-3848] Net rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_45_ss_status_in_we in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:335]
WARNING: [Synth 8-3848] Net rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_67_ss_status_in_we in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:341]
WARNING: [Synth 8-3848] Net rfdc_multi_eight_adcs_2048gsps_mts_snapshot1_01_ss_status_in_we in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:347]
WARNING: [Synth 8-3848] Net rfdc_multi_eight_adcs_2048gsps_mts_snapshot1_23_ss_status_in_we in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:353]
WARNING: [Synth 8-3848] Net rfdc_multi_eight_adcs_2048gsps_mts_snapshot1_45_ss_status_in_we in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:359]
WARNING: [Synth 8-3848] Net rfdc_multi_eight_adcs_2048gsps_mts_snapshot1_67_ss_status_in_we in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:365]
WARNING: [Synth 8-3848] Net rfdc_multi_eight_adcs_2048gsps_mts_snapshot2_01_ss_status_in_we in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:371]
WARNING: [Synth 8-3848] Net rfdc_multi_eight_adcs_2048gsps_mts_snapshot2_23_ss_status_in_we in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:377]
WARNING: [Synth 8-3848] Net rfdc_multi_eight_adcs_2048gsps_mts_snapshot2_45_ss_status_in_we in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:383]
WARNING: [Synth 8-3848] Net rfdc_multi_eight_adcs_2048gsps_mts_snapshot2_67_ss_status_in_we in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:389]
WARNING: [Synth 8-3848] Net rfdc_multi_eight_adcs_2048gsps_mts_snapshot3_01_ss_status_in_we in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:395]
WARNING: [Synth 8-3848] Net rfdc_multi_eight_adcs_2048gsps_mts_snapshot3_23_ss_status_in_we in module/entity top does not have driver. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:401]
INFO: [Common 17-14] Message 'Synth 8-3848' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-6155] done synthesizing module 'top' (665#1) [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:7]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized19 has unconnected port x[26]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized19 has unconnected port x[25]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized19 has unconnected port x[24]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized19 has unconnected port x[23]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized19 has unconnected port x[22]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized19 has unconnected port x[21]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized19 has unconnected port x[20]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized19 has unconnected port x[19]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized19 has unconnected port x[18]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized19 has unconnected port x[17]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized19 has unconnected port x[16]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized19 has unconnected port x[15]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized19 has unconnected port x[14]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized19 has unconnected port x[13]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized19 has unconnected port x[12]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized19 has unconnected port x[11]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized19 has unconnected port x[10]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized19 has unconnected port x[9]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized19 has unconnected port x[8]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized19 has unconnected port x[7]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized19 has unconnected port x[6]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized19 has unconnected port x[5]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized19 has unconnected port x[4]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized19 has unconnected port x[3]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized19 has unconnected port x[2]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized19 has unconnected port x[1]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized19 has unconnected port x[0]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized1 has unconnected port up[0]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized1 has unconnected port load[0]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized1 has unconnected port din[27]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized1 has unconnected port din[26]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized1 has unconnected port din[25]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized1 has unconnected port din[24]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized1 has unconnected port din[23]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized1 has unconnected port din[22]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized1 has unconnected port din[21]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized1 has unconnected port din[20]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized1 has unconnected port din[19]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized1 has unconnected port din[18]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized1 has unconnected port din[17]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized1 has unconnected port din[16]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized1 has unconnected port din[15]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized1 has unconnected port din[14]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized1 has unconnected port din[13]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized1 has unconnected port din[12]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized1 has unconnected port din[11]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized1 has unconnected port din[10]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized1 has unconnected port din[9]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized1 has unconnected port din[8]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized1 has unconnected port din[7]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized1 has unconnected port din[6]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized1 has unconnected port din[5]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized1 has unconnected port din[4]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized1 has unconnected port din[3]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized1 has unconnected port din[2]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized1 has unconnected port din[1]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized1 has unconnected port din[0]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized12 has unconnected port x[127]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized12 has unconnected port x[126]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized12 has unconnected port x[125]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized12 has unconnected port x[124]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized12 has unconnected port x[123]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized12 has unconnected port x[122]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized12 has unconnected port x[121]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized12 has unconnected port x[120]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized12 has unconnected port x[119]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized12 has unconnected port x[118]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized12 has unconnected port x[117]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized12 has unconnected port x[116]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized12 has unconnected port x[115]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized12 has unconnected port x[114]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized12 has unconnected port x[113]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized12 has unconnected port x[112]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized12 has unconnected port x[111]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized12 has unconnected port x[110]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized12 has unconnected port x[109]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized12 has unconnected port x[108]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized12 has unconnected port x[107]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized12 has unconnected port x[106]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized12 has unconnected port x[105]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized12 has unconnected port x[104]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized12 has unconnected port x[103]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized12 has unconnected port x[102]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized12 has unconnected port x[101]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized12 has unconnected port x[100]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized12 has unconnected port x[99]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized12 has unconnected port x[98]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized12 has unconnected port x[97]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized12 has unconnected port x[96]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized12 has unconnected port x[95]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized12 has unconnected port x[94]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized12 has unconnected port x[93]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized12 has unconnected port x[92]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized12 has unconnected port x[91]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized12 has unconnected port x[90]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized12 has unconnected port x[89]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized12 has unconnected port x[88]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized12 has unconnected port x[87]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized12 has unconnected port x[86]
WARNING: [Synth 8-3331] design rfdc_multi_eight_adcs_2048gsps_mts_xlslice__parameterized12 has unconnected port x[85]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1684.484 ; gain = 256.750 ; free physical = 5164 ; free virtual = 28183
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_led_cntrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:566]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_reg_cntrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:577]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_01_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:596]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_01_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:607]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_23_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:618]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_23_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:629]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_45_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:640]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_45_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:651]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_67_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:662]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_67_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:673]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot1_01_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:684]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot1_01_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:695]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot1_23_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:706]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot1_23_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:717]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot1_45_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:728]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot1_45_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:739]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot1_67_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:750]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot1_67_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:761]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot2_01_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:772]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot2_01_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:783]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot2_23_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:794]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot2_23_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:805]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot2_45_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:816]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot2_45_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:827]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot2_67_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:838]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot2_67_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:849]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot3_01_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:860]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot3_01_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:871]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot3_23_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:882]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot3_23_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:893]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot3_45_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:904]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot3_45_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:915]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot3_67_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:926]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot3_67_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:937]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot4_01_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:948]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot4_01_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:959]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot4_23_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:970]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot4_23_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:981]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot4_45_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:992]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot4_45_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1003]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot4_67_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1014]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot4_67_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1025]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot5_01_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1036]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot5_01_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1047]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot5_23_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1058]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot5_23_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1069]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot5_45_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1080]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot5_45_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1091]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot5_67_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1102]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot5_67_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1113]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot6_01_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1124]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot6_01_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1135]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot6_23_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1146]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot6_23_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1157]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot6_45_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1168]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot6_45_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1179]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot6_67_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1190]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot6_67_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1201]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot7_01_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1212]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot7_01_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1223]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot7_23_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1234]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot7_23_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1245]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot7_45_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1256]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot7_45_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1267]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot7_67_ss_ctrl:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1278]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_snapshot7_67_ss_status:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1289]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_sync_state0:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1300]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_sync_state1:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1311]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_sync_state2:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1322]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_sync_state3:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1333]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_sync_state4:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1344]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_sync_state5:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1355]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_sync_state6:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1366]
WARNING: [Synth 8-3295] tying undriven pin rfdc_multi_eight_adcs_2048gsps_mts_sync_state7:IP_TRIGGER to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1377]
WARNING: [Synth 8-3295] tying undriven pin zcu111_inst:M_AXI_RFDC_arready to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1401]
WARNING: [Synth 8-3295] tying undriven pin zcu111_inst:M_AXI_RFDC_awready to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1401]
WARNING: [Synth 8-3295] tying undriven pin zcu111_inst:M_AXI_RFDC_bresp[1] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1401]
WARNING: [Synth 8-3295] tying undriven pin zcu111_inst:M_AXI_RFDC_bresp[0] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1401]
WARNING: [Synth 8-3295] tying undriven pin zcu111_inst:M_AXI_RFDC_bvalid to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1401]
WARNING: [Synth 8-3295] tying undriven pin zcu111_inst:M_AXI_RFDC_rdata[31] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1401]
WARNING: [Synth 8-3295] tying undriven pin zcu111_inst:M_AXI_RFDC_rdata[30] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1401]
WARNING: [Synth 8-3295] tying undriven pin zcu111_inst:M_AXI_RFDC_rdata[29] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1401]
WARNING: [Synth 8-3295] tying undriven pin zcu111_inst:M_AXI_RFDC_rdata[28] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1401]
WARNING: [Synth 8-3295] tying undriven pin zcu111_inst:M_AXI_RFDC_rdata[27] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1401]
WARNING: [Synth 8-3295] tying undriven pin zcu111_inst:M_AXI_RFDC_rdata[26] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1401]
WARNING: [Synth 8-3295] tying undriven pin zcu111_inst:M_AXI_RFDC_rdata[25] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1401]
WARNING: [Synth 8-3295] tying undriven pin zcu111_inst:M_AXI_RFDC_rdata[24] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1401]
WARNING: [Synth 8-3295] tying undriven pin zcu111_inst:M_AXI_RFDC_rdata[23] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1401]
WARNING: [Synth 8-3295] tying undriven pin zcu111_inst:M_AXI_RFDC_rdata[22] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1401]
WARNING: [Synth 8-3295] tying undriven pin zcu111_inst:M_AXI_RFDC_rdata[21] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1401]
WARNING: [Synth 8-3295] tying undriven pin zcu111_inst:M_AXI_RFDC_rdata[20] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1401]
WARNING: [Synth 8-3295] tying undriven pin zcu111_inst:M_AXI_RFDC_rdata[19] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1401]
WARNING: [Synth 8-3295] tying undriven pin zcu111_inst:M_AXI_RFDC_rdata[18] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1401]
WARNING: [Synth 8-3295] tying undriven pin zcu111_inst:M_AXI_RFDC_rdata[17] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1401]
WARNING: [Synth 8-3295] tying undriven pin zcu111_inst:M_AXI_RFDC_rdata[16] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1401]
WARNING: [Synth 8-3295] tying undriven pin zcu111_inst:M_AXI_RFDC_rdata[15] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1401]
WARNING: [Synth 8-3295] tying undriven pin zcu111_inst:M_AXI_RFDC_rdata[14] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1401]
WARNING: [Synth 8-3295] tying undriven pin zcu111_inst:M_AXI_RFDC_rdata[13] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1401]
WARNING: [Synth 8-3295] tying undriven pin zcu111_inst:M_AXI_RFDC_rdata[12] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1401]
WARNING: [Synth 8-3295] tying undriven pin zcu111_inst:M_AXI_RFDC_rdata[11] to constant 0 [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/top.v:1401]
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1684.484 ; gain = 256.750 ; free physical = 5188 ; free virtual = 28207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1684.484 ; gain = 256.750 ; free physical = 5188 ; free virtual = 28207
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 1900 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_xbar_0/zcu111_xbar_0/zcu111_xbar_0_in_context.xdc] for cell 'zcu111_inst/axi_interconnect_0/xbar'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_xbar_0/zcu111_xbar_0/zcu111_xbar_0_in_context.xdc] for cell 'zcu111_inst/axi_interconnect_0/xbar'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_axi_protocol_convert_1_0/zcu111_axi_protocol_convert_1_0/zcu111_axi_protocol_convert_1_0_in_context.xdc] for cell 'zcu111_inst/axi_protocol_convert_1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_axi_protocol_convert_1_0/zcu111_axi_protocol_convert_1_0/zcu111_axi_protocol_convert_1_0_in_context.xdc] for cell 'zcu111_inst/axi_protocol_convert_1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_axi_protocol_convert_2_0/zcu111_axi_protocol_convert_2_0/zcu111_axi_protocol_convert_2_0_in_context.xdc] for cell 'zcu111_inst/axi_protocol_convert_2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_axi_protocol_convert_2_0/zcu111_axi_protocol_convert_2_0/zcu111_axi_protocol_convert_2_0_in_context.xdc] for cell 'zcu111_inst/axi_protocol_convert_2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_proc_sys_reset_0_0/zcu111_proc_sys_reset_0_0/zcu111_proc_sys_reset_0_0_in_context.xdc] for cell 'zcu111_inst/proc_sys_reset_0'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_proc_sys_reset_0_0/zcu111_proc_sys_reset_0_0/zcu111_proc_sys_reset_0_0_in_context.xdc] for cell 'zcu111_inst/proc_sys_reset_0'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_zynq_ultra_ps_e_0_0/zcu111_zynq_ultra_ps_e_0_0/zcu111_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'zcu111_inst/zynq_ultra_ps_e_0'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_zynq_ultra_ps_e_0_0/zcu111_zynq_ultra_ps_e_0_0/zcu111_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'zcu111_inst/zynq_ultra_ps_e_0'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_0/zcu111_auto_ds_0/zcu111_auto_ds_0_in_context.xdc] for cell 'zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_0/zcu111_auto_ds_0/zcu111_auto_ds_0_in_context.xdc] for cell 'zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_1/zcu111_auto_ds_1/zcu111_auto_ds_1_in_context.xdc] for cell 'zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_1/zcu111_auto_ds_1/zcu111_auto_ds_1_in_context.xdc] for cell 'zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i0/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i0/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i0_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/counter_led/comp0.core_instance0'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i0/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i0/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i0_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/counter_led/comp0.core_instance0'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_01/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_01/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_23/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_23/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_45/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_45/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_67/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_67/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_01/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_01/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_23/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_23/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_45/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_45/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_67/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_67/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_01/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_01/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_23/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_23/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_45/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_45/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_67/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_67/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_01/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_01/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_23/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_23/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_45/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_45/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_67/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_67/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_01/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_01/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_23/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_23/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_45/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_45/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_67/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_67/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot5_01/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot5_01/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot5_23/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot5_23/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot5_45/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot5_45/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot5_67/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot5_67/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_01/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_01/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_23/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_23/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_45/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_45/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_67/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_67/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_01/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_01/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_23/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_23/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_45/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_45/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_67/ss/add_gen/add_gen/comp1.core_instance1'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_67/ss/add_gen/add_gen/comp1.core_instance1'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot5_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot5_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot5_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot5_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot5_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot5_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot5_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot5_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_in_context.xdc] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/constrs_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/user_const.xdc]
INFO: [Timing 38-2] Deriving generated clocks [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/constrs_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/user_const.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]'. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/constrs_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/user_const.xdc:8]
WARNING: [Vivado 12-508] No pins matched 'zcu111_inst/zynq_ultra_ps_e_0/U0/PS8_i/PLCLK[0]'. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/constrs_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/user_const.xdc:9]
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/constrs_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/user_const.xdc]
WARNING: [Project 1-498] One or more constraints failed evaluation while reading constraint file [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/constrs_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/user_const.xdc] and the design contains unresolved black boxes. These constraints will be read post-synthesis (as long as their source constraint file is marked as used_in_implementation) and should be applied correctly then. You should review the constraints listed in the file [.Xil/top_propImpl.xdc] and check the run log file to verify that these constraints were correctly applied.
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/constrs_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/user_const.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.runs/synth_1/dont_touch.xdc]
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2705.078 ; gain = 0.000 ; free physical = 4206 ; free virtual = 27226
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4sysref/xpm_cdc_single_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4sysref/xpm_cdc_single_inst'
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2705.078 ; gain = 0.000 ; free physical = 4205 ; free virtual = 27224
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2705.078 ; gain = 0.000 ; free physical = 4205 ; free virtual = 27225
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1900 instances were transformed.
  BUFG => BUFGCE: 4 instances
  FD => FDRE: 2 instances
  FDE => FDRE: 1891 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 2 instances
  MMCM_BASE => MMCME4_ADV: 1 instances

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2705.078 ; gain = 0.000 ; free physical = 4205 ; free virtual = 27225
Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2705.078 ; gain = 0.000 ; free physical = 4205 ; free virtual = 27225
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/counter_led/comp0.core_instance0' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_01/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_23/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_45/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_67/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_01/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_23/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_45/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_67/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_01/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_23/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_45/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_67/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_01/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_23/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_45/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_67/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_01/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_23/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_45/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_67/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot5_01/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot5_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot5_23/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot5_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot5_45/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot5_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot5_67/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot5_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_01/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_23/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_45/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_67/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_01/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_23/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_23/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_45/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_45/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_67/ss/add_gen/add_gen/comp1.core_instance1' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '100.000' specified during out-of-context synthesis of instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_67/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2' at clock pin 'CLK' is different from the actual clock period '5.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 2705.078 ; gain = 1277.344 ; free physical = 4392 ; free virtual = 27412
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu28dr-ffvg1517-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:27 ; elapsed = 00:00:33 . Memory (MB): peak = 2705.078 ; gain = 1277.344 ; free physical = 4392 ; free virtual = 27412
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for zcu111_inst. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/axi_interconnect_0/xbar. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/axi_interconnect_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/axi_protocol_convert_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/axi_protocol_convert_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/proc_sys_reset_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/zynq_ultra_ps_e_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/counter_led/\comp0.core_instance0 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_01/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_23/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_45/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_67/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_01/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_23/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_45/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_67/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_01/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_23/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_45/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_67/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_01/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_23/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_45/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_67/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_01/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_23/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_45/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_67/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot5_01/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot5_23/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot5_45/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot5_67/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_01/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_23/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_45/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_67/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_01/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_23/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_45/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_67/ss/add_gen/add_gen/\comp1.core_instance1 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_01/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_23/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_45/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_67/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_01/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_23/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_45/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_67/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_01/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_23/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_45/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_67/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_01/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_23/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_45/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_67/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_01/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_23/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_45/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_67/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot5_01/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot5_23/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot5_45/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot5_67/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_01/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_23/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_45/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_67/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_01/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_23/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_45/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_67/ss/basic_ctrl/dram_munge/input_count/\comp2.core_instance2 . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4sysref/xpm_cdc_single_inst. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:34 . Memory (MB): peak = 2705.078 ; gain = 1277.344 ; free physical = 4392 ; free virtual = 27412
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'axi4lite_axi4lite_top_ic'
INFO: [Synth 8-5544] ROM "fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "slave_hit" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'axi4lite_miso_reg[bvalid]' into 'axi4lite_miso_reg[wready]' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_slave_logic.vhd:80]
INFO: [Synth 8-4471] merging register 'axi4lite_miso_reg[arready]' into 'axi4lite_miso_reg[awready]' [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/mlib_devel/jasper_library/hdl_sources/axi4_lite/axi4lite_slave_logic.vhd:80]
INFO: [Synth 8-802] inferred FSM for state register 'fsm_reg' in module 'axi4lite_slave_logic'
INFO: [Synth 8-5544] ROM "fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     rdy |                               00 |                               00
                      wr |                               01 |                               01
                      rd |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'axi4lite_axi4lite_top_ic'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                              000 |                              000
                 reading |                              001 |                              001
               read_wait |                              010 |                              010
                 writing |                              011 |                              011
              write_wait |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'fsm_reg' using encoding 'sequential' in module 'axi4lite_slave_logic'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:33 ; elapsed = 00:00:40 . Memory (MB): peak = 2705.078 ; gain = 1277.344 ; free physical = 4379 ; free virtual = 27404
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_01/ss/basic_ctrl/constant_x0' (sysgen_constant_c95a0b5efb) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_01/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_01/ss/basic_ctrl/constant_x0' (sysgen_constant_c95a0b5efb) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_01/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_01/ss/bram/calc_add/const' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_01/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_01/ss/arm' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_01/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_01/ss/arm' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_01/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_23/ss/basic_ctrl/constant_x0' (sysgen_constant_c95a0b5efb) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_23/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_23/ss/basic_ctrl/constant_x0' (sysgen_constant_c95a0b5efb) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_23/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_23/ss/bram/calc_add/const' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_23/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_23/ss/arm' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_23/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_23/ss/arm' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_23/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_45/ss/basic_ctrl/constant_x0' (sysgen_constant_c95a0b5efb) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_45/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_45/ss/basic_ctrl/constant_x0' (sysgen_constant_c95a0b5efb) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_45/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_45/ss/bram/calc_add/const' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_45/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_45/ss/arm' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_45/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_45/ss/arm' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_45/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_67/ss/basic_ctrl/constant_x0' (sysgen_constant_c95a0b5efb) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_67/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_67/ss/basic_ctrl/constant_x0' (sysgen_constant_c95a0b5efb) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_67/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_67/ss/bram/calc_add/const' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_67/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_67/ss/arm' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_67/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_67/ss/arm' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_67/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_01/ss/basic_ctrl/constant_x0' (sysgen_constant_c95a0b5efb) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_01/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_01/ss/basic_ctrl/constant_x0' (sysgen_constant_c95a0b5efb) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_01/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_01/ss/bram/calc_add/const' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_01/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_01/ss/arm' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_01/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_01/ss/arm' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_01/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_23/ss/basic_ctrl/constant_x0' (sysgen_constant_c95a0b5efb) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_23/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_23/ss/basic_ctrl/constant_x0' (sysgen_constant_c95a0b5efb) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_23/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_23/ss/bram/calc_add/const' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_23/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_23/ss/arm' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_23/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_23/ss/arm' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_23/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_45/ss/basic_ctrl/constant_x0' (sysgen_constant_c95a0b5efb) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_45/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_45/ss/basic_ctrl/constant_x0' (sysgen_constant_c95a0b5efb) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_45/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_45/ss/bram/calc_add/const' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_45/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_45/ss/arm' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_45/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_45/ss/arm' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_45/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_67/ss/basic_ctrl/constant_x0' (sysgen_constant_c95a0b5efb) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_67/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_67/ss/basic_ctrl/constant_x0' (sysgen_constant_c95a0b5efb) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_67/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_67/ss/bram/calc_add/const' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_67/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_67/ss/arm' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_67/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_67/ss/arm' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_67/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_01/ss/basic_ctrl/constant_x0' (sysgen_constant_c95a0b5efb) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_01/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_01/ss/basic_ctrl/constant_x0' (sysgen_constant_c95a0b5efb) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_01/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_01/ss/bram/calc_add/const' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_01/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_01/ss/arm' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_01/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_01/ss/arm' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_01/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_23/ss/basic_ctrl/constant_x0' (sysgen_constant_c95a0b5efb) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_23/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_23/ss/basic_ctrl/constant_x0' (sysgen_constant_c95a0b5efb) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_23/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_23/ss/bram/calc_add/const' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_23/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_23/ss/arm' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_23/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_23/ss/arm' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_23/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_45/ss/basic_ctrl/constant_x0' (sysgen_constant_c95a0b5efb) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_45/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_45/ss/basic_ctrl/constant_x0' (sysgen_constant_c95a0b5efb) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_45/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_45/ss/bram/calc_add/const' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_45/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_45/ss/arm' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_45/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_45/ss/arm' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_45/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_67/ss/basic_ctrl/constant_x0' (sysgen_constant_c95a0b5efb) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_67/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_67/ss/basic_ctrl/constant_x0' (sysgen_constant_c95a0b5efb) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_67/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_67/ss/bram/calc_add/const' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_67/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_67/ss/arm' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_67/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_67/ss/arm' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_67/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_01/ss/basic_ctrl/constant_x0' (sysgen_constant_c95a0b5efb) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_01/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_01/ss/basic_ctrl/constant_x0' (sysgen_constant_c95a0b5efb) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_01/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_01/ss/bram/calc_add/const' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_01/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_01/ss/arm' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_01/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_01/ss/arm' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_01/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_23/ss/basic_ctrl/constant_x0' (sysgen_constant_c95a0b5efb) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_23/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_23/ss/basic_ctrl/constant_x0' (sysgen_constant_c95a0b5efb) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_23/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_23/ss/bram/calc_add/const' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_23/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_23/ss/arm' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_23/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_23/ss/arm' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_23/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_45/ss/basic_ctrl/constant_x0' (sysgen_constant_c95a0b5efb) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_45/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_45/ss/basic_ctrl/constant_x0' (sysgen_constant_c95a0b5efb) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_45/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_45/ss/bram/calc_add/const' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_45/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_45/ss/arm' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_45/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_45/ss/arm' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_45/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_67/ss/basic_ctrl/constant_x0' (sysgen_constant_c95a0b5efb) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_67/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_67/ss/basic_ctrl/constant_x0' (sysgen_constant_c95a0b5efb) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_67/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_67/ss/bram/calc_add/const' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_67/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_67/ss/arm' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_67/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_67/ss/arm' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_67/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_01/ss/basic_ctrl/constant_x0' (sysgen_constant_c95a0b5efb) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_01/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_01/ss/basic_ctrl/constant_x0' (sysgen_constant_c95a0b5efb) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_01/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_01/ss/bram/calc_add/const' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_01/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_01/ss/arm' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_01/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_01/ss/arm' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_01/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_23/ss/basic_ctrl/constant_x0' (sysgen_constant_c95a0b5efb) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_23/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_23/ss/basic_ctrl/constant_x0' (sysgen_constant_c95a0b5efb) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_23/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_23/ss/bram/calc_add/const' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_23/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_23/ss/arm' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_23/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_23/ss/arm' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_23/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_45/ss/basic_ctrl/constant_x0' (sysgen_constant_c95a0b5efb) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_45/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_45/ss/basic_ctrl/constant_x0' (sysgen_constant_c95a0b5efb) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_45/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_45/ss/bram/calc_add/const' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_45/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_45/ss/arm' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_45/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_45/ss/arm' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_45/ss/never'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_67/ss/basic_ctrl/constant_x0' (sysgen_constant_c95a0b5efb) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_67/ss/basic_ctrl/constant1'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_67/ss/basic_ctrl/constant_x0' (sysgen_constant_c95a0b5efb) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_67/ss/basic_ctrl/constant2'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_67/ss/bram/calc_add/const' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_67/ss/bram/calc_add/manipulate'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_67/ss/arm' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_67/ss/circ'
INFO: [Synth 8-223] decloning instance 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_67/ss/arm' (sysgen_constant_a7b8778750) to 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_67/ss/never'
INFO: [Common 17-14] Message 'Synth 8-223' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |xpm_cdc_single             |           1|         3|
|2     |zcu111_infrastructure__GC0 |           1|         6|
|3     |top__GCB0                  |           1|     43863|
|4     |top__GCB1                  |           1|     18579|
+------+---------------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 32    
	   3 Input      1 Bit       Adders := 32    
+---XORs : 
	   2 Input      1 Bit         XORs := 32    
+---Registers : 
	               80 Bit    Registers := 32    
	               34 Bit    Registers := 1     
	               32 Bit    Registers := 349   
	               19 Bit    Registers := 32    
	               10 Bit    Registers := 32    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 833   
+---RAMs : 
	              32K Bit         RAMs := 32    
+---Muxes : 
	   2 Input     80 Bit        Muxes := 32    
	   2 Input     34 Bit        Muxes := 1     
	   3 Input     34 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 34    
	   2 Input     32 Bit        Muxes := 66    
	   2 Input     18 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 32    
	   2 Input      4 Bit        Muxes := 34    
	   5 Input      3 Bit        Muxes := 34    
	   2 Input      3 Bit        Muxes := 34    
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 359   
	   3 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 408   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module xpm_cdc_single 
Detailed RTL Component Info : 
+---Registers : 
	                3 Bit    Registers := 1     
Module axi4lite_axi4lite_top_ic 
Detailed RTL Component Info : 
+---Registers : 
	               34 Bit    Registers := 1     
+---Muxes : 
	   2 Input     34 Bit        Muxes := 1     
	   3 Input     34 Bit        Muxes := 1     
	   2 Input     18 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 34    
	   3 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 229   
	   3 Input      1 Bit        Muxes := 2     
Module axi4lite_slave_logic 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot0_01_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__33 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__31 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot0_23_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__30 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot0_45_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__31 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__29 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot0_67_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__30 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__28 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot1_01_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__29 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot1_23_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__28 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot1_45_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot1_67_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot2_01_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot2_23_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot2_45_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot2_67_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot3_01_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot3_23_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot3_45_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot3_67_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot4_01_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot4_23_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot4_45_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot4_67_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot5_01_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot5_23_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot5_45_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot5_67_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot6_01_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot6_23_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot6_45_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot6_67_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot7_01_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot7_23_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot7_45_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module asym_bram_tdp__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              32K Bit         RAMs := 1     
Module ipb_snapshot7_67_ss_bram_dp_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module axi4lite_slave_logic__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module axi4lite_sw_reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 74    
	                1 Bit    Registers := 74    
Module axi4lite_slave_logic__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 12    
Module axi4lite_sys_block 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 5     
	                1 Bit    Registers := 5     
Module cdc_synchroniser__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__28 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__29 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__30 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__31 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__33 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__34 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__35 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__36 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__37 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__38 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__39 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__40 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__41 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__42 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__43 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__44 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__45 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__46 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__47 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__48 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__49 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__50 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__51 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__52 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__53 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__54 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__55 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__56 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__57 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__58 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__59 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__60 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__61 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__62 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__63 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__64 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__65 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__66 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__67 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__68 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__69 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__70 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__71 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__72 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser__73 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module cdc_synchroniser 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module sysgen_logical_9cc14fefba 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_e0740ee3f9__125 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__126 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__127 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__63 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_918b6bc6d0 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2486129911 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_5af4fe0a99 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_2486129911__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_71ee2b1026 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_d624c1af44 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_a9c1c293c2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_4874190f11__94 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__95 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_fd3b6c715c 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_4417594854 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_4e9264ffdf 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_9cc14fefba__31 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_e0740ee3f9__121 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__122 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__123 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__61 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_918b6bc6d0__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2486129911__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_5af4fe0a99__31 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_2486129911__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_71ee2b1026__31 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_d624c1af44__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_a9c1c293c2__31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_4874190f11__91 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__92 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__93 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_fd3b6c715c__31 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_4417594854__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_4e9264ffdf__31 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__62 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__124 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_9cc14fefba__30 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_e0740ee3f9__117 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__118 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__119 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__59 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_918b6bc6d0__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2486129911__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_5af4fe0a99__30 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_2486129911__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_71ee2b1026__30 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_d624c1af44__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_a9c1c293c2__30 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_4874190f11__88 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__89 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__90 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_fd3b6c715c__30 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_4417594854__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_4e9264ffdf__30 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__60 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__120 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_9cc14fefba__29 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_e0740ee3f9__113 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__114 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__115 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__57 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_918b6bc6d0__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2486129911__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_5af4fe0a99__29 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_2486129911__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_71ee2b1026__29 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_d624c1af44__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_a9c1c293c2__29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_4874190f11__85 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__86 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__87 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_fd3b6c715c__29 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_4417594854__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_4e9264ffdf__29 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__58 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__116 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_9cc14fefba__28 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_e0740ee3f9__109 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__110 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__111 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__55 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_918b6bc6d0__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2486129911__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_5af4fe0a99__28 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_2486129911__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_71ee2b1026__28 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_d624c1af44__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_a9c1c293c2__28 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_4874190f11__82 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__83 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__84 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_fd3b6c715c__28 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_4417594854__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_4e9264ffdf__28 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__56 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__112 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_9cc14fefba__27 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_e0740ee3f9__105 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__106 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__107 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__53 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_918b6bc6d0__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2486129911__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_5af4fe0a99__27 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_2486129911__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_71ee2b1026__27 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_d624c1af44__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_a9c1c293c2__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_4874190f11__79 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__80 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__81 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_fd3b6c715c__27 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_4417594854__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_4e9264ffdf__27 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__54 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__108 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_9cc14fefba__26 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_e0740ee3f9__101 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__102 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__103 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__51 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_918b6bc6d0__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2486129911__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_5af4fe0a99__26 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_2486129911__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_71ee2b1026__26 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_d624c1af44__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_a9c1c293c2__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_4874190f11__76 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__77 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__78 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_fd3b6c715c__26 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_4417594854__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_4e9264ffdf__26 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__52 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__104 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_9cc14fefba__25 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_e0740ee3f9__97 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__98 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__99 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__49 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_918b6bc6d0__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2486129911__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_5af4fe0a99__25 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_2486129911__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_71ee2b1026__25 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_d624c1af44__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_a9c1c293c2__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_4874190f11__73 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__74 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__75 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_fd3b6c715c__25 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_4417594854__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_4e9264ffdf__25 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__50 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__100 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_9cc14fefba__24 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_e0740ee3f9__93 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__94 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__95 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__47 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_918b6bc6d0__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2486129911__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_5af4fe0a99__24 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_2486129911__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_71ee2b1026__24 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_d624c1af44__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_a9c1c293c2__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_4874190f11__70 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__71 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__72 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_fd3b6c715c__24 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_4417594854__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_4e9264ffdf__24 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__48 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__96 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_9cc14fefba__23 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_e0740ee3f9__89 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__90 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__91 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__45 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_918b6bc6d0__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2486129911__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_5af4fe0a99__23 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_2486129911__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_71ee2b1026__23 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_d624c1af44__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_a9c1c293c2__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_4874190f11__67 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__68 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__69 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_fd3b6c715c__23 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_4417594854__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_4e9264ffdf__23 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__46 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__92 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_9cc14fefba__22 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_e0740ee3f9__85 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__86 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__87 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__43 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_918b6bc6d0__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2486129911__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_5af4fe0a99__22 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_2486129911__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_71ee2b1026__22 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_d624c1af44__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_a9c1c293c2__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_4874190f11__64 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__65 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__66 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_fd3b6c715c__22 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_4417594854__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_4e9264ffdf__22 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__44 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__88 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_9cc14fefba__21 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_e0740ee3f9__81 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__82 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__83 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__41 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_918b6bc6d0__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2486129911__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_5af4fe0a99__21 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_2486129911__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_71ee2b1026__21 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_d624c1af44__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_a9c1c293c2__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_4874190f11__61 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__62 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__63 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_fd3b6c715c__21 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_4417594854__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_4e9264ffdf__21 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__42 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__84 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_9cc14fefba__20 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_e0740ee3f9__77 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__78 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__79 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__39 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_918b6bc6d0__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2486129911__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_5af4fe0a99__20 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_2486129911__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_71ee2b1026__20 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_d624c1af44__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_a9c1c293c2__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_4874190f11__58 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__59 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__60 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_fd3b6c715c__20 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_4417594854__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_4e9264ffdf__20 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__40 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__80 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_9cc14fefba__19 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_e0740ee3f9__73 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__74 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__75 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__37 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_918b6bc6d0__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2486129911__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_5af4fe0a99__19 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_2486129911__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_71ee2b1026__19 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_d624c1af44__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_a9c1c293c2__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_4874190f11__55 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__56 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__57 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_fd3b6c715c__19 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_4417594854__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_4e9264ffdf__19 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__38 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__76 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_9cc14fefba__18 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_e0740ee3f9__69 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__70 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__71 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__35 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_918b6bc6d0__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2486129911__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_5af4fe0a99__18 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_2486129911__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_71ee2b1026__18 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_d624c1af44__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_a9c1c293c2__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_4874190f11__52 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__53 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__54 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_fd3b6c715c__18 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_4417594854__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_4e9264ffdf__18 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__36 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__72 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_9cc14fefba__17 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_e0740ee3f9__65 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__66 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__67 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__33 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_918b6bc6d0__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2486129911__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_5af4fe0a99__17 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_2486129911__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_71ee2b1026__17 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_d624c1af44__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_a9c1c293c2__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_4874190f11__49 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__50 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__51 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_fd3b6c715c__17 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_4417594854__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_4e9264ffdf__17 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__34 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__68 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_9cc14fefba__16 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_e0740ee3f9__61 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__62 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__63 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__31 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_918b6bc6d0__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2486129911__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_5af4fe0a99__16 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_2486129911__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_71ee2b1026__16 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_d624c1af44__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_a9c1c293c2__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_4874190f11__46 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__47 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__48 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_fd3b6c715c__16 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_4417594854__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_4e9264ffdf__16 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__32 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__64 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_9cc14fefba__15 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_e0740ee3f9__57 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__58 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__59 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__29 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_918b6bc6d0__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2486129911__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_5af4fe0a99__15 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_2486129911__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_71ee2b1026__15 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_d624c1af44__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_a9c1c293c2__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_4874190f11__43 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__44 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__45 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_fd3b6c715c__15 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_4417594854__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_4e9264ffdf__15 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__30 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__60 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_9cc14fefba__14 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_e0740ee3f9__53 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__54 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__55 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__27 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_918b6bc6d0__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2486129911__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_5af4fe0a99__14 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_2486129911__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_71ee2b1026__14 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_d624c1af44__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_a9c1c293c2__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_4874190f11__40 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__41 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__42 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_fd3b6c715c__14 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_4417594854__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_4e9264ffdf__14 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__28 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__56 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_9cc14fefba__13 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_e0740ee3f9__49 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__50 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__51 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__25 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_918b6bc6d0__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2486129911__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_5af4fe0a99__13 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_2486129911__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_71ee2b1026__13 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_d624c1af44__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_a9c1c293c2__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_4874190f11__37 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__38 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__39 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_fd3b6c715c__13 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_4417594854__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_4e9264ffdf__13 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__26 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__52 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_9cc14fefba__12 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_e0740ee3f9__45 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__46 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__47 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__23 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_918b6bc6d0__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2486129911__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_5af4fe0a99__12 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_2486129911__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_71ee2b1026__12 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_d624c1af44__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_a9c1c293c2__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_4874190f11__34 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__35 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__36 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_fd3b6c715c__12 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_4417594854__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_4e9264ffdf__12 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__24 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__48 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_9cc14fefba__11 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_e0740ee3f9__41 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__42 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__43 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__21 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_918b6bc6d0__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2486129911__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_5af4fe0a99__11 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_2486129911__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_71ee2b1026__11 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_d624c1af44__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_a9c1c293c2__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_4874190f11__31 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__32 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__33 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_fd3b6c715c__11 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_4417594854__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_4e9264ffdf__11 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__22 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__44 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_9cc14fefba__10 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_e0740ee3f9__37 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__38 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__39 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__19 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_918b6bc6d0__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2486129911__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_5af4fe0a99__10 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_2486129911__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_71ee2b1026__10 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_d624c1af44__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_a9c1c293c2__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_4874190f11__28 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__29 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__30 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_fd3b6c715c__10 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_4417594854__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_4e9264ffdf__10 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__20 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__40 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_9cc14fefba__9 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_e0740ee3f9__33 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__34 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__35 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__17 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_918b6bc6d0__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2486129911__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_5af4fe0a99__9 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_2486129911__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_71ee2b1026__9 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_d624c1af44__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_a9c1c293c2__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_4874190f11__25 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__26 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__27 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_fd3b6c715c__9 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_4417594854__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_4e9264ffdf__9 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__18 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__36 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_9cc14fefba__8 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_e0740ee3f9__29 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__30 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__31 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__15 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_918b6bc6d0__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2486129911__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_5af4fe0a99__8 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_2486129911__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_71ee2b1026__8 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_d624c1af44__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_a9c1c293c2__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_4874190f11__22 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__23 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__24 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_fd3b6c715c__8 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_4417594854__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_4e9264ffdf__8 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__16 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__32 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_9cc14fefba__7 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_e0740ee3f9__25 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__26 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__27 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__13 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_918b6bc6d0__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2486129911__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_5af4fe0a99__7 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_2486129911__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_71ee2b1026__7 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_d624c1af44__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_a9c1c293c2__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_4874190f11__19 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__20 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__21 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_fd3b6c715c__7 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_4417594854__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_4e9264ffdf__7 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__14 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__28 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_9cc14fefba__6 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_e0740ee3f9__21 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__22 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__23 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__11 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_918b6bc6d0__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2486129911__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_5af4fe0a99__6 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_2486129911__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_71ee2b1026__6 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_d624c1af44__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_a9c1c293c2__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_4874190f11__16 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__17 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__18 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_fd3b6c715c__6 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_4417594854__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_4e9264ffdf__6 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__12 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__24 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_9cc14fefba__5 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_e0740ee3f9__17 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__18 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__19 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__9 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_918b6bc6d0__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2486129911__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_5af4fe0a99__5 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_2486129911__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_71ee2b1026__5 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_d624c1af44__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_a9c1c293c2__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_4874190f11__13 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__14 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__15 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_fd3b6c715c__5 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_4417594854__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_4e9264ffdf__5 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__10 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__20 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_9cc14fefba__4 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_e0740ee3f9__13 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__14 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__15 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__7 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_918b6bc6d0__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2486129911__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_5af4fe0a99__4 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_2486129911__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_71ee2b1026__4 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_d624c1af44__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_a9c1c293c2__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_4874190f11__10 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__11 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__12 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_fd3b6c715c__4 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_4417594854__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_4e9264ffdf__4 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__8 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__16 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_9cc14fefba__3 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_e0740ee3f9__9 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__10 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__11 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__5 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_918b6bc6d0__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2486129911__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_5af4fe0a99__3 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_2486129911__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_71ee2b1026__3 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_d624c1af44__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_a9c1c293c2__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_4874190f11__7 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__8 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__9 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_fd3b6c715c__3 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_4417594854__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_4e9264ffdf__3 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__6 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__12 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_9cc14fefba__2 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_e0740ee3f9__5 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__6 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__7 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__3 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_918b6bc6d0__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2486129911__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_5af4fe0a99__2 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_2486129911__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_71ee2b1026__2 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_d624c1af44__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_a9c1c293c2__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_4874190f11__4 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__5 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__6 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_fd3b6c715c__2 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_4417594854__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_4e9264ffdf__2 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__4 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__8 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_9cc14fefba__1 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
Module sysgen_delay_e0740ee3f9__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__1 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_inverter_918b6bc6d0__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_logical_2486129911__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_shift_5af4fe0a99__1 
Detailed RTL Component Info : 
+---Registers : 
	               19 Bit    Registers := 1     
Module sysgen_logical_2486129911__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_71ee2b1026__1 
Detailed RTL Component Info : 
+---Registers : 
	               80 Bit    Registers := 1     
+---Muxes : 
	   2 Input     80 Bit        Muxes := 1     
Module sysgen_mux_d624c1af44__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module sysgen_counter_a9c1c293c2__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      1 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module sysgen_mux_4874190f11__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_mux_4874190f11__3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module sysgen_addsub_fd3b6c715c__1 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      1 Bit       Adders := 1     
Module sysgen_mux_4417594854__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
Module sysgen_delay_4e9264ffdf__1 
Detailed RTL Component Info : 
+---Registers : 
	               10 Bit    Registers := 1     
Module sysgen_delay_5ec362a23c__2 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module sysgen_delay_e0740ee3f9__4 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 4272 (col length:192)
BRAMs: 2160 (col length: RAMB18 192 RAMB36 96)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal g_a_wider.my_ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][0]' (FDP) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][20]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][0]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][0]' (FDP) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][20]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][0]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][1]' (FDP) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][20]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][1]' (FDP) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][20]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][1]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][1]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][2]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][2]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][2]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][2]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][3]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][3]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][3]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][3]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][4]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][4]' (FDP) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][20]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][4]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][4]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][5]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][5]' (FDP) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][20]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][5]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][5]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][6]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][6]' (FDP) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][20]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][6]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][6]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][7]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][7]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][7]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][7]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][8]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][8]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][8]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][8]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][9]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][9]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][9]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][9]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][10]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][10]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][10]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][10]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][11]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][11]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][11]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][11]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][12]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][12]' (FDP) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][20]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][12]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][12]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][13]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][13]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][13]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][13]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][14]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][14]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][14]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][14]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][15]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][15]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][15]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][15]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][16]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][16]' (FDP) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][20]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][16]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][16]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][17]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][17]' (FDP) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][20]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][17]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][17]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][18]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][18]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][18]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][18]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][19]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][19]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][19]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][19]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][20]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][20]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][20]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][21]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][21]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][21]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][21]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][22]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][22]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][22]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][22]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][23]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][23]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][23]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][23]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][24]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][24]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev_rcs][24]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_clkcounter][24]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Synth 8-3886] merging instance 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_board_id][25]' (FDC) to 'i_0/axi4lite_interconnect/axi4lite_sys_block_inst/axi4lite_sys_block_int_reg[sys_rev][31]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot0_01_ss_bram_inst/ipb_snapshot0_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot0_23_ss_bram_inst/ipb_snapshot0_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/ipb_snapshot0_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot0_67_ss_bram_inst/ipb_snapshot0_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot1_01_ss_bram_inst/ipb_snapshot1_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot1_23_ss_bram_inst/ipb_snapshot1_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot1_45_ss_bram_inst/ipb_snapshot1_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot1_67_ss_bram_inst/ipb_snapshot1_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot2_01_ss_bram_inst/ipb_snapshot2_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot2_23_ss_bram_inst/ipb_snapshot2_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot2_45_ss_bram_inst/ipb_snapshot2_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot2_67_ss_bram_inst/ipb_snapshot2_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot3_01_ss_bram_inst/ipb_snapshot3_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot3_23_ss_bram_inst/ipb_snapshot3_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot3_45_ss_bram_inst/ipb_snapshot3_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot3_67_ss_bram_inst/ipb_snapshot3_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot4_01_ss_bram_inst/ipb_snapshot4_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot4_23_ss_bram_inst/ipb_snapshot4_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot4_45_ss_bram_inst/ipb_snapshot4_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot4_67_ss_bram_inst/ipb_snapshot4_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot5_01_ss_bram_inst/ipb_snapshot5_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot5_23_ss_bram_inst/ipb_snapshot5_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot5_45_ss_bram_inst/ipb_snapshot5_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot5_67_ss_bram_inst/ipb_snapshot5_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot6_01_ss_bram_inst/ipb_snapshot6_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/ipb_snapshot6_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot6_45_ss_bram_inst/ipb_snapshot6_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot6_67_ss_bram_inst/ipb_snapshot6_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot7_01_ss_bram_inst/ipb_snapshot7_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot7_23_ss_bram_inst/ipb_snapshot7_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot7_45_ss_bram_inst/ipb_snapshot7_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_0/axi4lite_interconnect/axi4lite_snapshot7_67_ss_bram_inst/ipb_snapshot7_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/i_0)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_0/axi4lite_interconnect/axi4lite_sys_block_inst/\axi4lite_sys_block_int_reg[sys_clkcounter][31] )
WARNING: [Synth 8-3332] Sequential element (i_0) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_2) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_4) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_6) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_8) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_10) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_12) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_14) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_16) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_18) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_20) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_22) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_24) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_26) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_28) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_30) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_32) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_34) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_36) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_38) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_40) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_42) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_44) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_46) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_48) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_50) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_52) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_54) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_56) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_58) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_60) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_62) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_64) is unused and will be removed from module asym_bram_tdp.
WARNING: [Synth 8-3332] Sequential element (i_0) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_2) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_4) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_6) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_8) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_10) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_12) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_14) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_16) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_18) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_20) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_22) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_24) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_26) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_28) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_30) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_32) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_34) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_36) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_38) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_40) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_42) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_44) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_46) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_48) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_50) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_52) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_54) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_56) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_58) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_60) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_62) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_64) is unused and will be removed from module asym_bram_tdp__31.
WARNING: [Synth 8-3332] Sequential element (i_0) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_2) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_4) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_6) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_8) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_10) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_12) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_14) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_16) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_18) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_20) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_22) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_24) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_26) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_28) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_30) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_32) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_34) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_36) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_38) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_40) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_42) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_44) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_46) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_48) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_50) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_52) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_54) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_56) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_58) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_60) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_62) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_64) is unused and will be removed from module asym_bram_tdp__30.
WARNING: [Synth 8-3332] Sequential element (i_0) is unused and will be removed from module asym_bram_tdp__29.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[0].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[0].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[1].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[1].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[2].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[2].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[3].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[3].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[4].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[4].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[5].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[5].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[6].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[6].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[7].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[7].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[8].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[8].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[9].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[9].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[10].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[10].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[11].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[11].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[12].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[12].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[13].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[13].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[14].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[14].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[15].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[15].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[16].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[16].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[17].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[17].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[18].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[18].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[19].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[19].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[20].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[20].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[21].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[21].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[22].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[22].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[23].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[23].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[24].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[24].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[25].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[25].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[26].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[26].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[27].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[27].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[28].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[28].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[29].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[29].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[30].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[30].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[31].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_67/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[31].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_45/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[0].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_45/ss/basic_ctrl/dram_munge/register1/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[0].bit_is_0.fdre_comp )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_1/rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_45/ss/basic_ctrl/dram_munge/register3/synth_reg_inst/\latency_gt_0.fd_array[1].reg_comp /\fd_prim_array[1].bit_is_0.fdre_comp )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:55 ; elapsed = 00:01:05 . Memory (MB): peak = 2898.062 ; gain = 1470.328 ; free physical = 4208 ; free virtual = 27277
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+---------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                                                                          | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+---------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|i_0/axi4lite_interconnect/axi4lite_snapshot0_01_ss_bram_inst/ipb_snapshot0_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot0_23_ss_bram_inst/ipb_snapshot0_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/ipb_snapshot0_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot0_67_ss_bram_inst/ipb_snapshot0_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot1_01_ss_bram_inst/ipb_snapshot1_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot1_23_ss_bram_inst/ipb_snapshot1_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot1_45_ss_bram_inst/ipb_snapshot1_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot1_67_ss_bram_inst/ipb_snapshot1_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot2_01_ss_bram_inst/ipb_snapshot2_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot2_23_ss_bram_inst/ipb_snapshot2_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot2_45_ss_bram_inst/ipb_snapshot2_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot2_67_ss_bram_inst/ipb_snapshot2_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot3_01_ss_bram_inst/ipb_snapshot3_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot3_23_ss_bram_inst/ipb_snapshot3_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot3_45_ss_bram_inst/ipb_snapshot3_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot3_67_ss_bram_inst/ipb_snapshot3_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot4_01_ss_bram_inst/ipb_snapshot4_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot4_23_ss_bram_inst/ipb_snapshot4_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot4_45_ss_bram_inst/ipb_snapshot4_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot4_67_ss_bram_inst/ipb_snapshot4_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot5_01_ss_bram_inst/ipb_snapshot5_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot5_23_ss_bram_inst/ipb_snapshot5_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot5_45_ss_bram_inst/ipb_snapshot5_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot5_67_ss_bram_inst/ipb_snapshot5_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot6_01_ss_bram_inst/ipb_snapshot6_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/ipb_snapshot6_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot6_45_ss_bram_inst/ipb_snapshot6_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot6_67_ss_bram_inst/ipb_snapshot6_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot7_01_ss_bram_inst/ipb_snapshot7_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot7_23_ss_bram_inst/ipb_snapshot7_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot7_45_ss_bram_inst/ipb_snapshot7_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot7_67_ss_bram_inst/ipb_snapshot7_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
+---------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot0_01_ss_bram_inst/ipb_snapshot0_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot0_23_ss_bram_inst/ipb_snapshot0_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/ipb_snapshot0_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot0_67_ss_bram_inst/ipb_snapshot0_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot1_01_ss_bram_inst/ipb_snapshot1_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot1_23_ss_bram_inst/ipb_snapshot1_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot1_45_ss_bram_inst/ipb_snapshot1_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot1_67_ss_bram_inst/ipb_snapshot1_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot2_01_ss_bram_inst/ipb_snapshot2_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot2_23_ss_bram_inst/ipb_snapshot2_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot2_45_ss_bram_inst/ipb_snapshot2_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot2_67_ss_bram_inst/ipb_snapshot2_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot3_01_ss_bram_inst/ipb_snapshot3_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot3_23_ss_bram_inst/ipb_snapshot3_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot3_45_ss_bram_inst/ipb_snapshot3_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot3_67_ss_bram_inst/ipb_snapshot3_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot4_01_ss_bram_inst/ipb_snapshot4_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot4_23_ss_bram_inst/ipb_snapshot4_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot4_45_ss_bram_inst/ipb_snapshot4_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot4_67_ss_bram_inst/ipb_snapshot4_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot5_01_ss_bram_inst/ipb_snapshot5_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot5_23_ss_bram_inst/ipb_snapshot5_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot5_45_ss_bram_inst/ipb_snapshot5_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot5_67_ss_bram_inst/ipb_snapshot5_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot6_01_ss_bram_inst/ipb_snapshot6_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/ipb_snapshot6_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot6_45_ss_bram_inst/ipb_snapshot6_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot6_67_ss_bram_inst/ipb_snapshot6_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot7_01_ss_bram_inst/ipb_snapshot7_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot7_23_ss_bram_inst/ipb_snapshot7_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot7_45_ss_bram_inst/ipb_snapshot7_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_0/axi4lite_interconnect/axi4lite_snapshot7_67_ss_bram_inst/ipb_snapshot7_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/i_0/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |xpm_cdc_single             |           1|         3|
|2     |zcu111_infrastructure__GC0 |           1|         6|
|3     |top__GCB0                  |           1|     17899|
|4     |top__GCB1                  |           1|      2499|
+------+---------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'zcu111_inst/zynq_ultra_ps_e_0/pl_clk0' to pin 'zcu111_inst/zynq_ultra_ps_e_0/bbstub_pl_clk0/O'
INFO: [Synth 8-5819] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:11 ; elapsed = 00:01:33 . Memory (MB): peak = 2898.062 ; gain = 1470.328 ; free physical = 3834 ; free virtual = 26902
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:16 ; elapsed = 00:01:38 . Memory (MB): peak = 2912.062 ; gain = 1484.328 ; free physical = 3828 ; free virtual = 26897
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+---------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                                                                                                          | RTL Object           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+---------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+
|i_0/axi4lite_interconnect/axi4lite_snapshot0_01_ss_bram_inst/ipb_snapshot0_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot0_23_ss_bram_inst/ipb_snapshot0_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/ipb_snapshot0_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot0_67_ss_bram_inst/ipb_snapshot0_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot1_01_ss_bram_inst/ipb_snapshot1_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot1_23_ss_bram_inst/ipb_snapshot1_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot1_45_ss_bram_inst/ipb_snapshot1_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot1_67_ss_bram_inst/ipb_snapshot1_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot2_01_ss_bram_inst/ipb_snapshot2_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot2_23_ss_bram_inst/ipb_snapshot2_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot2_45_ss_bram_inst/ipb_snapshot2_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot2_67_ss_bram_inst/ipb_snapshot2_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot3_01_ss_bram_inst/ipb_snapshot3_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot3_23_ss_bram_inst/ipb_snapshot3_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot3_45_ss_bram_inst/ipb_snapshot3_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot3_67_ss_bram_inst/ipb_snapshot3_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot4_01_ss_bram_inst/ipb_snapshot4_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot4_23_ss_bram_inst/ipb_snapshot4_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot4_45_ss_bram_inst/ipb_snapshot4_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot4_67_ss_bram_inst/ipb_snapshot4_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot5_01_ss_bram_inst/ipb_snapshot5_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot5_23_ss_bram_inst/ipb_snapshot5_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot5_45_ss_bram_inst/ipb_snapshot5_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot5_67_ss_bram_inst/ipb_snapshot5_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot6_01_ss_bram_inst/ipb_snapshot6_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/ipb_snapshot6_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot6_45_ss_bram_inst/ipb_snapshot6_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot6_67_ss_bram_inst/ipb_snapshot6_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot7_01_ss_bram_inst/ipb_snapshot7_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot7_23_ss_bram_inst/ipb_snapshot7_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot7_45_ss_bram_inst/ipb_snapshot7_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
|i_0/axi4lite_interconnect/axi4lite_snapshot7_67_ss_bram_inst/ipb_snapshot7_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst | g_a_wider.my_ram_reg | 1 K x 32(READ_FIRST)   | W | R | 1 K x 32(READ_FIRST)   | W | R | Port A and B     | 0      | 1      |                 | 
+---------------------------------------------------------------------------------------------------------------------+----------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------------------+------------+----------+
|      |RTL Partition              |Replication |Instances |
+------+---------------------------+------------+----------+
|1     |xpm_cdc_single             |           1|         3|
|2     |zcu111_infrastructure__GC0 |           1|         6|
|3     |top_GT0                    |           1|     20398|
+------+---------------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot0_01_ss_bram_inst/ipb_snapshot0_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot0_23_ss_bram_inst/ipb_snapshot0_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot0_45_ss_bram_inst/ipb_snapshot0_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot0_67_ss_bram_inst/ipb_snapshot0_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot1_01_ss_bram_inst/ipb_snapshot1_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot1_23_ss_bram_inst/ipb_snapshot1_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot1_45_ss_bram_inst/ipb_snapshot1_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot1_67_ss_bram_inst/ipb_snapshot1_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot2_01_ss_bram_inst/ipb_snapshot2_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot2_23_ss_bram_inst/ipb_snapshot2_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot2_45_ss_bram_inst/ipb_snapshot2_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot2_67_ss_bram_inst/ipb_snapshot2_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot3_01_ss_bram_inst/ipb_snapshot3_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot3_23_ss_bram_inst/ipb_snapshot3_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot3_45_ss_bram_inst/ipb_snapshot3_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot3_67_ss_bram_inst/ipb_snapshot3_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot4_01_ss_bram_inst/ipb_snapshot4_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot4_23_ss_bram_inst/ipb_snapshot4_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot4_45_ss_bram_inst/ipb_snapshot4_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot4_67_ss_bram_inst/ipb_snapshot4_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot5_01_ss_bram_inst/ipb_snapshot5_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot5_23_ss_bram_inst/ipb_snapshot5_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot5_45_ss_bram_inst/ipb_snapshot5_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot5_67_ss_bram_inst/ipb_snapshot5_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot6_01_ss_bram_inst/ipb_snapshot6_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot6_23_ss_bram_inst/ipb_snapshot6_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot6_45_ss_bram_inst/ipb_snapshot6_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot6_67_ss_bram_inst/ipb_snapshot6_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot7_01_ss_bram_inst/ipb_snapshot7_01_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot7_23_ss_bram_inst/ipb_snapshot7_23_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot7_45_ss_bram_inst/ipb_snapshot7_45_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance axi4lite_interconnect/axi4lite_snapshot7_67_ss_bram_inst/ipb_snapshot7_67_ss_bram_dp_ram_inst/asym_bram_tdp_inst/g_a_wider.my_ram_reg_bram_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:25 ; elapsed = 00:01:51 . Memory (MB): peak = 2947.094 ; gain = 1519.359 ; free physical = 3810 ; free virtual = 26879
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:25 ; elapsed = 00:01:52 . Memory (MB): peak = 2947.094 ; gain = 1519.359 ; free physical = 3808 ; free virtual = 26876
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:26 ; elapsed = 00:01:52 . Memory (MB): peak = 2947.094 ; gain = 1519.359 ; free physical = 3808 ; free virtual = 26876
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:27 ; elapsed = 00:01:54 . Memory (MB): peak = 2947.094 ; gain = 1519.359 ; free physical = 3808 ; free virtual = 26876
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------------------------------------+----------+
|      |BlackBox name                                                |Instances |
+------+-------------------------------------------------------------+----------+
|1     |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1 |        32|
|2     |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2 |        32|
|3     |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i0 |         1|
|4     |zcu111_auto_ds_0                                             |         1|
|5     |zcu111_auto_ds_1                                             |         1|
|6     |zcu111_xbar_0                                                |         1|
|7     |zcu111_axi_protocol_convert_1_0                              |         1|
|8     |zcu111_axi_protocol_convert_2_0                              |         1|
|9     |zcu111_proc_sys_reset_0_0                                    |         1|
|10    |zcu111_zynq_ultra_ps_e_0_0                                   |         1|
+------+-------------------------------------------------------------+----------+

Report Cell Usage: 
+------+------------------------------------------------------------------------+------+
|      |Cell                                                                    |Count |
+------+------------------------------------------------------------------------+------+
|1     |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i0_bbox_9     |     1|
|2     |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_bbox_7     |     1|
|3     |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_bbox_7__32 |     1|
|4     |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_bbox_7__33 |     1|
|5     |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_bbox_7__34 |     1|
|6     |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_bbox_7__35 |     1|
|7     |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_bbox_7__36 |     1|
|8     |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_bbox_7__37 |     1|
|9     |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_bbox_7__38 |     1|
|10    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_bbox_7__39 |     1|
|11    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_bbox_7__40 |     1|
|12    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_bbox_7__41 |     1|
|13    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_bbox_7__42 |     1|
|14    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_bbox_7__43 |     1|
|15    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_bbox_7__44 |     1|
|16    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_bbox_7__45 |     1|
|17    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_bbox_7__46 |     1|
|18    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_bbox_7__47 |     1|
|19    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_bbox_7__48 |     1|
|20    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_bbox_7__49 |     1|
|21    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_bbox_7__50 |     1|
|22    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_bbox_7__51 |     1|
|23    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_bbox_7__52 |     1|
|24    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_bbox_7__53 |     1|
|25    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_bbox_7__54 |     1|
|26    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_bbox_7__55 |     1|
|27    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_bbox_7__56 |     1|
|28    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_bbox_7__57 |     1|
|29    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_bbox_7__58 |     1|
|30    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_bbox_7__59 |     1|
|31    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_bbox_7__60 |     1|
|32    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_bbox_7__61 |     1|
|33    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1_bbox_7__62 |     1|
|34    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_bbox_8     |     1|
|35    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_bbox_8__32 |     1|
|36    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_bbox_8__33 |     1|
|37    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_bbox_8__34 |     1|
|38    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_bbox_8__35 |     1|
|39    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_bbox_8__36 |     1|
|40    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_bbox_8__37 |     1|
|41    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_bbox_8__38 |     1|
|42    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_bbox_8__39 |     1|
|43    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_bbox_8__40 |     1|
|44    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_bbox_8__41 |     1|
|45    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_bbox_8__42 |     1|
|46    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_bbox_8__43 |     1|
|47    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_bbox_8__44 |     1|
|48    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_bbox_8__45 |     1|
|49    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_bbox_8__46 |     1|
|50    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_bbox_8__47 |     1|
|51    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_bbox_8__48 |     1|
|52    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_bbox_8__49 |     1|
|53    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_bbox_8__50 |     1|
|54    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_bbox_8__51 |     1|
|55    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_bbox_8__52 |     1|
|56    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_bbox_8__53 |     1|
|57    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_bbox_8__54 |     1|
|58    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_bbox_8__55 |     1|
|59    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_bbox_8__56 |     1|
|60    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_bbox_8__57 |     1|
|61    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_bbox_8__58 |     1|
|62    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_bbox_8__59 |     1|
|63    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_bbox_8__60 |     1|
|64    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_bbox_8__61 |     1|
|65    |rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2_bbox_8__62 |     1|
|66    |zcu111_auto_ds_0_bbox_0                                                 |     1|
|67    |zcu111_auto_ds_1_bbox_1                                                 |     1|
|68    |zcu111_axi_protocol_convert_1_0_bbox_3                                  |     1|
|69    |zcu111_axi_protocol_convert_2_0_bbox_4                                  |     1|
|70    |zcu111_proc_sys_reset_0_0_bbox_5                                        |     1|
|71    |zcu111_xbar_0_bbox_2                                                    |     1|
|72    |zcu111_zynq_ultra_ps_e_0_0_bbox_6                                       |     1|
|73    |BUFG                                                                    |     4|
|74    |LUT1                                                                    |   218|
|75    |LUT2                                                                    |  1561|
|76    |LUT3                                                                    |   564|
|77    |LUT4                                                                    |   241|
|78    |LUT5                                                                    |   385|
|79    |LUT6                                                                    |  1202|
|80    |MMCM_BASE                                                               |     1|
|81    |MUXF7                                                                   |     3|
|82    |RAMB36E2                                                                |    32|
|83    |FD                                                                      |     2|
|84    |FDCE                                                                    |  3095|
|85    |FDE                                                                     |   995|
|86    |FDPE                                                                    |    36|
|87    |FDRE                                                                    |  1487|
|88    |FDSE                                                                    |    32|
|89    |IBUFDS                                                                  |     2|
|90    |OBUF                                                                    |     2|
+------+------------------------------------------------------------------------+------+

Report Instance Areas: 
+------+------------------------------------------------------------+------------------------------------------------------------------------------+------+
|      |Instance                                                    |Module                                                                        |Cells |
+------+------------------------------------------------------------+------------------------------------------------------------------------------+------+
|1     |top                                                         |                                                                              | 12602|
|2     |  rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4sysref        |mts_sysref_sync                                                               |     4|
|3     |    xpm_cdc_single_inst                                     |xpm_cdc_single                                                                |     3|
|4     |  zcu111_infr_inst                                          |zcu111_infrastructure                                                         |     7|
|5     |  axi4lite_interconnect                                     |axi4lite_ic_wrapper                                                           |  7146|
|6     |    axi4lite_axi4lite_ic_inst                               |axi4lite_axi4lite_top_ic                                                      |   848|
|7     |    axi4lite_snapshot0_01_ss_bram_inst                      |axi4lite_snapshot0_01_ss_bram                                                 |   113|
|8     |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic                                                          |   111|
|9     |      ipb_snapshot0_01_ss_bram_dp_ram_inst                  |ipb_snapshot0_01_ss_bram_dp_ram                                               |     2|
|10    |        asym_bram_tdp_inst                                  |asym_bram_tdp                                                                 |     1|
|11    |    axi4lite_snapshot0_23_ss_bram_inst                      |axi4lite_snapshot0_23_ss_bram                                                 |   113|
|12    |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__33                                                      |   111|
|13    |      ipb_snapshot0_23_ss_bram_dp_ram_inst                  |ipb_snapshot0_23_ss_bram_dp_ram                                               |     2|
|14    |        asym_bram_tdp_inst                                  |asym_bram_tdp__31                                                             |     1|
|15    |    axi4lite_snapshot0_45_ss_bram_inst                      |axi4lite_snapshot0_45_ss_bram                                                 |   113|
|16    |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__32                                                      |   111|
|17    |      ipb_snapshot0_45_ss_bram_dp_ram_inst                  |ipb_snapshot0_45_ss_bram_dp_ram                                               |     2|
|18    |        asym_bram_tdp_inst                                  |asym_bram_tdp__30                                                             |     1|
|19    |    axi4lite_snapshot0_67_ss_bram_inst                      |axi4lite_snapshot0_67_ss_bram                                                 |   113|
|20    |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__31                                                      |   111|
|21    |      ipb_snapshot0_67_ss_bram_dp_ram_inst                  |ipb_snapshot0_67_ss_bram_dp_ram                                               |     2|
|22    |        asym_bram_tdp_inst                                  |asym_bram_tdp__29                                                             |     1|
|23    |    axi4lite_snapshot1_01_ss_bram_inst                      |axi4lite_snapshot1_01_ss_bram                                                 |   113|
|24    |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__30                                                      |   111|
|25    |      ipb_snapshot1_01_ss_bram_dp_ram_inst                  |ipb_snapshot1_01_ss_bram_dp_ram                                               |     2|
|26    |        asym_bram_tdp_inst                                  |asym_bram_tdp__28                                                             |     1|
|27    |    axi4lite_snapshot1_23_ss_bram_inst                      |axi4lite_snapshot1_23_ss_bram                                                 |   113|
|28    |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__29                                                      |   111|
|29    |      ipb_snapshot1_23_ss_bram_dp_ram_inst                  |ipb_snapshot1_23_ss_bram_dp_ram                                               |     2|
|30    |        asym_bram_tdp_inst                                  |asym_bram_tdp__27                                                             |     1|
|31    |    axi4lite_snapshot1_45_ss_bram_inst                      |axi4lite_snapshot1_45_ss_bram                                                 |   113|
|32    |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__28                                                      |   111|
|33    |      ipb_snapshot1_45_ss_bram_dp_ram_inst                  |ipb_snapshot1_45_ss_bram_dp_ram                                               |     2|
|34    |        asym_bram_tdp_inst                                  |asym_bram_tdp__26                                                             |     1|
|35    |    axi4lite_snapshot1_67_ss_bram_inst                      |axi4lite_snapshot1_67_ss_bram                                                 |   113|
|36    |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__27                                                      |   111|
|37    |      ipb_snapshot1_67_ss_bram_dp_ram_inst                  |ipb_snapshot1_67_ss_bram_dp_ram                                               |     2|
|38    |        asym_bram_tdp_inst                                  |asym_bram_tdp__25                                                             |     1|
|39    |    axi4lite_snapshot2_01_ss_bram_inst                      |axi4lite_snapshot2_01_ss_bram                                                 |   113|
|40    |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__26                                                      |   111|
|41    |      ipb_snapshot2_01_ss_bram_dp_ram_inst                  |ipb_snapshot2_01_ss_bram_dp_ram                                               |     2|
|42    |        asym_bram_tdp_inst                                  |asym_bram_tdp__24                                                             |     1|
|43    |    axi4lite_snapshot2_23_ss_bram_inst                      |axi4lite_snapshot2_23_ss_bram                                                 |   113|
|44    |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__25                                                      |   111|
|45    |      ipb_snapshot2_23_ss_bram_dp_ram_inst                  |ipb_snapshot2_23_ss_bram_dp_ram                                               |     2|
|46    |        asym_bram_tdp_inst                                  |asym_bram_tdp__23                                                             |     1|
|47    |    axi4lite_snapshot2_45_ss_bram_inst                      |axi4lite_snapshot2_45_ss_bram                                                 |   113|
|48    |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__24                                                      |   111|
|49    |      ipb_snapshot2_45_ss_bram_dp_ram_inst                  |ipb_snapshot2_45_ss_bram_dp_ram                                               |     2|
|50    |        asym_bram_tdp_inst                                  |asym_bram_tdp__22                                                             |     1|
|51    |    axi4lite_snapshot2_67_ss_bram_inst                      |axi4lite_snapshot2_67_ss_bram                                                 |   113|
|52    |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__23                                                      |   111|
|53    |      ipb_snapshot2_67_ss_bram_dp_ram_inst                  |ipb_snapshot2_67_ss_bram_dp_ram                                               |     2|
|54    |        asym_bram_tdp_inst                                  |asym_bram_tdp__21                                                             |     1|
|55    |    axi4lite_snapshot3_01_ss_bram_inst                      |axi4lite_snapshot3_01_ss_bram                                                 |   113|
|56    |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__22                                                      |   111|
|57    |      ipb_snapshot3_01_ss_bram_dp_ram_inst                  |ipb_snapshot3_01_ss_bram_dp_ram                                               |     2|
|58    |        asym_bram_tdp_inst                                  |asym_bram_tdp__20                                                             |     1|
|59    |    axi4lite_snapshot3_23_ss_bram_inst                      |axi4lite_snapshot3_23_ss_bram                                                 |   113|
|60    |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__21                                                      |   111|
|61    |      ipb_snapshot3_23_ss_bram_dp_ram_inst                  |ipb_snapshot3_23_ss_bram_dp_ram                                               |     2|
|62    |        asym_bram_tdp_inst                                  |asym_bram_tdp__19                                                             |     1|
|63    |    axi4lite_snapshot3_45_ss_bram_inst                      |axi4lite_snapshot3_45_ss_bram                                                 |   113|
|64    |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__20                                                      |   111|
|65    |      ipb_snapshot3_45_ss_bram_dp_ram_inst                  |ipb_snapshot3_45_ss_bram_dp_ram                                               |     2|
|66    |        asym_bram_tdp_inst                                  |asym_bram_tdp__18                                                             |     1|
|67    |    axi4lite_snapshot3_67_ss_bram_inst                      |axi4lite_snapshot3_67_ss_bram                                                 |   113|
|68    |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__19                                                      |   111|
|69    |      ipb_snapshot3_67_ss_bram_dp_ram_inst                  |ipb_snapshot3_67_ss_bram_dp_ram                                               |     2|
|70    |        asym_bram_tdp_inst                                  |asym_bram_tdp__17                                                             |     1|
|71    |    axi4lite_snapshot4_01_ss_bram_inst                      |axi4lite_snapshot4_01_ss_bram                                                 |   113|
|72    |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__18                                                      |   111|
|73    |      ipb_snapshot4_01_ss_bram_dp_ram_inst                  |ipb_snapshot4_01_ss_bram_dp_ram                                               |     2|
|74    |        asym_bram_tdp_inst                                  |asym_bram_tdp__16                                                             |     1|
|75    |    axi4lite_snapshot4_23_ss_bram_inst                      |axi4lite_snapshot4_23_ss_bram                                                 |   113|
|76    |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__17                                                      |   111|
|77    |      ipb_snapshot4_23_ss_bram_dp_ram_inst                  |ipb_snapshot4_23_ss_bram_dp_ram                                               |     2|
|78    |        asym_bram_tdp_inst                                  |asym_bram_tdp__15                                                             |     1|
|79    |    axi4lite_snapshot4_45_ss_bram_inst                      |axi4lite_snapshot4_45_ss_bram                                                 |   113|
|80    |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__16                                                      |   111|
|81    |      ipb_snapshot4_45_ss_bram_dp_ram_inst                  |ipb_snapshot4_45_ss_bram_dp_ram                                               |     2|
|82    |        asym_bram_tdp_inst                                  |asym_bram_tdp__14                                                             |     1|
|83    |    axi4lite_snapshot4_67_ss_bram_inst                      |axi4lite_snapshot4_67_ss_bram                                                 |   113|
|84    |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__15                                                      |   111|
|85    |      ipb_snapshot4_67_ss_bram_dp_ram_inst                  |ipb_snapshot4_67_ss_bram_dp_ram                                               |     2|
|86    |        asym_bram_tdp_inst                                  |asym_bram_tdp__13                                                             |     1|
|87    |    axi4lite_snapshot5_01_ss_bram_inst                      |axi4lite_snapshot5_01_ss_bram                                                 |   113|
|88    |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__14                                                      |   111|
|89    |      ipb_snapshot5_01_ss_bram_dp_ram_inst                  |ipb_snapshot5_01_ss_bram_dp_ram                                               |     2|
|90    |        asym_bram_tdp_inst                                  |asym_bram_tdp__12                                                             |     1|
|91    |    axi4lite_snapshot5_23_ss_bram_inst                      |axi4lite_snapshot5_23_ss_bram                                                 |   113|
|92    |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__13                                                      |   111|
|93    |      ipb_snapshot5_23_ss_bram_dp_ram_inst                  |ipb_snapshot5_23_ss_bram_dp_ram                                               |     2|
|94    |        asym_bram_tdp_inst                                  |asym_bram_tdp__11                                                             |     1|
|95    |    axi4lite_snapshot5_45_ss_bram_inst                      |axi4lite_snapshot5_45_ss_bram                                                 |   113|
|96    |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__12                                                      |   111|
|97    |      ipb_snapshot5_45_ss_bram_dp_ram_inst                  |ipb_snapshot5_45_ss_bram_dp_ram                                               |     2|
|98    |        asym_bram_tdp_inst                                  |asym_bram_tdp__10                                                             |     1|
|99    |    axi4lite_snapshot5_67_ss_bram_inst                      |axi4lite_snapshot5_67_ss_bram                                                 |   113|
|100   |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__11                                                      |   111|
|101   |      ipb_snapshot5_67_ss_bram_dp_ram_inst                  |ipb_snapshot5_67_ss_bram_dp_ram                                               |     2|
|102   |        asym_bram_tdp_inst                                  |asym_bram_tdp__9                                                              |     1|
|103   |    axi4lite_snapshot6_01_ss_bram_inst                      |axi4lite_snapshot6_01_ss_bram                                                 |   113|
|104   |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__10                                                      |   111|
|105   |      ipb_snapshot6_01_ss_bram_dp_ram_inst                  |ipb_snapshot6_01_ss_bram_dp_ram                                               |     2|
|106   |        asym_bram_tdp_inst                                  |asym_bram_tdp__8                                                              |     1|
|107   |    axi4lite_snapshot6_23_ss_bram_inst                      |axi4lite_snapshot6_23_ss_bram                                                 |   113|
|108   |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__9                                                       |   111|
|109   |      ipb_snapshot6_23_ss_bram_dp_ram_inst                  |ipb_snapshot6_23_ss_bram_dp_ram                                               |     2|
|110   |        asym_bram_tdp_inst                                  |asym_bram_tdp__7                                                              |     1|
|111   |    axi4lite_snapshot6_45_ss_bram_inst                      |axi4lite_snapshot6_45_ss_bram                                                 |   113|
|112   |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__8                                                       |   111|
|113   |      ipb_snapshot6_45_ss_bram_dp_ram_inst                  |ipb_snapshot6_45_ss_bram_dp_ram                                               |     2|
|114   |        asym_bram_tdp_inst                                  |asym_bram_tdp__6                                                              |     1|
|115   |    axi4lite_snapshot6_67_ss_bram_inst                      |axi4lite_snapshot6_67_ss_bram                                                 |   113|
|116   |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__7                                                       |   111|
|117   |      ipb_snapshot6_67_ss_bram_dp_ram_inst                  |ipb_snapshot6_67_ss_bram_dp_ram                                               |     2|
|118   |        asym_bram_tdp_inst                                  |asym_bram_tdp__5                                                              |     1|
|119   |    axi4lite_snapshot7_01_ss_bram_inst                      |axi4lite_snapshot7_01_ss_bram                                                 |   113|
|120   |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__6                                                       |   111|
|121   |      ipb_snapshot7_01_ss_bram_dp_ram_inst                  |ipb_snapshot7_01_ss_bram_dp_ram                                               |     2|
|122   |        asym_bram_tdp_inst                                  |asym_bram_tdp__4                                                              |     1|
|123   |    axi4lite_snapshot7_23_ss_bram_inst                      |axi4lite_snapshot7_23_ss_bram                                                 |   113|
|124   |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__5                                                       |   111|
|125   |      ipb_snapshot7_23_ss_bram_dp_ram_inst                  |ipb_snapshot7_23_ss_bram_dp_ram                                               |     2|
|126   |        asym_bram_tdp_inst                                  |asym_bram_tdp__3                                                              |     1|
|127   |    axi4lite_snapshot7_45_ss_bram_inst                      |axi4lite_snapshot7_45_ss_bram                                                 |   113|
|128   |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__4                                                       |   111|
|129   |      ipb_snapshot7_45_ss_bram_dp_ram_inst                  |ipb_snapshot7_45_ss_bram_dp_ram                                               |     2|
|130   |        asym_bram_tdp_inst                                  |asym_bram_tdp__2                                                              |     1|
|131   |    axi4lite_snapshot7_67_ss_bram_inst                      |axi4lite_snapshot7_67_ss_bram                                                 |   113|
|132   |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__3                                                       |   111|
|133   |      ipb_snapshot7_67_ss_bram_dp_ram_inst                  |ipb_snapshot7_67_ss_bram_dp_ram                                               |     2|
|134   |        asym_bram_tdp_inst                                  |asym_bram_tdp__1                                                              |     1|
|135   |    axi4lite_sw_reg_inst                                    |axi4lite_sw_reg                                                               |  2520|
|136   |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__2                                                       |   103|
|137   |    axi4lite_sys_block_inst                                 |axi4lite_sys_block                                                            |   162|
|138   |      axi4lite_slave_logic_inst                             |axi4lite_slave_logic__1                                                       |    95|
|139   |  rfdc_multi_eight_adcs_2048gsps_mts_reg_cntrl              |cdc_synchroniser__2                                                           |     4|
|140   |  rfdc_multi_eight_adcs_2048gsps_mts_inst                   |rfdc_multi_eight_adcs_2048gsps_mts                                            |  2465|
|141   |    rfdc_multi_eight_adcs_2048gsps_mts_struct               |rfdc_multi_eight_adcs_2048gsps_mts_struct                                     |  2465|
|142   |      edge_detect                                           |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x41                            |     3|
|143   |        delay                                               |rfdc_multi_eight_adcs_2048gsps_mts_xldelay                                    |     1|
|144   |          \srl_delay.synth_reg_srl_inst                     |synth_reg__1                                                                  |     1|
|145   |            \partial_one.last_srlc33e                       |srlc33e__1                                                                    |     1|
|146   |        inverter                                            |sysgen_inverter_6233897471                                                    |     1|
|147   |        edge_op                                             |sysgen_logical_0f1aa1e2d7                                                     |     1|
|148   |      gpio_led                                              |rfdc_multi_eight_adcs_2048gsps_mts_gpio_led                                   |     1|
|149   |        convert                                             |rfdc_multi_eight_adcs_2048gsps_mts_xlconvert                                  |     1|
|150   |          \latency_test.reg                                 |synth_reg                                                                     |     1|
|151   |            \partial_one.last_srlc33e                       |srlc33e                                                                       |     1|
|152   |      gpio_led1                                             |rfdc_multi_eight_adcs_2048gsps_mts_gpio_led1                                  |     1|
|153   |        convert                                             |rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__1                               |     1|
|154   |          \latency_test.reg                                 |synth_reg__226                                                                |     1|
|155   |            \partial_one.last_srlc33e                       |srlc33e__226                                                                  |     1|
|156   |      snapshot0_01                                          |rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_01                               |    76|
|157   |        ss                                                  |rfdc_multi_eight_adcs_2048gsps_mts_ss_x20                                     |    76|
|158   |          add_gen                                           |rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x20                                |    38|
|159   |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x42                            |     3|
|160   |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__224                               |     1|
|161   |                \srl_delay.synth_reg_srl_inst               |synth_reg__225                                                                |     1|
|162   |                  \partial_one.last_srlc33e                 |srlc33e__225                                                                  |     1|
|163   |              inverter                                      |sysgen_inverter_6233897471__127                                               |     1|
|164   |              edge_op                                       |sysgen_logical_9cc14fefba                                                     |     1|
|165   |            delay                                           |sysgen_delay_e0740ee3f9__125                                                  |     1|
|166   |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__parameterized0                    |    12|
|167   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2                                                     |    12|
|168   |                \partial_one.last_srlc33e                   |srlc33e__parameterized1                                                       |    12|
|169   |            delay4                                          |sysgen_delay_e0740ee3f9__127                                                  |     1|
|170   |            inverter                                        |sysgen_inverter_918b6bc6d0                                                    |     2|
|171   |            inverter1                                       |sysgen_inverter_6233897471__128                                               |     1|
|172   |            logical1                                        |sysgen_logical_2486129911                                                     |     2|
|173   |            logical6                                        |sysgen_logical_c05fefc67b                                                     |     1|
|174   |            register5                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister                                 |     1|
|175   |              synth_reg_inst                                |synth_reg_w_init__parameterized1                                              |     1|
|176   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1                                             |     1|
|177   |            shift                                           |sysgen_shift_5af4fe0a99                                                       |     1|
|178   |            add_gen                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__xdcDup__1                  |    13|
|179   |          basic_ctrl                                        |rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x20                             |    13|
|180   |            dram_munge                                      |rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x20                             |     2|
|181   |              input_count                                   |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized0__xdcDup__1  |     2|
|182   |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x43                            |     3|
|183   |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__218                               |     1|
|184   |                \srl_delay.synth_reg_srl_inst               |synth_reg__219                                                                |     1|
|185   |                  \partial_one.last_srlc33e                 |srlc33e__219                                                                  |     1|
|186   |              inverter                                      |sysgen_inverter_6233897471__125                                               |     1|
|187   |              edge_op                                       |sysgen_logical_0f1aa1e2d7__32                                                 |     1|
|188   |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__221                               |     1|
|189   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__222                                                                |     1|
|190   |                \partial_one.last_srlc33e                   |srlc33e__222                                                                  |     1|
|191   |            delay2                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__222                               |     1|
|192   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__223                                                                |     1|
|193   |                \partial_one.last_srlc33e                   |srlc33e__223                                                                  |     1|
|194   |            delay3                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__223                               |     1|
|195   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__224                                                                |     1|
|196   |                \partial_one.last_srlc33e                   |srlc33e__224                                                                  |     1|
|197   |            inverter                                        |sysgen_inverter_6233897471__126                                               |     1|
|198   |            logical                                         |sysgen_logical_d26e5cda59                                                     |     1|
|199   |            mux2                                            |sysgen_mux_4874190f11                                                         |     1|
|200   |            register1                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__63             |     1|
|201   |              synth_reg_inst                                |synth_reg_w_init__parameterized5__63                                          |     1|
|202   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__63                                         |     1|
|203   |            register6                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1                 |     1|
|204   |              synth_reg_inst                                |synth_reg_w_init__parameterized5                                              |     1|
|205   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5                                             |     1|
|206   |          status                                            |rfdc_multi_eight_adcs_2048gsps_mts_status_x19                                 |    14|
|207   |            cast_gw                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized4                  |    14|
|208   |              \latency_test.reg                             |synth_reg__parameterized4                                                     |    14|
|209   |                \partial_one.last_srlc33e                   |srlc33e__parameterized3                                                       |    14|
|210   |          add_del                                           |sysgen_delay_4e9264ffdf                                                       |    10|
|211   |          we_del                                            |sysgen_delay_e0740ee3f9                                                       |     1|
|212   |      snapshot0_23                                          |rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_23                               |    76|
|213   |        ss                                                  |rfdc_multi_eight_adcs_2048gsps_mts_ss_x19                                     |    76|
|214   |          add_gen                                           |rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x19                                |    38|
|215   |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x39                            |     3|
|216   |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__217                               |     1|
|217   |                \srl_delay.synth_reg_srl_inst               |synth_reg__218                                                                |     1|
|218   |                  \partial_one.last_srlc33e                 |srlc33e__218                                                                  |     1|
|219   |              inverter                                      |sysgen_inverter_6233897471__123                                               |     1|
|220   |              edge_op                                       |sysgen_logical_9cc14fefba__31                                                 |     1|
|221   |            delay                                           |sysgen_delay_e0740ee3f9__121                                                  |     1|
|222   |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__parameterized0__31                |    12|
|223   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__31                                                 |    12|
|224   |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__31                                                   |    12|
|225   |            delay4                                          |sysgen_delay_e0740ee3f9__123                                                  |     1|
|226   |            inverter                                        |sysgen_inverter_918b6bc6d0__31                                                |     2|
|227   |            inverter1                                       |sysgen_inverter_6233897471__124                                               |     1|
|228   |            logical1                                        |sysgen_logical_2486129911__62                                                 |     2|
|229   |            logical6                                        |sysgen_logical_c05fefc67b__31                                                 |     1|
|230   |            register5                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__31                             |     1|
|231   |              synth_reg_inst                                |synth_reg_w_init__parameterized1__31                                          |     1|
|232   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__31                                         |     1|
|233   |            shift                                           |sysgen_shift_5af4fe0a99__31                                                   |     1|
|234   |            add_gen                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__xdcDup__2                  |    13|
|235   |          basic_ctrl                                        |rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x19                             |    13|
|236   |            dram_munge                                      |rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x19                             |     2|
|237   |              input_count                                   |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized0__xdcDup__2  |     2|
|238   |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x40                            |     3|
|239   |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__211                               |     1|
|240   |                \srl_delay.synth_reg_srl_inst               |synth_reg__212                                                                |     1|
|241   |                  \partial_one.last_srlc33e                 |srlc33e__212                                                                  |     1|
|242   |              inverter                                      |sysgen_inverter_6233897471__121                                               |     1|
|243   |              edge_op                                       |sysgen_logical_0f1aa1e2d7__31                                                 |     1|
|244   |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__214                               |     1|
|245   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__215                                                                |     1|
|246   |                \partial_one.last_srlc33e                   |srlc33e__215                                                                  |     1|
|247   |            delay2                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__215                               |     1|
|248   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__216                                                                |     1|
|249   |                \partial_one.last_srlc33e                   |srlc33e__216                                                                  |     1|
|250   |            delay3                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__216                               |     1|
|251   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__217                                                                |     1|
|252   |                \partial_one.last_srlc33e                   |srlc33e__217                                                                  |     1|
|253   |            inverter                                        |sysgen_inverter_6233897471__122                                               |     1|
|254   |            logical                                         |sysgen_logical_d26e5cda59__31                                                 |     1|
|255   |            mux2                                            |sysgen_mux_4874190f11__93                                                     |     1|
|256   |            register1                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__61             |     1|
|257   |              synth_reg_inst                                |synth_reg_w_init__parameterized5__61                                          |     1|
|258   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__61                                         |     1|
|259   |            register6                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__62             |     1|
|260   |              synth_reg_inst                                |synth_reg_w_init__parameterized5__62                                          |     1|
|261   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__62                                         |     1|
|262   |          status                                            |rfdc_multi_eight_adcs_2048gsps_mts_status_x21                                 |    14|
|263   |            cast_gw                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized4__31              |    14|
|264   |              \latency_test.reg                             |synth_reg__parameterized4__39                                                 |    14|
|265   |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__39                                                   |    14|
|266   |          add_del                                           |sysgen_delay_4e9264ffdf__31                                                   |    10|
|267   |          we_del                                            |sysgen_delay_e0740ee3f9__124                                                  |     1|
|268   |      snapshot0_45                                          |rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_45                               |    76|
|269   |        ss                                                  |rfdc_multi_eight_adcs_2048gsps_mts_ss_x22                                     |    76|
|270   |          add_gen                                           |rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x22                                |    38|
|271   |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x46                            |     3|
|272   |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__210                               |     1|
|273   |                \srl_delay.synth_reg_srl_inst               |synth_reg__211                                                                |     1|
|274   |                  \partial_one.last_srlc33e                 |srlc33e__211                                                                  |     1|
|275   |              inverter                                      |sysgen_inverter_6233897471__119                                               |     1|
|276   |              edge_op                                       |sysgen_logical_9cc14fefba__30                                                 |     1|
|277   |            delay                                           |sysgen_delay_e0740ee3f9__117                                                  |     1|
|278   |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__parameterized0__30                |    12|
|279   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__30                                                 |    12|
|280   |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__30                                                   |    12|
|281   |            delay4                                          |sysgen_delay_e0740ee3f9__119                                                  |     1|
|282   |            inverter                                        |sysgen_inverter_918b6bc6d0__30                                                |     2|
|283   |            inverter1                                       |sysgen_inverter_6233897471__120                                               |     1|
|284   |            logical1                                        |sysgen_logical_2486129911__60                                                 |     2|
|285   |            logical6                                        |sysgen_logical_c05fefc67b__30                                                 |     1|
|286   |            register5                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__30                             |     1|
|287   |              synth_reg_inst                                |synth_reg_w_init__parameterized1__30                                          |     1|
|288   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__30                                         |     1|
|289   |            shift                                           |sysgen_shift_5af4fe0a99__30                                                   |     1|
|290   |            add_gen                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__xdcDup__3                  |    13|
|291   |          basic_ctrl                                        |rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x22                             |    13|
|292   |            dram_munge                                      |rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x22                             |     2|
|293   |              input_count                                   |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized0__xdcDup__3  |     2|
|294   |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x47                            |     3|
|295   |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__204                               |     1|
|296   |                \srl_delay.synth_reg_srl_inst               |synth_reg__205                                                                |     1|
|297   |                  \partial_one.last_srlc33e                 |srlc33e__205                                                                  |     1|
|298   |              inverter                                      |sysgen_inverter_6233897471__117                                               |     1|
|299   |              edge_op                                       |sysgen_logical_0f1aa1e2d7__30                                                 |     1|
|300   |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__207                               |     1|
|301   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__208                                                                |     1|
|302   |                \partial_one.last_srlc33e                   |srlc33e__208                                                                  |     1|
|303   |            delay2                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__208                               |     1|
|304   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__209                                                                |     1|
|305   |                \partial_one.last_srlc33e                   |srlc33e__209                                                                  |     1|
|306   |            delay3                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__209                               |     1|
|307   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__210                                                                |     1|
|308   |                \partial_one.last_srlc33e                   |srlc33e__210                                                                  |     1|
|309   |            inverter                                        |sysgen_inverter_6233897471__118                                               |     1|
|310   |            logical                                         |sysgen_logical_d26e5cda59__30                                                 |     1|
|311   |            mux2                                            |sysgen_mux_4874190f11__90                                                     |     1|
|312   |            register1                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__59             |     1|
|313   |              synth_reg_inst                                |synth_reg_w_init__parameterized5__59                                          |     1|
|314   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__59                                         |     1|
|315   |            register6                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__60             |     1|
|316   |              synth_reg_inst                                |synth_reg_w_init__parameterized5__60                                          |     1|
|317   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__60                                         |     1|
|318   |          status                                            |rfdc_multi_eight_adcs_2048gsps_mts_status_x20                                 |    14|
|319   |            cast_gw                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized4__30              |    14|
|320   |              \latency_test.reg                             |synth_reg__parameterized4__38                                                 |    14|
|321   |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__38                                                   |    14|
|322   |          add_del                                           |sysgen_delay_4e9264ffdf__30                                                   |    10|
|323   |          we_del                                            |sysgen_delay_e0740ee3f9__120                                                  |     1|
|324   |      snapshot0_67                                          |rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_67                               |    76|
|325   |        ss                                                  |rfdc_multi_eight_adcs_2048gsps_mts_ss_x21                                     |    76|
|326   |          add_gen                                           |rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x21                                |    38|
|327   |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x44                            |     3|
|328   |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__203                               |     1|
|329   |                \srl_delay.synth_reg_srl_inst               |synth_reg__204                                                                |     1|
|330   |                  \partial_one.last_srlc33e                 |srlc33e__204                                                                  |     1|
|331   |              inverter                                      |sysgen_inverter_6233897471__115                                               |     1|
|332   |              edge_op                                       |sysgen_logical_9cc14fefba__29                                                 |     1|
|333   |            delay                                           |sysgen_delay_e0740ee3f9__113                                                  |     1|
|334   |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__parameterized0__29                |    12|
|335   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__29                                                 |    12|
|336   |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__29                                                   |    12|
|337   |            delay4                                          |sysgen_delay_e0740ee3f9__115                                                  |     1|
|338   |            inverter                                        |sysgen_inverter_918b6bc6d0__29                                                |     2|
|339   |            inverter1                                       |sysgen_inverter_6233897471__116                                               |     1|
|340   |            logical1                                        |sysgen_logical_2486129911__58                                                 |     2|
|341   |            logical6                                        |sysgen_logical_c05fefc67b__29                                                 |     1|
|342   |            register5                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__29                             |     1|
|343   |              synth_reg_inst                                |synth_reg_w_init__parameterized1__29                                          |     1|
|344   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__29                                         |     1|
|345   |            shift                                           |sysgen_shift_5af4fe0a99__29                                                   |     1|
|346   |            add_gen                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__xdcDup__4                  |    13|
|347   |          basic_ctrl                                        |rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x21                             |    13|
|348   |            dram_munge                                      |rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x21                             |     2|
|349   |              input_count                                   |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized0__xdcDup__4  |     2|
|350   |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x45                            |     3|
|351   |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__197                               |     1|
|352   |                \srl_delay.synth_reg_srl_inst               |synth_reg__198                                                                |     1|
|353   |                  \partial_one.last_srlc33e                 |srlc33e__198                                                                  |     1|
|354   |              inverter                                      |sysgen_inverter_6233897471__113                                               |     1|
|355   |              edge_op                                       |sysgen_logical_0f1aa1e2d7__29                                                 |     1|
|356   |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__200                               |     1|
|357   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__201                                                                |     1|
|358   |                \partial_one.last_srlc33e                   |srlc33e__201                                                                  |     1|
|359   |            delay2                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__201                               |     1|
|360   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__202                                                                |     1|
|361   |                \partial_one.last_srlc33e                   |srlc33e__202                                                                  |     1|
|362   |            delay3                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__202                               |     1|
|363   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__203                                                                |     1|
|364   |                \partial_one.last_srlc33e                   |srlc33e__203                                                                  |     1|
|365   |            inverter                                        |sysgen_inverter_6233897471__114                                               |     1|
|366   |            logical                                         |sysgen_logical_d26e5cda59__29                                                 |     1|
|367   |            mux2                                            |sysgen_mux_4874190f11__87                                                     |     1|
|368   |            register1                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__57             |     1|
|369   |              synth_reg_inst                                |synth_reg_w_init__parameterized5__57                                          |     1|
|370   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__57                                         |     1|
|371   |            register6                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__58             |     1|
|372   |              synth_reg_inst                                |synth_reg_w_init__parameterized5__58                                          |     1|
|373   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__58                                         |     1|
|374   |          status                                            |rfdc_multi_eight_adcs_2048gsps_mts_status_x16                                 |    14|
|375   |            cast_gw                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized4__29              |    14|
|376   |              \latency_test.reg                             |synth_reg__parameterized4__37                                                 |    14|
|377   |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__37                                                   |    14|
|378   |          add_del                                           |sysgen_delay_4e9264ffdf__29                                                   |    10|
|379   |          we_del                                            |sysgen_delay_e0740ee3f9__116                                                  |     1|
|380   |      snapshot1_01                                          |rfdc_multi_eight_adcs_2048gsps_mts_snapshot1_01                               |    76|
|381   |        ss                                                  |rfdc_multi_eight_adcs_2048gsps_mts_ss_x16                                     |    76|
|382   |          add_gen                                           |rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x16                                |    38|
|383   |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x33                            |     3|
|384   |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__196                               |     1|
|385   |                \srl_delay.synth_reg_srl_inst               |synth_reg__197                                                                |     1|
|386   |                  \partial_one.last_srlc33e                 |srlc33e__197                                                                  |     1|
|387   |              inverter                                      |sysgen_inverter_6233897471__111                                               |     1|
|388   |              edge_op                                       |sysgen_logical_9cc14fefba__28                                                 |     1|
|389   |            delay                                           |sysgen_delay_e0740ee3f9__109                                                  |     1|
|390   |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__parameterized0__28                |    12|
|391   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__28                                                 |    12|
|392   |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__28                                                   |    12|
|393   |            delay4                                          |sysgen_delay_e0740ee3f9__111                                                  |     1|
|394   |            inverter                                        |sysgen_inverter_918b6bc6d0__28                                                |     2|
|395   |            inverter1                                       |sysgen_inverter_6233897471__112                                               |     1|
|396   |            logical1                                        |sysgen_logical_2486129911__56                                                 |     2|
|397   |            logical6                                        |sysgen_logical_c05fefc67b__28                                                 |     1|
|398   |            register5                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__28                             |     1|
|399   |              synth_reg_inst                                |synth_reg_w_init__parameterized1__28                                          |     1|
|400   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__28                                         |     1|
|401   |            shift                                           |sysgen_shift_5af4fe0a99__28                                                   |     1|
|402   |            add_gen                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__xdcDup__5                  |    13|
|403   |          basic_ctrl                                        |rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x16                             |    13|
|404   |            dram_munge                                      |rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x16                             |     2|
|405   |              input_count                                   |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized0__xdcDup__5  |     2|
|406   |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x34                            |     3|
|407   |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__190                               |     1|
|408   |                \srl_delay.synth_reg_srl_inst               |synth_reg__191                                                                |     1|
|409   |                  \partial_one.last_srlc33e                 |srlc33e__191                                                                  |     1|
|410   |              inverter                                      |sysgen_inverter_6233897471__109                                               |     1|
|411   |              edge_op                                       |sysgen_logical_0f1aa1e2d7__28                                                 |     1|
|412   |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__193                               |     1|
|413   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__194                                                                |     1|
|414   |                \partial_one.last_srlc33e                   |srlc33e__194                                                                  |     1|
|415   |            delay2                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__194                               |     1|
|416   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__195                                                                |     1|
|417   |                \partial_one.last_srlc33e                   |srlc33e__195                                                                  |     1|
|418   |            delay3                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__195                               |     1|
|419   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__196                                                                |     1|
|420   |                \partial_one.last_srlc33e                   |srlc33e__196                                                                  |     1|
|421   |            inverter                                        |sysgen_inverter_6233897471__110                                               |     1|
|422   |            logical                                         |sysgen_logical_d26e5cda59__28                                                 |     1|
|423   |            mux2                                            |sysgen_mux_4874190f11__84                                                     |     1|
|424   |            register1                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__55             |     1|
|425   |              synth_reg_inst                                |synth_reg_w_init__parameterized5__55                                          |     1|
|426   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__55                                         |     1|
|427   |            register6                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__56             |     1|
|428   |              synth_reg_inst                                |synth_reg_w_init__parameterized5__56                                          |     1|
|429   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__56                                         |     1|
|430   |          status                                            |rfdc_multi_eight_adcs_2048gsps_mts_status_x15                                 |    14|
|431   |            cast_gw                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized4__28              |    14|
|432   |              \latency_test.reg                             |synth_reg__parameterized4__36                                                 |    14|
|433   |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__36                                                   |    14|
|434   |          add_del                                           |sysgen_delay_4e9264ffdf__28                                                   |    10|
|435   |          we_del                                            |sysgen_delay_e0740ee3f9__112                                                  |     1|
|436   |      snapshot1_23                                          |rfdc_multi_eight_adcs_2048gsps_mts_snapshot1_23                               |    76|
|437   |        ss                                                  |rfdc_multi_eight_adcs_2048gsps_mts_ss_x15                                     |    76|
|438   |          add_gen                                           |rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x15                                |    38|
|439   |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x31                            |     3|
|440   |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__189                               |     1|
|441   |                \srl_delay.synth_reg_srl_inst               |synth_reg__190                                                                |     1|
|442   |                  \partial_one.last_srlc33e                 |srlc33e__190                                                                  |     1|
|443   |              inverter                                      |sysgen_inverter_6233897471__107                                               |     1|
|444   |              edge_op                                       |sysgen_logical_9cc14fefba__27                                                 |     1|
|445   |            delay                                           |sysgen_delay_e0740ee3f9__105                                                  |     1|
|446   |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__parameterized0__27                |    12|
|447   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__27                                                 |    12|
|448   |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__27                                                   |    12|
|449   |            delay4                                          |sysgen_delay_e0740ee3f9__107                                                  |     1|
|450   |            inverter                                        |sysgen_inverter_918b6bc6d0__27                                                |     2|
|451   |            inverter1                                       |sysgen_inverter_6233897471__108                                               |     1|
|452   |            logical1                                        |sysgen_logical_2486129911__54                                                 |     2|
|453   |            logical6                                        |sysgen_logical_c05fefc67b__27                                                 |     1|
|454   |            register5                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__27                             |     1|
|455   |              synth_reg_inst                                |synth_reg_w_init__parameterized1__27                                          |     1|
|456   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__27                                         |     1|
|457   |            shift                                           |sysgen_shift_5af4fe0a99__27                                                   |     1|
|458   |            add_gen                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__xdcDup__6                  |    13|
|459   |          basic_ctrl                                        |rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x15                             |    13|
|460   |            dram_munge                                      |rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x15                             |     2|
|461   |              input_count                                   |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized0__xdcDup__6  |     2|
|462   |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x32                            |     3|
|463   |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__183                               |     1|
|464   |                \srl_delay.synth_reg_srl_inst               |synth_reg__184                                                                |     1|
|465   |                  \partial_one.last_srlc33e                 |srlc33e__184                                                                  |     1|
|466   |              inverter                                      |sysgen_inverter_6233897471__105                                               |     1|
|467   |              edge_op                                       |sysgen_logical_0f1aa1e2d7__27                                                 |     1|
|468   |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__186                               |     1|
|469   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__187                                                                |     1|
|470   |                \partial_one.last_srlc33e                   |srlc33e__187                                                                  |     1|
|471   |            delay2                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__187                               |     1|
|472   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__188                                                                |     1|
|473   |                \partial_one.last_srlc33e                   |srlc33e__188                                                                  |     1|
|474   |            delay3                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__188                               |     1|
|475   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__189                                                                |     1|
|476   |                \partial_one.last_srlc33e                   |srlc33e__189                                                                  |     1|
|477   |            inverter                                        |sysgen_inverter_6233897471__106                                               |     1|
|478   |            logical                                         |sysgen_logical_d26e5cda59__27                                                 |     1|
|479   |            mux2                                            |sysgen_mux_4874190f11__81                                                     |     1|
|480   |            register1                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__53             |     1|
|481   |              synth_reg_inst                                |synth_reg_w_init__parameterized5__53                                          |     1|
|482   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__53                                         |     1|
|483   |            register6                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__54             |     1|
|484   |              synth_reg_inst                                |synth_reg_w_init__parameterized5__54                                          |     1|
|485   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__54                                         |     1|
|486   |          status                                            |rfdc_multi_eight_adcs_2048gsps_mts_status_x18                                 |    14|
|487   |            cast_gw                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized4__27              |    14|
|488   |              \latency_test.reg                             |synth_reg__parameterized4__35                                                 |    14|
|489   |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__35                                                   |    14|
|490   |          add_del                                           |sysgen_delay_4e9264ffdf__27                                                   |    10|
|491   |          we_del                                            |sysgen_delay_e0740ee3f9__108                                                  |     1|
|492   |      snapshot1_45                                          |rfdc_multi_eight_adcs_2048gsps_mts_snapshot1_45                               |    76|
|493   |        ss                                                  |rfdc_multi_eight_adcs_2048gsps_mts_ss_x18                                     |    76|
|494   |          add_gen                                           |rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x18                                |    38|
|495   |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x37                            |     3|
|496   |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__182                               |     1|
|497   |                \srl_delay.synth_reg_srl_inst               |synth_reg__183                                                                |     1|
|498   |                  \partial_one.last_srlc33e                 |srlc33e__183                                                                  |     1|
|499   |              inverter                                      |sysgen_inverter_6233897471__103                                               |     1|
|500   |              edge_op                                       |sysgen_logical_9cc14fefba__26                                                 |     1|
|501   |            delay                                           |sysgen_delay_e0740ee3f9__101                                                  |     1|
|502   |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__parameterized0__26                |    12|
|503   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__26                                                 |    12|
|504   |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__26                                                   |    12|
|505   |            delay4                                          |sysgen_delay_e0740ee3f9__103                                                  |     1|
|506   |            inverter                                        |sysgen_inverter_918b6bc6d0__26                                                |     2|
|507   |            inverter1                                       |sysgen_inverter_6233897471__104                                               |     1|
|508   |            logical1                                        |sysgen_logical_2486129911__52                                                 |     2|
|509   |            logical6                                        |sysgen_logical_c05fefc67b__26                                                 |     1|
|510   |            register5                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__26                             |     1|
|511   |              synth_reg_inst                                |synth_reg_w_init__parameterized1__26                                          |     1|
|512   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__26                                         |     1|
|513   |            shift                                           |sysgen_shift_5af4fe0a99__26                                                   |     1|
|514   |            add_gen                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__xdcDup__7                  |    13|
|515   |          basic_ctrl                                        |rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x18                             |    13|
|516   |            dram_munge                                      |rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x18                             |     2|
|517   |              input_count                                   |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized0__xdcDup__7  |     2|
|518   |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x38                            |     3|
|519   |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__176                               |     1|
|520   |                \srl_delay.synth_reg_srl_inst               |synth_reg__177                                                                |     1|
|521   |                  \partial_one.last_srlc33e                 |srlc33e__177                                                                  |     1|
|522   |              inverter                                      |sysgen_inverter_6233897471__101                                               |     1|
|523   |              edge_op                                       |sysgen_logical_0f1aa1e2d7__26                                                 |     1|
|524   |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__179                               |     1|
|525   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__180                                                                |     1|
|526   |                \partial_one.last_srlc33e                   |srlc33e__180                                                                  |     1|
|527   |            delay2                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__180                               |     1|
|528   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__181                                                                |     1|
|529   |                \partial_one.last_srlc33e                   |srlc33e__181                                                                  |     1|
|530   |            delay3                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__181                               |     1|
|531   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__182                                                                |     1|
|532   |                \partial_one.last_srlc33e                   |srlc33e__182                                                                  |     1|
|533   |            inverter                                        |sysgen_inverter_6233897471__102                                               |     1|
|534   |            logical                                         |sysgen_logical_d26e5cda59__26                                                 |     1|
|535   |            mux2                                            |sysgen_mux_4874190f11__78                                                     |     1|
|536   |            register1                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__51             |     1|
|537   |              synth_reg_inst                                |synth_reg_w_init__parameterized5__51                                          |     1|
|538   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__51                                         |     1|
|539   |            register6                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__52             |     1|
|540   |              synth_reg_inst                                |synth_reg_w_init__parameterized5__52                                          |     1|
|541   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__52                                         |     1|
|542   |          status                                            |rfdc_multi_eight_adcs_2048gsps_mts_status_x17                                 |    14|
|543   |            cast_gw                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized4__26              |    14|
|544   |              \latency_test.reg                             |synth_reg__parameterized4__34                                                 |    14|
|545   |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__34                                                   |    14|
|546   |          add_del                                           |sysgen_delay_4e9264ffdf__26                                                   |    10|
|547   |          we_del                                            |sysgen_delay_e0740ee3f9__104                                                  |     1|
|548   |      snapshot1_67                                          |rfdc_multi_eight_adcs_2048gsps_mts_snapshot1_67                               |    76|
|549   |        ss                                                  |rfdc_multi_eight_adcs_2048gsps_mts_ss_x17                                     |    76|
|550   |          add_gen                                           |rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x17                                |    38|
|551   |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x35                            |     3|
|552   |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__175                               |     1|
|553   |                \srl_delay.synth_reg_srl_inst               |synth_reg__176                                                                |     1|
|554   |                  \partial_one.last_srlc33e                 |srlc33e__176                                                                  |     1|
|555   |              inverter                                      |sysgen_inverter_6233897471__99                                                |     1|
|556   |              edge_op                                       |sysgen_logical_9cc14fefba__25                                                 |     1|
|557   |            delay                                           |sysgen_delay_e0740ee3f9__97                                                   |     1|
|558   |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__parameterized0__25                |    12|
|559   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__25                                                 |    12|
|560   |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__25                                                   |    12|
|561   |            delay4                                          |sysgen_delay_e0740ee3f9__99                                                   |     1|
|562   |            inverter                                        |sysgen_inverter_918b6bc6d0__25                                                |     2|
|563   |            inverter1                                       |sysgen_inverter_6233897471__100                                               |     1|
|564   |            logical1                                        |sysgen_logical_2486129911__50                                                 |     2|
|565   |            logical6                                        |sysgen_logical_c05fefc67b__25                                                 |     1|
|566   |            register5                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__25                             |     1|
|567   |              synth_reg_inst                                |synth_reg_w_init__parameterized1__25                                          |     1|
|568   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__25                                         |     1|
|569   |            shift                                           |sysgen_shift_5af4fe0a99__25                                                   |     1|
|570   |            add_gen                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__xdcDup__8                  |    13|
|571   |          basic_ctrl                                        |rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x17                             |    13|
|572   |            dram_munge                                      |rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x17                             |     2|
|573   |              input_count                                   |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized0__xdcDup__8  |     2|
|574   |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x36                            |     3|
|575   |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__169                               |     1|
|576   |                \srl_delay.synth_reg_srl_inst               |synth_reg__170                                                                |     1|
|577   |                  \partial_one.last_srlc33e                 |srlc33e__170                                                                  |     1|
|578   |              inverter                                      |sysgen_inverter_6233897471__97                                                |     1|
|579   |              edge_op                                       |sysgen_logical_0f1aa1e2d7__25                                                 |     1|
|580   |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__172                               |     1|
|581   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__173                                                                |     1|
|582   |                \partial_one.last_srlc33e                   |srlc33e__173                                                                  |     1|
|583   |            delay2                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__173                               |     1|
|584   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__174                                                                |     1|
|585   |                \partial_one.last_srlc33e                   |srlc33e__174                                                                  |     1|
|586   |            delay3                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__174                               |     1|
|587   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__175                                                                |     1|
|588   |                \partial_one.last_srlc33e                   |srlc33e__175                                                                  |     1|
|589   |            inverter                                        |sysgen_inverter_6233897471__98                                                |     1|
|590   |            logical                                         |sysgen_logical_d26e5cda59__25                                                 |     1|
|591   |            mux2                                            |sysgen_mux_4874190f11__75                                                     |     1|
|592   |            register1                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__49             |     1|
|593   |              synth_reg_inst                                |synth_reg_w_init__parameterized5__49                                          |     1|
|594   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__49                                         |     1|
|595   |            register6                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__50             |     1|
|596   |              synth_reg_inst                                |synth_reg_w_init__parameterized5__50                                          |     1|
|597   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__50                                         |     1|
|598   |          status                                            |rfdc_multi_eight_adcs_2048gsps_mts_status_x28                                 |    14|
|599   |            cast_gw                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized4__25              |    14|
|600   |              \latency_test.reg                             |synth_reg__parameterized4__33                                                 |    14|
|601   |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__33                                                   |    14|
|602   |          add_del                                           |sysgen_delay_4e9264ffdf__25                                                   |    10|
|603   |          we_del                                            |sysgen_delay_e0740ee3f9__100                                                  |     1|
|604   |      snapshot2_01                                          |rfdc_multi_eight_adcs_2048gsps_mts_snapshot2_01                               |    76|
|605   |        ss                                                  |rfdc_multi_eight_adcs_2048gsps_mts_ss_x28                                     |    76|
|606   |          add_gen                                           |rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x28                                |    38|
|607   |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x58                            |     3|
|608   |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__168                               |     1|
|609   |                \srl_delay.synth_reg_srl_inst               |synth_reg__169                                                                |     1|
|610   |                  \partial_one.last_srlc33e                 |srlc33e__169                                                                  |     1|
|611   |              inverter                                      |sysgen_inverter_6233897471__95                                                |     1|
|612   |              edge_op                                       |sysgen_logical_9cc14fefba__24                                                 |     1|
|613   |            delay                                           |sysgen_delay_e0740ee3f9__93                                                   |     1|
|614   |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__parameterized0__24                |    12|
|615   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__24                                                 |    12|
|616   |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__24                                                   |    12|
|617   |            delay4                                          |sysgen_delay_e0740ee3f9__95                                                   |     1|
|618   |            inverter                                        |sysgen_inverter_918b6bc6d0__24                                                |     2|
|619   |            inverter1                                       |sysgen_inverter_6233897471__96                                                |     1|
|620   |            logical1                                        |sysgen_logical_2486129911__48                                                 |     2|
|621   |            logical6                                        |sysgen_logical_c05fefc67b__24                                                 |     1|
|622   |            register5                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__24                             |     1|
|623   |              synth_reg_inst                                |synth_reg_w_init__parameterized1__24                                          |     1|
|624   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__24                                         |     1|
|625   |            shift                                           |sysgen_shift_5af4fe0a99__24                                                   |     1|
|626   |            add_gen                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__xdcDup__9                  |    13|
|627   |          basic_ctrl                                        |rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x28                             |    13|
|628   |            dram_munge                                      |rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x28                             |     2|
|629   |              input_count                                   |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized0__xdcDup__9  |     2|
|630   |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x59                            |     3|
|631   |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__162                               |     1|
|632   |                \srl_delay.synth_reg_srl_inst               |synth_reg__163                                                                |     1|
|633   |                  \partial_one.last_srlc33e                 |srlc33e__163                                                                  |     1|
|634   |              inverter                                      |sysgen_inverter_6233897471__93                                                |     1|
|635   |              edge_op                                       |sysgen_logical_0f1aa1e2d7__24                                                 |     1|
|636   |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__165                               |     1|
|637   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__166                                                                |     1|
|638   |                \partial_one.last_srlc33e                   |srlc33e__166                                                                  |     1|
|639   |            delay2                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__166                               |     1|
|640   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__167                                                                |     1|
|641   |                \partial_one.last_srlc33e                   |srlc33e__167                                                                  |     1|
|642   |            delay3                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__167                               |     1|
|643   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__168                                                                |     1|
|644   |                \partial_one.last_srlc33e                   |srlc33e__168                                                                  |     1|
|645   |            inverter                                        |sysgen_inverter_6233897471__94                                                |     1|
|646   |            logical                                         |sysgen_logical_d26e5cda59__24                                                 |     1|
|647   |            mux2                                            |sysgen_mux_4874190f11__72                                                     |     1|
|648   |            register1                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__47             |     1|
|649   |              synth_reg_inst                                |synth_reg_w_init__parameterized5__47                                          |     1|
|650   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__47                                         |     1|
|651   |            register6                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__48             |     1|
|652   |              synth_reg_inst                                |synth_reg_w_init__parameterized5__48                                          |     1|
|653   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__48                                         |     1|
|654   |          status                                            |rfdc_multi_eight_adcs_2048gsps_mts_status_x27                                 |    14|
|655   |            cast_gw                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized4__24              |    14|
|656   |              \latency_test.reg                             |synth_reg__parameterized4__32                                                 |    14|
|657   |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__32                                                   |    14|
|658   |          add_del                                           |sysgen_delay_4e9264ffdf__24                                                   |    10|
|659   |          we_del                                            |sysgen_delay_e0740ee3f9__96                                                   |     1|
|660   |      snapshot2_23                                          |rfdc_multi_eight_adcs_2048gsps_mts_snapshot2_23                               |    76|
|661   |        ss                                                  |rfdc_multi_eight_adcs_2048gsps_mts_ss_x27                                     |    76|
|662   |          add_gen                                           |rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x27                                |    38|
|663   |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x56                            |     3|
|664   |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__161                               |     1|
|665   |                \srl_delay.synth_reg_srl_inst               |synth_reg__162                                                                |     1|
|666   |                  \partial_one.last_srlc33e                 |srlc33e__162                                                                  |     1|
|667   |              inverter                                      |sysgen_inverter_6233897471__91                                                |     1|
|668   |              edge_op                                       |sysgen_logical_9cc14fefba__23                                                 |     1|
|669   |            delay                                           |sysgen_delay_e0740ee3f9__89                                                   |     1|
|670   |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__parameterized0__23                |    12|
|671   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__23                                                 |    12|
|672   |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__23                                                   |    12|
|673   |            delay4                                          |sysgen_delay_e0740ee3f9__91                                                   |     1|
|674   |            inverter                                        |sysgen_inverter_918b6bc6d0__23                                                |     2|
|675   |            inverter1                                       |sysgen_inverter_6233897471__92                                                |     1|
|676   |            logical1                                        |sysgen_logical_2486129911__46                                                 |     2|
|677   |            logical6                                        |sysgen_logical_c05fefc67b__23                                                 |     1|
|678   |            register5                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__23                             |     1|
|679   |              synth_reg_inst                                |synth_reg_w_init__parameterized1__23                                          |     1|
|680   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__23                                         |     1|
|681   |            shift                                           |sysgen_shift_5af4fe0a99__23                                                   |     1|
|682   |            add_gen                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__xdcDup__10                 |    13|
|683   |          basic_ctrl                                        |rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x27                             |    13|
|684   |            dram_munge                                      |rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x27                             |     2|
|685   |              input_count                                   |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized0__xdcDup__10 |     2|
|686   |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x57                            |     3|
|687   |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__155                               |     1|
|688   |                \srl_delay.synth_reg_srl_inst               |synth_reg__156                                                                |     1|
|689   |                  \partial_one.last_srlc33e                 |srlc33e__156                                                                  |     1|
|690   |              inverter                                      |sysgen_inverter_6233897471__89                                                |     1|
|691   |              edge_op                                       |sysgen_logical_0f1aa1e2d7__23                                                 |     1|
|692   |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__158                               |     1|
|693   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__159                                                                |     1|
|694   |                \partial_one.last_srlc33e                   |srlc33e__159                                                                  |     1|
|695   |            delay2                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__159                               |     1|
|696   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__160                                                                |     1|
|697   |                \partial_one.last_srlc33e                   |srlc33e__160                                                                  |     1|
|698   |            delay3                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__160                               |     1|
|699   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__161                                                                |     1|
|700   |                \partial_one.last_srlc33e                   |srlc33e__161                                                                  |     1|
|701   |            inverter                                        |sysgen_inverter_6233897471__90                                                |     1|
|702   |            logical                                         |sysgen_logical_d26e5cda59__23                                                 |     1|
|703   |            mux2                                            |sysgen_mux_4874190f11__69                                                     |     1|
|704   |            register1                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__45             |     1|
|705   |              synth_reg_inst                                |synth_reg_w_init__parameterized5__45                                          |     1|
|706   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__45                                         |     1|
|707   |            register6                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__46             |     1|
|708   |              synth_reg_inst                                |synth_reg_w_init__parameterized5__46                                          |     1|
|709   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__46                                         |     1|
|710   |          status                                            |rfdc_multi_eight_adcs_2048gsps_mts_status_x30                                 |    14|
|711   |            cast_gw                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized4__23              |    14|
|712   |              \latency_test.reg                             |synth_reg__parameterized4__31                                                 |    14|
|713   |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__31                                                   |    14|
|714   |          add_del                                           |sysgen_delay_4e9264ffdf__23                                                   |    10|
|715   |          we_del                                            |sysgen_delay_e0740ee3f9__92                                                   |     1|
|716   |      snapshot2_45                                          |rfdc_multi_eight_adcs_2048gsps_mts_snapshot2_45                               |    76|
|717   |        ss                                                  |rfdc_multi_eight_adcs_2048gsps_mts_ss_x30                                     |    76|
|718   |          add_gen                                           |rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x30                                |    38|
|719   |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x62                            |     3|
|720   |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__154                               |     1|
|721   |                \srl_delay.synth_reg_srl_inst               |synth_reg__155                                                                |     1|
|722   |                  \partial_one.last_srlc33e                 |srlc33e__155                                                                  |     1|
|723   |              inverter                                      |sysgen_inverter_6233897471__87                                                |     1|
|724   |              edge_op                                       |sysgen_logical_9cc14fefba__22                                                 |     1|
|725   |            delay                                           |sysgen_delay_e0740ee3f9__85                                                   |     1|
|726   |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__parameterized0__22                |    12|
|727   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__22                                                 |    12|
|728   |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__22                                                   |    12|
|729   |            delay4                                          |sysgen_delay_e0740ee3f9__87                                                   |     1|
|730   |            inverter                                        |sysgen_inverter_918b6bc6d0__22                                                |     2|
|731   |            inverter1                                       |sysgen_inverter_6233897471__88                                                |     1|
|732   |            logical1                                        |sysgen_logical_2486129911__44                                                 |     2|
|733   |            logical6                                        |sysgen_logical_c05fefc67b__22                                                 |     1|
|734   |            register5                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__22                             |     1|
|735   |              synth_reg_inst                                |synth_reg_w_init__parameterized1__22                                          |     1|
|736   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__22                                         |     1|
|737   |            shift                                           |sysgen_shift_5af4fe0a99__22                                                   |     1|
|738   |            add_gen                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__xdcDup__11                 |    13|
|739   |          basic_ctrl                                        |rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x30                             |    13|
|740   |            dram_munge                                      |rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x30                             |     2|
|741   |              input_count                                   |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized0__xdcDup__11 |     2|
|742   |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x63                            |     3|
|743   |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__148                               |     1|
|744   |                \srl_delay.synth_reg_srl_inst               |synth_reg__149                                                                |     1|
|745   |                  \partial_one.last_srlc33e                 |srlc33e__149                                                                  |     1|
|746   |              inverter                                      |sysgen_inverter_6233897471__85                                                |     1|
|747   |              edge_op                                       |sysgen_logical_0f1aa1e2d7__22                                                 |     1|
|748   |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__151                               |     1|
|749   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__152                                                                |     1|
|750   |                \partial_one.last_srlc33e                   |srlc33e__152                                                                  |     1|
|751   |            delay2                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__152                               |     1|
|752   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__153                                                                |     1|
|753   |                \partial_one.last_srlc33e                   |srlc33e__153                                                                  |     1|
|754   |            delay3                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__153                               |     1|
|755   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__154                                                                |     1|
|756   |                \partial_one.last_srlc33e                   |srlc33e__154                                                                  |     1|
|757   |            inverter                                        |sysgen_inverter_6233897471__86                                                |     1|
|758   |            logical                                         |sysgen_logical_d26e5cda59__22                                                 |     1|
|759   |            mux2                                            |sysgen_mux_4874190f11__66                                                     |     1|
|760   |            register1                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__43             |     1|
|761   |              synth_reg_inst                                |synth_reg_w_init__parameterized5__43                                          |     1|
|762   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__43                                         |     1|
|763   |            register6                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__44             |     1|
|764   |              synth_reg_inst                                |synth_reg_w_init__parameterized5__44                                          |     1|
|765   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__44                                         |     1|
|766   |          status                                            |rfdc_multi_eight_adcs_2048gsps_mts_status_x29                                 |    14|
|767   |            cast_gw                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized4__22              |    14|
|768   |              \latency_test.reg                             |synth_reg__parameterized4__30                                                 |    14|
|769   |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__30                                                   |    14|
|770   |          add_del                                           |sysgen_delay_4e9264ffdf__22                                                   |    10|
|771   |          we_del                                            |sysgen_delay_e0740ee3f9__88                                                   |     1|
|772   |      snapshot2_67                                          |rfdc_multi_eight_adcs_2048gsps_mts_snapshot2_67                               |    76|
|773   |        ss                                                  |rfdc_multi_eight_adcs_2048gsps_mts_ss_x29                                     |    76|
|774   |          add_gen                                           |rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x29                                |    38|
|775   |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x60                            |     3|
|776   |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__147                               |     1|
|777   |                \srl_delay.synth_reg_srl_inst               |synth_reg__148                                                                |     1|
|778   |                  \partial_one.last_srlc33e                 |srlc33e__148                                                                  |     1|
|779   |              inverter                                      |sysgen_inverter_6233897471__83                                                |     1|
|780   |              edge_op                                       |sysgen_logical_9cc14fefba__21                                                 |     1|
|781   |            delay                                           |sysgen_delay_e0740ee3f9__81                                                   |     1|
|782   |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__parameterized0__21                |    12|
|783   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__21                                                 |    12|
|784   |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__21                                                   |    12|
|785   |            delay4                                          |sysgen_delay_e0740ee3f9__83                                                   |     1|
|786   |            inverter                                        |sysgen_inverter_918b6bc6d0__21                                                |     2|
|787   |            inverter1                                       |sysgen_inverter_6233897471__84                                                |     1|
|788   |            logical1                                        |sysgen_logical_2486129911__42                                                 |     2|
|789   |            logical6                                        |sysgen_logical_c05fefc67b__21                                                 |     1|
|790   |            register5                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__21                             |     1|
|791   |              synth_reg_inst                                |synth_reg_w_init__parameterized1__21                                          |     1|
|792   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__21                                         |     1|
|793   |            shift                                           |sysgen_shift_5af4fe0a99__21                                                   |     1|
|794   |            add_gen                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__xdcDup__12                 |    13|
|795   |          basic_ctrl                                        |rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x29                             |    13|
|796   |            dram_munge                                      |rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x29                             |     2|
|797   |              input_count                                   |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized0__xdcDup__12 |     2|
|798   |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x61                            |     3|
|799   |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__141                               |     1|
|800   |                \srl_delay.synth_reg_srl_inst               |synth_reg__142                                                                |     1|
|801   |                  \partial_one.last_srlc33e                 |srlc33e__142                                                                  |     1|
|802   |              inverter                                      |sysgen_inverter_6233897471__81                                                |     1|
|803   |              edge_op                                       |sysgen_logical_0f1aa1e2d7__21                                                 |     1|
|804   |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__144                               |     1|
|805   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__145                                                                |     1|
|806   |                \partial_one.last_srlc33e                   |srlc33e__145                                                                  |     1|
|807   |            delay2                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__145                               |     1|
|808   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__146                                                                |     1|
|809   |                \partial_one.last_srlc33e                   |srlc33e__146                                                                  |     1|
|810   |            delay3                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__146                               |     1|
|811   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__147                                                                |     1|
|812   |                \partial_one.last_srlc33e                   |srlc33e__147                                                                  |     1|
|813   |            inverter                                        |sysgen_inverter_6233897471__82                                                |     1|
|814   |            logical                                         |sysgen_logical_d26e5cda59__21                                                 |     1|
|815   |            mux2                                            |sysgen_mux_4874190f11__63                                                     |     1|
|816   |            register1                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__41             |     1|
|817   |              synth_reg_inst                                |synth_reg_w_init__parameterized5__41                                          |     1|
|818   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__41                                         |     1|
|819   |            register6                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__42             |     1|
|820   |              synth_reg_inst                                |synth_reg_w_init__parameterized5__42                                          |     1|
|821   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__42                                         |     1|
|822   |          status                                            |rfdc_multi_eight_adcs_2048gsps_mts_status_x23                                 |    14|
|823   |            cast_gw                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized4__21              |    14|
|824   |              \latency_test.reg                             |synth_reg__parameterized4__29                                                 |    14|
|825   |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__29                                                   |    14|
|826   |          add_del                                           |sysgen_delay_4e9264ffdf__21                                                   |    10|
|827   |          we_del                                            |sysgen_delay_e0740ee3f9__84                                                   |     1|
|828   |      snapshot3_01                                          |rfdc_multi_eight_adcs_2048gsps_mts_snapshot3_01                               |    76|
|829   |        ss                                                  |rfdc_multi_eight_adcs_2048gsps_mts_ss_x24                                     |    76|
|830   |          add_gen                                           |rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x24                                |    38|
|831   |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x50                            |     3|
|832   |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__140                               |     1|
|833   |                \srl_delay.synth_reg_srl_inst               |synth_reg__141                                                                |     1|
|834   |                  \partial_one.last_srlc33e                 |srlc33e__141                                                                  |     1|
|835   |              inverter                                      |sysgen_inverter_6233897471__79                                                |     1|
|836   |              edge_op                                       |sysgen_logical_9cc14fefba__20                                                 |     1|
|837   |            delay                                           |sysgen_delay_e0740ee3f9__77                                                   |     1|
|838   |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__parameterized0__20                |    12|
|839   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__20                                                 |    12|
|840   |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__20                                                   |    12|
|841   |            delay4                                          |sysgen_delay_e0740ee3f9__79                                                   |     1|
|842   |            inverter                                        |sysgen_inverter_918b6bc6d0__20                                                |     2|
|843   |            inverter1                                       |sysgen_inverter_6233897471__80                                                |     1|
|844   |            logical1                                        |sysgen_logical_2486129911__40                                                 |     2|
|845   |            logical6                                        |sysgen_logical_c05fefc67b__20                                                 |     1|
|846   |            register5                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__20                             |     1|
|847   |              synth_reg_inst                                |synth_reg_w_init__parameterized1__20                                          |     1|
|848   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__20                                         |     1|
|849   |            shift                                           |sysgen_shift_5af4fe0a99__20                                                   |     1|
|850   |            add_gen                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__xdcDup__13                 |    13|
|851   |          basic_ctrl                                        |rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x24                             |    13|
|852   |            dram_munge                                      |rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x24                             |     2|
|853   |              input_count                                   |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized0__xdcDup__13 |     2|
|854   |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x51                            |     3|
|855   |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__134                               |     1|
|856   |                \srl_delay.synth_reg_srl_inst               |synth_reg__135                                                                |     1|
|857   |                  \partial_one.last_srlc33e                 |srlc33e__135                                                                  |     1|
|858   |              inverter                                      |sysgen_inverter_6233897471__77                                                |     1|
|859   |              edge_op                                       |sysgen_logical_0f1aa1e2d7__20                                                 |     1|
|860   |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__137                               |     1|
|861   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__138                                                                |     1|
|862   |                \partial_one.last_srlc33e                   |srlc33e__138                                                                  |     1|
|863   |            delay2                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__138                               |     1|
|864   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__139                                                                |     1|
|865   |                \partial_one.last_srlc33e                   |srlc33e__139                                                                  |     1|
|866   |            delay3                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__139                               |     1|
|867   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__140                                                                |     1|
|868   |                \partial_one.last_srlc33e                   |srlc33e__140                                                                  |     1|
|869   |            inverter                                        |sysgen_inverter_6233897471__78                                                |     1|
|870   |            logical                                         |sysgen_logical_d26e5cda59__20                                                 |     1|
|871   |            mux2                                            |sysgen_mux_4874190f11__60                                                     |     1|
|872   |            register1                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__39             |     1|
|873   |              synth_reg_inst                                |synth_reg_w_init__parameterized5__39                                          |     1|
|874   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__39                                         |     1|
|875   |            register6                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__40             |     1|
|876   |              synth_reg_inst                                |synth_reg_w_init__parameterized5__40                                          |     1|
|877   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__40                                         |     1|
|878   |          status                                            |rfdc_multi_eight_adcs_2048gsps_mts_status_x22                                 |    14|
|879   |            cast_gw                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized4__20              |    14|
|880   |              \latency_test.reg                             |synth_reg__parameterized4__28                                                 |    14|
|881   |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__28                                                   |    14|
|882   |          add_del                                           |sysgen_delay_4e9264ffdf__20                                                   |    10|
|883   |          we_del                                            |sysgen_delay_e0740ee3f9__80                                                   |     1|
|884   |      snapshot3_23                                          |rfdc_multi_eight_adcs_2048gsps_mts_snapshot3_23                               |    76|
|885   |        ss                                                  |rfdc_multi_eight_adcs_2048gsps_mts_ss_x23                                     |    76|
|886   |          add_gen                                           |rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x23                                |    38|
|887   |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x48                            |     3|
|888   |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__133                               |     1|
|889   |                \srl_delay.synth_reg_srl_inst               |synth_reg__134                                                                |     1|
|890   |                  \partial_one.last_srlc33e                 |srlc33e__134                                                                  |     1|
|891   |              inverter                                      |sysgen_inverter_6233897471__75                                                |     1|
|892   |              edge_op                                       |sysgen_logical_9cc14fefba__19                                                 |     1|
|893   |            delay                                           |sysgen_delay_e0740ee3f9__73                                                   |     1|
|894   |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__parameterized0__19                |    12|
|895   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__19                                                 |    12|
|896   |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__19                                                   |    12|
|897   |            delay4                                          |sysgen_delay_e0740ee3f9__75                                                   |     1|
|898   |            inverter                                        |sysgen_inverter_918b6bc6d0__19                                                |     2|
|899   |            inverter1                                       |sysgen_inverter_6233897471__76                                                |     1|
|900   |            logical1                                        |sysgen_logical_2486129911__38                                                 |     2|
|901   |            logical6                                        |sysgen_logical_c05fefc67b__19                                                 |     1|
|902   |            register5                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__19                             |     1|
|903   |              synth_reg_inst                                |synth_reg_w_init__parameterized1__19                                          |     1|
|904   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__19                                         |     1|
|905   |            shift                                           |sysgen_shift_5af4fe0a99__19                                                   |     1|
|906   |            add_gen                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__xdcDup__14                 |    13|
|907   |          basic_ctrl                                        |rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x23                             |    13|
|908   |            dram_munge                                      |rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x23                             |     2|
|909   |              input_count                                   |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized0__xdcDup__14 |     2|
|910   |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x49                            |     3|
|911   |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__127                               |     1|
|912   |                \srl_delay.synth_reg_srl_inst               |synth_reg__128                                                                |     1|
|913   |                  \partial_one.last_srlc33e                 |srlc33e__128                                                                  |     1|
|914   |              inverter                                      |sysgen_inverter_6233897471__73                                                |     1|
|915   |              edge_op                                       |sysgen_logical_0f1aa1e2d7__19                                                 |     1|
|916   |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__130                               |     1|
|917   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__131                                                                |     1|
|918   |                \partial_one.last_srlc33e                   |srlc33e__131                                                                  |     1|
|919   |            delay2                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__131                               |     1|
|920   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__132                                                                |     1|
|921   |                \partial_one.last_srlc33e                   |srlc33e__132                                                                  |     1|
|922   |            delay3                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__132                               |     1|
|923   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__133                                                                |     1|
|924   |                \partial_one.last_srlc33e                   |srlc33e__133                                                                  |     1|
|925   |            inverter                                        |sysgen_inverter_6233897471__74                                                |     1|
|926   |            logical                                         |sysgen_logical_d26e5cda59__19                                                 |     1|
|927   |            mux2                                            |sysgen_mux_4874190f11__57                                                     |     1|
|928   |            register1                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__37             |     1|
|929   |              synth_reg_inst                                |synth_reg_w_init__parameterized5__37                                          |     1|
|930   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__37                                         |     1|
|931   |            register6                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__38             |     1|
|932   |              synth_reg_inst                                |synth_reg_w_init__parameterized5__38                                          |     1|
|933   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__38                                         |     1|
|934   |          status                                            |rfdc_multi_eight_adcs_2048gsps_mts_status_x26                                 |    14|
|935   |            cast_gw                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized4__19              |    14|
|936   |              \latency_test.reg                             |synth_reg__parameterized4__27                                                 |    14|
|937   |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__27                                                   |    14|
|938   |          add_del                                           |sysgen_delay_4e9264ffdf__19                                                   |    10|
|939   |          we_del                                            |sysgen_delay_e0740ee3f9__76                                                   |     1|
|940   |      snapshot3_45                                          |rfdc_multi_eight_adcs_2048gsps_mts_snapshot3_45                               |    76|
|941   |        ss                                                  |rfdc_multi_eight_adcs_2048gsps_mts_ss_x26                                     |    76|
|942   |          add_gen                                           |rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x26                                |    38|
|943   |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x54                            |     3|
|944   |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__126                               |     1|
|945   |                \srl_delay.synth_reg_srl_inst               |synth_reg__127                                                                |     1|
|946   |                  \partial_one.last_srlc33e                 |srlc33e__127                                                                  |     1|
|947   |              inverter                                      |sysgen_inverter_6233897471__71                                                |     1|
|948   |              edge_op                                       |sysgen_logical_9cc14fefba__18                                                 |     1|
|949   |            delay                                           |sysgen_delay_e0740ee3f9__69                                                   |     1|
|950   |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__parameterized0__18                |    12|
|951   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__18                                                 |    12|
|952   |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__18                                                   |    12|
|953   |            delay4                                          |sysgen_delay_e0740ee3f9__71                                                   |     1|
|954   |            inverter                                        |sysgen_inverter_918b6bc6d0__18                                                |     2|
|955   |            inverter1                                       |sysgen_inverter_6233897471__72                                                |     1|
|956   |            logical1                                        |sysgen_logical_2486129911__36                                                 |     2|
|957   |            logical6                                        |sysgen_logical_c05fefc67b__18                                                 |     1|
|958   |            register5                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__18                             |     1|
|959   |              synth_reg_inst                                |synth_reg_w_init__parameterized1__18                                          |     1|
|960   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__18                                         |     1|
|961   |            shift                                           |sysgen_shift_5af4fe0a99__18                                                   |     1|
|962   |            add_gen                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__xdcDup__15                 |    13|
|963   |          basic_ctrl                                        |rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x26                             |    13|
|964   |            dram_munge                                      |rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x26                             |     2|
|965   |              input_count                                   |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized0__xdcDup__15 |     2|
|966   |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x55                            |     3|
|967   |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__120                               |     1|
|968   |                \srl_delay.synth_reg_srl_inst               |synth_reg__121                                                                |     1|
|969   |                  \partial_one.last_srlc33e                 |srlc33e__121                                                                  |     1|
|970   |              inverter                                      |sysgen_inverter_6233897471__69                                                |     1|
|971   |              edge_op                                       |sysgen_logical_0f1aa1e2d7__18                                                 |     1|
|972   |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__123                               |     1|
|973   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__124                                                                |     1|
|974   |                \partial_one.last_srlc33e                   |srlc33e__124                                                                  |     1|
|975   |            delay2                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__124                               |     1|
|976   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__125                                                                |     1|
|977   |                \partial_one.last_srlc33e                   |srlc33e__125                                                                  |     1|
|978   |            delay3                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__125                               |     1|
|979   |              \srl_delay.synth_reg_srl_inst                 |synth_reg__126                                                                |     1|
|980   |                \partial_one.last_srlc33e                   |srlc33e__126                                                                  |     1|
|981   |            inverter                                        |sysgen_inverter_6233897471__70                                                |     1|
|982   |            logical                                         |sysgen_logical_d26e5cda59__18                                                 |     1|
|983   |            mux2                                            |sysgen_mux_4874190f11__54                                                     |     1|
|984   |            register1                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__35             |     1|
|985   |              synth_reg_inst                                |synth_reg_w_init__parameterized5__35                                          |     1|
|986   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__35                                         |     1|
|987   |            register6                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__36             |     1|
|988   |              synth_reg_inst                                |synth_reg_w_init__parameterized5__36                                          |     1|
|989   |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__36                                         |     1|
|990   |          status                                            |rfdc_multi_eight_adcs_2048gsps_mts_status_x24                                 |    14|
|991   |            cast_gw                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized4__18              |    14|
|992   |              \latency_test.reg                             |synth_reg__parameterized4__26                                                 |    14|
|993   |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__26                                                   |    14|
|994   |          add_del                                           |sysgen_delay_4e9264ffdf__18                                                   |    10|
|995   |          we_del                                            |sysgen_delay_e0740ee3f9__72                                                   |     1|
|996   |      snapshot3_67                                          |rfdc_multi_eight_adcs_2048gsps_mts_snapshot3_67                               |    76|
|997   |        ss                                                  |rfdc_multi_eight_adcs_2048gsps_mts_ss_x25                                     |    76|
|998   |          add_gen                                           |rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x25                                |    38|
|999   |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x53                            |     3|
|1000  |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__119                               |     1|
|1001  |                \srl_delay.synth_reg_srl_inst               |synth_reg__120                                                                |     1|
|1002  |                  \partial_one.last_srlc33e                 |srlc33e__120                                                                  |     1|
|1003  |              inverter                                      |sysgen_inverter_6233897471__67                                                |     1|
|1004  |              edge_op                                       |sysgen_logical_9cc14fefba__17                                                 |     1|
|1005  |            delay                                           |sysgen_delay_e0740ee3f9__65                                                   |     1|
|1006  |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__parameterized0__17                |    12|
|1007  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__17                                                 |    12|
|1008  |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__17                                                   |    12|
|1009  |            delay4                                          |sysgen_delay_e0740ee3f9__67                                                   |     1|
|1010  |            inverter                                        |sysgen_inverter_918b6bc6d0__17                                                |     2|
|1011  |            inverter1                                       |sysgen_inverter_6233897471__68                                                |     1|
|1012  |            logical1                                        |sysgen_logical_2486129911__34                                                 |     2|
|1013  |            logical6                                        |sysgen_logical_c05fefc67b__17                                                 |     1|
|1014  |            register5                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__17                             |     1|
|1015  |              synth_reg_inst                                |synth_reg_w_init__parameterized1__17                                          |     1|
|1016  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__17                                         |     1|
|1017  |            shift                                           |sysgen_shift_5af4fe0a99__17                                                   |     1|
|1018  |            add_gen                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__xdcDup__16                 |    13|
|1019  |          basic_ctrl                                        |rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x25                             |    13|
|1020  |            dram_munge                                      |rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x25                             |     2|
|1021  |              input_count                                   |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized0__xdcDup__16 |     2|
|1022  |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x52                            |     3|
|1023  |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__113                               |     1|
|1024  |                \srl_delay.synth_reg_srl_inst               |synth_reg__114                                                                |     1|
|1025  |                  \partial_one.last_srlc33e                 |srlc33e__114                                                                  |     1|
|1026  |              inverter                                      |sysgen_inverter_6233897471__65                                                |     1|
|1027  |              edge_op                                       |sysgen_logical_0f1aa1e2d7__17                                                 |     1|
|1028  |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__116                               |     1|
|1029  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__117                                                                |     1|
|1030  |                \partial_one.last_srlc33e                   |srlc33e__117                                                                  |     1|
|1031  |            delay2                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__117                               |     1|
|1032  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__118                                                                |     1|
|1033  |                \partial_one.last_srlc33e                   |srlc33e__118                                                                  |     1|
|1034  |            delay3                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__118                               |     1|
|1035  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__119                                                                |     1|
|1036  |                \partial_one.last_srlc33e                   |srlc33e__119                                                                  |     1|
|1037  |            inverter                                        |sysgen_inverter_6233897471__66                                                |     1|
|1038  |            logical                                         |sysgen_logical_d26e5cda59__17                                                 |     1|
|1039  |            mux2                                            |sysgen_mux_4874190f11__51                                                     |     1|
|1040  |            register1                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__33             |     1|
|1041  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__33                                          |     1|
|1042  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__33                                         |     1|
|1043  |            register6                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__34             |     1|
|1044  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__34                                          |     1|
|1045  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__34                                         |     1|
|1046  |          status                                            |rfdc_multi_eight_adcs_2048gsps_mts_status_x25                                 |    14|
|1047  |            cast_gw                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized4__17              |    14|
|1048  |              \latency_test.reg                             |synth_reg__parameterized4__25                                                 |    14|
|1049  |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__25                                                   |    14|
|1050  |          add_del                                           |sysgen_delay_4e9264ffdf__17                                                   |    10|
|1051  |          we_del                                            |sysgen_delay_e0740ee3f9__68                                                   |     1|
|1052  |      snapshot4_01                                          |rfdc_multi_eight_adcs_2048gsps_mts_snapshot4_01                               |    76|
|1053  |        ss                                                  |rfdc_multi_eight_adcs_2048gsps_mts_ss_x5                                      |    76|
|1054  |          add_gen                                           |rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x4                                 |    38|
|1055  |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x10                            |     3|
|1056  |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__112                               |     1|
|1057  |                \srl_delay.synth_reg_srl_inst               |synth_reg__113                                                                |     1|
|1058  |                  \partial_one.last_srlc33e                 |srlc33e__113                                                                  |     1|
|1059  |              inverter                                      |sysgen_inverter_6233897471__63                                                |     1|
|1060  |              edge_op                                       |sysgen_logical_9cc14fefba__16                                                 |     1|
|1061  |            delay                                           |sysgen_delay_e0740ee3f9__61                                                   |     1|
|1062  |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__parameterized0__16                |    12|
|1063  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__16                                                 |    12|
|1064  |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__16                                                   |    12|
|1065  |            delay4                                          |sysgen_delay_e0740ee3f9__63                                                   |     1|
|1066  |            inverter                                        |sysgen_inverter_918b6bc6d0__16                                                |     2|
|1067  |            inverter1                                       |sysgen_inverter_6233897471__64                                                |     1|
|1068  |            logical1                                        |sysgen_logical_2486129911__32                                                 |     2|
|1069  |            logical6                                        |sysgen_logical_c05fefc67b__16                                                 |     1|
|1070  |            register5                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__16                             |     1|
|1071  |              synth_reg_inst                                |synth_reg_w_init__parameterized1__16                                          |     1|
|1072  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__16                                         |     1|
|1073  |            shift                                           |sysgen_shift_5af4fe0a99__16                                                   |     1|
|1074  |            add_gen                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__xdcDup__17                 |    13|
|1075  |          basic_ctrl                                        |rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x4                              |    13|
|1076  |            dram_munge                                      |rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x4                              |     2|
|1077  |              input_count                                   |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized0__xdcDup__17 |     2|
|1078  |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x9                             |     3|
|1079  |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__106                               |     1|
|1080  |                \srl_delay.synth_reg_srl_inst               |synth_reg__107                                                                |     1|
|1081  |                  \partial_one.last_srlc33e                 |srlc33e__107                                                                  |     1|
|1082  |              inverter                                      |sysgen_inverter_6233897471__61                                                |     1|
|1083  |              edge_op                                       |sysgen_logical_0f1aa1e2d7__16                                                 |     1|
|1084  |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__109                               |     1|
|1085  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__110                                                                |     1|
|1086  |                \partial_one.last_srlc33e                   |srlc33e__110                                                                  |     1|
|1087  |            delay2                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__110                               |     1|
|1088  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__111                                                                |     1|
|1089  |                \partial_one.last_srlc33e                   |srlc33e__111                                                                  |     1|
|1090  |            delay3                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__111                               |     1|
|1091  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__112                                                                |     1|
|1092  |                \partial_one.last_srlc33e                   |srlc33e__112                                                                  |     1|
|1093  |            inverter                                        |sysgen_inverter_6233897471__62                                                |     1|
|1094  |            logical                                         |sysgen_logical_d26e5cda59__16                                                 |     1|
|1095  |            mux2                                            |sysgen_mux_4874190f11__48                                                     |     1|
|1096  |            register1                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__31             |     1|
|1097  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__31                                          |     1|
|1098  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__31                                         |     1|
|1099  |            register6                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__32             |     1|
|1100  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__32                                          |     1|
|1101  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__32                                         |     1|
|1102  |          status                                            |rfdc_multi_eight_adcs_2048gsps_mts_status_x3                                  |    14|
|1103  |            cast_gw                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized4__16              |    14|
|1104  |              \latency_test.reg                             |synth_reg__parameterized4__24                                                 |    14|
|1105  |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__24                                                   |    14|
|1106  |          add_del                                           |sysgen_delay_4e9264ffdf__16                                                   |    10|
|1107  |          we_del                                            |sysgen_delay_e0740ee3f9__64                                                   |     1|
|1108  |      snapshot4_23                                          |rfdc_multi_eight_adcs_2048gsps_mts_snapshot4_23                               |    76|
|1109  |        ss                                                  |rfdc_multi_eight_adcs_2048gsps_mts_ss_x4                                      |    76|
|1110  |          add_gen                                           |rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x3                                 |    38|
|1111  |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x7                             |     3|
|1112  |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__105                               |     1|
|1113  |                \srl_delay.synth_reg_srl_inst               |synth_reg__106                                                                |     1|
|1114  |                  \partial_one.last_srlc33e                 |srlc33e__106                                                                  |     1|
|1115  |              inverter                                      |sysgen_inverter_6233897471__59                                                |     1|
|1116  |              edge_op                                       |sysgen_logical_9cc14fefba__15                                                 |     1|
|1117  |            delay                                           |sysgen_delay_e0740ee3f9__57                                                   |     1|
|1118  |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__parameterized0__15                |    12|
|1119  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__15                                                 |    12|
|1120  |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__15                                                   |    12|
|1121  |            delay4                                          |sysgen_delay_e0740ee3f9__59                                                   |     1|
|1122  |            inverter                                        |sysgen_inverter_918b6bc6d0__15                                                |     2|
|1123  |            inverter1                                       |sysgen_inverter_6233897471__60                                                |     1|
|1124  |            logical1                                        |sysgen_logical_2486129911__30                                                 |     2|
|1125  |            logical6                                        |sysgen_logical_c05fefc67b__15                                                 |     1|
|1126  |            register5                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__15                             |     1|
|1127  |              synth_reg_inst                                |synth_reg_w_init__parameterized1__15                                          |     1|
|1128  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__15                                         |     1|
|1129  |            shift                                           |sysgen_shift_5af4fe0a99__15                                                   |     1|
|1130  |            add_gen                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__xdcDup__18                 |    13|
|1131  |          basic_ctrl                                        |rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x3                              |    13|
|1132  |            dram_munge                                      |rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x3                              |     2|
|1133  |              input_count                                   |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized0__xdcDup__18 |     2|
|1134  |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x8                             |     3|
|1135  |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__99                                |     1|
|1136  |                \srl_delay.synth_reg_srl_inst               |synth_reg__100                                                                |     1|
|1137  |                  \partial_one.last_srlc33e                 |srlc33e__100                                                                  |     1|
|1138  |              inverter                                      |sysgen_inverter_6233897471__57                                                |     1|
|1139  |              edge_op                                       |sysgen_logical_0f1aa1e2d7__15                                                 |     1|
|1140  |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__102                               |     1|
|1141  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__103                                                                |     1|
|1142  |                \partial_one.last_srlc33e                   |srlc33e__103                                                                  |     1|
|1143  |            delay2                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__103                               |     1|
|1144  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__104                                                                |     1|
|1145  |                \partial_one.last_srlc33e                   |srlc33e__104                                                                  |     1|
|1146  |            delay3                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__104                               |     1|
|1147  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__105                                                                |     1|
|1148  |                \partial_one.last_srlc33e                   |srlc33e__105                                                                  |     1|
|1149  |            inverter                                        |sysgen_inverter_6233897471__58                                                |     1|
|1150  |            logical                                         |sysgen_logical_d26e5cda59__15                                                 |     1|
|1151  |            mux2                                            |sysgen_mux_4874190f11__45                                                     |     1|
|1152  |            register1                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__29             |     1|
|1153  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__29                                          |     1|
|1154  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__29                                         |     1|
|1155  |            register6                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__30             |     1|
|1156  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__30                                          |     1|
|1157  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__30                                         |     1|
|1158  |          status                                            |rfdc_multi_eight_adcs_2048gsps_mts_status_x4                                  |    14|
|1159  |            cast_gw                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized4__15              |    14|
|1160  |              \latency_test.reg                             |synth_reg__parameterized4__23                                                 |    14|
|1161  |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__23                                                   |    14|
|1162  |          add_del                                           |sysgen_delay_4e9264ffdf__15                                                   |    10|
|1163  |          we_del                                            |sysgen_delay_e0740ee3f9__60                                                   |     1|
|1164  |      snapshot4_45                                          |rfdc_multi_eight_adcs_2048gsps_mts_snapshot4_45                               |    76|
|1165  |        ss                                                  |rfdc_multi_eight_adcs_2048gsps_mts_ss_x7                                      |    76|
|1166  |          add_gen                                           |rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x6                                 |    38|
|1167  |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x13                            |     3|
|1168  |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__98                                |     1|
|1169  |                \srl_delay.synth_reg_srl_inst               |synth_reg__99                                                                 |     1|
|1170  |                  \partial_one.last_srlc33e                 |srlc33e__99                                                                   |     1|
|1171  |              inverter                                      |sysgen_inverter_6233897471__55                                                |     1|
|1172  |              edge_op                                       |sysgen_logical_9cc14fefba__14                                                 |     1|
|1173  |            delay                                           |sysgen_delay_e0740ee3f9__53                                                   |     1|
|1174  |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__parameterized0__14                |    12|
|1175  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__14                                                 |    12|
|1176  |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__14                                                   |    12|
|1177  |            delay4                                          |sysgen_delay_e0740ee3f9__55                                                   |     1|
|1178  |            inverter                                        |sysgen_inverter_918b6bc6d0__14                                                |     2|
|1179  |            inverter1                                       |sysgen_inverter_6233897471__56                                                |     1|
|1180  |            logical1                                        |sysgen_logical_2486129911__28                                                 |     2|
|1181  |            logical6                                        |sysgen_logical_c05fefc67b__14                                                 |     1|
|1182  |            register5                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__14                             |     1|
|1183  |              synth_reg_inst                                |synth_reg_w_init__parameterized1__14                                          |     1|
|1184  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__14                                         |     1|
|1185  |            shift                                           |sysgen_shift_5af4fe0a99__14                                                   |     1|
|1186  |            add_gen                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__xdcDup__19                 |    13|
|1187  |          basic_ctrl                                        |rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x6                              |    13|
|1188  |            dram_munge                                      |rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x6                              |     2|
|1189  |              input_count                                   |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized0__xdcDup__19 |     2|
|1190  |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x14                            |     3|
|1191  |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__92                                |     1|
|1192  |                \srl_delay.synth_reg_srl_inst               |synth_reg__93                                                                 |     1|
|1193  |                  \partial_one.last_srlc33e                 |srlc33e__93                                                                   |     1|
|1194  |              inverter                                      |sysgen_inverter_6233897471__53                                                |     1|
|1195  |              edge_op                                       |sysgen_logical_0f1aa1e2d7__14                                                 |     1|
|1196  |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__95                                |     1|
|1197  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__96                                                                 |     1|
|1198  |                \partial_one.last_srlc33e                   |srlc33e__96                                                                   |     1|
|1199  |            delay2                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__96                                |     1|
|1200  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__97                                                                 |     1|
|1201  |                \partial_one.last_srlc33e                   |srlc33e__97                                                                   |     1|
|1202  |            delay3                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__97                                |     1|
|1203  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__98                                                                 |     1|
|1204  |                \partial_one.last_srlc33e                   |srlc33e__98                                                                   |     1|
|1205  |            inverter                                        |sysgen_inverter_6233897471__54                                                |     1|
|1206  |            logical                                         |sysgen_logical_d26e5cda59__14                                                 |     1|
|1207  |            mux2                                            |sysgen_mux_4874190f11__42                                                     |     1|
|1208  |            register1                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__27             |     1|
|1209  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__27                                          |     1|
|1210  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__27                                         |     1|
|1211  |            register6                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__28             |     1|
|1212  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__28                                          |     1|
|1213  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__28                                         |     1|
|1214  |          status                                            |rfdc_multi_eight_adcs_2048gsps_mts_status_x6                                  |    14|
|1215  |            cast_gw                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized4__14              |    14|
|1216  |              \latency_test.reg                             |synth_reg__parameterized4__22                                                 |    14|
|1217  |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__22                                                   |    14|
|1218  |          add_del                                           |sysgen_delay_4e9264ffdf__14                                                   |    10|
|1219  |          we_del                                            |sysgen_delay_e0740ee3f9__56                                                   |     1|
|1220  |      snapshot4_67                                          |rfdc_multi_eight_adcs_2048gsps_mts_snapshot4_67                               |    76|
|1221  |        ss                                                  |rfdc_multi_eight_adcs_2048gsps_mts_ss_x6                                      |    76|
|1222  |          add_gen                                           |rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x5                                 |    38|
|1223  |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x11                            |     3|
|1224  |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__91                                |     1|
|1225  |                \srl_delay.synth_reg_srl_inst               |synth_reg__92                                                                 |     1|
|1226  |                  \partial_one.last_srlc33e                 |srlc33e__92                                                                   |     1|
|1227  |              inverter                                      |sysgen_inverter_6233897471__51                                                |     1|
|1228  |              edge_op                                       |sysgen_logical_9cc14fefba__13                                                 |     1|
|1229  |            delay                                           |sysgen_delay_e0740ee3f9__49                                                   |     1|
|1230  |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__parameterized0__13                |    12|
|1231  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__13                                                 |    12|
|1232  |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__13                                                   |    12|
|1233  |            delay4                                          |sysgen_delay_e0740ee3f9__51                                                   |     1|
|1234  |            inverter                                        |sysgen_inverter_918b6bc6d0__13                                                |     2|
|1235  |            inverter1                                       |sysgen_inverter_6233897471__52                                                |     1|
|1236  |            logical1                                        |sysgen_logical_2486129911__26                                                 |     2|
|1237  |            logical6                                        |sysgen_logical_c05fefc67b__13                                                 |     1|
|1238  |            register5                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__13                             |     1|
|1239  |              synth_reg_inst                                |synth_reg_w_init__parameterized1__13                                          |     1|
|1240  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__13                                         |     1|
|1241  |            shift                                           |sysgen_shift_5af4fe0a99__13                                                   |     1|
|1242  |            add_gen                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__xdcDup__20                 |    13|
|1243  |          basic_ctrl                                        |rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x5                              |    13|
|1244  |            dram_munge                                      |rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x5                              |     2|
|1245  |              input_count                                   |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized0__xdcDup__20 |     2|
|1246  |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x12                            |     3|
|1247  |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__85                                |     1|
|1248  |                \srl_delay.synth_reg_srl_inst               |synth_reg__86                                                                 |     1|
|1249  |                  \partial_one.last_srlc33e                 |srlc33e__86                                                                   |     1|
|1250  |              inverter                                      |sysgen_inverter_6233897471__49                                                |     1|
|1251  |              edge_op                                       |sysgen_logical_0f1aa1e2d7__13                                                 |     1|
|1252  |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__88                                |     1|
|1253  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__89                                                                 |     1|
|1254  |                \partial_one.last_srlc33e                   |srlc33e__89                                                                   |     1|
|1255  |            delay2                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__89                                |     1|
|1256  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__90                                                                 |     1|
|1257  |                \partial_one.last_srlc33e                   |srlc33e__90                                                                   |     1|
|1258  |            delay3                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__90                                |     1|
|1259  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__91                                                                 |     1|
|1260  |                \partial_one.last_srlc33e                   |srlc33e__91                                                                   |     1|
|1261  |            inverter                                        |sysgen_inverter_6233897471__50                                                |     1|
|1262  |            logical                                         |sysgen_logical_d26e5cda59__13                                                 |     1|
|1263  |            mux2                                            |sysgen_mux_4874190f11__39                                                     |     1|
|1264  |            register1                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__25             |     1|
|1265  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__25                                          |     1|
|1266  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__25                                         |     1|
|1267  |            register6                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__26             |     1|
|1268  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__26                                          |     1|
|1269  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__26                                         |     1|
|1270  |          status                                            |rfdc_multi_eight_adcs_2048gsps_mts_status_x5                                  |    14|
|1271  |            cast_gw                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized4__13              |    14|
|1272  |              \latency_test.reg                             |synth_reg__parameterized4__21                                                 |    14|
|1273  |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__21                                                   |    14|
|1274  |          add_del                                           |sysgen_delay_4e9264ffdf__13                                                   |    10|
|1275  |          we_del                                            |sysgen_delay_e0740ee3f9__52                                                   |     1|
|1276  |      snapshot5_01                                          |rfdc_multi_eight_adcs_2048gsps_mts_snapshot5_01                               |    76|
|1277  |        ss                                                  |rfdc_multi_eight_adcs_2048gsps_mts_ss_x0                                      |    76|
|1278  |          add_gen                                           |rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x0                                 |    38|
|1279  |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x1                             |     3|
|1280  |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__84                                |     1|
|1281  |                \srl_delay.synth_reg_srl_inst               |synth_reg__85                                                                 |     1|
|1282  |                  \partial_one.last_srlc33e                 |srlc33e__85                                                                   |     1|
|1283  |              inverter                                      |sysgen_inverter_6233897471__47                                                |     1|
|1284  |              edge_op                                       |sysgen_logical_9cc14fefba__12                                                 |     1|
|1285  |            delay                                           |sysgen_delay_e0740ee3f9__45                                                   |     1|
|1286  |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__parameterized0__12                |    12|
|1287  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__12                                                 |    12|
|1288  |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__12                                                   |    12|
|1289  |            delay4                                          |sysgen_delay_e0740ee3f9__47                                                   |     1|
|1290  |            inverter                                        |sysgen_inverter_918b6bc6d0__12                                                |     2|
|1291  |            inverter1                                       |sysgen_inverter_6233897471__48                                                |     1|
|1292  |            logical1                                        |sysgen_logical_2486129911__24                                                 |     2|
|1293  |            logical6                                        |sysgen_logical_c05fefc67b__12                                                 |     1|
|1294  |            register5                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__12                             |     1|
|1295  |              synth_reg_inst                                |synth_reg_w_init__parameterized1__12                                          |     1|
|1296  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__12                                         |     1|
|1297  |            shift                                           |sysgen_shift_5af4fe0a99__12                                                   |     1|
|1298  |            add_gen                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__xdcDup__21                 |    13|
|1299  |          basic_ctrl                                        |rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x0                              |    13|
|1300  |            dram_munge                                      |rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x0                              |     2|
|1301  |              input_count                                   |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized0__xdcDup__21 |     2|
|1302  |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x2                             |     3|
|1303  |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__78                                |     1|
|1304  |                \srl_delay.synth_reg_srl_inst               |synth_reg__79                                                                 |     1|
|1305  |                  \partial_one.last_srlc33e                 |srlc33e__79                                                                   |     1|
|1306  |              inverter                                      |sysgen_inverter_6233897471__45                                                |     1|
|1307  |              edge_op                                       |sysgen_logical_0f1aa1e2d7__12                                                 |     1|
|1308  |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__81                                |     1|
|1309  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__82                                                                 |     1|
|1310  |                \partial_one.last_srlc33e                   |srlc33e__82                                                                   |     1|
|1311  |            delay2                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__82                                |     1|
|1312  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__83                                                                 |     1|
|1313  |                \partial_one.last_srlc33e                   |srlc33e__83                                                                   |     1|
|1314  |            delay3                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__83                                |     1|
|1315  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__84                                                                 |     1|
|1316  |                \partial_one.last_srlc33e                   |srlc33e__84                                                                   |     1|
|1317  |            inverter                                        |sysgen_inverter_6233897471__46                                                |     1|
|1318  |            logical                                         |sysgen_logical_d26e5cda59__12                                                 |     1|
|1319  |            mux2                                            |sysgen_mux_4874190f11__36                                                     |     1|
|1320  |            register1                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__23             |     1|
|1321  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__23                                          |     1|
|1322  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__23                                         |     1|
|1323  |            register6                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__24             |     1|
|1324  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__24                                          |     1|
|1325  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__24                                         |     1|
|1326  |          status                                            |rfdc_multi_eight_adcs_2048gsps_mts_status_x0                                  |    14|
|1327  |            cast_gw                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized4__12              |    14|
|1328  |              \latency_test.reg                             |synth_reg__parameterized4__20                                                 |    14|
|1329  |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__20                                                   |    14|
|1330  |          add_del                                           |sysgen_delay_4e9264ffdf__12                                                   |    10|
|1331  |          we_del                                            |sysgen_delay_e0740ee3f9__48                                                   |     1|
|1332  |      snapshot5_23                                          |rfdc_multi_eight_adcs_2048gsps_mts_snapshot5_23                               |    76|
|1333  |        ss                                                  |rfdc_multi_eight_adcs_2048gsps_mts_ss                                         |    76|
|1334  |          add_gen                                           |rfdc_multi_eight_adcs_2048gsps_mts_add_gen                                    |    38|
|1335  |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect                                |     3|
|1336  |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__77                                |     1|
|1337  |                \srl_delay.synth_reg_srl_inst               |synth_reg__78                                                                 |     1|
|1338  |                  \partial_one.last_srlc33e                 |srlc33e__78                                                                   |     1|
|1339  |              inverter                                      |sysgen_inverter_6233897471__43                                                |     1|
|1340  |              edge_op                                       |sysgen_logical_9cc14fefba__11                                                 |     1|
|1341  |            delay                                           |sysgen_delay_e0740ee3f9__41                                                   |     1|
|1342  |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__parameterized0__11                |    12|
|1343  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__11                                                 |    12|
|1344  |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__11                                                   |    12|
|1345  |            delay4                                          |sysgen_delay_e0740ee3f9__43                                                   |     1|
|1346  |            inverter                                        |sysgen_inverter_918b6bc6d0__11                                                |     2|
|1347  |            inverter1                                       |sysgen_inverter_6233897471__44                                                |     1|
|1348  |            logical1                                        |sysgen_logical_2486129911__22                                                 |     2|
|1349  |            logical6                                        |sysgen_logical_c05fefc67b__11                                                 |     1|
|1350  |            register5                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__11                             |     1|
|1351  |              synth_reg_inst                                |synth_reg_w_init__parameterized1__11                                          |     1|
|1352  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__11                                         |     1|
|1353  |            shift                                           |sysgen_shift_5af4fe0a99__11                                                   |     1|
|1354  |            add_gen                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__xdcDup__22                 |    13|
|1355  |          basic_ctrl                                        |rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl                                 |    13|
|1356  |            dram_munge                                      |rfdc_multi_eight_adcs_2048gsps_mts_dram_munge                                 |     2|
|1357  |              input_count                                   |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized0__xdcDup__22 |     2|
|1358  |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x0                             |     3|
|1359  |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__71                                |     1|
|1360  |                \srl_delay.synth_reg_srl_inst               |synth_reg__72                                                                 |     1|
|1361  |                  \partial_one.last_srlc33e                 |srlc33e__72                                                                   |     1|
|1362  |              inverter                                      |sysgen_inverter_6233897471__41                                                |     1|
|1363  |              edge_op                                       |sysgen_logical_0f1aa1e2d7__11                                                 |     1|
|1364  |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__74                                |     1|
|1365  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__75                                                                 |     1|
|1366  |                \partial_one.last_srlc33e                   |srlc33e__75                                                                   |     1|
|1367  |            delay2                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__75                                |     1|
|1368  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__76                                                                 |     1|
|1369  |                \partial_one.last_srlc33e                   |srlc33e__76                                                                   |     1|
|1370  |            delay3                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__76                                |     1|
|1371  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__77                                                                 |     1|
|1372  |                \partial_one.last_srlc33e                   |srlc33e__77                                                                   |     1|
|1373  |            inverter                                        |sysgen_inverter_6233897471__42                                                |     1|
|1374  |            logical                                         |sysgen_logical_d26e5cda59__11                                                 |     1|
|1375  |            mux2                                            |sysgen_mux_4874190f11__33                                                     |     1|
|1376  |            register1                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__21             |     1|
|1377  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__21                                          |     1|
|1378  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__21                                         |     1|
|1379  |            register6                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__22             |     1|
|1380  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__22                                          |     1|
|1381  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__22                                         |     1|
|1382  |          status                                            |rfdc_multi_eight_adcs_2048gsps_mts_status                                     |    14|
|1383  |            cast_gw                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized4__11              |    14|
|1384  |              \latency_test.reg                             |synth_reg__parameterized4__19                                                 |    14|
|1385  |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__19                                                   |    14|
|1386  |          add_del                                           |sysgen_delay_4e9264ffdf__11                                                   |    10|
|1387  |          we_del                                            |sysgen_delay_e0740ee3f9__44                                                   |     1|
|1388  |      snapshot5_45                                          |rfdc_multi_eight_adcs_2048gsps_mts_snapshot5_45                               |    76|
|1389  |        ss                                                  |rfdc_multi_eight_adcs_2048gsps_mts_ss_x3                                      |    76|
|1390  |          add_gen                                           |rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x2                                 |    38|
|1391  |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x5                             |     3|
|1392  |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__70                                |     1|
|1393  |                \srl_delay.synth_reg_srl_inst               |synth_reg__71                                                                 |     1|
|1394  |                  \partial_one.last_srlc33e                 |srlc33e__71                                                                   |     1|
|1395  |              inverter                                      |sysgen_inverter_6233897471__39                                                |     1|
|1396  |              edge_op                                       |sysgen_logical_9cc14fefba__10                                                 |     1|
|1397  |            delay                                           |sysgen_delay_e0740ee3f9__37                                                   |     1|
|1398  |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__parameterized0__10                |    12|
|1399  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__10                                                 |    12|
|1400  |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__10                                                   |    12|
|1401  |            delay4                                          |sysgen_delay_e0740ee3f9__39                                                   |     1|
|1402  |            inverter                                        |sysgen_inverter_918b6bc6d0__10                                                |     2|
|1403  |            inverter1                                       |sysgen_inverter_6233897471__40                                                |     1|
|1404  |            logical1                                        |sysgen_logical_2486129911__20                                                 |     2|
|1405  |            logical6                                        |sysgen_logical_c05fefc67b__10                                                 |     1|
|1406  |            register5                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__10                             |     1|
|1407  |              synth_reg_inst                                |synth_reg_w_init__parameterized1__10                                          |     1|
|1408  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__10                                         |     1|
|1409  |            shift                                           |sysgen_shift_5af4fe0a99__10                                                   |     1|
|1410  |            add_gen                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__xdcDup__23                 |    13|
|1411  |          basic_ctrl                                        |rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x2                              |    13|
|1412  |            dram_munge                                      |rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x2                              |     2|
|1413  |              input_count                                   |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized0__xdcDup__23 |     2|
|1414  |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x6                             |     3|
|1415  |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__64                                |     1|
|1416  |                \srl_delay.synth_reg_srl_inst               |synth_reg__65                                                                 |     1|
|1417  |                  \partial_one.last_srlc33e                 |srlc33e__65                                                                   |     1|
|1418  |              inverter                                      |sysgen_inverter_6233897471__37                                                |     1|
|1419  |              edge_op                                       |sysgen_logical_0f1aa1e2d7__10                                                 |     1|
|1420  |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__67                                |     1|
|1421  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__68                                                                 |     1|
|1422  |                \partial_one.last_srlc33e                   |srlc33e__68                                                                   |     1|
|1423  |            delay2                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__68                                |     1|
|1424  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__69                                                                 |     1|
|1425  |                \partial_one.last_srlc33e                   |srlc33e__69                                                                   |     1|
|1426  |            delay3                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__69                                |     1|
|1427  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__70                                                                 |     1|
|1428  |                \partial_one.last_srlc33e                   |srlc33e__70                                                                   |     1|
|1429  |            inverter                                        |sysgen_inverter_6233897471__38                                                |     1|
|1430  |            logical                                         |sysgen_logical_d26e5cda59__10                                                 |     1|
|1431  |            mux2                                            |sysgen_mux_4874190f11__30                                                     |     1|
|1432  |            register1                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__19             |     1|
|1433  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__19                                          |     1|
|1434  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__19                                         |     1|
|1435  |            register6                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__20             |     1|
|1436  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__20                                          |     1|
|1437  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__20                                         |     1|
|1438  |          status                                            |rfdc_multi_eight_adcs_2048gsps_mts_status_x2                                  |    14|
|1439  |            cast_gw                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized4__10              |    14|
|1440  |              \latency_test.reg                             |synth_reg__parameterized4__18                                                 |    14|
|1441  |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__18                                                   |    14|
|1442  |          add_del                                           |sysgen_delay_4e9264ffdf__10                                                   |    10|
|1443  |          we_del                                            |sysgen_delay_e0740ee3f9__40                                                   |     1|
|1444  |      snapshot5_67                                          |rfdc_multi_eight_adcs_2048gsps_mts_snapshot5_67                               |    76|
|1445  |        ss                                                  |rfdc_multi_eight_adcs_2048gsps_mts_ss_x2                                      |    76|
|1446  |          add_gen                                           |rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x1                                 |    38|
|1447  |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x3                             |     3|
|1448  |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__63                                |     1|
|1449  |                \srl_delay.synth_reg_srl_inst               |synth_reg__64                                                                 |     1|
|1450  |                  \partial_one.last_srlc33e                 |srlc33e__64                                                                   |     1|
|1451  |              inverter                                      |sysgen_inverter_6233897471__35                                                |     1|
|1452  |              edge_op                                       |sysgen_logical_9cc14fefba__9                                                  |     1|
|1453  |            delay                                           |sysgen_delay_e0740ee3f9__33                                                   |     1|
|1454  |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__parameterized0__9                 |    12|
|1455  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__9                                                  |    12|
|1456  |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__9                                                    |    12|
|1457  |            delay4                                          |sysgen_delay_e0740ee3f9__35                                                   |     1|
|1458  |            inverter                                        |sysgen_inverter_918b6bc6d0__9                                                 |     2|
|1459  |            inverter1                                       |sysgen_inverter_6233897471__36                                                |     1|
|1460  |            logical1                                        |sysgen_logical_2486129911__18                                                 |     2|
|1461  |            logical6                                        |sysgen_logical_c05fefc67b__9                                                  |     1|
|1462  |            register5                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__9                              |     1|
|1463  |              synth_reg_inst                                |synth_reg_w_init__parameterized1__9                                           |     1|
|1464  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__9                                          |     1|
|1465  |            shift                                           |sysgen_shift_5af4fe0a99__9                                                    |     1|
|1466  |            add_gen                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__xdcDup__24                 |    13|
|1467  |          basic_ctrl                                        |rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x1                              |    13|
|1468  |            dram_munge                                      |rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x1                              |     2|
|1469  |              input_count                                   |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized0__xdcDup__24 |     2|
|1470  |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x4                             |     3|
|1471  |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__57                                |     1|
|1472  |                \srl_delay.synth_reg_srl_inst               |synth_reg__58                                                                 |     1|
|1473  |                  \partial_one.last_srlc33e                 |srlc33e__58                                                                   |     1|
|1474  |              inverter                                      |sysgen_inverter_6233897471__33                                                |     1|
|1475  |              edge_op                                       |sysgen_logical_0f1aa1e2d7__9                                                  |     1|
|1476  |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__60                                |     1|
|1477  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__61                                                                 |     1|
|1478  |                \partial_one.last_srlc33e                   |srlc33e__61                                                                   |     1|
|1479  |            delay2                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__61                                |     1|
|1480  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__62                                                                 |     1|
|1481  |                \partial_one.last_srlc33e                   |srlc33e__62                                                                   |     1|
|1482  |            delay3                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__62                                |     1|
|1483  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__63                                                                 |     1|
|1484  |                \partial_one.last_srlc33e                   |srlc33e__63                                                                   |     1|
|1485  |            inverter                                        |sysgen_inverter_6233897471__34                                                |     1|
|1486  |            logical                                         |sysgen_logical_d26e5cda59__9                                                  |     1|
|1487  |            mux2                                            |sysgen_mux_4874190f11__27                                                     |     1|
|1488  |            register1                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__17             |     1|
|1489  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__17                                          |     1|
|1490  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__17                                         |     1|
|1491  |            register6                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__18             |     1|
|1492  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__18                                          |     1|
|1493  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__18                                         |     1|
|1494  |          status                                            |rfdc_multi_eight_adcs_2048gsps_mts_status_x1                                  |    14|
|1495  |            cast_gw                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized4__9               |    14|
|1496  |              \latency_test.reg                             |synth_reg__parameterized4__17                                                 |    14|
|1497  |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__17                                                   |    14|
|1498  |          add_del                                           |sysgen_delay_4e9264ffdf__9                                                    |    10|
|1499  |          we_del                                            |sysgen_delay_e0740ee3f9__36                                                   |     1|
|1500  |      snapshot6_01                                          |rfdc_multi_eight_adcs_2048gsps_mts_snapshot6_01                               |    76|
|1501  |        ss                                                  |rfdc_multi_eight_adcs_2048gsps_mts_ss_x1                                      |    76|
|1502  |          add_gen                                           |rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x13                                |    38|
|1503  |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x24                            |     3|
|1504  |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__56                                |     1|
|1505  |                \srl_delay.synth_reg_srl_inst               |synth_reg__57                                                                 |     1|
|1506  |                  \partial_one.last_srlc33e                 |srlc33e__57                                                                   |     1|
|1507  |              inverter                                      |sysgen_inverter_6233897471__31                                                |     1|
|1508  |              edge_op                                       |sysgen_logical_9cc14fefba__8                                                  |     1|
|1509  |            delay                                           |sysgen_delay_e0740ee3f9__29                                                   |     1|
|1510  |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__parameterized0__8                 |    12|
|1511  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__8                                                  |    12|
|1512  |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__8                                                    |    12|
|1513  |            delay4                                          |sysgen_delay_e0740ee3f9__31                                                   |     1|
|1514  |            inverter                                        |sysgen_inverter_918b6bc6d0__8                                                 |     2|
|1515  |            inverter1                                       |sysgen_inverter_6233897471__32                                                |     1|
|1516  |            logical1                                        |sysgen_logical_2486129911__16                                                 |     2|
|1517  |            logical6                                        |sysgen_logical_c05fefc67b__8                                                  |     1|
|1518  |            register5                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__8                              |     1|
|1519  |              synth_reg_inst                                |synth_reg_w_init__parameterized1__8                                           |     1|
|1520  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__8                                          |     1|
|1521  |            shift                                           |sysgen_shift_5af4fe0a99__8                                                    |     1|
|1522  |            add_gen                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__xdcDup__25                 |    13|
|1523  |          basic_ctrl                                        |rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x12                             |    13|
|1524  |            dram_munge                                      |rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x12                             |     2|
|1525  |              input_count                                   |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized0__xdcDup__25 |     2|
|1526  |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x25                            |     3|
|1527  |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__50                                |     1|
|1528  |                \srl_delay.synth_reg_srl_inst               |synth_reg__51                                                                 |     1|
|1529  |                  \partial_one.last_srlc33e                 |srlc33e__51                                                                   |     1|
|1530  |              inverter                                      |sysgen_inverter_6233897471__29                                                |     1|
|1531  |              edge_op                                       |sysgen_logical_0f1aa1e2d7__8                                                  |     1|
|1532  |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__53                                |     1|
|1533  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__54                                                                 |     1|
|1534  |                \partial_one.last_srlc33e                   |srlc33e__54                                                                   |     1|
|1535  |            delay2                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__54                                |     1|
|1536  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__55                                                                 |     1|
|1537  |                \partial_one.last_srlc33e                   |srlc33e__55                                                                   |     1|
|1538  |            delay3                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__55                                |     1|
|1539  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__56                                                                 |     1|
|1540  |                \partial_one.last_srlc33e                   |srlc33e__56                                                                   |     1|
|1541  |            inverter                                        |sysgen_inverter_6233897471__30                                                |     1|
|1542  |            logical                                         |sysgen_logical_d26e5cda59__8                                                  |     1|
|1543  |            mux2                                            |sysgen_mux_4874190f11__24                                                     |     1|
|1544  |            register1                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__15             |     1|
|1545  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__15                                          |     1|
|1546  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__15                                         |     1|
|1547  |            register6                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__16             |     1|
|1548  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__16                                          |     1|
|1549  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__16                                         |     1|
|1550  |          status                                            |rfdc_multi_eight_adcs_2048gsps_mts_status_x12                                 |    14|
|1551  |            cast_gw                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized4__8               |    14|
|1552  |              \latency_test.reg                             |synth_reg__parameterized4__16                                                 |    14|
|1553  |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__16                                                   |    14|
|1554  |          add_del                                           |sysgen_delay_4e9264ffdf__8                                                    |    10|
|1555  |          we_del                                            |sysgen_delay_e0740ee3f9__32                                                   |     1|
|1556  |      snapshot6_23                                          |rfdc_multi_eight_adcs_2048gsps_mts_snapshot6_23                               |    76|
|1557  |        ss                                                  |rfdc_multi_eight_adcs_2048gsps_mts_ss_x12                                     |    76|
|1558  |          add_gen                                           |rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x10                                |    38|
|1559  |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x22                            |     3|
|1560  |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__49                                |     1|
|1561  |                \srl_delay.synth_reg_srl_inst               |synth_reg__50                                                                 |     1|
|1562  |                  \partial_one.last_srlc33e                 |srlc33e__50                                                                   |     1|
|1563  |              inverter                                      |sysgen_inverter_6233897471__27                                                |     1|
|1564  |              edge_op                                       |sysgen_logical_9cc14fefba__7                                                  |     1|
|1565  |            delay                                           |sysgen_delay_e0740ee3f9__25                                                   |     1|
|1566  |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__parameterized0__7                 |    12|
|1567  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__7                                                  |    12|
|1568  |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__7                                                    |    12|
|1569  |            delay4                                          |sysgen_delay_e0740ee3f9__27                                                   |     1|
|1570  |            inverter                                        |sysgen_inverter_918b6bc6d0__7                                                 |     2|
|1571  |            inverter1                                       |sysgen_inverter_6233897471__28                                                |     1|
|1572  |            logical1                                        |sysgen_logical_2486129911__14                                                 |     2|
|1573  |            logical6                                        |sysgen_logical_c05fefc67b__7                                                  |     1|
|1574  |            register5                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__7                              |     1|
|1575  |              synth_reg_inst                                |synth_reg_w_init__parameterized1__7                                           |     1|
|1576  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__7                                          |     1|
|1577  |            shift                                           |sysgen_shift_5af4fe0a99__7                                                    |     1|
|1578  |            add_gen                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__xdcDup__26                 |    13|
|1579  |          basic_ctrl                                        |rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x11                             |    13|
|1580  |            dram_munge                                      |rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x11                             |     2|
|1581  |              input_count                                   |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized0__xdcDup__26 |     2|
|1582  |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x23                            |     3|
|1583  |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__43                                |     1|
|1584  |                \srl_delay.synth_reg_srl_inst               |synth_reg__44                                                                 |     1|
|1585  |                  \partial_one.last_srlc33e                 |srlc33e__44                                                                   |     1|
|1586  |              inverter                                      |sysgen_inverter_6233897471__25                                                |     1|
|1587  |              edge_op                                       |sysgen_logical_0f1aa1e2d7__7                                                  |     1|
|1588  |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__46                                |     1|
|1589  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__47                                                                 |     1|
|1590  |                \partial_one.last_srlc33e                   |srlc33e__47                                                                   |     1|
|1591  |            delay2                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__47                                |     1|
|1592  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__48                                                                 |     1|
|1593  |                \partial_one.last_srlc33e                   |srlc33e__48                                                                   |     1|
|1594  |            delay3                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__48                                |     1|
|1595  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__49                                                                 |     1|
|1596  |                \partial_one.last_srlc33e                   |srlc33e__49                                                                   |     1|
|1597  |            inverter                                        |sysgen_inverter_6233897471__26                                                |     1|
|1598  |            logical                                         |sysgen_logical_d26e5cda59__7                                                  |     1|
|1599  |            mux2                                            |sysgen_mux_4874190f11__21                                                     |     1|
|1600  |            register1                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__13             |     1|
|1601  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__13                                          |     1|
|1602  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__13                                         |     1|
|1603  |            register6                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__14             |     1|
|1604  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__14                                          |     1|
|1605  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__14                                         |     1|
|1606  |          status                                            |rfdc_multi_eight_adcs_2048gsps_mts_status_x11                                 |    14|
|1607  |            cast_gw                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized4__7               |    14|
|1608  |              \latency_test.reg                             |synth_reg__parameterized4__15                                                 |    14|
|1609  |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__15                                                   |    14|
|1610  |          add_del                                           |sysgen_delay_4e9264ffdf__7                                                    |    10|
|1611  |          we_del                                            |sysgen_delay_e0740ee3f9__28                                                   |     1|
|1612  |      snapshot6_45                                          |rfdc_multi_eight_adcs_2048gsps_mts_snapshot6_45                               |    76|
|1613  |        ss                                                  |rfdc_multi_eight_adcs_2048gsps_mts_ss_x11                                     |    76|
|1614  |          add_gen                                           |rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x11                                |    38|
|1615  |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x26                            |     3|
|1616  |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__42                                |     1|
|1617  |                \srl_delay.synth_reg_srl_inst               |synth_reg__43                                                                 |     1|
|1618  |                  \partial_one.last_srlc33e                 |srlc33e__43                                                                   |     1|
|1619  |              inverter                                      |sysgen_inverter_6233897471__23                                                |     1|
|1620  |              edge_op                                       |sysgen_logical_9cc14fefba__6                                                  |     1|
|1621  |            delay                                           |sysgen_delay_e0740ee3f9__21                                                   |     1|
|1622  |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__parameterized0__6                 |    12|
|1623  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__6                                                  |    12|
|1624  |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__6                                                    |    12|
|1625  |            delay4                                          |sysgen_delay_e0740ee3f9__23                                                   |     1|
|1626  |            inverter                                        |sysgen_inverter_918b6bc6d0__6                                                 |     2|
|1627  |            inverter1                                       |sysgen_inverter_6233897471__24                                                |     1|
|1628  |            logical1                                        |sysgen_logical_2486129911__12                                                 |     2|
|1629  |            logical6                                        |sysgen_logical_c05fefc67b__6                                                  |     1|
|1630  |            register5                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__6                              |     1|
|1631  |              synth_reg_inst                                |synth_reg_w_init__parameterized1__6                                           |     1|
|1632  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__6                                          |     1|
|1633  |            shift                                           |sysgen_shift_5af4fe0a99__6                                                    |     1|
|1634  |            add_gen                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__xdcDup__27                 |    13|
|1635  |          basic_ctrl                                        |rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x14                             |    13|
|1636  |            dram_munge                                      |rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x14                             |     2|
|1637  |              input_count                                   |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized0__xdcDup__27 |     2|
|1638  |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x30                            |     3|
|1639  |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__36                                |     1|
|1640  |                \srl_delay.synth_reg_srl_inst               |synth_reg__37                                                                 |     1|
|1641  |                  \partial_one.last_srlc33e                 |srlc33e__37                                                                   |     1|
|1642  |              inverter                                      |sysgen_inverter_6233897471__21                                                |     1|
|1643  |              edge_op                                       |sysgen_logical_0f1aa1e2d7__6                                                  |     1|
|1644  |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__39                                |     1|
|1645  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__40                                                                 |     1|
|1646  |                \partial_one.last_srlc33e                   |srlc33e__40                                                                   |     1|
|1647  |            delay2                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__40                                |     1|
|1648  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__41                                                                 |     1|
|1649  |                \partial_one.last_srlc33e                   |srlc33e__41                                                                   |     1|
|1650  |            delay3                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__41                                |     1|
|1651  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__42                                                                 |     1|
|1652  |                \partial_one.last_srlc33e                   |srlc33e__42                                                                   |     1|
|1653  |            inverter                                        |sysgen_inverter_6233897471__22                                                |     1|
|1654  |            logical                                         |sysgen_logical_d26e5cda59__6                                                  |     1|
|1655  |            mux2                                            |sysgen_mux_4874190f11__18                                                     |     1|
|1656  |            register1                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__11             |     1|
|1657  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__11                                          |     1|
|1658  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__11                                         |     1|
|1659  |            register6                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__12             |     1|
|1660  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__12                                          |     1|
|1661  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__12                                         |     1|
|1662  |          status                                            |rfdc_multi_eight_adcs_2048gsps_mts_status_x14                                 |    14|
|1663  |            cast_gw                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized4__6               |    14|
|1664  |              \latency_test.reg                             |synth_reg__parameterized4__14                                                 |    14|
|1665  |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__14                                                   |    14|
|1666  |          add_del                                           |sysgen_delay_4e9264ffdf__6                                                    |    10|
|1667  |          we_del                                            |sysgen_delay_e0740ee3f9__24                                                   |     1|
|1668  |      snapshot6_67                                          |rfdc_multi_eight_adcs_2048gsps_mts_snapshot6_67                               |    76|
|1669  |        ss                                                  |rfdc_multi_eight_adcs_2048gsps_mts_ss_x14                                     |    76|
|1670  |          add_gen                                           |rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x14                                |    38|
|1671  |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x28                            |     3|
|1672  |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__35                                |     1|
|1673  |                \srl_delay.synth_reg_srl_inst               |synth_reg__36                                                                 |     1|
|1674  |                  \partial_one.last_srlc33e                 |srlc33e__36                                                                   |     1|
|1675  |              inverter                                      |sysgen_inverter_6233897471__19                                                |     1|
|1676  |              edge_op                                       |sysgen_logical_9cc14fefba__5                                                  |     1|
|1677  |            delay                                           |sysgen_delay_e0740ee3f9__17                                                   |     1|
|1678  |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__parameterized0__5                 |    12|
|1679  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__5                                                  |    12|
|1680  |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__5                                                    |    12|
|1681  |            delay4                                          |sysgen_delay_e0740ee3f9__19                                                   |     1|
|1682  |            inverter                                        |sysgen_inverter_918b6bc6d0__5                                                 |     2|
|1683  |            inverter1                                       |sysgen_inverter_6233897471__20                                                |     1|
|1684  |            logical1                                        |sysgen_logical_2486129911__10                                                 |     2|
|1685  |            logical6                                        |sysgen_logical_c05fefc67b__5                                                  |     1|
|1686  |            register5                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__5                              |     1|
|1687  |              synth_reg_inst                                |synth_reg_w_init__parameterized1__5                                           |     1|
|1688  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__5                                          |     1|
|1689  |            shift                                           |sysgen_shift_5af4fe0a99__5                                                    |     1|
|1690  |            add_gen                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__xdcDup__28                 |    13|
|1691  |          basic_ctrl                                        |rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x13                             |    13|
|1692  |            dram_munge                                      |rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x13                             |     2|
|1693  |              input_count                                   |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized0__xdcDup__28 |     2|
|1694  |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x27                            |     3|
|1695  |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__29                                |     1|
|1696  |                \srl_delay.synth_reg_srl_inst               |synth_reg__30                                                                 |     1|
|1697  |                  \partial_one.last_srlc33e                 |srlc33e__30                                                                   |     1|
|1698  |              inverter                                      |sysgen_inverter_6233897471__17                                                |     1|
|1699  |              edge_op                                       |sysgen_logical_0f1aa1e2d7__5                                                  |     1|
|1700  |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__32                                |     1|
|1701  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__33                                                                 |     1|
|1702  |                \partial_one.last_srlc33e                   |srlc33e__33                                                                   |     1|
|1703  |            delay2                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__33                                |     1|
|1704  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__34                                                                 |     1|
|1705  |                \partial_one.last_srlc33e                   |srlc33e__34                                                                   |     1|
|1706  |            delay3                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__34                                |     1|
|1707  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__35                                                                 |     1|
|1708  |                \partial_one.last_srlc33e                   |srlc33e__35                                                                   |     1|
|1709  |            inverter                                        |sysgen_inverter_6233897471__18                                                |     1|
|1710  |            logical                                         |sysgen_logical_d26e5cda59__5                                                  |     1|
|1711  |            mux2                                            |sysgen_mux_4874190f11__15                                                     |     1|
|1712  |            register1                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__9              |     1|
|1713  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__9                                           |     1|
|1714  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__9                                          |     1|
|1715  |            register6                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__10             |     1|
|1716  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__10                                          |     1|
|1717  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__10                                         |     1|
|1718  |          status                                            |rfdc_multi_eight_adcs_2048gsps_mts_status_x13                                 |    14|
|1719  |            cast_gw                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized4__5               |    14|
|1720  |              \latency_test.reg                             |synth_reg__parameterized4__13                                                 |    14|
|1721  |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__13                                                   |    14|
|1722  |          add_del                                           |sysgen_delay_4e9264ffdf__5                                                    |    10|
|1723  |          we_del                                            |sysgen_delay_e0740ee3f9__20                                                   |     1|
|1724  |      snapshot7_01                                          |rfdc_multi_eight_adcs_2048gsps_mts_snapshot7_01                               |    76|
|1725  |        ss                                                  |rfdc_multi_eight_adcs_2048gsps_mts_ss_x13                                     |    76|
|1726  |          add_gen                                           |rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x12                                |    38|
|1727  |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x29                            |     3|
|1728  |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__28                                |     1|
|1729  |                \srl_delay.synth_reg_srl_inst               |synth_reg__29                                                                 |     1|
|1730  |                  \partial_one.last_srlc33e                 |srlc33e__29                                                                   |     1|
|1731  |              inverter                                      |sysgen_inverter_6233897471__15                                                |     1|
|1732  |              edge_op                                       |sysgen_logical_9cc14fefba__4                                                  |     1|
|1733  |            delay                                           |sysgen_delay_e0740ee3f9__13                                                   |     1|
|1734  |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__parameterized0__4                 |    12|
|1735  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__4                                                  |    12|
|1736  |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__4                                                    |    12|
|1737  |            delay4                                          |sysgen_delay_e0740ee3f9__15                                                   |     1|
|1738  |            inverter                                        |sysgen_inverter_918b6bc6d0__4                                                 |     2|
|1739  |            inverter1                                       |sysgen_inverter_6233897471__16                                                |     1|
|1740  |            logical1                                        |sysgen_logical_2486129911__8                                                  |     2|
|1741  |            logical6                                        |sysgen_logical_c05fefc67b__4                                                  |     1|
|1742  |            register5                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__4                              |     1|
|1743  |              synth_reg_inst                                |synth_reg_w_init__parameterized1__4                                           |     1|
|1744  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__4                                          |     1|
|1745  |            shift                                           |sysgen_shift_5af4fe0a99__4                                                    |     1|
|1746  |            add_gen                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__xdcDup__29                 |    13|
|1747  |          basic_ctrl                                        |rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x8                              |    13|
|1748  |            dram_munge                                      |rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x8                              |     2|
|1749  |              input_count                                   |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized0__xdcDup__29 |     2|
|1750  |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x17                            |     3|
|1751  |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__22                                |     1|
|1752  |                \srl_delay.synth_reg_srl_inst               |synth_reg__23                                                                 |     1|
|1753  |                  \partial_one.last_srlc33e                 |srlc33e__23                                                                   |     1|
|1754  |              inverter                                      |sysgen_inverter_6233897471__13                                                |     1|
|1755  |              edge_op                                       |sysgen_logical_0f1aa1e2d7__4                                                  |     1|
|1756  |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__25                                |     1|
|1757  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__26                                                                 |     1|
|1758  |                \partial_one.last_srlc33e                   |srlc33e__26                                                                   |     1|
|1759  |            delay2                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__26                                |     1|
|1760  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__27                                                                 |     1|
|1761  |                \partial_one.last_srlc33e                   |srlc33e__27                                                                   |     1|
|1762  |            delay3                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__27                                |     1|
|1763  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__28                                                                 |     1|
|1764  |                \partial_one.last_srlc33e                   |srlc33e__28                                                                   |     1|
|1765  |            inverter                                        |sysgen_inverter_6233897471__14                                                |     1|
|1766  |            logical                                         |sysgen_logical_d26e5cda59__4                                                  |     1|
|1767  |            mux2                                            |sysgen_mux_4874190f11__12                                                     |     1|
|1768  |            register1                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__7              |     1|
|1769  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__7                                           |     1|
|1770  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__7                                          |     1|
|1771  |            register6                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__8              |     1|
|1772  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__8                                           |     1|
|1773  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__8                                          |     1|
|1774  |          status                                            |rfdc_multi_eight_adcs_2048gsps_mts_status_x8                                  |    14|
|1775  |            cast_gw                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized4__4               |    14|
|1776  |              \latency_test.reg                             |synth_reg__parameterized4__12                                                 |    14|
|1777  |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__12                                                   |    14|
|1778  |          add_del                                           |sysgen_delay_4e9264ffdf__4                                                    |    10|
|1779  |          we_del                                            |sysgen_delay_e0740ee3f9__16                                                   |     1|
|1780  |      snapshot7_23                                          |rfdc_multi_eight_adcs_2048gsps_mts_snapshot7_23                               |    76|
|1781  |        ss                                                  |rfdc_multi_eight_adcs_2048gsps_mts_ss_x9                                      |    76|
|1782  |          add_gen                                           |rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x8                                 |    38|
|1783  |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x18                            |     3|
|1784  |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__21                                |     1|
|1785  |                \srl_delay.synth_reg_srl_inst               |synth_reg__22                                                                 |     1|
|1786  |                  \partial_one.last_srlc33e                 |srlc33e__22                                                                   |     1|
|1787  |              inverter                                      |sysgen_inverter_6233897471__11                                                |     1|
|1788  |              edge_op                                       |sysgen_logical_9cc14fefba__3                                                  |     1|
|1789  |            delay                                           |sysgen_delay_e0740ee3f9__9                                                    |     1|
|1790  |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__parameterized0__3                 |    12|
|1791  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__3                                                  |    12|
|1792  |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__3                                                    |    12|
|1793  |            delay4                                          |sysgen_delay_e0740ee3f9__11                                                   |     1|
|1794  |            inverter                                        |sysgen_inverter_918b6bc6d0__3                                                 |     2|
|1795  |            inverter1                                       |sysgen_inverter_6233897471__12                                                |     1|
|1796  |            logical1                                        |sysgen_logical_2486129911__6                                                  |     2|
|1797  |            logical6                                        |sysgen_logical_c05fefc67b__3                                                  |     1|
|1798  |            register5                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__3                              |     1|
|1799  |              synth_reg_inst                                |synth_reg_w_init__parameterized1__3                                           |     1|
|1800  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__3                                          |     1|
|1801  |            shift                                           |sysgen_shift_5af4fe0a99__3                                                    |     1|
|1802  |            add_gen                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__xdcDup__30                 |    13|
|1803  |          basic_ctrl                                        |rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x7                              |    13|
|1804  |            dram_munge                                      |rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x7                              |     2|
|1805  |              input_count                                   |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized0__xdcDup__30 |     2|
|1806  |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x15                            |     3|
|1807  |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__15                                |     1|
|1808  |                \srl_delay.synth_reg_srl_inst               |synth_reg__16                                                                 |     1|
|1809  |                  \partial_one.last_srlc33e                 |srlc33e__16                                                                   |     1|
|1810  |              inverter                                      |sysgen_inverter_6233897471__9                                                 |     1|
|1811  |              edge_op                                       |sysgen_logical_0f1aa1e2d7__3                                                  |     1|
|1812  |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__18                                |     1|
|1813  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__19                                                                 |     1|
|1814  |                \partial_one.last_srlc33e                   |srlc33e__19                                                                   |     1|
|1815  |            delay2                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__19                                |     1|
|1816  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__20                                                                 |     1|
|1817  |                \partial_one.last_srlc33e                   |srlc33e__20                                                                   |     1|
|1818  |            delay3                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__20                                |     1|
|1819  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__21                                                                 |     1|
|1820  |                \partial_one.last_srlc33e                   |srlc33e__21                                                                   |     1|
|1821  |            inverter                                        |sysgen_inverter_6233897471__10                                                |     1|
|1822  |            logical                                         |sysgen_logical_d26e5cda59__3                                                  |     1|
|1823  |            mux2                                            |sysgen_mux_4874190f11__9                                                      |     1|
|1824  |            register1                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__5              |     1|
|1825  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__5                                           |     1|
|1826  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__5                                          |     1|
|1827  |            register6                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__6              |     1|
|1828  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__6                                           |     1|
|1829  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__6                                          |     1|
|1830  |          status                                            |rfdc_multi_eight_adcs_2048gsps_mts_status_x7                                  |    14|
|1831  |            cast_gw                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized4__3               |    14|
|1832  |              \latency_test.reg                             |synth_reg__parameterized4__11                                                 |    14|
|1833  |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__11                                                   |    14|
|1834  |          add_del                                           |sysgen_delay_4e9264ffdf__3                                                    |    10|
|1835  |          we_del                                            |sysgen_delay_e0740ee3f9__12                                                   |     1|
|1836  |      snapshot7_45                                          |rfdc_multi_eight_adcs_2048gsps_mts_snapshot7_45                               |    76|
|1837  |        ss                                                  |rfdc_multi_eight_adcs_2048gsps_mts_ss_x8                                      |    76|
|1838  |          add_gen                                           |rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x7                                 |    38|
|1839  |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x16                            |     3|
|1840  |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__14                                |     1|
|1841  |                \srl_delay.synth_reg_srl_inst               |synth_reg__15                                                                 |     1|
|1842  |                  \partial_one.last_srlc33e                 |srlc33e__15                                                                   |     1|
|1843  |              inverter                                      |sysgen_inverter_6233897471__7                                                 |     1|
|1844  |              edge_op                                       |sysgen_logical_9cc14fefba__2                                                  |     1|
|1845  |            delay                                           |sysgen_delay_e0740ee3f9__5                                                    |     1|
|1846  |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__parameterized0__2                 |    12|
|1847  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__2                                                  |    12|
|1848  |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__2                                                    |    12|
|1849  |            delay4                                          |sysgen_delay_e0740ee3f9__7                                                    |     1|
|1850  |            inverter                                        |sysgen_inverter_918b6bc6d0__2                                                 |     2|
|1851  |            inverter1                                       |sysgen_inverter_6233897471__8                                                 |     1|
|1852  |            logical1                                        |sysgen_logical_2486129911__4                                                  |     2|
|1853  |            logical6                                        |sysgen_logical_c05fefc67b__2                                                  |     1|
|1854  |            register5                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__2                              |     1|
|1855  |              synth_reg_inst                                |synth_reg_w_init__parameterized1__2                                           |     1|
|1856  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__2                                          |     1|
|1857  |            shift                                           |sysgen_shift_5af4fe0a99__2                                                    |     1|
|1858  |            add_gen                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__xdcDup__31                 |    13|
|1859  |          basic_ctrl                                        |rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x9                              |    13|
|1860  |            dram_munge                                      |rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x10                             |     2|
|1861  |              input_count                                   |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized0__xdcDup__31 |     2|
|1862  |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x20                            |     3|
|1863  |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__8                                 |     1|
|1864  |                \srl_delay.synth_reg_srl_inst               |synth_reg__9                                                                  |     1|
|1865  |                  \partial_one.last_srlc33e                 |srlc33e__9                                                                    |     1|
|1866  |              inverter                                      |sysgen_inverter_6233897471__5                                                 |     1|
|1867  |              edge_op                                       |sysgen_logical_0f1aa1e2d7__2                                                  |     1|
|1868  |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__11                                |     1|
|1869  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__12                                                                 |     1|
|1870  |                \partial_one.last_srlc33e                   |srlc33e__12                                                                   |     1|
|1871  |            delay2                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__12                                |     1|
|1872  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__13                                                                 |     1|
|1873  |                \partial_one.last_srlc33e                   |srlc33e__13                                                                   |     1|
|1874  |            delay3                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__13                                |     1|
|1875  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__14                                                                 |     1|
|1876  |                \partial_one.last_srlc33e                   |srlc33e__14                                                                   |     1|
|1877  |            inverter                                        |sysgen_inverter_6233897471__6                                                 |     1|
|1878  |            logical                                         |sysgen_logical_d26e5cda59__2                                                  |     1|
|1879  |            mux2                                            |sysgen_mux_4874190f11__6                                                      |     1|
|1880  |            register1                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__3              |     1|
|1881  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__3                                           |     1|
|1882  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__3                                          |     1|
|1883  |            register6                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__4              |     1|
|1884  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__4                                           |     1|
|1885  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__4                                          |     1|
|1886  |          status                                            |rfdc_multi_eight_adcs_2048gsps_mts_status_x10                                 |    14|
|1887  |            cast_gw                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized4__2               |    14|
|1888  |              \latency_test.reg                             |synth_reg__parameterized4__10                                                 |    14|
|1889  |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__10                                                   |    14|
|1890  |          add_del                                           |sysgen_delay_4e9264ffdf__2                                                    |    10|
|1891  |          we_del                                            |sysgen_delay_e0740ee3f9__8                                                    |     1|
|1892  |      snapshot7_67                                          |rfdc_multi_eight_adcs_2048gsps_mts_snapshot7_67                               |    76|
|1893  |        ss                                                  |rfdc_multi_eight_adcs_2048gsps_mts_ss_x10                                     |    76|
|1894  |          add_gen                                           |rfdc_multi_eight_adcs_2048gsps_mts_add_gen_x9                                 |    38|
|1895  |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x21                            |     3|
|1896  |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__7                                 |     1|
|1897  |                \srl_delay.synth_reg_srl_inst               |synth_reg__8                                                                  |     1|
|1898  |                  \partial_one.last_srlc33e                 |srlc33e__8                                                                    |     1|
|1899  |              inverter                                      |sysgen_inverter_6233897471__3                                                 |     1|
|1900  |              edge_op                                       |sysgen_logical_9cc14fefba__1                                                  |     1|
|1901  |            delay                                           |sysgen_delay_e0740ee3f9__1                                                    |     1|
|1902  |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__parameterized0__1                 |    12|
|1903  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__parameterized2__1                                                  |    12|
|1904  |                \partial_one.last_srlc33e                   |srlc33e__parameterized1__1                                                    |    12|
|1905  |            delay4                                          |sysgen_delay_e0740ee3f9__3                                                    |     1|
|1906  |            inverter                                        |sysgen_inverter_918b6bc6d0__1                                                 |     2|
|1907  |            inverter1                                       |sysgen_inverter_6233897471__4                                                 |     1|
|1908  |            logical1                                        |sysgen_logical_2486129911__2                                                  |     2|
|1909  |            logical6                                        |sysgen_logical_c05fefc67b__1                                                  |     1|
|1910  |            register5                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__1                              |     1|
|1911  |              synth_reg_inst                                |synth_reg_w_init__parameterized1__1                                           |     1|
|1912  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized1__1                                          |     1|
|1913  |            shift                                           |sysgen_shift_5af4fe0a99__1                                                    |     1|
|1914  |            add_gen                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free                             |    13|
|1915  |          basic_ctrl                                        |rfdc_multi_eight_adcs_2048gsps_mts_basic_ctrl_x10                             |    13|
|1916  |            dram_munge                                      |rfdc_multi_eight_adcs_2048gsps_mts_dram_munge_x9                              |     2|
|1917  |              input_count                                   |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized0             |     2|
|1918  |            edge_detect                                     |rfdc_multi_eight_adcs_2048gsps_mts_edge_detect_x19                            |     3|
|1919  |              delay                                         |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__1                                 |     1|
|1920  |                \srl_delay.synth_reg_srl_inst               |synth_reg__2                                                                  |     1|
|1921  |                  \partial_one.last_srlc33e                 |srlc33e__2                                                                    |     1|
|1922  |              inverter                                      |sysgen_inverter_6233897471__1                                                 |     1|
|1923  |              edge_op                                       |sysgen_logical_0f1aa1e2d7__1                                                  |     1|
|1924  |            delay1                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__4                                 |     1|
|1925  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__5                                                                  |     1|
|1926  |                \partial_one.last_srlc33e                   |srlc33e__5                                                                    |     1|
|1927  |            delay2                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__5                                 |     1|
|1928  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__6                                                                  |     1|
|1929  |                \partial_one.last_srlc33e                   |srlc33e__6                                                                    |     1|
|1930  |            delay3                                          |rfdc_multi_eight_adcs_2048gsps_mts_xldelay__6                                 |     1|
|1931  |              \srl_delay.synth_reg_srl_inst                 |synth_reg__7                                                                  |     1|
|1932  |                \partial_one.last_srlc33e                   |srlc33e__7                                                                    |     1|
|1933  |            inverter                                        |sysgen_inverter_6233897471__2                                                 |     1|
|1934  |            logical                                         |sysgen_logical_d26e5cda59__1                                                  |     1|
|1935  |            mux2                                            |sysgen_mux_4874190f11__3                                                      |     1|
|1936  |            register1                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__1              |     1|
|1937  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__1                                           |     1|
|1938  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__1                                          |     1|
|1939  |            register6                                       |rfdc_multi_eight_adcs_2048gsps_mts_xlregister__parameterized1__2              |     1|
|1940  |              synth_reg_inst                                |synth_reg_w_init__parameterized5__2                                           |     1|
|1941  |                \latency_gt_0.fd_array[1].reg_comp          |single_reg_w_init__parameterized5__2                                          |     1|
|1942  |          status                                            |rfdc_multi_eight_adcs_2048gsps_mts_status_x9                                  |    14|
|1943  |            cast_gw                                         |rfdc_multi_eight_adcs_2048gsps_mts_xlconvert__parameterized4__1               |    14|
|1944  |              \latency_test.reg                             |synth_reg__parameterized4__9                                                  |    14|
|1945  |                \partial_one.last_srlc33e                   |srlc33e__parameterized3__9                                                    |    14|
|1946  |          add_del                                           |sysgen_delay_4e9264ffdf__1                                                    |    10|
|1947  |          we_del                                            |sysgen_delay_e0740ee3f9__4                                                    |     1|
|1948  |      counter_led                                           |rfdc_multi_eight_adcs_2048gsps_mts_xlcounter_free__parameterized1             |    28|
|1949  |  zcu111_inst                                               |zcu111                                                                        |  2232|
|1950  |    axi_interconnect_0                                      |zcu111_axi_interconnect_0_0                                                   |  1558|
|1951  |      m00_couplers                                          |m00_couplers_imp_1CG92RI                                                      |   334|
|1952  |      m01_couplers                                          |m01_couplers_imp_9O4VJ                                                        |   350|
|1953  |  rfdc_multi_eight_adcs_2048gsps_mts_led_cntrl              |cdc_synchroniser__1                                                           |     4|
|1954  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_01_ss_ctrl   |cdc_synchroniser__3                                                           |     6|
|1955  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_01_ss_status |cdc_synchroniser__4                                                           |    17|
|1956  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_23_ss_ctrl   |cdc_synchroniser__5                                                           |     6|
|1957  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_23_ss_status |cdc_synchroniser__6                                                           |    17|
|1958  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_45_ss_ctrl   |cdc_synchroniser__7                                                           |     6|
|1959  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_45_ss_status |cdc_synchroniser__8                                                           |    17|
|1960  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_67_ss_ctrl   |cdc_synchroniser__9                                                           |     6|
|1961  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot0_67_ss_status |cdc_synchroniser__10                                                          |    17|
|1962  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot1_01_ss_ctrl   |cdc_synchroniser__11                                                          |     6|
|1963  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot1_01_ss_status |cdc_synchroniser__12                                                          |    17|
|1964  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot1_23_ss_ctrl   |cdc_synchroniser__13                                                          |     6|
|1965  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot1_23_ss_status |cdc_synchroniser__14                                                          |    17|
|1966  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot1_45_ss_ctrl   |cdc_synchroniser__15                                                          |     6|
|1967  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot1_45_ss_status |cdc_synchroniser__16                                                          |    17|
|1968  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot1_67_ss_ctrl   |cdc_synchroniser__17                                                          |     6|
|1969  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot1_67_ss_status |cdc_synchroniser__18                                                          |    17|
|1970  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot2_01_ss_ctrl   |cdc_synchroniser__19                                                          |     6|
|1971  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot2_01_ss_status |cdc_synchroniser__20                                                          |    17|
|1972  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot2_23_ss_ctrl   |cdc_synchroniser__21                                                          |     6|
|1973  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot2_23_ss_status |cdc_synchroniser__22                                                          |    17|
|1974  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot2_45_ss_ctrl   |cdc_synchroniser__23                                                          |     6|
|1975  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot2_45_ss_status |cdc_synchroniser__24                                                          |    17|
|1976  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot2_67_ss_ctrl   |cdc_synchroniser__25                                                          |     6|
|1977  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot2_67_ss_status |cdc_synchroniser__26                                                          |    17|
|1978  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot3_01_ss_ctrl   |cdc_synchroniser__27                                                          |     6|
|1979  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot3_01_ss_status |cdc_synchroniser__28                                                          |    17|
|1980  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot3_23_ss_ctrl   |cdc_synchroniser__29                                                          |     6|
|1981  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot3_23_ss_status |cdc_synchroniser__30                                                          |    17|
|1982  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot3_45_ss_ctrl   |cdc_synchroniser__31                                                          |     6|
|1983  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot3_45_ss_status |cdc_synchroniser__32                                                          |    17|
|1984  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot3_67_ss_ctrl   |cdc_synchroniser__33                                                          |     6|
|1985  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot3_67_ss_status |cdc_synchroniser__34                                                          |    17|
|1986  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot4_01_ss_ctrl   |cdc_synchroniser__35                                                          |     6|
|1987  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot4_01_ss_status |cdc_synchroniser__36                                                          |    17|
|1988  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot4_23_ss_ctrl   |cdc_synchroniser__37                                                          |     6|
|1989  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot4_23_ss_status |cdc_synchroniser__38                                                          |    17|
|1990  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot4_45_ss_ctrl   |cdc_synchroniser__39                                                          |     6|
|1991  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot4_45_ss_status |cdc_synchroniser__40                                                          |    17|
|1992  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot4_67_ss_ctrl   |cdc_synchroniser__41                                                          |     6|
|1993  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot4_67_ss_status |cdc_synchroniser__42                                                          |    17|
|1994  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot5_01_ss_ctrl   |cdc_synchroniser__43                                                          |     6|
|1995  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot5_01_ss_status |cdc_synchroniser__44                                                          |    17|
|1996  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot5_23_ss_ctrl   |cdc_synchroniser__45                                                          |     6|
|1997  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot5_23_ss_status |cdc_synchroniser__46                                                          |    17|
|1998  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot5_45_ss_ctrl   |cdc_synchroniser__47                                                          |     6|
|1999  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot5_45_ss_status |cdc_synchroniser__48                                                          |    17|
|2000  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot5_67_ss_ctrl   |cdc_synchroniser__49                                                          |     6|
|2001  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot5_67_ss_status |cdc_synchroniser__50                                                          |    17|
|2002  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot6_01_ss_ctrl   |cdc_synchroniser__51                                                          |     6|
|2003  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot6_01_ss_status |cdc_synchroniser__52                                                          |    17|
|2004  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot6_23_ss_ctrl   |cdc_synchroniser__53                                                          |     6|
|2005  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot6_23_ss_status |cdc_synchroniser__54                                                          |    17|
|2006  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot6_45_ss_ctrl   |cdc_synchroniser__55                                                          |     6|
|2007  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot6_45_ss_status |cdc_synchroniser__56                                                          |    17|
|2008  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot6_67_ss_ctrl   |cdc_synchroniser__57                                                          |     6|
|2009  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot6_67_ss_status |cdc_synchroniser__58                                                          |    17|
|2010  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot7_01_ss_ctrl   |cdc_synchroniser__59                                                          |     6|
|2011  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot7_01_ss_status |cdc_synchroniser__60                                                          |    17|
|2012  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot7_23_ss_ctrl   |cdc_synchroniser__61                                                          |     6|
|2013  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot7_23_ss_status |cdc_synchroniser__62                                                          |    17|
|2014  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot7_45_ss_ctrl   |cdc_synchroniser__63                                                          |     6|
|2015  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot7_45_ss_status |cdc_synchroniser__64                                                          |    17|
|2016  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot7_67_ss_ctrl   |cdc_synchroniser__65                                                          |     6|
|2017  |  rfdc_multi_eight_adcs_2048gsps_mts_snapshot7_67_ss_status |cdc_synchroniser__66                                                          |    17|
|2018  |  rfdc_multi_eight_adcs_2048gsps_mts_gpio_led1              |gpio_simulink2ext__1                                                          |     1|
|2019  |  rfdc_multi_eight_adcs_2048gsps_mts_gpio_led               |gpio_simulink2ext                                                             |     1|
+------+------------------------------------------------------------+------------------------------------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:27 ; elapsed = 00:01:54 . Memory (MB): peak = 2947.094 ; gain = 1519.359 ; free physical = 3808 ; free virtual = 26877
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6186 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:09 ; elapsed = 00:01:31 . Memory (MB): peak = 2947.094 ; gain = 498.766 ; free physical = 3842 ; free virtual = 26912
Synthesis Optimization Complete : Time (s): cpu = 00:01:27 ; elapsed = 00:01:54 . Memory (MB): peak = 2947.102 ; gain = 1519.359 ; free physical = 3852 ; free virtual = 26921
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1007 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-326] The CLKFBOUT to CLKFBIN net for instance zcu111_infr_inst/user_clk_mmcm_inst with COMPENSATION=INTERNAL is optimized away to aid design routability
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2990.742 ; gain = 0.000 ; free physical = 3760 ; free virtual = 26830
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1004 instances were transformed.
  BUFG => BUFGCE: 4 instances
  FD => FDRE: 2 instances
  FDE => FDRE: 995 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 2 instances
  MMCM_BASE => MMCME4_ADV: 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
1997 Infos, 586 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:31 ; elapsed = 00:01:57 . Memory (MB): peak = 2990.742 ; gain = 1576.738 ; free physical = 3825 ; free virtual = 26896
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2990.742 ; gain = 0.000 ; free physical = 3825 ; free virtual = 26896
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.runs/synth_1/top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_synth.rpt -pb top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Aug 21 22:47:01 2020...
[Fri Aug 21 22:47:02 2020] synth_1 finished
wait_on_run: Time (s): cpu = 00:13:28 ; elapsed = 00:07:01 . Memory (MB): peak = 2137.000 ; gain = 0.000 ; free physical = 5615 ; free virtual = 28643
# open_run synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xczu28dr-ffvg1517-2-e
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i0/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i0.dcp' for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/counter_led/comp0.core_instance0'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i1.dcp' for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_01/ss/add_gen/add_gen/comp1.core_instance1'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/ip/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2/rfdc_multi_eight_adcs_2048gsps_mts_c_counter_binary_v12_0_i2.dcp' for cell 'rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_01/ss/basic_ctrl/dram_munge/input_count/comp2.core_instance2'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_axi_protocol_convert_1_0/zcu111_axi_protocol_convert_1_0.dcp' for cell 'zcu111_inst/axi_protocol_convert_1'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_axi_protocol_convert_2_0/zcu111_axi_protocol_convert_2_0.dcp' for cell 'zcu111_inst/axi_protocol_convert_2'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_proc_sys_reset_0_0/zcu111_proc_sys_reset_0_0.dcp' for cell 'zcu111_inst/proc_sys_reset_0'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_zynq_ultra_ps_e_0_0/zcu111_zynq_ultra_ps_e_0_0.dcp' for cell 'zcu111_inst/zynq_ultra_ps_e_0'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_xbar_0/zcu111_xbar_0.dcp' for cell 'zcu111_inst/axi_interconnect_0/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_0/zcu111_auto_ds_0.dcp' for cell 'zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds'
INFO: [Project 1-454] Reading design checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_1/zcu111_auto_ds_1.dcp' for cell 'zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds'
INFO: [Netlist 29-17] Analyzing 102 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3.1_AR71948
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_proc_sys_reset_0_0/zcu111_proc_sys_reset_0_0_board.xdc] for cell 'zcu111_inst/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_proc_sys_reset_0_0/zcu111_proc_sys_reset_0_0_board.xdc] for cell 'zcu111_inst/proc_sys_reset_0/U0'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_proc_sys_reset_0_0/zcu111_proc_sys_reset_0_0.xdc] for cell 'zcu111_inst/proc_sys_reset_0/U0'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_proc_sys_reset_0_0/zcu111_proc_sys_reset_0_0.xdc] for cell 'zcu111_inst/proc_sys_reset_0/U0'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_zynq_ultra_ps_e_0_0/zcu111_zynq_ultra_ps_e_0_0.xdc] for cell 'zcu111_inst/zynq_ultra_ps_e_0/U0'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_zynq_ultra_ps_e_0_0/zcu111_zynq_ultra_ps_e_0_0.xdc] for cell 'zcu111_inst/zynq_ultra_ps_e_0/U0'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/constrs_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/user_const.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/constrs_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/user_const.xdc:8]
INFO: [Timing 38-2] Deriving generated clocks [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/constrs_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/user_const.xdc:8]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3211.316 ; gain = 435.891 ; free physical = 4402 ; free virtual = 27430
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/constrs_1/imports/rfdc_multi_eight_adcs_2048gsps_mts/user_const.xdc]
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_0/zcu111_auto_ds_0_clocks.xdc] for cell 'zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_0/zcu111_auto_ds_0_clocks.xdc] for cell 'zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst'
Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_1/zcu111_auto_ds_1_clocks.xdc] for cell 'zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst'
Finished Parsing XDC File [/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.srcs/sources_1/bd/zcu111/ip/zcu111_auto_ds_1/zcu111_auto_ds_1_clocks.xdc] for cell 'zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_async_rst.tcl] for cell 'zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.rst_wr_reg2_inst'
Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4sysref/xpm_cdc_single_inst'
Finished Sourcing Tcl File [/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'rfdc_multi_eight_adcs_2048gsps_mts_rfdc_V0_4sysref/xpm_cdc_single_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3484.449 ; gain = 0.000 ; free physical = 4422 ; free virtual = 27450
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 32 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 2 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 14 instances

open_run: Time (s): cpu = 00:00:24 ; elapsed = 00:00:30 . Memory (MB): peak = 3484.449 ; gain = 1347.449 ; free physical = 4422 ; free virtual = 27450
# set_property STEPS.WRITE_BITSTREAM.ARGS.BIN_FILE true [get_runs impl_1]
# set_property STEPS.PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
# set_property STEPS.POST_ROUTE_PHYS_OPT_DESIGN.IS_ENABLED true [get_runs impl_1]
# launch_runs impl_1 -jobs 4
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3484.449 ; gain = 0.000 ; free physical = 4422 ; free virtual = 27450
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3484.449 ; gain = 0.000 ; free physical = 4413 ; free virtual = 27444
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3484.449 ; gain = 0.000 ; free physical = 4409 ; free virtual = 27442
[Fri Aug 21 22:47:38 2020] Launched impl_1...
Run output will be captured here: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 3484.449 ; gain = 0.000 ; free physical = 4415 ; free virtual = 27450
# wait_on_run impl_1
[Fri Aug 21 22:47:38 2020] Waiting for impl_1 to finish...

*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2018.3.1_AR71948 (64-bit)
  **** SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
  **** IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: open_checkpoint /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.runs/impl_1/top.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1394.918 ; gain = 0.000 ; free physical = 4247 ; free virtual = 27282
INFO: [Netlist 29-17] Analyzing 102 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3.1_AR71948
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2563.855 ; gain = 1.000 ; free physical = 2930 ; free virtual = 25965
Restored from archive | CPU: 0.120000 secs | Memory: 0.996521 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2563.855 ; gain = 1.000 ; free physical = 2930 ; free virtual = 25965
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2563.855 ; gain = 0.000 ; free physical = 2937 ; free virtual = 25972
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 32 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 2 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 14 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3.1_AR71948 (64-bit) build 2489853
open_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 2563.855 ; gain = 1168.938 ; free physical = 2937 ; free virtual = 25972
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Implementation license expires in 15 day(s)
INFO: [Common 17-1223] The version limit for your license is '2020.08' and will expire in 10 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2645.891 ; gain = 74.031 ; free physical = 2923 ; free virtual = 25958

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 191cb9e91

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2770.891 ; gain = 125.000 ; free physical = 2874 ; free virtual = 25909

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 198 inverter(s) to 4607 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2341d1805

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2895.918 ; gain = 56.027 ; free physical = 2840 ; free virtual = 25875
INFO: [Opt 31-389] Phase Retarget created 23 cells and removed 515 cells
INFO: [Opt 31-1021] In phase Retarget, 34 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 5 load pin(s).
Phase 2 Constant propagation | Checksum: 1945ffe71

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2895.918 ; gain = 56.027 ; free physical = 2840 ; free virtual = 25875
INFO: [Opt 31-389] Phase Constant propagation created 193 cells and removed 1115 cells
INFO: [Opt 31-1021] In phase Constant propagation, 30 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1b386e700

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2895.918 ; gain = 56.027 ; free physical = 2840 ; free virtual = 25875
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1764 cells
INFO: [Opt 31-1021] In phase Sweep, 157 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG zcu111_infr_inst/user_clk_mmcm_BUFG_inst to drive 0 load(s) on clock net zcu111_infr_inst/user_clk_mmcm_BUFGCE
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 1e09c88b4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2895.918 ; gain = 56.027 ; free physical = 2840 ; free virtual = 25875
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1b33c3c52

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2895.918 ; gain = 56.027 ; free physical = 2840 ; free virtual = 25875
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: f125e591

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2895.918 ; gain = 56.027 ; free physical = 2840 ; free virtual = 25875
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 33 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              23  |             515  |                                             34  |
|  Constant propagation         |             193  |            1115  |                                             30  |
|  Sweep                        |               0  |            1764  |                                            157  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             33  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2895.918 ; gain = 0.000 ; free physical = 2840 ; free virtual = 25875
Ending Logic Optimization Task | Checksum: 189043ed5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2895.918 ; gain = 56.027 ; free physical = 2840 ; free virtual = 25875

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.656 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 32 BRAM(s) out of a total of 32 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 32 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 35 Total Ports: 64
Ending PowerOpt Patch Enables Task | Checksum: f9c074e4

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.24 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1853 ; free virtual = 24890
Ending Power Optimization Task | Checksum: f9c074e4

Time (s): cpu = 00:00:48 ; elapsed = 00:00:45 . Memory (MB): peak = 4413.809 ; gain = 1517.891 ; free physical = 1879 ; free virtual = 24917

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1f9798214

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1894 ; free virtual = 24932
Ending Final Cleanup Task | Checksum: 1f9798214

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1895 ; free virtual = 24932

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1895 ; free virtual = 24932
Ending Netlist Obfuscation Task | Checksum: 1f9798214

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1895 ; free virtual = 24932
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:06 ; elapsed = 00:00:56 . Memory (MB): peak = 4413.809 ; gain = 1849.953 ; free physical = 1895 ; free virtual = 24932
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1895 ; free virtual = 24932
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1888 ; free virtual = 24929
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1890 ; free virtual = 24931
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.runs/impl_1/top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Implementation license expires in 15 day(s)
INFO: [Common 17-1223] The version limit for your license is '2020.08' and will expire in 10 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1854 ; free virtual = 24897
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1294077d7

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1854 ; free virtual = 24897
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1854 ; free virtual = 24897

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 19538be58

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1817 ; free virtual = 24860

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2156e1853

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1791 ; free virtual = 24834

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2156e1853

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1791 ; free virtual = 24834
Phase 1 Placer Initialization | Checksum: 2156e1853

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1791 ; free virtual = 24834

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c5a01be3

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1676 ; free virtual = 24719

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1663 ; free virtual = 24706

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1c83c5ff5

Time (s): cpu = 00:01:04 ; elapsed = 00:00:24 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1663 ; free virtual = 24706
Phase 2 Global Placement | Checksum: 1ff6834d5

Time (s): cpu = 00:01:08 ; elapsed = 00:00:25 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1667 ; free virtual = 24710

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1ff6834d5

Time (s): cpu = 00:01:09 ; elapsed = 00:00:25 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1667 ; free virtual = 24710

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1544cd162

Time (s): cpu = 00:01:10 ; elapsed = 00:00:26 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1661 ; free virtual = 24703

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 11dd58a20

Time (s): cpu = 00:01:10 ; elapsed = 00:00:26 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1661 ; free virtual = 24703

Phase 3.4 Small Shape Clustering
Phase 3.4 Small Shape Clustering | Checksum: 15a79236a

Time (s): cpu = 00:01:12 ; elapsed = 00:00:27 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1651 ; free virtual = 24694

Phase 3.5 Flow Legalize Slice Clusters
Phase 3.5 Flow Legalize Slice Clusters | Checksum: 18704d7f3

Time (s): cpu = 00:01:12 ; elapsed = 00:00:27 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1647 ; free virtual = 24690

Phase 3.6 Slice Area Swap
Phase 3.6 Slice Area Swap | Checksum: 145e6b480

Time (s): cpu = 00:01:13 ; elapsed = 00:00:28 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1617 ; free virtual = 24660

Phase 3.7 Commit Slice Clusters
Phase 3.7 Commit Slice Clusters | Checksum: 1701ec1ce

Time (s): cpu = 00:01:16 ; elapsed = 00:00:28 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1638 ; free virtual = 24681

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 181f4dc24

Time (s): cpu = 00:01:17 ; elapsed = 00:00:29 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1637 ; free virtual = 24680

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 246077f50

Time (s): cpu = 00:01:17 ; elapsed = 00:00:29 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1639 ; free virtual = 24682
Phase 3 Detail Placement | Checksum: 246077f50

Time (s): cpu = 00:01:17 ; elapsed = 00:00:29 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1639 ; free virtual = 24682

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1ede8a277

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-35] Processed net zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0], inserted BUFG to drive 2999 loads.
INFO: [Place 46-45] Replicated bufg driver zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep
INFO: [Place 46-46] BUFG insertion identified 1 candidate nets, 1 success, 1 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1ee763442

Time (s): cpu = 00:01:26 ; elapsed = 00:00:32 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1647 ; free virtual = 24690
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.927. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 15b2f8ce0

Time (s): cpu = 00:01:27 ; elapsed = 00:00:32 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1648 ; free virtual = 24691
Phase 4.1 Post Commit Optimization | Checksum: 15b2f8ce0

Time (s): cpu = 00:01:27 ; elapsed = 00:00:32 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1648 ; free virtual = 24691

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 15b2f8ce0

Time (s): cpu = 00:01:27 ; elapsed = 00:00:33 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1666 ; free virtual = 24709
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1620 ; free virtual = 24663

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 22a31014b

Time (s): cpu = 00:01:37 ; elapsed = 00:00:42 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1621 ; free virtual = 24664

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1621 ; free virtual = 24664
Phase 4.4 Final Placement Cleanup | Checksum: 1e35b3956

Time (s): cpu = 00:01:37 ; elapsed = 00:00:42 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1621 ; free virtual = 24664
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e35b3956

Time (s): cpu = 00:01:37 ; elapsed = 00:00:42 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1621 ; free virtual = 24664
Ending Placer Task | Checksum: 18f29c1e1

Time (s): cpu = 00:01:37 ; elapsed = 00:00:42 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1738 ; free virtual = 24781
INFO: [Common 17-83] Releasing license: Implementation
75 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:41 ; elapsed = 00:00:45 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1738 ; free virtual = 24781
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1738 ; free virtual = 24781
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1725 ; free virtual = 24777
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.57 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1701 ; free virtual = 24774
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.runs/impl_1/top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.27 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1691 ; free virtual = 24743
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.14 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1721 ; free virtual = 24773
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Implementation license expires in 15 day(s)
INFO: [Common 17-1223] The version limit for your license is '2020.08' and will expire in 10 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1693 ; free virtual = 24747
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1682 ; free virtual = 24744
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.58 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1659 ; free virtual = 24743
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.runs/impl_1/top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Implementation license expires in 15 day(s)
INFO: [Common 17-1223] The version limit for your license is '2020.08' and will expire in 10 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 1a3fc9b8 ConstDB: 0 ShapeSum: a5e883be RouteDB: cf01746b

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 120c75aba

Time (s): cpu = 00:01:19 ; elapsed = 00:01:02 . Memory (MB): peak = 4688.809 ; gain = 275.000 ; free physical = 1329 ; free virtual = 24391
Post Restoration Checksum: NetGraph: 393d3e46 NumContArr: 810e4986 Constraints: 677be608 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 121c76dd4

Time (s): cpu = 00:01:19 ; elapsed = 00:01:03 . Memory (MB): peak = 4688.809 ; gain = 275.000 ; free physical = 1332 ; free virtual = 24394

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 121c76dd4

Time (s): cpu = 00:01:19 ; elapsed = 00:01:03 . Memory (MB): peak = 4719.453 ; gain = 305.645 ; free physical = 1255 ; free virtual = 24317

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 121c76dd4

Time (s): cpu = 00:01:20 ; elapsed = 00:01:03 . Memory (MB): peak = 4719.453 ; gain = 305.645 ; free physical = 1255 ; free virtual = 24317

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 151b473d3

Time (s): cpu = 00:01:22 ; elapsed = 00:01:05 . Memory (MB): peak = 4781.695 ; gain = 367.887 ; free physical = 1230 ; free virtual = 24292

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 1bff22886

Time (s): cpu = 00:01:29 ; elapsed = 00:01:07 . Memory (MB): peak = 4781.695 ; gain = 367.887 ; free physical = 1242 ; free virtual = 24304
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.020  | TNS=0.000  | WHS=-0.065 | THS=-3.994 |

Phase 2 Router Initialization | Checksum: 1759cbc42

Time (s): cpu = 00:01:34 ; elapsed = 00:01:09 . Memory (MB): peak = 4781.695 ; gain = 367.887 ; free physical = 1237 ; free virtual = 24299

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2d1db40f4

Time (s): cpu = 00:01:42 ; elapsed = 00:01:13 . Memory (MB): peak = 4785.992 ; gain = 372.184 ; free physical = 1196 ; free virtual = 24262

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1888
 Number of Nodes with overlaps = 130
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.118  | TNS=0.000  | WHS=0.001  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 1f3dec11e

Time (s): cpu = 00:02:00 ; elapsed = 00:01:19 . Memory (MB): peak = 4785.992 ; gain = 372.184 ; free physical = 1193 ; free virtual = 24259

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 19389efbf

Time (s): cpu = 00:02:00 ; elapsed = 00:01:20 . Memory (MB): peak = 4785.992 ; gain = 372.184 ; free physical = 1191 ; free virtual = 24257
Phase 4 Rip-up And Reroute | Checksum: 19389efbf

Time (s): cpu = 00:02:00 ; elapsed = 00:01:20 . Memory (MB): peak = 4785.992 ; gain = 372.184 ; free physical = 1191 ; free virtual = 24257

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1b7b0ca14

Time (s): cpu = 00:02:00 ; elapsed = 00:01:20 . Memory (MB): peak = 4785.992 ; gain = 372.184 ; free physical = 1198 ; free virtual = 24264

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1b7b0ca14

Time (s): cpu = 00:02:00 ; elapsed = 00:01:20 . Memory (MB): peak = 4785.992 ; gain = 372.184 ; free physical = 1198 ; free virtual = 24264
Phase 5 Delay and Skew Optimization | Checksum: 1b7b0ca14

Time (s): cpu = 00:02:00 ; elapsed = 00:01:20 . Memory (MB): peak = 4785.992 ; gain = 372.184 ; free physical = 1198 ; free virtual = 24264

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1e7c252bf

Time (s): cpu = 00:02:03 ; elapsed = 00:01:21 . Memory (MB): peak = 4785.992 ; gain = 372.184 ; free physical = 1198 ; free virtual = 24264
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.118  | TNS=0.000  | WHS=0.001  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 210035f6d

Time (s): cpu = 00:02:03 ; elapsed = 00:01:21 . Memory (MB): peak = 4785.992 ; gain = 372.184 ; free physical = 1198 ; free virtual = 24264
Phase 6 Post Hold Fix | Checksum: 210035f6d

Time (s): cpu = 00:02:03 ; elapsed = 00:01:21 . Memory (MB): peak = 4785.992 ; gain = 372.184 ; free physical = 1198 ; free virtual = 24264

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.34327 %
  Global Horizontal Routing Utilization  = 0.375647 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1b58666ac

Time (s): cpu = 00:02:04 ; elapsed = 00:01:21 . Memory (MB): peak = 4785.992 ; gain = 372.184 ; free physical = 1192 ; free virtual = 24258

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1b58666ac

Time (s): cpu = 00:02:04 ; elapsed = 00:01:21 . Memory (MB): peak = 4785.992 ; gain = 372.184 ; free physical = 1192 ; free virtual = 24258

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1b58666ac

Time (s): cpu = 00:02:05 ; elapsed = 00:01:22 . Memory (MB): peak = 4785.992 ; gain = 372.184 ; free physical = 1192 ; free virtual = 24257

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.118  | TNS=0.000  | WHS=0.001  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1b58666ac

Time (s): cpu = 00:02:05 ; elapsed = 00:01:22 . Memory (MB): peak = 4785.992 ; gain = 372.184 ; free physical = 1198 ; free virtual = 24264
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:05 ; elapsed = 00:01:22 . Memory (MB): peak = 4785.992 ; gain = 372.184 ; free physical = 1300 ; free virtual = 24366

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
102 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:09 ; elapsed = 00:01:24 . Memory (MB): peak = 4785.992 ; gain = 372.184 ; free physical = 1300 ; free virtual = 24366
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4785.992 ; gain = 0.000 ; free physical = 1300 ; free virtual = 24366
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4785.992 ; gain = 0.000 ; free physical = 1287 ; free virtual = 24361
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.64 . Memory (MB): peak = 4785.992 ; gain = 0.000 ; free physical = 1259 ; free virtual = 24361
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.runs/impl_1/top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 4785.992 ; gain = 0.000 ; free physical = 1290 ; free virtual = 24365
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
114 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 4874.035 ; gain = 0.000 ; free physical = 1179 ; free virtual = 24264
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Implementation license expires in 15 day(s)
INFO: [Common 17-1223] The version limit for your license is '2020.08' and will expire in 10 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
131 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4874.035 ; gain = 0.000 ; free physical = 1170 ; free virtual = 24257
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4874.035 ; gain = 0.000 ; free physical = 1157 ; free virtual = 24252
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 4874.035 ; gain = 0.000 ; free physical = 1128 ; free virtual = 24251
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.runs/impl_1/top_postroute_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 4874.035 ; gain = 0.000 ; free physical = 1159 ; free virtual = 24256
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -warn_on_violation -file top_timing_summary_postroute_physopted.rpt -pb top_timing_summary_postroute_physopted.pb -rpx top_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_postroute_physopted.rpt -pb top_bus_skew_postroute_physopted.pb -rpx top_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Aug 21 22:52:07 2020...
[Fri Aug 21 22:52:13 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00.79 ; elapsed = 00:04:35 . Memory (MB): peak = 3484.449 ; gain = 0.000 ; free physical = 4326 ; free virtual = 27423
# open_run impl_1
INFO: [Netlist 29-17] Analyzing 56 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3.1_AR71948
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3554.543 ; gain = 30.297 ; free physical = 3980 ; free virtual = 27077
Restored from archive | CPU: 1.300000 secs | Memory: 17.772186 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3554.543 ; gain = 30.297 ; free physical = 3980 ; free virtual = 27077
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3554.543 ; gain = 0.000 ; free physical = 3983 ; free virtual = 27080
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 46 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 32 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 11 instances
  SRLC32E => SRL16E: 2 instances

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 3554.543 ; gain = 70.094 ; free physical = 3983 ; free virtual = 27080
# launch_runs impl_1 -to_step write_bitstream
[Fri Aug 21 22:52:23 2020] Launched impl_1...
Run output will be captured here: /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.runs/impl_1/runme.log
# wait_on_run impl_1
[Fri Aug 21 22:52:23 2020] Waiting for impl_1 to finish...

*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2018.3.1_AR71948 (64-bit)
  **** SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
  **** IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: open_checkpoint /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.runs/impl_1/top.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1394.918 ; gain = 0.000 ; free physical = 4247 ; free virtual = 27282
INFO: [Netlist 29-17] Analyzing 102 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3.1_AR71948
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2563.855 ; gain = 1.000 ; free physical = 2930 ; free virtual = 25965
Restored from archive | CPU: 0.120000 secs | Memory: 0.996521 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2563.855 ; gain = 1.000 ; free physical = 2930 ; free virtual = 25965
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2563.855 ; gain = 0.000 ; free physical = 2937 ; free virtual = 25972
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 48 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 32 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 2 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 14 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3.1_AR71948 (64-bit) build 2489853
open_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:29 . Memory (MB): peak = 2563.855 ; gain = 1168.938 ; free physical = 2937 ; free virtual = 25972
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Implementation license expires in 15 day(s)
INFO: [Common 17-1223] The version limit for your license is '2020.08' and will expire in 10 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2645.891 ; gain = 74.031 ; free physical = 2923 ; free virtual = 25958

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 191cb9e91

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2770.891 ; gain = 125.000 ; free physical = 2874 ; free virtual = 25909

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 198 inverter(s) to 4607 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2341d1805

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2895.918 ; gain = 56.027 ; free physical = 2840 ; free virtual = 25875
INFO: [Opt 31-389] Phase Retarget created 23 cells and removed 515 cells
INFO: [Opt 31-1021] In phase Retarget, 34 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 2 inverter(s) to 5 load pin(s).
Phase 2 Constant propagation | Checksum: 1945ffe71

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2895.918 ; gain = 56.027 ; free physical = 2840 ; free virtual = 25875
INFO: [Opt 31-389] Phase Constant propagation created 193 cells and removed 1115 cells
INFO: [Opt 31-1021] In phase Constant propagation, 30 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1b386e700

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2895.918 ; gain = 56.027 ; free physical = 2840 ; free virtual = 25875
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1764 cells
INFO: [Opt 31-1021] In phase Sweep, 157 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG zcu111_infr_inst/user_clk_mmcm_BUFG_inst to drive 0 load(s) on clock net zcu111_infr_inst/user_clk_mmcm_BUFGCE
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 4 BUFG optimization | Checksum: 1e09c88b4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2895.918 ; gain = 56.027 ; free physical = 2840 ; free virtual = 25875
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1b33c3c52

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 2895.918 ; gain = 56.027 ; free physical = 2840 ; free virtual = 25875
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: f125e591

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2895.918 ; gain = 56.027 ; free physical = 2840 ; free virtual = 25875
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 33 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              23  |             515  |                                             34  |
|  Constant propagation         |             193  |            1115  |                                             30  |
|  Sweep                        |               0  |            1764  |                                            157  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             33  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2895.918 ; gain = 0.000 ; free physical = 2840 ; free virtual = 25875
Ending Logic Optimization Task | Checksum: 189043ed5

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 2895.918 ; gain = 56.027 ; free physical = 2840 ; free virtual = 25875

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=3.656 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 32 BRAM(s) out of a total of 32 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 32 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 35 Total Ports: 64
Ending PowerOpt Patch Enables Task | Checksum: f9c074e4

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.24 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1853 ; free virtual = 24890
Ending Power Optimization Task | Checksum: f9c074e4

Time (s): cpu = 00:00:48 ; elapsed = 00:00:45 . Memory (MB): peak = 4413.809 ; gain = 1517.891 ; free physical = 1879 ; free virtual = 24917

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 1f9798214

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1894 ; free virtual = 24932
Ending Final Cleanup Task | Checksum: 1f9798214

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1895 ; free virtual = 24932

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1895 ; free virtual = 24932
Ending Netlist Obfuscation Task | Checksum: 1f9798214

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1895 ; free virtual = 24932
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:06 ; elapsed = 00:00:56 . Memory (MB): peak = 4413.809 ; gain = 1849.953 ; free physical = 1895 ; free virtual = 24932
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1895 ; free virtual = 24932
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.02 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1888 ; free virtual = 24929
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1890 ; free virtual = 24931
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.runs/impl_1/top_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
Command: report_drc -file top_drc_opted.rpt -pb top_drc_opted.pb -rpx top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.runs/impl_1/top_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Implementation license expires in 15 day(s)
INFO: [Common 17-1223] The version limit for your license is '2020.08' and will expire in 10 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1854 ; free virtual = 24897
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1294077d7

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1854 ; free virtual = 24897
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1854 ; free virtual = 24897

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 19538be58

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1817 ; free virtual = 24860

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2156e1853

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1791 ; free virtual = 24834

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2156e1853

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1791 ; free virtual = 24834
Phase 1 Placer Initialization | Checksum: 2156e1853

Time (s): cpu = 00:00:11 ; elapsed = 00:00:05 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1791 ; free virtual = 24834

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1c5a01be3

Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1676 ; free virtual = 24719

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1663 ; free virtual = 24706

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1c83c5ff5

Time (s): cpu = 00:01:04 ; elapsed = 00:00:24 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1663 ; free virtual = 24706
Phase 2 Global Placement | Checksum: 1ff6834d5

Time (s): cpu = 00:01:08 ; elapsed = 00:00:25 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1667 ; free virtual = 24710

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1ff6834d5

Time (s): cpu = 00:01:09 ; elapsed = 00:00:25 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1667 ; free virtual = 24710

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1544cd162

Time (s): cpu = 00:01:10 ; elapsed = 00:00:26 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1661 ; free virtual = 24703

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 11dd58a20

Time (s): cpu = 00:01:10 ; elapsed = 00:00:26 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1661 ; free virtual = 24703

Phase 3.4 Small Shape Clustering
Phase 3.4 Small Shape Clustering | Checksum: 15a79236a

Time (s): cpu = 00:01:12 ; elapsed = 00:00:27 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1651 ; free virtual = 24694

Phase 3.5 Flow Legalize Slice Clusters
Phase 3.5 Flow Legalize Slice Clusters | Checksum: 18704d7f3

Time (s): cpu = 00:01:12 ; elapsed = 00:00:27 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1647 ; free virtual = 24690

Phase 3.6 Slice Area Swap
Phase 3.6 Slice Area Swap | Checksum: 145e6b480

Time (s): cpu = 00:01:13 ; elapsed = 00:00:28 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1617 ; free virtual = 24660

Phase 3.7 Commit Slice Clusters
Phase 3.7 Commit Slice Clusters | Checksum: 1701ec1ce

Time (s): cpu = 00:01:16 ; elapsed = 00:00:28 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1638 ; free virtual = 24681

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 181f4dc24

Time (s): cpu = 00:01:17 ; elapsed = 00:00:29 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1637 ; free virtual = 24680

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 246077f50

Time (s): cpu = 00:01:17 ; elapsed = 00:00:29 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1639 ; free virtual = 24682
Phase 3 Detail Placement | Checksum: 246077f50

Time (s): cpu = 00:01:17 ; elapsed = 00:00:29 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1639 ; free virtual = 24682

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1ede8a277

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-35] Processed net zcu111_inst/proc_sys_reset_0/U0/peripheral_aresetn[0], inserted BUFG to drive 2999 loads.
INFO: [Place 46-45] Replicated bufg driver zcu111_inst/proc_sys_reset_0/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N_bufg_rep
INFO: [Place 46-46] BUFG insertion identified 1 candidate nets, 1 success, 1 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1ee763442

Time (s): cpu = 00:01:26 ; elapsed = 00:00:32 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1647 ; free virtual = 24690
INFO: [Place 30-746] Post Placement Timing Summary WNS=2.927. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 15b2f8ce0

Time (s): cpu = 00:01:27 ; elapsed = 00:00:32 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1648 ; free virtual = 24691
Phase 4.1 Post Commit Optimization | Checksum: 15b2f8ce0

Time (s): cpu = 00:01:27 ; elapsed = 00:00:32 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1648 ; free virtual = 24691

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 15b2f8ce0

Time (s): cpu = 00:01:27 ; elapsed = 00:00:33 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1666 ; free virtual = 24709
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1620 ; free virtual = 24663

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 22a31014b

Time (s): cpu = 00:01:37 ; elapsed = 00:00:42 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1621 ; free virtual = 24664

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1621 ; free virtual = 24664
Phase 4.4 Final Placement Cleanup | Checksum: 1e35b3956

Time (s): cpu = 00:01:37 ; elapsed = 00:00:42 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1621 ; free virtual = 24664
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e35b3956

Time (s): cpu = 00:01:37 ; elapsed = 00:00:42 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1621 ; free virtual = 24664
Ending Placer Task | Checksum: 18f29c1e1

Time (s): cpu = 00:01:37 ; elapsed = 00:00:42 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1738 ; free virtual = 24781
INFO: [Common 17-83] Releasing license: Implementation
75 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:41 ; elapsed = 00:00:45 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1738 ; free virtual = 24781
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1738 ; free virtual = 24781
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1725 ; free virtual = 24777
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.57 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1701 ; free virtual = 24774
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.runs/impl_1/top_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.27 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1691 ; free virtual = 24743
INFO: [runtcl-4] Executing : report_utilization -file top_utilization_placed.rpt -pb top_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.14 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1721 ; free virtual = 24773
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Implementation license expires in 15 day(s)
INFO: [Common 17-1223] The version limit for your license is '2020.08' and will expire in 10 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.250 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1693 ; free virtual = 24747
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1682 ; free virtual = 24744
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.58 . Memory (MB): peak = 4413.809 ; gain = 0.000 ; free physical = 1659 ; free virtual = 24743
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.runs/impl_1/top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Implementation license expires in 15 day(s)
INFO: [Common 17-1223] The version limit for your license is '2020.08' and will expire in 10 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 1a3fc9b8 ConstDB: 0 ShapeSum: a5e883be RouteDB: cf01746b

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 120c75aba

Time (s): cpu = 00:01:19 ; elapsed = 00:01:02 . Memory (MB): peak = 4688.809 ; gain = 275.000 ; free physical = 1329 ; free virtual = 24391
Post Restoration Checksum: NetGraph: 393d3e46 NumContArr: 810e4986 Constraints: 677be608 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 121c76dd4

Time (s): cpu = 00:01:19 ; elapsed = 00:01:03 . Memory (MB): peak = 4688.809 ; gain = 275.000 ; free physical = 1332 ; free virtual = 24394

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 121c76dd4

Time (s): cpu = 00:01:19 ; elapsed = 00:01:03 . Memory (MB): peak = 4719.453 ; gain = 305.645 ; free physical = 1255 ; free virtual = 24317

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 121c76dd4

Time (s): cpu = 00:01:20 ; elapsed = 00:01:03 . Memory (MB): peak = 4719.453 ; gain = 305.645 ; free physical = 1255 ; free virtual = 24317

Phase 2.4 Global Clock Net Routing
 Number of Nodes with overlaps = 0
Phase 2.4 Global Clock Net Routing | Checksum: 151b473d3

Time (s): cpu = 00:01:22 ; elapsed = 00:01:05 . Memory (MB): peak = 4781.695 ; gain = 367.887 ; free physical = 1230 ; free virtual = 24292

Phase 2.5 Update Timing
Phase 2.5 Update Timing | Checksum: 1bff22886

Time (s): cpu = 00:01:29 ; elapsed = 00:01:07 . Memory (MB): peak = 4781.695 ; gain = 367.887 ; free physical = 1242 ; free virtual = 24304
INFO: [Route 35-416] Intermediate Timing Summary | WNS=3.020  | TNS=0.000  | WHS=-0.065 | THS=-3.994 |

Phase 2 Router Initialization | Checksum: 1759cbc42

Time (s): cpu = 00:01:34 ; elapsed = 00:01:09 . Memory (MB): peak = 4781.695 ; gain = 367.887 ; free physical = 1237 ; free virtual = 24299

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 2d1db40f4

Time (s): cpu = 00:01:42 ; elapsed = 00:01:13 . Memory (MB): peak = 4785.992 ; gain = 372.184 ; free physical = 1196 ; free virtual = 24262

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1888
 Number of Nodes with overlaps = 130
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.118  | TNS=0.000  | WHS=0.001  | THS=0.000  |

Phase 4.1 Global Iteration 0 | Checksum: 1f3dec11e

Time (s): cpu = 00:02:00 ; elapsed = 00:01:19 . Memory (MB): peak = 4785.992 ; gain = 372.184 ; free physical = 1193 ; free virtual = 24259

Phase 4.2 Additional Iteration for Hold
Phase 4.2 Additional Iteration for Hold | Checksum: 19389efbf

Time (s): cpu = 00:02:00 ; elapsed = 00:01:20 . Memory (MB): peak = 4785.992 ; gain = 372.184 ; free physical = 1191 ; free virtual = 24257
Phase 4 Rip-up And Reroute | Checksum: 19389efbf

Time (s): cpu = 00:02:00 ; elapsed = 00:01:20 . Memory (MB): peak = 4785.992 ; gain = 372.184 ; free physical = 1191 ; free virtual = 24257

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1b7b0ca14

Time (s): cpu = 00:02:00 ; elapsed = 00:01:20 . Memory (MB): peak = 4785.992 ; gain = 372.184 ; free physical = 1198 ; free virtual = 24264

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1b7b0ca14

Time (s): cpu = 00:02:00 ; elapsed = 00:01:20 . Memory (MB): peak = 4785.992 ; gain = 372.184 ; free physical = 1198 ; free virtual = 24264
Phase 5 Delay and Skew Optimization | Checksum: 1b7b0ca14

Time (s): cpu = 00:02:00 ; elapsed = 00:01:20 . Memory (MB): peak = 4785.992 ; gain = 372.184 ; free physical = 1198 ; free virtual = 24264

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1e7c252bf

Time (s): cpu = 00:02:03 ; elapsed = 00:01:21 . Memory (MB): peak = 4785.992 ; gain = 372.184 ; free physical = 1198 ; free virtual = 24264
INFO: [Route 35-416] Intermediate Timing Summary | WNS=2.118  | TNS=0.000  | WHS=0.001  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 210035f6d

Time (s): cpu = 00:02:03 ; elapsed = 00:01:21 . Memory (MB): peak = 4785.992 ; gain = 372.184 ; free physical = 1198 ; free virtual = 24264
Phase 6 Post Hold Fix | Checksum: 210035f6d

Time (s): cpu = 00:02:03 ; elapsed = 00:01:21 . Memory (MB): peak = 4785.992 ; gain = 372.184 ; free physical = 1198 ; free virtual = 24264

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.34327 %
  Global Horizontal Routing Utilization  = 0.375647 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1b58666ac

Time (s): cpu = 00:02:04 ; elapsed = 00:01:21 . Memory (MB): peak = 4785.992 ; gain = 372.184 ; free physical = 1192 ; free virtual = 24258

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1b58666ac

Time (s): cpu = 00:02:04 ; elapsed = 00:01:21 . Memory (MB): peak = 4785.992 ; gain = 372.184 ; free physical = 1192 ; free virtual = 24258

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1b58666ac

Time (s): cpu = 00:02:05 ; elapsed = 00:01:22 . Memory (MB): peak = 4785.992 ; gain = 372.184 ; free physical = 1192 ; free virtual = 24257

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=2.118  | TNS=0.000  | WHS=0.001  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1b58666ac

Time (s): cpu = 00:02:05 ; elapsed = 00:01:22 . Memory (MB): peak = 4785.992 ; gain = 372.184 ; free physical = 1198 ; free virtual = 24264
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:05 ; elapsed = 00:01:22 . Memory (MB): peak = 4785.992 ; gain = 372.184 ; free physical = 1300 ; free virtual = 24366

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
102 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:09 ; elapsed = 00:01:24 . Memory (MB): peak = 4785.992 ; gain = 372.184 ; free physical = 1300 ; free virtual = 24366
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4785.992 ; gain = 0.000 ; free physical = 1300 ; free virtual = 24366
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4785.992 ; gain = 0.000 ; free physical = 1287 ; free virtual = 24361
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.64 . Memory (MB): peak = 4785.992 ; gain = 0.000 ; free physical = 1259 ; free virtual = 24361
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.runs/impl_1/top_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 4785.992 ; gain = 0.000 ; free physical = 1290 ; free virtual = 24365
INFO: [runtcl-4] Executing : report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
Command: report_drc -file top_drc_routed.rpt -pb top_drc_routed.pb -rpx top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.runs/impl_1/top_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
Command: report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.runs/impl_1/top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
Command: report_power -file top_power_routed.rpt -pb top_power_summary_routed.pb -rpx top_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
114 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:12 ; elapsed = 00:00:07 . Memory (MB): peak = 4874.035 ; gain = 0.000 ; free physical = 1179 ; free virtual = 24264
INFO: [runtcl-4] Executing : report_route_status -file top_route_status.rpt -pb top_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Implementation license expires in 15 day(s)
INFO: [Common 17-1223] The version limit for your license is '2020.08' and will expire in 10 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
131 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4874.035 ; gain = 0.000 ; free physical = 1170 ; free virtual = 24257
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4874.035 ; gain = 0.000 ; free physical = 1157 ; free virtual = 24252
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.71 . Memory (MB): peak = 4874.035 ; gain = 0.000 ; free physical = 1128 ; free virtual = 24251
INFO: [Common 17-1381] The checkpoint '/home/wei/casper/casper_mlib/tutorials_devel/zcu111/rfdc_multi_adc_cores/mode4/2048GSps_MTS/rfdc_multi_eight_adcs_2048gsps_mts/myproj/myproj.runs/impl_1/top_postroute_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 4874.035 ; gain = 0.000 ; free physical = 1159 ; free virtual = 24256
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -warn_on_violation -file top_timing_summary_postroute_physopted.rpt -pb top_timing_summary_postroute_physopted.pb -rpx top_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_bus_skew_postroute_physopted.rpt -pb top_bus_skew_postroute_physopted.pb -rpx top_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Aug 21 22:52:07 2020...

*** Running vivado
    with args -log top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source top.tcl -notrace


****** Vivado v2018.3.1_AR71948 (64-bit)
  **** SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
  **** IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source top.tcl -notrace
Command: open_checkpoint top_postroute_physopt.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1394.922 ; gain = 0.000 ; free physical = 3811 ; free virtual = 26908
INFO: [Netlist 29-17] Analyzing 56 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3.1_AR71948
INFO: [Device 21-403] Loading part xczu28dr-ffvg1517-2-e
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2751.555 ; gain = 31.672 ; free physical = 2402 ; free virtual = 25500
Restored from archive | CPU: 1.430000 secs | Memory: 18.757195 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2751.555 ; gain = 31.672 ; free physical = 2403 ; free virtual = 25500
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2751.555 ; gain = 0.000 ; free physical = 2408 ; free virtual = 25505
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 46 instances were transformed.
  DSP48E1 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD_DATA, DSP_PREADD): 32 instances
  IBUFDS => IBUFDS (DIFFINBUF, IBUFCTRL): 1 instances
  RAM32M16 => RAM32M16 (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 11 instances
  SRLC32E => SRL16E: 2 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.3.1_AR71948 (64-bit) build 2489853
open_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:30 . Memory (MB): peak = 2751.555 ; gain = 1356.633 ; free physical = 2408 ; free virtual = 25505
Command: write_bitstream -force top.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu28dr'
INFO: [Common 17-86] Your Implementation license expires in 15 day(s)
INFO: [Common 17-1223] The version limit for your license is '2020.08' and will expire in 10 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/wei/Software/Vivado/install/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC RTSTAT-10] No routable loads: 31 net(s) have no routable loads. The problem bus(es) and/or net(s) are zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i, zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, zcu111_inst/axi_interconnect_0/m00_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_READ.read_addr_inst/cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, zcu111_inst/axi_interconnect_0/m01_couplers/auto_ds/inst/gen_downsizer.gen_simple_downsizer.axi_downsizer_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i... and (the first 15 of 31 listed).
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_01/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_23/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_45/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot0_67/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_01/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_23/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_45/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot1_67/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_01/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_23/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_45/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot2_67/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_01/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_23/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_45/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot3_67/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_01/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_23/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_45/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot4_67/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot5_01/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot5_23/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot5_45/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot5_67/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_01/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_23/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_45/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot6_67/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_01/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_23/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_45/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [DRC AVAL-156] enum_USE_MULT_NONE__enum_DREG_ADREG_0_connects_CED_CEAD_RSTD_GND: rfdc_multi_eight_adcs_2048gsps_mts_inst/rfdc_multi_eight_adcs_2048gsps_mts_struct/snapshot7_67/ss/add_gen/add_gen/comp1.core_instance1/U0/i_synth/i_baseip.i_xbip_counter/i_dsp48.i_dsp/i_vx7.i_dsp48e_wrap/i_primitive: DSP48E2 is not using the Multiplier (USE_MULT = NONE). For improved power characteristics, set DREG and ADREG to '1', tie CED, CEAD, and RSTD to logic '0'.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1 Warnings, 32 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./top.bit...
Writing bitstream ./top.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:43 ; elapsed = 00:00:46 . Memory (MB): peak = 3618.406 ; gain = 866.852 ; free physical = 1987 ; free virtual = 25151
INFO: [Common 17-206] Exiting Vivado at Fri Aug 21 22:53:45 2020...
[Fri Aug 21 22:53:46 2020] impl_1 finished
wait_on_run: Time (s): cpu = 00:01:11 ; elapsed = 00:01:23 . Memory (MB): peak = 3558.543 ; gain = 0.000 ; free physical = 3898 ; free virtual = 27063
# cd [get_property DIRECTORY [current_project]]
# if { [get_property STATS.WNS [get_runs impl_1] ] < 0 } {
# puts "Found timing violations => Worst Negative Slack: [get_property STATS.WNS [get_runs impl_1]] ns" 
# } else {
# puts "No timing violations => Worst Negative Slack: [get_property STATS.WNS [get_runs impl_1]] ns" 
# }
No timing violations => Worst Negative Slack: 2.133865 ns
# if { [get_property STATS.TNS [get_runs impl_1] ] < 0 } {
# puts "Found timing violations => Total Negative Slack: [get_property STATS.TNS [get_runs impl_1]] ns" 
# } else {
# puts "No timing violations => Total Negative Slack: [get_property STATS.TNS [get_runs impl_1]] ns" 
# }
No timing violations => Total Negative Slack: 0.000000 ns
# if { [get_property STATS.WHS [get_runs impl_1] ] < 0 } {
# puts "Found timing violations => Worst Hold Slack: [get_property STATS.WHS [get_runs impl_1]] ns" 
# } else {
# puts "No timing violations => Worst Hold Slack: [get_property STATS.WHS [get_runs impl_1]] ns" 
# }
No timing violations => Worst Hold Slack: 0.001475 ns
# if { [get_property STATS.THS [get_runs impl_1] ] < 0 } {
# puts "Found timing violations => Total Hold Slack: [get_property STATS.THS [get_runs impl_1]] ns" 
# } else {
# puts "No timing violations => Total Hold Slack: [get_property STATS.THS [get_runs impl_1]] ns" 
# }
No timing violations => Total Hold Slack: 0.000000 ns
INFO: [Common 17-206] Exiting Vivado at Fri Aug 21 22:53:46 2020...
