<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p3551" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_3551{left:782px;bottom:68px;letter-spacing:0.1px;}
#t2_3551{left:827px;bottom:68px;letter-spacing:0.11px;}
#t3_3551{left:662px;bottom:1141px;letter-spacing:-0.14px;word-spacing:-0.17px;}
#t4_3551{left:70px;bottom:1088px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t5_3551{left:70px;bottom:1071px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#t6_3551{left:70px;bottom:1048px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t7_3551{left:70px;bottom:1031px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#t8_3551{left:70px;bottom:1008px;letter-spacing:-0.21px;word-spacing:-0.41px;}
#t9_3551{left:70px;bottom:985px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#ta_3551{left:70px;bottom:743px;letter-spacing:-0.18px;}
#tb_3551{left:70px;bottom:717px;}
#tc_3551{left:96px;bottom:720px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#td_3551{left:558px;bottom:720px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#te_3551{left:96px;bottom:703px;letter-spacing:-0.17px;word-spacing:-0.63px;}
#tf_3551{left:96px;bottom:686px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tg_3551{left:70px;bottom:636px;letter-spacing:-0.09px;}
#th_3551{left:156px;bottom:636px;letter-spacing:-0.11px;word-spacing:-0.01px;}
#ti_3551{left:70px;bottom:614px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#tj_3551{left:70px;bottom:597px;letter-spacing:-0.16px;word-spacing:-0.47px;}
#tk_3551{left:70px;bottom:580px;letter-spacing:-0.14px;word-spacing:-0.51px;}
#tl_3551{left:70px;bottom:557px;letter-spacing:-0.18px;word-spacing:-0.44px;}
#tm_3551{left:70px;bottom:541px;letter-spacing:-0.15px;word-spacing:-0.48px;}
#tn_3551{left:70px;bottom:524px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#to_3551{left:70px;bottom:507px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tp_3551{left:70px;bottom:490px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tq_3551{left:70px;bottom:473px;letter-spacing:-0.15px;word-spacing:-0.41px;}
#tr_3551{left:70px;bottom:415px;letter-spacing:0.13px;}
#ts_3551{left:152px;bottom:415px;letter-spacing:0.15px;word-spacing:0.01px;}
#tt_3551{left:70px;bottom:392px;letter-spacing:-0.17px;word-spacing:-0.45px;}
#tu_3551{left:70px;bottom:376px;letter-spacing:-0.14px;word-spacing:-0.54px;}
#tv_3551{left:70px;bottom:359px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tw_3551{left:70px;bottom:336px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tx_3551{left:496px;bottom:343px;}
#ty_3551{left:511px;bottom:336px;letter-spacing:-0.15px;word-spacing:-0.43px;}
#tz_3551{left:70px;bottom:319px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t10_3551{left:70px;bottom:302px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#t11_3551{left:70px;bottom:252px;letter-spacing:-0.09px;}
#t12_3551{left:156px;bottom:252px;letter-spacing:-0.13px;}
#t13_3551{left:223px;bottom:253px;}
#t14_3551{left:227px;bottom:252px;letter-spacing:-0.11px;word-spacing:-0.08px;}
#t15_3551{left:70px;bottom:230px;letter-spacing:-0.17px;word-spacing:-0.41px;}
#t16_3551{left:163px;bottom:230px;}
#t17_3551{left:166px;bottom:230px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t18_3551{left:70px;bottom:213px;letter-spacing:-0.14px;word-spacing:-0.56px;}
#t19_3551{left:352px;bottom:213px;}
#t1a_3551{left:356px;bottom:213px;letter-spacing:-0.18px;word-spacing:-0.55px;}
#t1b_3551{left:655px;bottom:213px;}
#t1c_3551{left:664px;bottom:213px;letter-spacing:-0.15px;word-spacing:-0.5px;}
#t1d_3551{left:70px;bottom:196px;letter-spacing:-0.15px;word-spacing:-1.36px;}
#t1e_3551{left:70px;bottom:179px;letter-spacing:-0.14px;word-spacing:-0.43px;}
#t1f_3551{left:70px;bottom:162px;letter-spacing:-0.18px;}
#t1g_3551{left:133px;bottom:162px;}
#t1h_3551{left:137px;bottom:162px;letter-spacing:-0.15px;}
#t1i_3551{left:315px;bottom:796px;letter-spacing:0.12px;word-spacing:-0.07px;}
#t1j_3551{left:407px;bottom:796px;letter-spacing:0.14px;word-spacing:-0.07px;}
#t1k_3551{left:283px;bottom:926px;letter-spacing:-0.16px;}
#t1l_3551{left:686px;bottom:926px;}
#t1m_3551{left:453px;bottom:897px;letter-spacing:0.13px;}
#t1n_3551{left:672px;bottom:926px;}
#t1o_3551{left:280px;bottom:837px;letter-spacing:0.1px;word-spacing:0.01px;}

.s1_3551{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_3551{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_3551{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_3551{font-size:21px;font-family:TimesNewRoman_b5y;color:#000;}
.s5_3551{font-size:14px;font-family:Verdana-Bold_b5u;color:#000;}
.s6_3551{font-size:17px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s7_3551{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_3551{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s9_3551{font-size:15px;font-family:Arial-Bold_b5w;color:#0860A8;}
.sa_3551{font-size:14px;font-family:Verdana-Italic_b5x;color:#000;}
.sb_3551{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.sc_3551{font-size:11px;font-family:Arial_b5v;color:#000;}
.sd_3551{font-size:12px;font-family:Arial_b5v;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts3551" type="text/css" >

@font-face {
	font-family: Arial-Bold_b5w;
	src: url("fonts/Arial-Bold_b5w.woff") format("woff");
}

@font-face {
	font-family: Arial_b5v;
	src: url("fonts/Arial_b5v.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_b5y;
	src: url("fonts/TimesNewRoman_b5y.woff") format("woff");
}

@font-face {
	font-family: Verdana-Bold_b5u;
	src: url("fonts/Verdana-Bold_b5u.woff") format("woff");
}

@font-face {
	font-family: Verdana-Italic_b5x;
	src: url("fonts/Verdana-Italic_b5x.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg3551Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg3551" style="-webkit-user-select: none;"><object width="935" height="1210" data="3551/3551.svg" type="image/svg+xml" id="pdf3551" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_3551" class="t s1_3551">Vol. 3B </span><span id="t2_3551" class="t s1_3551">16-5 </span>
<span id="t3_3551" class="t s2_3551">MACHINE-CHECK ARCHITECTURE </span>
<span id="t4_3551" class="t s3_3551">IA32_MCG_EXT_CTL.LMCE_EN (bit 0) allows the processor to signal some MCEs to only a single logical processor </span>
<span id="t5_3551" class="t s3_3551">in the system. </span>
<span id="t6_3551" class="t s3_3551">If MCG_LMCE_P is not set in IA32_MCG_CAP, or platform software has not enabled LMCE by setting IA32_FEA- </span>
<span id="t7_3551" class="t s3_3551">TURE_CONTROL.LMCE_ENABLED (bit 20), any attempt to write or read IA32_MCG_EXT_CTL will result in #GP. </span>
<span id="t8_3551" class="t s3_3551">The IA32_MCG_EXT_CTL MSR is cleared on RESET. </span>
<span id="t9_3551" class="t s3_3551">Figure 16-4 shows the layout of the IA32_MCG_EXT_CTL register </span>
<span id="ta_3551" class="t s3_3551">where </span>
<span id="tb_3551" class="t s4_3551">• </span><span id="tc_3551" class="t s5_3551">LMCE_EN (local machine check exception enable) flag, bit 0 </span><span id="td_3551" class="t s3_3551">- System software sets this to allow </span>
<span id="te_3551" class="t s3_3551">hardware to signal some MCEs to only a single logical processor. System software can set LMCE_EN only if the </span>
<span id="tf_3551" class="t s3_3551">platform software has configured IA32_FEATURE_CONTROL as described in Section 16.3.1.5. </span>
<span id="tg_3551" class="t s6_3551">16.3.1.5 </span><span id="th_3551" class="t s6_3551">Enabling Local Machine Check </span>
<span id="ti_3551" class="t s3_3551">The intended usage of LMCE requires proper configuration by both platform software and system software. Plat- </span>
<span id="tj_3551" class="t s3_3551">form software can turn LMCE on by setting bit 20 (LMCE_ENABLED) in IA32_FEATURE_CONTROL MSR (MSR </span>
<span id="tk_3551" class="t s3_3551">address 3AH). </span>
<span id="tl_3551" class="t s3_3551">System software must ensure that both IA32_FEATURE_CONTROL.Lock (bit 0)and IA32_FEATURE_CON- </span>
<span id="tm_3551" class="t s3_3551">TROL.LMCE_ENABLED (bit 20) are set before attempting to set IA32_MCG_EXT_CTL.LMCE_EN (bit 0). When </span>
<span id="tn_3551" class="t s3_3551">system software has enabled LMCE, then hardware will determine if a particular error can be delivered only to a </span>
<span id="to_3551" class="t s3_3551">single logical processor. Software should make no assumptions about the type of error that hardware can choose </span>
<span id="tp_3551" class="t s3_3551">to deliver as LMCE. The severity and override rules stay the same as described in Table 16-8 to determine the </span>
<span id="tq_3551" class="t s3_3551">recovery actions. </span>
<span id="tr_3551" class="t s7_3551">16.3.2 </span><span id="ts_3551" class="t s7_3551">Error-Reporting Register Banks </span>
<span id="tt_3551" class="t s3_3551">Each error-reporting register bank can contain the IA32_MCi_CTL, IA32_MCi_STATUS, IA32_MCi_ADDR, and </span>
<span id="tu_3551" class="t s3_3551">IA32_MCi_MISC MSRs. The number of reporting banks is indicated by bits [7:0] of IA32_MCG_CAP MSR (address </span>
<span id="tv_3551" class="t s3_3551">0179H). The first error-reporting register (IA32_MC0_CTL) always starts at address 400H. </span>
<span id="tw_3551" class="t s3_3551">See Chapter 2, “Model-Specific Registers (MSRs),” in the Intel </span>
<span id="tx_3551" class="t s8_3551">® </span>
<span id="ty_3551" class="t s3_3551">64 and IA-32 Architectures Software Developer’s </span>
<span id="tz_3551" class="t s3_3551">Manual, Volume 4, for addresses of the error-reporting registers in the Pentium 4, Intel Atom, and Intel Xeon </span>
<span id="t10_3551" class="t s3_3551">processors; and for addresses of the error-reporting registers P6 family processors. </span>
<span id="t11_3551" class="t s6_3551">16.3.2.1 </span><span id="t12_3551" class="t s6_3551">IA32_MC</span><span id="t13_3551" class="t s9_3551">i</span><span id="t14_3551" class="t s6_3551">_CTL MSRs </span>
<span id="t15_3551" class="t s3_3551">The IA32_MC</span><span id="t16_3551" class="t sa_3551">i</span><span id="t17_3551" class="t s3_3551">_CTL MSR controls signaling of #MC for errors produced by a particular hardware unit (or group of </span>
<span id="t18_3551" class="t s3_3551">hardware units). Each of the 64 flags (EE</span><span id="t19_3551" class="t sa_3551">j</span><span id="t1a_3551" class="t s3_3551">) represents a potential error. Setting an EE</span><span id="t1b_3551" class="t sa_3551">j </span><span id="t1c_3551" class="t s3_3551">flag enables signaling #MC </span>
<span id="t1d_3551" class="t s3_3551">of the associated error and clearing it disables signaling of the error. Error logging happens regardless of the setting </span>
<span id="t1e_3551" class="t s3_3551">of these bits. The processor drops writes to bits that are not implemented. Figure 16-5 shows the bit fields of </span>
<span id="t1f_3551" class="t s3_3551">IA32_MC</span><span id="t1g_3551" class="t sa_3551">i</span><span id="t1h_3551" class="t s3_3551">_CTL. </span>
<span id="t1i_3551" class="t sb_3551">Figure 16-4. </span><span id="t1j_3551" class="t sb_3551">IA32_MCG_EXT_CTL Register </span>
<span id="t1k_3551" class="t sc_3551">63 </span><span id="t1l_3551" class="t sc_3551">0 </span>
<span id="t1m_3551" class="t sd_3551">Reserved </span>
<span id="t1n_3551" class="t sc_3551">1 </span>
<span id="t1o_3551" class="t sd_3551">LMCE_EN - system software control to enable/disable LMCE </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
