Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date         : Fri Jun 27 09:50:14 2025
| Host         : administrateur-ThinkStation-P2-Tower running 64-bit Ubuntu 24.04.2 LTS
| Command      : report_control_sets -verbose -file design_1_wrapper_control_sets_placed.rpt
| Design       : design_1_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |  1040 |
|    Minimum number of control sets                        |  1040 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |  2276 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |  1040 |
| >= 0 to < 4        |    19 |
| >= 4 to < 6        |    60 |
| >= 6 to < 8        |    97 |
| >= 8 to < 10       |   130 |
| >= 10 to < 12      |    76 |
| >= 12 to < 14      |    16 |
| >= 14 to < 16      |     6 |
| >= 16              |   636 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             959 |          453 |
| No           | No                    | Yes                    |              42 |           12 |
| No           | Yes                   | No                     |            2452 |          878 |
| Yes          | No                    | No                     |           16955 |         4646 |
| Yes          | No                    | Yes                    |              60 |           13 |
| Yes          | Yes                   | No                     |           14720 |         4126 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                   Clock Signal                  |                                                                                                                                                                                                                                                 Enable Signal                                                                                                                                                                                                                                                |                                                                                                                                                              Set/Reset Signal                                                                                                                                                             | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/and_ln284_4_reg_1864_reg[0][0]                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_1u_config18_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_1u_config18_s_fu_267/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0_fu_300/D[1]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_145/grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167/D[1]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_179/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217/and_ln284_2_reg_1064_reg[0]_0                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_CS_fsm_reg[2]                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/is_last_0_i_loc_c_U/U_fifo_w1_d3_A_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                                                                                                                                                                                                                                                      | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                         |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_2_proc_U0/Loop_2_proc_U0_is_last_0_i_loc_read                                                                                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_condition_237                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                           |                1 |              1 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                           |                1 |              2 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                                    |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_2                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[10]_i_1_n_0                                                                                                                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                            |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                                                                          |                1 |              3 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config19_U0/ap_block_pp0_stage0_subdone                                                                                                                                                                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config24_U0/j6_0_reg_1750                                                                                                                                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config24_U0/j6_0_reg_175                                                                                                                                                                                                  |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config24_U0/ap_NS_fsm17_out                                                                                                                                                                                                                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config24_U0/i1_0_reg_153[3]_i_1_n_1                                                                                                                                                                                       |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[3]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                                      | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config24_U0/zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config24_U0_data_V_data_6_V_read                                                                                                                                                                                                                                                                                     | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config24_U0/ap_NS_fsm116_out                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config24_U0/j_0_reg_1420                                                                                                                                                                                                                                                                                                                                                                     | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config24_U0/j_0_reg_142                                                                                                                                                                                                   |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                                                                                                                                                                                                                                                     | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                                                                                      |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config24_U0/p_15_in                                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                                                                                                                                                                                                                                                    | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                        | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                                                                                                                                                                                                                                                                    | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/SS[0]                                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                     | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/p_1_in                                                                                                                                                                                                                             |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                                                                                                                                                                                                                                                      | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].reg_slice_mi/b.b_pipe/p_0_in                                                                                                                                                                                                                             |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                                                                                              |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config25_U0/j3_0_reg_244_reg[1]_0                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config25_U0/j3_0_reg_244[3]_i_1__0_n_1                                                                                                                                                                                               |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config25_U0/j6_0_reg_255[3]_i_2_n_1                                                                                                                                                                                                                                                                                                                                                                     | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config25_U0/j6_0_reg_255                                                                                                                                                                                                             |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                                                                                                                     |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config25_U0/j_0_reg_222[3]_i_2_n_1                                                                                                                                                                                                                                                                                                                                                                      | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config25_U0/j_0_reg_222                                                                                                                                                                                                              |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config25_U0/p_11_in                                                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                           |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config25_U0/ap_NS_fsm16_out                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config25_U0/ap_NS_fsm13_out                                                                                                                                                                                                          |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_16_6_5_3_0_8u_config12_U0/h_0_reg_122[3]_i_2_n_1                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_16_6_5_3_0_8u_config12_U0/h_0_reg_122                                                                                                                                                                                                                   |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                                                                                       |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/b.b_pipe/E[0]                                                                                                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                                                        |                2 |              4 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_16_6_5_3_0_8u_config12_U0/h_reg_1890                                                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                                                                                                           |                3 |              4 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config19_U0/ap_block_pp0_stage0_subdone                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                           |                1 |              4 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                                                                                                                                                                                                                                                    | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                        |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                                                                                                                                                                                      | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/start_for_concatenate3d_array_array_array_ap_fixed_16_6_5_3_0_16u_config13_U0_U/mOutPtr[4]_i_1__0_n_1                                                                                                                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_16_6_5_3_0_4u_config16_U0/h_0_reg_860                                                                                                                                                                                                                                                                                                                                                                                      | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_16_6_5_3_0_4u_config16_U0/h_0_reg_86                                                                                                                                                                                                                    |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_16_6_5_3_0_4u_config16_U0/h_reg_1330                                                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                                                                                                                | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                                                          | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                      |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                                                                                                                                                                                                                                                                      | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                                                                                          |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config23_U0/p_2_in                                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_push_rd_sts_reg                                                                                                                                                                                                                                                                                                                                                                                     | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_STATUS_CNTLR/sig_rd_sts_tag_reg0                                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config23_U0/ap_NS_fsm19_out                                                                                                                                                                                                                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config23_U0/ap_NS_fsm14_out                                                                                                                                                                                               |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config23_U0/j_0_reg_102[4]_i_2_n_1                                                                                                                                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config23_U0/j_0_reg_102                                                                                                                                                                                                   |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config23_U0/j6_0_reg_135[4]_i_2_n_1                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config23_U0/j6_0_reg_135                                                                                                                                                                                                  |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                                                                                                                                                                                                  | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                          |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config23_U0/zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config23_U0_data_V_data_0_V_read                                                                                                                                                                                                                                                                                     | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config23_U0/j3_0_reg_124[4]_i_1_n_1                                                                                                                                                                                       |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                             |                3 |              5 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0/j_0_reg_2220                                                                                                                                                                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0/j_0_reg_222                                                                                                                                                                                                              |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0/j6_0_reg_2550                                                                                                                                                                                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0/j6_0_reg_255                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0/p_11_in                                                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                           |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0/ap_NS_fsm16_out                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0/ap_NS_fsm13_out                                                                                                                                                                                                          |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                           |                1 |              5 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer13_out_V_data_2_V_U/zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0_data_V_data_0_V_read                                                                                                                                                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0/j3_0_reg_244[4]_i_1_n_1                                                                                                                                                                                                  |                2 |              5 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config22_U0/ap_NS_fsm17_out                                                                                                                                                                                                                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config22_U0/i1_0_reg_103[5]_i_1_n_1                                                                                                                                                                                       |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config22_U0/j_0_reg_920                                                                                                                                                                                                                                                                                                                                                                      | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config22_U0/j_0_reg_92                                                                                                                                                                                                    |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/E[0]                                                                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config22_U0/j6_0_reg_125[5]_i_2_n_1                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config22_U0/j6_0_reg_125                                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config27_U0/p_15_in                                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                           |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config22_U0/i_reg_2100                                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                           |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config22_U0/E[0]                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_3u_config22_U0/ap_NS_fsm110_out                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/start_for_concatenate3d_array_array_array_ap_fixed_16_6_5_3_0_8u_config17_U0_U/mOutPtr[5]_i_1_n_1                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                                                                                                                                                                                                                                                                             | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config27_U0/ap_NS_fsm17_out                                                                                                                                                                                                                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config27_U0/ap_NS_fsm14_out                                                                                                                                                                                               |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config27_U0/zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config27_U0_data_V_data_5_V_read                                                                                                                                                                                                                                                                                     | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config27_U0/ap_NS_fsm116_out                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | design_1_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                                                                                        |                1 |              6 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/m_axi_rlast_0[0]                                                                                                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                              |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config27_U0/j6_0_reg_1750                                                                                                                                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config27_U0/j6_0_reg_175                                                                                                                                                                                                  |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config27_U0/j_0_reg_1420                                                                                                                                                                                                                                                                                                                                                                     | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config27_U0/j_0_reg_142                                                                                                                                                                                                   |                2 |              6 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer9_out_V_data_8_V_U/mOutPtr[6]_i_1__9_n_1                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/internal_full_n_reg_1[0]                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer9_out_V_data_9_V_U/mOutPtr[6]_i_1__8_n_1                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/internal_full_n_reg[0]                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_U0/internal_full_n_reg_0[0]                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer9_out_V_data_7_V_U/mOutPtr[6]_i_1__10_n_1                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer9_out_V_data_5_V_U/mOutPtr[6]_i_1__12_n_1                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer9_out_V_data_4_V_U/mOutPtr[6]_i_1__13_n_1                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer9_out_V_data_3_V_U/mOutPtr[6]_i_1__14_n_1                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer9_out_V_data_2_V_U/mOutPtr[6]_i_1__15_n_1                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_U0/E[0]                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_U0/and_ln191_2_reg_1314_reg[0]_0[0]                                                                                                                                                                                                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_U0/internal_full_n_reg[0]                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer9_out_V_data_13_V_U/mOutPtr[6]_i_1__20_n_1                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer25_out_V_data_7_V_U/usedw[6]_i_1__16_n_1                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer9_out_V_data_6_V_U/mOutPtr[6]_i_1__11_n_1                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer24_out_V_data_0_V_U/usedw[6]_i_1__6_n_1                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer24_out_V_data_1_V_U/usedw[6]_i_1__5_n_1                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer24_out_V_data_2_V_U/usedw[6]_i_1__4_n_1                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer24_out_V_data_3_V_U/usedw[6]_i_1__3_n_1                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer24_out_V_data_4_V_U/usedw[6]_i_1__2_n_1                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer25_out_V_data_9_V_U/usedw[6]_i_1__18_n_1                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer25_out_V_data_8_V_U/usedw[6]_i_1__17_n_1                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/internal_full_n_reg_11[0]                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer25_out_V_data_6_V_U/usedw[6]_i_1__15_n_1                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/p_10_in                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                           |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_CS_fsm_reg[3][0]                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config9_U0/i_0_reg_1960                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config9_U0/i_0_reg_196                                                                                                                                                                                                     |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/internal_full_n_reg_9[0]                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/internal_full_n_reg_7[0]                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/internal_full_n_reg_5[0]                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/internal_full_n_reg_3[0]                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer24_out_V_data_5_V_U/usedw[6]_i_1__1_n_1                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer11_out_V_data_6_V_U/mOutPtr[6]_i_1__33_n_1                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer11_out_V_data_5_V_U/mOutPtr[6]_i_1__34_n_1                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer11_out_V_data_4_V_U/mOutPtr[6]_i_1__35_n_1                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer11_out_V_data_3_V_U/mOutPtr[6]_i_1__36_n_1                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer11_out_V_data_2_V_U/mOutPtr[6]_i_1__37_n_1                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer11_out_V_data_1_V_U/mOutPtr[6]_i_1__38_n_1                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer25_out_V_data_15_V_U/usedw[6]_i_1__8_n_1                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer11_out_V_data_0_V_U/mOutPtr[6]_i_1__39_n_1                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer25_out_V_data_14_V_U/usedw[6]_i_1__7_n_1                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer11_out_V_data_7_V_U/mOutPtr[6]_i_1__32_n_1                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer24_out_V_data_6_V_U/usedw[6]_i_1__0_n_1                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer24_out_V_data_7_V_U/usedw[6]_i_1_n_1                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer25_out_V_data_0_V_U/usedw[6]_i_1__9_n_1                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_1u_config18_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_1u_config18_s_fu_267/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0_fu_300/in_index7_reg_2090                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_1u_config18_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_1u_config18_s_fu_267/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0_fu_300/in_index7_reg_209                         |                1 |              7 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_1u_config18_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_1u_config18_s_fu_267/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0_fu_300/w18_V_U/dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0_w18_V_rom_U/E[0]                                                                                                            |                                                                                                                                                                                                                                                                                                                                           |                5 |              7 |         1.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/E[0]                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/internal_empty_n_reg[0]                                                                                                       |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer25_out_V_data_10_V_U/usedw[6]_i_1__19_n_1                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer25_out_V_data_13_V_U/usedw[6]_i_1__22_n_1                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer25_out_V_data_12_V_U/usedw[6]_i_1__21_n_1                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer9_out_V_data_12_V_U/mOutPtr[6]_i_1__21_n_1                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_U0/internal_full_n_reg_2[0]                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_U0/internal_full_n_reg_3[0]                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_U0/internal_full_n_reg_4[0]                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer9_out_V_data_1_V_U/mOutPtr[6]_i_1__18_n_1                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/ap_CS_fsm_reg[3]_2[0]                                                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/SR[0]                                                                                                                        |                1 |              7 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer9_out_V_data_15_V_U/mOutPtr[6]_i_1__16_n_1                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer9_out_V_data_14_V_U/mOutPtr[6]_i_1__19_n_1                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer25_out_V_data_11_V_U/usedw[6]_i_1__20_n_1                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/p_10_in                                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                           |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_U0/internal_full_n_reg_1[0]                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer9_out_V_data_11_V_U/mOutPtr[6]_i_1__22_n_1                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer25_out_V_data_5_V_U/usedw[6]_i_1__14_n_1                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer25_out_V_data_4_V_U/usedw[6]_i_1__13_n_1                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer25_out_V_data_3_V_U/usedw[6]_i_1__12_n_1                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer9_out_V_data_10_V_U/mOutPtr[6]_i_1__23_n_1                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_145/grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167/in_index_0_i30_reg_20212_out                                                                                                                                                                                     | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_145/grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167/w_index29_reg_217_1                           |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer25_out_V_data_2_V_U/usedw[6]_i_1__11_n_1                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer25_out_V_data_1_V_U/usedw[6]_i_1__10_n_1                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer9_out_V_data_0_V_U/mOutPtr[6]_i_1__17_n_1                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                                                                                          |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config11_U0/i_0_reg_1240                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config11_U0/i_0_reg_124                                                                                                                                                                                                      |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/mm2s_all_idle                                                                                                                                                                                                                                                                                                                                                                                                     | design_1_i/hier_0/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                                                                  |                1 |              7 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s2mm_all_idle                                                                                                                                                                                                                                                                                                                                                                                                     | design_1_i/hier_0/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                                                                                  |                1 |              7 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_16_6_5_3_0_4u_config16_U0/ap_CS_fsm[25]_i_1_n_1                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/s_axi_wvalid_0[0]                                                                                                                                                                                                                                                                                                                                      | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                        |                4 |              7 |         1.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                          |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/p_2_in                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                              |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                           |                2 |              7 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/p_15_in                                                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                                                                                          |                3 |              7 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[31]_i_1_n_0                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[23]_i_1_n_0                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[15]_i_1_n_0                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                        |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[0].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[7]_i_1_n_0                                                                                                                                                                                                                                                          | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer4_out_V_data_3_V_U/usedw[7]_i_1__15_n_1                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer21_cpy1_V_data_7_V_U/usedw[7]_i_1__7_n_1                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer21_cpy2_V_data_0_V_U/usedw[7]_i_1__6_n_1                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer4_out_V_data_0_V_U/usedw[7]_i_1__18_n_1                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer21_cpy2_V_data_1_V_U/usedw[7]_i_1__5_n_1                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer21_cpy2_V_data_2_V_U/usedw[7]_i_1__4_n_1                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer4_out_V_data_2_V_U/usedw[7]_i_1__16_n_1                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer4_out_V_data_1_V_U/usedw[7]_i_1__17_n_1                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[2].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[55]_i_1_n_0                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                        |                6 |              8 |         1.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_179/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217/full_n_reg_10[0]                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_179/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217/full_n_reg_11[0]                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_179/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217/full_n_reg_12[0]                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_179/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217/full_n_reg_6[0]                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_179/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217/full_n_reg_7[0]                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_179/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217/full_n_reg_8[0]                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_179/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217/full_n_reg_9[0]                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                                                                                                |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer6_out_V_data_6_V_U/usedw[7]_i_1__24_n_1                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config15_U0/full_n_reg[0]                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config15_U0/E[0]                                                                                                                                                                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config15_U0/full_n_reg_0[0]                                                                                                                                                                                                                                                                                                                                                                     | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config15_U0/full_n_reg_1[0]                                                                                                                                                                                                                                                                                                                                                                     | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                           |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                           |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_2                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_clr_dbc_reg_reg[0]                                                                                                                                      |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_2                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr0                                                                                                                                                                                              |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_U0/icmp_ln1496_1_reg_8060                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                           |                8 |              8 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                                                                                                                                                                                                 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer6_out_V_data_7_V_U/usedw[7]_i_1__23_n_1                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[0].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[39]_i_1_n_0                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer6_out_V_data_5_V_U/usedw[7]_i_1__25_n_1                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer6_out_V_data_4_V_U/usedw[7]_i_1__26_n_1                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer6_out_V_data_3_V_U/usedw[7]_i_1__27_n_1                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer6_out_V_data_2_V_U/usedw[7]_i_1__28_n_1                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer6_out_V_data_1_V_U/usedw[7]_i_1__29_n_1                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer6_out_V_data_0_V_U/usedw[7]_i_1__30_n_1                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[2]                                                                                                                                                                                                                                                                                                                                                                                    | design_1_i/hier_0/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_1[0]                                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                                                                                                                                                                                                                                                                    | design_1_i/hier_0/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/SS[0]                                                                                                                                                                                                                                                   |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[3].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[63]_i_2_n_0                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_179/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217/full_n_reg_13[0]                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/WORD_LANE[1].USE_ALWAYS_PACKER.BYTE_LANE[1].USE_RTL_DATA.USE_REGISTER.M_AXI_WDATA_I[47]_i_1_n_0                                                                                                                                                                                                                                                         | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer15_out_V_data_2_V_U/usedw[7]_i_1__41_n_1                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer13_out_V_data_1_V_U/usedw[7]_i_1__52_n_1                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer13_out_V_data_2_V_U/usedw[7]_i_1__53_n_1                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer13_out_V_data_4_V_U/usedw[7]_i_1__55_n_1                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer21_cpy2_V_data_7_V_U/usedw[7]_i_1_n_1                                                                                                                                                                                                                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer13_out_V_data_5_V_U/usedw[7]_i_1__56_n_1                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer13_out_V_data_6_V_U/usedw[7]_i_1__57_n_1                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer13_out_V_data_7_V_U/usedw[7]_i_1__58_n_1                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer21_cpy2_V_data_6_V_U/usedw[7]_i_1__0_n_1                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer13_out_V_data_8_V_U/usedw[7]_i_1__59_n_1                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer13_out_V_data_9_V_U/usedw[7]_i_1__60_n_1                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer15_out_V_data_0_V_U/usedw[7]_i_1__39_n_1                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer15_out_V_data_1_V_U/usedw[7]_i_1__40_n_1                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer13_out_V_data_3_V_U/usedw[7]_i_1__54_n_1                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer15_out_V_data_3_V_U/usedw[7]_i_1__42_n_1                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer21_cpy1_V_data_0_V_U/usedw[7]_i_1__14_n_1                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer21_cpy1_V_data_1_V_U/usedw[7]_i_1__13_n_1                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer21_cpy1_V_data_2_V_U/usedw[7]_i_1__12_n_1                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer21_cpy1_V_data_3_V_U/usedw[7]_i_1__11_n_1                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer21_cpy1_V_data_4_V_U/usedw[7]_i_1__10_n_1                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                2 |              8 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer21_cpy2_V_data_5_V_U/usedw[7]_i_1__1_n_1                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer21_cpy2_V_data_4_V_U/usedw[7]_i_1__2_n_1                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer21_cpy2_V_data_3_V_U/usedw[7]_i_1__3_n_1                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer21_cpy1_V_data_5_V_U/usedw[7]_i_1__9_n_1                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer21_cpy1_V_data_6_V_U/usedw[7]_i_1__8_n_1                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer12_out_V_data_2_V_U/usedw[7]_i_1__43_n_1                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                                                        |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                           |                1 |              8 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer12_out_V_data_0_V_U/usedw[7]_i_1__45_n_1                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                                                                                                                                                                                                                                                                 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                          |                4 |              8 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer12_out_V_data_1_V_U/usedw[7]_i_1__44_n_1                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer12_out_V_data_3_V_U/usedw[7]_i_1__46_n_1                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer12_out_V_data_4_V_U/usedw[7]_i_1__47_n_1                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer12_out_V_data_5_V_U/usedw[7]_i_1__50_n_1                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer12_out_V_data_6_V_U/usedw[7]_i_1__49_n_1                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer13_out_V_data_14_V_U/usedw[7]_i_1__65_n_1                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer13_out_V_data_15_V_U/usedw[7]_i_1__66_n_1                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer13_out_V_data_13_V_U/usedw[7]_i_1__64_n_1                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer13_out_V_data_12_V_U/usedw[7]_i_1__63_n_1                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer13_out_V_data_11_V_U/usedw[7]_i_1__62_n_1                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer13_out_V_data_10_V_U/usedw[7]_i_1__61_n_1                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer13_out_V_data_0_V_U/usedw[7]_i_1__51_n_1                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer12_out_V_data_7_V_U/usedw[7]_i_1__48_n_1                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              8 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config14_U0/p_10_in                                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                           |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer23_out_V_data_3_V_U/usedw[8]_i_1__7_n_1                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config15_U0/i_0_reg_880                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config15_U0/i_0_reg_88                                                                                                                                                                                                       |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer23_out_V_data_0_V_U/usedw[8]_i_1__10_n_1                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer26_out_V_data_9_V_U/usedw[8]_i_1__16_n_1                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_U0/line_buffer_Array_V_7_0_7_U/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_butde_core_U/ap_enable_reg_pp0_iter1_reg                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_U0/indvar_flatten_reg_208                                                                                                                                                                                         |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer23_out_V_data_2_V_U/usedw[8]_i_1__8_n_1                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_U0/add_ln241_reg_10930                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                           |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                                                                                                                                                                                                                                            | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                           |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                                                                                                                                       | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                           |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config14_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483/ap_CS_fsm_reg[3]_1[0]                                                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config14_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483/SR[0]                                                                                                                        |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer26_out_V_data_7_V_U/usedw[8]_i_1__14_n_1                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/pop_mi_data                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                                                                                          |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/add_ln84_reg_3340                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                           |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_179/ap_CS_fsm_reg[0]_0[0]                                                                                                                                                                                                                                                                              | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_179/SR[0]                                                                                                                           |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/p_3_in                                                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                              |                5 |              9 |         1.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer23_out_V_data_1_V_U/usedw[8]_i_1__9_n_1                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_179/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217/in_index_0_i42_reg_25412_out                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_179/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217/w_index41_reg_269                                                    |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                     |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer26_out_V_data_8_V_U/usedw[8]_i_1__15_n_1                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0/i_0_reg_1240                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0/i_0_reg_124                                                                                                                                                                                                       |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer26_out_V_data_6_V_U/usedw[8]_i_1__13_n_1                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer26_out_V_data_13_V_U/usedw[8]_i_1__11_n_1                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer26_out_V_data_12_V_U/usedw[8]_i_1__4_n_1                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer26_out_V_data_11_V_U/usedw[8]_i_1__18_n_1                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer26_out_V_data_10_V_U/usedw[8]_i_1__17_n_1                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer26_out_V_data_0_V_U/usedw[8]_i_1_n_1                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_145/grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167/outidx7_U/dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_outidx7_rom_U/E[0]                                                                                                              |                                                                                                                                                                                                                                                                                                                                           |                4 |              9 |         2.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer26_out_V_data_5_V_U/usedw[8]_i_1__12_n_1                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer26_out_V_data_15_V_U/usedw[8]_i_1__6_n_1                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_1_proc604_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.exp_op[10]_i_2_n_1                                                                                                                                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/Loop_1_proc604_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/exp_op07_out                                                                                                                                                      |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer26_out_V_data_4_V_U/usedw[8]_i_1__3_n_1                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer26_out_V_data_2_V_U/usedw[8]_i_1__1_n_1                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer26_out_V_data_3_V_U/usedw[8]_i_1__2_n_1                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer26_out_V_data_1_V_U/usedw[8]_i_1__0_n_1                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                           |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer26_out_V_data_14_V_U/usedw[8]_i_1__5_n_1                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |              9 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/clone_stream_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_2048_U0/i_0_reg_1660                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/clone_stream_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_2048_U0/i_0_reg_166                                                                                                                                                                                                       |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/concatenate3d_array_array_array_ap_fixed_16_6_5_3_0_16u_config13_U0/grp_concatenate3d_2_array_array_array_ap_fixed_16_6_5_3_0_16u_config13_s_fu_78/indvar_flatten_reg_1980                                                                                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/concatenate3d_array_array_array_ap_fixed_16_6_5_3_0_16u_config13_U0/grp_concatenate3d_2_array_array_array_ap_fixed_16_6_5_3_0_16u_config13_s_fu_78/indvar_flatten_reg_198                                                                                                             |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                                                                                                                                                                                                                                                   | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg[0]                                                                                       |                2 |              9 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer17_out_V_data_4_V_U/usedw[9]_i_1__14_n_1                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer17_out_V_data_7_V_U/usedw[9]_i_1__17_n_1                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer20_cpy1_V_data_3_V_U/usedw[9]_i_1__8_n_1                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer17_out_V_data_3_V_U/usedw[9]_i_1__13_n_1                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer18_out_V_data_0_V_U/usedw[9]_i_1_n_1                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer17_out_V_data_2_V_U/usedw[9]_i_1__12_n_1                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer17_out_V_data_6_V_U/usedw[9]_i_1__16_n_1                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer20_cpy1_V_data_0_V_U/usedw[9]_i_1__19_n_1                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer20_cpy1_V_data_1_V_U/usedw[9]_i_1__18_n_1                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer20_cpy1_V_data_2_V_U/usedw[9]_i_1__9_n_1                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer17_out_V_data_1_V_U/usedw[9]_i_1__11_n_1                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer17_out_V_data_0_V_U/usedw[9]_i_1__10_n_1                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer16_out_V_data_3_V_U/usedw[9]_i_1__3_n_1                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                                                                                                          | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                  |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer17_out_V_data_5_V_U/usedw[9]_i_1__15_n_1                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config14_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483/grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0_fu_557/outidx_U/dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0_outidx_rom_U/E[0]                                                                                                           |                                                                                                                                                                                                                                                                                                                                           |                8 |             10 |         1.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer16_out_V_data_2_V_U/usedw[9]_i_1__2_n_1                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer16_out_V_data_1_V_U/usedw[9]_i_1__1_n_1                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer16_out_V_data_0_V_U/usedw[9]_i_1__0_n_1                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                                                                                                                                                 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                  |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_1[0]                                                                                                                                                                                            |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/in_local_V_data_2_V_U/usedw[9]_i_1__30_n_1                                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                                                                                                                                                                      | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                       |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                                                                                                               | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                       |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                           |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0                                                             |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                                                                                                                                                                                                                                                                 | design_1_i/hier_0/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                                         |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/out_local_V_data_0_V_U/usedw[9]_i_1__31_n_1                                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                                                                                                                                                          | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0                                                             |                3 |             10 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                                                                                      |                5 |             10 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer20_cpy2_V_data_0_V_U/usedw[9]_i_1__7_n_1                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_2_proc_U0/sub_ln944_reg_509[31]_i_1_n_1                                                                                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                           |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer3_out_V_data_3_V_U/usedw[9]_i_1__20_n_1                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/in_local_V_data_1_V_U/usedw[9]_i_1__29_n_1                                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer3_out_V_data_2_V_U/usedw[9]_i_1__21_n_1                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer3_out_V_data_1_V_U/usedw[9]_i_1__22_n_1                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer3_out_V_data_0_V_U/usedw[9]_i_1__23_n_1                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config19_U0/sigmoid_table1_load_reg_3140                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                           |                2 |             10 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/in_local_V_data_0_V_U/usedw[9]_i_1__28_n_1                                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0/empty_n_reg[0]                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0/empty_n_reg_0[0]                                                                                                                                                                                                                                                                                                                                                                     | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0/empty_n_reg_1[0]                                                                                                                                                                                                                                                                                                                                                                     | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config14_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483/grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0_fu_557/in_index_0_i30_reg_38611_out                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config14_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483/grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0_fu_557/w_index29_reg_401_1                       |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer20_cpy2_V_data_1_V_U/usedw[9]_i_1__6_n_1                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer20_cpy2_V_data_2_V_U/usedw[9]_i_1__5_n_1                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer20_cpy2_V_data_3_V_U/usedw[9]_i_1__4_n_1                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0/E[0]                                                                                                                                                                                                                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             10 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_2_proc_U0/regslice_both_out_data_U/ibuf_inst/ap_CS_fsm_reg[10][0]                                                                                                                                                                                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/Loop_2_proc_U0/regslice_both_out_data_U/ibuf_inst/SR[0]                                                                                                                                                                                                                                            |                2 |             11 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/in_index_0_i66_reg_29011_out                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/w_index65_reg_305                                  |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer27_out_V_data_7_V_U/usedw[10]_i_1__6_n_1                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config19_U0/i_0_reg_1120                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config19_U0/i_0_reg_112                                                                                                                                                                                                            |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer22_out_V_data_0_V_U/usedw[10]_i_1__9_n_1                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_1_proc604_U0/E[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/Loop_1_proc604_U0/i_0_i_i_reg_162                                                                                                                                                                                                                                                                  |                2 |             11 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer27_out_V_data_2_V_U/usedw[10]_i_1__0_n_1                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_1u_config18_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_1u_config18_s_fu_267/E[0]                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_1u_config18_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_1u_config18_s_fu_267/SR[0]                                                                                                                         |                2 |             11 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_U0/add_ln241_reg_6770                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                           |                5 |             11 |         2.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/outidx2_U/dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_outidx2_rom_U/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                           |                8 |             11 |         1.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer27_out_V_data_1_V_U/usedw[10]_i_1__2_n_1                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer27_out_V_data_0_V_U/usedw[10]_i_1_n_1                                                                                                                                                                                                                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_1u_config18_U0/add_ln84_reg_5140                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                           |                2 |             11 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer22_out_V_data_1_V_U/usedw[10]_i_1__8_n_1                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer22_out_V_data_2_V_U/usedw[10]_i_1__7_n_1                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer27_out_V_data_6_V_U/usedw[10]_i_1__5_n_1                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_145/E[0]                                                                                                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_145/SR[0]                                                                                                                           |                2 |             11 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0/i_0_reg_880                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0/i_0_reg_88                                                                                                                                                                                                        |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/outidx4_U/dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_outidx4_rom_U/E[0]                                                                                                                          |                                                                                                                                                                                                                                                                                                                                           |                6 |             11 |         1.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/concatenate3d_array_array_array_ap_fixed_16_6_5_3_0_8u_config17_U0/grp_concatenate3d_2_array_array_array_ap_fixed_16_6_5_3_0_8u_config17_s_fu_46/indvar_flatten_reg_1260                                                                                                                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/concatenate3d_array_array_array_ap_fixed_16_6_5_3_0_8u_config17_U0/grp_concatenate3d_2_array_array_array_ap_fixed_16_6_5_3_0_8u_config17_s_fu_46/indvar_flatten_reg_126                                                                                                               |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_1_proc604_U0/i_reg_6850                                                                                                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                           |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer27_out_V_data_4_V_U/usedw[10]_i_1__3_n_1                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/clone_stream_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_4096_U0/i_0_reg_1100                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/clone_stream_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_4096_U0/i_0_reg_110                                                                                                                                                                                                       |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_U0/line_buffer_Array_V_6_0_3_U/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buhbi_core_U/icmp_ln241_reg_673_reg[0]                                                                                                                                                                                                                                     | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_U0/indvar_flatten_reg_140                                                                                                                                                                                         |                2 |             11 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0/add_ln84_reg_2650                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                           |                3 |             11 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer27_out_V_data_3_V_U/usedw[10]_i_1__1_n_1                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_2_proc_U0/regslice_both_out_data_U/E[0]                                                                                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                           |                2 |             11 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/in_index_0_i42_reg_40211_out                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/w_index41_reg_417                                               |                2 |             11 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer27_out_V_data_5_V_U/usedw[10]_i_1__4_n_1                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             11 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                             |                4 |             12 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_179/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217/outidx6_U/dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_outidx6_rom_U/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                           |                6 |             12 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                       |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                           |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                           |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                                                                                  |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0                                                             |                3 |             12 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                                                                                                                                                                                                                                                              | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                           |                3 |             13 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[2]                                                                                                                                                                                                                                                                                                                                                                                    | design_1_i/hier_0/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                                                                            |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/hier_0/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                                 |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                                                                                         |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config19_U0/select_ln850_reg_2980                                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                           |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                                                                                                                                                                                                                                                                    | design_1_i/hier_0/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                                                                            |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                           |                4 |             13 |         3.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                           |                3 |             13 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                           |                3 |             13 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_dqual_reg_empty_reg                                                                                                                                                                                                                                                                              | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/m_axi_mm2s_rlast_0[0]                                                                                                             |                4 |             14 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/hier_0/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                                                                            |                6 |             14 |         2.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                           |                3 |             14 |         4.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                           |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config19_U0/E[0]                                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                           |                2 |             14 |         7.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                              |                9 |             15 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer4_out_V_data_0_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer12_out_V_data_1_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer12_out_V_data_0_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer12_out_V_data_2_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer24_out_V_data_5_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config9_U0/ap_rst_n_0                                                                                                                                                                                                      |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer24_out_V_data_6_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer24_out_V_data_7_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_1u_config18_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_1u_config18_s_fu_267/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0_fu_300/res_V_write_assign5_reg_2390                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_1u_config18_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_1u_config18_s_fu_267/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0_fu_300/res_V_write_assign5_reg_239               |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer25_out_V_data_0_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer25_out_V_data_10_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer25_out_V_data_11_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer25_out_V_data_12_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer25_out_V_data_13_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                           |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config11_U0/tmp_data_0_V_reg_3320                                                                                                                                                                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config11_U0/tmp_data_7_V_reg_367                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer21_cpy1_V_data_6_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_1_proc604_U0/ap_CS_fsm_state10                                                                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/Loop_1_proc604_U0/shl_ln203_reg_837[15]_i_1_n_1                                                                                                                                                                                                                                                    |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer13_out_V_data_9_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer15_out_V_data_0_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_1_proc604_U0/ap_CS_fsm_state8                                                                                                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                           |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer15_out_V_data_1_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer15_out_V_data_2_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_1_proc604_U0/select_ln603_2_reg_8010                                                                                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                           |                8 |             16 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer15_out_V_data_3_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer21_cpy1_V_data_0_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer21_cpy1_V_data_1_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer21_cpy1_V_data_2_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer21_cpy1_V_data_3_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer21_cpy1_V_data_4_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer21_cpy1_V_data_5_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer13_out_V_data_8_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer21_cpy2_V_data_3_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config11_U0/tmp_data_0_V_reg_3320                                                                                                                                                                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config11_U0/tmp_data_0_V_reg_332                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer24_out_V_data_0_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config11_U0/tmp_data_0_V_reg_3320                                                                                                                                                                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config11_U0/tmp_data_4_V_reg_352                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config11_U0/tmp_data_0_V_reg_3320                                                                                                                                                                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config11_U0/tmp_data_1_V_reg_337                                                                                                                                                                                             |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer21_cpy2_V_data_4_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer21_cpy2_V_data_5_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config11_U0/tmp_data_0_V_reg_3320                                                                                                                                                                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config11_U0/tmp_data_3_V_reg_347                                                                                                                                                                                             |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config11_U0/tmp_data_0_V_reg_3320                                                                                                                                                                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config11_U0/tmp_data_5_V_reg_357                                                                                                                                                                                             |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer21_cpy2_V_data_6_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer21_cpy2_V_data_7_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config11_U0/tmp_data_0_V_reg_3320                                                                                                                                                                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config11_U0/tmp_data_2_V_reg_342                                                                                                                                                                                             |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config11_U0/tmp_data_0_V_reg_3320                                                                                                                                                                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config11_U0/tmp_data_6_V_reg_362                                                                                                                                                                                             |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer24_out_V_data_4_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0/tmp_data_0_V_24_reg_2080                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0/tmp_data_1_V_23_reg_213                                                                                                                                                                                           |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer12_out_V_data_3_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer12_out_V_data_4_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer12_out_V_data_5_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer12_out_V_data_6_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer12_out_V_data_7_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_2_proc_U0/shl_ln958_reg_582[25]_i_2_n_1                                                                                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                           |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer13_out_V_data_0_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer13_out_V_data_10_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer13_out_V_data_11_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer13_out_V_data_12_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer13_out_V_data_13_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer13_out_V_data_14_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer13_out_V_data_15_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0/tmp_data_0_V_24_reg_2080                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0/tmp_data_3_V_23_reg_223                                                                                                                                                                                           |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer24_out_V_data_3_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer24_out_V_data_2_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer24_out_V_data_1_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer13_out_V_data_1_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer13_out_V_data_2_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer13_out_V_data_3_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer13_out_V_data_4_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer13_out_V_data_5_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_1_proc604_U0/ap_CS_fsm_state7                                                                                                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                           |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer13_out_V_data_6_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_1_proc604_U0/ap_CS_fsm_state10                                                                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/Loop_1_proc604_U0/shl_ln203_reg_837[47]_i_1_n_1                                                                                                                                                                                                                                                    |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer13_out_V_data_7_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_1_proc604_U0/ap_CS_fsm_state10                                                                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/Loop_1_proc604_U0/shl_ln203_reg_837[31]_i_1_n_1                                                                                                                                                                                                                                                    |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config9_U0/tmp_data_0_V_reg_5800                                                                                                                                                                                                                                                                                                                                                              | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config9_U0/tmp_data_12_V_reg_640                                                                                                                                                                                           |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config9_U0/tmp_data_0_V_reg_5800                                                                                                                                                                                                                                                                                                                                                              | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config9_U0/tmp_data_4_V_reg_600                                                                                                                                                                                            |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config9_U0/tmp_data_0_V_reg_5800                                                                                                                                                                                                                                                                                                                                                              | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config9_U0/tmp_data_3_V_reg_595                                                                                                                                                                                            |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer25_out_V_data_5_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config9_U0/tmp_data_0_V_reg_5800                                                                                                                                                                                                                                                                                                                                                              | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config9_U0/tmp_data_2_V_reg_590                                                                                                                                                                                            |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer25_out_V_data_9_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config9_U0/tmp_data_0_V_reg_5800                                                                                                                                                                                                                                                                                                                                                              | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config9_U0/tmp_data_1_V_reg_585                                                                                                                                                                                            |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config9_U0/tmp_data_0_V_reg_5800                                                                                                                                                                                                                                                                                                                                                              | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config9_U0/tmp_data_15_V_reg_655                                                                                                                                                                                           |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config9_U0/tmp_data_0_V_reg_5800                                                                                                                                                                                                                                                                                                                                                              | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config9_U0/tmp_data_14_V_reg_650                                                                                                                                                                                           |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config9_U0/tmp_data_0_V_reg_5800                                                                                                                                                                                                                                                                                                                                                              | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config9_U0/tmp_data_13_V_reg_645                                                                                                                                                                                           |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config15_U0/tmp_data_0_V_25_reg_2080                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config15_U0/tmp_data_3_V_24_reg_223                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0/pop_6                                                                                                                                                                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config9_U0/tmp_data_0_V_reg_5800                                                                                                                                                                                                                                                                                                                                                              | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config9_U0/tmp_data_5_V_reg_605                                                                                                                                                                                            |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0/pop_3                                                                                                                                                                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer25_out_V_data_15_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_enable_reg_pp0_iter5                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter6_p_0_715_i_reg_927[15]_i_1_n_1              |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_enable_reg_pp0_iter5                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter6_p_0_613_i_reg_957[15]_i_1_n_1              |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer25_out_V_data_14_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_enable_reg_pp0_iter5                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter6_p_0_511_i_reg_987[15]_i_1_n_1              |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0/tmp_data_0_V_reg_3320                                                                                                                                                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0/tmp_data_1_V_reg_337                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_enable_reg_pp0_iter5                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter6_p_0_49_i_reg_1017[15]_i_1_n_1              |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0/tmp_data_0_V_reg_3320                                                                                                                                                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0/tmp_data_2_V_reg_342                                                                                                                                                                                              |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer6_out_V_data_0_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_enable_reg_pp0_iter5                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter6_p_0_37_i_reg_1047[15]_i_1_n_1              |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer6_out_V_data_3_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer25_out_V_data_2_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                  | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer25_out_V_data_1_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                  | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                                               |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer6_out_V_data_7_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer6_out_V_data_6_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer25_out_V_data_3_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer6_out_V_data_5_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0/tmp_data_0_V_24_reg_2080                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0/tmp_data_0_V_24_reg_208                                                                                                                                                                                           |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer6_out_V_data_4_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0/pop                                                                                                                                                                                                                                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer4_out_V_data_1_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer6_out_V_data_2_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0/pop_0                                                                                                                                                                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer6_out_V_data_1_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0/pop_1                                                                                                                                                                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer25_out_V_data_4_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0/pop_2                                                                                                                                                                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config9_U0/tmp_data_0_V_reg_5800                                                                                                                                                                                                                                                                                                                                                              | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config9_U0/tmp_data_0_V_reg_580                                                                                                                                                                                            |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config9_U0/tmp_data_0_V_reg_5800                                                                                                                                                                                                                                                                                                                                                              | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config9_U0/tmp_data_9_V_reg_625                                                                                                                                                                                            |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config9_U0/tmp_data_0_V_reg_5800                                                                                                                                                                                                                                                                                                                                                              | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config9_U0/tmp_data_8_V_reg_620                                                                                                                                                                                            |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config9_U0/tmp_data_0_V_reg_5800                                                                                                                                                                                                                                                                                                                                                              | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config9_U0/tmp_data_7_V_reg_615                                                                                                                                                                                            |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config9_U0/tmp_data_0_V_reg_5800                                                                                                                                                                                                                                                                                                                                                              | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config9_U0/tmp_data_6_V_reg_610                                                                                                                                                                                            |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0/tmp_data_0_V_reg_3320                                                                                                                                                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0/tmp_data_0_V_reg_332                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_179/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217/ap_enable_reg_pp0_iter5                                                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_179/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217/ap_phi_reg_pp0_iter6_p_0_49_i_reg_946[15]_i_1_n_1                    |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_179/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217/ap_enable_reg_pp0_iter5                                                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_179/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217/ap_phi_reg_pp0_iter6_p_0_511_i_reg_916[15]_i_1_n_1                   |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer25_out_V_data_8_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_179/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217/ap_enable_reg_pp0_iter5                                                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_179/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217/ap_phi_reg_pp0_iter6_p_0_613_i_reg_886[15]_i_1_n_1                   |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_U0/icmp_ln1496_11_reg_13420                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                           |               16 |             16 |         1.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_179/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217/ap_enable_reg_pp0_iter5                                                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_179/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217/ap_phi_reg_pp0_iter6_p_0_715_i_reg_856[15]_i_1_n_1                   |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config15_U0/tmp_data_0_V_25_reg_2080                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config15_U0/tmp_data_2_V_24_reg_218                                                                                                                                                                                          |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0/tmp_data_0_V_reg_3320                                                                                                                                                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0/tmp_data_7_V_reg_367                                                                                                                                                                                              |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer4_out_V_data_2_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer25_out_V_data_7_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer21_cpy1_V_data_7_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                5 |             16 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config9_U0/tmp_data_0_V_reg_5800                                                                                                                                                                                                                                                                                                                                                              | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config9_U0/tmp_data_10_V_reg_630                                                                                                                                                                                           |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0/pop_5                                                                                                                                                                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config15_U0/pop                                                                                                                                                                                                                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config15_U0/pop_0                                                                                                                                                                                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config15_U0/tmp_data_0_V_25_reg_2080                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config15_U0/tmp_data_1_V_24_reg_213                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0/pop_4                                                                                                                                                                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer25_out_V_data_6_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config15_U0/pop_2                                                                                                                                                                                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config15_U0/tmp_data_0_V_25_reg_2080                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config15_U0/tmp_data_0_V_25_reg_208                                                                                                                                                                                          |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0/tmp_data_0_V_24_reg_2080                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0/tmp_data_2_V_23_reg_218                                                                                                                                                                                           |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config9_U0/tmp_data_0_V_reg_5800                                                                                                                                                                                                                                                                                                                                                              | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config9_U0/tmp_data_11_V_reg_635                                                                                                                                                                                           |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0/tmp_data_0_V_reg_3320                                                                                                                                                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0/tmp_data_4_V_reg_352                                                                                                                                                                                              |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_enable_reg_pp0_iter5                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter6_p_0_01_i_reg_1137[15]_i_1_n_1              |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0/tmp_data_0_V_reg_3320                                                                                                                                                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0/tmp_data_5_V_reg_357                                                                                                                                                                                              |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_enable_reg_pp0_iter5                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter6_p_0_25_i_reg_1077[15]_i_1_n_1              |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer21_cpy2_V_data_0_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0/tmp_data_0_V_reg_3320                                                                                                                                                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0/tmp_data_3_V_reg_347                                                                                                                                                                                              |                3 |             16 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer21_cpy2_V_data_1_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                               | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                             |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_enable_reg_pp0_iter5                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_phi_reg_pp0_iter6_p_0_13_i_reg_1107[15]_i_1_n_1              |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer21_cpy2_V_data_2_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0/tmp_data_0_V_reg_3320                                                                                                                                                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0/tmp_data_6_V_reg_362                                                                                                                                                                                              |                2 |             16 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_179/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217/ap_enable_reg_pp0_iter5                                                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_179/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217/ap_phi_reg_pp0_iter6_p_0_37_i_reg_976[15]_i_1_n_1                    |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg_ns                                                                                                                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                             |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_179/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217/ap_enable_reg_pp0_iter5                                                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_179/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217/ap_phi_reg_pp0_iter6_p_0_25_i_reg_1006[15]_i_1_n_1                   |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_179/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217/ap_enable_reg_pp0_iter5                                                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_179/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217/ap_phi_reg_pp0_iter6_p_0_13_i_reg_1036[15]_i_1_n_1                   |                4 |             16 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_179/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217/ap_enable_reg_pp0_iter5                                                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_179/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217/ap_phi_reg_pp0_iter6_p_0_01_i_reg_1066[15]_i_1_n_1                   |                7 |             16 |         2.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer4_out_V_data_3_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                6 |             16 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0                                                                                                                                                                                                |                5 |             18 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer17_out_V_data_0_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                6 |             20 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer17_out_V_data_3_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                6 |             20 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer17_out_V_data_2_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                7 |             20 |         2.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/concatenate3d_array_array_array_ap_fixed_16_6_5_3_0_8u_config17_U0/grp_concatenate3d_2_array_array_array_ap_fixed_16_6_5_3_0_8u_config17_s_fu_46/pop_3                                                                                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                6 |             20 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/concatenate3d_array_array_array_ap_fixed_16_6_5_3_0_8u_config17_U0/grp_concatenate3d_2_array_array_array_ap_fixed_16_6_5_3_0_8u_config17_s_fu_46/pop_2                                                                                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                6 |             20 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/concatenate3d_array_array_array_ap_fixed_16_6_5_3_0_8u_config17_U0/grp_concatenate3d_2_array_array_array_ap_fixed_16_6_5_3_0_8u_config17_s_fu_46/pop_0                                                                                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                6 |             20 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/concatenate3d_array_array_array_ap_fixed_16_6_5_3_0_8u_config17_U0/grp_concatenate3d_2_array_array_array_ap_fixed_16_6_5_3_0_8u_config17_s_fu_46/pop_1                                                                                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                7 |             20 |         2.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer17_out_V_data_1_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                7 |             20 |         2.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer17_out_V_data_5_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                9 |             20 |         2.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0/pop_5                                                                                                                                                                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                8 |             20 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer17_out_V_data_6_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                6 |             20 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0/pop_4                                                                                                                                                                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                6 |             20 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer17_out_V_data_4_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                7 |             20 |         2.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/concatenate3d_array_array_array_ap_fixed_16_6_5_3_0_8u_config17_U0/grp_concatenate3d_2_array_array_array_ap_fixed_16_6_5_3_0_8u_config17_s_fu_46/pop_4                                                                                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                6 |             20 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer26_out_V_data_12_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                7 |             20 |         2.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0/pop                                                                                                                                                                                                                                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                6 |             20 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/concatenate3d_array_array_array_ap_fixed_16_6_5_3_0_8u_config17_U0/grp_concatenate3d_2_array_array_array_ap_fixed_16_6_5_3_0_8u_config17_s_fu_46/pop_5                                                                                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                7 |             20 |         2.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/concatenate3d_array_array_array_ap_fixed_16_6_5_3_0_8u_config17_U0/grp_concatenate3d_2_array_array_array_ap_fixed_16_6_5_3_0_8u_config17_s_fu_46/pop_6                                                                                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                6 |             20 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer26_out_V_data_0_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                5 |             20 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                           |                3 |             20 |         6.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0/pop_3                                                                                                                                                                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                6 |             20 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer3_out_V_data_1_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                6 |             20 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer20_cpy1_V_data_3_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                8 |             20 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer26_out_V_data_3_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                6 |             20 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer20_cpy1_V_data_2_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                6 |             20 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer20_cpy1_V_data_1_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                6 |             20 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer20_cpy1_V_data_0_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                6 |             20 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer18_out_V_data_0_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                6 |             20 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer17_out_V_data_7_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                8 |             20 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer26_out_V_data_4_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                6 |             20 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/concatenate3d_array_array_array_ap_fixed_16_6_5_3_0_8u_config17_U0/grp_concatenate3d_2_array_array_array_ap_fixed_16_6_5_3_0_8u_config17_s_fu_46/pop                                                                                                                                                                                                                                                                                                     | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                6 |             20 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_2_proc_U0/regslice_both_out_data_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                6 |             20 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer3_out_V_data_0_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                6 |             20 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer26_out_V_data_1_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                8 |             20 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer3_out_V_data_2_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                8 |             20 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer26_out_V_data_15_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                6 |             20 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer26_out_V_data_14_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                6 |             20 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                           |                8 |             20 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer26_out_V_data_2_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                6 |             20 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/in_local_V_data_0_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                7 |             20 |         2.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/in_local_V_data_1_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                7 |             20 |         2.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/sigmoid_array_array_ap_fixed_16_6_5_3_0_1u_sigmoid_config19_U0/full_n_reg[0]                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                3 |             20 |         6.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config15_U0/pop_1                                                                                                                                                                                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                6 |             20 |         3.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer3_out_V_data_3_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                5 |             20 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/in_local_V_data_2_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                9 |             20 |         2.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_2_proc_U0/ap_CS_fsm_state3                                                                                                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                           |                7 |             21 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer23_out_V_data_0_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                8 |             22 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_1_proc604_U0/myproject_axi_fpext_32ns_64_3_1_U1/ce_r                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/Loop_1_proc604_U0/myproject_axi_fpext_32ns_64_3_1_U1/myproject_axi_ap_fpext_1_no_dsp_32_u/U0/i_synth/FLT_TO_FLT_OP.SPD.OP/OUTPUT/RESULT_REG.NORMAL.mant_op[50]_i_1_n_1                                                                                                                             |                4 |             22 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer23_out_V_data_3_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                7 |             22 |         3.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer23_out_V_data_2_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                9 |             22 |         2.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer23_out_V_data_1_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                8 |             22 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                                                                                                                               | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                             |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                                                                                                                                                        | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                             |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config24_U0/full_n_reg_10[0]                                                                                                                                                                                                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                5 |             23 |         4.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config24_U0/full_n_reg_0[0]                                                                                                                                                                                                                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                5 |             23 |         4.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config25_U0/full_n_reg_24[0]                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             23 |         5.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config24_U0/E[0]                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                5 |             23 |         4.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config24_U0/full_n_reg_12[0]                                                                                                                                                                                                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             23 |         5.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config24_U0/full_n_reg_2[0]                                                                                                                                                                                                                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config24_U0/full_n_reg_4[0]                                                                                                                                                                                                                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                7 |             23 |         3.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config25_U0/full_n_reg_26[0]                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config25_U0/full_n_reg_22[0]                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config25_U0/full_n_reg_20[0]                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                5 |             23 |         4.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config25_U0/full_n_reg_2[0]                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                7 |             23 |         3.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config25_U0/full_n_reg_18[0]                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             23 |         5.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config25_U0/full_n_reg_16[0]                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config25_U0/full_n_reg_14[0]                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                5 |             23 |         4.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config25_U0/full_n_reg_10[0]                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                5 |             23 |         4.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config25_U0/full_n_reg_0[0]                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                5 |             23 |         4.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config25_U0/E[0]                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                5 |             23 |         4.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config25_U0/full_n_reg[0]                                                                                                                                                                                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config25_U0/full_n_reg_12[0]                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             23 |         5.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config25_U0/full_n_reg_4[0]                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                7 |             23 |         3.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config25_U0/full_n_reg_6[0]                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             23 |         5.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config25_U0/full_n_reg_8[0]                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             23 |         5.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]                                                                                                                                                                                                                                       | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                     |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/ram_wr_en_pf                                                                                                                                                                                                                                                                | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                                                                                     |                6 |             23 |         3.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config24_U0/full_n_reg_6[0]                                                                                                                                                                                                                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                5 |             23 |         4.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config24_U0/full_n_reg_8[0]                                                                                                                                                                                                                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                5 |             23 |         4.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config14_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483/grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0_fu_557/full_n_reg[0]                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             24 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config14_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483/grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0_fu_557/E[0]                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             24 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_U0/full_n_reg_1[0]                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             24 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                           |                9 |             24 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config14_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483/grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0_fu_557/full_n_reg_0[0]                                                                                                                                                                                              | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                5 |             24 |         4.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config14_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483/grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0_fu_557/full_n_reg_1[0]                                                                                                                                                                                              | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             24 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/clone_stream_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_2048_U0/full_n_reg_9[0]                                                                                                                                                                                                                                                                                                                                                                      | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             24 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                           |                7 |             24 |         3.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/clone_stream_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_2048_U0/full_n_reg_2[0]                                                                                                                                                                                                                                                                                                                                                                      | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                5 |             24 |         4.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/clone_stream_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_2048_U0/full_n_reg_3[0]                                                                                                                                                                                                                                                                                                                                                                      | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                6 |             24 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/clone_stream_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_2048_U0/full_n_reg_4[0]                                                                                                                                                                                                                                                                                                                                                                      | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                5 |             24 |         4.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/clone_stream_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_2048_U0/full_n_reg_5[0]                                                                                                                                                                                                                                                                                                                                                                      | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                6 |             24 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/clone_stream_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_2048_U0/full_n_reg_6[0]                                                                                                                                                                                                                                                                                                                                                                      | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             24 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/clone_stream_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_2048_U0/full_n_reg_7[0]                                                                                                                                                                                                                                                                                                                                                                      | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                6 |             24 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/clone_stream_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_2048_U0/full_n_reg_8[0]                                                                                                                                                                                                                                                                                                                                                                      | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             24 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/clone_stream_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_2048_U0/full_n_reg_13[0]                                                                                                                                                                                                                                                                                                                                                                     | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                6 |             24 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/concatenate3d_array_array_array_ap_fixed_16_6_5_3_0_16u_config13_U0/grp_concatenate3d_2_array_array_array_ap_fixed_16_6_5_3_0_16u_config13_s_fu_78/E[0]                                                                                                                                                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                5 |             24 |         4.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/concatenate3d_array_array_array_ap_fixed_16_6_5_3_0_16u_config13_U0/grp_concatenate3d_2_array_array_array_ap_fixed_16_6_5_3_0_16u_config13_s_fu_78/full_n_reg[0]                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             24 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/concatenate3d_array_array_array_ap_fixed_16_6_5_3_0_16u_config13_U0/grp_concatenate3d_2_array_array_array_ap_fixed_16_6_5_3_0_16u_config13_s_fu_78/full_n_reg_10[0]                                                                                                                                                                                                                                                                                      | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                5 |             24 |         4.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/concatenate3d_array_array_array_ap_fixed_16_6_5_3_0_16u_config13_U0/grp_concatenate3d_2_array_array_array_ap_fixed_16_6_5_3_0_16u_config13_s_fu_78/full_n_reg_0[0]                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             24 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/concatenate3d_array_array_array_ap_fixed_16_6_5_3_0_16u_config13_U0/grp_concatenate3d_2_array_array_array_ap_fixed_16_6_5_3_0_16u_config13_s_fu_78/full_n_reg_1[0]                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                6 |             24 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                           |                6 |             24 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_U0/full_n_reg_0[0]                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                8 |             24 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/concatenate3d_array_array_array_ap_fixed_16_6_5_3_0_16u_config13_U0/grp_concatenate3d_2_array_array_array_ap_fixed_16_6_5_3_0_16u_config13_s_fu_78/full_n_reg_11[0]                                                                                                                                                                                                                                                                                      | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             24 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_179/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217/full_n_reg_5[0]                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                6 |             24 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_179/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217/full_n_reg_4[0]                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                5 |             24 |         4.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_179/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217/full_n_reg_3[0]                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                6 |             24 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_179/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217/full_n_reg_2[0]                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             24 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/clone_stream_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_2048_U0/E[0]                                                                                                                                                                                                                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                6 |             24 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/clone_stream_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_2048_U0/full_n_reg[0]                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             24 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/clone_stream_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_2048_U0/full_n_reg_0[0]                                                                                                                                                                                                                                                                                                                                                                      | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                6 |             24 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/clone_stream_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_2048_U0/full_n_reg_1[0]                                                                                                                                                                                                                                                                                                                                                                      | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             24 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_179/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217/full_n_reg_1[0]                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             24 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_179/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217/full_n_reg_0[0]                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                7 |             24 |         3.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_179/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217/full_n_reg[0]                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                5 |             24 |         4.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_179/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217/E[0]                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             24 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/clone_stream_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_2048_U0/full_n_reg_11[0]                                                                                                                                                                                                                                                                                                                                                                     | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             24 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/clone_stream_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_2048_U0/full_n_reg_12[0]                                                                                                                                                                                                                                                                                                                                                                     | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                5 |             24 |         4.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/clone_stream_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_2048_U0/full_n_reg_10[0]                                                                                                                                                                                                                                                                                                                                                                     | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                5 |             24 |         4.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/concatenate3d_array_array_array_ap_fixed_16_6_5_3_0_16u_config13_U0/grp_concatenate3d_2_array_array_array_ap_fixed_16_6_5_3_0_16u_config13_s_fu_78/full_n_reg_5[0]                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                5 |             24 |         4.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_U0/full_n_reg[0]                                                                                                                                                                                                                                                                                                                                                                     | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             24 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_U0/E[0]                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                8 |             24 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                           |                3 |             24 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                        |               11 |             24 |         2.18 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/concatenate3d_array_array_array_ap_fixed_16_6_5_3_0_16u_config13_U0/grp_concatenate3d_2_array_array_array_ap_fixed_16_6_5_3_0_16u_config13_s_fu_78/full_n_reg_9[0]                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                5 |             24 |         4.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_2_proc_U0/m_5_reg_587[22]_i_1_n_1                                                                                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                           |                7 |             24 |         3.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/concatenate3d_array_array_array_ap_fixed_16_6_5_3_0_16u_config13_U0/grp_concatenate3d_2_array_array_array_ap_fixed_16_6_5_3_0_16u_config13_s_fu_78/full_n_reg_8[0]                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             24 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/concatenate3d_array_array_array_ap_fixed_16_6_5_3_0_16u_config13_U0/grp_concatenate3d_2_array_array_array_ap_fixed_16_6_5_3_0_16u_config13_s_fu_78/full_n_reg_7[0]                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                5 |             24 |         4.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/concatenate3d_array_array_array_ap_fixed_16_6_5_3_0_16u_config13_U0/grp_concatenate3d_2_array_array_array_ap_fixed_16_6_5_3_0_16u_config13_s_fu_78/full_n_reg_6[0]                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                5 |             24 |         4.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/concatenate3d_array_array_array_ap_fixed_16_6_5_3_0_16u_config13_U0/grp_concatenate3d_2_array_array_array_ap_fixed_16_6_5_3_0_16u_config13_s_fu_78/full_n_reg_12[0]                                                                                                                                                                                                                                                                                      | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                5 |             24 |         4.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_16_6_5_3_0_8u_config12_U0/E[0]                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                5 |             24 |         4.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/concatenate3d_array_array_array_ap_fixed_16_6_5_3_0_16u_config13_U0/grp_concatenate3d_2_array_array_array_ap_fixed_16_6_5_3_0_16u_config13_s_fu_78/full_n_reg_4[0]                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                5 |             24 |         4.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/concatenate3d_array_array_array_ap_fixed_16_6_5_3_0_16u_config13_U0/grp_concatenate3d_2_array_array_array_ap_fixed_16_6_5_3_0_16u_config13_s_fu_78/full_n_reg_2[0]                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                5 |             24 |         4.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_16_6_5_3_0_8u_config12_U0/full_n_reg[0]                                                                                                                                                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                5 |             24 |         4.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/concatenate3d_array_array_array_ap_fixed_16_6_5_3_0_16u_config13_U0/grp_concatenate3d_2_array_array_array_ap_fixed_16_6_5_3_0_16u_config13_s_fu_78/full_n_reg_3[0]                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             24 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_16_6_5_3_0_8u_config12_U0/full_n_reg_0[0]                                                                                                                                                                                                                                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                9 |             24 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_16_6_5_3_0_8u_config12_U0/full_n_reg_1[0]                                                                                                                                                                                                                                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                6 |             24 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_16_6_5_3_0_8u_config12_U0/full_n_reg_2[0]                                                                                                                                                                                                                                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                6 |             24 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/concatenate3d_array_array_array_ap_fixed_16_6_5_3_0_16u_config13_U0/grp_concatenate3d_2_array_array_array_ap_fixed_16_6_5_3_0_16u_config13_s_fu_78/full_n_reg_13[0]                                                                                                                                                                                                                                                                                      | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             24 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_16_6_5_3_0_8u_config12_U0/full_n_reg_3[0]                                                                                                                                                                                                                                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                5 |             24 |         4.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_16_6_5_3_0_8u_config12_U0/full_n_reg_5[0]                                                                                                                                                                                                                                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                7 |             24 |         3.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_16_6_5_3_0_8u_config12_U0/full_n_reg_4[0]                                                                                                                                                                                                                                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             24 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer26_out_V_data_8_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                9 |             25 |         2.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer26_out_V_data_9_V_U/push                                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             25 |         6.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer26_out_V_data_5_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                8 |             25 |         3.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer26_out_V_data_6_V_U/push                                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                6 |             25 |         4.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer26_out_V_data_6_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |               10 |             25 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer26_out_V_data_7_V_U/push                                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                8 |             25 |         3.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer26_out_V_data_7_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |               10 |             25 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer26_out_V_data_9_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |               10 |             25 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer26_out_V_data_5_V_U/push                                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             25 |         6.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer26_out_V_data_8_V_U/push                                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                6 |             25 |         4.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/hier_0/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                                                                                         |                8 |             25 |         3.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config23_U0/push                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                5 |             25 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config23_U0/push_0                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                6 |             25 |         4.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config23_U0/push_1                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             25 |         6.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config23_U0/push_2                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                6 |             25 |         4.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer26_out_V_data_13_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                9 |             25 |         2.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer26_out_V_data_13_V_U/push                                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                7 |             25 |         3.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer26_out_V_data_11_V_U/push                                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                5 |             25 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer26_out_V_data_11_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                8 |             25 |         3.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer26_out_V_data_10_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                8 |             25 |         3.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer26_out_V_data_10_V_U/push                                                                                                                                                                                                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                5 |             25 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                             |                7 |             25 |         3.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                             |                7 |             25 |         3.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0/E[0]                                                                                                                                                                                                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                5 |             25 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0/full_n_reg[0]                                                                                                                                                                                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                6 |             25 |         4.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0/full_n_reg_0[0]                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                5 |             25 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0/full_n_reg_3[0]                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             25 |         6.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                                                                                                                                                                                                                                                | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/s_axi_aresetn                                                                                                                                                                          |                8 |             25 |         3.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/s_axi_aresetn                                                                                                                                                                        |                7 |             25 |         3.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0/full_n_reg_1[0]                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             25 |         6.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0/full_n_reg_2[0]                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                7 |             25 |         3.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0/full_n_reg_4[0]                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                5 |             25 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/zeropad2d_cl_array_array_ap_fixed_16_6_5_3_0_16u_config26_U0/full_n_reg_5[0]                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                5 |             25 |         5.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_145/grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167/push_1                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                6 |             26 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_145/grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167/push_2                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                5 |             26 |         5.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/clone_stream_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_4096_U0/ap_enable_reg_pp0_iter1_reg_5[0]                                                                                                                                                                                                                                                                                                                                                     | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                6 |             26 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/clone_stream_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_4096_U0/ap_enable_reg_pp0_iter1_reg_3[0]                                                                                                                                                                                                                                                                                                                                                     | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             26 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/clone_stream_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_4096_U0/ap_enable_reg_pp0_iter1_reg_4[0]                                                                                                                                                                                                                                                                                                                                                     | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             26 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/clone_stream_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_4096_U0/ap_enable_reg_pp0_iter1_reg_6[0]                                                                                                                                                                                                                                                                                                                                                     | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                5 |             26 |         5.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/concatenate3d_array_array_array_ap_fixed_16_6_5_3_0_8u_config17_U0/grp_concatenate3d_2_array_array_array_ap_fixed_16_6_5_3_0_8u_config17_s_fu_46/full_n_reg_5[0]                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                5 |             26 |         5.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/concatenate3d_array_array_array_ap_fixed_16_6_5_3_0_8u_config17_U0/grp_concatenate3d_2_array_array_array_ap_fixed_16_6_5_3_0_8u_config17_s_fu_46/full_n_reg_4[0]                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                5 |             26 |         5.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/concatenate3d_array_array_array_ap_fixed_16_6_5_3_0_8u_config17_U0/grp_concatenate3d_2_array_array_array_ap_fixed_16_6_5_3_0_8u_config17_s_fu_46/full_n_reg_3[0]                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                5 |             26 |         5.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/concatenate3d_array_array_array_ap_fixed_16_6_5_3_0_8u_config17_U0/grp_concatenate3d_2_array_array_array_ap_fixed_16_6_5_3_0_8u_config17_s_fu_46/full_n_reg_2[0]                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             26 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/concatenate3d_array_array_array_ap_fixed_16_6_5_3_0_8u_config17_U0/grp_concatenate3d_2_array_array_array_ap_fixed_16_6_5_3_0_8u_config17_s_fu_46/full_n_reg_0[0]                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                5 |             26 |         5.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/concatenate3d_array_array_array_ap_fixed_16_6_5_3_0_8u_config17_U0/grp_concatenate3d_2_array_array_array_ap_fixed_16_6_5_3_0_8u_config17_s_fu_46/full_n_reg[0]                                                                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             26 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/concatenate3d_array_array_array_ap_fixed_16_6_5_3_0_8u_config17_U0/grp_concatenate3d_2_array_array_array_ap_fixed_16_6_5_3_0_8u_config17_s_fu_46/full_n_reg_1[0]                                                                                                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             26 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/concatenate3d_array_array_array_ap_fixed_16_6_5_3_0_8u_config17_U0/grp_concatenate3d_2_array_array_array_ap_fixed_16_6_5_3_0_8u_config17_s_fu_46/E[0]                                                                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             26 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_145/grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167/push                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             26 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_16_6_5_3_0_4u_config16_U0/full_n_reg[0]                                                                                                                                                                                                                                                                                                                                                                                    | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             26 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[1]                                                                                                                                                                                                                                                                                                                                                                                    | design_1_i/hier_0/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                                                                            |                5 |             26 |         5.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                                                                                                                                                                                                                                                                    | design_1_i/hier_0/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                                                                            |                5 |             26 |         5.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_16_6_5_3_0_4u_config16_U0/E[0]                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                5 |             26 |         5.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_16_6_5_3_0_4u_config16_U0/full_n_reg_1[0]                                                                                                                                                                                                                                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                5 |             26 |         5.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_16_6_5_3_0_4u_config16_U0/full_n_reg_0[0]                                                                                                                                                                                                                                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                5 |             26 |         5.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[25]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                                               |                7 |             26 |         3.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0/push                                                                                                                                                                                                                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             26 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_1u_config18_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_1u_config18_s_fu_267/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0_fu_300/push                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             26 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0/push_0                                                                                                                                                                                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                6 |             26 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0/push_1                                                                                                                                                                                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             26 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_2_proc_U0/shl_ln958_reg_582[25]_i_2_n_1                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/Loop_2_proc_U0/myproject_axi_shl_64ns_32ns_64_2_1_U1747/icmp_ln935_reg_486_reg[0]                                                                                                                                                                                                                  |                9 |             26 |         2.89 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0/push_2                                                                                                                                                                                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                5 |             26 |         5.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/clone_stream_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_4096_U0/ap_enable_reg_pp0_iter1_reg_2[0]                                                                                                                                                                                                                                                                                                                                                     | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             26 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/clone_stream_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_4096_U0/ap_enable_reg_pp0_iter1_reg_1[0]                                                                                                                                                                                                                                                                                                                                                     | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                5 |             26 |         5.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/clone_stream_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_4096_U0/E[0]                                                                                                                                                                                                                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             26 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/clone_stream_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_4096_U0/ap_enable_reg_pp0_iter1_reg_0[0]                                                                                                                                                                                                                                                                                                                                                     | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                4 |             26 |         6.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_145/grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167/push_0                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                5 |             26 |         5.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer22_out_V_data_2_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |               10 |             27 |         2.70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer27_out_V_data_7_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                9 |             27 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer22_out_V_data_2_V_U/push                                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                7 |             27 |         3.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer22_out_V_data_1_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                9 |             27 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer22_out_V_data_1_V_U/push                                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                6 |             27 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer22_out_V_data_0_V_U/push                                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                6 |             27 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer22_out_V_data_0_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                8 |             27 |         3.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer27_out_V_data_0_V_U/push                                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                6 |             27 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer27_out_V_data_0_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |               10 |             27 |         2.70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer27_out_V_data_1_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |               10 |             27 |         2.70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer27_out_V_data_1_V_U/push                                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                8 |             27 |         3.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer27_out_V_data_2_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                9 |             27 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer27_out_V_data_2_V_U/push                                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                7 |             27 |         3.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer27_out_V_data_3_V_U/push                                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                7 |             27 |         3.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer27_out_V_data_3_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                8 |             27 |         3.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer27_out_V_data_4_V_U/push                                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                6 |             27 |         4.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer27_out_V_data_4_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                9 |             27 |         3.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer27_out_V_data_5_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |               10 |             27 |         2.70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer27_out_V_data_5_V_U/push                                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                8 |             27 |         3.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer27_out_V_data_6_V_U/push                                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                5 |             27 |         5.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer27_out_V_data_6_V_U/pop                                                                                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |               10 |             27 |         2.70 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer27_out_V_data_7_V_U/push                                                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                7 |             27 |         3.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                           |                8 |             28 |         3.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                                                        |               10 |             28 |         2.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/E[0]                                                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                           |                9 |             28 |         3.11 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                           |                5 |             29 |         5.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                           |                4 |             29 |         7.25 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_CS_fsm_reg[2]                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_CS_fsm_reg[2]_1[0]                                           |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_179/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217/and_ln284_2_reg_1064_reg[0]_0                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_179/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217/and_ln284_2_reg_1064_reg[0]_2[0]                                     |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_145/grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167/D[1]                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_145/grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167/ap_CS_fsm_reg[1]_1[0]                         |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                          |                4 |             31 |         7.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_condition_237                                                                                                                                                                                                      | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/pY_5                                               |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                                                                             |               11 |             31 |         2.82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/and_ln284_4_reg_1864_reg[0][0]                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/icmp_ln284_reg_1837_reg[0][0]                      |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_1u_config18_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_1u_config18_s_fu_267/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0_fu_300/D[1]                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_1u_config18_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_1u_config18_s_fu_267/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0_fu_300/ap_CS_fsm_reg[2][0]                       |                8 |             31 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                           |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_U0/select_ln227_reg_8460                                                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_U0/select_ln227_reg_846                                                                                                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_U0/sY_30                                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_U0/sX_3                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_U0/sX_3[31]_i_1_n_1                                                                                                                                                                                               |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_U0/shiftReg_ce_5                                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config11_U0/shiftReg_ce_4                                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_U0/p_19_in                                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_U0/select_ln222_reg_14270                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_U0/select_ln222_reg_1427                                                                                                                                                                                          |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_U0/pY_3                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_U0/ap_phi_reg_pp0_iter2_storemerge_i_i_reg_151                                                                                                                                                                    |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config11_U0/shiftReg_ce_5                                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_U0/sY0                                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                           |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer9_out_V_data_4_V_U/U_fifo_w16_d64_A_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_U0/ap_condition_313                                                                                                                                                                                                                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_U0/ap_phi_reg_pp0_iter2_storemerge_i_i_reg_151                                                                                                                                                                    |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_U0/ap_condition_269                                                                                                                                                                                                                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_U0/select_ln222_reg_855                                                                                                                                                                                           |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_U0/shiftReg_ce_4                                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_U0/sX                                                                                                                                                                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_U0/sX[31]_i_1_n_1                                                                                                                                                                                                 |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_U0/shiftReg_ce_1                                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer9_out_V_data_5_V_U/U_fifo_w16_d64_A_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                           |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config11_U0/shiftReg_ce_2                                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_U0/ap_condition_1041                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                           |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer9_out_V_data_3_V_U/U_fifo_w16_d64_A_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_U0/shiftReg_ce_3                                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                           |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer9_out_V_data_6_V_U/U_fifo_w16_d64_A_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                           |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_U0/shiftReg_ce                                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer9_out_V_data_9_V_U/U_fifo_w16_d64_A_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_U0/shiftReg_ce_2                                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer9_out_V_data_7_V_U/U_fifo_w16_d64_A_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_U0/shiftReg_ce_0                                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer9_out_V_data_8_V_U/U_fifo_w16_d64_A_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_CS_fsm_reg[2]_1[0]                                                                                                                                                                                                              | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/pY_1                                                            |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_145/storemerge_reg_156[31]_i_1_n_1                                                                                                                                                                                                                                                                     | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_145/grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167/pY_7                                          |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_145/p_3_in                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                           |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_145/sX_70                                                                                                                                                                                                                                                                                              | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_145/grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167/icmp_ln303_reg_848_reg[0][0]                  |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config14_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483/grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0_fu_557/ap_CS_fsm_reg[2]_1[0]                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config14_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483/grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0_fu_557/ap_CS_fsm_reg[2]_2[0]                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config14_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483/grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0_fu_557/D[1]                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config14_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483/grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0_fu_557/ap_CS_fsm_reg[2]_5[0]                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_1_proc604_U0/regslice_both_in_last_V_U/obuf_inst/E[0]                                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                           |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config14_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483/grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0_fu_557/ap_CS_fsm_reg[2]_4[0]                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config14_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483/grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0_fu_557/SR[0]                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config14_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483/grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0_fu_557/ap_CS_fsm_reg[2]_5[0]                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config14_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483/grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0_fu_557/pY_2                                      |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config14_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483/storemerge_reg_546[31]_i_1_n_1                                                                                                                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config14_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483/grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0_fu_557/pY_2                                      |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config14_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483/sX_20                                                                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config14_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483/grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0_fu_557/ap_CS_fsm_reg[2]_3[0]                     |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config14_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483/sY_20                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                           |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg_1[0]                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                           |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                           |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_CS_fsm_reg[2]_0[0]                                                                                                                                                                                                              | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/SR[0]                                                           |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_U0/select_ln227_reg_14180                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_U0/select_ln227_reg_1418                                                                                                                                                                                          |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/E[0]                                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/icmp_ln284_4_reg_3207_reg[0][0]                                 |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/shiftReg_ce_6                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/shiftReg_ce                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/shiftReg_ce_0                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/shiftReg_ce_1                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/shiftReg_ce_2                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                           |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/shiftReg_ce_3                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/shiftReg_ce_5                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/shiftReg_ce_4                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config11_U0/shiftReg_ce                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_U0/ap_condition_457                                                                                                                                                                                                                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_U0/ap_phi_reg_pp0_iter2_storemerge_i_i_reg_219[31]_i_1_n_1                                                                                                                                                        |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config11_U0/shiftReg_ce_0                                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config11_U0/shiftReg_ce_1                                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                           |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_U0/pX[0]_i_1_n_1                                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config11_U0/shiftReg_ce_3                                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/storemerge_reg_366[31]_i_1_n_1                                                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/pY_5                                               |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_1u_config18_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_1u_config18_s_fu_267/storemerge_reg_289[31]_i_1_n_1                                                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_1u_config18_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_1u_config18_s_fu_267/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0_fu_300/pY_4                                      |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_1u_config18_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_1u_config18_s_fu_267/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0_fu_300/ap_CS_fsm_reg[2]_0[0]                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_1u_config18_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_1u_config18_s_fu_267/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0_fu_300/icmp_ln284_reg_1679_reg[0][0]             |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_1u_config18_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_1u_config18_s_fu_267/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0_fu_300/ap_CS_fsm_reg[2][0]                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_1u_config18_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_1u_config18_s_fu_267/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0_fu_300/pY_4                                      |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_1u_config18_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_1u_config18_s_fu_267/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0_fu_300/E[0]                                                                                                                                                                                                         | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_1u_config18_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_1u_config18_s_fu_267/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0_fu_300/SR[0]                                     |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                           |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/sX_50                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/icmp_ln303_reg_1868_reg[0]_0[0]                    |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/sY_50                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                           |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                                                                                                                                                                                                                                                                                     | design_1_i/hier_0/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                                                                            |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/halted1                                                                                                                                                                                                                                                            |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_179/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217/in_index_0_i42_reg_254[31]_i_2_n_1                                                                                                                                                                                                      | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_179/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217/in_index_0_i42_reg_254[31]_i_1_n_1                                   |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_1u_config18_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_1u_config18_s_fu_267/sY_40                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                           |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_179/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217/and_ln284_2_reg_1064_reg[0]_1[0]                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_179/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217/icmp_ln284_1_reg_1047_reg[0][0]                                      |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_179/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217/and_ln284_2_reg_1064_reg[0]_2[0]                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_179/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217/pY_6                                                                 |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_179/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217/and_ln284_2_reg_1064_reg[0]_3[0]                                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_179/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217/icmp_ln284_reg_1037_reg[0][0]                                        |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                                                                                                                                                                                                                                                     | design_1_i/hier_0/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                                                                              |               12 |             32 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_179/storemerge_reg_2061__0                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_179/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217/pY_6                                                                 |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_179/sX_60                                                                                                                                                                                                                                                                                              | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_179/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217/SR[0]                                                                |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_179/sY_60                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                           |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/E[0]                                                                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/SR[0]                                              |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/D[1]                                                                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_condition_237                                   |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                           |               11 |             32 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer9_out_V_data_2_V_U/U_fifo_w16_d64_A_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_U0/shiftReg_ce_6                                                                                                                                                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer11_out_V_data_7_V_U/U_fifo_w16_d64_A_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer9_out_V_data_1_V_U/U_fifo_w16_d64_A_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                           |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/storemerge_reg_566[31]_i_1_n_1                                                                                                                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/pY_1                                                            |                6 |             32 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer9_out_V_data_15_V_U/U_fifo_w16_d64_A_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/sY_10                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                           |                7 |             32 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer9_out_V_data_14_V_U/U_fifo_w16_d64_A_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/sX_10                                                                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/icmp_ln303_reg_3228_reg[0][0]                                   |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer9_out_V_data_13_V_U/U_fifo_w16_d64_A_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_1u_config18_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_1u_config18_s_fu_267/sX_40                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_1u_config18_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_1u_config18_s_fu_267/grp_dense_resource_rf_leq_nin_ap_fixed_ap_fixed_16_6_5_3_0_config18_mult_0_0_fu_300/icmp_ln303_reg_1710_reg[0][0]             |                5 |             32 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer9_out_V_data_12_V_U/U_fifo_w16_d64_A_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer9_out_V_data_11_V_U/U_fifo_w16_d64_A_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                           |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_145/grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167/in_index_0_i30_reg_202[31]_i_1_n_1                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                           |               10 |             32 |         3.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer9_out_V_data_10_V_U/U_fifo_w16_d64_A_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/layer9_out_V_data_0_V_U/U_fifo_w16_d64_A_ram/shiftReg_ce                                                                                                                                                                                                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                           |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_145/grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167/ap_CS_fsm_reg[1]_1[0]                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_145/grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167/pY_7                                          |                8 |             32 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_145/grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167/ap_CS_fsm_reg[1]_0[0]                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_145/grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167/icmp_ln284_7_reg_827_reg[0][0]                |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_145/grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167/E[0]                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_145/grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167/SR[0]                                         |                9 |             32 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_2_proc_U0/regslice_both_out_data_U/obuf_inst/E[0]                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/Loop_2_proc_U0/regslice_both_out_data_U/ibuf_inst/ireg[32]_i_1__0_n_1                                                                                                                                                                                                                              |               12 |             33 |         2.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg                                                                                                                                                                                                                                                    | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_coelsc_tag_reg0                                                                                                                                                                                                                  |                5 |             33 |         6.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/m_axi_awready_0[0]                                                                                                                                                                                                                                                                                                                                               | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                              |                9 |             33 |         3.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_1_proc604_U0/regslice_both_in_data_U/obuf_inst/E[0]                                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/hier_0/myproject_axi_0/inst/Loop_1_proc604_U0/regslice_both_in_data_U/ibuf_inst/ireg[32]_i_1_n_1                                                                                                                                                                                                                               |                8 |             33 |         4.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_2_proc_U0/regslice_both_out_data_U/D[2]                                                                                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                           |                7 |             33 |         4.71 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/E[0]                                                                                                                                                                                                                                                                                                                                                     | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                              |                8 |             33 |         4.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_1_proc604_U0/regslice_both_in_last_V_U/obuf_inst/odata_reg[1]_1[0]                                                                                                                                                                                                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                6 |             33 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_2_proc_U0/regslice_both_out_data_U/obuf_inst/odata[31]_i_2_n_1                                                                                                                                                                                                                                                                                                                                                                                                   | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                6 |             33 |         5.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                                                                                                                                                                                      | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                                                                                     |               10 |             33 |         3.30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                          |                8 |             33 |         4.12 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                             |               10 |             33 |         3.30 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                          |               14 |             34 |         2.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/in_index_0_i66_reg_290[31]_i_1_n_1                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                           |               10 |             34 |         3.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/Q[1]                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                           |               12 |             35 |         2.92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/Q[1]                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                           |               12 |             35 |         2.92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                                                                                        |                6 |             35 |         5.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                                                                               |               13 |             35 |         2.69 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config14_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483/grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0_fu_557/Q[1]                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                           |               12 |             35 |         2.92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                                                                                                                                                                                                                                                                | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_2[0]                                                                                                                                                                                            |                6 |             36 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_1_proc604_U0/myproject_axi_fpext_32ns_64_3_1_U1/ce_r                                                                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                           |               10 |             36 |         3.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                                                                                                                                                                                                                                                           | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                                                                                                |               11 |             37 |         3.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_145/grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167/Q[1]                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                           |               11 |             37 |         3.36 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                                                                                                                                                                     | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                          |                7 |             37 |         5.29 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_16_6_5_3_0_4u_config16_U0/ap_CS_fsm[64]_i_1_n_1                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |                9 |             38 |         4.22 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_179/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217/Q[1]                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                           |               12 |             38 |         3.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config14_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483/grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0_fu_557/in_index_0_i30_reg_386[31]_i_1_n_1                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                           |               10 |             38 |         3.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/in_index_0_i42_reg_402[31]_i_2_n_1                                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/in_index_0_i42_reg_402[31]_i_1_n_1                              |               10 |             38 |         3.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/hier_0/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                                 |                7 |             41 |         5.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                          |               13 |             41 |         3.15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                                                                                                                                                                                                                                                                 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                          |                9 |             41 |         4.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                                                                             |               15 |             42 |         2.80 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                           |                6 |             43 |         7.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                           |                6 |             43 |         7.17 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                                                                                                                                                                                                                                                     | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                                                                                                              |               10 |             44 |         4.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                           |               11 |             44 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                           |               10 |             44 |         4.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                           |                7 |             45 |         6.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/p_1_in                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                                                        |               11 |             45 |         4.09 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                           |                7 |             45 |         6.43 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                                                                                                                                                                                                                                                       | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                                                                                         |                8 |             46 |         5.75 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                                                                                         |                7 |             46 |         6.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/p_1_in                                                                                                                                                                                                                                                                                                                                                                                                                          | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                                                                                        |               10 |             46 |         4.60 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_1_proc604_U0/ap_CS_fsm_state11                                                                                                                                                                                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                           |               13 |             48 |         3.69 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0_data_V_data_2_V_read                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                           |               12 |             48 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_cntr0                                                                                                                                               |               17 |             52 |         3.06 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                          |               21 |             54 |         2.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0                                                                                                                                                                                                                                                                                                                               | design_1_i/hier_0/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                                 |                8 |             59 |         7.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0                                                                                                                                                                                                                                                                                                                            | design_1_i/hier_0/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0                                                                                                                                                                                                                                 |                8 |             59 |         7.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                          |                8 |             60 |         7.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                                                                                                                                                                                                                                                                  | design_1_i/hier_0/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                                                                                          |               10 |             60 |         6.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config14_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483/grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0_fu_557/ap_return_0_preg[15]_i_1__2_n_1                                                                                                                                                                              | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |               13 |             61 |         4.69 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_145/grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167/ap_return_0_preg[15]_i_1__0_n_1                                                                                                                                                                                  | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |               10 |             61 |         6.10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_145/grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167/res_3_V_write_assign22_reg_407_0                                                                                                                                                                                 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_145/grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167/res_0_V_write_assign28_reg_365[3]_i_1_n_1     |               30 |             62 |         2.07 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config14_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483/grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0_fu_557/res_3_V_write_assign22_reg_532_0                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config14_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483/grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0_fu_557/res_0_V_write_assign28_reg_490[1]_i_1_n_1 |               32 |             63 |         1.97 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_16_6_5_3_0_4u_config16_U0/tmp_data_0_V_14_reg_2580                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                           |               14 |             64 |         4.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_16_6_5_3_0_4u_config16_U0/tmp_data_0_V_15_reg_2780                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                           |               19 |             64 |         3.37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_16_6_5_3_0_4u_config16_U0/tmp_data_0_V_9_reg_1580                                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                           |               17 |             64 |         3.76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_16_6_5_3_0_4u_config16_U0/tmp_data_0_V_16_reg_2980                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                           |               10 |             64 |         6.40 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_16_6_5_3_0_4u_config16_U0/resized_V_data_0_V_din257_out                                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                           |               12 |             64 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_16_6_5_3_0_4u_config16_U0/tmp_data_0_V_13_reg_2380                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                           |               18 |             64 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_16_6_5_3_0_4u_config16_U0/tmp_data_0_V_12_reg_2180                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                           |               15 |             64 |         4.27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_16_6_5_3_0_4u_config16_U0/resized_V_data_0_V_din372_out                                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                           |               42 |             64 |         1.52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_16_6_5_3_0_4u_config16_U0/resized_V_data_0_V_din267_out                                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                           |               13 |             64 |         4.92 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_16_6_5_3_0_4u_config16_U0/resized_V_data_0_V_din259_out                                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                           |               18 |             64 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_16_6_5_3_0_4u_config16_U0/tmp_data_0_V_11_reg_1980                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                           |               16 |             64 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_16_6_5_3_0_4u_config16_U0/resized_V_data_0_V_din361_out                                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                           |               12 |             64 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_16_6_5_3_0_4u_config16_U0/resized_V_data_0_V_din263_out                                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                           |               11 |             64 |         5.82 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_16_6_5_3_0_4u_config16_U0/resized_V_data_0_V_din365_out                                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                           |               25 |             64 |         2.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_16_6_5_3_0_4u_config16_U0/tmp_data_0_V_10_reg_1780                                                                                                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                           |               18 |             64 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_16_6_5_3_0_4u_config16_U0/tmp_data_0_V_reg_1380                                                                                                                                                                                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                           |               55 |             64 |         1.16 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0_data_V_data_3_V_read                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                           |               16 |             64 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_U0/ap_enable_reg_pp0_iter10                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                           |               23 |             64 |         2.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_U0/pool_window_3_V_10_reg_7090                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                           |               16 |             64 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_1_proc604_U0/ap_CS_fsm_state5                                                                                                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                           |               21 |             64 |         3.05 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config15_U0/tmp_data_0_V_reg_1840                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                           |                8 |             64 |         8.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config3_U0/tmp_data_0_V_reg_1840                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                           |               15 |             64 |         4.27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config14_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483/grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config14_mult_0_0_0_0_0_fu_557/res_3_V_write_assign22_reg_532_0                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                           |               26 |             65 |         2.50 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_145/grp_dense_resource_rf_gt_nin_rem0_ap_fixed_ap_fixed_config2_mult_0_0_0_0_0_fu_167/res_3_V_write_assign22_reg_407_0                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                           |               27 |             66 |         2.44 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_1_proc604_U0/ap_CS_fsm_state6                                                                                                                                                                                                                                                                                                                                                                                                                                    |                                                                                                                                                                                                                                                                                                                                           |               23 |             66 |         2.87 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/E[0]                                                                                                                                                                                                                                                                                                                                                                                  | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                              |               13 |             66 |         5.08 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                                                                                                                                                                                                                                                                            | design_1_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                                                                                              |               13 |             67 |         5.15 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                           |               19 |             67 |         3.53 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/s_axi_rready[0][0]                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                           |               18 |             67 |         3.72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                           |               18 |             67 |         3.72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.read_data_inst/E[0]                                                                                                                                                                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                                                                                           |               19 |             67 |         3.53 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_1_proc604_U0/E[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |               15 |             78 |         5.20 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config15_U0/relu_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_relu_config15_U0_res_V_data_3_V_write                                                                                                                                                                                                                                                                                           | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |               18 |             96 |         5.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/Loop_2_proc_U0/lsb_index_reg_526[0]_i_1_n_1                                                                                                                                                                                                                                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                           |               26 |             97 |         3.73 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config9_U0/E[0]                                                                                                                                                                                                                                                                                                                                                                               | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |               39 |            112 |         2.87 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_16_6_5_3_0_8u_config12_U0/data_in_row_5_data_0_V_reg_3940                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                           |               48 |            128 |         2.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_1u_config18_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_1u_config18_U0_data_V_data_7_V_read                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                           |               44 |            128 |         2.91 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_179/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217/ap_return_0_preg1                                                                                                                                                                                                                       | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |               53 |            128 |         2.42 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_16_6_5_3_0_8u_config12_U0/data_in_row_3_data_0_V_reg_3140                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                           |               36 |            128 |         3.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config11_U0/tmp_data_V_0_reg_2840                                                                                                                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                                                                                                                                           |               65 |            128 |         1.97 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_U0/pool_window_3_V_1_reg_11070                                                                                                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                           |               34 |            128 |         3.76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/ap_enable_reg_pp0_iter5                                                                                                                                                                                                            |                                                                                                                                                                                                                                                                                                                                           |               43 |            128 |         2.98 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_179/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217/ap_enable_reg_pp0_iter5                                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                                                                                           |               38 |            128 |         3.37 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0_data_V_data_0_V_read                                                                                                                                                                                                                                                                                         |                                                                                                                                                                                                                                                                                                                                           |               33 |            128 |         3.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_U0/ap_enable_reg_pp0_iter10                                                                                                                                                                                                                                                                                                                                                          |                                                                                                                                                                                                                                                                                                                                           |               61 |            128 |         2.10 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_16_6_5_3_0_8u_config12_U0/data_in_row_2_data_0_V_reg_2740                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                           |               37 |            128 |         3.46 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_16_6_5_3_0_8u_config12_U0/data_in_row_0_data_0_V_reg_1940                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                           |               31 |            128 |         4.13 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_16_6_5_3_0_8u_config12_U0/data_in_row_1_data_0_V_reg_2340                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                           |               78 |            128 |         1.64 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_16_6_5_3_0_8u_config12_U0/data_in_row_4_data_0_V_reg_3540                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                           |               34 |            128 |         3.76 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_16_6_5_3_0_8u_config12_U0/data_in_row_7_data_0_V_reg_4740                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                           |               42 |            128 |         3.05 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0/tmp_data_V_0_reg_2840                                                                                                                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                                                                                                                           |               30 |            128 |         4.27 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/resize_nearest_array_ap_fixed_16_6_5_3_0_8u_config12_U0/data_in_row_6_data_0_V_reg_4340                                                                                                                                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                                                                                                           |               32 |            128 |         4.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0/relu_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_relu_config6_U0_res_V_data_7_V_write                                                                                                                                                                                                                                                                                             | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |               41 |            192 |         4.68 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_U0/and_ln191_4_reg_7900                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                           |               50 |            193 |         3.86 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/res_9_V_write_assign46_reg_700                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                           |              153 |            256 |         1.67 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_1_fu_577/res_7_V_write_assign26_reg_552                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                           |              186 |            256 |         1.38 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/res_9_V_write_assign46_reg_700                                                                                                                                                                                        | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/res_0_V_write_assign64_reg_574[15]_i_1_n_1         |              128 |            256 |         2.00 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/relu_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_16u_relu_config9_U0/tmp_data_V_0_reg_4840                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                           |              129 |            256 |         1.98 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/icmp_ln135_reg_3193_pp0_iter5_reg_reg[0]_fret_n_1                                                                                                                                                                     | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |              103 |            256 |         2.49 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config14_U0/D[0]                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                           |               75 |            256 |         3.41 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_179/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217/res_7_V_write_assign26_reg_481                                                                                                                                                                                                          | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_179/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_fu_217/res_0_V_write_assign40_reg_376[15]_i_1_n_1                           |               92 |            256 |         2.78 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_U0/line_buffer_Array_V_6_0_3_U/pooling2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_4u_config4_s_line_buhbi_core_U/icmp_ln241_reg_673_reg[0]                                                                                                                                                                                                                                     |                                                                                                                                                                                                                                                                                                                                           |               46 |            256 |         5.57 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/D[0]                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                           |               71 |            256 |         3.61 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_U0/and_ln191_2_reg_13140                                                                                                                                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                                                                                                                           |               89 |            385 |         4.33 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_U0/line_buffer_Array_V_7_0_7_U/pooling2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_8u_config7_s_line_butde_core_U/ap_enable_reg_pp0_iter1_reg                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                                                                                           |               65 |            512 |         7.88 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/shiftReg_ce                                                                                                                                                                                                           |                                                                                                                                                                                                                                                                                                                                           |              129 |            512 |         3.97 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_145/call_ret3_shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_fu_229/line_buffer_Array_V_2_0_0_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_3u_config2_s_line_buffer_Array_V_bkb_core_U/ap_CS_fsm_reg[0]                                                                                     |                                                                                                                                                                                                                                                                                                                                           |              132 |            659 |         4.99 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_4u_array_ap_fixed_16_6_5_3_0_8u_config5_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_179/call_ret2_shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_fu_297/line_buffer_Array_V_3_0_0_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_4u_config5_s_line_buffer_Array_V_lbW_core_U/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config5_s_fu_179_ap_start_reg_reg    |                                                                                                                                                                                                                                                                                                                                           |              146 |            835 |         5.72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              |                                                                                                                                                                                                                                                                                                                                           |              454 |            971 |         2.14 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_1u_config18_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_1u_config18_s_fu_267/ap_CS_fsm_reg[0]_fret_n_1                                                                                                                                                                                                                                                                        |                                                                                                                                                                                                                                                                                                                                           |              326 |           1539 |         4.72 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/call_ret1_shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_fu_529/line_buffer_Array_V_4_0_0_U/shift_line_buffer_array_ap_fixed_16_6_5_3_0_8u_config8_s_line_buffer_Array_V_Bew_core_U/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299_ap_start_reg_reg |                                                                                                                                                                                                                                                                                                                                           |              277 |           1539 |         5.56 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_8u_array_ap_fixed_16_6_5_3_0_16u_config8_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_16u_config8_s_fu_299/grp_dense_resource_rf_gt_nin_rem0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_fu_377/ap_rst_n_0                                         |              727 |           2054 |         2.83 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_4u_config14_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config14_s_fu_483/ap_CS_fsm_reg[0]_fret_n_1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                           |              534 |           2947 |         5.52 |
|  design_1_i/processing_system7_0/inst/FCLK_CLK0 | design_1_i/hier_0/myproject_axi_0/inst/myproject_U0/conv_2d_cl_array_ap_fixed_16u_array_ap_fixed_16_6_5_3_0_8u_config10_U0/grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_8u_config10_s_fu_491/ap_CS_fsm_reg[0]_fret_n_1                                                                                                                                                                                                                                                                       |                                                                                                                                                                                                                                                                                                                                           |              580 |           2947 |         5.08 |
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


