Warning:  Parameter "printStats" is undocumented.
Warning:  Parameter "traceFile" is undocumented.
Warning:  Parameter "rangeStart" is undocumented.
Warning:  Parameter "interleaveSize" is undocumented.
Warning:  Parameter "interleaveStep" is undocumented.
== Loading device model file 'DDR3_micron_32M_8B_x4_sg125.ini' == 
== Loading system model file 'system.ini' == 
WARNING: UNKNOWN KEY 'DEBUG_TRANS_FLOW' IN INI FILE
===== MemorySystem 0 =====
CH. 0 TOTAL_STORAGE : 2048MB | 1 Ranks | 16 Devices per rank
===== MemorySystem 1 =====
CH. 1 TOTAL_STORAGE : 2048MB | 1 Ranks | 16 Devices per rank
Inserting stop event at cycle 5000ns
cpu: -1 Issued Write (0) for address 0xe5c
DRAMSim2 Clock Frequency =1Hz, CPU Clock Frequency=1Hz
WARNING: address 0xe5c is not aligned to the request size of 64
WARNING: address 0xe5c is not aligned to the request size of 64
WARNING: address 0xe5c is not aligned to the request size of 64
cpu: -2 Issued Read (4) for address 0x56c
cpu: Received MemEvent with command 4 (response to 0, addr 0xe5c) [Time: 60] [1 outstanding requests]
cpu: -3 Issued Read (8) for address 0x90c
cpu: Received MemEvent with command 2 (response to 4, addr 0x56c) [Time: 40] [1 outstanding requests]
cpu: Received MemEvent with command 2 (response to 8, addr 0x90c) [Time: 40] [0 outstanding requests]
cpu: -4 Issued Read (13) for address 0xb0c
cpu: -5 Issued Read (16) for address 0x704
cpu: Received MemEvent with command 2 (response to 13, addr 0xb0c) [Time: 45] [1 outstanding requests]
cpu: -6 Issued Read (20) for address 0xf1c
cpu: Received MemEvent with command 2 (response to 16, addr 0x704) [Time: 43] [1 outstanding requests]
cpu: Received MemEvent with command 2 (response to 20, addr 0xf1c) [Time: 30] [0 outstanding requests]
cpu: -7 Issued Read (25) for address 0x7e0
cpu: Received MemEvent with command 2 (response to 25, addr 0x7e0) [Time: 44] [0 outstanding requests]
cpu: -8 Issued Read (29) for address 0x66c
cpu: -9 Issued Read (33) for address 0x234
cpu: Received MemEvent with command 2 (response to 29, addr 0x66c) [Time: 44] [1 outstanding requests]
cpu: -10 Issued Read (36) for address 0x7c0
cpu: Received MemEvent with command 2 (response to 36, addr 0x7c0) [Time: 4] [1 outstanding requests]
cpu: Received MemEvent with command 2 (response to 33, addr 0x234) [Time: 40] [0 outstanding requests]
cpu: -11 Issued Read (39) for address 0xe8
cpu: Received MemEvent with command 2 (response to 39, addr 0xe8) [Time: 44] [0 outstanding requests]
cpu: -12 Issued Read (43) for address 0x184
cpu: Received MemEvent with command 2 (response to 43, addr 0x184) [Time: 44] [0 outstanding requests]
cpu: -13 Issued Read (47) for address 0xbb4
cpu: -14 Issued Write (50) for address 0x92c
WARNING: address 0x92c is not aligned to the request size of 64
WARNING: address 0x92c is not aligned to the request size of 64
WARNING: address 0x92c is not aligned to the request size of 64
cpu: Received MemEvent with command 2 (response to 47, addr 0xbb4) [Time: 44] [1 outstanding requests]
cpu: -15 Issued Read (55) for address 0x25c
cpu: Received MemEvent with command 4 (response to 50, addr 0x92c) [Time: 60] [1 outstanding requests]
cpu: Received MemEvent with command 2 (response to 55, addr 0x25c) [Time: 59] [0 outstanding requests]
cpu: -16 Issued Read (60) for address 0x104
cpu: -17 Issued Read (63) for address 0x768
cpu: Received MemEvent with command 2 (response to 60, addr 0x104) [Time: 44] [1 outstanding requests]
cpu: Received MemEvent with command 2 (response to 63, addr 0x768) [Time: 42] [0 outstanding requests]
cpu: -18 Issued Read (68) for address 0xa6c
cpu: Received MemEvent with command 2 (response to 68, addr 0xa6c) [Time: 44] [0 outstanding requests]
cpu: -19 Issued Read (72) for address 0x9b8
cpu: Received MemEvent with command 2 (response to 72, addr 0x9b8) [Time: 44] [0 outstanding requests]
cpu: -20 Issued Read (76) for address 0xadc
cpu: Received MemEvent with command 2 (response to 76, addr 0xadc) [Time: 44] [0 outstanding requests]
cpu: -21 Issued Read (80) for address 0x110
cpu: Received MemEvent with command 2 (response to 80, addr 0x110) [Time: 4] [0 outstanding requests]
cpu: -22 Issued Read (82) for address 0xe48
cpu: Received MemEvent with command 2 (response to 82, addr 0xe48) [Time: 4] [0 outstanding requests]
cpu: -23 Issued Read (84) for address 0x17c
cpu: -24 Issued Read (87) for address 0xd64
cpu: Received MemEvent with command 2 (response to 84, addr 0x17c) [Time: 44] [1 outstanding requests]
cpu: Received MemEvent with command 2 (response to 87, addr 0xd64) [Time: 46] [0 outstanding requests]
cpu: -25 Issued Read (92) for address 0x868
cpu: -26 Issued Read (95) for address 0x570
cpu: Received MemEvent with command 2 (response to 95, addr 0x570) [Time: 4] [1 outstanding requests]
cpu: Received MemEvent with command 2 (response to 92, addr 0x868) [Time: 44] [0 outstanding requests]
cpu: -27 Issued Read (98) for address 0x450
cpu: Received MemEvent with command 2 (response to 98, addr 0x450) [Time: 44] [0 outstanding requests]
cpu: -28 Issued Read (102) for address 0xe30
cpu: Received MemEvent with command 2 (response to 102, addr 0xe30) [Time: 44] [0 outstanding requests]
cpu: -29 Issued Read (106) for address 0x974
cpu: Received MemEvent with command 2 (response to 106, addr 0x974) [Time: 44] [0 outstanding requests]
cpu: -30 Issued Write (110) for address 0xe68
cpu: Received MemEvent with command 4 (response to 110, addr 0xe68) [Time: 4] [0 outstanding requests]
cpu: -31 Issued Read (112) for address 0x704
cpu: Received MemEvent with command 2 (response to 112, addr 0x704) [Time: 4] [0 outstanding requests]
cpu: -32 Issued Read (114) for address 0xe2c
cpu: Received MemEvent with command 2 (response to 114, addr 0xe2c) [Time: 4] [0 outstanding requests]
cpu: -33 Issued Read (116) for address 0x864
cpu: Received MemEvent with command 2 (response to 116, addr 0x864) [Time: 4] [0 outstanding requests]
cpu: -34 Issued Write (118) for address 0x7fc
WARNING: address 0x7fc is not aligned to the request size of 64
WARNING: address 0x7fc is not aligned to the request size of 64
WARNING: address 0x7fc is not aligned to the request size of 64
cpu: -35 Issued Read (122) for address 0x9c
cpu: Received MemEvent with command 4 (response to 118, addr 0x7fc) [Time: 60] [1 outstanding requests]
cpu: Received MemEvent with command 2 (response to 122, addr 0x9c) [Time: 56] [0 outstanding requests]
cpu: -36 Issued Read (127) for address 0xc10
cpu: Received MemEvent with command 2 (response to 127, addr 0xc10) [Time: 44] [0 outstanding requests]
cpu: -37 Issued Read (131) for address 0xc90
cpu: Received MemEvent with command 2 (response to 131, addr 0xc90) [Time: 44] [0 outstanding requests]
cpu: -38 Issued Read (135) for address 0xca4
cpu: Received MemEvent with command 2 (response to 135, addr 0xca4) [Time: 4] [0 outstanding requests]
cpu: -39 Issued Read (137) for address 0x748
cpu: Received MemEvent with command 2 (response to 137, addr 0x748) [Time: 4] [0 outstanding requests]
TrivialCPU cpu Finished after 39 issued reads, 39 returned (4999 clocks)
Number of Pending Requests per Cycle (Binned by 2 Requests)
- 0 Cycles: 4779
- 2 Cycles: 220
--------------------------------------------------------------------
Name: l1cache
--------------------------------------------------------------------
GetS-IS misses: 26
GetX-SM misses: 2
GetX-IM misses: 1
GetS hits: 35
GetX hits: 4
Total misses: 29
Total hits: 39
Hit Ratio:  57.353%
PutS received: 0
PutM received: 0
PUTS sent due to evictions: 0
PUTM sent due to evictions: 0
PUTM sent due to invalidations: 0
Invalidates recieved that locked due to user atomic lock: 0
Total instructions recieved: 68
Memory requests received (non-coherency related): 39

