# Assassyn åŸºæœ¬è¯­æ³•é€ŸæŸ¥è¡¨

> **å¿«é€Ÿå‚è€ƒï¼š** è¿™æ˜¯ä¸€ä»½ç®€æ˜çš„ Assassyn è¯­æ³•é€ŸæŸ¥è¡¨ï¼Œé€‚åˆåˆå­¦è€…å¿«é€Ÿä¸Šæ‰‹ã€‚è¯¦ç»†æ•™ç¨‹è¯·å‚è€ƒ [`assassynå…¥é—¨æ•™ç¨‹.md`](assassynå…¥é—¨æ•™ç¨‹.md)ã€‚

## ç›®å½•
- [æœ€å°å¯è¿è¡Œç¤ºä¾‹](#æœ€å°å¯è¿è¡Œç¤ºä¾‹)
- [æ ¸å¿ƒè¯­æ³•](#æ ¸å¿ƒè¯­æ³•)
- [å¸¸ç”¨æ“ä½œ](#å¸¸ç”¨æ“ä½œ)
- [å®Œæ•´ç¤ºä¾‹](#å®Œæ•´ç¤ºä¾‹)

---

## æœ€å°å¯è¿è¡Œç¤ºä¾‹

```python
from assassyn.frontend import *
from assassyn.backend import elaborate
from assassyn import utils

# 1. å®šä¹‰æ¨¡å—
class Counter(Module):
    def __init__(self):
        super().__init__(ports={})
    
    @module.combinational
    def build(self):
        # å®šä¹‰å¯„å­˜å™¨
        cnt = RegArray(UInt(32), 1)
        
        # æ›´æ–°å¯„å­˜å™¨
        (cnt & self)[0] <= cnt[0] + UInt(32)(1)
        
        # æ‰“å°æ—¥å¿—
        log("è®¡æ•°: {}", cnt[0])

# 2. è¿è¡Œä»¿çœŸ
def test():
    sys = SysBuilder('my_system')
    with sys:
        counter = Counter()
        counter.build()
    
    simulator_path, _ = elaborate(sys, verilog=False)
    raw = utils.run_simulator(simulator_path)
    print(raw)

if __name__ == "__main__":
    test()
```

---

## æ ¸å¿ƒè¯­æ³•

### 1. å¯¼å…¥å¿…è¦æ¨¡å—

```python
from assassyn.frontend import *
from assassyn.backend import elaborate
from assassyn import utils
```

### 2. å®šä¹‰æ¨¡å—

```python
class MyModule(Module):
    def __init__(self):
        super().__init__(ports={
            'input1': Port(UInt(32)),    # 32ä½æ— ç¬¦å·æ•´æ•°è¾“å…¥
            'output1': Port(Bits(8))      # 8ä½è¾“å‡º
        })
```

### 3. å®šä¹‰ç»„åˆé€»è¾‘

```python
@module.combinational
def build(self):
    # æ¨¡å—é€»è¾‘å†™åœ¨è¿™é‡Œ
    pass
```

### 4. å®šä¹‰å¯„å­˜å™¨ï¼ˆçŠ¶æ€ï¼‰

```python
# è¯­æ³•ï¼šRegArray(ç±»å‹, æ•°é‡)
cnt = RegArray(UInt(32), 1)        # 1ä¸ª32ä½è®¡æ•°å™¨
flags = RegArray(Bits(1), 4)       # 4ä¸ªæ ‡å¿—ä½
buffer = RegArray(UInt(8), 256)    # 256ä¸ª8ä½æ•°æ®
```

### 5. è¯»å–å¯„å­˜å™¨

```python
current_value = cnt[0]             # è¯»å–ç¬¬0ä¸ªå¯„å­˜å™¨
flag = flags[2]                    # è¯»å–ç¬¬2ä¸ªæ ‡å¿—ä½
```

### 6. æ›´æ–°å¯„å­˜å™¨

```python
# é‡è¦ï¼šå¯„å­˜å™¨æ›´æ–°åœ¨ä¸‹ä¸€ä¸ªæ—¶é’Ÿå‘¨æœŸæ‰ç”Ÿæ•ˆï¼
(cnt & self)[0] <= new_value       # å®‰æ’åœ¨ä¸‹ä¸€å‘¨æœŸæ›´æ–°
```

### 7. è¯»å–ç«¯å£

```python
@module.combinational
def build(self):
    # è¯»å–æ‰€æœ‰ç«¯å£ï¼ˆæŒ‰å®šä¹‰é¡ºåºï¼‰
    input1, output1 = self.pop_all_ports(True)
```

### 8. æ¡ä»¶æ‰§è¡Œ

```python
# ä½¿ç”¨ with Conditionï¼Œä¸è¦ç”¨ Python çš„ if
with Condition(cnt[0] < UInt(32)(100)):
    log("è®¡æ•°å°äº100")
    (cnt & self)[0] <= cnt[0] + UInt(32)(1)
```

### 9. æ¨¡å—é—´é€šä¿¡

```python
# è°ƒç”¨å…¶ä»–æ¨¡å—ï¼ˆå¼‚æ­¥è°ƒç”¨ï¼Œä¸‹ä¸€å‘¨æœŸæ‰§è¡Œï¼‰
other_module.async_called(
    param1=value1,
    param2=value2
)
```

### 10. æ‰“å°æ—¥å¿—

```python
log("è°ƒè¯•ä¿¡æ¯: {}", variable)
log("å¤šä¸ªå€¼: {}, {}", value1, value2)
```

---

## å¸¸ç”¨æ“ä½œ

### æ•°æ®ç±»å‹

```python
# æ— ç¬¦å·æ•´æ•°
UInt(8)     # 8ä½æ— ç¬¦å·æ•´æ•°
UInt(32)    # 32ä½æ— ç¬¦å·æ•´æ•°

# æœ‰ç¬¦å·æ•´æ•°
Int(8)      # 8ä½æœ‰ç¬¦å·æ•´æ•°
Int(32)     # 32ä½æœ‰ç¬¦å·æ•´æ•°

# ä½å‘é‡
Bits(1)     # 1ä½
Bits(32)    # 32ä½å‘é‡
```

### åˆ›å»ºå¸¸é‡

```python
UInt(32)(0)      # 32ä½æ— ç¬¦å·æ•´æ•° 0
UInt(32)(100)    # 32ä½æ— ç¬¦å·æ•´æ•° 100
Bits(1)(1)       # 1ä½å€¼ 1
Int(32)(-5)      # 32ä½æœ‰ç¬¦å·æ•´æ•° -5
```

### ç®—æœ¯è¿ç®—

```python
result = a + b          # åŠ æ³•
result = a - b          # å‡æ³•
result = a * b          # ä¹˜æ³•
result = a / b          # é™¤æ³•
```

### ä½è¿ç®—

```python
result = a & b          # æŒ‰ä½ä¸
result = a | b          # æŒ‰ä½æˆ–
result = ~a             # æŒ‰ä½å–å
result = a ^ b          # æŒ‰ä½å¼‚æˆ–
result = a << 2         # å·¦ç§»2ä½
result = a >> 2         # å³ç§»2ä½
```

### æ¯”è¾ƒè¿ç®—

```python
is_equal = (a == b)     # ç›¸ç­‰
not_equal = (a != b)    # ä¸ç­‰
greater = (a > b)       # å¤§äº
less = (a < b)          # å°äº
gte = (a >= b)          # å¤§äºç­‰äº
lte = (a <= b)          # å°äºç­‰äº
```

### ç±»å‹è½¬æ¢

```python
# ä½å‘é‡è½¬æ¢
bits_val = int_val.bitcast(Bits(32))

# æ•´æ•°è½¬æ¢
int_val = bits_val.bitcast(Int(32))
uint_val = bits_val.bitcast(UInt(32))
```

### æ¡ä»¶é€‰æ‹©

```python
# ä¸‰å…ƒé€‰æ‹©ï¼šcondition.select(true_value, false_value)
result = condition.select(UInt(32)(1), UInt(32)(0))
```

---

## å®Œæ•´ç¤ºä¾‹

### ç¤ºä¾‹ 1: ç®€å•è®¡æ•°å™¨

```python
from assassyn.frontend import *
from assassyn.backend import elaborate
from assassyn import utils

class SimpleCounter(Module):
    def __init__(self):
        super().__init__(ports={})
    
    @module.combinational
    def build(self):
        # å®šä¹‰è®¡æ•°å™¨
        cnt = RegArray(UInt(32), 1)
        
        # è®¡ç®—æ–°å€¼
        new_cnt = cnt[0] + UInt(32)(1)
        
        # æ›´æ–°è®¡æ•°å™¨
        (cnt & self)[0] <= new_cnt
        
        # æ‰“å°å½“å‰å€¼
        log("è®¡æ•°å™¨: {}", cnt[0])

def test_counter():
    sys = SysBuilder('counter')
    with sys:
        counter = SimpleCounter()
        counter.build()
    
    simulator_path, _ = elaborate(sys, verilog=False)
    raw = utils.run_simulator(simulator_path)
    print(raw)

if __name__ == "__main__":
    test_counter()
```

### ç¤ºä¾‹ 2: å¸¦æ¡ä»¶çš„è®¡æ•°å™¨

```python
from assassyn.frontend import *
from assassyn.backend import elaborate
from assassyn import utils

class ConditionalCounter(Module):
    def __init__(self):
        super().__init__(ports={})
    
    @module.combinational
    def build(self):
        # å®šä¹‰è®¡æ•°å™¨å’Œæ ‡å¿—
        cnt = RegArray(UInt(32), 1)
        done = RegArray(Bits(1), 1)
        
        # åªåœ¨æœªå®Œæˆæ—¶è®¡æ•°
        with Condition(done[0] == Bits(1)(0)):
            new_cnt = cnt[0] + UInt(32)(1)
            (cnt & self)[0] <= new_cnt
            
            # è¾¾åˆ°100æ—¶è®¾ç½®å®Œæˆæ ‡å¿—
            with Condition(new_cnt >= UInt(32)(100)):
                (done & self)[0] <= Bits(1)(1)
                log("è®¡æ•°å®Œæˆï¼")
            
            log("è®¡æ•°ä¸­: {}", cnt[0])

def test_conditional():
    sys = SysBuilder('conditional')
    with sys:
        counter = ConditionalCounter()
        counter.build()
    
    simulator_path, _ = elaborate(sys, verilog=False)
    raw = utils.run_simulator(simulator_path)
    print(raw)

if __name__ == "__main__":
    test_conditional()
```

### ç¤ºä¾‹ 3: æ¨¡å—é—´é€šä¿¡

```python
from assassyn.frontend import *
from assassyn.backend import elaborate
from assassyn import utils

class DataProcessor(Module):
    """æ•°æ®å¤„ç†æ¨¡å—"""
    def __init__(self):
        super().__init__(ports={
            'data': Port(UInt(32))
        })
    
    @module.combinational
    def build(self):
        data = self.pop_all_ports(True)
        
        # æ•°æ®ç¿»å€
        result = data * UInt(32)(2)
        log("å¤„ç†æ•°æ®: {} -> {}", data, result)

class Driver(Module):
    """é©±åŠ¨æ¨¡å—"""
    def __init__(self):
        super().__init__(ports={})
    
    @module.combinational
    def build(self, processor: DataProcessor):
        # å®šä¹‰è®¡æ•°å™¨
        cnt = RegArray(UInt(32), 1)
        (cnt & self)[0] <= cnt[0] + UInt(32)(1)
        
        # æ¯ä¸ªå‘¨æœŸå‘é€æ•°æ®ç»™å¤„ç†å™¨
        processor.async_called(data=cnt[0])
        log("å‘é€æ•°æ®: {}", cnt[0])

def test_communication():
    sys = SysBuilder('communication')
    with sys:
        processor = DataProcessor()
        driver = Driver()
        
        processor.build()
        driver.build(processor)
    
    simulator_path, _ = elaborate(sys, verilog=False)
    raw = utils.run_simulator(simulator_path)
    print(raw)

if __name__ == "__main__":
    test_communication()
```

### ç¤ºä¾‹ 4: ä½¿ç”¨ SRAM

```python
from assassyn.frontend import *
from assassyn.backend import elaborate
from assassyn import utils

class SRAMReader(Module):
    """SRAM è¯»å–æ¨¡å—"""
    def __init__(self):
        super().__init__(ports={
            'rdata': Port(Bits(32))
        })
    
    @module.combinational
    def build(self):
        rdata = self.pop_all_ports(False)
        log("è¯»å–æ•°æ®: {}", rdata)

class SRAMDriver(Module):
    """SRAM é©±åŠ¨æ¨¡å—"""
    def __init__(self):
        super().__init__(ports={})
    
    @module.combinational
    def build(self, sram, reader: SRAMReader):
        cnt = RegArray(UInt(32), 1)
        (cnt & self)[0] <= cnt[0] + UInt(32)(1)
        
        # åœ°å€
        addr = (cnt[0] & UInt(32)(7)).bitcast(Int(9))
        
        # å‰8ä¸ªå‘¨æœŸå†™å…¥ï¼Œåé¢è¯»å–
        we = (cnt[0] < UInt(32)(8)).bitcast(Bits(1))
        re = (cnt[0] >= UInt(32)(8)).bitcast(Bits(1))
        
        # å†™å…¥æ•°æ®
        wdata = (cnt[0] * UInt(32)(10)).bitcast(Bits(32))
        
        # è°ƒç”¨ SRAM
        sram.build(we=we, re=re, addr=addr, wdata=wdata, user=reader)
        
        log("SRAM æ“ä½œ: addr={}, we={}, re={}", addr, we, re)

def test_sram():
    sys = SysBuilder('sram_test')
    with sys:
        sram = SRAM(width=32, depth=16, init_file=None)
        reader = SRAMReader()
        driver = SRAMDriver()
        
        reader.build()
        driver.build(sram, reader)
        
        sys.expose_on_top(sram.dout)
    
    simulator_path, _ = elaborate(sys, verilog=False)
    raw = utils.run_simulator(simulator_path)
    print(raw)

if __name__ == "__main__":
    test_sram()
```

---

## é‡è¦æ³¨æ„äº‹é¡¹

### âœ… æ­£ç¡®åšæ³•

```python
# 1. å…ˆè®¡ç®—ï¼Œå†æ›´æ–°
new_value = cnt[0] + UInt(32)(1)
(cnt & self)[0] <= new_value
result = new_value  # ä½¿ç”¨è®¡ç®—çš„æ–°å€¼

# 2. ä½¿ç”¨ with Condition
with Condition(enable == Bits(1)(1)):
    do_something()

# 3. ä½¿ç”¨ pop_all_ports è¯»å–ç«¯å£
a, b = self.pop_all_ports(True)
```

### âŒ é”™è¯¯åšæ³•

```python
# 1. æ›´æ–°åç«‹å³è¯»å–ï¼ˆè¯»åˆ°çš„è¿˜æ˜¯æ—§å€¼ï¼ï¼‰
(cnt & self)[0] <= cnt[0] + UInt(32)(1)
result = cnt[0]  # é”™è¯¯ï¼è¿™æ˜¯æ—§å€¼

# 2. ä½¿ç”¨ Python çš„ ifï¼ˆä¸æ˜¯ç¡¬ä»¶æ¡ä»¶ï¼ï¼‰
if enable:  # é”™è¯¯ï¼
    do_something()

# 3. ç›´æ¥è®¿é—®ç«¯å£
a = self.port_a  # é”™è¯¯ï¼
```

---

## è°ƒè¯•æŠ€å·§

1. **ä½¿ç”¨æ—¥å¿—**ï¼šåœ¨å…³é”®ä½ç½®æ·»åŠ  `log()` è¯­å¥
   ```python
   log("å½“å‰çŠ¶æ€: cnt={}, flag={}", cnt[0], flag[0])
   ```

2. **æ£€æŸ¥ç±»å‹**ï¼šç¡®ä¿ç±»å‹åŒ¹é…
   ```python
   # éœ€è¦ Bits(1)ï¼Œä½†å¯èƒ½æœ‰ UInt(1)
   bits_val = uint_val.bitcast(Bits(1))
   ```

3. **éªŒè¯æ—¶åº**ï¼šè®°ä½å¯„å­˜å™¨æ›´æ–°å»¶è¿Ÿä¸€ä¸ªå‘¨æœŸ
   ```python
   # å‘¨æœŸ Nï¼šcnt[0] = 5
   (cnt & self)[0] <= UInt(32)(10)
   # å‘¨æœŸ Nï¼šcnt[0] è¿˜æ˜¯ 5
   # å‘¨æœŸ N+1ï¼šcnt[0] å˜æˆ 10
   ```

4. **ç®€åŒ–æµ‹è¯•**ï¼šä»æœ€ç®€å•çš„æ¨¡å—å¼€å§‹
   ```python
   # å…ˆç¡®ä¿ç®€å•è®¡æ•°å™¨å·¥ä½œ
   # å†æ·»åŠ å¤æ‚é€»è¾‘
   ```

---

## å­¦ä¹ è·¯å¾„

1. **ç¬¬ä¸€æ­¥**ï¼šè¿è¡Œå¹¶ç†è§£[ç¤ºä¾‹ 1: ç®€å•è®¡æ•°å™¨](#ç¤ºä¾‹-1-ç®€å•è®¡æ•°å™¨)
2. **ç¬¬äºŒæ­¥**ï¼šä¿®æ”¹è®¡æ•°å™¨ï¼Œå°è¯•ä¸åŒçš„å¢é‡å€¼
3. **ç¬¬ä¸‰æ­¥**ï¼šæ·»åŠ æ¡ä»¶é€»è¾‘ï¼Œå‚è€ƒ[ç¤ºä¾‹ 2: å¸¦æ¡ä»¶çš„è®¡æ•°å™¨](#ç¤ºä¾‹-2-å¸¦æ¡ä»¶çš„è®¡æ•°å™¨)
4. **ç¬¬å››æ­¥**ï¼šå­¦ä¹ æ¨¡å—é€šä¿¡ï¼Œå‚è€ƒ[ç¤ºä¾‹ 3: æ¨¡å—é—´é€šä¿¡](#ç¤ºä¾‹-3-æ¨¡å—é—´é€šä¿¡)
5. **ç¬¬äº”æ­¥**ï¼šé˜…è¯» [`assassynå…¥é—¨æ•™ç¨‹.md`](assassynå…¥é—¨æ•™ç¨‹.md) äº†è§£è¯¦ç»†æ¦‚å¿µ
6. **ç¬¬å…­æ­¥**ï¼šæŸ¥çœ‹ [`assassyn_example.py`](assassyn_example.py) å­¦ä¹ æ›´å¤šå®ä¾‹
7. **ç¬¬ä¸ƒæ­¥**ï¼šå¼€å§‹ç¼–å†™è‡ªå·±çš„æ¨¡å—ï¼

---

## æ›´å¤šèµ„æº

- **è¯¦ç»†æ•™ç¨‹**ï¼š[`assassynå…¥é—¨æ•™ç¨‹.md`](assassynå…¥é—¨æ•™ç¨‹.md) - æ·±å…¥ç†è§£æ¦‚å¿µ
- **å®Œæ•´æ–‡æ¡£**ï¼š[`assassyn_documentation.md`](assassyn_documentation.md) - API å‚è€ƒ
- **ç¤ºä¾‹ä»£ç **ï¼š[`assassyn_example.py`](assassyn_example.py) - å®é™…åº”ç”¨
- **é¡¹ç›®è¯´æ˜**ï¼š[`README.md`](README.md) - é¡¹ç›®æ¦‚è¿°

---

## å¸¸è§é—®é¢˜ (FAQ)

**Q: ä¸ºä»€ä¹ˆå¯„å­˜å™¨æ›´æ–°ä¸ç«‹å³ç”Ÿæ•ˆï¼Ÿ**  
A: è¿™æ˜¯ç¡¬ä»¶çš„ç‰¹æ€§ã€‚ç¡¬ä»¶ä¸­å¯„å­˜å™¨åœ¨æ—¶é’Ÿè¾¹æ²¿æ›´æ–°ï¼Œæ¨¡æ‹Ÿäº†çœŸå®ç¡¬ä»¶çš„è¡Œä¸ºã€‚

**Q: ä»€ä¹ˆæ—¶å€™ç”¨ `UInt`ï¼Œä»€ä¹ˆæ—¶å€™ç”¨ `Bits`ï¼Ÿ**  
A: `UInt` ç”¨äºæ•°å€¼è®¡ç®—ï¼Œ`Bits` ç”¨äºä½æ“ä½œã€‚å¯ä»¥ç”¨ `.bitcast()` äº’ç›¸è½¬æ¢ã€‚

**Q: `async_called` æ˜¯åšä»€ä¹ˆçš„ï¼Ÿ**  
A: ç”¨äºæ¨¡å—é—´é€šä¿¡ï¼Œè°ƒç”¨ä¼šåœ¨ä¸‹ä¸€ä¸ªå‘¨æœŸæ‰§è¡Œï¼Œç±»ä¼¼äºç¡¬ä»¶ä¸­çš„ä¿¡å·ä¼ é€’ã€‚

**Q: å¦‚ä½•è°ƒè¯•æˆ‘çš„ä»£ç ï¼Ÿ**  
A: ä½¿ç”¨ `log()` æ‰“å°å…³é”®å˜é‡ï¼Œæ£€æŸ¥æ—¶åºæ˜¯å¦æ­£ç¡®ï¼Œç¡®ä¿ç±»å‹åŒ¹é…ã€‚

---

**å¼€å§‹ä½ çš„ Assassyn ä¹‹æ—…å§ï¼** ğŸš€

å¦‚æœ‰ç–‘é—®ï¼Œè¯·å‚è€ƒè¯¦ç»†æ•™ç¨‹æˆ–æŸ¥çœ‹ç¤ºä¾‹ä»£ç ã€‚
