// Seed: 1479425590
module module_0 (
    id_1,
    id_2
);
  output wire id_2;
  assign module_1.id_3 = 0;
  output wire id_1;
  logic id_3;
  wire  id_4;
  ;
endmodule
module module_1 (
    output uwire id_0,
    output wire id_1,
    input supply0 id_2,
    output tri0 id_3,
    output supply0 id_4
);
  logic id_6;
  assign id_0 = -1'b0;
  wire id_7;
  wire id_8;
  module_0 modCall_1 (
      id_8,
      id_6
  );
endmodule
module module_2 #(
    parameter id_2 = 32'd34
) (
    id_1,
    _id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  module_0 modCall_1 (
      id_4,
      id_3
  );
  inout wire _id_2;
  inout logic [7:0] id_1;
  assign id_1[id_2] = id_2;
endmodule
