AArch64 WRC+ctrlisb+addr
{
uint64_t y;
1:X2 = y;
2:X3 = y;
uint64_t x;
0:X1 = x;
1:X3 = x;
2:X4 = x;
}
 P0           | P1           | P2              ;
 MOV X0, #1   | LDR X0, [X3] | LDR X0, [X3]    ;
 STR X0, [X1] | CMP X0, X0   | EOR X1,X0,X0    ;
              | BNE LC00     | LDR X2, [X1,X4] ;
              | LC00:        |                 ;
              | ISB          |                 ;
              | MOV X1, #1   |                 ;
              | STR X1, [X2] |                 ;
exists
(1:X0=1 /\ 2:X0=1 /\ 2:X2=0)
