# Fcount
A 6bit incrementer created using vhdl and quartus. Tested on an Altera Cyclone IV FPGA

Created for a Digital Logic and VHDL Design class (ENSC 252) at Simon Fraser University in a lab team setting.

Members of the team:
Ranjoat Chana, Elaine Crisostomo
