{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Nov 26 17:49:18 2012 " "Info: Processing started: Mon Nov 26 17:49:18 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=on --write_settings_files=off top_level_fsm -c top_level_fsm " "Info: Command: quartus_fit --read_settings_files=on --write_settings_files=off top_level_fsm -c top_level_fsm" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "go " "Warning: Ignored assignments for entity \"go\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_ROOT_REGION ON -entity go -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_ROOT_REGION ON -entity go -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name LL_MEMBER_STATE LOCKED -entity go -section_id \"Root Region\" " "Warning: Assignment for entity set_global_assignment -name LL_MEMBER_STATE LOCKED -entity go -section_id \"Root Region\" was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity go -section_id Top " "Warning: Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to \| -entity go -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity go -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity go -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_COLOR 16764057 -entity go -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity go -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity go -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity go -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity go -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity go -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity go -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS REPLACE_CONFLICTING -entity go -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity go -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity go -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity go -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity go -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity go -section_id Top " "Warning: Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity go -section_id Top was ignored" {  } {  } 0 0 "Assignment for entity %1!s! was ignored" 0 0 "" 0 -1}  } {  } 0 0 "Ignored assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "top_level_fsm EP2C20F484C7 " "Info: Selected device EP2C20F484C7 for design \"top_level_fsm\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|pll Cyclone II PLL " "Info: Implemented PLL \"AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0 1 1 0 0 " "Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0 port" {  } { { "altpll.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk1 1 1 -54 -3000 " "Info: Implementing clock multiplication of 1, clock division of 1, and phase shift of -54 degrees (-3000 ps) for AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk1 port" {  } { { "altpll.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 526 3 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_YGR_PLL_SET_COMPENSATE_CLK" "AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_Audio\|pll clock1 " "Warning: Compensate clock of PLL \"AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_Audio\|pll\" has been set to clock1" {  } { { "altpll.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 526 3 0 } }  } 0 0 "Compensate clock of PLL \"%1!s!\" has been set to %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_Audio\|pll Cyclone II PLL " "Info: Implemented PLL \"AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_Audio\|pll\" as Cyclone II PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_Audio\|_clk1 14 31 0 0 " "Info: Implementing clock multiplication of 14, clock division of 31, and phase shift of 0 degrees (0 ps) for AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_Audio\|_clk1 port" {  } { { "altpll.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 526 3 0 } }  } 0 0 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C15AF484C7 " "Info: Device EP2C15AF484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C35F484C7 " "Info: Device EP2C35F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F484C7 " "Info: Device EP2C50F484C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ C4 " "Info: Pin ~ASDO~ is reserved at location C4" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/documents/docs/GitHub/systems-project-verilog/" 0 { } { { 0 { 0 ""} 0 16126 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ C3 " "Info: Pin ~nCSO~ is reserved at location C3" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/documents/docs/GitHub/systems-project-verilog/" 0 { } { { 0 { 0 ""} 0 16127 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_USER_OPTIMIZATION_GOALS" "" "Info: Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 0 "Detected fmax, tsu, tco, and/or tpd requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_Audio\|_clk1 (placed in counter C0 of PLL_3) " "Info: Automatically promoted node AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_Audio\|_clk1 (placed in counter C0 of PLL_3)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G11 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G11" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 526 3 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_Audio|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/documents/docs/GitHub/systems-project-verilog/" 0 { } { { 0 { 0 ""} 0 3500 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0 (placed in counter C0 of PLL_1) " "Info: Automatically promoted node AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk0 (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 526 3 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/documents/docs/GitHub/systems-project-verilog/" 0 { } { { 0 { 0 ""} 0 3508 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk1 (placed in counter C2 of PLL_1) " "Info: Automatically promoted node AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_System\|_clk1 (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_X0_Y1_N1 " "Info: Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_X0_Y1_N1" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "altpll.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 526 3 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUDIO_SOPC:sopc_inst|clocks_0:the_clocks_0|altpll:DE_Clock_Generator_System|_clk0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/documents/docs/GitHub/systems-project-verilog/" 0 { } { { 0 { 0 ""} 0 3508 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLOCK_50 (placed in PIN L1 (CLK0, LVDSCLK0p, Input)) " "Info: Automatically promoted node CLOCK_50 (placed in PIN L1 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_level_fsm:fsm\|disp_x_token:red_tokens\|RCServo:rc1\|ClkTick " "Info: Destination node top_level_fsm:fsm\|disp_x_token:red_tokens\|RCServo:rc1\|ClkTick" {  } { { "RCservo.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/RCservo.v" 19 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_level_fsm:fsm|disp_x_token:red_tokens|RCServo:rc1|ClkTick } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/documents/docs/GitHub/systems-project-verilog/" 0 { } { { 0 { 0 ""} 0 428 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_level_fsm:fsm\|disp_x_token:green_tokens\|RCServo:rc1\|ClkTick " "Info: Destination node top_level_fsm:fsm\|disp_x_token:green_tokens\|RCServo:rc1\|ClkTick" {  } { { "RCservo.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/RCservo.v" 19 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_level_fsm:fsm|disp_x_token:green_tokens|RCServo:rc1|ClkTick } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/documents/docs/GitHub/systems-project-verilog/" 0 { } { { 0 { 0 ""} 0 5753 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_level_fsm:fsm\|disp_x_token:blue_tokens\|RCServo:rc1\|ClkTick " "Info: Destination node top_level_fsm:fsm\|disp_x_token:blue_tokens\|RCServo:rc1\|ClkTick" {  } { { "RCservo.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/RCservo.v" 19 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_level_fsm:fsm|disp_x_token:blue_tokens|RCServo:rc1|ClkTick } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/documents/docs/GitHub/systems-project-verilog/" 0 { } { { 0 { 0 ""} 0 5707 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_level_fsm:fsm\|RCServo:lid_servo\|ClkTick " "Info: Destination node top_level_fsm:fsm\|RCServo:lid_servo\|ClkTick" {  } { { "RCservo.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/RCservo.v" 19 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_level_fsm:fsm|RCServo:lid_servo|ClkTick } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/documents/docs/GitHub/systems-project-verilog/" 0 { } { { 0 { 0 ""} 0 5662 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_level_fsm:fsm\|motor_control:motor1\|RCServo:servo_m\|ClkTick " "Info: Destination node top_level_fsm:fsm\|motor_control:motor1\|RCServo:servo_m\|ClkTick" {  } { { "RCservo.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/RCservo.v" 19 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_level_fsm:fsm|motor_control:motor1|RCServo:servo_m|ClkTick } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/documents/docs/GitHub/systems-project-verilog/" 0 { } { { 0 { 0 ""} 0 5617 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_level_fsm:fsm\|led_control:led\|clk_div:c5hz\|r_new_clock " "Info: Destination node top_level_fsm:fsm\|led_control:led\|clk_div:c5hz\|r_new_clock" {  } { { "clk_div.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/clk_div.v" 28 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_level_fsm:fsm|led_control:led|clk_div:c5hz|r_new_clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/documents/docs/GitHub/systems-project-verilog/" 0 { } { { 0 { 0 ""} 0 523 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_level_fsm:fsm\|motor_control:motor1\|clk_div:ms\|r_new_clock " "Info: Destination node top_level_fsm:fsm\|motor_control:motor1\|clk_div:ms\|r_new_clock" {  } { { "clk_div.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/clk_div.v" 28 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_level_fsm:fsm|motor_control:motor1|clk_div:ms|r_new_clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/documents/docs/GitHub/systems-project-verilog/" 0 { } { { 0 { 0 ""} 0 229 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { CLOCK_50 } } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLOCK_50" } } } } { "wrapper.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/wrapper.v" 18 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLOCK_50 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/documents/docs/GitHub/systems-project-verilog/" 0 { } { { 0 { 0 ""} 0 5566 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Info: Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altera_internal_jtag~TDO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/documents/docs/GitHub/systems-project-verilog/" 0 { } { { 0 { 0 ""} 0 6655 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "top_level_fsm:fsm\|disp_x_token:blue_tokens\|RCServo:rc1\|ClkTick  " "Info: Automatically promoted node top_level_fsm:fsm\|disp_x_token:blue_tokens\|RCServo:rc1\|ClkTick " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_level_fsm:fsm\|disp_x_token:blue_tokens\|RCServo:rc1\|ClkCount\[0\] " "Info: Destination node top_level_fsm:fsm\|disp_x_token:blue_tokens\|RCServo:rc1\|ClkCount\[0\]" {  } { { "RCservo.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/RCservo.v" 21 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_level_fsm:fsm|disp_x_token:blue_tokens|RCServo:rc1|ClkCount[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/documents/docs/GitHub/systems-project-verilog/" 0 { } { { 0 { 0 ""} 0 5708 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_level_fsm:fsm\|disp_x_token:blue_tokens\|RCServo:rc1\|ClkCount\[1\] " "Info: Destination node top_level_fsm:fsm\|disp_x_token:blue_tokens\|RCServo:rc1\|ClkCount\[1\]" {  } { { "RCservo.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/RCservo.v" 21 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_level_fsm:fsm|disp_x_token:blue_tokens|RCServo:rc1|ClkCount[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/documents/docs/GitHub/systems-project-verilog/" 0 { } { { 0 { 0 ""} 0 5733 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_level_fsm:fsm\|disp_x_token:blue_tokens\|RCServo:rc1\|ClkCount\[2\] " "Info: Destination node top_level_fsm:fsm\|disp_x_token:blue_tokens\|RCServo:rc1\|ClkCount\[2\]" {  } { { "RCservo.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/RCservo.v" 21 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_level_fsm:fsm|disp_x_token:blue_tokens|RCServo:rc1|ClkCount[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/documents/docs/GitHub/systems-project-verilog/" 0 { } { { 0 { 0 ""} 0 5734 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_level_fsm:fsm\|disp_x_token:blue_tokens\|RCServo:rc1\|ClkCount\[3\] " "Info: Destination node top_level_fsm:fsm\|disp_x_token:blue_tokens\|RCServo:rc1\|ClkCount\[3\]" {  } { { "RCservo.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/RCservo.v" 21 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_level_fsm:fsm|disp_x_token:blue_tokens|RCServo:rc1|ClkCount[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/documents/docs/GitHub/systems-project-verilog/" 0 { } { { 0 { 0 ""} 0 5735 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_level_fsm:fsm\|disp_x_token:blue_tokens\|RCServo:rc1\|ClkCount\[4\] " "Info: Destination node top_level_fsm:fsm\|disp_x_token:blue_tokens\|RCServo:rc1\|ClkCount\[4\]" {  } { { "RCservo.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/RCservo.v" 21 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_level_fsm:fsm|disp_x_token:blue_tokens|RCServo:rc1|ClkCount[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/documents/docs/GitHub/systems-project-verilog/" 0 { } { { 0 { 0 ""} 0 5736 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_level_fsm:fsm\|disp_x_token:blue_tokens\|RCServo:rc1\|ClkCount\[5\] " "Info: Destination node top_level_fsm:fsm\|disp_x_token:blue_tokens\|RCServo:rc1\|ClkCount\[5\]" {  } { { "RCservo.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/RCservo.v" 21 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_level_fsm:fsm|disp_x_token:blue_tokens|RCServo:rc1|ClkCount[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/documents/docs/GitHub/systems-project-verilog/" 0 { } { { 0 { 0 ""} 0 5737 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_level_fsm:fsm\|disp_x_token:blue_tokens\|RCServo:rc1\|ClkCount\[6\] " "Info: Destination node top_level_fsm:fsm\|disp_x_token:blue_tokens\|RCServo:rc1\|ClkCount\[6\]" {  } { { "RCservo.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/RCservo.v" 21 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_level_fsm:fsm|disp_x_token:blue_tokens|RCServo:rc1|ClkCount[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/documents/docs/GitHub/systems-project-verilog/" 0 { } { { 0 { 0 ""} 0 5738 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_level_fsm:fsm\|disp_x_token:blue_tokens\|RCServo:rc1\|ClkCount\[7\] " "Info: Destination node top_level_fsm:fsm\|disp_x_token:blue_tokens\|RCServo:rc1\|ClkCount\[7\]" {  } { { "RCservo.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/RCservo.v" 21 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_level_fsm:fsm|disp_x_token:blue_tokens|RCServo:rc1|ClkCount[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/documents/docs/GitHub/systems-project-verilog/" 0 { } { { 0 { 0 ""} 0 5739 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "RCservo.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/RCservo.v" 19 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_level_fsm:fsm|disp_x_token:blue_tokens|RCServo:rc1|ClkTick } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/documents/docs/GitHub/systems-project-verilog/" 0 { } { { 0 { 0 ""} 0 5707 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "top_level_fsm:fsm\|disp_x_token:green_tokens\|RCServo:rc1\|ClkTick  " "Info: Automatically promoted node top_level_fsm:fsm\|disp_x_token:green_tokens\|RCServo:rc1\|ClkTick " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_level_fsm:fsm\|disp_x_token:green_tokens\|RCServo:rc1\|ClkCount\[0\] " "Info: Destination node top_level_fsm:fsm\|disp_x_token:green_tokens\|RCServo:rc1\|ClkCount\[0\]" {  } { { "RCservo.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/RCservo.v" 21 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_level_fsm:fsm|disp_x_token:green_tokens|RCServo:rc1|ClkCount[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/documents/docs/GitHub/systems-project-verilog/" 0 { } { { 0 { 0 ""} 0 5754 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_level_fsm:fsm\|disp_x_token:green_tokens\|RCServo:rc1\|ClkCount\[1\] " "Info: Destination node top_level_fsm:fsm\|disp_x_token:green_tokens\|RCServo:rc1\|ClkCount\[1\]" {  } { { "RCservo.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/RCservo.v" 21 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_level_fsm:fsm|disp_x_token:green_tokens|RCServo:rc1|ClkCount[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/documents/docs/GitHub/systems-project-verilog/" 0 { } { { 0 { 0 ""} 0 5779 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_level_fsm:fsm\|disp_x_token:green_tokens\|RCServo:rc1\|ClkCount\[2\] " "Info: Destination node top_level_fsm:fsm\|disp_x_token:green_tokens\|RCServo:rc1\|ClkCount\[2\]" {  } { { "RCservo.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/RCservo.v" 21 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_level_fsm:fsm|disp_x_token:green_tokens|RCServo:rc1|ClkCount[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/documents/docs/GitHub/systems-project-verilog/" 0 { } { { 0 { 0 ""} 0 5780 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_level_fsm:fsm\|disp_x_token:green_tokens\|RCServo:rc1\|ClkCount\[3\] " "Info: Destination node top_level_fsm:fsm\|disp_x_token:green_tokens\|RCServo:rc1\|ClkCount\[3\]" {  } { { "RCservo.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/RCservo.v" 21 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_level_fsm:fsm|disp_x_token:green_tokens|RCServo:rc1|ClkCount[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/documents/docs/GitHub/systems-project-verilog/" 0 { } { { 0 { 0 ""} 0 5781 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_level_fsm:fsm\|disp_x_token:green_tokens\|RCServo:rc1\|ClkCount\[4\] " "Info: Destination node top_level_fsm:fsm\|disp_x_token:green_tokens\|RCServo:rc1\|ClkCount\[4\]" {  } { { "RCservo.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/RCservo.v" 21 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_level_fsm:fsm|disp_x_token:green_tokens|RCServo:rc1|ClkCount[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/documents/docs/GitHub/systems-project-verilog/" 0 { } { { 0 { 0 ""} 0 5782 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_level_fsm:fsm\|disp_x_token:green_tokens\|RCServo:rc1\|ClkCount\[5\] " "Info: Destination node top_level_fsm:fsm\|disp_x_token:green_tokens\|RCServo:rc1\|ClkCount\[5\]" {  } { { "RCservo.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/RCservo.v" 21 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_level_fsm:fsm|disp_x_token:green_tokens|RCServo:rc1|ClkCount[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/documents/docs/GitHub/systems-project-verilog/" 0 { } { { 0 { 0 ""} 0 5783 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_level_fsm:fsm\|disp_x_token:green_tokens\|RCServo:rc1\|ClkCount\[6\] " "Info: Destination node top_level_fsm:fsm\|disp_x_token:green_tokens\|RCServo:rc1\|ClkCount\[6\]" {  } { { "RCservo.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/RCservo.v" 21 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_level_fsm:fsm|disp_x_token:green_tokens|RCServo:rc1|ClkCount[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/documents/docs/GitHub/systems-project-verilog/" 0 { } { { 0 { 0 ""} 0 5784 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_level_fsm:fsm\|disp_x_token:green_tokens\|RCServo:rc1\|ClkCount\[7\] " "Info: Destination node top_level_fsm:fsm\|disp_x_token:green_tokens\|RCServo:rc1\|ClkCount\[7\]" {  } { { "RCservo.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/RCservo.v" 21 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_level_fsm:fsm|disp_x_token:green_tokens|RCServo:rc1|ClkCount[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/documents/docs/GitHub/systems-project-verilog/" 0 { } { { 0 { 0 ""} 0 5785 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "RCservo.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/RCservo.v" 19 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_level_fsm:fsm|disp_x_token:green_tokens|RCServo:rc1|ClkTick } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/documents/docs/GitHub/systems-project-verilog/" 0 { } { { 0 { 0 ""} 0 5753 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "top_level_fsm:fsm\|disp_x_token:red_tokens\|RCServo:rc1\|ClkTick  " "Info: Automatically promoted node top_level_fsm:fsm\|disp_x_token:red_tokens\|RCServo:rc1\|ClkTick " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_level_fsm:fsm\|disp_x_token:red_tokens\|RCServo:rc1\|ClkCount\[0\] " "Info: Destination node top_level_fsm:fsm\|disp_x_token:red_tokens\|RCServo:rc1\|ClkCount\[0\]" {  } { { "RCservo.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/RCservo.v" 21 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_level_fsm:fsm|disp_x_token:red_tokens|RCServo:rc1|ClkCount[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/documents/docs/GitHub/systems-project-verilog/" 0 { } { { 0 { 0 ""} 0 393 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_level_fsm:fsm\|disp_x_token:red_tokens\|RCServo:rc1\|ClkCount\[1\] " "Info: Destination node top_level_fsm:fsm\|disp_x_token:red_tokens\|RCServo:rc1\|ClkCount\[1\]" {  } { { "RCservo.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/RCservo.v" 21 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_level_fsm:fsm|disp_x_token:red_tokens|RCServo:rc1|ClkCount[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/documents/docs/GitHub/systems-project-verilog/" 0 { } { { 0 { 0 ""} 0 413 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_level_fsm:fsm\|disp_x_token:red_tokens\|RCServo:rc1\|ClkCount\[2\] " "Info: Destination node top_level_fsm:fsm\|disp_x_token:red_tokens\|RCServo:rc1\|ClkCount\[2\]" {  } { { "RCservo.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/RCservo.v" 21 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_level_fsm:fsm|disp_x_token:red_tokens|RCServo:rc1|ClkCount[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/documents/docs/GitHub/systems-project-verilog/" 0 { } { { 0 { 0 ""} 0 414 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_level_fsm:fsm\|disp_x_token:red_tokens\|RCServo:rc1\|ClkCount\[3\] " "Info: Destination node top_level_fsm:fsm\|disp_x_token:red_tokens\|RCServo:rc1\|ClkCount\[3\]" {  } { { "RCservo.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/RCservo.v" 21 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_level_fsm:fsm|disp_x_token:red_tokens|RCServo:rc1|ClkCount[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/documents/docs/GitHub/systems-project-verilog/" 0 { } { { 0 { 0 ""} 0 415 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_level_fsm:fsm\|disp_x_token:red_tokens\|RCServo:rc1\|ClkCount\[4\] " "Info: Destination node top_level_fsm:fsm\|disp_x_token:red_tokens\|RCServo:rc1\|ClkCount\[4\]" {  } { { "RCservo.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/RCservo.v" 21 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_level_fsm:fsm|disp_x_token:red_tokens|RCServo:rc1|ClkCount[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/documents/docs/GitHub/systems-project-verilog/" 0 { } { { 0 { 0 ""} 0 416 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_level_fsm:fsm\|disp_x_token:red_tokens\|RCServo:rc1\|ClkCount\[5\] " "Info: Destination node top_level_fsm:fsm\|disp_x_token:red_tokens\|RCServo:rc1\|ClkCount\[5\]" {  } { { "RCservo.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/RCservo.v" 21 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_level_fsm:fsm|disp_x_token:red_tokens|RCServo:rc1|ClkCount[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/documents/docs/GitHub/systems-project-verilog/" 0 { } { { 0 { 0 ""} 0 417 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_level_fsm:fsm\|disp_x_token:red_tokens\|RCServo:rc1\|ClkCount\[6\] " "Info: Destination node top_level_fsm:fsm\|disp_x_token:red_tokens\|RCServo:rc1\|ClkCount\[6\]" {  } { { "RCservo.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/RCservo.v" 21 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_level_fsm:fsm|disp_x_token:red_tokens|RCServo:rc1|ClkCount[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/documents/docs/GitHub/systems-project-verilog/" 0 { } { { 0 { 0 ""} 0 418 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_level_fsm:fsm\|disp_x_token:red_tokens\|RCServo:rc1\|ClkCount\[7\] " "Info: Destination node top_level_fsm:fsm\|disp_x_token:red_tokens\|RCServo:rc1\|ClkCount\[7\]" {  } { { "RCservo.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/RCservo.v" 21 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_level_fsm:fsm|disp_x_token:red_tokens|RCServo:rc1|ClkCount[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/documents/docs/GitHub/systems-project-verilog/" 0 { } { { 0 { 0 ""} 0 419 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "RCservo.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/RCservo.v" 19 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_level_fsm:fsm|disp_x_token:red_tokens|RCServo:rc1|ClkTick } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/documents/docs/GitHub/systems-project-verilog/" 0 { } { { 0 { 0 ""} 0 428 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "top_level_fsm:fsm\|motor_control:motor1\|clk_div:ms\|r_new_clock  " "Info: Automatically promoted node top_level_fsm:fsm\|motor_control:motor1\|clk_div:ms\|r_new_clock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "clk_div.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/clk_div.v" 28 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_level_fsm:fsm|motor_control:motor1|clk_div:ms|r_new_clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/documents/docs/GitHub/systems-project-verilog/" 0 { } { { 0 { 0 ""} 0 229 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "top_level_fsm:fsm\|motor_control:motor1\|RCServo:servo_m\|ClkTick  " "Info: Automatically promoted node top_level_fsm:fsm\|motor_control:motor1\|RCServo:servo_m\|ClkTick " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_level_fsm:fsm\|motor_control:motor1\|RCServo:servo_m\|ClkCount\[0\] " "Info: Destination node top_level_fsm:fsm\|motor_control:motor1\|RCServo:servo_m\|ClkCount\[0\]" {  } { { "RCservo.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/RCservo.v" 21 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_level_fsm:fsm|motor_control:motor1|RCServo:servo_m|ClkCount[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/documents/docs/GitHub/systems-project-verilog/" 0 { } { { 0 { 0 ""} 0 5618 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_level_fsm:fsm\|motor_control:motor1\|RCServo:servo_m\|ClkCount\[1\] " "Info: Destination node top_level_fsm:fsm\|motor_control:motor1\|RCServo:servo_m\|ClkCount\[1\]" {  } { { "RCservo.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/RCservo.v" 21 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_level_fsm:fsm|motor_control:motor1|RCServo:servo_m|ClkCount[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/documents/docs/GitHub/systems-project-verilog/" 0 { } { { 0 { 0 ""} 0 5642 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_level_fsm:fsm\|motor_control:motor1\|RCServo:servo_m\|ClkCount\[2\] " "Info: Destination node top_level_fsm:fsm\|motor_control:motor1\|RCServo:servo_m\|ClkCount\[2\]" {  } { { "RCservo.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/RCservo.v" 21 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_level_fsm:fsm|motor_control:motor1|RCServo:servo_m|ClkCount[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/documents/docs/GitHub/systems-project-verilog/" 0 { } { { 0 { 0 ""} 0 5643 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_level_fsm:fsm\|motor_control:motor1\|RCServo:servo_m\|ClkCount\[3\] " "Info: Destination node top_level_fsm:fsm\|motor_control:motor1\|RCServo:servo_m\|ClkCount\[3\]" {  } { { "RCservo.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/RCservo.v" 21 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_level_fsm:fsm|motor_control:motor1|RCServo:servo_m|ClkCount[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/documents/docs/GitHub/systems-project-verilog/" 0 { } { { 0 { 0 ""} 0 5644 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_level_fsm:fsm\|motor_control:motor1\|RCServo:servo_m\|ClkCount\[4\] " "Info: Destination node top_level_fsm:fsm\|motor_control:motor1\|RCServo:servo_m\|ClkCount\[4\]" {  } { { "RCservo.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/RCservo.v" 21 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_level_fsm:fsm|motor_control:motor1|RCServo:servo_m|ClkCount[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/documents/docs/GitHub/systems-project-verilog/" 0 { } { { 0 { 0 ""} 0 5645 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_level_fsm:fsm\|motor_control:motor1\|RCServo:servo_m\|ClkCount\[5\] " "Info: Destination node top_level_fsm:fsm\|motor_control:motor1\|RCServo:servo_m\|ClkCount\[5\]" {  } { { "RCservo.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/RCservo.v" 21 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_level_fsm:fsm|motor_control:motor1|RCServo:servo_m|ClkCount[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/documents/docs/GitHub/systems-project-verilog/" 0 { } { { 0 { 0 ""} 0 5646 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_level_fsm:fsm\|motor_control:motor1\|RCServo:servo_m\|ClkCount\[6\] " "Info: Destination node top_level_fsm:fsm\|motor_control:motor1\|RCServo:servo_m\|ClkCount\[6\]" {  } { { "RCservo.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/RCservo.v" 21 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_level_fsm:fsm|motor_control:motor1|RCServo:servo_m|ClkCount[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/documents/docs/GitHub/systems-project-verilog/" 0 { } { { 0 { 0 ""} 0 5647 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_level_fsm:fsm\|motor_control:motor1\|RCServo:servo_m\|ClkCount\[7\] " "Info: Destination node top_level_fsm:fsm\|motor_control:motor1\|RCServo:servo_m\|ClkCount\[7\]" {  } { { "RCservo.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/RCservo.v" 21 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_level_fsm:fsm|motor_control:motor1|RCServo:servo_m|ClkCount[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/documents/docs/GitHub/systems-project-verilog/" 0 { } { { 0 { 0 ""} 0 5648 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "RCservo.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/RCservo.v" 19 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_level_fsm:fsm|motor_control:motor1|RCServo:servo_m|ClkTick } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/documents/docs/GitHub/systems-project-verilog/" 0 { } { { 0 { 0 ""} 0 5617 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "top_level_fsm:fsm\|RCServo:lid_servo\|ClkTick  " "Info: Automatically promoted node top_level_fsm:fsm\|RCServo:lid_servo\|ClkTick " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_level_fsm:fsm\|RCServo:lid_servo\|ClkCount\[0\] " "Info: Destination node top_level_fsm:fsm\|RCServo:lid_servo\|ClkCount\[0\]" {  } { { "RCservo.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/RCservo.v" 21 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_level_fsm:fsm|RCServo:lid_servo|ClkCount[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/documents/docs/GitHub/systems-project-verilog/" 0 { } { { 0 { 0 ""} 0 5663 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_level_fsm:fsm\|RCServo:lid_servo\|ClkCount\[1\] " "Info: Destination node top_level_fsm:fsm\|RCServo:lid_servo\|ClkCount\[1\]" {  } { { "RCservo.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/RCservo.v" 21 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_level_fsm:fsm|RCServo:lid_servo|ClkCount[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/documents/docs/GitHub/systems-project-verilog/" 0 { } { { 0 { 0 ""} 0 5687 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_level_fsm:fsm\|RCServo:lid_servo\|ClkCount\[2\] " "Info: Destination node top_level_fsm:fsm\|RCServo:lid_servo\|ClkCount\[2\]" {  } { { "RCservo.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/RCservo.v" 21 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_level_fsm:fsm|RCServo:lid_servo|ClkCount[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/documents/docs/GitHub/systems-project-verilog/" 0 { } { { 0 { 0 ""} 0 5688 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_level_fsm:fsm\|RCServo:lid_servo\|ClkCount\[3\] " "Info: Destination node top_level_fsm:fsm\|RCServo:lid_servo\|ClkCount\[3\]" {  } { { "RCservo.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/RCservo.v" 21 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_level_fsm:fsm|RCServo:lid_servo|ClkCount[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/documents/docs/GitHub/systems-project-verilog/" 0 { } { { 0 { 0 ""} 0 5689 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_level_fsm:fsm\|RCServo:lid_servo\|ClkCount\[4\] " "Info: Destination node top_level_fsm:fsm\|RCServo:lid_servo\|ClkCount\[4\]" {  } { { "RCservo.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/RCservo.v" 21 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_level_fsm:fsm|RCServo:lid_servo|ClkCount[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/documents/docs/GitHub/systems-project-verilog/" 0 { } { { 0 { 0 ""} 0 5690 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_level_fsm:fsm\|RCServo:lid_servo\|ClkCount\[5\] " "Info: Destination node top_level_fsm:fsm\|RCServo:lid_servo\|ClkCount\[5\]" {  } { { "RCservo.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/RCservo.v" 21 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_level_fsm:fsm|RCServo:lid_servo|ClkCount[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/documents/docs/GitHub/systems-project-verilog/" 0 { } { { 0 { 0 ""} 0 5691 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_level_fsm:fsm\|RCServo:lid_servo\|ClkCount\[6\] " "Info: Destination node top_level_fsm:fsm\|RCServo:lid_servo\|ClkCount\[6\]" {  } { { "RCservo.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/RCservo.v" 21 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_level_fsm:fsm|RCServo:lid_servo|ClkCount[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/documents/docs/GitHub/systems-project-verilog/" 0 { } { { 0 { 0 ""} 0 5692 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "top_level_fsm:fsm\|RCServo:lid_servo\|ClkCount\[7\] " "Info: Destination node top_level_fsm:fsm\|RCServo:lid_servo\|ClkCount\[7\]" {  } { { "RCservo.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/RCservo.v" 21 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_level_fsm:fsm|RCServo:lid_servo|ClkCount[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/documents/docs/GitHub/systems-project-verilog/" 0 { } { { 0 { 0 ""} 0 5693 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "RCservo.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/RCservo.v" 19 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_level_fsm:fsm|RCServo:lid_servo|ClkTick } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/documents/docs/GitHub/systems-project-verilog/" 0 { } { { 0 { 0 ""} 0 5662 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "top_level_fsm:fsm\|led_control:led\|clk_div:c5hz\|r_new_clock  " "Info: Automatically promoted node top_level_fsm:fsm\|led_control:led\|clk_div:c5hz\|r_new_clock " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "clk_div.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/clk_div.v" 28 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_level_fsm:fsm|led_control:led|clk_div:c5hz|r_new_clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/documents/docs/GitHub/systems-project-verilog/" 0 { } { { 0 { 0 ""} 0 523 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AUDIO_SOPC:sopc_inst\|AUDIO_SOPC_reset_clocks_0_sys_clk_out_domain_synch_module:AUDIO_SOPC_reset_clocks_0_sys_clk_out_domain_synch\|data_out  " "Info: Automatically promoted node AUDIO_SOPC:sopc_inst\|AUDIO_SOPC_reset_clocks_0_sys_clk_out_domain_synch_module:AUDIO_SOPC_reset_clocks_0_sys_clk_out_domain_synch\|data_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUDIO_SOPC:sopc_inst\|audio:the_audio\|done_dac_channel_sync " "Info: Destination node AUDIO_SOPC:sopc_inst\|audio:the_audio\|done_dac_channel_sync" {  } { { "audio.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/audio.v" 135 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUDIO_SOPC:sopc_inst|audio:the_audio|done_dac_channel_sync } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/documents/docs/GitHub/systems-project-verilog/" 0 { } { { 0 { 0 ""} 0 4097 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUDIO_SOPC:sopc_inst\|audio:the_audio\|readdata\[0\] " "Info: Destination node AUDIO_SOPC:sopc_inst\|audio:the_audio\|readdata\[0\]" {  } { { "audio.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/audio.v" 162 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUDIO_SOPC:sopc_inst|audio:the_audio|readdata[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/documents/docs/GitHub/systems-project-verilog/" 0 { } { { 0 { 0 ""} 0 4055 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUDIO_SOPC:sopc_inst\|audio:the_audio\|irq " "Info: Destination node AUDIO_SOPC:sopc_inst\|audio:the_audio\|irq" {  } { { "audio.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/audio.v" 102 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUDIO_SOPC:sopc_inst|audio:the_audio|irq } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/documents/docs/GitHub/systems-project-verilog/" 0 { } { { 0 { 0 ""} 0 4087 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUDIO_SOPC:sopc_inst\|audio:the_audio\|readdata\[9\] " "Info: Destination node AUDIO_SOPC:sopc_inst\|audio:the_audio\|readdata\[9\]" {  } { { "audio.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/audio.v" 162 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUDIO_SOPC:sopc_inst|audio:the_audio|readdata[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/documents/docs/GitHub/systems-project-verilog/" 0 { } { { 0 { 0 ""} 0 4064 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUDIO_SOPC:sopc_inst\|audio:the_audio\|readdata\[8\] " "Info: Destination node AUDIO_SOPC:sopc_inst\|audio:the_audio\|readdata\[8\]" {  } { { "audio.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/audio.v" 162 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUDIO_SOPC:sopc_inst|audio:the_audio|readdata[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/documents/docs/GitHub/systems-project-verilog/" 0 { } { { 0 { 0 ""} 0 4063 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUDIO_SOPC:sopc_inst\|audio:the_audio\|readdata\[3\] " "Info: Destination node AUDIO_SOPC:sopc_inst\|audio:the_audio\|readdata\[3\]" {  } { { "audio.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/audio.v" 162 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUDIO_SOPC:sopc_inst|audio:the_audio|readdata[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/documents/docs/GitHub/systems-project-verilog/" 0 { } { { 0 { 0 ""} 0 4058 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUDIO_SOPC:sopc_inst\|audio:the_audio\|readdata\[2\] " "Info: Destination node AUDIO_SOPC:sopc_inst\|audio:the_audio\|readdata\[2\]" {  } { { "audio.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/audio.v" 162 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUDIO_SOPC:sopc_inst|audio:the_audio|readdata[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/documents/docs/GitHub/systems-project-verilog/" 0 { } { { 0 { 0 ""} 0 4057 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUDIO_SOPC:sopc_inst\|audio:the_audio\|readdata\[1\] " "Info: Destination node AUDIO_SOPC:sopc_inst\|audio:the_audio\|readdata\[1\]" {  } { { "audio.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/audio.v" 162 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUDIO_SOPC:sopc_inst|audio:the_audio|readdata[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/documents/docs/GitHub/systems-project-verilog/" 0 { } { { 0 { 0 ""} 0 4056 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUDIO_SOPC:sopc_inst\|audio:the_audio\|read_interrupt " "Info: Destination node AUDIO_SOPC:sopc_inst\|audio:the_audio\|read_interrupt" {  } { { "audio.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/audio.v" 133 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUDIO_SOPC:sopc_inst|audio:the_audio|read_interrupt } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/documents/docs/GitHub/systems-project-verilog/" 0 { } { { 0 { 0 ""} 0 4092 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "AUDIO_SOPC:sopc_inst\|audio:the_audio\|write_interrupt " "Info: Destination node AUDIO_SOPC:sopc_inst\|audio:the_audio\|write_interrupt" {  } { { "audio.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/audio.v" 138 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUDIO_SOPC:sopc_inst|audio:the_audio|write_interrupt } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/documents/docs/GitHub/systems-project-verilog/" 0 { } { { 0 { 0 ""} 0 4096 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "AUDIO_SOPC.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/AUDIO_SOPC.v" 5869 -1 0 } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUDIO_SOPC:sopc_inst\|AUDIO_SOPC_reset_clocks_0_sys_clk_out_domain_synch_module:AUDIO_SOPC_reset_clocks_0_sys_clk_out_domain_synch\|data_out" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUDIO_SOPC:sopc_inst|AUDIO_SOPC_reset_clocks_0_sys_clk_out_domain_synch_module:AUDIO_SOPC_reset_clocks_0_sys_clk_out_domain_synch|data_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/documents/docs/GitHub/systems-project-verilog/" 0 { } { { 0 { 0 ""} 0 818 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|clr_reg  " "Info: Automatically promoted node sld_hub:auto_hub\|clr_reg " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|clr_reg~_wirecell " "Info: Destination node sld_hub:auto_hub\|clr_reg~_wirecell" {  } { { "sld_hub.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|clr_reg~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/documents/docs/GitHub/systems-project-verilog/" 0 { } { { 0 { 0 ""} 0 16116 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "sld_hub.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 311 -1 0 } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "sld_hub:auto_hub\|clr_reg" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|clr_reg } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/documents/docs/GitHub/systems-project-verilog/" 0 { } { { 0 { 0 ""} 0 6666 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "AUDIO_SOPC:sopc_inst\|AUDIO_SOPC_reset_clk_50_domain_synch_module:AUDIO_SOPC_reset_clk_50_domain_synch\|data_out  " "Info: Automatically promoted node AUDIO_SOPC:sopc_inst\|AUDIO_SOPC_reset_clk_50_domain_synch_module:AUDIO_SOPC_reset_clk_50_domain_synch\|data_out " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "AUDIO_SOPC.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/AUDIO_SOPC.v" 5914 -1 0 } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUDIO_SOPC:sopc_inst\|AUDIO_SOPC_reset_clk_50_domain_synch_module:AUDIO_SOPC_reset_clk_50_domain_synch\|data_out" } } } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUDIO_SOPC:sopc_inst|AUDIO_SOPC_reset_clk_50_domain_synch_module:AUDIO_SOPC_reset_clk_50_domain_synch|data_out } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/documents/docs/GitHub/systems-project-verilog/" 0 { } { { 0 { 0 ""} 0 815 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]  " "Info: Automatically promoted node sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~0 " "Info: Destination node sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~0" {  } { { "sld_hub.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 1024 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/documents/docs/GitHub/systems-project-verilog/" 0 { } { { 0 { 0 ""} 0 16033 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~1 " "Info: Destination node sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state~1" {  } { { "sld_hub.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 1024 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/documents/docs/GitHub/systems-project-verilog/" 0 { } { { 0 { 0 ""} 0 16034 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell " "Info: Destination node sld_hub:auto_hub\|sld_shadow_jsm:shadow_jsm\|state\[0\]~_wirecell" {  } { { "sld_hub.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 1039 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]~_wirecell } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/documents/docs/GitHub/systems-project-verilog/" 0 { } { { 0 { 0 ""} 0 16117 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "sld_hub.vhd" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/sld_hub.vhd" 1039 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/documents/docs/GitHub/systems-project-verilog/" 0 { } { { 0 { 0 ""} 0 15843 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "top_level_fsm:fsm\|motor_control:motor1\|counter\[0\]~31  " "Info: Automatically promoted node top_level_fsm:fsm\|motor_control:motor1\|counter\[0\]~31 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "motor_control.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/motor_control.v" 151 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_level_fsm:fsm|motor_control:motor1|counter[0]~31 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/documents/docs/GitHub/systems-project-verilog/" 0 { } { { 0 { 0 ""} 0 11353 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Warning: Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 EC " "Extra Info: Packed 16 registers into blocks of type EC" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "148 I/O " "Extra Info: Packed 148 registers into blocks of type I/O" {  } {  } 1 0 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "" 0 -1} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "40 " "Extra Info: Created 40 register duplicates" {  } {  } 1 0 "Created %1!d! register duplicates" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_Audio\|pll compensate_clock 1 " "Warning: PLL \"AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_Audio\|pll\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[1\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "altpll.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } } { "clocks_0.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/clocks_0.v" 262 0 0 } } { "AUDIO_SOPC.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/AUDIO_SOPC.v" 6535 0 0 } } { "wrapper.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/wrapper.v" 91 0 0 } }  } 0 0 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_Audio\|pll clk\[1\] AUD_XCK " "Warning: PLL \"AUDIO_SOPC:sopc_inst\|clocks_0:the_clocks_0\|altpll:DE_Clock_Generator_Audio\|pll\" output port clk\[1\] feeds output pin \"AUD_XCK\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "altpll.tdf" "" { Text "d:/altera/91sp2/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } } { "clocks_0.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/clocks_0.v" 262 0 0 } } { "AUDIO_SOPC.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/AUDIO_SOPC.v" 6535 0 0 } } { "wrapper.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/wrapper.v" 91 0 0 } } { "wrapper.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/wrapper.v" 28 -1 0 } }  } 0 0 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:23 " "Info: Fitter preparation operations ending: elapsed time is 00:00:23" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:07 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:07" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:28 " "Info: Fitter placement operations ending: elapsed time is 00:00:28" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "9.679 ns register pin " "Info: Estimated most critical path is register to pin delay of 9.679 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns top_level_fsm:fsm\|state\[1\]~_Duplicate_1 1 REG LAB_X2_Y22 78 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X2_Y22; Fanout = 78; REG Node = 'top_level_fsm:fsm\|state\[1\]~_Duplicate_1'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { top_level_fsm:fsm|state[1]~_Duplicate_1 } "NODE_NAME" } } { "top_level_fsm.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.v" 309 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.779 ns) + CELL(0.544 ns) 1.323 ns top_level_fsm:fsm\|start_sound~5 2 COMB LAB_X2_Y20 10 " "Info: 2: + IC(0.779 ns) + CELL(0.544 ns) = 1.323 ns; Loc. = LAB_X2_Y20; Fanout = 10; COMB Node = 'top_level_fsm:fsm\|start_sound~5'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.323 ns" { top_level_fsm:fsm|state[1]~_Duplicate_1 top_level_fsm:fsm|start_sound~5 } "NODE_NAME" } } { "top_level_fsm.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.v" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.729 ns) + CELL(0.521 ns) 2.573 ns top_level_fsm:fsm\|Selector12~1 3 COMB LAB_X1_Y21 1 " "Info: 3: + IC(0.729 ns) + CELL(0.521 ns) = 2.573 ns; Loc. = LAB_X1_Y21; Fanout = 1; COMB Node = 'top_level_fsm:fsm\|Selector12~1'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.250 ns" { top_level_fsm:fsm|start_sound~5 top_level_fsm:fsm|Selector12~1 } "NODE_NAME" } } { "top_level_fsm.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.v" 612 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.154 ns) + CELL(0.521 ns) 3.248 ns top_level_fsm:fsm\|Selector12~2 4 COMB LAB_X1_Y21 4 " "Info: 4: + IC(0.154 ns) + CELL(0.521 ns) = 3.248 ns; Loc. = LAB_X1_Y21; Fanout = 4; COMB Node = 'top_level_fsm:fsm\|Selector12~2'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { top_level_fsm:fsm|Selector12~1 top_level_fsm:fsm|Selector12~2 } "NODE_NAME" } } { "top_level_fsm.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.v" 612 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.177 ns) 3.923 ns top_level_fsm:fsm\|Selector12~3 5 COMB LAB_X1_Y21 3 " "Info: 5: + IC(0.498 ns) + CELL(0.177 ns) = 3.923 ns; Loc. = LAB_X1_Y21; Fanout = 3; COMB Node = 'top_level_fsm:fsm\|Selector12~3'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.675 ns" { top_level_fsm:fsm|Selector12~2 top_level_fsm:fsm|Selector12~3 } "NODE_NAME" } } { "top_level_fsm.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.v" 612 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.083 ns) + CELL(0.178 ns) 5.184 ns top_level_fsm:fsm\|Selector12~4 6 COMB LAB_X1_Y23 8 " "Info: 6: + IC(1.083 ns) + CELL(0.178 ns) = 5.184 ns; Loc. = LAB_X1_Y23; Fanout = 8; COMB Node = 'top_level_fsm:fsm\|Selector12~4'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.261 ns" { top_level_fsm:fsm|Selector12~3 top_level_fsm:fsm|Selector12~4 } "NODE_NAME" } } { "top_level_fsm.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/top_level_fsm.v" 612 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.498 ns) + CELL(0.178 ns) 5.860 ns top_level_fsm:fsm\|hexdisplay:h2\|WideOr0~0 7 COMB LAB_X1_Y23 1 " "Info: 7: + IC(0.498 ns) + CELL(0.178 ns) = 5.860 ns; Loc. = LAB_X1_Y23; Fanout = 1; COMB Node = 'top_level_fsm:fsm\|hexdisplay:h2\|WideOr0~0'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { top_level_fsm:fsm|Selector12~4 top_level_fsm:fsm|hexdisplay:h2|WideOr0~0 } "NODE_NAME" } } { "hexdriver.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/hexdriver.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.893 ns) + CELL(2.926 ns) 9.679 ns HEX2\[6\] 8 PIN PIN_D3 0 " "Info: 8: + IC(0.893 ns) + CELL(2.926 ns) = 9.679 ns; Loc. = PIN_D3; Fanout = 0; PIN Node = 'HEX2\[6\]'" {  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.819 ns" { top_level_fsm:fsm|hexdisplay:h2|WideOr0~0 HEX2[6] } "NODE_NAME" } } { "wrapper.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/wrapper.v" 44 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.045 ns ( 52.12 % ) " "Info: Total cell delay = 5.045 ns ( 52.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.634 ns ( 47.88 % ) " "Info: Total interconnect delay = 4.634 ns ( 47.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.679 ns" { top_level_fsm:fsm|state[1]~_Duplicate_1 top_level_fsm:fsm|start_sound~5 top_level_fsm:fsm|Selector12~1 top_level_fsm:fsm|Selector12~2 top_level_fsm:fsm|Selector12~3 top_level_fsm:fsm|Selector12~4 top_level_fsm:fsm|hexdisplay:h2|WideOr0~0 HEX2[6] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "8 " "Info: Average interconnect usage is 8% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "26 X12_Y0 X24_Y13 " "Info: Peak interconnect usage is 26% of the available device resources in the region that extends from location X12_Y0 to location X24_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:12 " "Info: Fitter routing operations ending: elapsed time is 00:00:12" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "136 " "Warning: Found 136 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[0\] 0 " "Info: Pin \"DRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[1\] 0 " "Info: Pin \"DRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[2\] 0 " "Info: Pin \"DRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[3\] 0 " "Info: Pin \"DRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[4\] 0 " "Info: Pin \"DRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[5\] 0 " "Info: Pin \"DRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[6\] 0 " "Info: Pin \"DRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[7\] 0 " "Info: Pin \"DRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[8\] 0 " "Info: Pin \"DRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[9\] 0 " "Info: Pin \"DRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[10\] 0 " "Info: Pin \"DRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[11\] 0 " "Info: Pin \"DRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[12\] 0 " "Info: Pin \"DRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[13\] 0 " "Info: Pin \"DRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[14\] 0 " "Info: Pin \"DRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_DQ\[15\] 0 " "Info: Pin \"DRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[0\] 0 " "Info: Pin \"SRAM_DQ\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[1\] 0 " "Info: Pin \"SRAM_DQ\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[2\] 0 " "Info: Pin \"SRAM_DQ\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[3\] 0 " "Info: Pin \"SRAM_DQ\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[4\] 0 " "Info: Pin \"SRAM_DQ\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[5\] 0 " "Info: Pin \"SRAM_DQ\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[6\] 0 " "Info: Pin \"SRAM_DQ\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[7\] 0 " "Info: Pin \"SRAM_DQ\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[8\] 0 " "Info: Pin \"SRAM_DQ\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[9\] 0 " "Info: Pin \"SRAM_DQ\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[10\] 0 " "Info: Pin \"SRAM_DQ\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[11\] 0 " "Info: Pin \"SRAM_DQ\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[12\] 0 " "Info: Pin \"SRAM_DQ\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[13\] 0 " "Info: Pin \"SRAM_DQ\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[14\] 0 " "Info: Pin \"SRAM_DQ\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_DQ\[15\] 0 " "Info: Pin \"SRAM_DQ\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_CMD 0 " "Info: Pin \"SD_CMD\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_DATA 0 " "Info: Pin \"SD_DATA\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_DAT3 0 " "Info: Pin \"SD_DAT3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_BCLK 0 " "Info: Pin \"AUD_BCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_ADCLRCK 0 " "Info: Pin \"AUD_ADCLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACLRCK 0 " "Info: Pin \"AUD_DACLRCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SDAT 0 " "Info: Pin \"I2C_SDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[0\] 0 " "Info: Pin \"DRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[1\] 0 " "Info: Pin \"DRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[2\] 0 " "Info: Pin \"DRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[3\] 0 " "Info: Pin \"DRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[4\] 0 " "Info: Pin \"DRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[5\] 0 " "Info: Pin \"DRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[6\] 0 " "Info: Pin \"DRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[7\] 0 " "Info: Pin \"DRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[8\] 0 " "Info: Pin \"DRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[9\] 0 " "Info: Pin \"DRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[10\] 0 " "Info: Pin \"DRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_ADDR\[11\] 0 " "Info: Pin \"DRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_LDQM 0 " "Info: Pin \"DRAM_LDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_UDQM 0 " "Info: Pin \"DRAM_UDQM\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_WE_N 0 " "Info: Pin \"DRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CAS_N 0 " "Info: Pin \"DRAM_CAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_RAS_N 0 " "Info: Pin \"DRAM_RAS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CS_N 0 " "Info: Pin \"DRAM_CS_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_0 0 " "Info: Pin \"DRAM_BA_0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_BA_1 0 " "Info: Pin \"DRAM_BA_1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CLK 0 " "Info: Pin \"DRAM_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "DRAM_CKE 0 " "Info: Pin \"DRAM_CKE\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[0\] 0 " "Info: Pin \"LEDG\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[1\] 0 " "Info: Pin \"LEDG\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[2\] 0 " "Info: Pin \"LEDG\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[3\] 0 " "Info: Pin \"LEDG\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[4\] 0 " "Info: Pin \"LEDG\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[5\] 0 " "Info: Pin \"LEDG\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[6\] 0 " "Info: Pin \"LEDG\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "LEDG\[7\] 0 " "Info: Pin \"LEDG\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[0\] 0 " "Info: Pin \"SRAM_ADDR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[1\] 0 " "Info: Pin \"SRAM_ADDR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[2\] 0 " "Info: Pin \"SRAM_ADDR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[3\] 0 " "Info: Pin \"SRAM_ADDR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[4\] 0 " "Info: Pin \"SRAM_ADDR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[5\] 0 " "Info: Pin \"SRAM_ADDR\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[6\] 0 " "Info: Pin \"SRAM_ADDR\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[7\] 0 " "Info: Pin \"SRAM_ADDR\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[8\] 0 " "Info: Pin \"SRAM_ADDR\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[9\] 0 " "Info: Pin \"SRAM_ADDR\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[10\] 0 " "Info: Pin \"SRAM_ADDR\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[11\] 0 " "Info: Pin \"SRAM_ADDR\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[12\] 0 " "Info: Pin \"SRAM_ADDR\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[13\] 0 " "Info: Pin \"SRAM_ADDR\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[14\] 0 " "Info: Pin \"SRAM_ADDR\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[15\] 0 " "Info: Pin \"SRAM_ADDR\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[16\] 0 " "Info: Pin \"SRAM_ADDR\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_ADDR\[17\] 0 " "Info: Pin \"SRAM_ADDR\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_CE_N 0 " "Info: Pin \"SRAM_CE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_WE_N 0 " "Info: Pin \"SRAM_WE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_OE_N 0 " "Info: Pin \"SRAM_OE_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_UB_N 0 " "Info: Pin \"SRAM_UB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SRAM_LB_N 0 " "Info: Pin \"SRAM_LB_N\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_XCK 0 " "Info: Pin \"AUD_XCK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "AUD_DACDAT 0 " "Info: Pin \"AUD_DACDAT\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "SD_CLK 0 " "Info: Pin \"SD_CLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "I2C_SCLK 0 " "Info: Pin \"I2C_SCLK\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "serial_return 0 " "Info: Pin \"serial_return\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[0\] 0 " "Info: Pin \"HEX0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[1\] 0 " "Info: Pin \"HEX0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[2\] 0 " "Info: Pin \"HEX0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[3\] 0 " "Info: Pin \"HEX0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[4\] 0 " "Info: Pin \"HEX0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[5\] 0 " "Info: Pin \"HEX0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX0\[6\] 0 " "Info: Pin \"HEX0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[0\] 0 " "Info: Pin \"HEX1\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[1\] 0 " "Info: Pin \"HEX1\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[2\] 0 " "Info: Pin \"HEX1\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[3\] 0 " "Info: Pin \"HEX1\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[4\] 0 " "Info: Pin \"HEX1\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[5\] 0 " "Info: Pin \"HEX1\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX1\[6\] 0 " "Info: Pin \"HEX1\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[0\] 0 " "Info: Pin \"HEX2\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[1\] 0 " "Info: Pin \"HEX2\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[2\] 0 " "Info: Pin \"HEX2\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[3\] 0 " "Info: Pin \"HEX2\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[4\] 0 " "Info: Pin \"HEX2\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[5\] 0 " "Info: Pin \"HEX2\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX2\[6\] 0 " "Info: Pin \"HEX2\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[0\] 0 " "Info: Pin \"HEX3\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[1\] 0 " "Info: Pin \"HEX3\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[2\] 0 " "Info: Pin \"HEX3\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[3\] 0 " "Info: Pin \"HEX3\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[4\] 0 " "Info: Pin \"HEX3\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[5\] 0 " "Info: Pin \"HEX3\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "HEX3\[6\] 0 " "Info: Pin \"HEX3\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pwm\[0\] 0 " "Info: Pin \"pwm\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pwm\[1\] 0 " "Info: Pin \"pwm\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pwm\[2\] 0 " "Info: Pin \"pwm\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pwm\[3\] 0 " "Info: Pin \"pwm\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "pwm\[4\] 0 " "Info: Pin \"pwm\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_out\[0\] 0 " "Info: Pin \"led_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_out\[1\] 0 " "Info: Pin \"led_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_out\[2\] 0 " "Info: Pin \"led_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_out\[3\] 0 " "Info: Pin \"led_out\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_out\[4\] 0 " "Info: Pin \"led_out\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_out\[5\] 0 " "Info: Pin \"led_out\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 0 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "4 " "Warning: Following 4 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "SD_DAT3 a permanently disabled " "Info: Pin SD_DAT3 has a permanently disabled output enable" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { SD_DAT3 } } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "SD_DAT3" } } } } { "wrapper.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/wrapper.v" 33 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { SD_DAT3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/documents/docs/GitHub/systems-project-verilog/" 0 { } { { 0 { 0 ""} 0 5578 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_BCLK a permanently disabled " "Info: Pin AUD_BCLK has a permanently disabled output enable" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { AUD_BCLK } } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } } { "wrapper.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/wrapper.v" 34 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/documents/docs/GitHub/systems-project-verilog/" 0 { } { { 0 { 0 ""} 0 5579 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_ADCLRCK a permanently disabled " "Info: Pin AUD_ADCLRCK has a permanently disabled output enable" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { AUD_ADCLRCK } } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_ADCLRCK" } } } } { "wrapper.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/wrapper.v" 35 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_ADCLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/documents/docs/GitHub/systems-project-verilog/" 0 { } { { 0 { 0 ""} 0 5580 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "AUD_DACLRCK a permanently disabled " "Info: Pin AUD_DACLRCK has a permanently disabled output enable" {  } { { "d:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "d:/altera/91sp2/quartus/bin/pin_planner.ppl" { AUD_DACLRCK } } } { "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "AUD_DACLRCK" } } } } { "wrapper.v" "" { Text "D:/Docs/documents/docs/GitHub/systems-project-verilog/wrapper.v" 36 -1 0 } } { "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { AUD_DACLRCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/Docs/documents/docs/GitHub/systems-project-verilog/" 0 { } { { 0 { 0 ""} 0 5581 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1}  } {  } 0 0 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 21 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "277 " "Info: Peak virtual memory: 277 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Nov 26 17:50:54 2012 " "Info: Processing ended: Mon Nov 26 17:50:54 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:01:36 " "Info: Elapsed time: 00:01:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:42 " "Info: Total CPU time (on all processors): 00:01:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
