###############################################################################
#                                                                             #
#                                                       28/Feb/2014  18:56:17 #
# IAR ANSI C/C++ Compiler V6.30.4.23288/W32 EVALUATION for ARM                #
# Copyright 1999-2011 IAR Systems AB.                                         #
#                                                                             #
#    Cpu mode     =  thumb                                                    #
#    Endian       =  little                                                   #
#    Source file  =  D:\FREESCALEÖÇÄÜ³µ¾ºÈü\freescale(¾Å)\³ÌÐò\PhotoelectricC #
#                    ar V1.1\src\Sources\C\Component_C\decoder.c              #
#    Command line =  "D:\FREESCALEÖÇÄÜ³µ¾ºÈü\freescale(¾Å)\³ÌÐò\Photoelectric #
#                    Car V1.1\src\Sources\C\Component_C\decoder.c" -D IAR -D  #
#                    TWR_K60N512 -lCN "D:\FREESCALEÖÇÄÜ³µ¾ºÈü\freescale(¾Å)\³ #
#                    ÌÐò\PhotoelectricCar V1.1\bin\Ram\List\" -lB             #
#                    "D:\FREESCALEÖÇÄÜ³µ¾ºÈü\freescale(¾Å)\³ÌÐò\Photoelectric #
#                    Car V1.1\bin\Ram\List\" -o "D:\FREESCALEÖÇÄÜ³µ¾ºÈü\frees #
#                    cale(¾Å)\³ÌÐò\PhotoelectricCar V1.1\bin\Ram\Obj\"        #
#                    --no_cse --no_unroll --no_inline --no_code_motion        #
#                    --no_tbaa --no_clustering --no_scheduling --debug        #
#                    --endian=little --cpu=Cortex-M4 -e --fpu=None            #
#                    --dlib_config E:\IAREW6.3\arm\INC\c\DLib_Config_Normal.h #
#                     -I "D:\FREESCALEÖÇÄÜ³µ¾ºÈü\freescale(¾Å)\³ÌÐò\Photoelec #
#                    tricCar V1.1\src\Sources\H\" -I                          #
#                    "D:\FREESCALEÖÇÄÜ³µ¾ºÈü\freescale(¾Å)\³ÌÐò\Photoelectric #
#                    Car V1.1\src\Sources\H\Component_H\" -I                  #
#                    "D:\FREESCALEÖÇÄÜ³µ¾ºÈü\freescale(¾Å)\³ÌÐò\Photoelectric #
#                    Car V1.1\src\Sources\H\Frame_H\" -Ol --use_c++_inline    #
#    List file    =  D:\FREESCALEÖÇÄÜ³µ¾ºÈü\freescale(¾Å)\³ÌÐò\PhotoelectricC #
#                    ar V1.1\bin\Ram\List\decoder.lst                         #
#    Object file  =  D:\FREESCALEÖÇÄÜ³µ¾ºÈü\freescale(¾Å)\³ÌÐò\PhotoelectricC #
#                    ar V1.1\bin\Ram\Obj\decoder.o                            #
#                                                                             #
#                                                                             #
###############################################################################

D:\FREESCALEÖÇÄÜ³µ¾ºÈü\freescale(¾Å)\³ÌÐò\PhotoelectricCar V1.1\src\Sources\C\Component_C\decoder.c
      1          #include "common.h"
      2          #include "decoder.h"
      3          /*==============================================================================
      4          ¹¦ÄÜ£ºFTM1¡¢FTM2Ä£¿éË«Â·Õý½»Âö³å¼ÆÊý
      5          Òý½Å£ºPTA12¡¢PTA13¡¢PTB18¡¢PTB19
      6          ÄÚÈÝ£º³õÊ¼»¯FTM1¡¢FTM2µÄÕý½»½âÂë¹¦ÄÜ
      7          ²ÎÊý£ºÎÞ
      8          E6A2-CW3C¹âµç±àÂëÆ÷Òý½Å£º
      9                   À¶É«£ºGND
     10                   ×ØÉ«£ºVCC
     11                   ºÚÉ«£ºAÏà
     12                   °×É«£ºBÏà
     13          ==============================================================================*/

   \                                 In section .text, align 4, keep-with-next
     14          void FTM_QUAD_init()
     15          {
     16            /*Ê¹ÄÜFTM1¡¢FTM2Ê±ÖÓ*/
     17            SIM_SCGC6|=SIM_SCGC6_FTM1_MASK;
   \                     FTM_QUAD_init:
   \   00000000   0x4833             LDR.N    R0,??FTM_QUAD_init_0  ;; 0x4004803c
   \   00000002   0x6800             LDR      R0,[R0, #+0]
   \   00000004   0xF050 0x7000      ORRS     R0,R0,#0x2000000
   \   00000008   0x4931             LDR.N    R1,??FTM_QUAD_init_0  ;; 0x4004803c
   \   0000000A   0x6008             STR      R0,[R1, #+0]
     18            SIM_SCGC3|=SIM_SCGC3_FTM2_MASK;
   \   0000000C   0x4831             LDR.N    R0,??FTM_QUAD_init_0+0x4  ;; 0x40048030
   \   0000000E   0x6800             LDR      R0,[R0, #+0]
   \   00000010   0xF050 0x7080      ORRS     R0,R0,#0x1000000
   \   00000014   0x492F             LDR.N    R1,??FTM_QUAD_init_0+0x4  ;; 0x40048030
   \   00000016   0x6008             STR      R0,[R1, #+0]
     19            /*¿ªÆô¶Ë¿ÚÊ±ÖÓ*/
     20            SIM_SCGC5 |= SIM_SCGC5_PORTA_MASK;
   \   00000018   0x482F             LDR.N    R0,??FTM_QUAD_init_0+0x8  ;; 0x40048038
   \   0000001A   0x6800             LDR      R0,[R0, #+0]
   \   0000001C   0xF44F 0x7100      MOV      R1,#+512
   \   00000020   0x4308             ORRS     R0,R1,R0
   \   00000022   0x492D             LDR.N    R1,??FTM_QUAD_init_0+0x8  ;; 0x40048038
   \   00000024   0x6008             STR      R0,[R1, #+0]
     21            
     22            /*Ñ¡Ôñ¹Ü½Å¸´ÓÃ¹¦ÄÜ*/
     23            PORTA_PCR12 = PORT_PCR_MUX(7);                          //ÌØ¶¨Ð¾Æ¬ÊÇÊ²Ã´¹¦ÄÜ
   \   00000026   0x482D             LDR.N    R0,??FTM_QUAD_init_0+0xC  ;; 0x40049030
   \   00000028   0xF44F 0x61E0      MOV      R1,#+1792
   \   0000002C   0x6001             STR      R1,[R0, #+0]
     24            PORTA_PCR13 = PORT_PCR_MUX(7);
   \   0000002E   0x482C             LDR.N    R0,??FTM_QUAD_init_0+0x10  ;; 0x40049034
   \   00000030   0xF44F 0x61E0      MOV      R1,#+1792
   \   00000034   0x6001             STR      R1,[R0, #+0]
     25          
     26            PORTB_PCR18 = PORT_PCR_MUX(6);
   \   00000036   0x482B             LDR.N    R0,??FTM_QUAD_init_0+0x14  ;; 0x4004a048
   \   00000038   0xF44F 0x61C0      MOV      R1,#+1536
   \   0000003C   0x6001             STR      R1,[R0, #+0]
     27            PORTB_PCR19 = PORT_PCR_MUX(6);
   \   0000003E   0x482A             LDR.N    R0,??FTM_QUAD_init_0+0x18  ;; 0x4004a04c
   \   00000040   0xF44F 0x61C0      MOV      R1,#+1536
   \   00000044   0x6001             STR      R1,[R0, #+0]
     28           
     29            FTM1_CNTIN = 0;                                          //FTM1³õÊ¼Öµ
   \   00000046   0x4829             LDR.N    R0,??FTM_QUAD_init_0+0x1C  ;; 0x4003904c
   \   00000048   0x2100             MOVS     R1,#+0
   \   0000004A   0x6001             STR      R1,[R0, #+0]
     30            FTM2_CNTIN = 0;                                          //FTM2³õÊ¼Öµ
   \   0000004C   0x4828             LDR.N    R0,??FTM_QUAD_init_0+0x20  ;; 0x400b804c
   \   0000004E   0x2100             MOVS     R1,#+0
   \   00000050   0x6001             STR      R1,[R0, #+0]
     31            FTM1_MOD = 65535;                                        //¿É¸ù¾ÝÐèÒªÉèÖÃ½áÊøÖµ
   \   00000052   0x4828             LDR.N    R0,??FTM_QUAD_init_0+0x24  ;; 0x40039008
   \   00000054   0xF64F 0x71FF      MOVW     R1,#+65535
   \   00000058   0x6001             STR      R1,[R0, #+0]
     32            FTM2_MOD = 65535;                                        
   \   0000005A   0x4827             LDR.N    R0,??FTM_QUAD_init_0+0x28  ;; 0x400b8008
   \   0000005C   0xF64F 0x71FF      MOVW     R1,#+65535
   \   00000060   0x6001             STR      R1,[R0, #+0]
     33            
     34            FTM1_MODE |= FTM_MODE_WPDIS_MASK;                        //½ûÖ¹Ð´±£»¤
   \   00000062   0x4826             LDR.N    R0,??FTM_QUAD_init_0+0x2C  ;; 0x40039054
   \   00000064   0x6800             LDR      R0,[R0, #+0]
   \   00000066   0xF050 0x0004      ORRS     R0,R0,#0x4
   \   0000006A   0x4924             LDR.N    R1,??FTM_QUAD_init_0+0x2C  ;; 0x40039054
   \   0000006C   0x6008             STR      R0,[R1, #+0]
     35            FTM2_MODE |= FTM_MODE_WPDIS_MASK;                        //½ûÖ¹Ð´±£»¤
   \   0000006E   0x4824             LDR.N    R0,??FTM_QUAD_init_0+0x30  ;; 0x400b8054
   \   00000070   0x6800             LDR      R0,[R0, #+0]
   \   00000072   0xF050 0x0004      ORRS     R0,R0,#0x4
   \   00000076   0x4922             LDR.N    R1,??FTM_QUAD_init_0+0x30  ;; 0x400b8054
   \   00000078   0x6008             STR      R0,[R1, #+0]
     36           
     37            FTM1_QDCTRL|=FTM_QDCTRL_QUADMODE_MASK;                   //ABÏàÍ¬Ê±È·¶¨·½ÏòºÍ¼ÆÊýÖµ  
   \   0000007A   0x4822             LDR.N    R0,??FTM_QUAD_init_0+0x34  ;; 0x40039080
   \   0000007C   0x6800             LDR      R0,[R0, #+0]
   \   0000007E   0xF050 0x0008      ORRS     R0,R0,#0x8
   \   00000082   0x4920             LDR.N    R1,??FTM_QUAD_init_0+0x34  ;; 0x40039080
   \   00000084   0x6008             STR      R0,[R1, #+0]
     38            FTM2_QDCTRL|=FTM_QDCTRL_QUADMODE_MASK;                   //ABÏàÍ¬Ê±È·¶¨·½ÏòºÍ¼ÆÊýÖµ  
   \   00000086   0x4820             LDR.N    R0,??FTM_QUAD_init_0+0x38  ;; 0x400b8080
   \   00000088   0x6800             LDR      R0,[R0, #+0]
   \   0000008A   0xF050 0x0008      ORRS     R0,R0,#0x8
   \   0000008E   0x491E             LDR.N    R1,??FTM_QUAD_init_0+0x38  ;; 0x400b8080
   \   00000090   0x6008             STR      R0,[R1, #+0]
     39            //FTM2_QDCTRL &= ~FTM_QDCTRL_QUADMODE_MASK;                //Ñ¡¶¨±àÂëÄ£Ê½ÎªAÏàÓëBÏà±àÂëÄ£Ê½
     40            //FTM1_QDCTRL &= ~FTM_QDCTRL_QUADMODE_MASK;                //Ñ¡¶¨±àÂëÄ£Ê½ÎªAÏàÓëBÏà±àÂëÄ£Ê½
     41            //FTM1_SC |= FTM_SC_CLKS(3);                               //Ñ¡ÔñÍâ²¿Ê±ÖÓ
     42            //FTM1_CONF |=FTM_CONF_BDMMODE(3);                         //¿É¸ù¾ÝÐèÒªÑ¡Ôñ
     43            //FTM2_SC |= FTM_SC_CLKS(3);
     44            //FTM2_CONF |=FTM_CONF_BDMMODE(3);
     45            FTM1_QDCTRL |= FTM_QDCTRL_QUADEN_MASK;                   //Ê¹ÄÜÕý½»½âÂëÄ£Ê½
   \   00000092   0x481C             LDR.N    R0,??FTM_QUAD_init_0+0x34  ;; 0x40039080
   \   00000094   0x6800             LDR      R0,[R0, #+0]
   \   00000096   0xF050 0x0001      ORRS     R0,R0,#0x1
   \   0000009A   0x491A             LDR.N    R1,??FTM_QUAD_init_0+0x34  ;; 0x40039080
   \   0000009C   0x6008             STR      R0,[R1, #+0]
     46            FTM2_QDCTRL |= FTM_QDCTRL_QUADEN_MASK;                   //Ê¹ÄÜÕý½»½âÂëÄ£Ê½
   \   0000009E   0x481A             LDR.N    R0,??FTM_QUAD_init_0+0x38  ;; 0x400b8080
   \   000000A0   0x6800             LDR      R0,[R0, #+0]
   \   000000A2   0xF050 0x0001      ORRS     R0,R0,#0x1
   \   000000A6   0x4918             LDR.N    R1,??FTM_QUAD_init_0+0x38  ;; 0x400b8080
   \   000000A8   0x6008             STR      R0,[R1, #+0]
     47            
     48            FTM1_MODE |= FTM_MODE_FTMEN_MASK;                        //FTMEN=1,¹Ø±ÕTPM¼æÈÝÄ£Ê½£¬¿ªÆôFTMËùÓÐ¹¦ÄÜ
   \   000000AA   0x4814             LDR.N    R0,??FTM_QUAD_init_0+0x2C  ;; 0x40039054
   \   000000AC   0x6800             LDR      R0,[R0, #+0]
   \   000000AE   0xF050 0x0001      ORRS     R0,R0,#0x1
   \   000000B2   0x4912             LDR.N    R1,??FTM_QUAD_init_0+0x2C  ;; 0x40039054
   \   000000B4   0x6008             STR      R0,[R1, #+0]
     49            FTM2_MODE |= FTM_MODE_FTMEN_MASK;                        //FTMEN=1,¹Ø±ÕTPM¼æÈÝÄ£Ê½£¬¿ªÆôFTMËùÓÐ¹¦ÄÜ
   \   000000B6   0x4812             LDR.N    R0,??FTM_QUAD_init_0+0x30  ;; 0x400b8054
   \   000000B8   0x6800             LDR      R0,[R0, #+0]
   \   000000BA   0xF050 0x0001      ORRS     R0,R0,#0x1
   \   000000BE   0x4910             LDR.N    R1,??FTM_QUAD_init_0+0x30  ;; 0x400b8054
   \   000000C0   0x6008             STR      R0,[R1, #+0]
     50            
     51            FTM1_CNT=0; 
   \   000000C2   0x4812             LDR.N    R0,??FTM_QUAD_init_0+0x3C  ;; 0x40039004
   \   000000C4   0x2100             MOVS     R1,#+0
   \   000000C6   0x6001             STR      R1,[R0, #+0]
     52            FTM2_CNT=0; 
   \   000000C8   0x4811             LDR.N    R0,??FTM_QUAD_init_0+0x40  ;; 0x400b8004
   \   000000CA   0x2100             MOVS     R1,#+0
   \   000000CC   0x6001             STR      R1,[R0, #+0]
     53          }
   \   000000CE   0x4770             BX       LR               ;; return
   \                     ??FTM_QUAD_init_0:
   \   000000D0   0x4004803C         DC32     0x4004803c
   \   000000D4   0x40048030         DC32     0x40048030
   \   000000D8   0x40048038         DC32     0x40048038
   \   000000DC   0x40049030         DC32     0x40049030
   \   000000E0   0x40049034         DC32     0x40049034
   \   000000E4   0x4004A048         DC32     0x4004a048
   \   000000E8   0x4004A04C         DC32     0x4004a04c
   \   000000EC   0x4003904C         DC32     0x4003904c
   \   000000F0   0x400B804C         DC32     0x400b804c
   \   000000F4   0x40039008         DC32     0x40039008
   \   000000F8   0x400B8008         DC32     0x400b8008
   \   000000FC   0x40039054         DC32     0x40039054
   \   00000100   0x400B8054         DC32     0x400b8054
   \   00000104   0x40039080         DC32     0x40039080
   \   00000108   0x400B8080         DC32     0x400b8080
   \   0000010C   0x40039004         DC32     0x40039004
   \   00000110   0x400B8004         DC32     0x400b8004
     54          
     55          
     56          
     57          /*************************************************************************
     58          *  º¯ÊýÃû³Æ£ºFTM2_QUAD_DIR_init
     59          *  ¹¦ÄÜËµÃ÷£ºÕý½»½âÂë ·½Ïò¼ÆÊýÄ£Ê½³õÊ¼»¯º¯Êý
     60          *  º¯Êý·µ»Ø£ºÎÞ
     61          *  ÐÞ¸ÄÊ±¼ä£º2012-1-26
     62          *  ±¸    ×¢£º
     63                       ¸ÃÀý³ÌÊ¹ÓÃ A10 ºÍA11 Òý½ÅÊäÈë×÷ÎªÐý×ª±àÂëÆ÷µÄ AÏàºÍB ÏàÊäÈë¡£ 
     64                        BÂ·¿ØÖÆ¼ÆÊýÆ÷·½Ïò  ¸ßµçÆ½Ê±¼ÆÊýÆ÷ÕýÏò¼ÆÊý
     65                        AÂ·¼ÆÊýÂö³å
     66                        ¶ÔBÂ·Ä¬ÈÏÉÏÀ­
     67          *************************************************************************/
     68          /*void FTM_QUAD_DIR_init()
     69          {
     70             
     71              SIM_SCGC6 |=SIM_SCGC6_FTM1_MASK;                             //Ê¹ÄÜFTM1Ê±ÖÓ
     72              SIM_SCGC3 |= SIM_SCGC3_FTM2_MASK;                           //Ê¹ÄÜFTM2Ê±ÖÓ
     73              
     74              SIM_SCGC5 |= SIM_SCGC5_PORTA_MASK;
     75              SIM_SCGC5 |= SIM_SCGC5_PORTB_MASK;
     76              
     77              PORT_PCR_REG(PORTA_BASE_PTR, 12) = (0|PORT_PCR_MUX(7)|0x10);     // PTA12
     78              PORT_PCR_REG(PORTA_BASE_PTR, 13) = (0|PORT_PCR_MUX(7)|0x13);     // PTA13
     79              PORT_PCR_REG(PORTB_BASE_PTR, 18) = PORT_PCR_MUX(6);              // PTB18
     80              PORT_PCR_REG(PORTB_BASE_PTR, 19) = PORT_PCR_MUX(6);              // PTB19
     81                
     82              FTM_MODE_REG(FTM1_BASE_PTR)    |= FTM_MODE_WPDIS_MASK;           //Ð´±£»¤½ûÖ¹
     83              FTM_QDCTRL_REG(FTM1_BASE_PTR)  &=~FTM_QDCTRL_QUADMODE_MASK;       //ABÏàÍ¬Ê±È·¶¨·½ÏòºÍ¼ÆÊýÖµ
     84              FTM_CNTIN_REG(FTM1_BASE_PTR)    = 0;                             //FTM1¼ÆÊýÆ÷³õÊ¼ÖµÎª0
     85              FTM_MOD_REG(FTM1_BASE_PTR)      = 0xFFFF;                        //FTM1¼ÆÊýÆ÷ÖÕÖµÎª0
     86              
     87              FTM_MODE_REG(FTM2_BASE_PTR)    |= FTM_MODE_WPDIS_MASK;           //Ð´±£»¤½ûÖ¹
     88              FTM_QDCTRL_REG(FTM2_BASE_PTR)  &= ~FTM_QDCTRL_QUADMODE_MASK;     //AB Õý½»½âÂëÄ£Ê½
     89              FTM_CNTIN_REG(FTM2_BASE_PTR)    = 0;                             //FTM¼ÆÊýÆ÷³õÊ¼ÖµÎª0
     90              FTM_MOD_REG(FTM2_BASE_PTR)      = 0xFFFF;                        //FTM¼ÆÊýÆ÷³õÊ¼ÖµÎª0
     91              
     92              FTM_QDCTRL_REG(FTM1_BASE_PTR)  |=FTM_QDCTRL_QUADEN_MASK;         //Ê¹ÄÜFTM1Õý½»½âÂëÄ£Ê½
     93              FTM_MODE_REG(FTM1_BASE_PTR)    |= FTM_MODE_FTMEN_MASK;           //FTM1EN=1	
     94              FTM_CNT_REG(FTM1_BASE_PTR)     = 0; 
     95              
     96              FTM_QDCTRL_REG(FTM2_BASE_PTR)  |=FTM_QDCTRL_QUADEN_MASK;         //Ê¹ÄÜFTM2Õý½»½âÂëÄ£Ê½
     97              FTM_MODE_REG(FTM2_BASE_PTR)    |= FTM_MODE_FTMEN_MASK;           //FTM2EN=1	
     98              FTM_CNT_REG(FTM2_BASE_PTR)     = 0; 	
     99          }*/
    100          
    101          
    102          
    103          /*************************************************************************
    104          *  º¯ÊýÃû³Æ£ºFTM2_init
    105          *  ¹¦ÄÜËµÃ÷£ºÕý½»½âÂë ·½Ïò¼ÆÊýÄ£Ê½³õÊ¼»¯º¯Êý
    106          *  º¯Êý·µ»Ø£ºÎÞ
    107          *  ÐÞ¸ÄÊ±¼ä£º2012-1-26
    108          *  ±¸    ×¢£ºCH0~CH3¿ÉÒÔÊ¹ÓÃ¹ýÂËÆ÷£¬Î´Ìí¼ÓÕâ¹¦ÄÜ
    109                       ¸ÃÀý³ÌÊ¹ÓÃ A10 ºÍA11 Òý½ÅÊäÈë×÷ÎªÐý×ª±àÂëÆ÷µÄ AÏàºÍB ÏàÊäÈë¡£ 
    110          *************************************************************************
    111          void FTM_QUAD_init()
    112          {
    113              SIM_SCGC3 |= SIM_SCGC3_FTM2_MASK;                                 //Ê¹ÄÜFTM2Ê±ÖÓ
    114          
    115              SIM_SCGC5 |= SIM_SCGC5_PORTB_MASK;
    116              PORT_PCR_REG(PORTB_BASE_PTR, 18) = PORT_PCR_MUX(6);               // PTB18
    117              PORT_PCR_REG(PORTB_BASE_PTR, 19) = PORT_PCR_MUX(6);               // PTB19
    118                 
    119              FTM_MODE_REG(FTM2_BASE_PTR)    |= FTM_MODE_WPDIS_MASK;           //Ð´±£»¤½ûÖ¹
    120              FTM_QDCTRL_REG(FTM2_BASE_PTR)  &= ~FTM_QDCTRL_QUADMODE_MASK;     //AB Õý½»½âÂëÄ£Ê½
    121              FTM_CNTIN_REG(FTM2_BASE_PTR)    = 0;                             //FTM¼ÆÊýÆ÷³õÊ¼ÖµÎª0
    122              FTM_MOD_REG(FTM2_BASE_PTR)      = 0xFFFF;                        //FTM¼ÆÊýÆ÷³õÊ¼ÖµÎª0
    123             
    124              FTM_QDCTRL_REG(FTM2_BASE_PTR)  |=FTM_QDCTRL_QUADEN_MASK;         //Ê¹ÄÜFTM2Õý½»½âÂëÄ£Ê½
    125              FTM_MODE_REG(FTM2_BASE_PTR)    |= FTM_MODE_FTMEN_MASK;                             //FTM2EN=1	
    126              FTM_CNT_REG(FTM2_BASE_PTR)    = 0; 	
    127          }*/

   Maximum stack usage in bytes:

   .cstack Function
   ------- --------
        0  FTM_QUAD_init


   Section sizes:

   Bytes  Function/Label
   -----  --------------
     276  FTM_QUAD_init

 
 276 bytes in section .text
 
 276 bytes of CODE memory

Errors: none
Warnings: none
