<?xml version="1.0" encoding="utf-8"?>
<BindInfo>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="exitcond523358_fu_52_p2" SOURCE="" VARIABLE="exitcond523358" MODULE="encoder0_c1_Pipeline_1" LOOP="Loop 1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_50_fu_58_p2" SOURCE="" VARIABLE="empty_50" MODULE="encoder0_c1_Pipeline_1" LOOP="Loop 1" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next52330_fu_248_p2" SOURCE="" VARIABLE="indvars_iv_next52330" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln36_fu_154_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:36" VARIABLE="icmp_ln36" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln36_fu_160_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:36" VARIABLE="add_ln36" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln37_fu_172_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:37" VARIABLE="icmp_ln37" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln36_fu_257_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:36" VARIABLE="select_ln36" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next52333_mid1_fu_178_p2" SOURCE="" VARIABLE="indvars_iv_next52333_mid1" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next52333248_fu_184_p2" SOURCE="" VARIABLE="indvars_iv_next52333248" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln36_1_fu_190_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:36" VARIABLE="select_ln36_1" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_8ns_16_4_1_U2" SOURCE="lane_seg_hls/lane_seg_support.cpp:39" VARIABLE="mul_ln39" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln36_2_fu_264_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:36" VARIABLE="select_ln36_2" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln36_fu_271_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:36" VARIABLE="xor_ln36" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln38_fu_276_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:38" VARIABLE="icmp_ln38" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln36_fu_282_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:36" VARIABLE="and_ln36" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln36_3_fu_202_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:36" VARIABLE="select_ln36_3" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next52330_dup_fu_288_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:36" VARIABLE="indvars_iv_next52330_dup" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln37_fu_294_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:37" VARIABLE="or_ln37" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln37_fu_299_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:37" VARIABLE="select_ln37" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="indvars_iv_next52330_mid1_fu_307_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:36" VARIABLE="indvars_iv_next52330_mid1" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln37_1_fu_313_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:37" VARIABLE="select_ln37_1" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="dsp48" LATENCY="3" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_8ns_8ns_8ns_16_4_1_U2" SOURCE="lane_seg_hls/lane_seg_support.cpp:39" VARIABLE="add_ln39" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln39_fu_359_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:39" VARIABLE="sub_ln39" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln37_2_fu_325_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:37" VARIABLE="select_ln37_2" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln39_1_fu_368_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:39" VARIABLE="add_ln39_1" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_fu_333_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:38" VARIABLE="add_ln38" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln37_fu_210_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:37" VARIABLE="add_ln37" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln37_3_fu_216_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:37" VARIABLE="select_ln37_3" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" LOOP="VITIS_LOOP_36_1_VITIS_LOOP_37_2_VITIS_LOOP_38_3" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln50_fu_2060_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:50" VARIABLE="icmp_ln50" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_2_fu_2066_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:50" VARIABLE="add_ln50_2" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_fu_2078_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:50" VARIABLE="add_ln50" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln51_fu_2084_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:51" VARIABLE="icmp_ln51" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_fu_2090_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:50" VARIABLE="select_ln50" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln50_1_fu_2098_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:50" VARIABLE="select_ln50_1" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_9ns_16_1_1_U8" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_9ns_16_1_1_U9" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_1" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln50_1_fu_2140_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:50" VARIABLE="add_ln50_1" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_9ns_16_1_1_U10" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="mul_ln63_2" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_27_fu_2168_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="add_ln63_27" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_81_fu_2186_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_81" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_28_fu_2257_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="add_ln63_28" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_29_fu_2981_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="add_ln63_29" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_82_fu_4657_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_82" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_30_fu_5374_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="add_ln63_30" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_31_fu_2197_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="add_ln63_31" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_83_fu_2215_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_83" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_32_fu_8925_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="add_ln63_32" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fpext" ID="" IMPL="auto" LATENCY="0" OPTYPE="fpext" PRAGMA="" RTLNAME="fpext_32ns_64_1_no_dsp_1_U7" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="pf" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_fu_2311_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_fu_2317_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_fu_2324_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_1_fu_2329_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_1" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_1_fu_2335_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_1" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_fu_2341_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="add_ln63" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_2_fu_2347_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_2" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_1_fu_2353_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_1" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_2_fu_2365_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_2" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_3_fu_2375_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_3" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op ashr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="ashr" PRAGMA="" RTLNAME="ashr_ln63_fu_2385_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="ashr_ln63" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_110_fu_2407_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_110" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_2_fu_2415_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_2" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_4_fu_2433_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_4" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln63_fu_2443_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="shl_ln63" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_3_fu_2449_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_3" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_108_fu_2457_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_108" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln63_fu_2465_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="xor_ln63" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln63_fu_2471_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="and_ln63" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_109_fu_2477_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_109" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln63_fu_2485_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="or_ln63" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln63_1_fu_2491_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="xor_ln63_1" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln63_1_fu_2497_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="and_ln63_1" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="a_fu_2503_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="a" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6ns_22_1_1_U11" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fpext" ID="" IMPL="auto" LATENCY="0" OPTYPE="fpext" PRAGMA="" RTLNAME="fpext_32ns_64_1_no_dsp_1_U7" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="pf_1" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_3_fu_3939_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_3" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_4_fu_3945_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_4" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_5_fu_3952_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_5" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_4_fu_3957_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_4" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_6_fu_3963_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_6" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_1_fu_3969_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="add_ln63_1" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_5_fu_3975_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_5" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_5_fu_3981_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_5" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_7_fu_3993_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_7" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_8_fu_4003_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_8" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op ashr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="ashr" PRAGMA="" RTLNAME="ashr_ln63_1_fu_4013_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="ashr_ln63_1" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_116_fu_4035_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_116" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_6_fu_4043_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_6" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_9_fu_4061_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_9" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln63_1_fu_4071_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="shl_ln63_1" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_7_fu_4077_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_7" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_111_fu_4085_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_111" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln63_2_fu_4093_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="xor_ln63_2" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln63_2_fu_4099_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="and_ln63_2" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_112_fu_4105_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_112" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln63_1_fu_4113_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="or_ln63_1" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln63_3_fu_4119_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="xor_ln63_3" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln63_3_fu_4125_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="and_ln63_3" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="a_1_fu_4131_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="a_1" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_5_fu_9737_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_5" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fpext" ID="" IMPL="auto" LATENCY="0" OPTYPE="fpext" PRAGMA="" RTLNAME="fpext_32ns_64_1_no_dsp_1_U7" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="pf_2" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_6_fu_4693_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_6" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_8_fu_4699_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_8" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_10_fu_4706_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_10" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_7_fu_4711_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_7" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_11_fu_4717_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_11" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_2_fu_4723_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="add_ln63_2" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_8_fu_4729_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_8" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_9_fu_4735_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_9" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_12_fu_4747_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_12" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_13_fu_4757_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_13" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op ashr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="ashr" PRAGMA="" RTLNAME="ashr_ln63_2_fu_4767_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="ashr_ln63_2" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_122_fu_4789_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_122" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_10_fu_4797_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_10" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_14_fu_4815_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_14" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln63_2_fu_4825_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="shl_ln63_2" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_11_fu_4831_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_11" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_114_fu_4839_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_114" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln63_4_fu_4847_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="xor_ln63_4" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln63_4_fu_4853_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="and_ln63_4" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_115_fu_4859_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_115" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln63_2_fu_4867_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="or_ln63_2" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln63_5_fu_4873_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="xor_ln63_5" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln63_5_fu_4879_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="and_ln63_5" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="a_2_fu_4885_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="a_2" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln65_6_fu_5398_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_6" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln65_7_fu_5427_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_7" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_33_fu_2568_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="add_ln63_33" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_84_fu_2585_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_84" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_34_fu_2596_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="add_ln63_34" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_35_fu_3018_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="add_ln63_35" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_36_fu_3028_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="add_ln63_36" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_85_fu_5453_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_85" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_37_fu_6597_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="add_ln63_37" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_38_fu_6607_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="add_ln63_38" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_39_fu_3032_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="add_ln63_39" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_86_fu_8945_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_86" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_40_fu_9760_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="add_ln63_40" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_41_fu_9770_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="add_ln63_41" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fpext" ID="" IMPL="auto" LATENCY="0" OPTYPE="fpext" PRAGMA="" RTLNAME="fpext_32ns_64_1_no_dsp_1_U7" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="pf_3" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_9_fu_5478_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_9" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_12_fu_5484_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_12" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_15_fu_5491_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_15" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_10_fu_5496_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_10" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_16_fu_5502_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_16" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_3_fu_5508_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="add_ln63_3" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_11_fu_5514_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_11" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_13_fu_5520_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_13" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_17_fu_5532_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_17" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_18_fu_5542_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_18" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op ashr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="ashr" PRAGMA="" RTLNAME="ashr_ln63_3_fu_5552_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="ashr_ln63_3" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_128_fu_5574_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_128" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_14_fu_5582_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_14" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_19_fu_5600_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_19" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln63_3_fu_5610_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="shl_ln63_3" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_15_fu_5616_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_15" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_117_fu_5624_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_117" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln63_6_fu_5632_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="xor_ln63_6" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln63_6_fu_5638_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="and_ln63_6" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_118_fu_5644_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_118" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln63_3_fu_5652_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="or_ln63_3" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln63_7_fu_5658_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="xor_ln63_7" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln63_7_fu_5664_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="and_ln63_7" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="a_3_fu_5670_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="a_3" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_8_fu_9812_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_8" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fpext" ID="" IMPL="auto" LATENCY="0" OPTYPE="fpext" PRAGMA="" RTLNAME="fpext_32ns_64_1_no_dsp_1_U7" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="pf_4" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_12_fu_6631_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_12" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_16_fu_6637_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_16" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_20_fu_6644_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_20" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_13_fu_6649_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_13" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_21_fu_6655_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_21" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_4_fu_6661_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="add_ln63_4" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_14_fu_6667_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_14" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_17_fu_6673_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_17" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_22_fu_6685_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_22" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_23_fu_6695_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_23" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op ashr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="ashr" PRAGMA="" RTLNAME="ashr_ln63_4_fu_6705_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="ashr_ln63_4" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_134_fu_6727_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_134" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_18_fu_6735_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_18" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_24_fu_6753_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_24" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln63_4_fu_6763_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="shl_ln63_4" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_19_fu_6769_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_19" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_120_fu_6777_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_120" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln63_8_fu_6785_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="xor_ln63_8" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln63_8_fu_6791_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="and_ln63_8" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_121_fu_6797_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_121" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln63_4_fu_6805_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="or_ln63_4" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln63_9_fu_6811_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="xor_ln63_9" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln63_9_fu_6817_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="and_ln63_9" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="a_4_fu_6823_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="a_4" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln65_9_fu_9849_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_9" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln65_10_fu_9874_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_10" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fpext" ID="" IMPL="auto" LATENCY="0" OPTYPE="fpext" PRAGMA="" RTLNAME="fpext_32ns_64_1_no_dsp_1_U7" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="pf_5" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_15_fu_7325_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_15" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_20_fu_7331_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_20" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_25_fu_7338_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_25" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_16_fu_7343_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_16" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_26_fu_7349_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_26" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_5_fu_7355_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="add_ln63_5" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_17_fu_7361_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_17" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_21_fu_7367_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_21" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_27_fu_7379_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_27" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_28_fu_7389_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_28" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op ashr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="ashr" PRAGMA="" RTLNAME="ashr_ln63_5_fu_7399_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="ashr_ln63_5" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_140_fu_7421_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_140" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_22_fu_7429_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_22" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_29_fu_7447_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_29" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln63_5_fu_7457_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="shl_ln63_5" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_23_fu_7463_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_23" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_123_fu_7471_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_123" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln63_10_fu_7479_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="xor_ln63_10" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln63_10_fu_7485_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="and_ln63_10" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_124_fu_7491_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_124" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln63_5_fu_7499_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="or_ln63_5" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln63_11_fu_7505_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="xor_ln63_11" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln63_11_fu_7511_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="and_ln63_11" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="a_5_fu_7517_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="a_5" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7s_23_1_1_U131" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_1" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="empty_49_fu_3036_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:54" VARIABLE="empty_49" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_42_fu_3045_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="add_ln63_42" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_87_fu_3062_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_87" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_43_fu_4207_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="add_ln63_43" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_44_fu_3073_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="add_ln63_44" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_88_fu_7575_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_88" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_45_fu_8097_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="add_ln63_45" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_46_fu_3078_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="add_ln63_46" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_89_fu_12754_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_89" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_47_fu_13778_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="add_ln63_47" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fpext" ID="" IMPL="auto" LATENCY="0" OPTYPE="fpext" PRAGMA="" RTLNAME="fpext_32ns_64_1_no_dsp_1_U7" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="pf_6" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_18_fu_8121_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_18" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_24_fu_8127_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_24" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_30_fu_8134_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_30" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_19_fu_8139_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_19" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_31_fu_8145_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_31" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_6_fu_8151_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="add_ln63_6" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_20_fu_8157_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_20" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_25_fu_8163_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_25" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_32_fu_8175_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_32" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_33_fu_8185_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_33" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op ashr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="ashr" PRAGMA="" RTLNAME="ashr_ln63_6_fu_8195_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="ashr_ln63_6" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_146_fu_8217_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_146" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_26_fu_8225_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_26" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_34_fu_8243_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_34" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln63_6_fu_8253_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="shl_ln63_6" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_27_fu_8259_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_27" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_126_fu_8267_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_126" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln63_12_fu_8275_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="xor_ln63_12" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln63_12_fu_8281_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="and_ln63_12" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_127_fu_8287_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_127" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln63_6_fu_8295_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="or_ln63_6" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln63_13_fu_8301_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="xor_ln63_13" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln63_13_fu_8307_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="and_ln63_13" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="a_6_fu_8313_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="a_6" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_11_fu_9917_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_11" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fpext" ID="" IMPL="auto" LATENCY="0" OPTYPE="fpext" PRAGMA="" RTLNAME="fpext_32ns_64_1_no_dsp_1_U7" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="pf_7" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_21_fu_8970_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_21" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_28_fu_8976_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_28" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_35_fu_8983_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_35" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_22_fu_8988_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_22" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_36_fu_8994_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_36" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_7_fu_9000_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="add_ln63_7" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_23_fu_9006_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_23" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_29_fu_9012_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_29" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_37_fu_9024_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_37" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_38_fu_9034_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_38" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op ashr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="ashr" PRAGMA="" RTLNAME="ashr_ln63_7_fu_9044_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="ashr_ln63_7" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_152_fu_9066_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_152" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_30_fu_9074_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_30" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_39_fu_9092_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_39" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln63_7_fu_9102_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="shl_ln63_7" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_31_fu_9108_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_31" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_129_fu_9116_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_129" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln63_14_fu_9124_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="xor_ln63_14" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln63_14_fu_9130_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="and_ln63_14" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_130_fu_9136_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_130" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln63_7_fu_9144_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="or_ln63_7" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln63_15_fu_9150_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="xor_ln63_15" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln63_15_fu_9156_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="and_ln63_15" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="a_7_fu_9162_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="a_7" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_12_fu_9214_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_12" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fpext" ID="" IMPL="auto" LATENCY="0" OPTYPE="fpext" PRAGMA="" RTLNAME="fpext_32ns_64_1_no_dsp_1_U7" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="pf_8" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_24_fu_9950_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_24" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_32_fu_9956_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_32" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_40_fu_9963_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_40" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_25_fu_9968_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_25" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_41_fu_9974_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_41" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_8_fu_9980_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="add_ln63_8" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_26_fu_9986_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_26" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_33_fu_9992_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_33" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_42_fu_10004_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_42" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_43_fu_10014_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_43" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op ashr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="ashr" PRAGMA="" RTLNAME="ashr_ln63_8_fu_10024_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="ashr_ln63_8" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_158_fu_10046_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_158" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_34_fu_10054_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_34" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_44_fu_10072_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_44" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln63_8_fu_10082_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="shl_ln63_8" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_35_fu_10088_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_35" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_132_fu_10096_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_132" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln63_16_fu_10104_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="xor_ln63_16" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln63_16_fu_10110_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="and_ln63_16" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_133_fu_10116_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_133" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln63_8_fu_10124_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="or_ln63_8" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln63_17_fu_10130_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="xor_ln63_17" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln63_17_fu_10136_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="and_ln63_17" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="a_8_fu_10142_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="a_8" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6s_22_1_1_U191" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_2" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fpext" ID="" IMPL="auto" LATENCY="0" OPTYPE="fpext" PRAGMA="" RTLNAME="fpext_32ns_64_1_no_dsp_1_U7" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="pf_9" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_27_fu_12793_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_27" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_36_fu_12799_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_36" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_45_fu_12806_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_45" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_28_fu_12811_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_28" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_46_fu_12817_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_46" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_9_fu_12823_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="add_ln63_9" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_29_fu_12829_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_29" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_37_fu_12835_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_37" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_47_fu_12847_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_47" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_48_fu_12857_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_48" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op ashr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="ashr" PRAGMA="" RTLNAME="ashr_ln63_9_fu_12867_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="ashr_ln63_9" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_164_fu_12889_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_164" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_38_fu_12897_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_38" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_49_fu_12915_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_49" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln63_9_fu_12925_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="shl_ln63_9" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_39_fu_12931_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_39" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_135_fu_12939_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_135" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln63_18_fu_12947_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="xor_ln63_18" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln63_18_fu_12953_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="and_ln63_18" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_136_fu_12959_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_136" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln63_9_fu_12967_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="or_ln63_9" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln63_19_fu_12973_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="xor_ln63_19" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln63_19_fu_12979_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="and_ln63_19" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="a_9_fu_12985_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="a_9" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U211" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_3" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fpext" ID="" IMPL="auto" LATENCY="0" OPTYPE="fpext" PRAGMA="" RTLNAME="fpext_32ns_64_1_no_dsp_1_U7" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="pf_10" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_30_fu_13811_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_30" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_40_fu_13817_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_40" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_50_fu_13824_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_50" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_31_fu_13829_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_31" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_51_fu_13835_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_51" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_10_fu_13841_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="add_ln63_10" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_32_fu_13847_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_32" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_41_fu_13853_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_41" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_52_fu_13865_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_52" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_53_fu_13875_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_53" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op ashr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="ashr" PRAGMA="" RTLNAME="ashr_ln63_10_fu_13885_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="ashr_ln63_10" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_170_fu_13907_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_170" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_42_fu_13915_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_42" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_54_fu_13933_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_54" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln63_10_fu_13943_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="shl_ln63_10" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_43_fu_13949_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_43" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_138_fu_13957_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_138" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln63_20_fu_13965_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="xor_ln63_20" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln63_20_fu_13971_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="and_ln63_20" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_139_fu_13977_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_139" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln63_10_fu_13985_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="or_ln63_10" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln63_21_fu_13991_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="xor_ln63_21" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln63_21_fu_13997_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="and_ln63_21" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="a_10_fu_14003_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="a_10" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7ns_23_1_1_U231" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_4" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fpext" ID="" IMPL="auto" LATENCY="0" OPTYPE="fpext" PRAGMA="" RTLNAME="fpext_32ns_64_1_no_dsp_1_U7" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="pf_11" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_33_fu_14872_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_33" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_44_fu_14878_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_44" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_55_fu_14885_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_55" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_34_fu_14890_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_34" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_56_fu_14896_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_56" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_11_fu_14902_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="add_ln63_11" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_35_fu_14908_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_35" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_45_fu_14914_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_45" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_57_fu_14926_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_57" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_58_fu_14936_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_58" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op ashr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="ashr" PRAGMA="" RTLNAME="ashr_ln63_11_fu_14946_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="ashr_ln63_11" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_176_fu_14968_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_176" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_46_fu_14976_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_46" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_59_fu_14994_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_59" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln63_11_fu_15004_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="shl_ln63_11" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_47_fu_15010_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_47" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_141_fu_15018_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_141" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln63_22_fu_15026_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="xor_ln63_22" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln63_22_fu_15032_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="and_ln63_22" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_142_fu_15038_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_142" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln63_11_fu_15046_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="or_ln63_11" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln63_23_fu_15052_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="xor_ln63_23" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln63_23_fu_15058_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="and_ln63_23" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="a_11_fu_15064_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="a_11" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_151_fu_19437_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_151" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fpext" ID="" IMPL="auto" LATENCY="0" OPTYPE="fpext" PRAGMA="" RTLNAME="fpext_32ns_64_1_no_dsp_1_U7" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="pf_12" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_36_fu_15543_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_36" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_48_fu_15549_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_48" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_60_fu_15556_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_60" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_37_fu_15561_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_37" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_61_fu_15567_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_61" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_12_fu_15573_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="add_ln63_12" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_38_fu_15579_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_38" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_49_fu_15585_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_49" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_62_fu_15597_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_62" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_63_fu_15607_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_63" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op ashr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="ashr" PRAGMA="" RTLNAME="ashr_ln63_12_fu_15617_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="ashr_ln63_12" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_182_fu_15638_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_182" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_50_fu_15646_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_50" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_64_fu_15664_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_64" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln63_12_fu_15674_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="shl_ln63_12" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_51_fu_15680_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_51" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_144_fu_15688_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_144" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln63_24_fu_15696_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="xor_ln63_24" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln63_24_fu_15702_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="and_ln63_24" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_145_fu_15708_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_145" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln63_12_fu_15716_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="or_ln63_12" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln63_25_fu_15722_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="xor_ln63_25" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln63_25_fu_15728_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="and_ln63_25" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="a_12_fu_15734_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="a_12" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln65_13_fu_16348_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_13" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln65_14_fu_16369_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_14" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fpext" ID="" IMPL="auto" LATENCY="0" OPTYPE="fpext" PRAGMA="" RTLNAME="fpext_32ns_64_1_no_dsp_1_U7" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="pf_13" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_39_fu_16399_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_39" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_52_fu_16405_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_52" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_65_fu_16412_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_65" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_40_fu_16417_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_40" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_66_fu_16423_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_66" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_13_fu_16429_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="add_ln63_13" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_41_fu_16435_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_41" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_53_fu_16441_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_53" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_67_fu_16453_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_67" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_68_fu_16463_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_68" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op ashr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="ashr" PRAGMA="" RTLNAME="ashr_ln63_13_fu_16473_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="ashr_ln63_13" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_188_fu_16495_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_188" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_54_fu_16503_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_54" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_69_fu_16521_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_69" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln63_13_fu_16531_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="shl_ln63_13" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_55_fu_16537_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_55" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_147_fu_16545_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_147" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln63_26_fu_16553_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="xor_ln63_26" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln63_26_fu_16559_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="and_ln63_26" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_148_fu_16565_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_148" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln63_13_fu_16573_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="or_ln63_13" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln63_27_fu_16579_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="xor_ln63_27" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln63_27_fu_16585_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="and_ln63_27" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="a_13_fu_16591_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="a_13" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U291" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_5" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fpext" ID="" IMPL="auto" LATENCY="0" OPTYPE="fpext" PRAGMA="" RTLNAME="fpext_32ns_64_1_no_dsp_1_U7" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="pf_14" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_42_fu_17325_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_42" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_56_fu_17331_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_56" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_70_fu_17338_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_70" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_43_fu_17343_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_43" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_71_fu_17349_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_71" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_14_fu_17355_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="add_ln63_14" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_44_fu_17361_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_44" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_57_fu_17367_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_57" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_72_fu_17379_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_72" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_73_fu_17389_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_73" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op ashr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="ashr" PRAGMA="" RTLNAME="ashr_ln63_14_fu_17399_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="ashr_ln63_14" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_190_fu_17420_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_190" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_58_fu_17428_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_58" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_74_fu_17446_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_74" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln63_14_fu_17456_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="shl_ln63_14" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_59_fu_17462_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_59" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_150_fu_17470_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_150" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln63_28_fu_17478_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="xor_ln63_28" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln63_28_fu_17484_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="and_ln63_28" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_151_fu_17490_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_151" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln63_14_fu_17498_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="or_ln63_14" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln63_29_fu_17504_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="xor_ln63_29" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln63_29_fu_17510_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="and_ln63_29" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="a_14_fu_17516_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="a_14" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U311" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_6" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fpext" ID="" IMPL="auto" LATENCY="0" OPTYPE="fpext" PRAGMA="" RTLNAME="fpext_32ns_64_1_no_dsp_1_U7" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="pf_15" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_45_fu_18027_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_45" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_60_fu_18033_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_60" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_75_fu_18040_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_75" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_46_fu_18045_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_46" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_76_fu_18051_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_76" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_15_fu_18057_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="add_ln63_15" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_47_fu_18063_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_47" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_61_fu_18069_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_61" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_77_fu_18081_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_77" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_78_fu_18091_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_78" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op ashr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="ashr" PRAGMA="" RTLNAME="ashr_ln63_15_fu_18101_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="ashr_ln63_15" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_192_fu_18123_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_192" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_62_fu_18131_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_62" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_79_fu_18149_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_79" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln63_15_fu_18159_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="shl_ln63_15" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_63_fu_18165_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_63" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_153_fu_18173_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_153" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln63_30_fu_18181_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="xor_ln63_30" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln63_30_fu_18187_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="and_ln63_30" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_154_fu_18193_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_154" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln63_15_fu_18201_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="or_ln63_15" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln63_31_fu_18207_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="xor_ln63_31" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln63_31_fu_18213_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="and_ln63_31" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="a_15_fu_18219_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="a_15" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_15_fu_18295_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_15" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fpext" ID="" IMPL="auto" LATENCY="0" OPTYPE="fpext" PRAGMA="" RTLNAME="fpext_32ns_64_1_no_dsp_1_U7" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="pf_16" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_48_fu_19474_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_48" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_64_fu_19480_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_64" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_80_fu_19487_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_80" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_49_fu_19492_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_49" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_81_fu_19498_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_81" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_16_fu_19504_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="add_ln63_16" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_50_fu_19510_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_50" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_65_fu_19516_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_65" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_82_fu_19528_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_82" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_83_fu_19538_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_83" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op ashr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="ashr" PRAGMA="" RTLNAME="ashr_ln63_16_fu_19548_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="ashr_ln63_16" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_194_fu_19569_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_194" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_66_fu_19577_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_66" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_84_fu_19595_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_84" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln63_16_fu_19605_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="shl_ln63_16" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_67_fu_19611_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_67" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_156_fu_19619_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_156" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln63_32_fu_19627_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="xor_ln63_32" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln63_32_fu_19633_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="and_ln63_32" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_157_fu_19639_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_157" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln63_16_fu_19647_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="or_ln63_16" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln63_33_fu_19653_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="xor_ln63_33" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln63_33_fu_19659_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="and_ln63_33" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="a_16_fu_19665_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="a_16" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln65_16_fu_23309_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_16" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln65_17_fu_23315_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_17" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fpext" ID="" IMPL="auto" LATENCY="0" OPTYPE="fpext" PRAGMA="" RTLNAME="fpext_32ns_64_1_no_dsp_1_U7" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="pf_17" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_51_fu_20364_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_51" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_68_fu_20370_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_68" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_85_fu_20377_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_85" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_52_fu_20382_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_52" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_86_fu_20388_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_86" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_17_fu_20394_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="add_ln63_17" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_53_fu_20400_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_53" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_69_fu_20406_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_69" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_87_fu_20418_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_87" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_88_fu_20428_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_88" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op ashr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="ashr" PRAGMA="" RTLNAME="ashr_ln63_17_fu_20438_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="ashr_ln63_17" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_196_fu_20460_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_196" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_70_fu_20468_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_70" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_89_fu_20486_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_89" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln63_17_fu_20496_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="shl_ln63_17" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_71_fu_20502_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_71" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_159_fu_20510_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_159" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln63_34_fu_20518_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="xor_ln63_34" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln63_34_fu_20524_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="and_ln63_34" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_160_fu_20530_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_160" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln63_17_fu_20538_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="or_ln63_17" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln63_35_fu_20544_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="xor_ln63_35" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln63_35_fu_20550_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="and_ln63_35" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="a_17_fu_20556_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="a_17" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7s_23_1_1_U371" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_7" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fpext" ID="" IMPL="auto" LATENCY="0" OPTYPE="fpext" PRAGMA="" RTLNAME="fpext_32ns_64_1_no_dsp_1_U7" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="pf_18" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_54_fu_3097_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_54" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_72_fu_3103_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_72" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_90_fu_3110_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_90" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_55_fu_3115_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_55" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_91_fu_3121_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_91" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_18_fu_3127_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="add_ln63_18" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_56_fu_3133_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_56" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_73_fu_3139_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_73" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_92_fu_3151_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_92" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_93_fu_3161_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_93" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op ashr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="ashr" PRAGMA="" RTLNAME="ashr_ln63_18_fu_3171_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="ashr_ln63_18" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_198_fu_3193_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_198" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_74_fu_3201_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_74" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_94_fu_3219_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_94" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln63_18_fu_3229_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="shl_ln63_18" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_75_fu_3235_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_75" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_162_fu_3243_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_162" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln63_36_fu_3251_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="xor_ln63_36" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln63_36_fu_3257_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="and_ln63_36" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_163_fu_3263_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_163" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln63_18_fu_3271_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="or_ln63_18" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln63_37_fu_3277_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="xor_ln63_37" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln63_37_fu_3283_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="and_ln63_37" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="a_18_fu_3289_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="a_18" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6ns_22_1_1_U31" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_8" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fpext" ID="" IMPL="auto" LATENCY="0" OPTYPE="fpext" PRAGMA="" RTLNAME="fpext_32ns_64_1_no_dsp_1_U7" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="pf_19" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_57_fu_21305_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_57" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_76_fu_21311_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_76" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_95_fu_21318_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_95" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_58_fu_21323_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_58" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_96_fu_21329_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_96" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_19_fu_21335_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="add_ln63_19" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_59_fu_21341_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_59" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_77_fu_21347_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_77" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_97_fu_21359_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_97" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_98_fu_21369_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_98" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op ashr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="ashr" PRAGMA="" RTLNAME="ashr_ln63_19_fu_21379_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="ashr_ln63_19" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_200_fu_21400_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_200" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_78_fu_21408_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_78" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_99_fu_21426_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_99" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln63_19_fu_21436_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="shl_ln63_19" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_79_fu_21442_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_79" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_165_fu_21450_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_165" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln63_38_fu_21458_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="xor_ln63_38" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln63_38_fu_21464_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="and_ln63_38" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_166_fu_21470_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_166" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln63_19_fu_21478_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="or_ln63_19" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln63_39_fu_21484_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="xor_ln63_39" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln63_39_fu_21490_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="and_ln63_39" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="a_19_fu_21496_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="a_19" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_18_fu_23367_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_18" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fpext" ID="" IMPL="auto" LATENCY="0" OPTYPE="fpext" PRAGMA="" RTLNAME="fpext_32ns_64_1_no_dsp_1_U7" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="pf_20" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_60_fu_23401_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_60" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_80_fu_23407_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_80" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_100_fu_23414_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_100" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_61_fu_23419_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_61" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_101_fu_23425_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_101" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_20_fu_23431_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="add_ln63_20" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_62_fu_23437_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_62" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_81_fu_23443_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_81" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_102_fu_23455_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_102" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_103_fu_23465_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_103" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op ashr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="ashr" PRAGMA="" RTLNAME="ashr_ln63_20_fu_23475_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="ashr_ln63_20" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_202_fu_23497_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_202" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_82_fu_23505_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_82" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_104_fu_23523_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_104" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln63_20_fu_23533_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="shl_ln63_20" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_83_fu_23539_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_83" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_168_fu_23547_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_168" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln63_40_fu_23555_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="xor_ln63_40" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln63_40_fu_23561_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="and_ln63_40" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_169_fu_23567_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_169" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln63_20_fu_23575_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="or_ln63_20" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln63_41_fu_23581_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="xor_ln63_41" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln63_41_fu_23587_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="and_ln63_41" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="a_20_fu_23593_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="a_20" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U411" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_9" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fpext" ID="" IMPL="auto" LATENCY="0" OPTYPE="fpext" PRAGMA="" RTLNAME="fpext_32ns_64_1_no_dsp_1_U7" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="pf_21" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_63_fu_24752_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_63" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_84_fu_24758_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_84" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_105_fu_24765_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_105" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_64_fu_24770_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_64" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_106_fu_24776_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_106" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_21_fu_24782_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="add_ln63_21" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_65_fu_24788_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_65" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_85_fu_24794_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_85" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_107_fu_24806_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_107" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_108_fu_24816_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_108" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op ashr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="ashr" PRAGMA="" RTLNAME="ashr_ln63_21_fu_24826_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="ashr_ln63_21" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_204_fu_24847_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_204" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_86_fu_24855_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_86" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_109_fu_24873_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_109" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln63_21_fu_24883_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="shl_ln63_21" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_87_fu_24889_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_87" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_171_fu_24897_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_171" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln63_42_fu_24905_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="xor_ln63_42" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln63_42_fu_24911_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="and_ln63_42" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_172_fu_24917_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_172" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln63_21_fu_24925_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="or_ln63_21" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln63_43_fu_24931_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="xor_ln63_43" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln63_43_fu_24937_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="and_ln63_43" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="a_21_fu_24943_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="a_21" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U431" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_10" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fpext" ID="" IMPL="auto" LATENCY="0" OPTYPE="fpext" PRAGMA="" RTLNAME="fpext_32ns_64_1_no_dsp_1_U7" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="pf_22" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_66_fu_25900_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_66" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_88_fu_25906_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_88" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_110_fu_25913_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_110" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_67_fu_25918_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_67" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_111_fu_25924_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_111" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_22_fu_25930_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="add_ln63_22" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_68_fu_25936_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_68" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_89_fu_25942_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_89" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_112_fu_25954_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_112" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_113_fu_25964_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_113" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op ashr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="ashr" PRAGMA="" RTLNAME="ashr_ln63_22_fu_25974_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="ashr_ln63_22" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_206_fu_25996_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_206" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_90_fu_26004_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_90" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_114_fu_26022_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_114" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln63_22_fu_26032_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="shl_ln63_22" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_91_fu_26038_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_91" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_174_fu_26046_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_174" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln63_44_fu_26054_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="xor_ln63_44" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln63_44_fu_26060_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="and_ln63_44" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_175_fu_26066_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_175" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln63_22_fu_26074_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="or_ln63_22" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln63_45_fu_26080_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="xor_ln63_45" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln63_45_fu_26086_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="and_ln63_45" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="a_22_fu_26092_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="a_22" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U451" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_11" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fpext" ID="" IMPL="auto" LATENCY="0" OPTYPE="fpext" PRAGMA="" RTLNAME="fpext_32ns_64_1_no_dsp_1_U7" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="pf_23" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_69_fu_27307_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_69" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_92_fu_27313_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_92" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_115_fu_27320_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_115" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_70_fu_27325_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_70" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_116_fu_27331_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_116" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_23_fu_27337_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="add_ln63_23" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_71_fu_27343_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_71" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_93_fu_27349_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_93" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_117_fu_27361_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_117" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_118_fu_27371_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_118" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op ashr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="ashr" PRAGMA="" RTLNAME="ashr_ln63_23_fu_27381_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="ashr_ln63_23" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_208_fu_27402_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_208" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_94_fu_27410_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_94" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_119_fu_27428_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_119" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln63_23_fu_27438_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="shl_ln63_23" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_95_fu_27444_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_95" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_177_fu_27452_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_177" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln63_46_fu_27460_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="xor_ln63_46" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln63_46_fu_27466_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="and_ln63_46" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_178_fu_27472_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_178" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln63_23_fu_27480_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="or_ln63_23" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln63_47_fu_27486_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="xor_ln63_47" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln63_47_fu_27492_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="and_ln63_47" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="a_23_fu_27498_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="a_23" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U471" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_12" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fpext" ID="" IMPL="auto" LATENCY="0" OPTYPE="fpext" PRAGMA="" RTLNAME="fpext_32ns_64_1_no_dsp_1_U7" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="pf_24" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_72_fu_28140_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_72" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_96_fu_28146_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_96" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_120_fu_28153_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_120" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_73_fu_28158_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_73" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_121_fu_28164_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_121" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_24_fu_28170_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="add_ln63_24" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_74_fu_28176_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_74" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_97_fu_28182_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_97" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_122_fu_28194_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_122" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_123_fu_28204_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_123" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op ashr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="ashr" PRAGMA="" RTLNAME="ashr_ln63_24_fu_28214_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="ashr_ln63_24" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_210_fu_28236_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_210" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_98_fu_28244_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_98" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_124_fu_28262_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_124" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln63_24_fu_28272_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="shl_ln63_24" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_99_fu_28278_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_99" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_180_fu_28286_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_180" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln63_48_fu_28294_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="xor_ln63_48" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln63_48_fu_28300_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="and_ln63_48" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_181_fu_28306_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_181" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln63_24_fu_28314_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="or_ln63_24" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln63_49_fu_28320_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="xor_ln63_49" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln63_49_fu_28326_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="and_ln63_49" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="a_24_fu_28332_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="a_24" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln65_19_fu_29059_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_19" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln65_20_fu_29080_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_20" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fpext" ID="" IMPL="auto" LATENCY="0" OPTYPE="fpext" PRAGMA="" RTLNAME="fpext_32ns_64_1_no_dsp_1_U7" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="pf_25" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_75_fu_29114_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_75" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_100_fu_29120_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_100" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_125_fu_29127_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_125" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_76_fu_29132_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_76" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_126_fu_29138_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_126" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_25_fu_29144_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="add_ln63_25" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_77_fu_29150_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_77" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_101_fu_29156_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_101" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_127_fu_29168_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_127" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_128_fu_29178_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_128" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op ashr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="ashr" PRAGMA="" RTLNAME="ashr_ln63_25_fu_29188_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="ashr_ln63_25" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_212_fu_29209_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_212" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_102_fu_29217_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_102" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_129_fu_29235_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_129" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln63_25_fu_29245_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="shl_ln63_25" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_103_fu_29251_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_103" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_183_fu_29259_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_183" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln63_50_fu_29267_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="xor_ln63_50" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln63_50_fu_29273_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="and_ln63_50" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_184_fu_29279_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_184" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln63_25_fu_29287_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="or_ln63_25" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln63_51_fu_29293_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="xor_ln63_51" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln63_51_fu_29299_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="and_ln63_51" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="a_25_fu_29305_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="a_25" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6s_22_1_1_U511" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_13" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op fpext" ID="" IMPL="auto" LATENCY="0" OPTYPE="fpext" PRAGMA="" RTLNAME="fpext_32ns_64_1_no_dsp_1_U7" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="pf_26" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_78_fu_31368_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_78" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_104_fu_31374_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_104" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_130_fu_31381_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_130" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_79_fu_31386_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_79" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_131_fu_31392_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_131" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln63_26_fu_31398_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="add_ln63_26" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln63_80_fu_31404_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="sub_ln63_80" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_105_fu_31410_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_105" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_132_fu_31422_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_132" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_133_fu_31432_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_133" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op ashr" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="ashr" PRAGMA="" RTLNAME="ashr_ln63_26_fu_31442_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="ashr_ln63_26" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_214_fu_31464_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_214" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_106_fu_31472_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_106" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln63_134_fu_31490_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="icmp_ln63_134" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op shl" ID="" IMPL="auto_pipe" LATENCY="0" OPTYPE="shl" PRAGMA="" RTLNAME="shl_ln63_26_fu_31500_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="shl_ln63_26" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_107_fu_31506_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_107" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_186_fu_31514_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_186" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln63_52_fu_31522_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="xor_ln63_52" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln63_52_fu_31528_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="and_ln63_52" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln63_187_fu_31534_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="select_ln63_187" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln63_26_fu_31542_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="or_ln63_26" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op xor" ID="" IMPL="auto" LATENCY="0" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln63_53_fu_31548_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="xor_ln63_53" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op and" ID="" IMPL="auto" LATENCY="0" OPTYPE="and" PRAGMA="" RTLNAME="and_ln63_53_fu_31554_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="and_ln63_53" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="a_26_fu_31560_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:63" VARIABLE="a_26" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_152_fu_31612_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_152" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_fu_29395_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1_fu_29401_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_2_fu_26178_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_2" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_3_fu_25025_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_3" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_4_fu_26191_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_4" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_5_fu_29414_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_5" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_6_fu_20642_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_6" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_7_fu_20648_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_7" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_8_fu_23690_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_8" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_9_fu_3341_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_9" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_10_fu_23703_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_10" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_11_fu_23713_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_11" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_12_fu_29423_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_12" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_13_fu_10228_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_13" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_14_fu_10238_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_14" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_15_fu_10248_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_15" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_16_fu_10258_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_16" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_17_fu_10268_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_17" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_18_fu_10274_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_18" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_19_fu_14089_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_19" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_20_fu_14095_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_20" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_21_fu_19731_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_21" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_22_fu_31644_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_22" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_23_fu_31654_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_23" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_24_fu_31664_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_24" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_25_fu_31674_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_25" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="sum_fu_31684_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_fu_31690_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:57" VARIABLE="add_ln57" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln78_fu_31703_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:78" VARIABLE="icmp_ln78" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln76_fu_31717_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="select_ln76" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln76_fu_31725_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="or_ln76" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_1_fu_31731_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="sum_1" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U12" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_14" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U51" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_15" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U71" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_16" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U91" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_17" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U111" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_18" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_21_fu_8397_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_21" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U151" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_19" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U171" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_20" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U192" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_21" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U212" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_22" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U232" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_23" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U251" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_24" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U271" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_25" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_28_1_1_U292" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_26" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U312" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_27" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U331" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_28" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U351" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_29" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_22_fu_21594_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_22" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U32" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_30" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U391" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_31" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U412" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_32" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U432" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_33" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U452" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_34" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U472" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_35" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_153_fu_28406_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_153" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U512" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_36" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_23_fu_31757_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_23" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_24_fu_31763_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_24" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_27_fu_28430_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_27" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_28_fu_28435_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_28" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_29_fu_29449_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_29" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_30_fu_26229_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_30" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_31_fu_25057_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_31" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_32_fu_26235_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_32" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_33_fu_25062_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_33" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_34_fu_26241_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_34" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_35_fu_29454_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_35" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_36_fu_26246_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_36" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_37_fu_29459_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_37" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_38_fu_21634_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_38" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_39_fu_21642_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_39" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_40_fu_21647_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_40" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_41_fu_21663_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_41" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_42_fu_3379_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_42" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_43_fu_21669_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_43" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_44_fu_3385_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_44" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_45_fu_21674_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_45" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_46_fu_21679_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_46" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_47_fu_21685_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_47" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_48_fu_21690_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_48" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_49_fu_29464_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_49" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_50_fu_21696_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_50" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_51_fu_31783_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_51" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_52_fu_5762_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_52" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_53_fu_5768_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_53" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_54_fu_8432_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_54" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_55_fu_10303_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_55" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_56_fu_31796_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_56" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_57_fu_31802_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_57" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_58_fu_31806_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_58" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_59_fu_14130_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_59" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_60_fu_14136_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_60" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_61_fu_31815_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_61" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_62_fu_31823_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_62" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_63_fu_31828_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_63" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_64_fu_31838_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_64" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_65_fu_31847_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_65" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_66_fu_31853_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_66" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_67_fu_31858_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_67" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_68_fu_31864_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_68" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_69_fu_31870_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_69" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_70_fu_31875_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_70" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_71_fu_31881_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_71" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_72_fu_31887_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_72" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_73_fu_31891_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_73" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sum_2_fu_31897_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_2" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln57_1_fu_31903_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:57" VARIABLE="add_ln57_1" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln78_1_fu_31917_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:78" VARIABLE="icmp_ln78_1" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln76_2_fu_31931_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="select_ln76_2" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln76_1_fu_31939_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="or_ln76_1" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_3_fu_31945_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="sum_3" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U13" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_37" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U52" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_38" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U72" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_39" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U92" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_40" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U112" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_41" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U132" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_42" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6s_22_1_1_U152" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_43" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U172" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_44" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U193" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_45" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U213" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_46" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U233" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_47" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U252" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_48" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U272" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_49" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_28_1_1_U293" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_50" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U313" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_51" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U332" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_52" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U352" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_53" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U372" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_54" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U33" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_55" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U392" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_56" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U413" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_57" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U433" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_58" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_28_1_1_U453" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_59" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U473" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_60" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U491" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_61" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U513" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_62" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U531" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_63" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_75_fu_28466_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_75" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_76_fu_28471_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_76" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_77_fu_29495_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_77" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_78_fu_26280_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_78" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_79_fu_25093_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_79" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_80_fu_26286_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_80" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_81_fu_25098_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_81" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_82_fu_26291_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_82" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_83_fu_29500_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_83" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_84_fu_26296_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_84" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_85_fu_29505_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_85" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_86_fu_20674_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_86" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_87_fu_20679_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_87" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_88_fu_21718_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_88" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_89_fu_21732_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_89" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_90_fu_3423_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_90" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_91_fu_21737_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_91" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_92_fu_3429_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_92" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_93_fu_21742_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_93" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_94_fu_21747_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_94" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_95_fu_21751_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_95" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_96_fu_21756_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_96" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_97_fu_29510_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_97" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_98_fu_21762_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_98" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_99_fu_35411_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_99" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_100_fu_5797_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_100" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_101_fu_31988_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_101" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_102_fu_10341_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_102" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_103_fu_10347_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_103" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_104_fu_10357_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_104" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_105_fu_10366_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_105" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_106_fu_31994_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_106" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_107_fu_10372_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_107" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_108_fu_31999_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_108" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_109_fu_14167_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_109" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_110_fu_14172_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_110" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_111_fu_32007_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_111" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_112_fu_32012_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_112" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_113_fu_32017_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_113" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_114_fu_32023_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_114" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_115_fu_32027_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_115" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_116_fu_32033_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_116" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_117_fu_32039_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_117" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_118_fu_32044_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_118" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_119_fu_32050_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_119" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_120_fu_32056_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_120" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_121_fu_32061_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_121" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_122_fu_32067_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_122" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_123_fu_32073_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_123" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_124_fu_32077_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_124" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sum_4_fu_35415_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_4" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln57_2_fu_32083_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:57" VARIABLE="add_ln57_2" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln78_2_fu_35428_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:78" VARIABLE="icmp_ln78_2" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln76_4_fu_35442_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="select_ln76_4" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln76_2_fu_35450_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="or_ln76_2" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_5_fu_35456_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="sum_5" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U14" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_64" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_25_fu_5814_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_25" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U73" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_65" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U93" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_66" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U113" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_67" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U133" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_68" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U153" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_69" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U173" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_70" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U194" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_71" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U214" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_72" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U234" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_73" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U253" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_74" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U273" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_75" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_28_1_1_U294" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_76" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U314" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_77" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U333" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_78" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U353" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_79" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U373" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_80" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U34" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_81" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U393" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_82" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U414" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_83" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U434" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_84" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_28_1_1_U454" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_85" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U474" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_86" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U492" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_87" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U514" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_88" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U532" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_89" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_126_fu_28505_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_126" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_127_fu_28511_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_127" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_128_fu_29541_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_128" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_129_fu_26333_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_129" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_130_fu_25129_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_130" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_131_fu_26339_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_131" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_132_fu_25134_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_132" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_133_fu_26345_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_133" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_134_fu_29546_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_134" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_135_fu_26350_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_135" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_136_fu_29551_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_136" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_137_fu_21794_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_137" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_138_fu_21800_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_138" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_139_fu_21804_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_139" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_140_fu_21813_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_140" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_141_fu_3458_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_141" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_142_fu_21821_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_142" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_143_fu_21829_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_143" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_144_fu_21835_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_144" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_145_fu_21840_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_145" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_146_fu_21846_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_146" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_147_fu_29556_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_147" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_148_fu_21852_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_148" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_149_fu_35463_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_149" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_150_fu_5857_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_150" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_151_fu_5863_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_151" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_152_fu_10410_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_152" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_153_fu_10420_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_153" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_154_fu_10426_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_154" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_155_fu_10431_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_155" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_156_fu_10436_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_156" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_157_fu_10442_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_157" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_158_fu_32114_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_158" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_159_fu_14200_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_159" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_160_fu_32122_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_160" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_161_fu_32131_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_161" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_162_fu_32146_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_162" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_163_fu_32152_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_163" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_164_fu_32157_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_164" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_165_fu_32163_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_165" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_166_fu_32169_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_166" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_167_fu_32173_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_167" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_168_fu_32179_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_168" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_169_fu_32185_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_169" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_170_fu_32189_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_170" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_171_fu_32195_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_171" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_172_fu_32201_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_172" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_173_fu_32205_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_173" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sum_6_fu_35467_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_6" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln57_3_fu_32211_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:57" VARIABLE="add_ln57_3" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln78_3_fu_35480_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:78" VARIABLE="icmp_ln78_3" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln76_6_fu_35494_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="select_ln76_6" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln76_3_fu_35502_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="or_ln76_3" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_7_fu_35508_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="sum_7" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U15" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_90" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_26_fu_10470_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_26" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_27_fu_10501_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_27" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7ns_23_1_1_U114" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_91" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_28_fu_8473_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_28" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7ns_23_1_1_U154" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_92" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6s_22_1_1_U174" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_93" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_29_fu_10549_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_29" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_30_fu_14217_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_30" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U235" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_94" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U274" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_95" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U295" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_96" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U315" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_97" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U334" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_98" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U354" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_99" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U374" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_100" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U35" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_101" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U394" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_102" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_31_fu_23800_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_31" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U435" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_103" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U455" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_104" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U475" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_105" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U493" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_106" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U515" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_107" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U533" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_108" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_175_fu_29590_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_175" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_176_fu_29596_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_176" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_177_fu_29601_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_177" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_178_fu_27677_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_178" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_179_fu_27687_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_179" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_180_fu_27693_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_180" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_181_fu_29610_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_181" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_182_fu_29616_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_182" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_183_fu_25165_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_183" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_184_fu_25175_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_184" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_185_fu_23820_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_185" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_186_fu_10565_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_186" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_187_fu_23829_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_187" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_188_fu_32249_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_188" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_189_fu_29622_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_189" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_190_fu_32255_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_190" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_191_fu_32260_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_191" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_192_fu_8512_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_192" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_193_fu_8522_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_193" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_194_fu_15902_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_194" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_195_fu_15912_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_195" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_196_fu_15918_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_196" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_197_fu_15928_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_197" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_198_fu_17688_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_198" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_199_fu_17694_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_199" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_200_fu_32274_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_200" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_201_fu_15183_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_201" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_202_fu_32283_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_202" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_203_fu_32297_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_203" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_204_fu_32303_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_204" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_205_fu_32308_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_205" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_206_fu_32314_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_206" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_207_fu_32319_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_207" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sum_8_fu_32324_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_8" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln57_4_fu_32330_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:57" VARIABLE="add_ln57_4" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln78_4_fu_32344_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:78" VARIABLE="icmp_ln78_4" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln76_8_fu_32358_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="select_ln76_8" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln76_4_fu_32366_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="or_ln76_4" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_9_fu_32372_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="sum_9" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U16" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_109" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7ns_23_1_1_U53" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_110" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U74" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_111" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U94" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_112" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U115" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_113" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U134" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_114" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U155" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_115" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_32_fu_13151_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_32" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U195" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_116" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U215" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_117" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U236" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_118" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U254" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_119" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U275" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_120" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U296" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_121" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U316" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_122" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U335" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_123" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U355" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_124" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U375" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_125" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U36" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_126" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U395" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_127" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U415" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_128" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U436" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_129" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U456" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_130" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U476" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_131" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U494" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_132" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U516" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_133" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln65_33_fu_32404_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_33" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln65_34_fu_32422_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_34" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_209_fu_28558_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_209" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_210_fu_28563_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_210" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_211_fu_29647_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_211" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_212_fu_26394_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_212" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_213_fu_25207_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_213" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_214_fu_26400_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_214" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_215_fu_25212_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_215" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_216_fu_26405_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_216" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_217_fu_29652_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_217" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_218_fu_26410_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_218" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_219_fu_29657_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_219" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_220_fu_20736_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_220" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_221_fu_20741_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_221" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_222_fu_21903_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_222" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_223_fu_21911_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_223" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_224_fu_21917_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_224" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_225_fu_21923_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_225" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_226_fu_21928_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_226" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_227_fu_21932_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_227" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_228_fu_21938_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_228" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_229_fu_21942_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_229" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_230_fu_21948_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_230" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_231_fu_29662_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_231" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_232_fu_21954_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_232" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_233_fu_32438_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_233" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_234_fu_5898_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_234" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_235_fu_5904_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_235" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_236_fu_5910_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_236" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_237_fu_10596_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_237" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_238_fu_10612_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_238" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_239_fu_10617_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_239" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_240_fu_10622_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_240" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_241_fu_10627_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_241" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_242_fu_5916_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_242" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_243_fu_10633_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_243" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_244_fu_32442_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_244" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_245_fu_32449_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_245" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_246_fu_32458_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_246" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_247_fu_32463_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_247" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_248_fu_32472_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_248" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_249_fu_32487_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_249" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_250_fu_32493_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_250" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_251_fu_32498_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_251" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_252_fu_32504_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_252" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_253_fu_32510_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_253" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_254_fu_32516_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_254" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_255_fu_32522_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_255" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_256_fu_32528_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_256" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_257_fu_32532_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_257" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_258_fu_32538_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_258" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_259_fu_32544_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_259" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_260_fu_32548_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_260" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sum_10_fu_32554_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_10" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln57_5_fu_32560_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:57" VARIABLE="add_ln57_5" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln78_5_fu_32574_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:78" VARIABLE="icmp_ln78_5" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln76_10_fu_32588_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="select_ln76_10" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln76_5_fu_32596_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="or_ln76_5" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_11_fu_32602_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="sum_11" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7s_23_1_1_U17" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_134" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U54" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_135" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_35_fu_5935_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_35" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U95" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_136" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_36_fu_10654_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_36" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_37_fu_10660_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_37" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_38_fu_8554_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_38" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7s_23_1_1_U156" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_137" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_39_fu_9336_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_39" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U196" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_138" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U216" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_139" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U237" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_140" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U255" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_141" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U276" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_142" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U297" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_143" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U317" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_144" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U336" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_145" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U356" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_146" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U376" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_147" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U37" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_148" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U396" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_149" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U416" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_150" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U437" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_151" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U457" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_152" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U477" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_153" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U495" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_154" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U517" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_155" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U534" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_156" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_262_fu_28591_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_262" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_263_fu_29702_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_263" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_264_fu_29715_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_264" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_265_fu_29724_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_265" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_266_fu_29730_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_266" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_267_fu_29735_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_267" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_268_fu_29740_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_268" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_269_fu_29746_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_269" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_270_fu_29752_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_270" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_271_fu_20769_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_271" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_272_fu_21986_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_272" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_273_fu_21992_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_273" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_274_fu_3519_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_274" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_275_fu_22000_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_275" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_276_fu_22005_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_276" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_277_fu_22011_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_277" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_278_fu_22015_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_278" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_279_fu_22020_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_279" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_280_fu_29758_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_280" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_281_fu_22026_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_281" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_282_fu_32636_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_282" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_283_fu_5975_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_283" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_284_fu_5981_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_284" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_285_fu_10712_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_285" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_286_fu_10722_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_286" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_287_fu_10732_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_287" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_288_fu_10742_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_288" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_289_fu_14294_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_289" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_290_fu_14302_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_290" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_291_fu_14307_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_291" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_292_fu_32646_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_292" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_293_fu_32652_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_293" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_294_fu_32662_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_294" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_295_fu_32671_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_295" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_296_fu_14313_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_296" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_297_fu_32677_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_297" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_298_fu_32683_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_298" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_299_fu_32688_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_299" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_300_fu_32693_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_300" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_301_fu_32699_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_301" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_302_fu_32703_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_302" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sum_12_fu_32708_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_12" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln57_6_fu_32714_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:57" VARIABLE="add_ln57_6" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln78_6_fu_32728_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:78" VARIABLE="icmp_ln78_6" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln76_12_fu_32742_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="select_ln76_12" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln76_6_fu_32750_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="or_ln76_6" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_13_fu_32756_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="sum_13" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7ns_23_1_1_U18" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_157" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7s_23_1_1_U55" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_158" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7s_23_1_1_U75" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_159" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_5s_21_1_1_U96" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_160" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U116" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_161" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_154_fu_7693_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_154" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U157" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_162" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U175" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_163" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U197" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_164" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6s_22_1_1_U217" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_165" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_40_fu_16823_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_40" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U277" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_166" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U298" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_167" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7ns_23_1_1_U318" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_168" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U337" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_169" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U357" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_170" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U377" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_171" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_41_fu_22046_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_41" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_42_fu_23896_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_42" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7ns_23_1_1_U417" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_172" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_43_fu_29789_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_43" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U458" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_173" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U478" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_174" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U496" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_175" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U518" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_176" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U535" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_177" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_304_fu_29832_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_304" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_305_fu_29848_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_305" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_306_fu_29853_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_306" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_307_fu_27774_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_307" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_308_fu_27783_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_308" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_309_fu_27789_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_309" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_310_fu_27794_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_310" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_311_fu_27799_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_311" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_312_fu_29859_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_312" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_313_fu_27805_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_313" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_314_fu_29865_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_314" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_315_fu_22066_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_315" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_316_fu_23939_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_316" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_317_fu_23945_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_317" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_318_fu_5052_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_318" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_319_fu_23958_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_319" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_320_fu_23968_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_320" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_321_fu_23976_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_321" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_322_fu_29870_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_322" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_323_fu_23982_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_323" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_324_fu_32790_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_324" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_325_fu_7713_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_325" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_326_fu_7723_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_326" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_327_fu_8609_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_327" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_328_fu_10771_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_328" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_329_fu_32806_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_329" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_330_fu_32815_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_330" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_331_fu_32820_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_331" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_332_fu_16863_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_332" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_333_fu_16869_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_333" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_334_fu_32829_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_334" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_335_fu_32835_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_335" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_336_fu_32849_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_336" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_337_fu_32859_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_337" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_338_fu_32865_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_338" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_339_fu_32871_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_339" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_340_fu_32876_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_340" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_341_fu_32882_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_341" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_342_fu_32886_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_342" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sum_14_fu_32892_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_14" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln57_7_fu_32898_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:57" VARIABLE="add_ln57_7" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln78_7_fu_32912_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:78" VARIABLE="icmp_ln78_7" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln76_14_fu_32926_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="select_ln76_14" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln76_7_fu_32934_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="or_ln76_7" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_15_fu_32940_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="sum_15" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U19" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_178" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln65_44_fu_10788_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_44" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln65_45_fu_10794_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_45" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U76" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_179" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U97" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_180" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_fu_10831_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="add_ln65" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_46_fu_8626_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_46" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_47_fu_10880_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_47" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U176" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_181" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_48_fu_10912_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_48" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U218" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_182" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_155_fu_14334_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_155" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U256" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_183" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U278" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_184" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U299" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_185" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U319" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_186" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U338" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_187" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U358" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_188" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U378" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_189" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_49_fu_22110_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_49" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6ns_22_1_1_U397" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_190" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6ns_22_1_1_U418" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_191" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U438" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_192" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U459" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_193" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U479" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_194" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U497" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_195" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U519" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_196" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U536" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_197" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_344_fu_28642_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_344" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_345_fu_28648_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_345" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_346_fu_29901_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_346" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_347_fu_26479_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_347" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_348_fu_25259_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_348" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_349_fu_26485_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_349" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_350_fu_25264_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_350" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_351_fu_26491_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_351" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_352_fu_29906_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_352" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_353_fu_26496_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_353" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_354_fu_29911_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_354" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_355_fu_22150_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_355" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_356_fu_22156_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_356" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_357_fu_22160_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_357" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_358_fu_22170_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_358" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_359_fu_22175_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_359" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_360_fu_22185_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_360" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_361_fu_22194_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_361" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_362_fu_22200_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_362" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_363_fu_22205_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_363" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_364_fu_22211_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_364" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_365_fu_29916_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_365" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_366_fu_22217_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_366" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_367_fu_32974_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_367" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_368_fu_10932_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_368" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_369_fu_10942_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_369" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_370_fu_10952_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_370" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_371_fu_10962_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_371" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_372_fu_10972_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_372" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_373_fu_10978_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_373" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_374_fu_14354_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_374" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_375_fu_32987_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_375" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_376_fu_32996_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_376" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_377_fu_33001_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_377" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_378_fu_33007_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_378" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_379_fu_33012_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_379" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_380_fu_33018_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_380" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_381_fu_33024_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_381" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_382_fu_33029_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_382" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_383_fu_33035_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_383" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_384_fu_33041_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_384" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_385_fu_33047_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_385" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_386_fu_33053_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_386" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_387_fu_33057_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_387" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sum_16_fu_33062_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_16" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln57_8_fu_33068_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:57" VARIABLE="add_ln57_8" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln78_8_fu_33082_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:78" VARIABLE="icmp_ln78_8" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln76_16_fu_33096_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="select_ln76_16" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln76_8_fu_33104_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="or_ln76_8" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_17_fu_33110_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="sum_17" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_50_fu_10995_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_50" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6ns_22_1_1_U77" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_198" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_5ns_21_1_1_U98" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_199" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_1_fu_18513_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="add_ln65_1" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_51_fu_11030_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_51" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_52_fu_16927_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_52" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_53_fu_18565_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_53" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_2_fu_18596_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="add_ln65_2" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_54_fu_18642_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_54" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_55_fu_18674_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_55" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_3_fu_24007_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="add_ln65_3" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_4_fu_22229_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="add_ln65_4" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_56_fu_24039_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_56" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_156_fu_25281_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_156" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_5_fu_29956_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="add_ln65_5" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_57_fu_29987_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_57" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_6_fu_30039_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="add_ln65_6" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_58_fu_33124_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_58" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_389_fu_30059_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_389" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_390_fu_30065_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_390" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_391_fu_30075_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_391" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_392_fu_30081_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_392" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_393_fu_30091_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_393" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_394_fu_18690_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_394" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_395_fu_18700_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_395" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_396_fu_18710_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_396" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_397_fu_18720_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_397" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_398_fu_18730_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_398" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_399_fu_18740_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_399" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_400_fu_33150_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_400" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_401_fu_24059_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_401" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_402_fu_24069_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_402" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_403_fu_33159_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_403" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_404_fu_33169_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_404" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_405_fu_33179_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_405" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_406_fu_33185_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_406" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_407_fu_22259_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_407" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_408_fu_22269_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_408" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_409_fu_26527_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_409" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_410_fu_26533_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_410" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_411_fu_26543_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_411" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_412_fu_26553_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_412" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_413_fu_33198_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_413" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sum_18_fu_33208_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_18" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln76_18_fu_33234_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="select_ln76_18" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_19_fu_33242_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="sum_19" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U20" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_200" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_28_1_1_U56" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_201" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U78" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_202" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U99" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_203" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_28_1_1_U117" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_204" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U135" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_205" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U158" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_206" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_28_1_1_U177" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_207" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U198" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_208" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U219" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_209" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U238" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_210" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U257" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_211" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U279" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_212" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U300" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_213" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U320" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_214" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U339" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_215" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_28_1_1_U359" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_216" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U379" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_217" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U38" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_218" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_28_1_1_U398" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_219" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U419" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_220" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7s_23_1_1_U439" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_221" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_28_1_1_U460" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_222" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U480" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_223" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U498" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_224" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U520" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_225" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U537" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_226" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_415_fu_28679_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_415" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_416_fu_28684_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_416" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_417_fu_30123_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_417" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_418_fu_26588_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_418" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_419_fu_25321_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_419" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_420_fu_26594_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_420" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_421_fu_25326_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_421" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_422_fu_26599_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_422" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_423_fu_30128_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_423" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_424_fu_26604_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_424" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_425_fu_30133_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_425" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_426_fu_20833_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_426" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_427_fu_20838_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_427" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_428_fu_22297_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_428" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_429_fu_22311_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_429" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_430_fu_22319_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_430" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_431_fu_22325_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_431" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_432_fu_22330_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_432" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_433_fu_22335_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_433" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_434_fu_22341_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_434" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_435_fu_22345_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_435" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_436_fu_22351_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_436" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_437_fu_30138_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_437" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_438_fu_22357_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_438" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_439_fu_35515_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_439" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_440_fu_6064_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_440" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_441_fu_6069_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_441" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_442_fu_6074_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_442" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_443_fu_11072_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_443" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_444_fu_11086_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_444" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_445_fu_11091_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_445" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_446_fu_11095_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_446" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_447_fu_11100_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_447" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_448_fu_6080_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_448" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_449_fu_11106_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_449" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_450_fu_33266_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_450" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_451_fu_14386_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_451" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_452_fu_14391_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_452" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_453_fu_33270_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_453" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_454_fu_33274_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_454" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_455_fu_33288_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_455" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_456_fu_33294_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_456" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_457_fu_33298_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_457" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_458_fu_33304_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_458" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_459_fu_33310_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_459" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_460_fu_33314_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_460" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_461_fu_33320_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_461" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_462_fu_33326_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_462" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_463_fu_33330_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_463" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_464_fu_33336_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_464" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_465_fu_33342_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_465" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_466_fu_33346_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_466" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sum_20_fu_35519_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_20" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln57_9_fu_33352_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:57" VARIABLE="add_ln57_9" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln78_9_fu_35532_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:78" VARIABLE="icmp_ln78_9" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln76_20_fu_35546_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="select_ln76_20" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln76_9_fu_35554_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="or_ln76_9" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_21_fu_35560_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="sum_21" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U21" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_227" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_59_fu_11112_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_59" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_60_fu_6085_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_60" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_61_fu_11154_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_61" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U118" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_228" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6s_22_1_1_U136" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_229" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7ns_23_1_1_U159" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_230" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7s_23_1_1_U178" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_231" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_62_fu_11211_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_62" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_7_fu_14399_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="add_ln65_7" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln65_63_fu_14431_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_63" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln65_64_fu_14437_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_64" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_8_fu_18783_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="add_ln65_8" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U280" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_232" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U301" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_233" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_65_fu_20865_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_65" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln65_66_fu_18818_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_66" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln65_67_fu_18824_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_67" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U360" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_234" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7s_23_1_1_U380" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_235" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U39" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_236" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U399" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_237" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U420" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_238" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U440" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_239" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U461" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_240" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_9_fu_30165_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="add_ln65_9" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U499" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_241" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U521" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_242" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U538" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_243" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_468_fu_30208_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_468" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_469_fu_30218_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_469" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_470_fu_26635_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_470" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_471_fu_25354_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_471" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_472_fu_26644_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_472" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_473_fu_26650_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_473" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_474_fu_30224_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_474" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_475_fu_26656_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_475" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_476_fu_30230_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_476" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_477_fu_20908_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_477" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_478_fu_20918_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_478" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_479_fu_22386_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_479" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_480_fu_3574_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_480" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_481_fu_22399_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_481" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_482_fu_33387_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_482" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_483_fu_30235_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_483" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_484_fu_33393_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_484" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_485_fu_33398_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_485" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_486_fu_11231_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_486" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_487_fu_11241_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_487" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_488_fu_11251_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_488" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_489_fu_11257_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_489" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_490_fu_11267_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_490" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_491_fu_11277_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_491" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_492_fu_14457_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_492" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_493_fu_14467_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_493" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_494_fu_18840_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_494" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_495_fu_33412_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_495" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_496_fu_33422_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_496" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_497_fu_33428_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_497" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_498_fu_33441_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_498" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_499_fu_33447_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_499" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_500_fu_33452_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_500" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sum_22_fu_33458_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_22" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln57_10_fu_33464_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:57" VARIABLE="add_ln57_10" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln78_10_fu_33478_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:78" VARIABLE="icmp_ln78_10" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln76_22_fu_33492_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="select_ln76_22" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln76_10_fu_33500_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="or_ln76_10" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_23_fu_33506_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="sum_23" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U22" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_244" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U57" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_245" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U79" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_246" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U100" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_247" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_68_fu_11301_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_68" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U137" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_248" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U160" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_249" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U179" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_250" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U199" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_251" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U220" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_252" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U239" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_253" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U258" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_254" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U281" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_255" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U302" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_256" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U321" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_257" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U340" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_258" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U361" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_259" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U381" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_260" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U40" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_261" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U400" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_262" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U421" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_263" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_69_fu_30265_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_69" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U462" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_264" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U481" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_265" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U500" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_266" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U522" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_267" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U539" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_268" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_502_fu_28728_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_502" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_503_fu_30311_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_503" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_504_fu_30324_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_504" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_505_fu_30334_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_505" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_506_fu_30339_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_506" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_507_fu_30344_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_507" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_508_fu_30349_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_508" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_509_fu_30355_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_509" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_510_fu_30361_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_510" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_511_fu_22446_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_511" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_512_fu_22452_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_512" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_513_fu_22457_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_513" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_514_fu_22463_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_514" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_515_fu_22472_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_515" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_516_fu_22478_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_516" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_517_fu_22483_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_517" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_518_fu_22488_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_518" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_519_fu_22494_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_519" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_520_fu_22499_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_520" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_521_fu_22505_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_521" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_522_fu_30367_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_522" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_523_fu_22511_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_523" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_524_fu_35567_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_524" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_525_fu_6130_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_525" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_526_fu_6138_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_526" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_527_fu_6143_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_527" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_528_fu_11353_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_528" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_529_fu_11359_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_529" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_530_fu_11369_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_530" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_531_fu_11374_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_531" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_532_fu_6149_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_532" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_533_fu_11380_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_533" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_534_fu_33537_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_534" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_535_fu_14499_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_535" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_536_fu_14504_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_536" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_537_fu_33541_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_537" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_538_fu_33545_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_538" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_539_fu_33550_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_539" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_540_fu_33560_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_540" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_541_fu_33568_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_541" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_542_fu_33574_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_542" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_543_fu_33578_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_543" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_544_fu_33584_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_544" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_545_fu_33590_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_545" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_546_fu_33594_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_546" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_547_fu_33600_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_547" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_548_fu_33606_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_548" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_549_fu_33610_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_549" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sum_24_fu_35571_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_24" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln57_11_fu_33616_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:57" VARIABLE="add_ln57_11" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln78_11_fu_35584_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:78" VARIABLE="icmp_ln78_11" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln76_24_fu_35598_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="select_ln76_24" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln76_11_fu_35606_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="or_ln76_11" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_25_fu_35612_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="sum_25" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U23" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_269" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U58" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_270" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U80" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_271" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U101" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_272" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U119" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_273" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U138" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_274" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6ns_22_1_1_U161" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_275" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U180" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_276" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U200" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_277" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U221" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_278" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U240" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_279" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U259" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_280" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U282" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_281" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U303" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_282" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U322" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_283" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U341" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_284" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U362" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_285" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U382" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_286" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln65_70_fu_22531_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_70" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln65_71_fu_22537_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_71" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U401" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_287" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U422" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_288" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U441" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_289" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7s_23_1_1_U463" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_290" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U482" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_291" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U501" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_292" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U523" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_293" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U540" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_294" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_551_fu_30399_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_551" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_552_fu_30405_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_552" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_553_fu_26706_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_553" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_554_fu_26716_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_554" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_555_fu_26722_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_555" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_556_fu_33654_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_556" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_557_fu_20966_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_557" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_558_fu_20972_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_558" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_559_fu_22580_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_559" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_560_fu_22594_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_560" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_561_fu_22599_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_561" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_562_fu_22604_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_562" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_563_fu_22610_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_563" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_564_fu_22616_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_564" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_565_fu_33660_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_565" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_566_fu_22622_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_566" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_567_fu_33664_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_567" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_568_fu_6179_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_568" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_569_fu_6184_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_569" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_570_fu_6189_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_570" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_571_fu_11418_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_571" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_572_fu_11424_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_572" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_573_fu_11434_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_573" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_574_fu_11443_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_574" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_575_fu_6194_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_575" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_576_fu_11449_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_576" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_577_fu_33669_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_577" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_578_fu_14535_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_578" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_579_fu_14541_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_579" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_580_fu_33679_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_580" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_581_fu_33685_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_581" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_582_fu_33695_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_582" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_583_fu_33704_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_583" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_584_fu_33710_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_584" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_585_fu_33716_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_585" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_586_fu_33722_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_586" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_587_fu_33726_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_587" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_588_fu_33731_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_588" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_589_fu_33737_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_589" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_590_fu_33742_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_590" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sum_26_fu_33748_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_26" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln57_12_fu_33754_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:57" VARIABLE="add_ln57_12" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln78_12_fu_33768_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:78" VARIABLE="icmp_ln78_12" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln76_26_fu_33782_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="select_ln76_26" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln76_12_fu_33790_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="or_ln76_12" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_27_fu_33796_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="sum_27" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_10_fu_3622_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="add_ln65_10" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_fu_11455_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_5ns_21_1_1_U81" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_295" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_72_fu_11493_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_72" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_11_fu_11524_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="add_ln65_11" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_73_fu_13322_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_73" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_157_fu_11540_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_157" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_12_fu_13354_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="add_ln65_12" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_13_fu_20000_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="add_ln65_13" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_74_fu_18881_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_74" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_158_fu_20032_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_158" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln65_75_fu_22627_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_75" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln65_76_fu_22633_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_76" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6ns_22_1_1_U41" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_296" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6ns_22_1_1_U402" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_297" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_14_fu_24158_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="add_ln65_14" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_77_fu_26743_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_77" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_15_fu_27897_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="add_ln65_15" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6ns_22_1_1_U502" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_298" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_159_fu_30432_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_159" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_78_fu_33822_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_78" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_592_fu_30452_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_592" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_593_fu_30462_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_593" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_594_fu_24178_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_594" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_595_fu_30475_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_595" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_596_fu_30481_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_596" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_597_fu_26763_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_597" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_598_fu_27920_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_598" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_599_fu_11560_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_599" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_600_fu_11566_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_600" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_601_fu_11576_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_601" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_602_fu_27933_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_602" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_603_fu_30494_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_603" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_604_fu_13374_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_604" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_605_fu_13384_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_605" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_606_fu_20055_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_606" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_607_fu_20065_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_607" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_608_fu_20075_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_608" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_609_fu_20085_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_609" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_610_fu_33848_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_610" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_611_fu_33858_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_611" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_612_fu_25390_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_612" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_613_fu_18911_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_613" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_614_fu_25403_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_614" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_615_fu_33867_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_615" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_616_fu_33877_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_616" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="sum_28_fu_33887_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_28" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln76_28_fu_33909_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="select_ln76_28" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_29_fu_33917_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="sum_29" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_5s_21_1_1_U59" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_299" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_79_fu_6210_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_79" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6ns_22_1_1_U102" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_300" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_80_fu_11585_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_80" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_81_fu_11616_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_81" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_82_fu_11636_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_82" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_5s_21_1_1_U181" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_301" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln65_83_fu_11656_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_83" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln65_84_fu_11662_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_84" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_85_fu_13408_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_85" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_86_fu_17027_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_86" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_87_fu_17033_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_87" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6ns_22_1_1_U283" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_302" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_88_fu_18917_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_88" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6ns_22_1_1_U342" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_303" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_89_fu_24184_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_89" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_90_fu_22680_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_90" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_91_fu_24204_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_91" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_5ns_21_1_1_U423" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_304" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_16_fu_25415_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="add_ln65_16" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_5ns_21_1_1_U483" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_305" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_5ns_21_1_1_U503" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_306" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_92_fu_33944_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_92" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_618_fu_24240_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_618" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_619_fu_28789_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_619" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_620_fu_27965_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_620" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_621_fu_27975_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_621" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_622_fu_28802_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_622" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_623_fu_25435_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_623" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_624_fu_25441_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_624" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_625_fu_11678_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_625" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_626_fu_11688_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_626" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_627_fu_11694_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_627" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_628_fu_25454_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_628" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_629_fu_28815_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_629" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_630_fu_13428_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_630" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_631_fu_13434_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_631" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_632_fu_17066_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_632" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_633_fu_18963_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_633" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_634_fu_18973_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_634" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_635_fu_18979_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_635" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_636_fu_33974_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_636" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_637_fu_33980_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_637" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_638_fu_30520_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_638" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_639_fu_30530_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_639" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_640_fu_30540_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_640" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_641_fu_33993_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_641" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_642_fu_34003_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_642" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="sum_30_fu_34013_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_30" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln76_30_fu_34035_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="select_ln76_30" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_31_fu_34043_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="sum_31" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_5ns_21_1_1_U24" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_307" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_93_fu_11700_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_93" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_160_fu_11720_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_160" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_17_fu_11740_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="add_ln65_17" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_94_fu_13451_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_94" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_18_fu_14569_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="add_ln65_18" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_95_fu_17072_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_95" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln65_96_fu_18991_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_96" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln65_97_fu_18997_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_97" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6ns_22_1_1_U284" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_308" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6ns_22_1_1_U304" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_309" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_19_fu_19020_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="add_ln65_19" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7ns_23_1_1_U343" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_310" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7ns_23_1_1_U363" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_311" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6ns_22_1_1_U383" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_312" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_98_fu_24260_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_98" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_99_fu_24280_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_99" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_100_fu_25475_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_100" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_161_fu_26791_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_161" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6s_22_1_1_U484" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_313" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln65_101_fu_30552_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_101" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln65_102_fu_30558_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_102" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6s_22_1_1_U541" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_314" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_644_fu_30578_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_644" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_645_fu_30584_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_645" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_646_fu_24300_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_646" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_647_fu_24306_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_647" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_648_fu_30597_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_648" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_649_fu_25499_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_649" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_650_fu_26814_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_650" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_651_fu_11760_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_651" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_652_fu_11770_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_652" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_653_fu_11780_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_653" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_654_fu_26827_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_654" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_655_fu_30606_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_655" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_656_fu_19060_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_656" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_657_fu_19070_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_657" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_658_fu_17112_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_658" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_659_fu_19079_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_659" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_660_fu_19089_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_660" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_661_fu_34080_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_661" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_662_fu_34085_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_662" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_663_fu_34091_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_663" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_664_fu_7072_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_664" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_665_fu_7078_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_665" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_666_fu_7088_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_666" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_667_fu_34100_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_667" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_668_fu_34110_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_668" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="sum_32_fu_34120_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_32" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln76_32_fu_34142_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="select_ln76_32" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_33_fu_34150_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="sum_33" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_103_fu_11801_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_103" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_104_fu_11821_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_104" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_162_fu_13470_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_162" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_163_fu_13490_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_163" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_164_fu_17143_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_164" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_5s_21_1_1_U305" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_315" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln65_105_fu_19095_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_105" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln65_106_fu_19101_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_106" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_1_fu_22699_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_1" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_107_fu_22719_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_107" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_5s_21_1_1_U403" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_316" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_108_fu_24324_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_108" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_109_fu_25511_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_109" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln65_110_fu_26833_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_110" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln65_111_fu_26839_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_111" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_112_fu_30626_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_112" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_113_fu_30658_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_113" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_670_fu_25531_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_670" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_671_fu_25541_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_671" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_672_fu_30681_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_672" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_673_fu_30687_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_673" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_674_fu_30697_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_674" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_675_fu_11847_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_675" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_676_fu_11857_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_676" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_677_fu_13513_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_677" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_678_fu_13523_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_678" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_679_fu_13533_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_679" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_680_fu_30710_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_680" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_681_fu_17183_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_681" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_682_fu_17189_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_682" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_683_fu_22755_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_683" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_684_fu_22765_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_684" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_685_fu_34167_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_685" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_686_fu_34173_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_686" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_687_fu_34178_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_687" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_688_fu_15326_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_688" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_689_fu_7820_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_689" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_690_fu_15339_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_690" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_691_fu_34191_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_691" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_692_fu_34201_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_692" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="sum_34_fu_34211_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_34" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln76_34_fu_34237_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="select_ln76_34" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_35_fu_34245_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="sum_35" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U25" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_317" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7ns_23_1_1_U60" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_318" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_2_fu_6245_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_2" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6s_22_1_1_U103" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_319" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_114_fu_11863_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_114" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_115_fu_8725_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_115" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U162" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_320" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U182" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_321" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U201" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_322" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U222" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_323" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7s_23_1_1_U241" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_324" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7s_23_1_1_U260" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_325" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_20_fu_16169_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="add_ln65_20" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U306" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_326" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7s_23_1_1_U323" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_327" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U344" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_328" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U364" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_329" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_116_fu_21012_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_116" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U42" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_330" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U404" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_331" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7s_23_1_1_U424" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_332" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U442" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_333" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U464" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_334" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_21_fu_30727_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="add_ln65_21" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U504" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_335" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U524" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_336" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U542" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_337" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_694_fu_30770_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_694" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_695_fu_30780_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_695" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_696_fu_26878_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_696" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_697_fu_25570_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_697" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_698_fu_30792_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_698" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_699_fu_30798_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_699" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_700_fu_30804_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_700" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_701_fu_30808_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_701" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_702_fu_21032_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_702" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_703_fu_21042_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_703" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_704_fu_22797_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_704" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_705_fu_3687_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_705" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_706_fu_22810_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_706" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_707_fu_22816_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_707" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_708_fu_30814_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_708" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_709_fu_34276_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_709" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_710_fu_6285_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_710" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_711_fu_6291_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_711" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_712_fu_11912_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_712" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_713_fu_11922_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_713" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_714_fu_11928_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_714" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_715_fu_11938_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_715" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_716_fu_14611_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_716" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_717_fu_14621_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_717" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_718_fu_16189_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_718" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_719_fu_34290_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_719" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_720_fu_34296_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_720" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_721_fu_34306_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_721" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_722_fu_34312_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_722" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_723_fu_34317_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_723" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_724_fu_34323_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_724" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_725_fu_34327_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_725" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sum_36_fu_34332_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_36" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln57_13_fu_34338_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:57" VARIABLE="add_ln57_13" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln78_13_fu_34352_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:78" VARIABLE="icmp_ln78_13" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln76_36_fu_34366_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="select_ln76_36" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln76_13_fu_34374_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="or_ln76_13" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_37_fu_34380_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="sum_37" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7s_23_1_1_U26" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_338" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U61" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_339" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U82" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_340" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U104" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_341" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U120" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_342" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U139" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_343" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U163" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_344" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U183" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_345" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U202" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_346" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U223" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_347" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U242" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_348" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U261" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_349" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U285" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_350" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U307" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_351" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U324" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_352" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U345" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_353" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U365" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_354" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U384" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_355" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U43" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_356" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U405" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_357" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_117_fu_24356_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_117" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U443" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_358" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U465" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_359" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U485" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_360" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U505" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_361" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U525" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_362" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U543" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_363" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_727_fu_28863_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_727" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_728_fu_28868_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_728" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_729_fu_30844_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_729" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_730_fu_26910_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_730" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_731_fu_25608_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_731" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_732_fu_26916_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_732" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_733_fu_25614_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_733" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_734_fu_26922_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_734" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_735_fu_30849_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_735" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_736_fu_26927_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_736" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_737_fu_30854_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_737" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_738_fu_21074_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_738" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_739_fu_21079_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_739" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_740_fu_22851_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_740" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_741_fu_22858_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_741" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_742_fu_22867_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_742" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_743_fu_22873_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_743" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_744_fu_22879_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_744" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_745_fu_22884_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_745" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_746_fu_22890_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_746" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_747_fu_22894_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_747" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_748_fu_22900_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_748" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_749_fu_30859_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_749" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_750_fu_22906_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_750" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_751_fu_35619_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_751" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_752_fu_6329_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_752" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_753_fu_6335_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_753" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_754_fu_6340_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_754" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_755_fu_11970_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_755" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_756_fu_11976_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_756" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_757_fu_11981_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_757" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_758_fu_11985_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_758" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_759_fu_11990_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_759" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_760_fu_6346_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_760" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_761_fu_11996_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_761" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_762_fu_34410_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_762" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_763_fu_14647_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_763" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_764_fu_14652_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_764" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_765_fu_34414_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_765" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_766_fu_34422_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_766" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_767_fu_34437_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_767" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_768_fu_34443_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_768" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_769_fu_34448_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_769" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_770_fu_34454_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_770" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_771_fu_34460_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_771" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_772_fu_34464_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_772" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_773_fu_34470_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_773" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_774_fu_34476_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_774" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_775_fu_34480_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_775" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_776_fu_34486_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_776" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_777_fu_34492_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_777" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_778_fu_34496_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_778" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sum_38_fu_35623_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_38" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln57_14_fu_34502_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:57" VARIABLE="add_ln57_14" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln78_14_fu_35636_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:78" VARIABLE="icmp_ln78_14" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln76_38_fu_35650_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="select_ln76_38" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln76_14_fu_35658_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="or_ln76_14" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_39_fu_35664_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="sum_39" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U27" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_364" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U62" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_365" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U83" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_366" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U105" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_367" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U121" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_368" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U140" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_369" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U164" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_370" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U184" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_371" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U203" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_372" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U243" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_373" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U262" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_374" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U286" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_375" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U308" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_376" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U325" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_377" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U366" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_378" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_22_fu_24397_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="add_ln65_22" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U44" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_379" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U406" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_380" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_165_fu_24435_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_165" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U444" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_381" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_118_fu_26960_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_118" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6ns_22_1_1_U486" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_382" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U506" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_383" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U526" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_384" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U544" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_385" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_780_fu_30893_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_780" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_781_fu_30903_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_781" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_782_fu_30908_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_782" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_783_fu_28046_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_783" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_784_fu_20162_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_784" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_785_fu_30923_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_785" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_786_fu_30929_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_786" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_787_fu_30935_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_787" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_788_fu_30940_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_788" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_789_fu_24459_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_789" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_790_fu_24465_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_790" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_791_fu_24470_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_791" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_792_fu_24480_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_792" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_793_fu_5222_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_793" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_794_fu_24486_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_794" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_795_fu_5228_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_795" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_796_fu_24491_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_796" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_797_fu_24496_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_797" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_798_fu_24501_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_798" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_799_fu_24506_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_799" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_800_fu_30946_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_800" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_801_fu_24512_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_801" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_802_fu_34540_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_802" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_803_fu_7862_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_803" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_804_fu_7867_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_804" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_805_fu_7872_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_805" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_806_fu_12031_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_806" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_807_fu_12036_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_807" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_808_fu_12042_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_808" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_809_fu_12047_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_809" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_810_fu_12052_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_810" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_811_fu_7877_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_811" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_812_fu_12058_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_812" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_813_fu_34544_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_813" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_814_fu_34548_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_814" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_815_fu_34554_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_815" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_816_fu_34559_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_816" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_817_fu_34565_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_817" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_818_fu_34571_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_818" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_819_fu_34581_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_819" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_820_fu_34591_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_820" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_821_fu_34596_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_821" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_822_fu_34602_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_822" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_823_fu_34606_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_823" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_824_fu_34612_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_824" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_825_fu_34618_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_825" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_826_fu_34622_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_826" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sum_40_fu_34628_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_40" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln57_15_fu_34634_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:57" VARIABLE="add_ln57_15" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln78_15_fu_34648_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:78" VARIABLE="icmp_ln78_15" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln76_40_fu_34662_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="select_ln76_40" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln76_15_fu_34670_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="or_ln76_15" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_41_fu_34676_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="sum_41" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U28" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_386" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U63" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_387" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U84" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_388" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U106" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_389" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U122" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_390" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_119_fu_12067_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_119" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U165" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_391" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U185" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_392" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U204" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_393" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U224" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_394" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U244" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_395" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U263" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_396" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U287" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_397" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U309" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_398" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U326" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_399" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U346" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_400" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U367" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_401" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U385" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_402" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U45" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_403" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U407" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_404" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U425" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_405" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U445" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_406" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln65_120_fu_26982_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_120" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln65_121_fu_27000_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_121" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U487" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_407" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U507" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_408" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln65_122_fu_30970_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_122" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln65_123_fu_30988_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_123" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U545" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_409" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_828_fu_31011_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_828" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_829_fu_31021_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_829" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_830_fu_31026_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_830" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_831_fu_27020_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_831" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_832_fu_27033_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_832" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_833_fu_27038_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_833" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_834_fu_27043_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_834" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_835_fu_31032_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_835" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_836_fu_27049_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_836" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_837_fu_31038_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_837" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_838_fu_22963_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_838" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_839_fu_22972_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_839" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_840_fu_22977_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_840" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_841_fu_22986_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_841" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_842_fu_3748_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_842" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_843_fu_22995_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_843" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_844_fu_23001_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_844" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_845_fu_23007_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_845" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_846_fu_23013_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_846" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_847_fu_23018_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_847" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_848_fu_31043_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_848" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_849_fu_23024_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_849" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_850_fu_35671_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_850" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_851_fu_6400_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_851" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_852_fu_34716_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_852" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_853_fu_12111_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_853" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_854_fu_12121_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_854" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_855_fu_12126_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_855" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_856_fu_12131_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_856" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_857_fu_12136_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_857" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_858_fu_34722_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_858" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_859_fu_12142_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_859" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_860_fu_34727_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_860" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_861_fu_14699_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_861" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_862_fu_14704_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_862" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_863_fu_34732_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_863" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_864_fu_34736_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_864" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_865_fu_34741_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_865" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_866_fu_34751_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_866" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_867_fu_34755_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_867" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_868_fu_34761_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_868" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_869_fu_34765_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_869" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_870_fu_34771_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_870" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_871_fu_34777_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_871" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_872_fu_34782_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_872" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_873_fu_34788_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_873" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_874_fu_34794_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_874" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_875_fu_34798_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_875" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sum_42_fu_35675_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_42" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln57_16_fu_34804_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:57" VARIABLE="add_ln57_16" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln78_16_fu_35688_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:78" VARIABLE="icmp_ln78_16" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln76_42_fu_35702_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="select_ln76_42" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln76_16_fu_35710_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="or_ln76_16" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_43_fu_35716_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="sum_43" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U29" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_410" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U64" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_411" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U85" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_412" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U107" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_413" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U123" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_414" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U141" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_415" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U166" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_416" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U186" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_417" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_28_1_1_U205" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_418" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_28_1_1_U225" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_419" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U245" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_420" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_28_1_1_U264" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_421" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_28_1_1_U288" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_422" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U310" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_423" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15ns_28_1_1_U327" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_424" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U347" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_425" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_15s_28_1_1_U368" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_426" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_28_1_1_U386" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_427" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U46" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_428" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U408" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_429" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U426" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_430" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U446" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_431" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U466" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_432" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U488" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_433" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_28_1_1_U508" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_434" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U527" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_435" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U546" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_436" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_877_fu_28931_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_877" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_878_fu_28936_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_878" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_879_fu_31074_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_879" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_880_fu_27081_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_880" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_881_fu_25676_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_881" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_882_fu_27086_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_882" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_883_fu_25681_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_883" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_884_fu_27091_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_884" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_885_fu_31079_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_885" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_886_fu_27096_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_886" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_887_fu_31084_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_887" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_888_fu_21126_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_888" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_889_fu_21131_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_889" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_890_fu_23046_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_890" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_891_fu_23060_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_891" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_892_fu_3783_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_892" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_893_fu_23065_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_893" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_894_fu_3789_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_894" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_895_fu_23070_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_895" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_896_fu_23075_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_896" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_897_fu_23079_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_897" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_898_fu_23084_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_898" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_899_fu_31089_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_899" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_900_fu_23090_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_900" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_901_fu_35723_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_901" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_902_fu_6432_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_902" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_903_fu_6437_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_903" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_904_fu_6442_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_904" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_905_fu_12164_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_905" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_906_fu_12178_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_906" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_907_fu_12183_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_907" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_908_fu_12187_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_908" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_909_fu_12192_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_909" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_910_fu_6447_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_910" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_911_fu_12198_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_911" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_912_fu_34826_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_912" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_913_fu_14735_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_913" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_914_fu_14740_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_914" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_915_fu_34830_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_915" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_916_fu_34834_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_916" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_917_fu_34848_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_917" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_918_fu_34854_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_918" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_919_fu_34858_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_919" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_920_fu_34864_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_920" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_921_fu_34870_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_921" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_922_fu_34874_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_922" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_923_fu_34880_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_923" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_924_fu_34886_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_924" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_925_fu_34890_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_925" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_926_fu_34896_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_926" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_927_fu_34902_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_927" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_928_fu_34906_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_928" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sum_44_fu_35727_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_44" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln57_17_fu_34912_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:57" VARIABLE="add_ln57_17" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln78_17_fu_35740_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:78" VARIABLE="icmp_ln78_17" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln76_44_fu_35754_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="select_ln76_44" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln76_17_fu_35762_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="or_ln76_17" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_45_fu_35768_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="sum_45" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_23_fu_12204_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="add_ln65_23" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_24_fu_12224_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="add_ln65_24" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_25_fu_12244_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="add_ln65_25" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_124_fu_12264_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_124" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_5ns_21_1_1_U246" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_437" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_125_fu_19217_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_125" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_126_fu_19259_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_126" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln65_127_fu_19279_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_127" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln65_128_fu_19285_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_128" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_129_fu_20210_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_129" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_3_fu_24560_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_3" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_4_fu_31094_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_4" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_5s_21_1_1_U509" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_438" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_130_fu_31117_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_130" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_131_fu_34921_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_131" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_930_fu_31137_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_930" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_931_fu_31143_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_931" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_932_fu_12280_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_932" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_933_fu_12290_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_933" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_934_fu_31156_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_934" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_935_fu_19305_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_935" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_936_fu_19315_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_936" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_937_fu_19321_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_937" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_938_fu_19331_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_938" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_939_fu_19341_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_939" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_940_fu_34947_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_940" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_941_fu_25692_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_941" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_942_fu_25698_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_942" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_943_fu_34956_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_943" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_944_fu_34966_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_944" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_945_fu_34972_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_945" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_946_fu_23116_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_946" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_947_fu_23126_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_947" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_948_fu_27118_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_948" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_949_fu_9611_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_949" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_950_fu_27131_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_950" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_951_fu_27141_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_951" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_952_fu_34985_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_952" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sum_46_fu_34995_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_46" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln76_46_fu_35021_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="select_ln76_46" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_47_fu_35029_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="sum_47" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U30" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_439" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U65" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_440" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U86" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_441" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U108" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_442" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U124" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_443" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U142" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_444" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U167" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_445" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U187" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_446" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U206" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_447" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U226" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_448" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U247" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_449" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U265" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_450" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U289" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_451" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U328" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_452" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U329" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_453" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U348" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_454" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U369" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_455" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U387" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_456" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U47" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_457" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U409" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_458" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U427" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_459" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U447" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_460" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U467" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_461" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U489" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_462" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U510" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_463" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U528" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_464" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U547" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_465" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_954_fu_28989_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_954" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_955_fu_28995_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_955" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_956_fu_31188_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_956" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_957_fu_27170_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_957" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_958_fu_25728_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_958" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_959_fu_27176_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_959" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_960_fu_25733_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_960" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_961_fu_27181_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_961" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_962_fu_31193_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_962" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_963_fu_27186_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_963" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_964_fu_31198_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_964" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_965_fu_21165_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_965" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_966_fu_21171_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_966" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_967_fu_23155_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_967" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_968_fu_23160_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_968" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_969_fu_3817_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_969" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_970_fu_23168_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_970" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_971_fu_23173_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_971" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_972_fu_23179_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_972" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_973_fu_23183_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_973" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_974_fu_23188_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_974" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_975_fu_31203_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_975" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_976_fu_23194_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_976" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_977_fu_35775_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_977" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_978_fu_6482_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_978" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_979_fu_6487_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_979" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_980_fu_6492_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_980" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_981_fu_12321_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_981" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_982_fu_12339_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_982" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_983_fu_12345_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_983" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_984_fu_12350_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_984" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_985_fu_12356_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_985" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_986_fu_6497_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_986" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_987_fu_12362_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_987" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_988_fu_35069_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_988" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_989_fu_35076_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_989" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_990_fu_35082_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_990" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_991_fu_35087_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_991" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_992_fu_35095_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_992" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_993_fu_35101_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_993" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_994_fu_35111_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_994" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_995_fu_35116_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_995" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_996_fu_35122_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_996" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_997_fu_35127_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_997" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_998_fu_35133_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_998" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_999_fu_35139_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_999" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1000_fu_35143_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1000" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1001_fu_35149_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1001" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1002_fu_35155_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1002" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1003_fu_35159_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1003" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sum_48_fu_35779_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_48" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln57_18_fu_35165_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:57" VARIABLE="add_ln57_18" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln78_18_fu_35792_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:78" VARIABLE="icmp_ln78_18" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln76_48_fu_35806_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="select_ln76_48" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln76_18_fu_35814_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="or_ln76_18" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_49_fu_35820_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="sum_49" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_26_fu_3834_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="add_ln65_26" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U66" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_466" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_132_fu_6516_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_132" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U109" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_467" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U125" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_468" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U143" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_469" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln65_133_fu_12374_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_133" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln65_134_fu_12391_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_134" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U188" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_470" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_6s_22_1_1_U207" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_471" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U227" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_472" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U248" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_473" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln65_135_fu_20263_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_135" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln65_136_fu_20269_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_136" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U290" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_474" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U330" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_475" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U349" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_476" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U350" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_477" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U370" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_478" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U388" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_479" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U48" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_480" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U410" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_481" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U428" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_482" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U448" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_483" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U468" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_484" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U490" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_485" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_137_fu_31222_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_137" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U529" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_486" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U548" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_487" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1005_fu_31264_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1005" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1006_fu_31280_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1006" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1007_fu_31285_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1007" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1008_fu_27223_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1008" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1009_fu_25764_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1009" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1010_fu_27229_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1010" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1011_fu_25769_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1011" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1012_fu_27235_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1012" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1013_fu_31291_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1013" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1014_fu_27240_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1014" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1015_fu_31297_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1015" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1016_fu_21205_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1016" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1017_fu_21211_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1017" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1018_fu_23220_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1018" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1019_fu_23224_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1019" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1020_fu_3874_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1020" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1021_fu_23232_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1021" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1022_fu_23237_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1022" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1023_fu_23243_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1023" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1024_fu_23247_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1024" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1025_fu_23252_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1025" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1026_fu_31302_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1026" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1027_fu_23258_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1027" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1028_fu_35827_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1028" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1029_fu_6556_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1029" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1030_fu_6562_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1030" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1031_fu_12431_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1031" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1032_fu_12437_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1032" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1033_fu_12447_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1033" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1034_fu_35212_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1034" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1035_fu_35221_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1035" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1036_fu_35230_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1036" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1037_fu_35235_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1037" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1038_fu_35244_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1038" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1039_fu_35249_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1039" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1040_fu_35255_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1040" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1041_fu_35260_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1041" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1042_fu_35266_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1042" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1043_fu_35272_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1043" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1044_fu_35278_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1044" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1045_fu_35284_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1045" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1046_fu_35290_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1046" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1047_fu_35295_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1047" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1048_fu_35301_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1048" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1049_fu_35307_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1049" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1050_fu_35311_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1050" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sum_50_fu_35831_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_50" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln57_19_fu_35317_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:57" VARIABLE="add_ln57_19" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln78_19_fu_35844_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:78" VARIABLE="icmp_ln78_19" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln76_50_fu_35858_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="select_ln76_50" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln76_19_fu_35866_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="or_ln76_19" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_51_fu_35872_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="sum_51" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U49" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_488" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U67" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_489" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U87" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_490" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U110" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_491" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U126" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_492" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U144" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_493" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U168" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_494" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U189" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_495" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U208" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_496" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U228" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_497" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U249" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_498" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U266" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_499" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U389" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_500" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U390" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_501" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_166_fu_21257_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_166" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U429" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_502" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U430" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_503" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U449" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_504" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7ns_23_1_1_U50" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_505" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U450" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_506" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U469" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_507" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U470" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_508" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U530" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_509" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U549" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_510" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln65_138_fu_29013_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_138" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln65_139_fu_29023_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_139" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U550" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_511" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U551" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_512" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1052_fu_35364_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1052" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1053_fu_35380_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1053" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1054_fu_35385_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1054" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1055_fu_31332_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1055" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1056_fu_27283_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1056" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1057_fu_31338_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1057" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1058_fu_27288_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1058" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1059_fu_31344_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1059" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1060_fu_35391_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1060" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1061_fu_31349_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1061" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1062_fu_35397_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1062" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1063_fu_25818_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1063" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1064_fu_25832_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1064" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1065_fu_25838_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1065" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1066_fu_3919_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1066" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1067_fu_25846_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1067" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1068_fu_25854_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1068" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1069_fu_25860_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1069" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1070_fu_25865_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1070" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1071_fu_25871_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1071" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1072_fu_35402_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1072" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1073_fu_25877_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1073" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1074_fu_35910_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1074" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1075_fu_6591_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1075" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1076_fu_35920_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1076" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1077_fu_7973_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1077" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1078_fu_12476_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1078" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1079_fu_35932_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1079" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1080_fu_35938_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1080" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1081_fu_35943_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1081" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1082_fu_35947_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1082" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1083_fu_14816_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1083" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1084_fu_35959_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1084" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1085_fu_35968_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1085" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1086_fu_35974_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1086" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1087_fu_35980_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1087" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1088_fu_35985_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1088" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1089_fu_35991_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1089" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1090_fu_35997_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1090" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1091_fu_36002_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1091" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1092_fu_36008_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1092" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1093_fu_36014_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1093" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1094_fu_36020_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1094" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1095_fu_36026_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1095" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1096_fu_36032_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1096" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1097_fu_36036_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1097" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sum_52_fu_36042_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_52" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln57_20_fu_36048_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:57" VARIABLE="add_ln57_20" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln78_20_fu_36062_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:78" VARIABLE="icmp_ln78_20" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln76_52_fu_36076_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="select_ln76_52" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln76_20_fu_36084_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="or_ln76_20" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_53_fu_36090_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="sum_53" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U68" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_513" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U69" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_514" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U88" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_515" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_140_fu_12496_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_140" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U127" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_516" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U145" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_517" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U169" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_518" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U190" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_519" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U209" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_520" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U229" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_521" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U250" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_522" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U267" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_523" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U552" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_524" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14s_28_1_1_U553" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_525" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U554" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_526" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U555" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_527" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U556" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_528" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U557" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_529" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U70" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_530" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U558" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_531" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U559" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_532" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U560" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_533" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U561" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_534" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U562" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_535" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U563" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_536" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U564" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_537" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U565" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_538" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1099_fu_36353_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1099" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1100_fu_36359_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1100" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1101_fu_36365_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1101" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1102_fu_36381_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1102" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1103_fu_36407_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1103" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1104_fu_36413_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1104" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1105_fu_36419_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1105" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1106_fu_36425_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1106" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1107_fu_36431_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1107" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1108_fu_36437_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1108" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1109_fu_36443_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1109" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1110_fu_36453_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1110" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1111_fu_36469_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1111" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1112_fu_36475_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1112" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1113_fu_36501_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1113" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1114_fu_4625_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1114" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1115_fu_36507_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1115" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1116_fu_4631_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1116" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1117_fu_36513_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1117" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1118_fu_36518_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1118" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1119_fu_36524_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1119" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1120_fu_36529_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1120" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1121_fu_36535_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1121" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1122_fu_36541_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1122" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1123_fu_36547_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1123" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1124_fu_12546_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1124" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1125_fu_12551_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1125" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1126_fu_12556_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1126" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1127_fu_12562_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1127" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1128_fu_12567_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1128" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1129_fu_12577_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1129" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1130_fu_12585_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1130" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1131_fu_12591_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1131" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1132_fu_12596_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1132" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1133_fu_36553_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1133" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1134_fu_14848_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1134" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1135_fu_14853_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1135" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1136_fu_36557_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1136" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1137_fu_36561_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1137" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1138_fu_36567_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1138" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1139_fu_36577_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1139" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1140_fu_36582_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1140" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1141_fu_36588_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1141" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1142_fu_36592_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1142" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1143_fu_36598_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1143" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1144_fu_36604_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1144" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1145_fu_36608_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1145" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1146_fu_36614_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1146" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1147_fu_36620_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1147" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1148_fu_36626_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1148" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sum_54_fu_36632_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_54" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln57_21_fu_36638_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:57" VARIABLE="add_ln57_21" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln78_21_fu_36652_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:78" VARIABLE="icmp_ln78_21" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln76_54_fu_36666_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="select_ln76_54" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln76_21_fu_36674_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="or_ln76_21" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_55_fu_36680_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="sum_55" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U89" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_539" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U90" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_540" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U128" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_541" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U129" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_542" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U130" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_543" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U146" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_544" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U170" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_545" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U210" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_546" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U230" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_547" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U268" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_548" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U269" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_549" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U270" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_550" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U566" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_551" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U567" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_552" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U568" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_553" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U569" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_554" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_141_fu_24659_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_141" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U570" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_555" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U147" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_556" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U571" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_557" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U572" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_558" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U573" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_559" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U574" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_560" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U575" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_561" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U576" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_562" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U577" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_563" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U578" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_564" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1150_fu_36991_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1150" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1151_fu_36997_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1151" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1152_fu_37003_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1152" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1153_fu_37013_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1153" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1154_fu_37032_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1154" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1155_fu_37038_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1155" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1156_fu_37044_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1156" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1157_fu_37050_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1157" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1158_fu_37056_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1158" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1159_fu_37062_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1159" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1160_fu_37068_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1160" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1161_fu_36783_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1161" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1162_fu_36799_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1162" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1163_fu_37074_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1163" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1164_fu_37081_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1164" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1165_fu_8033_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1165" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1166_fu_37090_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1166" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1167_fu_37096_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1167" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1168_fu_37102_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1168" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1169_fu_37106_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1169" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1170_fu_37111_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1170" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1171_fu_37117_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1171" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1172_fu_37123_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1172" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1173_fu_37129_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1173" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1174_fu_7305_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1174" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1175_fu_37138_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1175" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1176_fu_13745_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1176" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1177_fu_13751_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1177" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1178_fu_13756_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1178" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1179_fu_13761_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1179" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1180_fu_13766_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1180" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1181_fu_37144_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1181" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1182_fu_13772_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1182" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1183_fu_37148_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1183" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1184_fu_37156_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1184" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1185_fu_37165_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1185" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1186_fu_37170_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1186" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1187_fu_37176_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1187" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1188_fu_37182_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1188" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1189_fu_37188_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1189" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1190_fu_37192_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1190" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1191_fu_37198_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1191" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1192_fu_37204_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1192" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1193_fu_37210_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1193" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1194_fu_37216_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1194" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1195_fu_37222_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1195" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1196_fu_37227_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1196" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1197_fu_37233_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1197" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1198_fu_37239_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1198" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1199_fu_37245_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1199" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sum_56_fu_37251_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_56" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln57_22_fu_37257_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:57" VARIABLE="add_ln57_22" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln78_22_fu_37271_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:78" VARIABLE="icmp_ln78_22" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln76_56_fu_37285_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="select_ln76_56" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln76_22_fu_37293_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="or_ln76_22" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_57_fu_37299_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="sum_57" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U148" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_565" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U149" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_566" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U150" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_567" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_142_fu_12645_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_142" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U579" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_568" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U580" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_569" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U581" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_570" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U582" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_571" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U583" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_572" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U584" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_573" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U585" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_574" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U586" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_575" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U587" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_576" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U588" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_577" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U589" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_578" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U590" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_579" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U591" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_580" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln65_143_fu_24686_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_143" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln65_144_fu_24692_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_144" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U592" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_581" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U593" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_582" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U594" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_583" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U595" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_584" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U596" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_585" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U597" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_586" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U598" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_587" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U599" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_588" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U600" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_589" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1201_fu_37787_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1201" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1202_fu_37803_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1202" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1203_fu_37809_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1203" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1204_fu_37835_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1204" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1205_fu_37841_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1205" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1206_fu_37846_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1206" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1207_fu_37852_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1207" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1208_fu_37857_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1208" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1209_fu_37863_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1209" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1210_fu_37869_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1210" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1211_fu_37875_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1211" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1212_fu_37516_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1212" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1213_fu_37884_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1213" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1214_fu_37909_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1214" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1215_fu_37928_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1215" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1216_fu_37934_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1216" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1217_fu_37940_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1217" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1218_fu_37946_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1218" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1219_fu_37952_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1219" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1220_fu_37956_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1220" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1221_fu_37962_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1221" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1222_fu_37968_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1222" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1223_fu_37974_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1223" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1224_fu_37980_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1224" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1225_fu_12669_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1225" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1226_fu_12678_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1226" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1227_fu_12683_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1227" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1228_fu_37532_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1228" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1229_fu_37556_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1229" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1230_fu_37562_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1230" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1231_fu_37568_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1231" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1232_fu_12689_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1232" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1233_fu_37574_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1233" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1234_fu_37986_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1234" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1235_fu_37990_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1235" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1236_fu_37996_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1236" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1237_fu_38000_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1237" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1238_fu_38005_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1238" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1239_fu_38021_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1239" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1240_fu_38027_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1240" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1241_fu_38031_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1241" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1242_fu_38037_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1242" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1243_fu_38043_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1243" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1244_fu_38048_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1244" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1245_fu_38054_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1245" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1246_fu_38060_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1246" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1247_fu_38064_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1247" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1248_fu_38070_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1248" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1249_fu_38076_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1249" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1250_fu_38082_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1250" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sum_58_fu_38088_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_58" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln57_23_fu_38094_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:57" VARIABLE="add_ln57_23" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln78_23_fu_38108_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:78" VARIABLE="icmp_ln78_23" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln76_58_fu_38122_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="select_ln76_58" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln76_23_fu_38130_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="or_ln76_23" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_59_fu_38136_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="sum_59" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U601" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_590" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U602" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_591" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U603" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_592" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U604" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_593" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U605" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_594" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U606" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_595" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U607" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_596" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U608" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_597" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U609" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_598" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U610" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_599" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U611" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_600" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_145_fu_19404_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_145" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_28_1_1_U612" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_601" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U613" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_602" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U614" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_603" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_28_1_1_U615" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_604" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U616" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_605" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U617" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_606" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13ns_28_1_1_U618" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_607" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12s_28_1_1_U619" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_608" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U620" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_609" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_14ns_28_1_1_U621" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_610" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U622" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_611" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U623" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_612" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U624" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_613" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_13s_28_1_1_U625" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_614" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_12ns_28_1_1_U626" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_615" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1252_fu_38701_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1252" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1253_fu_38717_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1253" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1254_fu_38723_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1254" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1255_fu_38749_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1255" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1256_fu_38775_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1256" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1257_fu_38781_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1257" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1258_fu_38787_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1258" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1259_fu_38793_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1259" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1260_fu_38799_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1260" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1261_fu_38805_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1261" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1262_fu_38811_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1262" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1263_fu_38837_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1263" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1264_fu_38853_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1264" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1265_fu_38859_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1265" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1266_fu_38885_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1266" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1267_fu_38901_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1267" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1268_fu_38906_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1268" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1269_fu_38912_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1269" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1270_fu_38917_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1270" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1271_fu_38923_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1271" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1272_fu_38929_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1272" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1273_fu_38935_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1273" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1274_fu_38941_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1274" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1275_fu_38947_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1275" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1276_fu_38953_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1276" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1277_fu_38316_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1277" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1278_fu_38336_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1278" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1279_fu_38352_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1279" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1280_fu_38378_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1280" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1281_fu_38384_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1281" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1282_fu_38390_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1282" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1283_fu_38396_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1283" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1284_fu_38402_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1284" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1285_fu_38408_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1285" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1286_fu_38959_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1286" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1287_fu_38973_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1287" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1288_fu_38978_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1288" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1289_fu_38983_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1289" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1290_fu_39001_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1290" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1291_fu_39017_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1291" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1292_fu_39023_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1292" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1293_fu_39029_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1293" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1294_fu_39035_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1294" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1295_fu_39041_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1295" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1296_fu_39046_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1296" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1297_fu_39052_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1297" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1298_fu_39058_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1298" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1299_fu_39062_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1299" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1300_fu_39068_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1300" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1301_fu_39074_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1301" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1302_fu_39080_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1302" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sum_60_fu_39086_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_60" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln57_24_fu_39092_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:57" VARIABLE="add_ln57_24" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln78_24_fu_39106_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:78" VARIABLE="icmp_ln78_24" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln76_60_fu_39120_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="select_ln76_60" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln76_24_fu_39128_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="or_ln76_24" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_61_fu_39134_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="sum_61" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7s_23_1_1_U627" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_616" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_7ns_23_1_1_U628" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_617" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U629" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_618" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_146_fu_12695_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_146" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln65_147_fu_12722_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_147" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sub_ln65_148_fu_12728_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_148" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9s_25_1_1_U630" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_619" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U631" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_620" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U632" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_621" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11s_27_1_1_U633" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_622" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10s_26_1_1_U634" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_623" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8s_24_1_1_U635" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_624" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_149_fu_20315_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_149" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_150_fu_17295_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_150" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U636" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_625" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_8ns_24_1_1_U637" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_626" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U638" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_627" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U639" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_628" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln65_27_fu_24719_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="add_ln65_27" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op sub" ID="" IMPL="fabric" LATENCY="0" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln65_167_fu_23275_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="sub_ln65_167" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U640" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_629" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_5s_21_1_1_U641" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_630" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U642" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_631" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U643" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_632" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_9ns_25_1_1_U644" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_633" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U645" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_634" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_11ns_27_1_1_U646" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_635" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op mul" ID="" IMPL="auto" LATENCY="0" OPTYPE="mul" PRAGMA="" RTLNAME="mul_16s_10ns_26_1_1_U647" SOURCE="lane_seg_hls/lane_seg_support.cpp:65" VARIABLE="mul_ln65_636" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="1" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1304_fu_39571_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1304" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1305_fu_39577_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1305" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1306_fu_39583_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1306" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1307_fu_39589_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1307" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1308_fu_39599_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1308" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1309_fu_39613_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1309" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1310_fu_39619_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1310" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1311_fu_39625_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1311" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1312_fu_39631_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1312" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1313_fu_39637_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1313" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1314_fu_39651_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1314" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1315_fu_39661_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1315" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1316_fu_39164_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1316" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1317_fu_39670_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1317" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1318_fu_39679_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1318" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1319_fu_39685_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1319" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1320_fu_39691_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1320" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1321_fu_39697_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1321" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1322_fu_39703_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1322" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1323_fu_39709_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1323" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1324_fu_39715_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1324" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1325_fu_39721_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1325" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1326_fu_39731_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1326" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1327_fu_39741_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1327" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1328_fu_39755_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1328" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1329_fu_39765_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1329" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1330_fu_39771_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1330" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1331_fu_39781_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1331" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1332_fu_39787_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1332" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1333_fu_39793_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1333" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1334_fu_39799_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1334" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1335_fu_20338_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1335" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1336_fu_39812_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1336" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1337_fu_39818_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1337" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1338_fu_39828_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1338" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1339_fu_39834_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1339" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln66_1340_fu_39840_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1340" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1341_fu_39846_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1341" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1342_fu_39852_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1342" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln66_1343_fu_39858_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="add_ln66_1343" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="sum_62_fu_39864_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:66" VARIABLE="sum_62" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op all" ID="" IMPL="tadder" LATENCY="0" OPTYPE="all" PRAGMA="" RTLNAME="add_ln57_25_fu_39870_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:57" VARIABLE="add_ln57_25" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op icmp" ID="" IMPL="auto" LATENCY="0" OPTYPE="icmp" PRAGMA="" RTLNAME="icmp_ln78_25_fu_39884_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:78" VARIABLE="icmp_ln78_25" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="select_ln76_62_fu_39898_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="select_ln76_62" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op or" ID="" IMPL="auto" LATENCY="0" OPTYPE="or" PRAGMA="" RTLNAME="or_ln76_25_fu_39906_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="or_ln76_25" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op select" ID="" IMPL="auto_sel" LATENCY="0" OPTYPE="select" PRAGMA="" RTLNAME="sum_63_fu_39912_p3" SOURCE="lane_seg_hls/lane_seg_support.cpp:76" VARIABLE="sum_63" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="op" DISPLAY="bind_op add" ID="" IMPL="fabric" LATENCY="0" OPTYPE="add" PRAGMA="" RTLNAME="add_ln51_fu_2226_p2" SOURCE="lane_seg_hls/lane_seg_support.cpp:51" VARIABLE="add_ln51" MODULE="encoder0_c1_Pipeline_VITIS_LOOP_50_4_VITIS_LOOP_51_5" LOOP="VITIS_LOOP_50_4_VITIS_LOOP_51_5" BUNDLEDNAME="" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="storage" DISPLAY="bind_storage rom_np" ID="" IMPL="auto" LATENCY="1" OPTYPE="rom_np" PRAGMA="" RTLNAME="padded_U" SOURCE="lane_seg_hls/lane_seg_support.cpp:33" VARIABLE="padded" MODULE="encoder0_c1" LOOP="" BUNDLEDNAME="" DSP="0" BRAM="274" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axilite" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="control_s_axi_U" SOURCE="" VARIABLE="" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="control" DSP="0" BRAM="0" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="gmem_in_m_axi_U" SOURCE="" VARIABLE="" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="gmem_in" DSP="0" BRAM="4" URAM="0"/>
	<BindNode BINDTYPE="adapter" DISPLAY="bind_adapter axi_master" ID="" IMPL="" LATENCY="" OPTYPE="" PRAGMA="yes" RTLNAME="gmem_out_m_axi_U" SOURCE="" VARIABLE="" MODULE="lane_seg_top" LOOP="" BUNDLEDNAME="gmem_out" DSP="0" BRAM="2" URAM="0"/>
</BindInfo>
