Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Jun 21 16:02:34 2024
| Host         : lazar running 64-bit Ubuntu 22.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file execute_phase_timing_summary_routed.rpt -pb execute_phase_timing_summary_routed.pb -rpx execute_phase_timing_summary_routed.rpx -warn_on_violation
| Design       : execute_phase
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  178         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (170)
6. checking no_output_delay (8)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (170)
--------------------------------
 There are 170 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (8)
-------------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.064        0.000                      0                    8        0.354        0.000                      0                    8        3.000        0.000                       0                   173  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)         Period(ns)      Frequency(MHz)
-----      ------------         ----------      --------------
clk_25mhz  {0.000 3.500}        7.000           142.857         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_25mhz           0.064        0.000                      0                    8        0.354        0.000                      0                    8        3.000        0.000                       0                   173  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_25mhz                   
(none)                      clk_25mhz     


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_25mhz
  To Clock:  clk_25mhz

Setup :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.354ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (required time - arrival time)
  Source:                 mem_wb_s_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            res_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_25mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_25mhz rise@7.000ns - clk_25mhz rise@0.000ns)
  Data Path Delay:        6.931ns  (logic 1.448ns (20.891%)  route 5.483ns (79.109%))
  Logic Levels:           8  (LUT5=4 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_25mhz (IN)
                         net (fo=172, unset)          0.973     0.973    clk_25mhz
    SLICE_X9Y55          FDRE                                         r  mem_wb_s_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y55          FDRE (Prop_fdre_C_Q)         0.456     1.429 r  mem_wb_s_reg[29]/Q
                         net (fo=3, routed)           1.240     2.669    mem_wb_s[29]
    SLICE_X6Y55          LUT5 (Prop_lut5_I0_O)        0.124     2.793 r  res_o[5]_i_9/O
                         net (fo=14, routed)          0.706     3.499    res_o[5]_i_9_n_0
    SLICE_X7Y55          LUT5 (Prop_lut5_I3_O)        0.124     3.623 r  res_o[1]_i_47/O
                         net (fo=2, routed)           0.587     4.210    res_o[1]_i_47_n_0
    SLICE_X7Y55          LUT6 (Prop_lut6_I0_O)        0.124     4.334 r  res_o[1]_i_25/O
                         net (fo=2, routed)           0.984     5.318    res_o[1]_i_25_n_0
    SLICE_X10Y54         LUT5 (Prop_lut5_I0_O)        0.124     5.442 r  res_o[2]_i_22/O
                         net (fo=2, routed)           0.670     6.112    res_o[2]_i_22_n_0
    SLICE_X10Y54         LUT6 (Prop_lut6_I0_O)        0.124     6.236 r  res_o[4]_i_25/O
                         net (fo=2, routed)           0.433     6.669    res_o[4]_i_25_n_0
    SLICE_X10Y54         LUT6 (Prop_lut6_I3_O)        0.124     6.793 f  res_o[4]_i_8/O
                         net (fo=1, routed)           0.418     7.211    res_o[4]_i_8_n_0
    SLICE_X12Y54         LUT5 (Prop_lut5_I1_O)        0.124     7.335 f  res_o[4]_i_2/O
                         net (fo=1, routed)           0.445     7.780    res_o[4]_i_2_n_0
    SLICE_X12Y53         LUT6 (Prop_lut6_I0_O)        0.124     7.904 r  res_o[4]_i_1/O
                         net (fo=1, routed)           0.000     7.904    res_o_s[4]
    SLICE_X12Y53         FDRE                                         r  res_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz rise edge)
                                                      7.000     7.000 r  
                                                      0.000     7.000 r  clk_25mhz (IN)
                         net (fo=172, unset)          0.924     7.924    clk_25mhz
    SLICE_X12Y53         FDRE                                         r  res_o_reg[4]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X12Y53         FDRE (Setup_fdre_C_D)        0.079     7.968    res_o_reg[4]
  -------------------------------------------------------------------
                         required time                          7.968    
                         arrival time                          -7.904    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 rs2_s_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            res_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_25mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_25mhz rise@7.000ns - clk_25mhz rise@0.000ns)
  Data Path Delay:        6.927ns  (logic 1.510ns (21.798%)  route 5.417ns (78.202%))
  Logic Levels:           8  (LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_25mhz (IN)
                         net (fo=172, unset)          0.973     0.973    clk_25mhz
    SLICE_X8Y59          FDRE                                         r  rs2_s_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y59          FDRE (Prop_fdre_C_Q)         0.518     1.491 r  rs2_s_reg[4]/Q
                         net (fo=1, routed)           0.702     2.193    rs2_s[4]
    SLICE_X9Y56          LUT6 (Prop_lut6_I5_O)        0.124     2.317 f  res_o[4]_i_30/O
                         net (fo=1, routed)           0.641     2.958    res_o[4]_i_30_n_0
    SLICE_X9Y57          LUT3 (Prop_lut3_I0_O)        0.124     3.082 r  res_o[4]_i_17/O
                         net (fo=48, routed)          1.129     4.212    res_o[4]_i_17_n_0
    SLICE_X10Y57         LUT5 (Prop_lut5_I0_O)        0.124     4.336 r  res_o[7]_i_78/O
                         net (fo=12, routed)          0.784     5.119    res_o[7]_i_78_n_0
    SLICE_X10Y56         LUT6 (Prop_lut6_I4_O)        0.124     5.243 r  res_o[3]_i_21/O
                         net (fo=2, routed)           0.837     6.080    res_o[3]_i_21_n_0
    SLICE_X13Y57         LUT5 (Prop_lut5_I0_O)        0.124     6.204 f  res_o[3]_i_12/O
                         net (fo=2, routed)           0.426     6.629    res_o[3]_i_12_n_0
    SLICE_X12Y56         LUT6 (Prop_lut6_I5_O)        0.124     6.753 f  res_o[2]_i_12/O
                         net (fo=1, routed)           0.307     7.061    res_o[2]_i_12_n_0
    SLICE_X12Y55         LUT6 (Prop_lut6_I0_O)        0.124     7.185 f  res_o[2]_i_4/O
                         net (fo=1, routed)           0.591     7.776    res_o[2]_i_4_n_0
    SLICE_X12Y54         LUT6 (Prop_lut6_I4_O)        0.124     7.900 r  res_o[2]_i_1/O
                         net (fo=1, routed)           0.000     7.900    res_o_s[2]
    SLICE_X12Y54         FDRE                                         r  res_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz rise edge)
                                                      7.000     7.000 r  
                                                      0.000     7.000 r  clk_25mhz (IN)
                         net (fo=172, unset)          0.924     7.924    clk_25mhz
    SLICE_X12Y54         FDRE                                         r  res_o_reg[2]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X12Y54         FDRE (Setup_fdre_C_D)        0.081     7.970    res_o_reg[2]
  -------------------------------------------------------------------
                         required time                          7.970    
                         arrival time                          -7.900    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.070ns  (required time - arrival time)
  Source:                 mem_wb_s_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            res_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_25mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_25mhz rise@7.000ns - clk_25mhz rise@0.000ns)
  Data Path Delay:        6.927ns  (logic 2.173ns (31.370%)  route 4.754ns (68.630%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_25mhz (IN)
                         net (fo=172, unset)          0.973     0.973    clk_25mhz
    SLICE_X7Y53          FDRE                                         r  mem_wb_s_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y53          FDRE (Prop_fdre_C_Q)         0.456     1.429 r  mem_wb_s_reg[6]/Q
                         net (fo=2, routed)           0.952     2.381    mem_wb_s[6]
    SLICE_X11Y54         LUT6 (Prop_lut6_I2_O)        0.124     2.505 r  res_o[6]_i_17/O
                         net (fo=1, routed)           0.812     3.317    res_o[6]_i_17_n_0
    SLICE_X12Y53         LUT3 (Prop_lut3_I0_O)        0.150     3.467 r  res_o[6]_i_8/O
                         net (fo=10, routed)          0.724     4.191    res_o[6]_i_8_n_0
    SLICE_X13Y53         LUT4 (Prop_lut4_I0_O)        0.328     4.519 r  res_o[7]_i_147/O
                         net (fo=1, routed)           0.000     4.519    res_o[7]_i_147_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     4.920 r  res_o_reg[7]_i_99/CO[3]
                         net (fo=1, routed)           0.000     4.920    res_o_reg[7]_i_99_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.034 r  res_o_reg[7]_i_52/CO[3]
                         net (fo=1, routed)           0.000     5.034    res_o_reg[7]_i_52_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.148 r  res_o_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000     5.148    res_o_reg[7]_i_20_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.262 r  res_o_reg[7]_i_10/CO[3]
                         net (fo=8, routed)           1.016     6.278    res_o_reg[7]_i_10_n_0
    SLICE_X18Y53         LUT5 (Prop_lut5_I1_O)        0.124     6.402 r  res_o[0]_i_6/O
                         net (fo=1, routed)           0.718     7.120    res_o[0]_i_6_n_0
    SLICE_X13Y51         LUT6 (Prop_lut6_I1_O)        0.124     7.244 f  res_o[0]_i_2/O
                         net (fo=1, routed)           0.532     7.776    res_o[0]_i_2_n_0
    SLICE_X16Y56         LUT6 (Prop_lut6_I0_O)        0.124     7.900 r  res_o[0]_i_1/O
                         net (fo=1, routed)           0.000     7.900    res_o_s[0]
    SLICE_X16Y56         FDRE                                         r  res_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz rise edge)
                                                      7.000     7.000 r  
                                                      0.000     7.000 r  clk_25mhz (IN)
                         net (fo=172, unset)          0.924     7.924    clk_25mhz
    SLICE_X16Y56         FDRE                                         r  res_o_reg[0]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X16Y56         FDRE (Setup_fdre_C_D)        0.081     7.970    res_o_reg[0]
  -------------------------------------------------------------------
                         required time                          7.970    
                         arrival time                          -7.900    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.274ns  (required time - arrival time)
  Source:                 rs2_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            res_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_25mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_25mhz rise@7.000ns - clk_25mhz rise@0.000ns)
  Data Path Delay:        6.674ns  (logic 1.324ns (19.839%)  route 5.350ns (80.161%))
  Logic Levels:           7  (LUT3=2 LUT6=5)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_25mhz (IN)
                         net (fo=172, unset)          0.973     0.973    clk_25mhz
    SLICE_X9Y58          FDRE                                         r  rs2_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDRE (Prop_fdre_C_Q)         0.456     1.429 r  rs2_s_reg[0]/Q
                         net (fo=1, routed)           0.806     2.235    rs2_s[0]
    SLICE_X9Y56          LUT6 (Prop_lut6_I3_O)        0.124     2.359 r  res_o[6]_i_22/O
                         net (fo=3, routed)           0.686     3.045    res_o[6]_i_22_n_0
    SLICE_X11Y56         LUT3 (Prop_lut3_I0_O)        0.124     3.169 r  res_o[6]_i_13/O
                         net (fo=43, routed)          1.018     4.187    res_o[6]_i_13_n_0
    SLICE_X14Y58         LUT3 (Prop_lut3_I1_O)        0.124     4.311 r  res_o[7]_i_39/O
                         net (fo=17, routed)          1.184     5.495    res_o[7]_i_39_n_0
    SLICE_X17Y51         LUT6 (Prop_lut6_I4_O)        0.124     5.619 f  res_o[7]_i_30/O
                         net (fo=2, routed)           0.794     6.412    res_o[7]_i_30_n_0
    SLICE_X17Y53         LUT6 (Prop_lut6_I1_O)        0.124     6.536 f  res_o[7]_i_13/O
                         net (fo=1, routed)           0.288     6.825    res_o[7]_i_13_n_0
    SLICE_X19Y53         LUT6 (Prop_lut6_I4_O)        0.124     6.949 f  res_o[7]_i_4/O
                         net (fo=1, routed)           0.574     7.523    res_o[7]_i_4_n_0
    SLICE_X18Y54         LUT6 (Prop_lut6_I2_O)        0.124     7.647 r  res_o[7]_i_1/O
                         net (fo=1, routed)           0.000     7.647    res_o_s[7]
    SLICE_X18Y54         FDRE                                         r  res_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz rise edge)
                                                      7.000     7.000 r  
                                                      0.000     7.000 r  clk_25mhz (IN)
                         net (fo=172, unset)          0.924     7.924    clk_25mhz
    SLICE_X18Y54         FDRE                                         r  res_o_reg[7]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X18Y54         FDRE (Setup_fdre_C_D)        0.032     7.921    res_o_reg[7]
  -------------------------------------------------------------------
                         required time                          7.921    
                         arrival time                          -7.647    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.304ns  (required time - arrival time)
  Source:                 ex_mem_s_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            res_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_25mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_25mhz rise@7.000ns - clk_25mhz rise@0.000ns)
  Data Path Delay:        6.691ns  (logic 1.986ns (29.681%)  route 4.705ns (70.318%))
  Logic Levels:           7  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_25mhz (IN)
                         net (fo=172, unset)          0.973     0.973    clk_25mhz
    SLICE_X9Y59          FDRE                                         r  ex_mem_s_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDRE (Prop_fdre_C_Q)         0.456     1.429 r  ex_mem_s_reg[27]/Q
                         net (fo=3, routed)           1.339     2.768    ex_mem_s[27]
    SLICE_X15Y55         LUT6 (Prop_lut6_I0_O)        0.124     2.892 r  res_o[7]_i_113/O
                         net (fo=1, routed)           0.667     3.559    res_o[7]_i_113_n_0
    SLICE_X15Y55         LUT3 (Prop_lut3_I0_O)        0.152     3.711 r  res_o[7]_i_65/O
                         net (fo=6, routed)           0.608     4.319    res_o[7]_i_65_n_0
    SLICE_X14Y56         LUT4 (Prop_lut4_I0_O)        0.332     4.651 r  res_o[7]_i_50/O
                         net (fo=1, routed)           0.000     4.651    res_o[7]_i_50_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.201 r  res_o_reg[7]_i_18/CO[3]
                         net (fo=14, routed)          0.913     6.114    res_o_reg[7]_i_18_n_0
    SLICE_X11Y57         LUT5 (Prop_lut5_I2_O)        0.124     6.238 f  res_o[3]_i_11/O
                         net (fo=1, routed)           0.755     6.993    res_o[3]_i_11_n_0
    SLICE_X13Y57         LUT6 (Prop_lut6_I0_O)        0.124     7.117 r  res_o[3]_i_4/O
                         net (fo=1, routed)           0.423     7.540    res_o[3]_i_4_n_0
    SLICE_X12Y55         LUT5 (Prop_lut5_I2_O)        0.124     7.664 r  res_o[3]_i_1/O
                         net (fo=1, routed)           0.000     7.664    res_o_s[3]
    SLICE_X12Y55         FDRE                                         r  res_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz rise edge)
                                                      7.000     7.000 r  
                                                      0.000     7.000 r  clk_25mhz (IN)
                         net (fo=172, unset)          0.924     7.924    clk_25mhz
    SLICE_X12Y55         FDRE                                         r  res_o_reg[3]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X12Y55         FDRE (Setup_fdre_C_D)        0.079     7.968    res_o_reg[3]
  -------------------------------------------------------------------
                         required time                          7.968    
                         arrival time                          -7.664    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.324ns  (required time - arrival time)
  Source:                 ex_mem_s_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            res_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_25mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_25mhz rise@7.000ns - clk_25mhz rise@0.000ns)
  Data Path Delay:        6.623ns  (logic 2.110ns (31.859%)  route 4.513ns (68.141%))
  Logic Levels:           8  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_25mhz (IN)
                         net (fo=172, unset)          0.973     0.973    clk_25mhz
    SLICE_X9Y59          FDRE                                         r  ex_mem_s_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y59          FDRE (Prop_fdre_C_Q)         0.456     1.429 r  ex_mem_s_reg[27]/Q
                         net (fo=3, routed)           1.339     2.768    ex_mem_s[27]
    SLICE_X15Y55         LUT6 (Prop_lut6_I0_O)        0.124     2.892 r  res_o[7]_i_113/O
                         net (fo=1, routed)           0.667     3.559    res_o[7]_i_113_n_0
    SLICE_X15Y55         LUT3 (Prop_lut3_I0_O)        0.152     3.711 r  res_o[7]_i_65/O
                         net (fo=6, routed)           0.608     4.319    res_o[7]_i_65_n_0
    SLICE_X14Y56         LUT4 (Prop_lut4_I0_O)        0.332     4.651 r  res_o[7]_i_50/O
                         net (fo=1, routed)           0.000     4.651    res_o[7]_i_50_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.201 r  res_o_reg[7]_i_18/CO[3]
                         net (fo=14, routed)          1.040     6.242    res_o_reg[7]_i_18_n_0
    SLICE_X14Y58         LUT5 (Prop_lut5_I1_O)        0.124     6.366 f  res_o[1]_i_35/O
                         net (fo=1, routed)           0.409     6.774    res_o[1]_i_35_n_0
    SLICE_X15Y56         LUT6 (Prop_lut6_I0_O)        0.124     6.898 r  res_o[1]_i_17/O
                         net (fo=1, routed)           0.154     7.052    res_o[1]_i_17_n_0
    SLICE_X15Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.176 r  res_o[1]_i_5/O
                         net (fo=1, routed)           0.296     7.472    res_o[1]_i_5_n_0
    SLICE_X17Y56         LUT6 (Prop_lut6_I5_O)        0.124     7.596 r  res_o[1]_i_1/O
                         net (fo=1, routed)           0.000     7.596    res_o_s[1]
    SLICE_X17Y56         FDRE                                         r  res_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz rise edge)
                                                      7.000     7.000 r  
                                                      0.000     7.000 r  clk_25mhz (IN)
                         net (fo=172, unset)          0.924     7.924    clk_25mhz
    SLICE_X17Y56         FDRE                                         r  res_o_reg[1]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X17Y56         FDRE (Setup_fdre_C_D)        0.031     7.920    res_o_reg[1]
  -------------------------------------------------------------------
                         required time                          7.920    
                         arrival time                          -7.596    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.411ns  (required time - arrival time)
  Source:                 rs2_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            res_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_25mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_25mhz rise@7.000ns - clk_25mhz rise@0.000ns)
  Data Path Delay:        6.536ns  (logic 1.448ns (22.154%)  route 5.088ns (77.847%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_25mhz (IN)
                         net (fo=172, unset)          0.973     0.973    clk_25mhz
    SLICE_X9Y58          FDRE                                         r  rs2_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDRE (Prop_fdre_C_Q)         0.456     1.429 r  rs2_s_reg[0]/Q
                         net (fo=1, routed)           0.806     2.235    rs2_s[0]
    SLICE_X9Y56          LUT6 (Prop_lut6_I3_O)        0.124     2.359 r  res_o[6]_i_22/O
                         net (fo=3, routed)           0.686     3.045    res_o[6]_i_22_n_0
    SLICE_X11Y56         LUT3 (Prop_lut3_I0_O)        0.124     3.169 r  res_o[6]_i_13/O
                         net (fo=43, routed)          0.732     3.902    res_o[6]_i_13_n_0
    SLICE_X11Y57         LUT4 (Prop_lut4_I2_O)        0.124     4.026 r  res_o[7]_i_76/O
                         net (fo=15, routed)          0.931     4.956    res_o[7]_i_76_n_0
    SLICE_X10Y57         LUT5 (Prop_lut5_I2_O)        0.124     5.080 r  res_o[7]_i_86/O
                         net (fo=2, routed)           0.576     5.656    res_o[7]_i_86_n_0
    SLICE_X14Y57         LUT3 (Prop_lut3_I0_O)        0.124     5.780 r  res_o[6]_i_23/O
                         net (fo=3, routed)           0.531     6.311    res_o[6]_i_23_n_0
    SLICE_X10Y53         LUT3 (Prop_lut3_I2_O)        0.124     6.435 r  res_o[6]_i_15/O
                         net (fo=2, routed)           0.409     6.845    res_o[6]_i_15_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I3_O)        0.124     6.969 r  res_o[5]_i_4/O
                         net (fo=1, routed)           0.417     7.385    res_o[5]_i_4_n_0
    SLICE_X15Y52         LUT6 (Prop_lut6_I2_O)        0.124     7.509 r  res_o[5]_i_1/O
                         net (fo=1, routed)           0.000     7.509    res_o_s[5]
    SLICE_X15Y52         FDRE                                         r  res_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz rise edge)
                                                      7.000     7.000 r  
                                                      0.000     7.000 r  clk_25mhz (IN)
                         net (fo=172, unset)          0.924     7.924    clk_25mhz
    SLICE_X15Y52         FDRE                                         r  res_o_reg[5]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X15Y52         FDRE (Setup_fdre_C_D)        0.031     7.920    res_o_reg[5]
  -------------------------------------------------------------------
                         required time                          7.920    
                         arrival time                          -7.509    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.471ns  (required time - arrival time)
  Source:                 rs2_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            res_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_25mhz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.000ns  (clk_25mhz rise@7.000ns - clk_25mhz rise@0.000ns)
  Data Path Delay:        6.477ns  (logic 1.448ns (22.356%)  route 5.029ns (77.644%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 7.924 - 7.000 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_25mhz (IN)
                         net (fo=172, unset)          0.973     0.973    clk_25mhz
    SLICE_X9Y58          FDRE                                         r  rs2_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y58          FDRE (Prop_fdre_C_Q)         0.456     1.429 r  rs2_s_reg[0]/Q
                         net (fo=1, routed)           0.806     2.235    rs2_s[0]
    SLICE_X9Y56          LUT6 (Prop_lut6_I3_O)        0.124     2.359 r  res_o[6]_i_22/O
                         net (fo=3, routed)           0.686     3.045    res_o[6]_i_22_n_0
    SLICE_X11Y56         LUT3 (Prop_lut3_I0_O)        0.124     3.169 r  res_o[6]_i_13/O
                         net (fo=43, routed)          0.732     3.902    res_o[6]_i_13_n_0
    SLICE_X11Y57         LUT4 (Prop_lut4_I2_O)        0.124     4.026 r  res_o[7]_i_76/O
                         net (fo=15, routed)          0.931     4.956    res_o[7]_i_76_n_0
    SLICE_X10Y57         LUT5 (Prop_lut5_I2_O)        0.124     5.080 r  res_o[7]_i_86/O
                         net (fo=2, routed)           0.576     5.656    res_o[7]_i_86_n_0
    SLICE_X14Y57         LUT3 (Prop_lut3_I0_O)        0.124     5.780 r  res_o[6]_i_23/O
                         net (fo=3, routed)           0.531     6.311    res_o[6]_i_23_n_0
    SLICE_X10Y53         LUT3 (Prop_lut3_I2_O)        0.124     6.435 r  res_o[6]_i_15/O
                         net (fo=2, routed)           0.613     7.048    res_o[6]_i_15_n_0
    SLICE_X19Y52         LUT6 (Prop_lut6_I4_O)        0.124     7.172 r  res_o[6]_i_5/O
                         net (fo=1, routed)           0.154     7.326    res_o[6]_i_5_n_0
    SLICE_X19Y52         LUT6 (Prop_lut6_I3_O)        0.124     7.450 r  res_o[6]_i_1/O
                         net (fo=1, routed)           0.000     7.450    res_o_s[6]
    SLICE_X19Y52         FDRE                                         r  res_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz rise edge)
                                                      7.000     7.000 r  
                                                      0.000     7.000 r  clk_25mhz (IN)
                         net (fo=172, unset)          0.924     7.924    clk_25mhz
    SLICE_X19Y52         FDRE                                         r  res_o_reg[6]/C
                         clock pessimism              0.000     7.924    
                         clock uncertainty           -0.035     7.889    
    SLICE_X19Y52         FDRE (Setup_fdre_C_D)        0.032     7.921    res_o_reg[6]
  -------------------------------------------------------------------
                         required time                          7.921    
                         arrival time                          -7.450    
  -------------------------------------------------------------------
                         slack                                  0.471    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.354ns  (arrival time - required time)
  Source:                 alu_op_s_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            res_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_25mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz rise@0.000ns - clk_25mhz rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.186ns (37.425%)  route 0.311ns (62.575%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_25mhz (IN)
                         net (fo=172, unset)          0.410     0.410    clk_25mhz
    SLICE_X14Y53         FDRE                                         r  alu_op_s_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y53         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  alu_op_s_reg[4]/Q
                         net (fo=9, routed)           0.311     0.862    alu_op_s[4]
    SLICE_X12Y54         LUT6 (Prop_lut6_I1_O)        0.045     0.907 r  res_o[2]_i_1/O
                         net (fo=1, routed)           0.000     0.907    res_o_s[2]
    SLICE_X12Y54         FDRE                                         r  res_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_25mhz (IN)
                         net (fo=172, unset)          0.432     0.432    clk_25mhz
    SLICE_X12Y54         FDRE                                         r  res_o_reg[2]/C
                         clock pessimism              0.000     0.432    
    SLICE_X12Y54         FDRE (Hold_fdre_C_D)         0.121     0.553    res_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.907    
  -------------------------------------------------------------------
                         slack                                  0.354    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 alu_op_s_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            res_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_25mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz rise@0.000ns - clk_25mhz rise@0.000ns)
  Data Path Delay:        0.502ns  (logic 0.186ns (37.068%)  route 0.316ns (62.932%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_25mhz (IN)
                         net (fo=172, unset)          0.410     0.410    clk_25mhz
    SLICE_X14Y53         FDRE                                         r  alu_op_s_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y53         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  alu_op_s_reg[4]/Q
                         net (fo=9, routed)           0.316     0.867    alu_op_s[4]
    SLICE_X15Y52         LUT6 (Prop_lut6_I4_O)        0.045     0.912 r  res_o[5]_i_1/O
                         net (fo=1, routed)           0.000     0.912    res_o_s[5]
    SLICE_X15Y52         FDRE                                         r  res_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_25mhz (IN)
                         net (fo=172, unset)          0.432     0.432    clk_25mhz
    SLICE_X15Y52         FDRE                                         r  res_o_reg[5]/C
                         clock pessimism              0.000     0.432    
    SLICE_X15Y52         FDRE (Hold_fdre_C_D)         0.092     0.524    res_o_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           0.912    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 alu_op_s_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            res_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_25mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz rise@0.000ns - clk_25mhz rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.186ns (33.663%)  route 0.367ns (66.337%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_25mhz (IN)
                         net (fo=172, unset)          0.410     0.410    clk_25mhz
    SLICE_X14Y53         FDRE                                         r  alu_op_s_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y53         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  alu_op_s_reg[4]/Q
                         net (fo=9, routed)           0.367     0.918    alu_op_s[4]
    SLICE_X12Y55         LUT5 (Prop_lut5_I3_O)        0.045     0.963 r  res_o[3]_i_1/O
                         net (fo=1, routed)           0.000     0.963    res_o_s[3]
    SLICE_X12Y55         FDRE                                         r  res_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_25mhz (IN)
                         net (fo=172, unset)          0.432     0.432    clk_25mhz
    SLICE_X12Y55         FDRE                                         r  res_o_reg[3]/C
                         clock pessimism              0.000     0.432    
    SLICE_X12Y55         FDRE (Hold_fdre_C_D)         0.121     0.553    res_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           0.963    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.482ns  (arrival time - required time)
  Source:                 alu_op_s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            res_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_25mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz rise@0.000ns - clk_25mhz rise@0.000ns)
  Data Path Delay:        0.595ns  (logic 0.186ns (31.245%)  route 0.409ns (68.755%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_25mhz (IN)
                         net (fo=172, unset)          0.410     0.410    clk_25mhz
    SLICE_X14Y53         FDRE                                         r  alu_op_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y53         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  alu_op_s_reg[2]/Q
                         net (fo=22, routed)          0.409     0.960    alu_op_s[2]
    SLICE_X17Y56         LUT6 (Prop_lut6_I3_O)        0.045     1.005 r  res_o[1]_i_1/O
                         net (fo=1, routed)           0.000     1.005    res_o_s[1]
    SLICE_X17Y56         FDRE                                         r  res_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_25mhz (IN)
                         net (fo=172, unset)          0.432     0.432    clk_25mhz
    SLICE_X17Y56         FDRE                                         r  res_o_reg[1]/C
                         clock pessimism              0.000     0.432    
    SLICE_X17Y56         FDRE (Hold_fdre_C_D)         0.092     0.524    res_o_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           1.005    
  -------------------------------------------------------------------
                         slack                                  0.482    

Slack (MET) :             0.496ns  (arrival time - required time)
  Source:                 alu_op_s_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            res_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_25mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz rise@0.000ns - clk_25mhz rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.231ns (36.188%)  route 0.407ns (63.812%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_25mhz (IN)
                         net (fo=172, unset)          0.410     0.410    clk_25mhz
    SLICE_X14Y53         FDRE                                         r  alu_op_s_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y53         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  alu_op_s_reg[2]/Q
                         net (fo=22, routed)          0.198     0.749    alu_op_s[2]
    SLICE_X15Y53         LUT6 (Prop_lut6_I0_O)        0.045     0.794 f  res_o[4]_i_3/O
                         net (fo=1, routed)           0.210     1.003    res_o[4]_i_3_n_0
    SLICE_X12Y53         LUT6 (Prop_lut6_I1_O)        0.045     1.048 r  res_o[4]_i_1/O
                         net (fo=1, routed)           0.000     1.048    res_o_s[4]
    SLICE_X12Y53         FDRE                                         r  res_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_25mhz (IN)
                         net (fo=172, unset)          0.432     0.432    clk_25mhz
    SLICE_X12Y53         FDRE                                         r  res_o_reg[4]/C
                         clock pessimism              0.000     0.432    
    SLICE_X12Y53         FDRE (Hold_fdre_C_D)         0.121     0.553    res_o_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           1.048    
  -------------------------------------------------------------------
                         slack                                  0.496    

Slack (MET) :             0.526ns  (arrival time - required time)
  Source:                 alu_op_s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            res_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_25mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz rise@0.000ns - clk_25mhz rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.231ns (36.089%)  route 0.409ns (63.911%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_25mhz (IN)
                         net (fo=172, unset)          0.410     0.410    clk_25mhz
    SLICE_X14Y54         FDRE                                         r  alu_op_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y54         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  alu_op_s_reg[3]/Q
                         net (fo=19, routed)          0.218     0.769    alu_op_s[3]
    SLICE_X19Y53         LUT6 (Prop_lut6_I5_O)        0.045     0.814 f  res_o[7]_i_4/O
                         net (fo=1, routed)           0.191     1.005    res_o[7]_i_4_n_0
    SLICE_X18Y54         LUT6 (Prop_lut6_I2_O)        0.045     1.050 r  res_o[7]_i_1/O
                         net (fo=1, routed)           0.000     1.050    res_o_s[7]
    SLICE_X18Y54         FDRE                                         r  res_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_25mhz (IN)
                         net (fo=172, unset)          0.432     0.432    clk_25mhz
    SLICE_X18Y54         FDRE                                         r  res_o_reg[7]/C
                         clock pessimism              0.000     0.432    
    SLICE_X18Y54         FDRE (Hold_fdre_C_D)         0.092     0.524    res_o_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           1.050    
  -------------------------------------------------------------------
                         slack                                  0.526    

Slack (MET) :             0.558ns  (arrival time - required time)
  Source:                 alu_op_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            res_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_25mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz rise@0.000ns - clk_25mhz rise@0.000ns)
  Data Path Delay:        0.672ns  (logic 0.231ns (34.380%)  route 0.441ns (65.620%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_25mhz (IN)
                         net (fo=172, unset)          0.410     0.410    clk_25mhz
    SLICE_X14Y53         FDRE                                         r  alu_op_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y53         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  alu_op_s_reg[0]/Q
                         net (fo=52, routed)          0.223     0.774    alu_op_s[0]
    SLICE_X18Y53         LUT6 (Prop_lut6_I5_O)        0.045     0.819 f  res_o[6]_i_3/O
                         net (fo=1, routed)           0.218     1.037    res_o[6]_i_3_n_0
    SLICE_X19Y52         LUT6 (Prop_lut6_I1_O)        0.045     1.082 r  res_o[6]_i_1/O
                         net (fo=1, routed)           0.000     1.082    res_o_s[6]
    SLICE_X19Y52         FDRE                                         r  res_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_25mhz (IN)
                         net (fo=172, unset)          0.432     0.432    clk_25mhz
    SLICE_X19Y52         FDRE                                         r  res_o_reg[6]/C
                         clock pessimism              0.000     0.432    
    SLICE_X19Y52         FDRE (Hold_fdre_C_D)         0.092     0.524    res_o_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.524    
                         arrival time                           1.082    
  -------------------------------------------------------------------
                         slack                                  0.558    

Slack (MET) :             0.608ns  (arrival time - required time)
  Source:                 alu_op_s_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            res_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             clk_25mhz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_25mhz rise@0.000ns - clk_25mhz rise@0.000ns)
  Data Path Delay:        0.751ns  (logic 0.186ns (24.765%)  route 0.565ns (75.235%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_25mhz (IN)
                         net (fo=172, unset)          0.410     0.410    clk_25mhz
    SLICE_X14Y54         FDRE                                         r  alu_op_s_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y54         FDRE (Prop_fdre_C_Q)         0.141     0.551 f  alu_op_s_reg[3]/Q
                         net (fo=19, routed)          0.565     1.116    alu_op_s[3]
    SLICE_X16Y56         LUT6 (Prop_lut6_I4_O)        0.045     1.161 r  res_o[0]_i_1/O
                         net (fo=1, routed)           0.000     1.161    res_o_s[0]
    SLICE_X16Y56         FDRE                                         r  res_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_25mhz (IN)
                         net (fo=172, unset)          0.432     0.432    clk_25mhz
    SLICE_X16Y56         FDRE                                         r  res_o_reg[0]/C
                         clock pessimism              0.000     0.432    
    SLICE_X16Y56         FDRE (Hold_fdre_C_D)         0.121     0.553    res_o_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.553    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.608    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_25mhz
Waveform(ns):       { 0.000 3.500 }
Period(ns):         7.000
Sources:            { clk_25mhz }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X14Y53  alu_op_s_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X14Y54  alu_op_s_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X14Y53  alu_op_s_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X14Y54  alu_op_s_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X14Y53  alu_op_s_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X9Y56   ex_mem_s_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X6Y51   ex_mem_s_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X13Y52  ex_mem_s_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X7Y52   ex_mem_s_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         7.000       6.000      SLICE_X11Y49  ex_mem_s_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X14Y53  alu_op_s_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X14Y53  alu_op_s_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X14Y54  alu_op_s_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X14Y54  alu_op_s_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X14Y53  alu_op_s_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X14Y53  alu_op_s_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X14Y54  alu_op_s_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X14Y54  alu_op_s_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X14Y53  alu_op_s_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X14Y53  alu_op_s_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X14Y53  alu_op_s_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X14Y53  alu_op_s_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X14Y54  alu_op_s_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X14Y54  alu_op_s_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X14Y53  alu_op_s_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X14Y53  alu_op_s_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X14Y54  alu_op_s_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X14Y54  alu_op_s_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X14Y53  alu_op_s_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         3.500       3.000      SLICE_X14Y53  alu_op_s_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_25mhz
  To Clock:  

Max Delay             8 Endpoints
Min Delay             8 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 res_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            res_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_25mhz (IN)
                         net (fo=172, unset)          0.973     0.973    clk_25mhz
    SLICE_X16Y56         FDRE                                         r  res_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y56         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  res_o_reg[0]/Q
                         net (fo=0)                   0.973     2.464    res_o[0]
                                                                      r  res_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 res_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            res_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_25mhz (IN)
                         net (fo=172, unset)          0.973     0.973    clk_25mhz
    SLICE_X12Y54         FDRE                                         r  res_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  res_o_reg[2]/Q
                         net (fo=0)                   0.973     2.464    res_o[2]
                                                                      r  res_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 res_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            res_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_25mhz (IN)
                         net (fo=172, unset)          0.973     0.973    clk_25mhz
    SLICE_X12Y55         FDRE                                         r  res_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  res_o_reg[3]/Q
                         net (fo=0)                   0.973     2.464    res_o[3]
                                                                      r  res_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 res_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            res_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.491ns  (logic 0.518ns (34.742%)  route 0.973ns (65.258%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_25mhz (IN)
                         net (fo=172, unset)          0.973     0.973    clk_25mhz
    SLICE_X12Y53         FDRE                                         r  res_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y53         FDRE (Prop_fdre_C_Q)         0.518     1.491 r  res_o_reg[4]/Q
                         net (fo=0)                   0.973     2.464    res_o[4]
                                                                      r  res_o[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 res_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            res_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.456ns (31.910%)  route 0.973ns (68.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_25mhz (IN)
                         net (fo=172, unset)          0.973     0.973    clk_25mhz
    SLICE_X17Y56         FDRE                                         r  res_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y56         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  res_o_reg[1]/Q
                         net (fo=0)                   0.973     2.402    res_o[1]
                                                                      r  res_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 res_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            res_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.456ns (31.910%)  route 0.973ns (68.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_25mhz (IN)
                         net (fo=172, unset)          0.973     0.973    clk_25mhz
    SLICE_X15Y52         FDRE                                         r  res_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  res_o_reg[5]/Q
                         net (fo=0)                   0.973     2.402    res_o[5]
                                                                      r  res_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 res_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            res_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.456ns (31.910%)  route 0.973ns (68.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_25mhz (IN)
                         net (fo=172, unset)          0.973     0.973    clk_25mhz
    SLICE_X19Y52         FDRE                                         r  res_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  res_o_reg[6]/Q
                         net (fo=0)                   0.973     2.402    res_o[6]
                                                                      r  res_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 res_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            res_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.429ns  (logic 0.456ns (31.910%)  route 0.973ns (68.090%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_25mhz (IN)
                         net (fo=172, unset)          0.973     0.973    clk_25mhz
    SLICE_X18Y54         FDRE                                         r  res_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y54         FDRE (Prop_fdre_C_Q)         0.456     1.429 r  res_o_reg[7]/Q
                         net (fo=0)                   0.973     2.402    res_o[7]
                                                                      r  res_o[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 res_o_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            res_o[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_25mhz (IN)
                         net (fo=172, unset)          0.410     0.410    clk_25mhz
    SLICE_X17Y56         FDRE                                         r  res_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y56         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  res_o_reg[1]/Q
                         net (fo=0)                   0.410     0.961    res_o[1]
                                                                      r  res_o[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 res_o_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            res_o[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_25mhz (IN)
                         net (fo=172, unset)          0.410     0.410    clk_25mhz
    SLICE_X15Y52         FDRE                                         r  res_o_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y52         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  res_o_reg[5]/Q
                         net (fo=0)                   0.410     0.961    res_o[5]
                                                                      r  res_o[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 res_o_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            res_o[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_25mhz (IN)
                         net (fo=172, unset)          0.410     0.410    clk_25mhz
    SLICE_X19Y52         FDRE                                         r  res_o_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y52         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  res_o_reg[6]/Q
                         net (fo=0)                   0.410     0.961    res_o[6]
                                                                      r  res_o[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 res_o_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            res_o[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.551ns  (logic 0.141ns (25.583%)  route 0.410ns (74.417%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_25mhz (IN)
                         net (fo=172, unset)          0.410     0.410    clk_25mhz
    SLICE_X18Y54         FDRE                                         r  res_o_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y54         FDRE (Prop_fdre_C_Q)         0.141     0.551 r  res_o_reg[7]/Q
                         net (fo=0)                   0.410     0.961    res_o[7]
                                                                      r  res_o[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 res_o_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            res_o[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.574ns  (logic 0.164ns (28.565%)  route 0.410ns (71.435%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_25mhz (IN)
                         net (fo=172, unset)          0.410     0.410    clk_25mhz
    SLICE_X16Y56         FDRE                                         r  res_o_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y56         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  res_o_reg[0]/Q
                         net (fo=0)                   0.410     0.984    res_o[0]
                                                                      r  res_o[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 res_o_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            res_o[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.574ns  (logic 0.164ns (28.565%)  route 0.410ns (71.435%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_25mhz (IN)
                         net (fo=172, unset)          0.410     0.410    clk_25mhz
    SLICE_X12Y54         FDRE                                         r  res_o_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y54         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  res_o_reg[2]/Q
                         net (fo=0)                   0.410     0.984    res_o[2]
                                                                      r  res_o[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 res_o_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            res_o[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.574ns  (logic 0.164ns (28.565%)  route 0.410ns (71.435%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_25mhz (IN)
                         net (fo=172, unset)          0.410     0.410    clk_25mhz
    SLICE_X12Y55         FDRE                                         r  res_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y55         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  res_o_reg[3]/Q
                         net (fo=0)                   0.410     0.984    res_o[3]
                                                                      r  res_o[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 res_o_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_25mhz  {rise@0.000ns fall@3.500ns period=7.000ns})
  Destination:            res_o[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.574ns  (logic 0.164ns (28.565%)  route 0.410ns (71.435%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_25mhz rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_25mhz (IN)
                         net (fo=172, unset)          0.410     0.410    clk_25mhz
    SLICE_X12Y53         FDRE                                         r  res_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y53         FDRE (Prop_fdre_C_Q)         0.164     0.574 r  res_o_reg[4]/Q
                         net (fo=0)                   0.410     0.984    res_o[4]
                                                                      r  res_o[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_25mhz

Max Delay           173 Endpoints
Min Delay           173 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 mux3_i
                            (input port)
  Destination:            res_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.682ns  (logic 0.992ns (14.847%)  route 5.690ns (85.153%))
  Logic Levels:           8  (LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  mux3_i (IN)
                         net (fo=66, unset)           0.973     0.973    mux3_i
    SLICE_X11Y51         LUT6 (Prop_lut6_I5_O)        0.124     1.097 r  res_o[3]_i_25/O
                         net (fo=1, routed)           0.577     1.674    res_o[3]_i_25_n_0
    SLICE_X13Y52         LUT3 (Prop_lut3_I0_O)        0.124     1.798 r  res_o[3]_i_16/O
                         net (fo=47, routed)          1.195     2.993    res_o[3]_i_16_n_0
    SLICE_X10Y57         LUT5 (Prop_lut5_I4_O)        0.124     3.117 r  res_o[7]_i_78/O
                         net (fo=12, routed)          0.784     3.900    res_o[7]_i_78_n_0
    SLICE_X10Y56         LUT6 (Prop_lut6_I4_O)        0.124     4.024 r  res_o[3]_i_21/O
                         net (fo=2, routed)           0.837     4.861    res_o[3]_i_21_n_0
    SLICE_X13Y57         LUT5 (Prop_lut5_I0_O)        0.124     4.985 f  res_o[3]_i_12/O
                         net (fo=2, routed)           0.426     5.411    res_o[3]_i_12_n_0
    SLICE_X12Y56         LUT6 (Prop_lut6_I5_O)        0.124     5.535 f  res_o[2]_i_12/O
                         net (fo=1, routed)           0.307     5.842    res_o[2]_i_12_n_0
    SLICE_X12Y55         LUT6 (Prop_lut6_I0_O)        0.124     5.966 f  res_o[2]_i_4/O
                         net (fo=1, routed)           0.591     6.558    res_o[2]_i_4_n_0
    SLICE_X12Y54         LUT6 (Prop_lut6_I4_O)        0.124     6.682 r  res_o[2]_i_1/O
                         net (fo=1, routed)           0.000     6.682    res_o_s[2]
    SLICE_X12Y54         FDRE                                         r  res_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_25mhz (IN)
                         net (fo=172, unset)          0.924     0.924    clk_25mhz
    SLICE_X12Y54         FDRE                                         r  res_o_reg[2]/C

Slack:                    inf
  Source:                 mux1_i[1]
                            (input port)
  Destination:            res_o_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.605ns  (logic 1.224ns (18.532%)  route 5.381ns (81.468%))
  Logic Levels:           8  (LUT3=1 LUT5=2 LUT6=5)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mux1_i[1] (IN)
                         net (fo=48, unset)           0.973     0.973    mux1_i[1]
    SLICE_X11Y52         LUT5 (Prop_lut5_I3_O)        0.124     1.097 f  res_o[4]_i_37/O
                         net (fo=15, routed)          0.885     1.982    res_o[4]_i_37_n_0
    SLICE_X7Y51          LUT3 (Prop_lut3_I0_O)        0.153     2.135 r  res_o[1]_i_53/O
                         net (fo=2, routed)           0.963     3.098    res_o[1]_i_53_n_0
    SLICE_X7Y53          LUT6 (Prop_lut6_I2_O)        0.327     3.425 r  res_o[4]_i_54/O
                         net (fo=1, routed)           0.661     4.086    res_o[4]_i_54_n_0
    SLICE_X6Y53          LUT6 (Prop_lut6_I1_O)        0.124     4.210 r  res_o[4]_i_45/O
                         net (fo=1, routed)           0.603     4.813    res_o[4]_i_45_n_0
    SLICE_X10Y54         LUT6 (Prop_lut6_I2_O)        0.124     4.937 r  res_o[4]_i_25/O
                         net (fo=2, routed)           0.433     5.370    res_o[4]_i_25_n_0
    SLICE_X10Y54         LUT6 (Prop_lut6_I3_O)        0.124     5.494 f  res_o[4]_i_8/O
                         net (fo=1, routed)           0.418     5.912    res_o[4]_i_8_n_0
    SLICE_X12Y54         LUT5 (Prop_lut5_I1_O)        0.124     6.036 f  res_o[4]_i_2/O
                         net (fo=1, routed)           0.445     6.481    res_o[4]_i_2_n_0
    SLICE_X12Y53         LUT6 (Prop_lut6_I0_O)        0.124     6.605 r  res_o[4]_i_1/O
                         net (fo=1, routed)           0.000     6.605    res_o_s[4]
    SLICE_X12Y53         FDRE                                         r  res_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_25mhz (IN)
                         net (fo=172, unset)          0.924     0.924    clk_25mhz
    SLICE_X12Y53         FDRE                                         r  res_o_reg[4]/C

Slack:                    inf
  Source:                 mux3_i
                            (input port)
  Destination:            res_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.492ns  (logic 1.717ns (26.448%)  route 4.775ns (73.552%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  mux3_i (IN)
                         net (fo=66, unset)           0.973     0.973    mux3_i
    SLICE_X11Y54         LUT6 (Prop_lut6_I5_O)        0.124     1.097 r  res_o[6]_i_17/O
                         net (fo=1, routed)           0.812     1.909    res_o[6]_i_17_n_0
    SLICE_X12Y53         LUT3 (Prop_lut3_I0_O)        0.150     2.059 r  res_o[6]_i_8/O
                         net (fo=10, routed)          0.724     2.783    res_o[6]_i_8_n_0
    SLICE_X13Y53         LUT4 (Prop_lut4_I0_O)        0.328     3.111 r  res_o[7]_i_147/O
                         net (fo=1, routed)           0.000     3.111    res_o[7]_i_147_n_0
    SLICE_X13Y53         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     3.512 r  res_o_reg[7]_i_99/CO[3]
                         net (fo=1, routed)           0.000     3.512    res_o_reg[7]_i_99_n_0
    SLICE_X13Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.626 r  res_o_reg[7]_i_52/CO[3]
                         net (fo=1, routed)           0.000     3.626    res_o_reg[7]_i_52_n_0
    SLICE_X13Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.740 r  res_o_reg[7]_i_20/CO[3]
                         net (fo=1, routed)           0.000     3.740    res_o_reg[7]_i_20_n_0
    SLICE_X13Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.854 r  res_o_reg[7]_i_10/CO[3]
                         net (fo=8, routed)           1.016     4.870    res_o_reg[7]_i_10_n_0
    SLICE_X18Y53         LUT5 (Prop_lut5_I1_O)        0.124     4.994 r  res_o[0]_i_6/O
                         net (fo=1, routed)           0.718     5.712    res_o[0]_i_6_n_0
    SLICE_X13Y51         LUT6 (Prop_lut6_I1_O)        0.124     5.836 f  res_o[0]_i_2/O
                         net (fo=1, routed)           0.532     6.368    res_o[0]_i_2_n_0
    SLICE_X16Y56         LUT6 (Prop_lut6_I0_O)        0.124     6.492 r  res_o[0]_i_1/O
                         net (fo=1, routed)           0.000     6.492    res_o_s[0]
    SLICE_X16Y56         FDRE                                         r  res_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_25mhz (IN)
                         net (fo=172, unset)          0.924     0.924    clk_25mhz
    SLICE_X16Y56         FDRE                                         r  res_o_reg[0]/C

Slack:                    inf
  Source:                 mux3_i
                            (input port)
  Destination:            res_o_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.425ns  (logic 1.636ns (25.464%)  route 4.789ns (74.536%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  mux3_i (IN)
                         net (fo=66, unset)           0.973     0.973    mux3_i
    SLICE_X10Y57         LUT6 (Prop_lut6_I5_O)        0.124     1.097 r  res_o[2]_i_29/O
                         net (fo=2, routed)           0.647     1.744    res_o[2]_i_29_n_0
    SLICE_X11Y56         LUT3 (Prop_lut3_I0_O)        0.124     1.868 r  res_o[2]_i_13/O
                         net (fo=49, routed)          1.078     2.946    res_o[2]_i_13_n_0
    SLICE_X14Y53         LUT4 (Prop_lut4_I2_O)        0.124     3.070 r  res_o[7]_i_162/O
                         net (fo=1, routed)           0.000     3.070    res_o[7]_i_162_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.620 r  res_o_reg[7]_i_134/CO[3]
                         net (fo=1, routed)           0.000     3.620    res_o_reg[7]_i_134_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.734 r  res_o_reg[7]_i_90/CO[3]
                         net (fo=1, routed)           0.000     3.734    res_o_reg[7]_i_90_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.848 r  res_o_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.848    res_o_reg[7]_i_43_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.962 r  res_o_reg[7]_i_18/CO[3]
                         net (fo=14, routed)          0.913     4.875    res_o_reg[7]_i_18_n_0
    SLICE_X11Y57         LUT5 (Prop_lut5_I2_O)        0.124     4.999 f  res_o[3]_i_11/O
                         net (fo=1, routed)           0.755     5.754    res_o[3]_i_11_n_0
    SLICE_X13Y57         LUT6 (Prop_lut6_I0_O)        0.124     5.878 r  res_o[3]_i_4/O
                         net (fo=1, routed)           0.423     6.301    res_o[3]_i_4_n_0
    SLICE_X12Y55         LUT5 (Prop_lut5_I2_O)        0.124     6.425 r  res_o[3]_i_1/O
                         net (fo=1, routed)           0.000     6.425    res_o_s[3]
    SLICE_X12Y55         FDRE                                         r  res_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_25mhz (IN)
                         net (fo=172, unset)          0.924     0.924    clk_25mhz
    SLICE_X12Y55         FDRE                                         r  res_o_reg[3]/C

Slack:                    inf
  Source:                 mux3_i
                            (input port)
  Destination:            res_o_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.384ns  (logic 0.868ns (13.596%)  route 5.516ns (86.404%))
  Logic Levels:           7  (LUT3=2 LUT6=5)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  mux3_i (IN)
                         net (fo=66, unset)           0.973     0.973    mux3_i
    SLICE_X9Y56          LUT6 (Prop_lut6_I5_O)        0.124     1.097 r  res_o[6]_i_22/O
                         net (fo=3, routed)           0.686     1.783    res_o[6]_i_22_n_0
    SLICE_X11Y56         LUT3 (Prop_lut3_I0_O)        0.124     1.907 r  res_o[6]_i_13/O
                         net (fo=43, routed)          1.018     2.925    res_o[6]_i_13_n_0
    SLICE_X14Y58         LUT3 (Prop_lut3_I1_O)        0.124     3.049 r  res_o[7]_i_39/O
                         net (fo=17, routed)          1.184     4.232    res_o[7]_i_39_n_0
    SLICE_X17Y51         LUT6 (Prop_lut6_I4_O)        0.124     4.356 f  res_o[7]_i_30/O
                         net (fo=2, routed)           0.794     5.150    res_o[7]_i_30_n_0
    SLICE_X17Y53         LUT6 (Prop_lut6_I1_O)        0.124     5.274 f  res_o[7]_i_13/O
                         net (fo=1, routed)           0.288     5.562    res_o[7]_i_13_n_0
    SLICE_X19Y53         LUT6 (Prop_lut6_I4_O)        0.124     5.686 f  res_o[7]_i_4/O
                         net (fo=1, routed)           0.574     6.260    res_o[7]_i_4_n_0
    SLICE_X18Y54         LUT6 (Prop_lut6_I2_O)        0.124     6.384 r  res_o[7]_i_1/O
                         net (fo=1, routed)           0.000     6.384    res_o_s[7]
    SLICE_X18Y54         FDRE                                         r  res_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_25mhz (IN)
                         net (fo=172, unset)          0.924     0.924    clk_25mhz
    SLICE_X18Y54         FDRE                                         r  res_o_reg[7]/C

Slack:                    inf
  Source:                 mux3_i
                            (input port)
  Destination:            res_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.357ns  (logic 1.760ns (27.687%)  route 4.597ns (72.313%))
  Logic Levels:           11  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  mux3_i (IN)
                         net (fo=66, unset)           0.973     0.973    mux3_i
    SLICE_X10Y57         LUT6 (Prop_lut6_I5_O)        0.124     1.097 r  res_o[2]_i_29/O
                         net (fo=2, routed)           0.647     1.744    res_o[2]_i_29_n_0
    SLICE_X11Y56         LUT3 (Prop_lut3_I0_O)        0.124     1.868 r  res_o[2]_i_13/O
                         net (fo=49, routed)          1.078     2.946    res_o[2]_i_13_n_0
    SLICE_X14Y53         LUT4 (Prop_lut4_I2_O)        0.124     3.070 r  res_o[7]_i_162/O
                         net (fo=1, routed)           0.000     3.070    res_o[7]_i_162_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.620 r  res_o_reg[7]_i_134/CO[3]
                         net (fo=1, routed)           0.000     3.620    res_o_reg[7]_i_134_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.734 r  res_o_reg[7]_i_90/CO[3]
                         net (fo=1, routed)           0.000     3.734    res_o_reg[7]_i_90_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.848 r  res_o_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.848    res_o_reg[7]_i_43_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.962 r  res_o_reg[7]_i_18/CO[3]
                         net (fo=14, routed)          1.040     5.002    res_o_reg[7]_i_18_n_0
    SLICE_X14Y58         LUT5 (Prop_lut5_I1_O)        0.124     5.126 f  res_o[1]_i_35/O
                         net (fo=1, routed)           0.409     5.535    res_o[1]_i_35_n_0
    SLICE_X15Y56         LUT6 (Prop_lut6_I0_O)        0.124     5.659 r  res_o[1]_i_17/O
                         net (fo=1, routed)           0.154     5.813    res_o[1]_i_17_n_0
    SLICE_X15Y56         LUT6 (Prop_lut6_I5_O)        0.124     5.937 r  res_o[1]_i_5/O
                         net (fo=1, routed)           0.296     6.233    res_o[1]_i_5_n_0
    SLICE_X17Y56         LUT6 (Prop_lut6_I5_O)        0.124     6.357 r  res_o[1]_i_1/O
                         net (fo=1, routed)           0.000     6.357    res_o_s[1]
    SLICE_X17Y56         FDRE                                         r  res_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_25mhz (IN)
                         net (fo=172, unset)          0.924     0.924    clk_25mhz
    SLICE_X17Y56         FDRE                                         r  res_o_reg[1]/C

Slack:                    inf
  Source:                 mux3_i
                            (input port)
  Destination:            res_o_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.248ns  (logic 1.636ns (26.183%)  route 4.612ns (73.817%))
  Logic Levels:           10  (CARRY4=4 LUT3=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  mux3_i (IN)
                         net (fo=66, unset)           0.973     0.973    mux3_i
    SLICE_X10Y57         LUT6 (Prop_lut6_I5_O)        0.124     1.097 r  res_o[2]_i_29/O
                         net (fo=2, routed)           0.647     1.744    res_o[2]_i_29_n_0
    SLICE_X11Y56         LUT3 (Prop_lut3_I0_O)        0.124     1.868 r  res_o[2]_i_13/O
                         net (fo=49, routed)          1.078     2.946    res_o[2]_i_13_n_0
    SLICE_X14Y53         LUT4 (Prop_lut4_I2_O)        0.124     3.070 r  res_o[7]_i_162/O
                         net (fo=1, routed)           0.000     3.070    res_o[7]_i_162_n_0
    SLICE_X14Y53         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.620 r  res_o_reg[7]_i_134/CO[3]
                         net (fo=1, routed)           0.000     3.620    res_o_reg[7]_i_134_n_0
    SLICE_X14Y54         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.734 r  res_o_reg[7]_i_90/CO[3]
                         net (fo=1, routed)           0.000     3.734    res_o_reg[7]_i_90_n_0
    SLICE_X14Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.848 r  res_o_reg[7]_i_43/CO[3]
                         net (fo=1, routed)           0.000     3.848    res_o_reg[7]_i_43_n_0
    SLICE_X14Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.962 r  res_o_reg[7]_i_18/CO[3]
                         net (fo=14, routed)          0.909     4.871    res_o_reg[7]_i_18_n_0
    SLICE_X15Y54         LUT5 (Prop_lut5_I3_O)        0.124     4.995 f  res_o[5]_i_13/O
                         net (fo=1, routed)           0.589     5.584    res_o[5]_i_13_n_0
    SLICE_X13Y52         LUT6 (Prop_lut6_I5_O)        0.124     5.708 r  res_o[5]_i_4/O
                         net (fo=1, routed)           0.417     6.124    res_o[5]_i_4_n_0
    SLICE_X15Y52         LUT6 (Prop_lut6_I2_O)        0.124     6.248 r  res_o[5]_i_1/O
                         net (fo=1, routed)           0.000     6.248    res_o_s[5]
    SLICE_X15Y52         FDRE                                         r  res_o_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_25mhz (IN)
                         net (fo=172, unset)          0.924     0.924    clk_25mhz
    SLICE_X15Y52         FDRE                                         r  res_o_reg[5]/C

Slack:                    inf
  Source:                 mux3_i
                            (input port)
  Destination:            res_o_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.188ns  (logic 0.992ns (16.032%)  route 5.196ns (83.968%))
  Logic Levels:           8  (LUT3=3 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  mux3_i (IN)
                         net (fo=66, unset)           0.973     0.973    mux3_i
    SLICE_X9Y56          LUT6 (Prop_lut6_I5_O)        0.124     1.097 r  res_o[6]_i_22/O
                         net (fo=3, routed)           0.686     1.783    res_o[6]_i_22_n_0
    SLICE_X11Y56         LUT3 (Prop_lut3_I0_O)        0.124     1.907 r  res_o[6]_i_13/O
                         net (fo=43, routed)          0.732     2.639    res_o[6]_i_13_n_0
    SLICE_X11Y57         LUT4 (Prop_lut4_I2_O)        0.124     2.763 r  res_o[7]_i_76/O
                         net (fo=15, routed)          0.931     3.694    res_o[7]_i_76_n_0
    SLICE_X10Y57         LUT5 (Prop_lut5_I2_O)        0.124     3.818 r  res_o[7]_i_86/O
                         net (fo=2, routed)           0.576     4.394    res_o[7]_i_86_n_0
    SLICE_X14Y57         LUT3 (Prop_lut3_I0_O)        0.124     4.518 r  res_o[6]_i_23/O
                         net (fo=3, routed)           0.531     5.049    res_o[6]_i_23_n_0
    SLICE_X10Y53         LUT3 (Prop_lut3_I2_O)        0.124     5.173 r  res_o[6]_i_15/O
                         net (fo=2, routed)           0.613     5.786    res_o[6]_i_15_n_0
    SLICE_X19Y52         LUT6 (Prop_lut6_I4_O)        0.124     5.910 r  res_o[6]_i_5/O
                         net (fo=1, routed)           0.154     6.064    res_o[6]_i_5_n_0
    SLICE_X19Y52         LUT6 (Prop_lut6_I3_O)        0.124     6.188 r  res_o[6]_i_1/O
                         net (fo=1, routed)           0.000     6.188    res_o_s[6]
    SLICE_X19Y52         FDRE                                         r  res_o_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_25mhz (IN)
                         net (fo=172, unset)          0.924     0.924    clk_25mhz
    SLICE_X19Y52         FDRE                                         r  res_o_reg[6]/C

Slack:                    inf
  Source:                 alu_op_i[0]
                            (input port)
  Destination:            alu_op_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.973ns  (logic 0.000ns (0.000%)  route 0.973ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  alu_op_i[0] (IN)
                         net (fo=0)                   0.973     0.973    alu_op_i[0]
    SLICE_X14Y53         FDRE                                         r  alu_op_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_25mhz (IN)
                         net (fo=172, unset)          0.924     0.924    clk_25mhz
    SLICE_X14Y53         FDRE                                         r  alu_op_s_reg[0]/C

Slack:                    inf
  Source:                 alu_op_i[1]
                            (input port)
  Destination:            alu_op_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        0.973ns  (logic 0.000ns (0.000%)  route 0.973ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  alu_op_i[1] (IN)
                         net (fo=0)                   0.973     0.973    alu_op_i[1]
    SLICE_X14Y54         FDRE                                         r  alu_op_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_25mhz (IN)
                         net (fo=172, unset)          0.924     0.924    clk_25mhz
    SLICE_X14Y54         FDRE                                         r  alu_op_s_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 alu_op_i[0]
                            (input port)
  Destination:            alu_op_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  alu_op_i[0] (IN)
                         net (fo=0)                   0.410     0.410    alu_op_i[0]
    SLICE_X14Y53         FDRE                                         r  alu_op_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_25mhz (IN)
                         net (fo=172, unset)          0.432     0.432    clk_25mhz
    SLICE_X14Y53         FDRE                                         r  alu_op_s_reg[0]/C

Slack:                    inf
  Source:                 alu_op_i[1]
                            (input port)
  Destination:            alu_op_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  alu_op_i[1] (IN)
                         net (fo=0)                   0.410     0.410    alu_op_i[1]
    SLICE_X14Y54         FDRE                                         r  alu_op_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_25mhz (IN)
                         net (fo=172, unset)          0.432     0.432    clk_25mhz
    SLICE_X14Y54         FDRE                                         r  alu_op_s_reg[1]/C

Slack:                    inf
  Source:                 alu_op_i[2]
                            (input port)
  Destination:            alu_op_s_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  alu_op_i[2] (IN)
                         net (fo=0)                   0.410     0.410    alu_op_i[2]
    SLICE_X14Y53         FDRE                                         r  alu_op_s_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_25mhz (IN)
                         net (fo=172, unset)          0.432     0.432    clk_25mhz
    SLICE_X14Y53         FDRE                                         r  alu_op_s_reg[2]/C

Slack:                    inf
  Source:                 alu_op_i[3]
                            (input port)
  Destination:            alu_op_s_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  alu_op_i[3] (IN)
                         net (fo=0)                   0.410     0.410    alu_op_i[3]
    SLICE_X14Y54         FDRE                                         r  alu_op_s_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_25mhz (IN)
                         net (fo=172, unset)          0.432     0.432    clk_25mhz
    SLICE_X14Y54         FDRE                                         r  alu_op_s_reg[3]/C

Slack:                    inf
  Source:                 alu_op_i[4]
                            (input port)
  Destination:            alu_op_s_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  alu_op_i[4] (IN)
                         net (fo=0)                   0.410     0.410    alu_op_i[4]
    SLICE_X14Y53         FDRE                                         r  alu_op_s_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_25mhz (IN)
                         net (fo=172, unset)          0.432     0.432    clk_25mhz
    SLICE_X14Y53         FDRE                                         r  alu_op_s_reg[4]/C

Slack:                    inf
  Source:                 ex_mem_i[0]
                            (input port)
  Destination:            ex_mem_s_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ex_mem_i[0] (IN)
                         net (fo=0)                   0.410     0.410    ex_mem_i[0]
    SLICE_X9Y56          FDRE                                         r  ex_mem_s_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_25mhz (IN)
                         net (fo=172, unset)          0.432     0.432    clk_25mhz
    SLICE_X9Y56          FDRE                                         r  ex_mem_s_reg[0]/C

Slack:                    inf
  Source:                 ex_mem_i[10]
                            (input port)
  Destination:            ex_mem_s_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ex_mem_i[10] (IN)
                         net (fo=0)                   0.410     0.410    ex_mem_i[10]
    SLICE_X6Y51          FDRE                                         r  ex_mem_s_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_25mhz (IN)
                         net (fo=172, unset)          0.432     0.432    clk_25mhz
    SLICE_X6Y51          FDRE                                         r  ex_mem_s_reg[10]/C

Slack:                    inf
  Source:                 ex_mem_i[11]
                            (input port)
  Destination:            ex_mem_s_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ex_mem_i[11] (IN)
                         net (fo=0)                   0.410     0.410    ex_mem_i[11]
    SLICE_X13Y52         FDRE                                         r  ex_mem_s_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_25mhz (IN)
                         net (fo=172, unset)          0.432     0.432    clk_25mhz
    SLICE_X13Y52         FDRE                                         r  ex_mem_s_reg[11]/C

Slack:                    inf
  Source:                 ex_mem_i[12]
                            (input port)
  Destination:            ex_mem_s_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ex_mem_i[12] (IN)
                         net (fo=0)                   0.410     0.410    ex_mem_i[12]
    SLICE_X7Y52          FDRE                                         r  ex_mem_s_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_25mhz (IN)
                         net (fo=172, unset)          0.432     0.432    clk_25mhz
    SLICE_X7Y52          FDRE                                         r  ex_mem_s_reg[12]/C

Slack:                    inf
  Source:                 ex_mem_i[13]
                            (input port)
  Destination:            ex_mem_s_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_25mhz  {rise@0.000ns fall@3.500ns period=7.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  ex_mem_i[13] (IN)
                         net (fo=0)                   0.410     0.410    ex_mem_i[13]
    SLICE_X11Y49         FDRE                                         r  ex_mem_s_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_25mhz rise edge)
                                                      0.000     0.000 r  
                                                      0.000     0.000 r  clk_25mhz (IN)
                         net (fo=172, unset)          0.432     0.432    clk_25mhz
    SLICE_X11Y49         FDRE                                         r  ex_mem_s_reg[13]/C





