--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1222 paths analyzed, 60 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.457ns.
--------------------------------------------------------------------------------
Slack:                  15.543ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mf/ctr/M_ctr_q_19 (FF)
  Destination:          mf/ctr/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.410ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.195 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mf/ctr/M_ctr_q_19 to mf/ctr/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y31.BQ      Tcko                  0.430   mf/ctr/M_ctr_q[21]
                                                       mf/ctr/M_ctr_q_19
    SLICE_X15Y31.A2      net (fanout=2)        0.756   mf/ctr/M_ctr_q[19]
    SLICE_X15Y31.A       Tilo                  0.259   mf/ctr/Mcount_M_ctr_q_val281
                                                       mf/ctr/Mcount_M_ctr_q_val282
    SLICE_X14Y28.B1      net (fanout=2)        1.100   mf/ctr/Mcount_M_ctr_q_val281
    SLICE_X14Y28.B       Tilo                  0.235   mf/ctr/M_ctr_q[2]
                                                       mf/ctr/Mcount_M_ctr_q_val286
    SLICE_X13Y30.D2      net (fanout=15)       1.257   mf/ctr/Mcount_M_ctr_q_val
    SLICE_X13Y30.CLK     Tas                   0.373   mf/ctr/M_ctr_q[14]
                                                       mf/ctr/M_ctr_q_14_rstpot
                                                       mf/ctr/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      4.410ns (1.297ns logic, 3.113ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack:                  15.546ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mf/ctr/M_ctr_q_20 (FF)
  Destination:          mf/ctr/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.407ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.195 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mf/ctr/M_ctr_q_20 to mf/ctr/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y31.CQ      Tcko                  0.430   mf/ctr/M_ctr_q[21]
                                                       mf/ctr/M_ctr_q_20
    SLICE_X15Y31.A1      net (fanout=2)        0.753   mf/ctr/M_ctr_q[20]
    SLICE_X15Y31.A       Tilo                  0.259   mf/ctr/Mcount_M_ctr_q_val281
                                                       mf/ctr/Mcount_M_ctr_q_val282
    SLICE_X14Y28.B1      net (fanout=2)        1.100   mf/ctr/Mcount_M_ctr_q_val281
    SLICE_X14Y28.B       Tilo                  0.235   mf/ctr/M_ctr_q[2]
                                                       mf/ctr/Mcount_M_ctr_q_val286
    SLICE_X13Y30.D2      net (fanout=15)       1.257   mf/ctr/Mcount_M_ctr_q_val
    SLICE_X13Y30.CLK     Tas                   0.373   mf/ctr/M_ctr_q[14]
                                                       mf/ctr/M_ctr_q_14_rstpot
                                                       mf/ctr/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      4.407ns (1.297ns logic, 3.110ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack:                  15.578ns (requirement - (data path - clock path skew + uncertainty))
  Source:               reset_cond/M_stage_q_3 (FF)
  Destination:          mf/M_state_q (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.897ns (Levels of Logic = 0)
  Clock Path Skew:      0.510ns (1.248 - 0.738)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: reset_cond/M_stage_q_3 to mf/M_state_q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y26.AQ      Tcko                  0.430   M_reset_cond_out
                                                       reset_cond/M_stage_q_3
    ILOGIC_X9Y60.SR      net (fanout=3)        3.492   M_reset_cond_out
    ILOGIC_X9Y60.CLK0    Tisrck                0.975   mf/M_state_q
                                                       mf/M_state_q
    -------------------------------------------------  ---------------------------
    Total                                      4.897ns (1.405ns logic, 3.492ns route)
                                                       (28.7% logic, 71.3% route)

--------------------------------------------------------------------------------
Slack:                  15.693ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mf/ctr/M_ctr_q_17 (FF)
  Destination:          mf/ctr/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.255ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.295 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mf/ctr/M_ctr_q_17 to mf/ctr/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y30.DQ      Tcko                  0.476   mf/ctr/M_ctr_q[17]
                                                       mf/ctr/M_ctr_q_17
    SLICE_X15Y31.A3      net (fanout=2)        0.555   mf/ctr/M_ctr_q[17]
    SLICE_X15Y31.A       Tilo                  0.259   mf/ctr/Mcount_M_ctr_q_val281
                                                       mf/ctr/Mcount_M_ctr_q_val282
    SLICE_X14Y28.B1      net (fanout=2)        1.100   mf/ctr/Mcount_M_ctr_q_val281
    SLICE_X14Y28.B       Tilo                  0.235   mf/ctr/M_ctr_q[2]
                                                       mf/ctr/Mcount_M_ctr_q_val286
    SLICE_X13Y30.D2      net (fanout=15)       1.257   mf/ctr/Mcount_M_ctr_q_val
    SLICE_X13Y30.CLK     Tas                   0.373   mf/ctr/M_ctr_q[14]
                                                       mf/ctr/M_ctr_q_14_rstpot
                                                       mf/ctr/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      4.255ns (1.343ns logic, 2.912ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack:                  15.754ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mf/ctr/M_ctr_q_16 (FF)
  Destination:          mf/ctr/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.194ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.295 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mf/ctr/M_ctr_q_16 to mf/ctr/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y30.CQ      Tcko                  0.476   mf/ctr/M_ctr_q[17]
                                                       mf/ctr/M_ctr_q_16
    SLICE_X15Y31.A4      net (fanout=2)        0.494   mf/ctr/M_ctr_q[16]
    SLICE_X15Y31.A       Tilo                  0.259   mf/ctr/Mcount_M_ctr_q_val281
                                                       mf/ctr/Mcount_M_ctr_q_val282
    SLICE_X14Y28.B1      net (fanout=2)        1.100   mf/ctr/Mcount_M_ctr_q_val281
    SLICE_X14Y28.B       Tilo                  0.235   mf/ctr/M_ctr_q[2]
                                                       mf/ctr/Mcount_M_ctr_q_val286
    SLICE_X13Y30.D2      net (fanout=15)       1.257   mf/ctr/Mcount_M_ctr_q_val
    SLICE_X13Y30.CLK     Tas                   0.373   mf/ctr/M_ctr_q[14]
                                                       mf/ctr/M_ctr_q_14_rstpot
                                                       mf/ctr/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      4.194ns (1.343ns logic, 2.851ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack:                  15.755ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mf/ctr/M_ctr_q_19 (FF)
  Destination:          mf/ctr/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.198ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.195 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mf/ctr/M_ctr_q_19 to mf/ctr/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y31.BQ      Tcko                  0.430   mf/ctr/M_ctr_q[21]
                                                       mf/ctr/M_ctr_q_19
    SLICE_X15Y31.A2      net (fanout=2)        0.756   mf/ctr/M_ctr_q[19]
    SLICE_X15Y31.A       Tilo                  0.259   mf/ctr/Mcount_M_ctr_q_val281
                                                       mf/ctr/Mcount_M_ctr_q_val282
    SLICE_X14Y28.B1      net (fanout=2)        1.100   mf/ctr/Mcount_M_ctr_q_val281
    SLICE_X14Y28.B       Tilo                  0.235   mf/ctr/M_ctr_q[2]
                                                       mf/ctr/Mcount_M_ctr_q_val286
    SLICE_X13Y30.B1      net (fanout=15)       1.045   mf/ctr/Mcount_M_ctr_q_val
    SLICE_X13Y30.CLK     Tas                   0.373   mf/ctr/M_ctr_q[14]
                                                       mf/ctr/M_ctr_q_12_rstpot
                                                       mf/ctr/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      4.198ns (1.297ns logic, 2.901ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack:                  15.758ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mf/ctr/M_ctr_q_20 (FF)
  Destination:          mf/ctr/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.195ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.195 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mf/ctr/M_ctr_q_20 to mf/ctr/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y31.CQ      Tcko                  0.430   mf/ctr/M_ctr_q[21]
                                                       mf/ctr/M_ctr_q_20
    SLICE_X15Y31.A1      net (fanout=2)        0.753   mf/ctr/M_ctr_q[20]
    SLICE_X15Y31.A       Tilo                  0.259   mf/ctr/Mcount_M_ctr_q_val281
                                                       mf/ctr/Mcount_M_ctr_q_val282
    SLICE_X14Y28.B1      net (fanout=2)        1.100   mf/ctr/Mcount_M_ctr_q_val281
    SLICE_X14Y28.B       Tilo                  0.235   mf/ctr/M_ctr_q[2]
                                                       mf/ctr/Mcount_M_ctr_q_val286
    SLICE_X13Y30.B1      net (fanout=15)       1.045   mf/ctr/Mcount_M_ctr_q_val
    SLICE_X13Y30.CLK     Tas                   0.373   mf/ctr/M_ctr_q[14]
                                                       mf/ctr/M_ctr_q_12_rstpot
                                                       mf/ctr/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      4.195ns (1.297ns logic, 2.898ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack:                  15.855ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mf/ctr/M_ctr_q_18 (FF)
  Destination:          mf/ctr/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.098ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.195 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mf/ctr/M_ctr_q_18 to mf/ctr/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y31.AQ      Tcko                  0.430   mf/ctr/M_ctr_q[21]
                                                       mf/ctr/M_ctr_q_18
    SLICE_X15Y31.A5      net (fanout=2)        0.444   mf/ctr/M_ctr_q[18]
    SLICE_X15Y31.A       Tilo                  0.259   mf/ctr/Mcount_M_ctr_q_val281
                                                       mf/ctr/Mcount_M_ctr_q_val282
    SLICE_X14Y28.B1      net (fanout=2)        1.100   mf/ctr/Mcount_M_ctr_q_val281
    SLICE_X14Y28.B       Tilo                  0.235   mf/ctr/M_ctr_q[2]
                                                       mf/ctr/Mcount_M_ctr_q_val286
    SLICE_X13Y30.D2      net (fanout=15)       1.257   mf/ctr/Mcount_M_ctr_q_val
    SLICE_X13Y30.CLK     Tas                   0.373   mf/ctr/M_ctr_q[14]
                                                       mf/ctr/M_ctr_q_14_rstpot
                                                       mf/ctr/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      4.098ns (1.297ns logic, 2.801ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack:                  15.867ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mf/ctr/M_ctr_q_24 (FF)
  Destination:          mf/ctr/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.069ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.688 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mf/ctr/M_ctr_q_24 to mf/ctr/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y32.CQ      Tcko                  0.430   mf/ctr/M_ctr_q[24]
                                                       mf/ctr/M_ctr_q_24
    SLICE_X13Y32.D6      net (fanout=2)        0.871   mf/ctr/M_ctr_q[24]
    SLICE_X13Y32.D       Tilo                  0.259   mf/ctr/M_ctr_q[24]
                                                       mf/ctr/Mcount_M_ctr_q_val281
    SLICE_X14Y28.B6      net (fanout=2)        0.644   mf/ctr/Mcount_M_ctr_q_val28
    SLICE_X14Y28.B       Tilo                  0.235   mf/ctr/M_ctr_q[2]
                                                       mf/ctr/Mcount_M_ctr_q_val286
    SLICE_X13Y30.D2      net (fanout=15)       1.257   mf/ctr/Mcount_M_ctr_q_val
    SLICE_X13Y30.CLK     Tas                   0.373   mf/ctr/M_ctr_q[14]
                                                       mf/ctr/M_ctr_q_14_rstpot
                                                       mf/ctr/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      4.069ns (1.297ns logic, 2.772ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack:                  15.886ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mf/ctr/M_ctr_q_24 (FF)
  Destination:          mf/ctr/M_ctr_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.067ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.195 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mf/ctr/M_ctr_q_24 to mf/ctr/M_ctr_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y32.CQ      Tcko                  0.430   mf/ctr/M_ctr_q[24]
                                                       mf/ctr/M_ctr_q_24
    SLICE_X13Y32.D6      net (fanout=2)        0.871   mf/ctr/M_ctr_q[24]
    SLICE_X13Y32.D       Tilo                  0.259   mf/ctr/M_ctr_q[24]
                                                       mf/ctr/Mcount_M_ctr_q_val281
    SLICE_X14Y30.A3      net (fanout=2)        0.834   mf/ctr/Mcount_M_ctr_q_val28
    SLICE_X14Y30.A       Tilo                  0.235   mf/ctr/M_ctr_q[17]
                                                       mf/ctr/Mcount_M_ctr_q_val286_1
    SLICE_X13Y33.B1      net (fanout=13)       1.065   mf/ctr/Mcount_M_ctr_q_val286
    SLICE_X13Y33.CLK     Tas                   0.373   mf/M_ctr_value[2]
                                                       mf/ctr/M_ctr_q_26_rstpot
                                                       mf/ctr/M_ctr_q_26
    -------------------------------------------------  ---------------------------
    Total                                      4.067ns (1.297ns logic, 2.770ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack:                  15.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mf/ctr/M_ctr_q_17 (FF)
  Destination:          mf/ctr/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.043ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.295 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mf/ctr/M_ctr_q_17 to mf/ctr/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y30.DQ      Tcko                  0.476   mf/ctr/M_ctr_q[17]
                                                       mf/ctr/M_ctr_q_17
    SLICE_X15Y31.A3      net (fanout=2)        0.555   mf/ctr/M_ctr_q[17]
    SLICE_X15Y31.A       Tilo                  0.259   mf/ctr/Mcount_M_ctr_q_val281
                                                       mf/ctr/Mcount_M_ctr_q_val282
    SLICE_X14Y28.B1      net (fanout=2)        1.100   mf/ctr/Mcount_M_ctr_q_val281
    SLICE_X14Y28.B       Tilo                  0.235   mf/ctr/M_ctr_q[2]
                                                       mf/ctr/Mcount_M_ctr_q_val286
    SLICE_X13Y30.B1      net (fanout=15)       1.045   mf/ctr/Mcount_M_ctr_q_val
    SLICE_X13Y30.CLK     Tas                   0.373   mf/ctr/M_ctr_q[14]
                                                       mf/ctr/M_ctr_q_12_rstpot
                                                       mf/ctr/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      4.043ns (1.343ns logic, 2.700ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack:                  15.918ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mf/ctr/M_ctr_q_19 (FF)
  Destination:          mf/ctr/M_ctr_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.035ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.195 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mf/ctr/M_ctr_q_19 to mf/ctr/M_ctr_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y31.BQ      Tcko                  0.430   mf/ctr/M_ctr_q[21]
                                                       mf/ctr/M_ctr_q_19
    SLICE_X15Y31.A2      net (fanout=2)        0.756   mf/ctr/M_ctr_q[19]
    SLICE_X15Y31.A       Tilo                  0.259   mf/ctr/Mcount_M_ctr_q_val281
                                                       mf/ctr/Mcount_M_ctr_q_val282
    SLICE_X14Y28.B1      net (fanout=2)        1.100   mf/ctr/Mcount_M_ctr_q_val281
    SLICE_X14Y28.B       Tilo                  0.235   mf/ctr/M_ctr_q[2]
                                                       mf/ctr/Mcount_M_ctr_q_val286
    SLICE_X13Y30.C3      net (fanout=15)       0.882   mf/ctr/Mcount_M_ctr_q_val
    SLICE_X13Y30.CLK     Tas                   0.373   mf/ctr/M_ctr_q[14]
                                                       mf/ctr/M_ctr_q_13_rstpot
                                                       mf/ctr/M_ctr_q_13
    -------------------------------------------------  ---------------------------
    Total                                      4.035ns (1.297ns logic, 2.738ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack:                  15.919ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mf/ctr/M_ctr_q_24 (FF)
  Destination:          mf/ctr/M_ctr_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.018ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.689 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mf/ctr/M_ctr_q_24 to mf/ctr/M_ctr_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y32.CQ      Tcko                  0.430   mf/ctr/M_ctr_q[24]
                                                       mf/ctr/M_ctr_q_24
    SLICE_X13Y32.D6      net (fanout=2)        0.871   mf/ctr/M_ctr_q[24]
    SLICE_X13Y32.D       Tilo                  0.259   mf/ctr/M_ctr_q[24]
                                                       mf/ctr/Mcount_M_ctr_q_val281
    SLICE_X14Y30.A3      net (fanout=2)        0.834   mf/ctr/Mcount_M_ctr_q_val28
    SLICE_X14Y30.A       Tilo                  0.235   mf/ctr/M_ctr_q[17]
                                                       mf/ctr/Mcount_M_ctr_q_val286_1
    SLICE_X13Y31.D2      net (fanout=13)       1.016   mf/ctr/Mcount_M_ctr_q_val286
    SLICE_X13Y31.CLK     Tas                   0.373   mf/ctr/M_ctr_q[21]
                                                       mf/ctr/M_ctr_q_21_rstpot
                                                       mf/ctr/M_ctr_q_21
    -------------------------------------------------  ---------------------------
    Total                                      4.018ns (1.297ns logic, 2.721ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack:                  15.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mf/ctr/M_ctr_q_20 (FF)
  Destination:          mf/ctr/M_ctr_q_13 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.032ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.195 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mf/ctr/M_ctr_q_20 to mf/ctr/M_ctr_q_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y31.CQ      Tcko                  0.430   mf/ctr/M_ctr_q[21]
                                                       mf/ctr/M_ctr_q_20
    SLICE_X15Y31.A1      net (fanout=2)        0.753   mf/ctr/M_ctr_q[20]
    SLICE_X15Y31.A       Tilo                  0.259   mf/ctr/Mcount_M_ctr_q_val281
                                                       mf/ctr/Mcount_M_ctr_q_val282
    SLICE_X14Y28.B1      net (fanout=2)        1.100   mf/ctr/Mcount_M_ctr_q_val281
    SLICE_X14Y28.B       Tilo                  0.235   mf/ctr/M_ctr_q[2]
                                                       mf/ctr/Mcount_M_ctr_q_val286
    SLICE_X13Y30.C3      net (fanout=15)       0.882   mf/ctr/Mcount_M_ctr_q_val
    SLICE_X13Y30.CLK     Tas                   0.373   mf/ctr/M_ctr_q[14]
                                                       mf/ctr/M_ctr_q_13_rstpot
                                                       mf/ctr/M_ctr_q_13
    -------------------------------------------------  ---------------------------
    Total                                      4.032ns (1.297ns logic, 2.735ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack:                  15.942ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mf/ctr/M_ctr_q_21 (FF)
  Destination:          mf/ctr/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      4.011ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.195 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mf/ctr/M_ctr_q_21 to mf/ctr/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y31.DQ      Tcko                  0.430   mf/ctr/M_ctr_q[21]
                                                       mf/ctr/M_ctr_q_21
    SLICE_X15Y31.A6      net (fanout=2)        0.357   mf/ctr/M_ctr_q[21]
    SLICE_X15Y31.A       Tilo                  0.259   mf/ctr/Mcount_M_ctr_q_val281
                                                       mf/ctr/Mcount_M_ctr_q_val282
    SLICE_X14Y28.B1      net (fanout=2)        1.100   mf/ctr/Mcount_M_ctr_q_val281
    SLICE_X14Y28.B       Tilo                  0.235   mf/ctr/M_ctr_q[2]
                                                       mf/ctr/Mcount_M_ctr_q_val286
    SLICE_X13Y30.D2      net (fanout=15)       1.257   mf/ctr/Mcount_M_ctr_q_val
    SLICE_X13Y30.CLK     Tas                   0.373   mf/ctr/M_ctr_q[14]
                                                       mf/ctr/M_ctr_q_14_rstpot
                                                       mf/ctr/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      4.011ns (1.297ns logic, 2.714ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack:                  15.942ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mf/ctr/M_ctr_q_27 (FF)
  Destination:          mf/ctr/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.995ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.688 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mf/ctr/M_ctr_q_27 to mf/ctr/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y33.CQ      Tcko                  0.430   mf/M_ctr_value[2]
                                                       mf/ctr/M_ctr_q_27
    SLICE_X13Y32.D3      net (fanout=3)        0.797   mf/M_ctr_value[2]
    SLICE_X13Y32.D       Tilo                  0.259   mf/ctr/M_ctr_q[24]
                                                       mf/ctr/Mcount_M_ctr_q_val281
    SLICE_X14Y28.B6      net (fanout=2)        0.644   mf/ctr/Mcount_M_ctr_q_val28
    SLICE_X14Y28.B       Tilo                  0.235   mf/ctr/M_ctr_q[2]
                                                       mf/ctr/Mcount_M_ctr_q_val286
    SLICE_X13Y30.D2      net (fanout=15)       1.257   mf/ctr/Mcount_M_ctr_q_val
    SLICE_X13Y30.CLK     Tas                   0.373   mf/ctr/M_ctr_q[14]
                                                       mf/ctr/M_ctr_q_14_rstpot
                                                       mf/ctr/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      3.995ns (1.297ns logic, 2.698ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack:                  15.952ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mf/ctr/M_ctr_q_15 (FF)
  Destination:          mf/ctr/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.996ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.295 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mf/ctr/M_ctr_q_15 to mf/ctr/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y30.BQ      Tcko                  0.476   mf/ctr/M_ctr_q[17]
                                                       mf/ctr/M_ctr_q_15
    SLICE_X15Y30.B1      net (fanout=2)        0.942   mf/ctr/M_ctr_q[15]
    SLICE_X15Y30.B       Tilo                  0.259   mf/ctr/Mcount_M_ctr_q_val282
                                                       mf/ctr/Mcount_M_ctr_q_val283
    SLICE_X14Y28.B5      net (fanout=2)        0.454   mf/ctr/Mcount_M_ctr_q_val282
    SLICE_X14Y28.B       Tilo                  0.235   mf/ctr/M_ctr_q[2]
                                                       mf/ctr/Mcount_M_ctr_q_val286
    SLICE_X13Y30.D2      net (fanout=15)       1.257   mf/ctr/Mcount_M_ctr_q_val
    SLICE_X13Y30.CLK     Tas                   0.373   mf/ctr/M_ctr_q[14]
                                                       mf/ctr/M_ctr_q_14_rstpot
                                                       mf/ctr/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      3.996ns (1.343ns logic, 2.653ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack:                  15.965ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mf/ctr/M_ctr_q_7 (FF)
  Destination:          mf/ctr/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.990ns (Levels of Logic = 3)
  Clock Path Skew:      -0.010ns (0.195 - 0.205)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mf/ctr/M_ctr_q_7 to mf/ctr/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y29.AQ      Tcko                  0.430   mf/ctr/M_ctr_q[10]
                                                       mf/ctr/M_ctr_q_7
    SLICE_X15Y29.A2      net (fanout=2)        0.943   mf/ctr/M_ctr_q[7]
    SLICE_X15Y29.A       Tilo                  0.259   mf/ctr/Mcount_M_ctr_q_val284
                                                       mf/ctr/Mcount_M_ctr_q_val285
    SLICE_X14Y28.B4      net (fanout=2)        0.493   mf/ctr/Mcount_M_ctr_q_val284
    SLICE_X14Y28.B       Tilo                  0.235   mf/ctr/M_ctr_q[2]
                                                       mf/ctr/Mcount_M_ctr_q_val286
    SLICE_X13Y30.D2      net (fanout=15)       1.257   mf/ctr/Mcount_M_ctr_q_val
    SLICE_X13Y30.CLK     Tas                   0.373   mf/ctr/M_ctr_q[14]
                                                       mf/ctr/M_ctr_q_14_rstpot
                                                       mf/ctr/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      3.990ns (1.297ns logic, 2.693ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack:                  15.966ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mf/ctr/M_ctr_q_16 (FF)
  Destination:          mf/ctr/M_ctr_q_12 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.982ns (Levels of Logic = 3)
  Clock Path Skew:      -0.017ns (0.295 - 0.312)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mf/ctr/M_ctr_q_16 to mf/ctr/M_ctr_q_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y30.CQ      Tcko                  0.476   mf/ctr/M_ctr_q[17]
                                                       mf/ctr/M_ctr_q_16
    SLICE_X15Y31.A4      net (fanout=2)        0.494   mf/ctr/M_ctr_q[16]
    SLICE_X15Y31.A       Tilo                  0.259   mf/ctr/Mcount_M_ctr_q_val281
                                                       mf/ctr/Mcount_M_ctr_q_val282
    SLICE_X14Y28.B1      net (fanout=2)        1.100   mf/ctr/Mcount_M_ctr_q_val281
    SLICE_X14Y28.B       Tilo                  0.235   mf/ctr/M_ctr_q[2]
                                                       mf/ctr/Mcount_M_ctr_q_val286
    SLICE_X13Y30.B1      net (fanout=15)       1.045   mf/ctr/Mcount_M_ctr_q_val
    SLICE_X13Y30.CLK     Tas                   0.373   mf/ctr/M_ctr_q[14]
                                                       mf/ctr/M_ctr_q_12_rstpot
                                                       mf/ctr/M_ctr_q_12
    -------------------------------------------------  ---------------------------
    Total                                      3.982ns (1.343ns logic, 2.639ns route)
                                                       (33.7% logic, 66.3% route)

--------------------------------------------------------------------------------
Slack:                  15.972ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mf/ctr/M_ctr_q_27 (FF)
  Destination:          mf/ctr/M_ctr_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.993ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mf/ctr/M_ctr_q_27 to mf/ctr/M_ctr_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y33.CQ      Tcko                  0.430   mf/M_ctr_value[2]
                                                       mf/ctr/M_ctr_q_27
    SLICE_X13Y32.D3      net (fanout=3)        0.797   mf/M_ctr_value[2]
    SLICE_X13Y32.D       Tilo                  0.259   mf/ctr/M_ctr_q[24]
                                                       mf/ctr/Mcount_M_ctr_q_val281
    SLICE_X14Y30.A3      net (fanout=2)        0.834   mf/ctr/Mcount_M_ctr_q_val28
    SLICE_X14Y30.A       Tilo                  0.235   mf/ctr/M_ctr_q[17]
                                                       mf/ctr/Mcount_M_ctr_q_val286_1
    SLICE_X13Y33.B1      net (fanout=13)       1.065   mf/ctr/Mcount_M_ctr_q_val286
    SLICE_X13Y33.CLK     Tas                   0.373   mf/M_ctr_value[2]
                                                       mf/ctr/M_ctr_q_26_rstpot
                                                       mf/ctr/M_ctr_q_26
    -------------------------------------------------  ---------------------------
    Total                                      3.993ns (1.297ns logic, 2.696ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack:                  15.994ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mf/ctr/M_ctr_q_22 (FF)
  Destination:          mf/ctr/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.942ns (Levels of Logic = 3)
  Clock Path Skew:      -0.029ns (0.688 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mf/ctr/M_ctr_q_22 to mf/ctr/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y32.AQ      Tcko                  0.430   mf/ctr/M_ctr_q[24]
                                                       mf/ctr/M_ctr_q_22
    SLICE_X13Y32.D2      net (fanout=2)        0.744   mf/ctr/M_ctr_q[22]
    SLICE_X13Y32.D       Tilo                  0.259   mf/ctr/M_ctr_q[24]
                                                       mf/ctr/Mcount_M_ctr_q_val281
    SLICE_X14Y28.B6      net (fanout=2)        0.644   mf/ctr/Mcount_M_ctr_q_val28
    SLICE_X14Y28.B       Tilo                  0.235   mf/ctr/M_ctr_q[2]
                                                       mf/ctr/Mcount_M_ctr_q_val286
    SLICE_X13Y30.D2      net (fanout=15)       1.257   mf/ctr/Mcount_M_ctr_q_val
    SLICE_X13Y30.CLK     Tas                   0.373   mf/ctr/M_ctr_q[14]
                                                       mf/ctr/M_ctr_q_14_rstpot
                                                       mf/ctr/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      3.942ns (1.297ns logic, 2.645ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack:                  15.994ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mf/ctr/M_ctr_q_27 (FF)
  Destination:          mf/ctr/M_ctr_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.944ns (Levels of Logic = 3)
  Clock Path Skew:      -0.027ns (0.689 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mf/ctr/M_ctr_q_27 to mf/ctr/M_ctr_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y33.CQ      Tcko                  0.430   mf/M_ctr_value[2]
                                                       mf/ctr/M_ctr_q_27
    SLICE_X13Y32.D3      net (fanout=3)        0.797   mf/M_ctr_value[2]
    SLICE_X13Y32.D       Tilo                  0.259   mf/ctr/M_ctr_q[24]
                                                       mf/ctr/Mcount_M_ctr_q_val281
    SLICE_X14Y30.A3      net (fanout=2)        0.834   mf/ctr/Mcount_M_ctr_q_val28
    SLICE_X14Y30.A       Tilo                  0.235   mf/ctr/M_ctr_q[17]
                                                       mf/ctr/Mcount_M_ctr_q_val286_1
    SLICE_X13Y31.D2      net (fanout=13)       1.016   mf/ctr/Mcount_M_ctr_q_val286
    SLICE_X13Y31.CLK     Tas                   0.373   mf/ctr/M_ctr_q[21]
                                                       mf/ctr/M_ctr_q_21_rstpot
                                                       mf/ctr/M_ctr_q_21
    -------------------------------------------------  ---------------------------
    Total                                      3.944ns (1.297ns logic, 2.647ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack:                  16.013ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mf/ctr/M_ctr_q_22 (FF)
  Destination:          mf/ctr/M_ctr_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.940ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.195 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mf/ctr/M_ctr_q_22 to mf/ctr/M_ctr_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y32.AQ      Tcko                  0.430   mf/ctr/M_ctr_q[24]
                                                       mf/ctr/M_ctr_q_22
    SLICE_X13Y32.D2      net (fanout=2)        0.744   mf/ctr/M_ctr_q[22]
    SLICE_X13Y32.D       Tilo                  0.259   mf/ctr/M_ctr_q[24]
                                                       mf/ctr/Mcount_M_ctr_q_val281
    SLICE_X14Y30.A3      net (fanout=2)        0.834   mf/ctr/Mcount_M_ctr_q_val28
    SLICE_X14Y30.A       Tilo                  0.235   mf/ctr/M_ctr_q[17]
                                                       mf/ctr/Mcount_M_ctr_q_val286_1
    SLICE_X13Y33.B1      net (fanout=13)       1.065   mf/ctr/Mcount_M_ctr_q_val286
    SLICE_X13Y33.CLK     Tas                   0.373   mf/M_ctr_value[2]
                                                       mf/ctr/M_ctr_q_26_rstpot
                                                       mf/ctr/M_ctr_q_26
    -------------------------------------------------  ---------------------------
    Total                                      3.940ns (1.297ns logic, 2.643ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack:                  16.014ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mf/ctr/M_ctr_q_25 (FF)
  Destination:          mf/ctr/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.923ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.688 - 0.716)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mf/ctr/M_ctr_q_25 to mf/ctr/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y33.AQ      Tcko                  0.430   mf/M_ctr_value[2]
                                                       mf/ctr/M_ctr_q_25
    SLICE_X13Y32.D1      net (fanout=3)        0.725   mf/M_ctr_value[0]
    SLICE_X13Y32.D       Tilo                  0.259   mf/ctr/M_ctr_q[24]
                                                       mf/ctr/Mcount_M_ctr_q_val281
    SLICE_X14Y28.B6      net (fanout=2)        0.644   mf/ctr/Mcount_M_ctr_q_val28
    SLICE_X14Y28.B       Tilo                  0.235   mf/ctr/M_ctr_q[2]
                                                       mf/ctr/Mcount_M_ctr_q_val286
    SLICE_X13Y30.D2      net (fanout=15)       1.257   mf/ctr/Mcount_M_ctr_q_val
    SLICE_X13Y30.CLK     Tas                   0.373   mf/ctr/M_ctr_q[14]
                                                       mf/ctr/M_ctr_q_14_rstpot
                                                       mf/ctr/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      3.923ns (1.297ns logic, 2.626ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  16.044ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mf/ctr/M_ctr_q_25 (FF)
  Destination:          mf/ctr/M_ctr_q_26 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.921ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mf/ctr/M_ctr_q_25 to mf/ctr/M_ctr_q_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y33.AQ      Tcko                  0.430   mf/M_ctr_value[2]
                                                       mf/ctr/M_ctr_q_25
    SLICE_X13Y32.D1      net (fanout=3)        0.725   mf/M_ctr_value[0]
    SLICE_X13Y32.D       Tilo                  0.259   mf/ctr/M_ctr_q[24]
                                                       mf/ctr/Mcount_M_ctr_q_val281
    SLICE_X14Y30.A3      net (fanout=2)        0.834   mf/ctr/Mcount_M_ctr_q_val28
    SLICE_X14Y30.A       Tilo                  0.235   mf/ctr/M_ctr_q[17]
                                                       mf/ctr/Mcount_M_ctr_q_val286_1
    SLICE_X13Y33.B1      net (fanout=13)       1.065   mf/ctr/Mcount_M_ctr_q_val286
    SLICE_X13Y33.CLK     Tas                   0.373   mf/M_ctr_value[2]
                                                       mf/ctr/M_ctr_q_26_rstpot
                                                       mf/ctr/M_ctr_q_26
    -------------------------------------------------  ---------------------------
    Total                                      3.921ns (1.297ns logic, 2.624ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack:                  16.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mf/ctr/M_ctr_q_22 (FF)
  Destination:          mf/ctr/M_ctr_q_21 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.891ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.689 - 0.717)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mf/ctr/M_ctr_q_22 to mf/ctr/M_ctr_q_21
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y32.AQ      Tcko                  0.430   mf/ctr/M_ctr_q[24]
                                                       mf/ctr/M_ctr_q_22
    SLICE_X13Y32.D2      net (fanout=2)        0.744   mf/ctr/M_ctr_q[22]
    SLICE_X13Y32.D       Tilo                  0.259   mf/ctr/M_ctr_q[24]
                                                       mf/ctr/Mcount_M_ctr_q_val281
    SLICE_X14Y30.A3      net (fanout=2)        0.834   mf/ctr/Mcount_M_ctr_q_val28
    SLICE_X14Y30.A       Tilo                  0.235   mf/ctr/M_ctr_q[17]
                                                       mf/ctr/Mcount_M_ctr_q_val286_1
    SLICE_X13Y31.D2      net (fanout=13)       1.016   mf/ctr/Mcount_M_ctr_q_val286
    SLICE_X13Y31.CLK     Tas                   0.373   mf/ctr/M_ctr_q[21]
                                                       mf/ctr/M_ctr_q_21_rstpot
                                                       mf/ctr/M_ctr_q_21
    -------------------------------------------------  ---------------------------
    Total                                      3.891ns (1.297ns logic, 2.594ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Slack:                  16.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mf/ctr/M_ctr_q_0 (FF)
  Destination:          mf/ctr/M_ctr_q_14 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.905ns (Levels of Logic = 3)
  Clock Path Skew:      -0.014ns (0.295 - 0.309)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mf/ctr/M_ctr_q_0 to mf/ctr/M_ctr_q_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y28.AQ      Tcko                  0.476   mf/ctr/M_ctr_q[2]
                                                       mf/ctr/M_ctr_q_0
    SLICE_X15Y28.A1      net (fanout=2)        0.756   mf/ctr/M_ctr_q[0]
    SLICE_X15Y28.A       Tilo                  0.259   mf/ctr/Mcount_M_ctr_q_val283
                                                       mf/ctr/Mcount_M_ctr_q_val284
    SLICE_X14Y28.B2      net (fanout=2)        0.549   mf/ctr/Mcount_M_ctr_q_val283
    SLICE_X14Y28.B       Tilo                  0.235   mf/ctr/M_ctr_q[2]
                                                       mf/ctr/Mcount_M_ctr_q_val286
    SLICE_X13Y30.D2      net (fanout=15)       1.257   mf/ctr/Mcount_M_ctr_q_val
    SLICE_X13Y30.CLK     Tas                   0.373   mf/ctr/M_ctr_q[14]
                                                       mf/ctr/M_ctr_q_14_rstpot
                                                       mf/ctr/M_ctr_q_14
    -------------------------------------------------  ---------------------------
    Total                                      3.905ns (1.343ns logic, 2.562ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack:                  16.049ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mf/ctr/M_ctr_q_24 (FF)
  Destination:          mf/ctr/M_ctr_q_27 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.904ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.195 - 0.207)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mf/ctr/M_ctr_q_24 to mf/ctr/M_ctr_q_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y32.CQ      Tcko                  0.430   mf/ctr/M_ctr_q[24]
                                                       mf/ctr/M_ctr_q_24
    SLICE_X13Y32.D6      net (fanout=2)        0.871   mf/ctr/M_ctr_q[24]
    SLICE_X13Y32.D       Tilo                  0.259   mf/ctr/M_ctr_q[24]
                                                       mf/ctr/Mcount_M_ctr_q_val281
    SLICE_X14Y30.A3      net (fanout=2)        0.834   mf/ctr/Mcount_M_ctr_q_val28
    SLICE_X14Y30.A       Tilo                  0.235   mf/ctr/M_ctr_q[17]
                                                       mf/ctr/Mcount_M_ctr_q_val286_1
    SLICE_X13Y33.C3      net (fanout=13)       0.902   mf/ctr/Mcount_M_ctr_q_val286
    SLICE_X13Y33.CLK     Tas                   0.373   mf/M_ctr_value[2]
                                                       mf/ctr/M_ctr_q_27_rstpot
                                                       mf/ctr/M_ctr_q_27
    -------------------------------------------------  ---------------------------
    Total                                      3.904ns (1.297ns logic, 2.607ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack:                  16.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mf/ctr/M_ctr_q_24 (FF)
  Destination:          mf/ctr/M_ctr_q_22 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.911ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mf/ctr/M_ctr_q_24 to mf/ctr/M_ctr_q_22
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y32.CQ      Tcko                  0.430   mf/ctr/M_ctr_q[24]
                                                       mf/ctr/M_ctr_q_24
    SLICE_X13Y32.D6      net (fanout=2)        0.871   mf/ctr/M_ctr_q[24]
    SLICE_X13Y32.D       Tilo                  0.259   mf/ctr/M_ctr_q[24]
                                                       mf/ctr/Mcount_M_ctr_q_val281
    SLICE_X14Y30.A3      net (fanout=2)        0.834   mf/ctr/Mcount_M_ctr_q_val28
    SLICE_X14Y30.A       Tilo                  0.235   mf/ctr/M_ctr_q[17]
                                                       mf/ctr/Mcount_M_ctr_q_val286_1
    SLICE_X13Y32.A3      net (fanout=13)       0.909   mf/ctr/Mcount_M_ctr_q_val286
    SLICE_X13Y32.CLK     Tas                   0.373   mf/ctr/M_ctr_q[24]
                                                       mf/ctr/M_ctr_q_22_rstpot
                                                       mf/ctr/M_ctr_q_22
    -------------------------------------------------  ---------------------------
    Total                                      3.911ns (1.297ns logic, 2.614ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------
Slack:                  16.061ns (requirement - (data path - clock path skew + uncertainty))
  Source:               mf/ctr/M_ctr_q_24 (FF)
  Destination:          mf/ctr/M_ctr_q_23 (FF)
  Requirement:          20.000ns
  Data Path Delay:      3.904ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: mf/ctr/M_ctr_q_24 to mf/ctr/M_ctr_q_23
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y32.CQ      Tcko                  0.430   mf/ctr/M_ctr_q[24]
                                                       mf/ctr/M_ctr_q_24
    SLICE_X13Y32.D6      net (fanout=2)        0.871   mf/ctr/M_ctr_q[24]
    SLICE_X13Y32.D       Tilo                  0.259   mf/ctr/M_ctr_q[24]
                                                       mf/ctr/Mcount_M_ctr_q_val281
    SLICE_X14Y30.A3      net (fanout=2)        0.834   mf/ctr/Mcount_M_ctr_q_val28
    SLICE_X14Y30.A       Tilo                  0.235   mf/ctr/M_ctr_q[17]
                                                       mf/ctr/Mcount_M_ctr_q_val286_1
    SLICE_X13Y32.B4      net (fanout=13)       0.902   mf/ctr/Mcount_M_ctr_q_val286
    SLICE_X13Y32.CLK     Tas                   0.373   mf/ctr/M_ctr_q[24]
                                                       mf/ctr/M_ctr_q_23_rstpot
                                                       mf/ctr/M_ctr_q_23
    -------------------------------------------------  ---------------------------
    Total                                      3.904ns (1.297ns logic, 2.607ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.134ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.866ns (535.906MHz) (Tickper)
  Physical resource: mf/M_state_q/CLK0
  Logical resource: mf/M_state_q/CLK0
  Location pin: ILOGIC_X9Y60.CLK0
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.134ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.933ns (Tispwh)
  Physical resource: mf/M_state_q/SR
  Logical resource: mf/M_state_q/SR
  Location pin: ILOGIC_X9Y60.SR
  Clock network: M_reset_cond_out
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X10Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X10Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X10Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: mf/ctr/M_ctr_q[2]/CLK
  Logical resource: mf/ctr/M_ctr_q_0/CK
  Location pin: SLICE_X14Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: mf/ctr/M_ctr_q[2]/CLK
  Logical resource: mf/ctr/M_ctr_q_1/CK
  Location pin: SLICE_X14Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: mf/ctr/M_ctr_q[2]/CLK
  Logical resource: mf/ctr/M_ctr_q_2/CK
  Location pin: SLICE_X14Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: mf/ctr/M_ctr_q[17]/CLK
  Logical resource: mf/ctr/M_ctr_q_15/CK
  Location pin: SLICE_X14Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: mf/ctr/M_ctr_q[17]/CLK
  Logical resource: mf/ctr/M_ctr_q_16/CK
  Location pin: SLICE_X14Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: mf/ctr/M_ctr_q[17]/CLK
  Logical resource: mf/ctr/M_ctr_q_17/CK
  Location pin: SLICE_X14Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: M_reset_cond_out/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X11Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: mf/ctr/M_ctr_q[6]/CLK
  Logical resource: mf/ctr/M_ctr_q_3/CK
  Location pin: SLICE_X13Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: mf/ctr/M_ctr_q[6]/CLK
  Logical resource: mf/ctr/M_ctr_q_4/CK
  Location pin: SLICE_X13Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: mf/ctr/M_ctr_q[6]/CLK
  Logical resource: mf/ctr/M_ctr_q_5/CK
  Location pin: SLICE_X13Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: mf/ctr/M_ctr_q[6]/CLK
  Logical resource: mf/ctr/M_ctr_q_6/CK
  Location pin: SLICE_X13Y28.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: mf/ctr/M_ctr_q[10]/CLK
  Logical resource: mf/ctr/M_ctr_q_7/CK
  Location pin: SLICE_X13Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: mf/ctr/M_ctr_q[10]/CLK
  Logical resource: mf/ctr/M_ctr_q_8/CK
  Location pin: SLICE_X13Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: mf/ctr/M_ctr_q[10]/CLK
  Logical resource: mf/ctr/M_ctr_q_9/CK
  Location pin: SLICE_X13Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: mf/ctr/M_ctr_q[10]/CLK
  Logical resource: mf/ctr/M_ctr_q_10/CK
  Location pin: SLICE_X13Y29.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: mf/ctr/M_ctr_q[14]/CLK
  Logical resource: mf/ctr/M_ctr_q_11/CK
  Location pin: SLICE_X13Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: mf/ctr/M_ctr_q[14]/CLK
  Logical resource: mf/ctr/M_ctr_q_12/CK
  Location pin: SLICE_X13Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: mf/ctr/M_ctr_q[14]/CLK
  Logical resource: mf/ctr/M_ctr_q_13/CK
  Location pin: SLICE_X13Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: mf/ctr/M_ctr_q[14]/CLK
  Logical resource: mf/ctr/M_ctr_q_14/CK
  Location pin: SLICE_X13Y30.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: mf/ctr/M_ctr_q[21]/CLK
  Logical resource: mf/ctr/M_ctr_q_18/CK
  Location pin: SLICE_X13Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: mf/ctr/M_ctr_q[21]/CLK
  Logical resource: mf/ctr/M_ctr_q_19/CK
  Location pin: SLICE_X13Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: mf/ctr/M_ctr_q[21]/CLK
  Logical resource: mf/ctr/M_ctr_q_20/CK
  Location pin: SLICE_X13Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: mf/ctr/M_ctr_q[21]/CLK
  Logical resource: mf/ctr/M_ctr_q_21/CK
  Location pin: SLICE_X13Y31.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: mf/ctr/M_ctr_q[24]/CLK
  Logical resource: mf/ctr/M_ctr_q_22/CK
  Location pin: SLICE_X13Y32.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.457|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1222 paths, 0 nets, and 146 connections

Design statistics:
   Minimum period:   4.457ns{1}   (Maximum frequency: 224.366MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Oct 04 15:01:47 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 170 MB



