// Seed: 2566702402
module module_0 (
    input tri0 id_0,
    input wand id_1,
    input wire id_2,
    output tri id_3,
    input supply1 id_4,
    input supply1 id_5,
    input tri0 id_6,
    output wand id_7,
    input tri0 id_8,
    output supply1 id_9,
    output wand id_10,
    output uwire id_11
    , id_18,
    output tri1 id_12,
    output tri1 id_13,
    input tri0 id_14,
    input supply1 id_15,
    output wor id_16
);
  final $unsigned(20);
  ;
  logic id_19;
  wire  id_20;
endmodule
module module_1 (
    output wor id_0,
    output supply1 id_1,
    input supply1 id_2,
    input uwire id_3,
    input tri0 id_4,
    input tri id_5,
    input tri1 id_6,
    input tri1 id_7,
    input supply1 id_8,
    input tri id_9,
    input wor id_10,
    inout tri id_11
);
  wire id_13;
  module_0 modCall_1 (
      id_11,
      id_5,
      id_8,
      id_11,
      id_11,
      id_9,
      id_7,
      id_1,
      id_10,
      id_11,
      id_1,
      id_0,
      id_0,
      id_0,
      id_8,
      id_7,
      id_1
  );
  assign modCall_1.id_15 = 0;
endmodule
