#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Sun May  8 13:01:57 2022
# Process ID: 18712
# Current directory: C:/Users/user/OneDrive/SOC/GPIO_Interrupt_tutorial/GPIO_Interrupt_tutorial.runs/design_1_axi_gpio_0_0_synth_1
# Command line: vivado.exe -log design_1_axi_gpio_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_axi_gpio_0_0.tcl
# Log file: C:/Users/user/OneDrive/SOC/GPIO_Interrupt_tutorial/GPIO_Interrupt_tutorial.runs/design_1_axi_gpio_0_0_synth_1/design_1_axi_gpio_0_0.vds
# Journal file: C:/Users/user/OneDrive/SOC/GPIO_Interrupt_tutorial/GPIO_Interrupt_tutorial.runs/design_1_axi_gpio_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source design_1_axi_gpio_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:17 . Memory (MB): peak = 358.293 ; gain = 95.848
INFO: [Synth 8-638] synthesizing module 'design_1_axi_gpio_0_0' [c:/Users/user/OneDrive/SOC/GPIO_Interrupt_tutorial/GPIO_Interrupt_tutorial.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/synth/design_1_axi_gpio_0_0.vhd:84]
INFO: [Synth 8-638] synthesizing module 'axi_gpio' [c:/Users/user/OneDrive/SOC/GPIO_Interrupt_tutorial/GPIO_Interrupt_tutorial.srcs/sources_1/bd/design_1/ipshared/e9c1/hdl/axi_gpio_v2_0_vh_rfs.vhd:1358]
INFO: [Synth 8-638] synthesizing module 'axi_lite_ipif' [c:/Users/user/OneDrive/SOC/GPIO_Interrupt_tutorial/GPIO_Interrupt_tutorial.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'slave_attachment' [c:/Users/user/OneDrive/SOC/GPIO_Interrupt_tutorial/GPIO_Interrupt_tutorial.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-638] synthesizing module 'address_decoder' [c:/Users/user/OneDrive/SOC/GPIO_Interrupt_tutorial/GPIO_Interrupt_tutorial.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-638] synthesizing module 'pselect_f' [c:/Users/user/OneDrive/SOC/GPIO_Interrupt_tutorial/GPIO_Interrupt_tutorial.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f' (1#1) [c:/Users/user/OneDrive/SOC/GPIO_Interrupt_tutorial/GPIO_Interrupt_tutorial.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized0' [c:/Users/user/OneDrive/SOC/GPIO_Interrupt_tutorial/GPIO_Interrupt_tutorial.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized0' (1#1) [c:/Users/user/OneDrive/SOC/GPIO_Interrupt_tutorial/GPIO_Interrupt_tutorial.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized1' [c:/Users/user/OneDrive/SOC/GPIO_Interrupt_tutorial/GPIO_Interrupt_tutorial.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized1' (1#1) [c:/Users/user/OneDrive/SOC/GPIO_Interrupt_tutorial/GPIO_Interrupt_tutorial.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-638] synthesizing module 'pselect_f__parameterized2' [c:/Users/user/OneDrive/SOC/GPIO_Interrupt_tutorial/GPIO_Interrupt_tutorial.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'pselect_f__parameterized2' (1#1) [c:/Users/user/OneDrive/SOC/GPIO_Interrupt_tutorial/GPIO_Interrupt_tutorial.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1534]
INFO: [Synth 8-256] done synthesizing module 'address_decoder' (2#1) [c:/Users/user/OneDrive/SOC/GPIO_Interrupt_tutorial/GPIO_Interrupt_tutorial.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:1775]
INFO: [Synth 8-256] done synthesizing module 'slave_attachment' (3#1) [c:/Users/user/OneDrive/SOC/GPIO_Interrupt_tutorial/GPIO_Interrupt_tutorial.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2341]
INFO: [Synth 8-256] done synthesizing module 'axi_lite_ipif' (4#1) [c:/Users/user/OneDrive/SOC/GPIO_Interrupt_tutorial/GPIO_Interrupt_tutorial.srcs/sources_1/bd/design_1/ipshared/cced/hdl/axi_lite_ipif_v3_0_vh_rfs.vhd:2948]
INFO: [Synth 8-638] synthesizing module 'GPIO_Core' [c:/Users/user/OneDrive/SOC/GPIO_Interrupt_tutorial/GPIO_Interrupt_tutorial.srcs/sources_1/bd/design_1/ipshared/e9c1/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-638] synthesizing module 'cdc_sync' [c:/Users/user/OneDrive/SOC/GPIO_Interrupt_tutorial/GPIO_Interrupt_tutorial.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'cdc_sync' (5#1) [c:/Users/user/OneDrive/SOC/GPIO_Interrupt_tutorial/GPIO_Interrupt_tutorial.srcs/sources_1/bd/design_1/ipshared/ef1e/hdl/lib_cdc_v1_0_rfs.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'GPIO_Core' (6#1) [c:/Users/user/OneDrive/SOC/GPIO_Interrupt_tutorial/GPIO_Interrupt_tutorial.srcs/sources_1/bd/design_1/ipshared/e9c1/hdl/axi_gpio_v2_0_vh_rfs.vhd:178]
INFO: [Synth 8-256] done synthesizing module 'axi_gpio' (7#1) [c:/Users/user/OneDrive/SOC/GPIO_Interrupt_tutorial/GPIO_Interrupt_tutorial.srcs/sources_1/bd/design_1/ipshared/e9c1/hdl/axi_gpio_v2_0_vh_rfs.vhd:1358]
INFO: [Synth 8-256] done synthesizing module 'design_1_axi_gpio_0_0' (8#1) [c:/Users/user/OneDrive/SOC/GPIO_Interrupt_tutorial/GPIO_Interrupt_tutorial.srcs/sources_1/bd/design_1/ip/design_1_axi_gpio_0_0/synth/design_1_axi_gpio_0_0.vhd:84]
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 402.383 ; gain = 139.938
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 402.383 ; gain = 139.938
INFO: [Device 21-403] Loading part xc7z020clg484-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 735.906 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 735.906 ; gain = 473.461
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:50 ; elapsed = 00:00:51 . Memory (MB): peak = 735.906 ; gain = 473.461
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 735.906 ; gain = 473.461
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:50 ; elapsed = 00:00:52 . Memory (MB): peak = 735.906 ; gain = 473.461
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:52 ; elapsed = 00:00:54 . Memory (MB): peak = 735.906 ; gain = 473.461
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:13 ; elapsed = 00:01:15 . Memory (MB): peak = 735.906 ; gain = 473.461
Finished Timing Optimization : Time (s): cpu = 00:01:13 ; elapsed = 00:01:15 . Memory (MB): peak = 735.906 ; gain = 473.461
Finished Technology Mapping : Time (s): cpu = 00:01:13 ; elapsed = 00:01:15 . Memory (MB): peak = 735.906 ; gain = 473.461
Finished IO Insertion : Time (s): cpu = 00:01:15 ; elapsed = 00:01:17 . Memory (MB): peak = 735.906 ; gain = 473.461
Finished Renaming Generated Instances : Time (s): cpu = 00:01:15 ; elapsed = 00:01:17 . Memory (MB): peak = 735.906 ; gain = 473.461
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:15 ; elapsed = 00:01:17 . Memory (MB): peak = 735.906 ; gain = 473.461
Finished Renaming Generated Ports : Time (s): cpu = 00:01:15 ; elapsed = 00:01:17 . Memory (MB): peak = 735.906 ; gain = 473.461
Finished Handling Custom Attributes : Time (s): cpu = 00:01:15 ; elapsed = 00:01:17 . Memory (MB): peak = 735.906 ; gain = 473.461
Finished Renaming Generated Nets : Time (s): cpu = 00:01:15 ; elapsed = 00:01:17 . Memory (MB): peak = 735.906 ; gain = 473.461

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     2|
|2     |LUT2 |     9|
|3     |LUT3 |     8|
|4     |LUT4 |    11|
|5     |LUT5 |    11|
|6     |LUT6 |    12|
|7     |FDRE |    60|
|8     |FDSE |     8|
+------+-----+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:15 ; elapsed = 00:01:17 . Memory (MB): peak = 735.906 ; gain = 473.461
synth_design: Time (s): cpu = 00:01:17 ; elapsed = 00:01:20 . Memory (MB): peak = 735.906 ; gain = 484.234
