(* use_dsp48="no" *) (* use_dsp="no" *) module top  (y, clk, wire0, wire1, wire2, wire3, wire4);
  output wire [(32'h109):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'h8):(1'h0)] wire0;
  input wire signed [(3'h6):(1'h0)] wire1;
  input wire [(5'h14):(1'h0)] wire2;
  input wire signed [(4'he):(1'h0)] wire3;
  input wire signed [(5'h10):(1'h0)] wire4;
  wire signed [(3'h7):(1'h0)] wire67;
  wire signed [(5'h10):(1'h0)] wire50;
  wire [(4'he):(1'h0)] wire49;
  wire signed [(4'ha):(1'h0)] wire48;
  wire signed [(4'h8):(1'h0)] wire47;
  wire [(5'h13):(1'h0)] wire45;
  reg [(4'hf):(1'h0)] reg66 = (1'h0);
  reg [(5'h15):(1'h0)] reg65 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg64 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg63 = (1'h0);
  reg [(3'h6):(1'h0)] reg62 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg61 = (1'h0);
  reg [(4'hf):(1'h0)] reg60 = (1'h0);
  reg [(5'h11):(1'h0)] reg59 = (1'h0);
  reg [(2'h2):(1'h0)] reg58 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg57 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg56 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg55 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg53 = (1'h0);
  reg [(4'h8):(1'h0)] reg52 = (1'h0);
  reg [(4'hc):(1'h0)] reg51 = (1'h0);
  reg [(5'h13):(1'h0)] forvar54 = (1'h0);
  assign y = {wire67,
                 wire50,
                 wire49,
                 wire48,
                 wire47,
                 wire45,
                 reg66,
                 reg65,
                 reg64,
                 reg63,
                 reg62,
                 reg61,
                 reg60,
                 reg59,
                 reg58,
                 reg57,
                 reg56,
                 reg55,
                 reg53,
                 reg52,
                 reg51,
                 forvar54,
                 (1'h0)};
  module5 #() modinst46 (.wire8(wire3), .wire10(wire0), .wire7(wire1), .y(wire45), .wire9(wire4), .clk(clk), .wire6(wire2));
  assign wire47 = "yn";
  assign wire48 = "CVYvIRSyytnh";
  assign wire49 = (wire0 ^ "Dm7Srctr4rACIvzOF");
  assign wire50 = "GdYwv";
  always
    @(posedge clk) begin
      reg51 <= "t";
      reg52 <= wire48;
    end
  always
    @(posedge clk) begin
      reg53 <= {((~|"sdpx2GJMllEU1J9WtZ") <= "fzsLhUfa41vtVoF9PG")};
      for (forvar54 = (1'h0); (forvar54 < (1'h1)); forvar54 = (forvar54 + (1'h1)))
        begin
          reg55 <= $signed(wire48[(4'ha):(1'h1)]);
          if ((({$signed({wire45}),
                  $unsigned(reg53[(3'h5):(2'h3)])} << $unsigned($signed((reg52 > wire2)))) ?
              $signed(((wire2 <= (^~reg53)) ?
                  $signed($signed(wire49)) : $unsigned("9Ud5aYofNK"))) : (~&(~&((reg51 ?
                  wire2 : reg52) ~^ ((8'ha1) ? wire50 : wire4))))))
            begin
              reg56 <= $signed((~^{((!wire49) ? $signed(wire48) : wire45)}));
              reg57 <= (~&forvar54[(3'h7):(1'h0)]);
              reg58 <= "LRODIHJ1Mbkw";
              reg59 <= ("opE" ?
                  $signed($unsigned($signed({(8'ha4), reg53}))) : "CFiA");
            end
          else
            begin
              reg56 <= (&(reg55[(3'h7):(2'h3)] <<< (~"4MhfutWmsyBtPs6ERiS")));
            end
          reg60 <= reg57;
        end
      if ((($signed((~^$signed(wire1))) | (^(wire0 | (8'hb7)))) ?
          "yanPlMamAx7" : $signed($unsigned("L"))))
        begin
          reg61 <= $unsigned((~wire4));
          reg62 <= wire48;
        end
      else
        begin
          reg61 <= $signed(wire0[(1'h0):(1'h0)]);
          if (((-((-reg58[(1'h1):(1'h1)]) <= $signed($unsigned(reg61)))) ^ (~^{reg61,
              "w3NBhwo0CGWi0hBo"})))
            begin
              reg62 <= reg57[(1'h1):(1'h0)];
            end
          else
            begin
              reg62 <= wire1;
              reg63 <= forvar54;
              reg64 <= ("EwQH884D8hT2cq82We0a" <= {wire2,
                  reg58[(1'h0):(1'h0)]});
              reg65 <= (^$unsigned(((^reg51) ? wire47 : wire3)));
            end
        end
      reg66 <= ((reg61[(1'h0):(1'h0)] ?
              ("8gZoW" ?
                  reg52[(3'h5):(1'h1)] : $signed(wire48)) : reg64[(3'h5):(3'h4)]) ?
          $unsigned($unsigned($signed((^~reg56)))) : $unsigned("h3DVitU1"));
    end
  assign wire67 = ($unsigned(reg64) ?
                      reg56 : {$unsigned($unsigned((!wire3))),
                          reg58[(1'h0):(1'h0)]});
endmodule

(* use_dsp48="no" *) (* use_dsp="no" *) module module5  (y, clk, wire10, wire9, wire8, wire7, wire6);
  output wire [(32'h190):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire signed [(4'h8):(1'h0)] wire10;
  input wire signed [(5'h10):(1'h0)] wire9;
  input wire signed [(4'hb):(1'h0)] wire8;
  input wire signed [(3'h6):(1'h0)] wire7;
  input wire [(3'h7):(1'h0)] wire6;
  wire [(5'h13):(1'h0)] wire44;
  wire signed [(5'h11):(1'h0)] wire43;
  wire [(5'h14):(1'h0)] wire42;
  wire signed [(4'hb):(1'h0)] wire13;
  wire signed [(4'hf):(1'h0)] wire12;
  wire signed [(3'h6):(1'h0)] wire11;
  reg signed [(4'h9):(1'h0)] reg41 = (1'h0);
  reg [(5'h11):(1'h0)] reg40 = (1'h0);
  reg [(3'h7):(1'h0)] reg38 = (1'h0);
  reg signed [(2'h2):(1'h0)] reg37 = (1'h0);
  reg [(3'h4):(1'h0)] reg36 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg35 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg34 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg33 = (1'h0);
  reg [(2'h3):(1'h0)] reg32 = (1'h0);
  reg [(4'hd):(1'h0)] reg30 = (1'h0);
  reg [(5'h10):(1'h0)] reg29 = (1'h0);
  reg [(5'h14):(1'h0)] reg27 = (1'h0);
  reg signed [(4'ha):(1'h0)] reg14 = (1'h0);
  reg [(4'ha):(1'h0)] reg24 = (1'h0);
  reg [(3'h5):(1'h0)] reg23 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg22 = (1'h0);
  reg [(4'hf):(1'h0)] reg21 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg20 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg19 = (1'h0);
  reg [(4'hd):(1'h0)] reg16 = (1'h0);
  reg [(4'hd):(1'h0)] reg15 = (1'h0);
  reg [(5'h11):(1'h0)] reg39 = (1'h0);
  reg [(3'h4):(1'h0)] reg31 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg28 = (1'h0);
  reg signed [(3'h7):(1'h0)] forvar26 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg25 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg18 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg17 = (1'h0);
  reg signed [(5'h14):(1'h0)] forvar14 = (1'h0);
  assign y = {wire44,
                 wire43,
                 wire42,
                 wire13,
                 wire12,
                 wire11,
                 reg41,
                 reg40,
                 reg38,
                 reg37,
                 reg36,
                 reg35,
                 reg34,
                 reg33,
                 reg32,
                 reg30,
                 reg29,
                 reg27,
                 reg14,
                 reg24,
                 reg23,
                 reg22,
                 reg21,
                 reg20,
                 reg19,
                 reg16,
                 reg15,
                 reg39,
                 reg31,
                 reg28,
                 forvar26,
                 reg25,
                 reg18,
                 reg17,
                 forvar14,
                 (1'h0)};
  assign wire11 = "";
  assign wire12 = "PPxgRFPx5X9NoLiB8hD";
  assign wire13 = $signed($signed((8'ha7)));
  always
    @(posedge clk) begin
      if ({(wire10[(1'h0):(1'h0)] ?
              (("849Ket" ? $unsigned((8'h9c)) : wire9[(4'h9):(3'h7)]) ?
                  "iMVV64Rp199eJAf" : ((-wire8) >> (wire9 ?
                      wire11 : wire6))) : (8'h9d))})
        begin
          for (forvar14 = (1'h0); (forvar14 < (2'h2)); forvar14 = (forvar14 + (1'h1)))
            begin
              reg15 <= forvar14;
              reg16 <= (^("rm9b0" ?
                  {$unsigned((^wire6)),
                      wire10[(1'h1):(1'h1)]} : $signed(reg15)));
              reg17 = (^("x70YHtg9SZoZCE" >>> (wire13 | $signed($signed(wire12)))));
              reg18 = $unsigned(forvar14);
            end
          if ("8tn6lxUoKq6xVvQ")
            begin
              reg19 <= wire12[(3'h5):(3'h5)];
              reg20 <= ($signed(($signed({(8'hae), wire9}) ~^ $signed((reg19 ?
                  forvar14 : reg17)))) <= ("P24Ni0gZ5qnywKwu7" << (~&wire8[(2'h3):(1'h0)])));
            end
          else
            begin
              reg19 <= (({(forvar14[(2'h2):(1'h1)] > (reg17 ? reg19 : reg18))} ?
                  {(8'hbc),
                      (~&(!wire10))} : (~&(wire13[(3'h5):(2'h2)] ^ (wire11 || (7'h41))))) | (+$signed(((-wire13) ?
                  ((7'h44) ? (8'hb9) : (8'ha3)) : "ZrOthUOWSd5fNMDMOP"))));
              reg20 <= ("7adHy" ?
                  ($unsigned(((reg17 <= (8'hbf)) < $signed(reg19))) ?
                      wire12 : reg15[(3'h7):(2'h2)]) : wire12[(3'h5):(3'h4)]);
              reg21 <= $unsigned($unsigned("ywlYQOZt"));
              reg22 <= "4rxC0Gkd0";
              reg23 <= {((reg15 ?
                      "e" : (^~$signed(wire9))) & ((reg18[(4'h8):(2'h2)] ?
                          (wire12 ? reg15 : wire9) : {wire10, reg22}) ?
                      reg17[(3'h4):(1'h1)] : ((reg16 + (8'hac)) >> (!(7'h43))))),
                  $signed(wire10[(2'h2):(2'h2)])};
            end
          reg24 <= {reg15, reg20[(4'h9):(3'h4)]};
        end
      else
        begin
          if ($unsigned({{(~^(wire11 >> reg20))}, (!"qxerS9VHehPoACw")}))
            begin
              reg14 <= wire6[(1'h1):(1'h1)];
              reg15 <= ({wire13[(1'h1):(1'h1)]} && ((^~($unsigned(reg22) << reg16[(2'h2):(1'h1)])) ?
                  ($signed(reg15) < (~^"")) : ("PAbB8K4KM" >= ((wire11 ?
                          (8'hae) : reg17) ?
                      (8'ha6) : (-wire7)))));
              reg16 <= wire9;
              reg19 <= reg16;
              reg25 = (((($signed(reg23) && reg19[(1'h0):(1'h0)]) ?
                      (((8'ha6) ? reg19 : (7'h44)) ?
                          (reg14 ^~ reg21) : {reg17, reg19}) : {$signed(reg19),
                          {reg17,
                              reg14}}) | $unsigned($signed(wire13[(2'h3):(1'h1)]))) ?
                  wire12 : $signed({"YHu18VAAqO"}));
            end
          else
            begin
              reg14 <= (($unsigned(((reg18 ?
                      wire13 : reg24) >= reg24)) >> "WXlKZXp0YU5hu2AUX") ?
                  wire6 : (reg25 ?
                      (($unsigned(reg24) & (reg17 ?
                          reg23 : reg20)) < reg16) : "LsBs0Ne6tnTQqSIq05"));
              reg17 = ("0ESB3oQw2U" ?
                  ($signed((~^(reg24 >> wire13))) ?
                      (reg15 > $signed((reg20 >= wire10))) : (~^$unsigned($unsigned(wire10)))) : reg19[(1'h1):(1'h0)]);
              reg18 = (~&$signed(reg22[(4'h8):(2'h3)]));
              reg25 = (((((8'ha6) * {reg24,
                      reg22}) >>> reg17[(2'h2):(1'h1)]) < $unsigned({reg18,
                      (^~reg15)})) ?
                  (^(wire10[(3'h4):(2'h2)] ?
                      "QEMcZlTAFi2dAY5Jv83" : reg22)) : (^~(~|$signed(wire6[(3'h4):(2'h3)]))));
            end
        end
      for (forvar26 = (1'h0); (forvar26 < (1'h0)); forvar26 = (forvar26 + (1'h1)))
        begin
          if (reg14[(2'h2):(1'h0)])
            begin
              reg27 <= (~$signed($signed(forvar26[(3'h4):(3'h4)])));
              reg28 = "79H7Uw93e2qMstb";
              reg29 <= "HkyybKQ";
              reg30 <= $unsigned($unsigned((((reg18 ? reg27 : wire7) - wire10) ?
                  $signed((reg28 ? reg20 : reg28)) : ((wire7 ?
                      reg18 : reg23) && (reg19 ? wire7 : reg17)))));
            end
          else
            begin
              reg28 = reg23[(2'h2):(2'h2)];
              reg31 = (reg24[(4'h8):(3'h7)] ?
                  (+(~&$signed((!wire13)))) : $unsigned(("KolHP3NZEahQ" ?
                      $unsigned("FxdhNWunefSX8J") : wire6)));
              reg32 <= $unsigned(("Fuk" ? wire7[(3'h5):(2'h3)] : wire6));
              reg33 <= forvar14[(5'h11):(5'h10)];
              reg34 <= (+(!"5QkwrnNv"));
            end
          if ((+reg15))
            begin
              reg35 <= "oopX2IUgXK6WV7l7p";
              reg36 <= reg27[(5'h12):(3'h7)];
              reg37 <= reg22[(3'h7):(3'h4)];
              reg38 <= reg24;
            end
          else
            begin
              reg39 = (8'h9f);
              reg40 <= $signed((({(reg25 ~^ reg36)} << wire11[(3'h5):(2'h2)]) >>> ($unsigned(((7'h44) ?
                  wire9 : reg30)) != (8'hb0))));
            end
        end
      reg41 <= {$unsigned((($signed(reg19) ? reg36 : reg15[(4'h8):(1'h0)]) ?
              ({wire12} >= (wire13 ? reg17 : (8'hac))) : "75OL1Df"))};
    end
  assign wire42 = ($signed((&(8'hae))) <= (wire12 >> $signed("zuSfTgh")));
  assign wire43 = $signed($signed(reg40));
  assign wire44 = wire8;
endmodule