# Matrix Multiplication in VHDL

Parameterizable matrix multiplication design for the second year 'Digital Design and HDL' autumn term module - Department of Electronic Engineering, University of York (2018).

The assignemnt was to design a parameterizable circuit in Vivado that implements the matrix multiplication algorithm for signed integers.

The assignment was awarded 90 overall.
