Info (10281): Verilog HDL Declaration information at acl_ic_master_endpoint.v(35): object "ID" differs only in case from object "id" in the same scope File: D:/intelFPGA/19.1/hls/examples/HLS_Project3/test-fpga.prj/quartus/db/ip/count/submodules/acl_ic_master_endpoint.v Line: 35
Info (10281): Verilog HDL Declaration information at acl_pop.v(55): object "POP_GARBAGE" differs only in case from object "pop_garbage" in the same scope File: D:/intelFPGA/19.1/hls/examples/HLS_Project3/test-fpga.prj/quartus/db/ip/count/submodules/acl_pop.v Line: 55
Warning (10273): Verilog HDL warning at acl_push.v(93): extended using "x" or "z" File: D:/intelFPGA/19.1/hls/examples/HLS_Project3/test-fpga.prj/quartus/db/ip/count/submodules/acl_push.v Line: 93
Info (10281): Verilog HDL Declaration information at lsu_basic_coalescer.v(550): object "TIMEOUT" differs only in case from object "timeout" in the same scope File: D:/intelFPGA/19.1/hls/examples/HLS_Project3/test-fpga.prj/quartus/db/ip/count/submodules/lsu_basic_coalescer.v Line: 550
Warning (10268): Verilog HDL information at lsu_burst_coalesced_pipelined_write.sv(993): always construct contains both blocking and non-blocking assignments File: D:/intelFPGA/19.1/hls/examples/HLS_Project3/test-fpga.prj/quartus/db/ip/count/submodules/lsu_burst_coalesced_pipelined_write.sv Line: 993
Warning (10268): Verilog HDL information at lsu_bursting_load_stores.v(563): always construct contains both blocking and non-blocking assignments File: D:/intelFPGA/19.1/hls/examples/HLS_Project3/test-fpga.prj/quartus/db/ip/count/submodules/lsu_bursting_load_stores.v Line: 563
Info (10281): Verilog HDL Declaration information at lsu_bursting_load_stores.v(954): object "TIME_OUT" differs only in case from object "time_out" in the same scope File: D:/intelFPGA/19.1/hls/examples/HLS_Project3/test-fpga.prj/quartus/db/ip/count/submodules/lsu_bursting_load_stores.v Line: 954
Info (10281): Verilog HDL Declaration information at lsu_bursting_load_stores.v(955): object "MAX_THREAD" differs only in case from object "max_thread" in the same scope File: D:/intelFPGA/19.1/hls/examples/HLS_Project3/test-fpga.prj/quartus/db/ip/count/submodules/lsu_bursting_load_stores.v Line: 955
Info (10281): Verilog HDL Declaration information at lsu_bursting_load_stores.v(1689): object "TIMEOUT" differs only in case from object "timeout" in the same scope File: D:/intelFPGA/19.1/hls/examples/HLS_Project3/test-fpga.prj/quartus/db/ip/count/submodules/lsu_bursting_load_stores.v Line: 1689
Info (10281): Verilog HDL Declaration information at lsu_bursting_load_stores.v(1690): object "TIMEOUT_NOT_ALL_BE" differs only in case from object "timeout_not_all_be" in the same scope File: D:/intelFPGA/19.1/hls/examples/HLS_Project3/test-fpga.prj/quartus/db/ip/count/submodules/lsu_bursting_load_stores.v Line: 1690
Warning (10268): Verilog HDL information at lsu_streaming.v(159): always construct contains both blocking and non-blocking assignments File: D:/intelFPGA/19.1/hls/examples/HLS_Project3/test-fpga.prj/quartus/db/ip/count/submodules/lsu_streaming.v Line: 159
Warning (10268): Verilog HDL information at lsu_streaming.v(706): always construct contains both blocking and non-blocking assignments File: D:/intelFPGA/19.1/hls/examples/HLS_Project3/test-fpga.prj/quartus/db/ip/count/submodules/lsu_streaming.v Line: 706
Warning (10273): Verilog HDL warning at lsu_top.v(798): extended using "x" or "z" File: D:/intelFPGA/19.1/hls/examples/HLS_Project3/test-fpga.prj/quartus/db/ip/count/submodules/lsu_top.v Line: 798
Warning (10273): Verilog HDL warning at lsu_top.v(871): extended using "x" or "z" File: D:/intelFPGA/19.1/hls/examples/HLS_Project3/test-fpga.prj/quartus/db/ip/count/submodules/lsu_top.v Line: 871
Info (10281): Verilog HDL Declaration information at st_top.v(132): object "NON_BLOCKING" differs only in case from object "non_blocking" in the same scope File: D:/intelFPGA/19.1/hls/examples/HLS_Project3/test-fpga.prj/quartus/db/ip/count/submodules/st_top.v Line: 132
Info (10281): Verilog HDL Declaration information at st_top.v(131): object "INIT_VAL" differs only in case from object "init_val" in the same scope File: D:/intelFPGA/19.1/hls/examples/HLS_Project3/test-fpga.prj/quartus/db/ip/count/submodules/st_top.v Line: 131
Info (10281): Verilog HDL Declaration information at st_top.v(299): object "NON_BLOCKING" differs only in case from object "non_blocking" in the same scope File: D:/intelFPGA/19.1/hls/examples/HLS_Project3/test-fpga.prj/quartus/db/ip/count/submodules/st_top.v Line: 299
