Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (lin64) Build 3247384 Thu Jun 10 19:36:07 MDT 2021
| Date         : Mon Oct 11 14:05:23 2021
| Host         : l05-Precision-5520 running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_timing_summary -max_paths 10 -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a15t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     79.110        0.000                      0                   50        0.191        0.000                      0                   50       41.160        0.000                       0                    43  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 41.660}     83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        79.110        0.000                      0                   50        0.191        0.000                      0                   50       41.160        0.000                       0                    43  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       79.110ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.110ns  (required time - arrival time)
  Source:                 cells_x[3].cells_y[3].CELL/state_q_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            cells_x[4].cells_y[2].CELL/state_q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.187ns  (logic 1.062ns (25.362%)  route 3.125ns (74.638%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 88.201 - 83.330 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.625     5.169    cells_x[3].cells_y[3].CELL/clk_IBUF_BUFG
    SLICE_X61Y93         FDSE                                         r  cells_x[3].cells_y[3].CELL/state_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y93         FDSE (Prop_fdse_C_Q)         0.456     5.625 r  cells_x[3].cells_y[3].CELL/state_q_reg/Q
                         net (fo=32, routed)          1.731     7.355    cells_x[5].cells_y[3].CELL/bordered_cells_q_24
    SLICE_X59Y93         LUT6 (Prop_lut6_I5_O)        0.124     7.479 r  cells_x[5].cells_y[3].CELL/state_q_i_7__6/O
                         net (fo=2, routed)           0.726     8.205    cells_x[5].cells_y[3].CELL/state_q_i_7__6_n_0
    SLICE_X59Y92         LUT3 (Prop_lut3_I0_O)        0.150     8.355 r  cells_x[5].cells_y[3].CELL/state_q_i_3__5/O
                         net (fo=1, routed)           0.669     9.024    cells_x[5].cells_y[3].CELL/state_q_i_3__5_n_0
    SLICE_X59Y92         LUT6 (Prop_lut6_I2_O)        0.332     9.356 r  cells_x[5].cells_y[3].CELL/state_q_i_1__16/O
                         net (fo=1, routed)           0.000     9.356    cells_x[4].cells_y[2].CELL/state_q_reg_1
    SLICE_X59Y92         FDRE                                         r  cells_x[4].cells_y[2].CELL/state_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.507    88.201    cells_x[4].cells_y[2].CELL/clk_IBUF_BUFG
    SLICE_X59Y92         FDRE                                         r  cells_x[4].cells_y[2].CELL/state_q_reg/C
                         clock pessimism              0.271    88.473    
                         clock uncertainty           -0.035    88.437    
    SLICE_X59Y92         FDRE (Setup_fdre_C_D)        0.029    88.466    cells_x[4].cells_y[2].CELL/state_q_reg
  -------------------------------------------------------------------
                         required time                         88.466    
                         arrival time                          -9.356    
  -------------------------------------------------------------------
                         slack                                 79.110    

Slack (MET) :             79.225ns  (required time - arrival time)
  Source:                 cells_x[2].cells_y[3].CELL/state_q_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            cells_x[3].cells_y[4].CELL/state_q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.061ns  (logic 1.064ns (26.203%)  route 2.997ns (73.797%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 88.203 - 83.330 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.625     5.169    cells_x[2].cells_y[3].CELL/clk_IBUF_BUFG
    SLICE_X61Y94         FDSE                                         r  cells_x[2].cells_y[3].CELL/state_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDSE (Prop_fdse_C_Q)         0.456     5.625 r  cells_x[2].cells_y[3].CELL/state_q_reg/Q
                         net (fo=29, routed)          1.676     7.300    cells_x[3].cells_y[3].CELL/bordered_cells_q_23
    SLICE_X62Y92         LUT6 (Prop_lut6_I3_O)        0.124     7.424 r  cells_x[3].cells_y[3].CELL/state_q_i_5__5/O
                         net (fo=2, routed)           0.638     8.063    cells_x[3].cells_y[3].CELL/state_q_i_5__5_n_0
    SLICE_X62Y93         LUT3 (Prop_lut3_I2_O)        0.152     8.215 r  cells_x[3].cells_y[3].CELL/state_q_i_3__4/O
                         net (fo=1, routed)           0.682     8.897    cells_x[3].cells_y[3].CELL/state_q_i_3__4_n_0
    SLICE_X62Y93         LUT6 (Prop_lut6_I2_O)        0.332     9.229 r  cells_x[3].cells_y[3].CELL/state_q_i_1__14/O
                         net (fo=1, routed)           0.000     9.229    cells_x[3].cells_y[4].CELL/state_q_reg_4
    SLICE_X62Y93         FDRE                                         r  cells_x[3].cells_y[4].CELL/state_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.509    88.203    cells_x[3].cells_y[4].CELL/clk_IBUF_BUFG
    SLICE_X62Y93         FDRE                                         r  cells_x[3].cells_y[4].CELL/state_q_reg/C
                         clock pessimism              0.257    88.461    
                         clock uncertainty           -0.035    88.425    
    SLICE_X62Y93         FDRE (Setup_fdre_C_D)        0.029    88.454    cells_x[3].cells_y[4].CELL/state_q_reg
  -------------------------------------------------------------------
                         required time                         88.454    
                         arrival time                          -9.229    
  -------------------------------------------------------------------
                         slack                                 79.225    

Slack (MET) :             79.280ns  (required time - arrival time)
  Source:                 cells_x[3].cells_y[3].CELL/state_q_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            cells_x[2].cells_y[2].CELL/state_q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.108ns  (logic 0.854ns (20.789%)  route 3.254ns (79.211%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 88.202 - 83.330 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.625     5.169    cells_x[3].cells_y[3].CELL/clk_IBUF_BUFG
    SLICE_X61Y93         FDSE                                         r  cells_x[3].cells_y[3].CELL/state_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y93         FDSE (Prop_fdse_C_Q)         0.456     5.625 r  cells_x[3].cells_y[3].CELL/state_q_reg/Q
                         net (fo=32, routed)          1.999     7.623    cells_x[2].cells_y[2].CELL/bordered_cells_q_24
    SLICE_X61Y95         LUT6 (Prop_lut6_I1_O)        0.124     7.747 r  cells_x[2].cells_y[2].CELL/state_q_i_4__2/O
                         net (fo=2, routed)           0.661     8.408    cells_x[2].cells_y[2].CELL/state_q_i_4__2_n_0
    SLICE_X60Y95         LUT6 (Prop_lut6_I3_O)        0.124     8.532 r  cells_x[2].cells_y[2].CELL/state_q_i_3__2/O
                         net (fo=1, routed)           0.594     9.127    cells_x[2].cells_y[2].CELL/state_q_i_3__2_n_0
    SLICE_X60Y94         LUT4 (Prop_lut4_I2_O)        0.150     9.277 r  cells_x[2].cells_y[2].CELL/state_q_i_1__5/O
                         net (fo=1, routed)           0.000     9.277    cells_x[2].cells_y[2].CELL/state_q_i_1__5_n_0
    SLICE_X60Y94         FDRE                                         r  cells_x[2].cells_y[2].CELL/state_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.508    88.202    cells_x[2].cells_y[2].CELL/clk_IBUF_BUFG
    SLICE_X60Y94         FDRE                                         r  cells_x[2].cells_y[2].CELL/state_q_reg/C
                         clock pessimism              0.271    88.474    
                         clock uncertainty           -0.035    88.438    
    SLICE_X60Y94         FDRE (Setup_fdre_C_D)        0.118    88.556    cells_x[2].cells_y[2].CELL/state_q_reg
  -------------------------------------------------------------------
                         required time                         88.556    
                         arrival time                          -9.277    
  -------------------------------------------------------------------
                         slack                                 79.280    

Slack (MET) :             79.407ns  (required time - arrival time)
  Source:                 cells_x[3].cells_y[3].CELL/state_q_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            cells_x[3].cells_y[2].CELL/state_q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.891ns  (logic 1.064ns (27.344%)  route 2.827ns (72.656%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 88.202 - 83.330 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.625     5.169    cells_x[3].cells_y[3].CELL/clk_IBUF_BUFG
    SLICE_X61Y93         FDSE                                         r  cells_x[3].cells_y[3].CELL/state_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y93         FDSE (Prop_fdse_C_Q)         0.456     5.625 r  cells_x[3].cells_y[3].CELL/state_q_reg/Q
                         net (fo=32, routed)          1.742     7.367    cells_x[3].cells_y[2].CELL/bordered_cells_q_24
    SLICE_X59Y94         LUT6 (Prop_lut6_I4_O)        0.124     7.491 r  cells_x[3].cells_y[2].CELL/state_q_i_7__4/O
                         net (fo=2, routed)           0.678     8.169    cells_x[3].cells_y[2].CELL/state_q_reg_0
    SLICE_X59Y94         LUT3 (Prop_lut3_I0_O)        0.152     8.321 r  cells_x[3].cells_y[2].CELL/state_q_i_3__3/O
                         net (fo=1, routed)           0.407     8.728    cells_x[3].cells_y[2].CELL/state_q_i_3__3_n_0
    SLICE_X59Y94         LUT6 (Prop_lut6_I2_O)        0.332     9.060 r  cells_x[3].cells_y[2].CELL/state_q_i_1__13/O
                         net (fo=1, routed)           0.000     9.060    cells_x[3].cells_y[2].CELL/state_q_i_1__13_n_0
    SLICE_X59Y94         FDRE                                         r  cells_x[3].cells_y[2].CELL/state_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.508    88.202    cells_x[3].cells_y[2].CELL/clk_IBUF_BUFG
    SLICE_X59Y94         FDRE                                         r  cells_x[3].cells_y[2].CELL/state_q_reg/C
                         clock pessimism              0.271    88.474    
                         clock uncertainty           -0.035    88.438    
    SLICE_X59Y94         FDRE (Setup_fdre_C_D)        0.029    88.467    cells_x[3].cells_y[2].CELL/state_q_reg
  -------------------------------------------------------------------
                         required time                         88.467    
                         arrival time                          -9.060    
  -------------------------------------------------------------------
                         slack                                 79.407    

Slack (MET) :             79.603ns  (required time - arrival time)
  Source:                 cells_x[2].cells_y[3].CELL/state_q_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            cells_x[3].cells_y[3].CELL/state_q_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.695ns  (logic 1.064ns (28.794%)  route 2.631ns (71.206%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 88.202 - 83.330 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.625     5.169    cells_x[2].cells_y[3].CELL/clk_IBUF_BUFG
    SLICE_X61Y94         FDSE                                         r  cells_x[2].cells_y[3].CELL/state_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDSE (Prop_fdse_C_Q)         0.456     5.625 r  cells_x[2].cells_y[3].CELL/state_q_reg/Q
                         net (fo=29, routed)          1.416     7.041    cells_x[4].cells_y[4].CELL/bordered_cells_q_23
    SLICE_X61Y92         LUT6 (Prop_lut6_I5_O)        0.124     7.165 r  cells_x[4].cells_y[4].CELL/state_q_i_7__0/O
                         net (fo=2, routed)           0.808     7.973    cells_x[4].cells_y[4].CELL/state_q_i_7__0_n_0
    SLICE_X61Y93         LUT3 (Prop_lut3_I0_O)        0.152     8.125 r  cells_x[4].cells_y[4].CELL/state_q_i_3__0/O
                         net (fo=1, routed)           0.407     8.532    cells_x[4].cells_y[4].CELL/state_q_i_3__0_n_0
    SLICE_X61Y93         LUT6 (Prop_lut6_I2_O)        0.332     8.864 r  cells_x[4].cells_y[4].CELL/state_q_i_1__1/O
                         net (fo=1, routed)           0.000     8.864    cells_x[3].cells_y[3].CELL/state_q_reg_3
    SLICE_X61Y93         FDSE                                         r  cells_x[3].cells_y[3].CELL/state_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.508    88.202    cells_x[3].cells_y[3].CELL/clk_IBUF_BUFG
    SLICE_X61Y93         FDSE                                         r  cells_x[3].cells_y[3].CELL/state_q_reg/C
                         clock pessimism              0.271    88.474    
                         clock uncertainty           -0.035    88.438    
    SLICE_X61Y93         FDSE (Setup_fdse_C_D)        0.029    88.467    cells_x[3].cells_y[3].CELL/state_q_reg
  -------------------------------------------------------------------
                         required time                         88.467    
                         arrival time                          -8.864    
  -------------------------------------------------------------------
                         slack                                 79.603    

Slack (MET) :             79.786ns  (required time - arrival time)
  Source:                 cells_x[3].cells_y[3].CELL/state_q_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            cells_x[4].cells_y[3].CELL/state_q_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.559ns  (logic 1.058ns (29.726%)  route 2.501ns (70.274%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 88.201 - 83.330 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.625     5.169    cells_x[3].cells_y[3].CELL/clk_IBUF_BUFG
    SLICE_X61Y93         FDSE                                         r  cells_x[3].cells_y[3].CELL/state_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y93         FDSE (Prop_fdse_C_Q)         0.456     5.625 f  cells_x[3].cells_y[3].CELL/state_q_reg/Q
                         net (fo=32, routed)          1.063     6.687    cells_x[3].cells_y[4].CELL/bordered_cells_q_24
    SLICE_X60Y93         LUT2 (Prop_lut2_I1_O)        0.150     6.837 f  cells_x[3].cells_y[4].CELL/state_q_i_8__1/O
                         net (fo=1, routed)           0.845     7.683    cells_x[4].cells_y[2].CELL/state_q_reg_2
    SLICE_X60Y93         LUT6 (Prop_lut6_I1_O)        0.328     8.011 r  cells_x[4].cells_y[2].CELL/state_q_i_4__1/O
                         net (fo=1, routed)           0.593     8.604    cells_x[4].cells_y[2].CELL/state_q_i_4__1_n_0
    SLICE_X60Y92         LUT6 (Prop_lut6_I4_O)        0.124     8.728 r  cells_x[4].cells_y[2].CELL/state_q_i_1__2/O
                         net (fo=1, routed)           0.000     8.728    cells_x[4].cells_y[3].CELL/state_q_reg_0
    SLICE_X60Y92         FDSE                                         r  cells_x[4].cells_y[3].CELL/state_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.507    88.201    cells_x[4].cells_y[3].CELL/clk_IBUF_BUFG
    SLICE_X60Y92         FDSE                                         r  cells_x[4].cells_y[3].CELL/state_q_reg/C
                         clock pessimism              0.271    88.473    
                         clock uncertainty           -0.035    88.437    
    SLICE_X60Y92         FDSE (Setup_fdse_C_D)        0.077    88.514    cells_x[4].cells_y[3].CELL/state_q_reg
  -------------------------------------------------------------------
                         required time                         88.514    
                         arrival time                          -8.728    
  -------------------------------------------------------------------
                         slack                                 79.786    

Slack (MET) :             79.802ns  (required time - arrival time)
  Source:                 cells_x[1].cells_y[2].CELL/state_q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            cells_x[2].cells_y[3].CELL/state_q_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.496ns  (logic 1.064ns (30.432%)  route 2.432ns (69.568%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 88.202 - 83.330 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.625     5.169    cells_x[1].cells_y[2].CELL/clk_IBUF_BUFG
    SLICE_X59Y93         FDRE                                         r  cells_x[1].cells_y[2].CELL/state_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y93         FDRE (Prop_fdre_C_Q)         0.456     5.625 r  cells_x[1].cells_y[2].CELL/state_q_reg/Q
                         net (fo=13, routed)          1.206     6.831    cells_x[3].cells_y[4].CELL/bordered_cells_q_15
    SLICE_X61Y95         LUT6 (Prop_lut6_I2_O)        0.124     6.955 r  cells_x[3].cells_y[4].CELL/state_q_i_7/O
                         net (fo=2, routed)           0.819     7.774    cells_x[3].cells_y[4].CELL/state_q_i_7_n_0
    SLICE_X61Y94         LUT3 (Prop_lut3_I0_O)        0.152     7.926 r  cells_x[3].cells_y[4].CELL/state_q_i_3/O
                         net (fo=1, routed)           0.407     8.333    cells_x[3].cells_y[4].CELL/state_q_i_3_n_0
    SLICE_X61Y94         LUT6 (Prop_lut6_I2_O)        0.332     8.665 r  cells_x[3].cells_y[4].CELL/state_q_i_1/O
                         net (fo=1, routed)           0.000     8.665    cells_x[2].cells_y[3].CELL/state_q_reg_3
    SLICE_X61Y94         FDSE                                         r  cells_x[2].cells_y[3].CELL/state_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.508    88.202    cells_x[2].cells_y[3].CELL/clk_IBUF_BUFG
    SLICE_X61Y94         FDSE                                         r  cells_x[2].cells_y[3].CELL/state_q_reg/C
                         clock pessimism              0.271    88.474    
                         clock uncertainty           -0.035    88.438    
    SLICE_X61Y94         FDSE (Setup_fdse_C_D)        0.029    88.467    cells_x[2].cells_y[3].CELL/state_q_reg
  -------------------------------------------------------------------
                         required time                         88.467    
                         arrival time                          -8.665    
  -------------------------------------------------------------------
                         slack                                 79.802    

Slack (MET) :             79.911ns  (required time - arrival time)
  Source:                 cells_x[3].cells_y[4].CELL/state_q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            cells_x[4].cells_y[4].CELL/state_q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.435ns  (logic 1.078ns (31.387%)  route 2.357ns (68.613%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.872ns = ( 88.202 - 83.330 ) 
    Source Clock Delay      (SCD):    5.170ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.626     5.170    cells_x[3].cells_y[4].CELL/clk_IBUF_BUFG
    SLICE_X62Y93         FDRE                                         r  cells_x[3].cells_y[4].CELL/state_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y93         FDRE (Prop_fdre_C_Q)         0.456     5.626 f  cells_x[3].cells_y[4].CELL/state_q_reg/Q
                         net (fo=24, routed)          1.387     7.012    cells_x[3].cells_y[5].CELL/bordered_cells_q_31
    SLICE_X64Y92         LUT2 (Prop_lut2_I1_O)        0.150     7.162 f  cells_x[3].cells_y[5].CELL/state_q_i_8__5/O
                         net (fo=1, routed)           0.290     7.452    cells_x[5].cells_y[5].CELL/state_q_reg_1
    SLICE_X64Y92         LUT6 (Prop_lut6_I1_O)        0.348     7.800 r  cells_x[5].cells_y[5].CELL/state_q_i_4__6/O
                         net (fo=1, routed)           0.680     8.480    cells_x[5].cells_y[5].CELL/state_q_i_4__6_n_0
    SLICE_X64Y92         LUT6 (Prop_lut6_I4_O)        0.124     8.604 r  cells_x[5].cells_y[5].CELL/state_q_i_1__17/O
                         net (fo=1, routed)           0.000     8.604    cells_x[4].cells_y[4].CELL/state_q_reg_1
    SLICE_X64Y92         FDRE                                         r  cells_x[4].cells_y[4].CELL/state_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.508    88.202    cells_x[4].cells_y[4].CELL/clk_IBUF_BUFG
    SLICE_X64Y92         FDRE                                         r  cells_x[4].cells_y[4].CELL/state_q_reg/C
                         clock pessimism              0.271    88.474    
                         clock uncertainty           -0.035    88.438    
    SLICE_X64Y92         FDRE (Setup_fdre_C_D)        0.077    88.515    cells_x[4].cells_y[4].CELL/state_q_reg
  -------------------------------------------------------------------
                         required time                         88.515    
                         arrival time                          -8.604    
  -------------------------------------------------------------------
                         slack                                 79.911    

Slack (MET) :             80.153ns  (required time - arrival time)
  Source:                 cells_x[2].cells_y[3].CELL/state_q_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            cells_x[2].cells_y[4].CELL/state_q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.134ns  (logic 1.096ns (34.968%)  route 2.038ns (65.032%))
  Logic Levels:           3  (LUT6=2 MUXF7=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.873ns = ( 88.203 - 83.330 ) 
    Source Clock Delay      (SCD):    5.169ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.625     5.169    cells_x[2].cells_y[3].CELL/clk_IBUF_BUFG
    SLICE_X61Y94         FDSE                                         r  cells_x[2].cells_y[3].CELL/state_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y94         FDSE (Prop_fdse_C_Q)         0.456     5.625 r  cells_x[2].cells_y[3].CELL/state_q_reg/Q
                         net (fo=29, routed)          1.237     6.862    cells_x[2].cells_y[3].CELL/bordered_cells_q_23
    SLICE_X63Y94         LUT6 (Prop_lut6_I0_O)        0.124     6.986 r  cells_x[2].cells_y[3].CELL/state_q_i_6__3/O
                         net (fo=1, routed)           0.000     6.986    cells_x[2].cells_y[3].CELL/state_q_i_6__3_n_0
    SLICE_X63Y94         MUXF7 (Prop_muxf7_I1_O)      0.217     7.203 r  cells_x[2].cells_y[3].CELL/state_q_reg_i_2/O
                         net (fo=1, routed)           0.801     8.004    cells_x[2].cells_y[3].CELL/state_q_reg_i_2_n_0
    SLICE_X63Y93         LUT6 (Prop_lut6_I0_O)        0.299     8.303 r  cells_x[2].cells_y[3].CELL/state_q_i_1__8/O
                         net (fo=1, routed)           0.000     8.303    cells_x[2].cells_y[4].CELL/state_q_reg_1
    SLICE_X63Y93         FDRE                                         r  cells_x[2].cells_y[4].CELL/state_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.509    88.203    cells_x[2].cells_y[4].CELL/clk_IBUF_BUFG
    SLICE_X63Y93         FDRE                                         r  cells_x[2].cells_y[4].CELL/state_q_reg/C
                         clock pessimism              0.257    88.461    
                         clock uncertainty           -0.035    88.425    
    SLICE_X63Y93         FDRE (Setup_fdre_C_D)        0.031    88.456    cells_x[2].cells_y[4].CELL/state_q_reg
  -------------------------------------------------------------------
                         required time                         88.456    
                         arrival time                          -8.303    
  -------------------------------------------------------------------
                         slack                                 80.153    

Slack (MET) :             80.613ns  (required time - arrival time)
  Source:                 cells_x[4].cells_y[3].CELL/state_q_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            cells_x[5].cells_y[2].CELL/state_q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.732ns  (logic 0.794ns (29.063%)  route 1.938ns (70.937%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.871ns = ( 88.201 - 83.330 ) 
    Source Clock Delay      (SCD):    5.168ns
    Clock Pessimism Removal (CPR):    0.271ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.448    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.544 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.624     5.168    cells_x[4].cells_y[3].CELL/clk_IBUF_BUFG
    SLICE_X60Y92         FDSE                                         r  cells_x[4].cells_y[3].CELL/state_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y92         FDSE (Prop_fdse_C_Q)         0.518     5.686 r  cells_x[4].cells_y[3].CELL/state_q_reg/Q
                         net (fo=22, routed)          1.271     6.957    cells_x[5].cells_y[1].CELL/bordered_cells_q_25
    SLICE_X58Y92         LUT6 (Prop_lut6_I4_O)        0.124     7.081 r  cells_x[5].cells_y[1].CELL/state_q_i_2__16/O
                         net (fo=1, routed)           0.667     7.748    cells_x[5].cells_y[1].CELL/state_q_i_2__16_n_0
    SLICE_X58Y92         LUT2 (Prop_lut2_I0_O)        0.152     7.900 r  cells_x[5].cells_y[1].CELL/state_q_i_1__20/O
                         net (fo=1, routed)           0.000     7.900    cells_x[5].cells_y[2].CELL/state_q_reg_1
    SLICE_X58Y92         FDRE                                         r  cells_x[5].cells_y[2].CELL/state_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    L17                                               0.000    83.330 r  clk (IN)
                         net (fo=0)                   0.000    83.330    clk
    L17                  IBUF (Prop_ibuf_I_O)         1.406    84.736 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    86.604    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    86.695 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.507    88.201    cells_x[5].cells_y[2].CELL/clk_IBUF_BUFG
    SLICE_X58Y92         FDRE                                         r  cells_x[5].cells_y[2].CELL/state_q_reg/C
                         clock pessimism              0.271    88.473    
                         clock uncertainty           -0.035    88.437    
    SLICE_X58Y92         FDRE (Setup_fdre_C_D)        0.075    88.512    cells_x[5].cells_y[2].CELL/state_q_reg
  -------------------------------------------------------------------
                         required time                         88.512    
                         arrival time                          -7.900    
  -------------------------------------------------------------------
                         slack                                 80.613    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 cells_x[5].cells_y[1].CELL/state_q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            cells_x[4].cells_y[2].CELL/state_q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.112%)  route 0.109ns (36.888%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.591     1.495    cells_x[5].cells_y[1].CELL/clk_IBUF_BUFG
    SLICE_X58Y92         FDRE                                         r  cells_x[5].cells_y[1].CELL/state_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y92         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  cells_x[5].cells_y[1].CELL/state_q_reg/Q
                         net (fo=5, routed)           0.109     1.744    cells_x[5].cells_y[3].CELL/bordered_cells_q_12
    SLICE_X59Y92         LUT6 (Prop_lut6_I3_O)        0.045     1.789 r  cells_x[5].cells_y[3].CELL/state_q_i_1__16/O
                         net (fo=1, routed)           0.000     1.789    cells_x[4].cells_y[2].CELL/state_q_reg_1
    SLICE_X59Y92         FDRE                                         r  cells_x[4].cells_y[2].CELL/state_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.860     2.010    cells_x[4].cells_y[2].CELL/clk_IBUF_BUFG
    SLICE_X59Y92         FDRE                                         r  cells_x[4].cells_y[2].CELL/state_q_reg/C
                         clock pessimism             -0.502     1.508    
    SLICE_X59Y92         FDRE (Hold_fdre_C_D)         0.091     1.599    cells_x[4].cells_y[2].CELL/state_q_reg
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.789    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 cells_x[2].cells_y[5].CELL/state_q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            cells_x[1].cells_y[5].CELL/state_q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.186ns (56.398%)  route 0.144ns (43.602%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.593     1.497    cells_x[2].cells_y[5].CELL/clk_IBUF_BUFG
    SLICE_X63Y94         FDRE                                         r  cells_x[2].cells_y[5].CELL/state_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y94         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  cells_x[2].cells_y[5].CELL/state_q_reg/Q
                         net (fo=15, routed)          0.144     1.782    cells_x[1].cells_y[4].CELL/bordered_cells_q_37
    SLICE_X64Y95         LUT5 (Prop_lut5_I1_O)        0.045     1.827 r  cells_x[1].cells_y[4].CELL/state_q_i_1__11/O
                         net (fo=1, routed)           0.000     1.827    cells_x[1].cells_y[5].CELL/state_q_reg_0
    SLICE_X64Y95         FDRE                                         r  cells_x[1].cells_y[5].CELL/state_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.863     2.013    cells_x[1].cells_y[5].CELL/clk_IBUF_BUFG
    SLICE_X64Y95         FDRE                                         r  cells_x[1].cells_y[5].CELL/state_q_reg/C
                         clock pessimism             -0.500     1.513    
    SLICE_X64Y95         FDRE (Hold_fdre_C_D)         0.120     1.633    cells_x[1].cells_y[5].CELL/state_q_reg
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.827    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 cells_x[3].cells_y[3].CELL/state_q_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            cells_x[2].cells_y[4].CELL/state_q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.186ns (51.538%)  route 0.175ns (48.462%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.592     1.496    cells_x[3].cells_y[3].CELL/clk_IBUF_BUFG
    SLICE_X61Y93         FDSE                                         r  cells_x[3].cells_y[3].CELL/state_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y93         FDSE (Prop_fdse_C_Q)         0.141     1.637 r  cells_x[3].cells_y[3].CELL/state_q_reg/Q
                         net (fo=32, routed)          0.175     1.812    cells_x[2].cells_y[3].CELL/bordered_cells_q_24
    SLICE_X63Y93         LUT6 (Prop_lut6_I3_O)        0.045     1.857 r  cells_x[2].cells_y[3].CELL/state_q_i_1__8/O
                         net (fo=1, routed)           0.000     1.857    cells_x[2].cells_y[4].CELL/state_q_reg_1
    SLICE_X63Y93         FDRE                                         r  cells_x[2].cells_y[4].CELL/state_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.863     2.013    cells_x[2].cells_y[4].CELL/clk_IBUF_BUFG
    SLICE_X63Y93         FDRE                                         r  cells_x[2].cells_y[4].CELL/state_q_reg/C
                         clock pessimism             -0.479     1.534    
    SLICE_X63Y93         FDRE (Hold_fdre_C_D)         0.092     1.626    cells_x[2].cells_y[4].CELL/state_q_reg
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.857    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 cells_x[4].cells_y[2].CELL/state_q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            cells_x[5].cells_y[1].CELL/state_q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.581%)  route 0.168ns (47.419%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.010ns
    Source Clock Delay      (SCD):    1.495ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.591     1.495    cells_x[4].cells_y[2].CELL/clk_IBUF_BUFG
    SLICE_X59Y92         FDRE                                         r  cells_x[4].cells_y[2].CELL/state_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y92         FDRE (Prop_fdre_C_Q)         0.141     1.636 r  cells_x[4].cells_y[2].CELL/state_q_reg/Q
                         net (fo=17, routed)          0.168     1.803    cells_x[4].cells_y[1].CELL/bordered_cells_q_18
    SLICE_X58Y92         LUT5 (Prop_lut5_I1_O)        0.045     1.848 r  cells_x[4].cells_y[1].CELL/state_q_i_1__19/O
                         net (fo=1, routed)           0.000     1.848    cells_x[5].cells_y[1].CELL/state_q_reg_2
    SLICE_X58Y92         FDRE                                         r  cells_x[5].cells_y[1].CELL/state_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.860     2.010    cells_x[5].cells_y[1].CELL/clk_IBUF_BUFG
    SLICE_X58Y92         FDRE                                         r  cells_x[5].cells_y[1].CELL/state_q_reg/C
                         clock pessimism             -0.502     1.508    
    SLICE_X58Y92         FDRE (Hold_fdre_C_D)         0.091     1.599    cells_x[5].cells_y[1].CELL/state_q_reg
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 cells_x[5].cells_y[4].CELL/state_q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            cells_x[4].cells_y[4].CELL/state_q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.186ns (48.083%)  route 0.201ns (51.917%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.592     1.496    cells_x[5].cells_y[4].CELL/clk_IBUF_BUFG
    SLICE_X62Y92         FDRE                                         r  cells_x[5].cells_y[4].CELL/state_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y92         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  cells_x[5].cells_y[4].CELL/state_q_reg/Q
                         net (fo=9, routed)           0.201     1.838    cells_x[5].cells_y[5].CELL/bordered_cells_q_33
    SLICE_X64Y92         LUT6 (Prop_lut6_I1_O)        0.045     1.883 r  cells_x[5].cells_y[5].CELL/state_q_i_1__17/O
                         net (fo=1, routed)           0.000     1.883    cells_x[4].cells_y[4].CELL/state_q_reg_1
    SLICE_X64Y92         FDRE                                         r  cells_x[4].cells_y[4].CELL/state_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.862     2.012    cells_x[4].cells_y[4].CELL/clk_IBUF_BUFG
    SLICE_X64Y92         FDRE                                         r  cells_x[4].cells_y[4].CELL/state_q_reg/C
                         clock pessimism             -0.500     1.512    
    SLICE_X64Y92         FDRE (Hold_fdre_C_D)         0.120     1.632    cells_x[4].cells_y[4].CELL/state_q_reg
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 cells_x[1].cells_y[2].CELL/state_q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            cells_x[1].cells_y[1].CELL/state_q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.186ns (49.683%)  route 0.188ns (50.317%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.592     1.496    cells_x[1].cells_y[2].CELL/clk_IBUF_BUFG
    SLICE_X59Y93         FDRE                                         r  cells_x[1].cells_y[2].CELL/state_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y93         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  cells_x[1].cells_y[2].CELL/state_q_reg/Q
                         net (fo=13, routed)          0.188     1.825    cells_x[2].cells_y[2].CELL/bordered_cells_q_15
    SLICE_X58Y94         LUT5 (Prop_lut5_I2_O)        0.045     1.870 r  cells_x[2].cells_y[2].CELL/state_q_i_1__4/O
                         net (fo=1, routed)           0.000     1.870    cells_x[1].cells_y[1].CELL/state_q_reg_1
    SLICE_X58Y94         FDRE                                         r  cells_x[1].cells_y[1].CELL/state_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.861     2.011    cells_x[1].cells_y[1].CELL/clk_IBUF_BUFG
    SLICE_X58Y94         FDRE                                         r  cells_x[1].cells_y[1].CELL/state_q_reg/C
                         clock pessimism             -0.499     1.512    
    SLICE_X58Y94         FDRE (Hold_fdre_C_D)         0.091     1.603    cells_x[1].cells_y[1].CELL/state_q_reg
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            x_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.051%)  route 0.198ns (48.949%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.592     1.496    clk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y90         FDRE (Prop_fdre_C_Q)         0.164     1.660 r  x_reg[1]/Q
                         net (fo=18, routed)          0.198     1.858    x_reg[1]
    SLICE_X64Y90         LUT4 (Prop_lut4_I1_O)        0.043     1.901 r  x[3]_i_2/O
                         net (fo=1, routed)           0.000     1.901    p_0_in__0[3]
    SLICE_X64Y90         FDRE                                         r  x_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.862     2.012    clk_IBUF_BUFG
    SLICE_X64Y90         FDRE                                         r  x_reg[3]/C
                         clock pessimism             -0.516     1.496    
    SLICE_X64Y90         FDRE (Hold_fdre_C_D)         0.131     1.627    x_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.901    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 cells_x[5].cells_y[5].CELL/state_q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            cells_x[5].cells_y[5].CELL/state_q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.186ns (50.327%)  route 0.184ns (49.673%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.592     1.496    cells_x[5].cells_y[5].CELL/clk_IBUF_BUFG
    SLICE_X62Y92         FDRE                                         r  cells_x[5].cells_y[5].CELL/state_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y92         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  cells_x[5].cells_y[5].CELL/state_q_reg/Q
                         net (fo=8, routed)           0.184     1.820    cells_x[5].cells_y[5].CELL/bordered_cells_q_40
    SLICE_X62Y92         LUT5 (Prop_lut5_I0_O)        0.045     1.865 r  cells_x[5].cells_y[5].CELL/state_q_i_1__23/O
                         net (fo=1, routed)           0.000     1.865    cells_x[5].cells_y[5].CELL/state_q_i_1__23_n_0
    SLICE_X62Y92         FDRE                                         r  cells_x[5].cells_y[5].CELL/state_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.862     2.012    cells_x[5].cells_y[5].CELL/clk_IBUF_BUFG
    SLICE_X62Y92         FDRE                                         r  cells_x[5].cells_y[5].CELL/state_q_reg/C
                         clock pessimism             -0.516     1.496    
    SLICE_X62Y92         FDRE (Hold_fdre_C_D)         0.092     1.588    cells_x[5].cells_y[5].CELL/state_q_reg
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.865    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 cells_x[4].cells_y[5].CELL/state_q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            cells_x[3].cells_y[4].CELL/state_q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.837%)  route 0.203ns (52.163%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.593     1.497    cells_x[4].cells_y[5].CELL/clk_IBUF_BUFG
    SLICE_X65Y93         FDRE                                         r  cells_x[4].cells_y[5].CELL/state_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y93         FDRE (Prop_fdre_C_Q)         0.141     1.638 r  cells_x[4].cells_y[5].CELL/state_q_reg/Q
                         net (fo=10, routed)          0.203     1.841    cells_x[3].cells_y[3].CELL/bordered_cells_q_39
    SLICE_X62Y93         LUT6 (Prop_lut6_I1_O)        0.045     1.886 r  cells_x[3].cells_y[3].CELL/state_q_i_1__14/O
                         net (fo=1, routed)           0.000     1.886    cells_x[3].cells_y[4].CELL/state_q_reg_4
    SLICE_X62Y93         FDRE                                         r  cells_x[3].cells_y[4].CELL/state_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.863     2.013    cells_x[3].cells_y[4].CELL/clk_IBUF_BUFG
    SLICE_X62Y93         FDRE                                         r  cells_x[3].cells_y[4].CELL/state_q_reg/C
                         clock pessimism             -0.500     1.513    
    SLICE_X62Y93         FDRE (Hold_fdre_C_D)         0.091     1.604    cells_x[3].cells_y[4].CELL/state_q_reg
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 cells_x[3].cells_y[1].CELL/state_q_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            cells_x[2].cells_y[2].CELL/state_q_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.184ns (42.874%)  route 0.245ns (57.126%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.496ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.878    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.904 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.592     1.496    cells_x[3].cells_y[1].CELL/clk_IBUF_BUFG
    SLICE_X58Y94         FDRE                                         r  cells_x[3].cells_y[1].CELL/state_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y94         FDRE (Prop_fdre_C_Q)         0.141     1.637 r  cells_x[3].cells_y[1].CELL/state_q_reg/Q
                         net (fo=10, routed)          0.245     1.882    cells_x[2].cells_y[2].CELL/bordered_cells_q_10
    SLICE_X60Y94         LUT4 (Prop_lut4_I1_O)        0.043     1.925 r  cells_x[2].cells_y[2].CELL/state_q_i_1__5/O
                         net (fo=1, routed)           0.000     1.925    cells_x[2].cells_y[2].CELL/state_q_i_1__5_n_0
    SLICE_X60Y94         FDRE                                         r  cells_x[2].cells_y[2].CELL/state_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.120    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.149 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.861     2.011    cells_x[2].cells_y[2].CELL/clk_IBUF_BUFG
    SLICE_X60Y94         FDRE                                         r  cells_x[2].cells_y[2].CELL/state_q_reg/C
                         clock pessimism             -0.499     1.512    
    SLICE_X60Y94         FDRE (Hold_fdre_C_D)         0.131     1.643    cells_x[2].cells_y[2].CELL/state_q_reg
  -------------------------------------------------------------------
                         required time                         -1.643    
                         arrival time                           1.925    
  -------------------------------------------------------------------
                         slack                                  0.282    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         83.330      81.175     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X65Y87   display_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X65Y89   display_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X65Y89   display_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X65Y90   display_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X65Y87   display_counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X65Y87   display_counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X65Y87   display_counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X65Y88   display_counter_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         83.330      82.330     SLICE_X65Y88   display_counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X65Y87   display_counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X65Y87   display_counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X65Y89   display_counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X65Y89   display_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X65Y89   display_counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X65Y89   display_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X65Y90   display_counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X65Y90   display_counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X65Y87   display_counter_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         41.670      41.170     SLICE_X65Y87   display_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X65Y87   display_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X65Y87   display_counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X65Y89   display_counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X65Y89   display_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X65Y89   display_counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X65Y89   display_counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X65Y90   display_counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X65Y90   display_counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X65Y87   display_counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         41.660      41.160     SLICE_X65Y87   display_counter_reg[1]/C



