<?xml version="1.0" encoding="UTF-8" standalone="no"?>
<platform_data
    type="HARDWARE"
    xmlns:peripheral="http://com.arm.targetconfigurationeditor"
    xmlns:xi="http://www.w3.org/2001/XInclude"
    xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance"
    xmlns="http://www.arm.com/project_type"
    xsi:schemaLocation="http://www.arm.com/project_type ../../../Schemas/platform_data-1.xsd">
    <project_type_list>
        <xi:include href="../../../Gdbserver/tcp_project_types.xml"></xi:include>
        <project_type type="BARE_METAL">
            <name language="en">Bare Metal Debug</name>
            <description language="en">This allows a bare-metal debug connection to the Versatile Express A5x2 platform</description>
            <execution_environment id="BARE_METAL_SMP">
                <name language="en">Bare Metal SMP Debug of all cores</name>
                <description language="en">Connect to platform using a DSTREAM/RVI</description>
                <xi:include href="../../../Include/hardware_address.xml"/>
                <param default="CDB://Versatile_Express_A5x2.rvc" id="config_file" type="string" visible="false"/>
                <activity id="ICE_DEBUG" type="Debug">
                    <name language="en">Debug Cortex-A5x2 SMP</name>
                    <xi:include href="../../../Include/dstream_activity_description_bm.xml"/>
                    <xi:include href="../../../Include/dstream_connection_type.xml"/>
                    <core connection_id="Cortex-A5 SMP">
                        <core_definition>Cortex-A5</core_definition>
                    </core>
                    <param default="CDB://dtsl_config_script.py" id="dtsl_config_script" type="string" visible="false"/>
                    <param default="DtslScript" id="dtsl_config" type="string" visible="false"/>
                    <param default="options.traceBuffer.traceCapture" id="dtsl_tracecapture_option" type="string" visible="false"/>
                </activity>
                <activity id="ICE_DEBUG" type="Debug">
                    <name language="en">Debug Cortex-A5x2 SMP</name>
                    <xi:include href="../../../Include/rvi_activity_description_bm.xml"/>
                    <xi:include href="../../../Include/rvi_connection_type.xml"/>
                    <core connection_id="Cortex-A5 SMP">
                        <core_definition>Cortex-A5</core_definition>
                    </core>
                    <param default="CDB://dtsl_config_script.py" id="dtsl_config_script" type="string" visible="false"/>
                    <param default="DtslScript_RVI" id="dtsl_config" type="string" visible="false"/>
                    <param default="options.traceBuffer.traceCapture" id="dtsl_tracecapture_option" type="string" visible="false"/>
                </activity>
                <activity id="ICE_DEBUG" type="Debug">
                    <name language="en">Debug Cortex-A5x2 SMP</name>
                    <xi:include href="../../../Include/dstream_st_activity_description_bm.xml"/>
                    <xi:include href="../../../Include/dstream_st_connection_type.xml"/>
                    <core connection_id="Cortex-A5 SMP">
                        <core_definition>Cortex-A5</core_definition>
                    </core>
                    <param default="CDB://dtsl_config_script.py" id="dtsl_config_script" type="string" visible="false"/>
                    <param default="DtslScript_DSTREAM_ST" id="dtsl_config" type="string" visible="false"/>
                    <param default="options.traceBuffer.traceCapture" id="dtsl_tracecapture_option" type="string" visible="false"/>
                </activity>
                <activity id="ICE_DEBUG" type="Debug">
                    <name language="en">Debug Cortex-A5x2 SMP</name>
                    <xi:include href="../../../Include/dstream_pt_activity_description_bm.xml"/>
                    <xi:include href="../../../Include/dstream_pt_connection_type.xml"/>
                    <core connection_id="Cortex-A5 SMP">
                        <core_definition>Cortex-A5</core_definition>
                    </core>
                    <param default="CDB://dtsl_config_script.py" id="dtsl_config_script" type="string" visible="false"/>
                    <param default="DtslScript_DSTREAM_PT" id="dtsl_config" type="string" visible="false"/>
                    <param default="options.traceBuffer.traceCapture" id="dtsl_tracecapture_option" type="string" visible="false"/>
                </activity>
            </execution_environment>
            <execution_environment id="BARE_METAL_0">
                <name language="en">Bare Metal Debug of core 0</name>
                <description language="en">Connect to platform using a DSTREAM/RVI</description>
                <xi:include href="../../../Include/hardware_address.xml"/>
                <param default="CDB://Versatile_Express_A5x2.rvc" id="config_file" type="string" visible="false"/>
                <activity id="ICE_DEBUG" type="Debug">
                    <name language="en">Debug Cortex-A5_0</name>
                    <xi:include href="../../../Include/dstream_activity_description_bm.xml"/>
                    <xi:include href="../../../Include/dstream_connection_type.xml"/>
                    <core connection_id="Cortex-A5_0">
                        <core_definition>Cortex-A5</core_definition>
                    </core>
                    <param default="CDB://dtsl_config_script.py" id="dtsl_config_script" type="string" visible="false"/>
                    <param default="DtslScript" id="dtsl_config" type="string" visible="false"/>
                    <param default="options.traceBuffer.traceCapture" id="dtsl_tracecapture_option" type="string" visible="false"/>
                </activity>
                <activity id="ICE_DEBUG" type="Debug">
                    <name language="en">Debug Cortex-A5_0</name>
                    <xi:include href="../../../Include/rvi_activity_description_bm.xml"/>
                    <xi:include href="../../../Include/rvi_connection_type.xml"/>
                    <core connection_id="Cortex-A5_0">
                        <core_definition>Cortex-A5</core_definition>
                    </core>
                    <param default="CDB://dtsl_config_script.py" id="dtsl_config_script" type="string" visible="false"/>
                    <param default="DtslScript_RVI" id="dtsl_config" type="string" visible="false"/>
                    <param default="options.traceBuffer.traceCapture" id="dtsl_tracecapture_option" type="string" visible="false"/>
                </activity>
                <activity id="ICE_DEBUG" type="Debug">
                    <name language="en">Debug Cortex-A5_0</name>
                    <xi:include href="../../../Include/dstream_st_activity_description_bm.xml"/>
                    <xi:include href="../../../Include/dstream_st_connection_type.xml"/>
                    <core connection_id="Cortex-A5_0">
                        <core_definition>Cortex-A5</core_definition>
                    </core>
                    <param default="CDB://dtsl_config_script.py" id="dtsl_config_script" type="string" visible="false"/>
                    <param default="DtslScript_DSTREAM_ST" id="dtsl_config" type="string" visible="false"/>
                    <param default="options.traceBuffer.traceCapture" id="dtsl_tracecapture_option" type="string" visible="false"/>
                </activity>
                <activity id="ICE_DEBUG" type="Debug">
                    <name language="en">Debug Cortex-A5_0</name>
                    <xi:include href="../../../Include/dstream_pt_activity_description_bm.xml"/>
                    <xi:include href="../../../Include/dstream_pt_connection_type.xml"/>
                    <core connection_id="Cortex-A5_0">
                        <core_definition>Cortex-A5</core_definition>
                    </core>
                    <param default="CDB://dtsl_config_script.py" id="dtsl_config_script" type="string" visible="false"/>
                    <param default="DtslScript_DSTREAM_PT" id="dtsl_config" type="string" visible="false"/>
                    <param default="options.traceBuffer.traceCapture" id="dtsl_tracecapture_option" type="string" visible="false"/>
                </activity>
            </execution_environment>
            <execution_environment id="BARE_METAL_1">
                <name language="en">Bare Metal Debug of core 1</name>
                <description language="en">Connect to platform using a DSTREAM/RVI</description>
                <xi:include href="../../../Include/hardware_address.xml"/>
                <param default="CDB://Versatile_Express_A5x2.rvc" id="config_file" type="string" visible="false"/>
                <activity id="ICE_DEBUG" type="Debug">
                    <name language="en">Debug Cortex-A5_1</name>
                    <xi:include href="../../../Include/dstream_activity_description_bm.xml"/>
                    <xi:include href="../../../Include/dstream_connection_type.xml"/>
                    <core connection_id="Cortex-A5_1">
                        <core_definition>Cortex-A5</core_definition>
                    </core>
                    <param default="CDB://dtsl_config_script.py" id="dtsl_config_script" type="string" visible="false"/>
                    <param default="DtslScript" id="dtsl_config" type="string" visible="false"/>
                    <param default="options.traceBuffer.traceCapture" id="dtsl_tracecapture_option" type="string" visible="false"/>
                </activity>
                <activity id="ICE_DEBUG" type="Debug">
                    <name language="en">Debug Cortex-A5_1</name>
                    <xi:include href="../../../Include/rvi_activity_description_bm.xml"/>
                    <xi:include href="../../../Include/rvi_connection_type.xml"/>
                    <core connection_id="Cortex-A5_1">
                        <core_definition>Cortex-A5</core_definition>
                    </core>
                    <param default="CDB://dtsl_config_script.py" id="dtsl_config_script" type="string" visible="false"/>
                    <param default="DtslScript_RVI" id="dtsl_config" type="string" visible="false"/>
                    <param default="options.traceBuffer.traceCapture" id="dtsl_tracecapture_option" type="string" visible="false"/>
                </activity>
                <activity id="ICE_DEBUG" type="Debug">
                    <name language="en">Debug Cortex-A5_1</name>
                    <xi:include href="../../../Include/dstream_st_activity_description_bm.xml"/>
                    <xi:include href="../../../Include/dstream_st_connection_type.xml"/>
                    <core connection_id="Cortex-A5_1">
                        <core_definition>Cortex-A5</core_definition>
                    </core>
                    <param default="CDB://dtsl_config_script.py" id="dtsl_config_script" type="string" visible="false"/>
                    <param default="DtslScript_DSTREAM_ST" id="dtsl_config" type="string" visible="false"/>
                    <param default="options.traceBuffer.traceCapture" id="dtsl_tracecapture_option" type="string" visible="false"/>
                </activity>
                <activity id="ICE_DEBUG" type="Debug">
                    <name language="en">Debug Cortex-A5_1</name>
                    <xi:include href="../../../Include/dstream_pt_activity_description_bm.xml"/>
                    <xi:include href="../../../Include/dstream_pt_connection_type.xml"/>
                    <core connection_id="Cortex-A5_1">
                        <core_definition>Cortex-A5</core_definition>
                    </core>
                    <param default="CDB://dtsl_config_script.py" id="dtsl_config_script" type="string" visible="false"/>
                    <param default="DtslScript_DSTREAM_PT" id="dtsl_config" type="string" visible="false"/>
                    <param default="options.traceBuffer.traceCapture" id="dtsl_tracecapture_option" type="string" visible="false"/>
                </activity>
            </execution_environment>
        </project_type>
        <project_type os_abstraction="LINUX_KERNEL" type="BARE_METAL">
            <name language="en">Linux Kernel and/or Device Driver Debug</name>
            <description language="en">This allows a bare-metal debug connection to the Versatile Express A5x2 platform for Linux Kernel or Device Driver debug.</description>
            <execution_environment id="BARE_METAL_LINUX_KERNEL_SMP">
                <name language="en">Bare Metal SMP Debug of all cores</name>
                <description language="en">Connect to platform using a DSTREAM/RVI</description>
                <xi:include href="../../../Include/hardware_address.xml"/>
                <param default="CDB://Versatile_Express_A5x2.rvc" id="config_file" type="string" visible="false"/>
                <activity id="ICE_DEBUG" type="Debug">
                    <name language="en">Debug Cortex-A5x2 SMP</name>
                    <xi:include href="../../../Include/dstream_activity_description_lk.xml"/>
                    <xi:include href="../../../Include/dstream_connection_type.xml"/>
                    <core connection_id="Cortex-A5 SMP">
                        <core_definition>Cortex-A5</core_definition>
                    </core>
                    <param default="CDB://dtsl_config_script.py" id="dtsl_config_script" type="string" visible="false"/>
                    <param default="DtslScript" id="dtsl_config" type="string" visible="false"/>
                    <param default="options.traceBuffer.traceCapture" id="dtsl_tracecapture_option" type="string" visible="false"/>
                </activity>
                <activity id="ICE_DEBUG" type="Debug">
                    <name language="en">Debug Cortex-A5x2 SMP</name>
                    <xi:include href="../../../Include/rvi_activity_description_lk.xml"/>
                    <xi:include href="../../../Include/rvi_connection_type.xml"/>
                    <core connection_id="Cortex-A5 SMP">
                        <core_definition>Cortex-A5</core_definition>
                    </core>
                    <param default="CDB://dtsl_config_script.py" id="dtsl_config_script" type="string" visible="false"/>
                    <param default="DtslScript_RVI" id="dtsl_config" type="string" visible="false"/>
                    <param default="options.traceBuffer.traceCapture" id="dtsl_tracecapture_option" type="string" visible="false"/>
                </activity>
                <activity id="ICE_DEBUG" type="Debug">
                    <name language="en">Debug Cortex-A5x2 SMP</name>
                    <xi:include href="../../../Include/dstream_st_activity_description_lk.xml"/>
                    <xi:include href="../../../Include/dstream_st_connection_type.xml"/>
                    <core connection_id="Cortex-A5 SMP">
                        <core_definition>Cortex-A5</core_definition>
                    </core>
                    <param default="CDB://dtsl_config_script.py" id="dtsl_config_script" type="string" visible="false"/>
                    <param default="DtslScript_DSTREAM_ST" id="dtsl_config" type="string" visible="false"/>
                    <param default="options.traceBuffer.traceCapture" id="dtsl_tracecapture_option" type="string" visible="false"/>
                </activity>
                <activity id="ICE_DEBUG" type="Debug">
                    <name language="en">Debug Cortex-A5x2 SMP</name>
                    <xi:include href="../../../Include/dstream_pt_activity_description_lk.xml"/>
                    <xi:include href="../../../Include/dstream_pt_connection_type.xml"/>
                    <core connection_id="Cortex-A5 SMP">
                        <core_definition>Cortex-A5</core_definition>
                    </core>
                    <param default="CDB://dtsl_config_script.py" id="dtsl_config_script" type="string" visible="false"/>
                    <param default="DtslScript_DSTREAM_PT" id="dtsl_config" type="string" visible="false"/>
                    <param default="options.traceBuffer.traceCapture" id="dtsl_tracecapture_option" type="string" visible="false"/>
                </activity>
            </execution_environment>
            <execution_environment id="BARE_METAL_LINUX_KERNEL_DEBUG_0">
                <name language="en">Linux Kernel Debug of core 0</name>
                <description language="en">Arm Debugger will connect to a DSTREAM or RVI to debug a Linux kernel.</description>
                <xi:include href="../../../Include/hardware_address.xml"/>
                <param default="CDB://Versatile_Express_A5x2.rvc" id="config_file" type="string" visible="false"/>
                <activity id="ICE_DEBUG" type="Debug">
                    <name language="en">Debug Cortex-A5_0</name>
                    <xi:include href="../../../Include/dstream_activity_description_lk.xml"/>
                    <xi:include href="../../../Include/dstream_connection_type.xml"/>
                    <core connection_id="Cortex-A5_0">
                        <core_definition>Cortex-A5</core_definition>
                    </core>
                    <param default="CDB://dtsl_config_script.py" id="dtsl_config_script" type="string" visible="false"/>
                    <param default="DtslScript" id="dtsl_config" type="string" visible="false"/>
                    <param default="options.traceBuffer.traceCapture" id="dtsl_tracecapture_option" type="string" visible="false"/>
                </activity>
                <activity id="ICE_DEBUG" type="Debug">
                    <name language="en">Debug Cortex-A5_0</name>
                    <xi:include href="../../../Include/rvi_activity_description_lk.xml"/>
                    <xi:include href="../../../Include/rvi_connection_type.xml"/>
                    <core connection_id="Cortex-A5_0">
                        <core_definition>Cortex-A5</core_definition>
                    </core>
                    <param default="CDB://dtsl_config_script.py" id="dtsl_config_script" type="string" visible="false"/>
                    <param default="DtslScript_RVI" id="dtsl_config" type="string" visible="false"/>
                    <param default="options.traceBuffer.traceCapture" id="dtsl_tracecapture_option" type="string" visible="false"/>
                </activity>
                <activity id="ICE_DEBUG" type="Debug">
                    <name language="en">Debug Cortex-A5_0</name>
                    <xi:include href="../../../Include/dstream_st_activity_description_lk.xml"/>
                    <xi:include href="../../../Include/dstream_st_connection_type.xml"/>
                    <core connection_id="Cortex-A5_0">
                        <core_definition>Cortex-A5</core_definition>
                    </core>
                    <param default="CDB://dtsl_config_script.py" id="dtsl_config_script" type="string" visible="false"/>
                    <param default="DtslScript_DSTREAM_ST" id="dtsl_config" type="string" visible="false"/>
                    <param default="options.traceBuffer.traceCapture" id="dtsl_tracecapture_option" type="string" visible="false"/>
                </activity>
                <activity id="ICE_DEBUG" type="Debug">
                    <name language="en">Debug Cortex-A5_0</name>
                    <xi:include href="../../../Include/dstream_pt_activity_description_lk.xml"/>
                    <xi:include href="../../../Include/dstream_pt_connection_type.xml"/>
                    <core connection_id="Cortex-A5_0">
                        <core_definition>Cortex-A5</core_definition>
                    </core>
                    <param default="CDB://dtsl_config_script.py" id="dtsl_config_script" type="string" visible="false"/>
                    <param default="DtslScript_DSTREAM_PT" id="dtsl_config" type="string" visible="false"/>
                    <param default="options.traceBuffer.traceCapture" id="dtsl_tracecapture_option" type="string" visible="false"/>
                </activity>
            </execution_environment>
            <execution_environment id="BARE_METAL_LINUX_KERNEL_DEBUG_1">
                <name language="en">Linux Kernel Debug of core 1</name>
                <description language="en">Arm Debugger will connect to a DSTREAM or RVI to debug a Linux kernel.</description>
               <xi:include href="../../../Include/hardware_address.xml"/>
                <param default="CDB://Versatile_Express_A5x2.rvc" id="config_file" type="string" visible="false"/>
                <activity id="ICE_DEBUG" type="Debug">
                    <name language="en">Debug Cortex-A5_1</name>
                    <xi:include href="../../../Include/dstream_activity_description_lk.xml"/>
                    <xi:include href="../../../Include/dstream_connection_type.xml"/>
                    <core connection_id="Cortex-A5_1">
                        <core_definition>Cortex-A5</core_definition>
                    </core>
                    <param default="CDB://dtsl_config_script.py" id="dtsl_config_script" type="string" visible="false"/>
                    <param default="DtslScript" id="dtsl_config" type="string" visible="false"/>
                    <param default="options.traceBuffer.traceCapture" id="dtsl_tracecapture_option" type="string" visible="false"/>
                </activity>
                <activity id="ICE_DEBUG" type="Debug">
                    <name language="en">Debug Cortex-A5_1</name>
                    <xi:include href="../../../Include/rvi_activity_description_lk.xml"/>
                    <xi:include href="../../../Include/rvi_connection_type.xml"/>
                    <core connection_id="Cortex-A5_1">
                        <core_definition>Cortex-A5</core_definition>
                    </core>
                    <param default="CDB://dtsl_config_script.py" id="dtsl_config_script" type="string" visible="false"/>
                    <param default="DtslScript_RVI" id="dtsl_config" type="string" visible="false"/>
                    <param default="options.traceBuffer.traceCapture" id="dtsl_tracecapture_option" type="string" visible="false"/>
                </activity>
                <activity id="ICE_DEBUG" type="Debug">
                    <name language="en">Debug Cortex-A5_1</name>
                    <xi:include href="../../../Include/dstream_st_activity_description_lk.xml"/>
                    <xi:include href="../../../Include/dstream_st_connection_type.xml"/>
                    <core connection_id="Cortex-A5_1">
                        <core_definition>Cortex-A5</core_definition>
                    </core>
                    <param default="CDB://dtsl_config_script.py" id="dtsl_config_script" type="string" visible="false"/>
                    <param default="DtslScript_DSTREAM_ST" id="dtsl_config" type="string" visible="false"/>
                    <param default="options.traceBuffer.traceCapture" id="dtsl_tracecapture_option" type="string" visible="false"/>
                </activity>
                <activity id="ICE_DEBUG" type="Debug">
                    <name language="en">Debug Cortex-A5_1</name>
                    <xi:include href="../../../Include/dstream_pt_activity_description_lk.xml"/>
                    <xi:include href="../../../Include/dstream_pt_connection_type.xml"/>
                    <core connection_id="Cortex-A5_1">
                        <core_definition>Cortex-A5</core_definition>
                    </core>
                    <param default="CDB://dtsl_config_script.py" id="dtsl_config_script" type="string" visible="false"/>
                    <param default="DtslScript_DSTREAM_PT" id="dtsl_config" type="string" visible="false"/>
                    <param default="options.traceBuffer.traceCapture" id="dtsl_tracecapture_option" type="string" visible="false"/>
                </activity>
            </execution_environment>
        </project_type>
    </project_type_list>
</platform_data>
