INFO: Starting PRECISION_RTL for logic synthesis
//  Precision RTL Synthesis 2008a.47 (Production Release) Tue Dec  9 03:06:25 PST 2008
//  
//  Copyright (c) Mentor Graphics Corporation, 1996-2008, All Rights Reserved.
//             Portions copyright 1991-2004 Compuware Corporation
//                       UNPUBLISHED, LICENSED SOFTWARE.
//            CONFIDENTIAL AND PROPRIETARY INFORMATION WHICH IS THE
//          PROPERTY OF MENTOR GRAPHICS CORPORATION OR ITS LICENSORS
//  
//  Running on Windows Vista y22lai@ECE-RTOS18 Service Pack 1 6.01.7601 x86
//  
//  Start time Wed Jun 10 12:18:32 2015
-------------------------------------------------
Info: Logging session transcript to file precision.log
Info: Results directory: uw_tmp/
Info: Moving session transcript to file uw_tmp/precision.log
Info:  Setting up the design to use synthesis library "cycloneii.syn"
Info: The global max fanout is currently set to 1000 for Altera - Cyclone II.
Info:  Setting Part to: "EP2C35F672C"
Info:  Setting Process to: "7"
Info: "USING DESIGN ARCH"
Info: Reading file: C:/PROGRA~2/MENTOR~1/PRECIS~1.47/Mgc_home/pkgs/psr/techlibs//cycloneii.syn.
Info: Loading library initialization file C:/PROGRA~2/MENTOR~1/PRECIS~1.47/Mgc_home/pkgs/psr/userware//yeager_rename.tcl
Info: vhdlorder, Release 2008a.22
Info: Files sorted successfully.
Info: hdl-analyze, Release RTLC-Precision 2008a.22
INFO: Analyzing "mem.vhd"
INFO: Analyzing "lab3.vhd"
INFO: Analyzing "lib_lab3.vhd"
INFO: Analyzing "top_lab3.vhd"
Info: Current working directory: uw_tmp/.
Info: RTLC-Driver, Release RTLC-Precision 2008a.22
Info: Last compiled on Nov 27 2008 14:28:35
Info: Initializing...
Info: Partitioning design ....
Info: RTLCompiler, Release RTLC-Precision 2008a.22
Info: Last compiled on Nov 27 2008 14:34:50
Info: Initializing...
Info: Root Module work.top_lab3(main): Pre-processing...
Info: Module work.uw_uart(main): Pre-processing...
Info: Module work.UARTS(RTL): Pre-processing...
Info: "lib_lab3.vhd", line 135: Enumerated type TxFSM_State with 5 elements encoded as onehot.
Info: Encodings for TxFSM_State values.
Info: value                              	                   TxFSM_State[4-0]
Info: Idle                               	                         ----1
Info: Load_Tx                            	                         ---1-
Info: Shift_TX                           	                         --1--
Info: Parity_Tx                          	                         -1---
Info: Stop_Tx                            	                         1----
Info: "lib_lab3.vhd", line 138: Enumerated type RxFSM_State with 8 elements encoded as onehot.
Info: Encodings for RxFSM_State values.
Info: value                              	                   RxFSM_State[7-0]
Info: Idle                               	                      -------1
Info: Start_Rx                           	                      ------1-
Info: Shift_RX                           	                      -----1--
Info: Edge_Rx                            	                      ----1---
Info: Parity_Rx                          	                      ---1----
Info: Parity_2                           	                      --1-----
Info: Stop_Rx                            	                      -1------
Info: RxOVF                              	                      1-------
Info: FSM: Removing state for un-assigned literal      01000
Info: Extracted FSM in module work.UARTS(RTL), with state variable = TxFSM[4:0], async set/reset state(s) = 00001 , number of states = 4.
Info: Re-encoding 4 state FSM as "binary".
Info: FSM: State encoding table.
Info: FSM:	Index	     State Name	                            Literal	                      Encoding
Info: FSM:	    0	           Idle	                              00001	                            00
Info: FSM:	    1	        Load_Tx	                              00010	                            01
Info: FSM:	    2	       Shift_TX	                              00100	                            10
Info: FSM:	    3	        Stop_Tx	                              10000	                            11
Info: FSM: Removing state for un-assigned literal   00010000
Info: Extracted FSM in module work.UARTS(RTL), with state variable = RxFSM[7:0], async set/reset state(s) = 00000001 , number of states = 7.
Info: Re-encoding 7 state FSM as "onehot".
Info: FSM: State encoding table.
Info: FSM:	Index	     State Name	                            Literal	                      Encoding
Info: FSM:	    0	           Idle	                           00000001	                       0000001
Info: FSM:	    1	       Start_Rx	                           00000010	                       0000010
Info: FSM:	    2	        Edge_Rx	                           00001000	                       0000100
Info: FSM:	    3	       Shift_RX	                           00000100	                       0001000
Info: FSM:	    4	       Parity_2	                           00100000	                       0010000
Info: FSM:	    5	        Stop_Rx	                           01000000	                       0100000
Info: FSM:	    6	          RxOVF	                           10000000	                       1000000
Info: Module work.lab3(main): Pre-processing...
Info: Module work.mem(main){generic map (data_width => 8 addr_width => 4)}: Pre-processing...
Info: Built-in hardware memory core inferred for variable ': mem.mem depth = 16, width = 8'.
Warning: "lab3.vhd", line 24: signal in_data has never been used.
Warning: "lib_lab3.vhd", line 459: signal txbusy has never been used.
Warning: "lib_lab3.vhd", line 460: signal rts has never been used.
Warning: "lib_lab3.vhd", line 462: signal lab3out[7:0] has no drivers, will be treated as don't care.
Warning: "lab3.vhd", line 11: Output port o_data has never been assigned a value.
Info: Module work.UARTS(RTL): Compiling...
Info: "lib_lab3.vhd", line 186: Sharing register TxDivisor(9) with TxDivisor(9)
Info: "lib_lab3.vhd", line 186: Sharing register TxDivisor(7) with TxDivisor(7)
Info: "lib_lab3.vhd", line 186: Sharing register TxDivisor(4) with TxDivisor(4)
Info: "lib_lab3.vhd", line 186: Sharing register TxDivisor(3) with TxDivisor(3)
Info: "lib_lab3.vhd", line 186: Sharing register TxDivisor(1) with TxDivisor(1)
Info: "lib_lab3.vhd", line 186: Sharing register TxDivisor(0) with TxDivisor(0)
Info: "lib_lab3.vhd", line 186: Sharing register RxDivisor(10) with RxDivisor(10)
Info: "lib_lab3.vhd", line 186: Sharing register RxDivisor(8) with RxDivisor(8)
Info: "lib_lab3.vhd", line 186: Sharing register RxDivisor(7) with RxDivisor(7)
Info: "lib_lab3.vhd", line 186: Sharing register RxDivisor(6) with RxDivisor(6)
Info: "lib_lab3.vhd", line 186: Sharing register RxDivisor(4) with RxDivisor(4)
Info: "lib_lab3.vhd", line 186: Sharing register RxDivisor(3) with RxDivisor(3)
Info: "lib_lab3.vhd", line 186: Sharing register RxDivisor(2) with RxDivisor(2)
Info: "lib_lab3.vhd", line 186: Sharing register RxDivisor(0) with RxDivisor(0)
Info: "lib_lab3.vhd", line 221: Macro Modgen_Counter "counter_up_sclear_aclear_clock_0_11" inferred for node "RxDiv".
Info: "lib_lab3.vhd", line 243: Macro Modgen_Counter "counter_up_sclear_aclear_clock_0_12" inferred for node "TxDiv".
Info: "lib_lab3.vhd", line 289: Macro Modgen_Counter "counter_dn_sload_aclear_clock_clk_en_cnt_en_0_4" inferred for node "TxBitCnt".
Info: "lib_lab3.vhd", line 373: Macro Modgen_Counter "counter_up_sclear_aclear_clock_clk_en_0_4" inferred for node "RxBitCnt".
Info: Module work.uw_uart(main): Compiling...
Info: "lib_lab3.vhd", line 519: Sharing register mdata[3] with mdata[2]
Info: "lib_lab3.vhd", line 519: Sharing register mdata[3] with mdata[1]
Info: "lib_lab3.vhd", line 519: Sharing register mdata[3] with mdata[0]
Info: "lib_lab3.vhd", line 553: Sharing register sdout[3] with sdout[2]
Info: "lib_lab3.vhd", line 553: Sharing register sdout[3] with sdout[1]
Info: "lib_lab3.vhd", line 553: Sharing register sdout[3] with sdout[0]
Info: "lib_lab3.vhd", line 529: Macro Modgen_Counter "counter_up_sclear_clock_clk_en_0_16" inferred for node "waitcount".
Info: Module work.mem(main){generic map (data_width => 8 addr_width => 4)}: Compiling...
Info: Module work.lab3(main): Compiling...
Info: Root Module work.top_lab3(main): Compiling...
Warning: "lib_lab3.vhd", line 186: Optimizing state bit(s) RxDivisor[9] to constant 0
Warning: "lib_lab3.vhd", line 186: Optimizing state bit(s) RxDivisor[5] to constant 0
Warning: "lib_lab3.vhd", line 186: Optimizing state bit(s) RxDivisor[1] to constant 0
Warning: "lib_lab3.vhd", line 186: Optimizing state bit(s) TxDivisor[10] to constant 0
Warning: "lib_lab3.vhd", line 186: Optimizing state bit(s) TxDivisor[6] to constant 0
Warning: "lib_lab3.vhd", line 186: Optimizing state bit(s) TxDivisor[2] to constant 0
Warning: "lib_lab3.vhd", line 319: Optimizing state bit(s) RxFSM[4] to constant 0
Warning: "lib_lab3.vhd", line 460: Net rts is unused after optimization
Warning: "lib_lab3.vhd", line 553: Optimizing state bit(s) sdout[7:4] to constant 1
Warning: "lib_lab3.vhd", line 553: No Set/Reset assignment to signal sdout[3]. Please check if this was not intended.
Warning: "lib_lab3.vhd", line 519: Optimizing state bit(s) mdata[7:4] to constant 1
Warning: "lab3.vhd", line 10: Net i_data[7:0] is unused after optimization
Warning: "top_lab3.vhd", line 17: Optimizing state bit(s) o_sevenseg[15] to constant 1

Info: Compilation successfully completed.
Info: Counter Inferencing === Detected : 8, Inferred (Modgen/Selcounter/AddSub) : 5 (5 / 0 / 0), AcrossDH (Merged/Not-Merged) : (0 / 0), Not-Inferred (Acrossdh/Attempted) : (0 / 0), Local Vars : 0 ===
Info: Total CPU time taken for compilation: 3.8 secs.
Info: Total lines of RTL compiled: 731.
Info: Overall running time 8.0 secs.
Info: Current working directory: uw_tmp/.
Info: Finished compiling design.
Info: -- Saving the design database in uw_tmp/top_lab3_gate.xdb
Info: Writing file: uw_tmp/top_lab3_gate.vhd.
Info: Info, Command 'auto_write' finished successfully
Info: Current working directory: uw_tmp/.
Info: 1 Instances are flattened in hierarchical block .work.top_lab3.main.
Info: Optimizing design view:.work.UARTS.RTL_unfold_1370
Info: Optimizing design view:.work.top_lab3.main
Warning: Port result(0) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port result(1) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port result(2) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port result(3) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port result(4) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port result(5) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port result(6) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: Port result(7) is connected to a disabled tristate, possibly unconnected Port in design.
Warning: The internal tri-state driving net result(0) is being replaced by a buffer because a high-impedance 'Z' state cannot be propagated across logic being driven by the net. This may not match simulation behavior.
Info: Number of tristates replaced by buffers: 1.
Info: -- Running timing characterization...
Info: Optimizing design view:.work.UARTS.RTL_unfold_1370
Info: 1 DFFs were moved to top level for I/O mapping.
Info: 1 I/O registers on critical path unpacked.
Info: -- Saving the design database in uw_tmp/top_lab3.xdb
Info: Writing file: uw_tmp/top_lab3.edf.
Info: Info, Writing xrf file 'uw_tmp/top_lab3.xrf'
Info: Writing file: uw_tmp/top_lab3.xrf.
Info: -- Writing file uw_tmp/top_lab3.tcl
Info: exq_pr_compile_project gen_vcf top_lab3 1
Info: Finished synthesizing design.
Info: Total CPU time taken for synthesis: 1.3 secs.
Info: Overall running time 4.6 secs.
Info: uw_tmp/precision_tech.sdc
Info: -- Saving the design database in uw_tmp/top_lab3_logic.xdb
Info: Writing file: uw_tmp/top_lab3_logic.vhd.
Info: Info, Writing xrf file 'uw_tmp/top_lab3_logic.xrf'
Info: Writing file: uw_tmp/top_lab3_logic.xrf.
Info: Info, Command 'auto_write' finished successfully
Info: clk
Info: -- Saving the design database in uw_tmp/top_lab3_logic.xdb
Info: Writing file: uw_tmp/top_lab3_logic.v.
Info: Warning, Moving uw_tmp/top_lab3_logic.xrf to uw_tmp/mgc_old_top_lab3_logic.xrf as uw_tmp/top_lab3_logic.xrf exists
Info: Writing file: uw_tmp/top_lab3_logic.xrf.
Info: Info, Command 'auto_write' finished successfully
Info: *** logic synthesis succeeded ***
Warning: vmap will not overwrite local modelsim.ini.
Warning: Library already exists at "work-msim".
Warning: Library already exists at "altera_mf".
Modifying modelsim.ini
Warning: Library already exists at "cycloneii".
Modifying modelsim.ini
INFO: generic-gate       netlist         written to uw_tmp/top_lab3_gate.vhd
INFO: generic-gate       area estimate   written to RPT/area_gate.rpt
INFO: logic-synthesis    netlist         written to uw_tmp/top_lab3_logic.edf
INFO: logic-synthesis    area estimate   written to RPT/area_logic.rpt
INFO: logic-synthesis    timing estimate written to RPT/timing_logic.rpt
INFO: -----------------------------------------------------------------------
INFO: CRITICAL PATHS (slowest 5 paths, estimated by logic synthesis)
INFO: 
INFO: ..........Delays.........
INFO:  Total  Datapath  Routing          Source              Dest
INFO: ------  --------  -------   --------------------  ---------------------
INFO:   4.45     3.07     1.38    reg_out_t..._obuf/clk txflex               
INFO:   4.34     3.76     0.58    u_uw_uart...or(5)/clk u_uw_uart...q(9)/sclr
INFO:   4.30     3.72     0.58    u_uw_uart..._q(7)/clk u_uw_uart...q(9)/sclr
INFO:   4.30     3.72     0.58    u_uw_uart...q(10)/clk u_uw_uart...q(9)/sclr
INFO:   4.28     3.70     0.58    u_uw_uart..._q(6)/clk u_uw_uart...q(9)/sclr
INFO: -----------------------------------------------------------------------
INFO: Speed on Cyclone II = 224 MHz,  4.45 ns (estimated by logic-synthesis)
INFO: AREA = 115 cells (115 luts, 73 regs) (estimated by logic-synthesis)
INFO: Starting QUARTUS for physical synthesis
Info: *******************************************************************
Info: Running Quartus II Shell
    Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2011 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Wed Jun 10 12:19:04 2015
Info: Command: quartus_sh -t uw-chip-synth-quartus.tcl top_lab3
Info: Quartus(args): top_lab3
Info: Evaluation of Tcl script uw-chip-synth-quartus.tcl was successful
Info: Quartus II Shell was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 179 megabytes
    Info: Processing ended: Wed Jun 10 12:19:09 2015
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:01
Info: *******************************************************************
Info: Running Quartus II Shell
    Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2011 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Wed Jun 10 12:19:11 2015
Info: Command: quartus_sh -t Y:\lib\pins-DE2.tcl top_lab3
Info: Quartus(args): top_lab3
Info: Evaluation of Tcl script Y:\lib\pins-DE2.tcl was successful
Info: Quartus II Shell was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 179 megabytes
    Info: Processing ended: Wed Jun 10 12:19:12 2015
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:00
Warning: Can't contact license server "7056@ecercsgsrv.uwaterloo.ca" -- this server will be ignored
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2011 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Wed Jun 10 12:19:14 2015
Info: Command: quartus_map top_lab3 --source=top_lab3_logic.edf --family=CycloneII
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Found 5 design units, including 5 entities, in source file top_lab3_logic.edf
    Info: Found entity 1: modgen_counter_11_0
    Info: Found entity 2: modgen_counter_12_0
    Info: Found entity 3: modgen_counter_16_0
    Info: Found entity 4: top_lab3
    Info: Found entity 5: UARTS
Info: Elaborating entity "top_lab3" for the top level hierarchy
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "modgen_counter_16_0" for hierarchy "modgen_counter_16_0:u_uw_uart_modgen_counter_waitcount"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "UARTS" for hierarchy "UARTS:u_uw_uart_u_uarts"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "modgen_counter_11_0" for hierarchy "UARTS:u_uw_uart_u_uarts|modgen_counter_11_0:modgen_counter_RxDiv"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Elaborating entity "modgen_counter_12_0" for hierarchy "UARTS:u_uw_uart_u_uarts|modgen_counter_12_0:modgen_counter_TxDiv"
Warning: EDA design entry or synthesis tool was not specified.  Detecting EDA tool "Precision Synthesis" as the tool that generated the EDIF Input File.
Info: Generating hard_block partition "hard_block:auto_generated_inst"
Info: Implemented 142 device resources after synthesis - the final resource count might be different
    Info: Implemented 3 input pins
    Info: Implemented 18 output pins
    Info: Implemented 121 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 259 megabytes
    Info: Processing ended: Wed Jun 10 12:19:20 2015
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:01
Warning: Can't contact license server "7056@ecercsgsrv.uwaterloo.ca" -- this server will be ignored
Info: *******************************************************************
Info: Running Quartus II Fitter
    Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2011 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Wed Jun 10 12:19:22 2015
Info: Command: quartus_fit top_lab3 --effort=fast --part=EP2C35F672C7
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Selected device EP2C35F672C7 for design "top_lab3"
Info: Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time
Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info: Device EP2C50F672C7 is compatible
    Info: Device EP2C70F672C7 is compatible
Info: Fitter converted 3 user pins into dedicated programming pins
    Info: Pin ~ASDO~ is reserved at location E3
    Info: Pin ~nCSO~ is reserved at location D3
    Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24
Critical Warning: No exact pin location assignment(s) for 4 pins of 21 total pins
    Info: Pin ctsflex not assigned to an exact location on the device
    Info: Pin o_sevenseg[7] not assigned to an exact location on the device
    Info: Pin o_sevenseg[15] not assigned to an exact location on the device
    Info: Pin nreset not assigned to an exact location on the device
Info: Timing-driven compilation is using the TimeQuest Timing Analyzer
Critical Warning: Synopsys Design Constraints File file not found: 'top_lab3.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info: No user constrained base clocks found in the design
Info: Timing requirements not specified -- optimizing circuit to achieve the following default global requirements
    Info: Assuming a default timing requirement
Info: Found 1 clocks
    Info:   Period   Clock Name
    Info: ======== ============
    Info:    1.000          clk
Info: Automatically promoted node clk (placed in PIN N2 (CLK0, LVDSCLK0p, Input))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info: Automatically promoted node nreset (placed in PIN P2 (CLK2, LVDSCLK1p, Input))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node o_sevenseg_obuf_7_
        Info: Destination node u_uw_uart_reg_dsend
        Info: Destination node ix21486z52923
        Info: Destination node u_uw_uart_reg_ack
        Info: Destination node ix58118z52924
        Info: Destination node ix58118z52923
        Info: Destination node ix24656z52924
        Info: Destination node ix24656z52923
        Info: Destination node ix34741z52924
        Info: Destination node UARTS:u_uw_uart_u_uarts|ix15541z52926
        Info: Non-global destination nodes limited to 10 nodes
Info: Starting register packing
Info: Finished register packing
    Extra Info: No registers were packed into other blocks
Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement
    Info: Number of I/O pins in group: 3 (unused VREF, 3.3V VCCIO, 0 input, 3 output, 0 bidirectional)
        Info: I/O standards used: 3.3-V LVTTL.
Info: I/O bank details before I/O pin placement
    Info: Statistics of I/O banks
        Info: I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 4 total pin(s) used --  60 pins available
        Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  45 pins available
        Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available
        Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available
        Info: I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 2 total pin(s) used --  63 pins available
        Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  58 pins available
        Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available
        Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available
Warning: Ignored locations or region assignments to the following nodes
    Warning: Node "debug_key[1]" is assigned to location or region, but does not exist in design
    Warning: Node "debug_key[2]" is assigned to location or region, but does not exist in design
    Warning: Node "debug_key[3]" is assigned to location or region, but does not exist in design
    Warning: Node "debug_led_grn[0]" is assigned to location or region, but does not exist in design
    Warning: Node "debug_led_grn[1]" is assigned to location or region, but does not exist in design
    Warning: Node "debug_led_grn[2]" is assigned to location or region, but does not exist in design
    Warning: Node "debug_led_grn[3]" is assigned to location or region, but does not exist in design
    Warning: Node "debug_led_grn[4]" is assigned to location or region, but does not exist in design
    Warning: Node "debug_led_grn[5]" is assigned to location or region, but does not exist in design
    Warning: Node "debug_led_red[0]" is assigned to location or region, but does not exist in design
    Warning: Node "debug_led_red[10]" is assigned to location or region, but does not exist in design
    Warning: Node "debug_led_red[11]" is assigned to location or region, but does not exist in design
    Warning: Node "debug_led_red[12]" is assigned to location or region, but does not exist in design
    Warning: Node "debug_led_red[13]" is assigned to location or region, but does not exist in design
    Warning: Node "debug_led_red[14]" is assigned to location or region, but does not exist in design
    Warning: Node "debug_led_red[15]" is assigned to location or region, but does not exist in design
    Warning: Node "debug_led_red[16]" is assigned to location or region, but does not exist in design
    Warning: Node "debug_led_red[1]" is assigned to location or region, but does not exist in design
    Warning: Node "debug_led_red[2]" is assigned to location or region, but does not exist in design
    Warning: Node "debug_led_red[3]" is assigned to location or region, but does not exist in design
    Warning: Node "debug_led_red[4]" is assigned to location or region, but does not exist in design
    Warning: Node "debug_led_red[5]" is assigned to location or region, but does not exist in design
    Warning: Node "debug_led_red[6]" is assigned to location or region, but does not exist in design
    Warning: Node "debug_led_red[7]" is assigned to location or region, but does not exist in design
    Warning: Node "debug_led_red[8]" is assigned to location or region, but does not exist in design
    Warning: Node "debug_led_red[9]" is assigned to location or region, but does not exist in design
    Warning: Node "debug_sevenseg_0[0]" is assigned to location or region, but does not exist in design
    Warning: Node "debug_sevenseg_0[1]" is assigned to location or region, but does not exist in design
    Warning: Node "debug_sevenseg_0[2]" is assigned to location or region, but does not exist in design
    Warning: Node "debug_sevenseg_0[3]" is assigned to location or region, but does not exist in design
    Warning: Node "debug_sevenseg_0[4]" is assigned to location or region, but does not exist in design
    Warning: Node "debug_sevenseg_0[5]" is assigned to location or region, but does not exist in design
    Warning: Node "debug_sevenseg_0[6]" is assigned to location or region, but does not exist in design
    Warning: Node "debug_sevenseg_1[0]" is assigned to location or region, but does not exist in design
    Warning: Node "debug_sevenseg_1[1]" is assigned to location or region, but does not exist in design
    Warning: Node "debug_sevenseg_1[2]" is assigned to location or region, but does not exist in design
    Warning: Node "debug_sevenseg_1[3]" is assigned to location or region, but does not exist in design
    Warning: Node "debug_sevenseg_1[4]" is assigned to location or region, but does not exist in design
    Warning: Node "debug_sevenseg_1[5]" is assigned to location or region, but does not exist in design
    Warning: Node "debug_sevenseg_1[6]" is assigned to location or region, but does not exist in design
    Warning: Node "debug_sevenseg_2[0]" is assigned to location or region, but does not exist in design
    Warning: Node "debug_sevenseg_2[1]" is assigned to location or region, but does not exist in design
    Warning: Node "debug_sevenseg_2[2]" is assigned to location or region, but does not exist in design
    Warning: Node "debug_sevenseg_2[3]" is assigned to location or region, but does not exist in design
    Warning: Node "debug_sevenseg_2[4]" is assigned to location or region, but does not exist in design
    Warning: Node "debug_sevenseg_2[5]" is assigned to location or region, but does not exist in design
    Warning: Node "debug_sevenseg_2[6]" is assigned to location or region, but does not exist in design
    Warning: Node "debug_sevenseg_3[0]" is assigned to location or region, but does not exist in design
    Warning: Node "debug_sevenseg_3[1]" is assigned to location or region, but does not exist in design
    Warning: Node "debug_sevenseg_3[2]" is assigned to location or region, but does not exist in design
    Warning: Node "debug_sevenseg_3[3]" is assigned to location or region, but does not exist in design
    Warning: Node "debug_sevenseg_3[4]" is assigned to location or region, but does not exist in design
    Warning: Node "debug_sevenseg_3[5]" is assigned to location or region, but does not exist in design
    Warning: Node "debug_sevenseg_3[6]" is assigned to location or region, but does not exist in design
    Warning: Node "debug_sevenseg_4[0]" is assigned to location or region, but does not exist in design
    Warning: Node "debug_sevenseg_4[1]" is assigned to location or region, but does not exist in design
    Warning: Node "debug_sevenseg_4[2]" is assigned to location or region, but does not exist in design
    Warning: Node "debug_sevenseg_4[3]" is assigned to location or region, but does not exist in design
    Warning: Node "debug_sevenseg_4[4]" is assigned to location or region, but does not exist in design
    Warning: Node "debug_sevenseg_4[5]" is assigned to location or region, but does not exist in design
    Warning: Node "debug_sevenseg_4[6]" is assigned to location or region, but does not exist in design
    Warning: Node "debug_sevenseg_5[0]" is assigned to location or region, but does not exist in design
    Warning: Node "debug_sevenseg_5[1]" is assigned to location or region, but does not exist in design
    Warning: Node "debug_sevenseg_5[2]" is assigned to location or region, but does not exist in design
    Warning: Node "debug_sevenseg_5[3]" is assigned to location or region, but does not exist in design
    Warning: Node "debug_sevenseg_5[4]" is assigned to location or region, but does not exist in design
    Warning: Node "debug_sevenseg_5[5]" is assigned to location or region, but does not exist in design
    Warning: Node "debug_sevenseg_5[6]" is assigned to location or region, but does not exist in design
    Warning: Node "debug_switch[0]" is assigned to location or region, but does not exist in design
    Warning: Node "debug_switch[10]" is assigned to location or region, but does not exist in design
    Warning: Node "debug_switch[11]" is assigned to location or region, but does not exist in design
    Warning: Node "debug_switch[12]" is assigned to location or region, but does not exist in design
    Warning: Node "debug_switch[13]" is assigned to location or region, but does not exist in design
    Warning: Node "debug_switch[14]" is assigned to location or region, but does not exist in design
    Warning: Node "debug_switch[15]" is assigned to location or region, but does not exist in design
    Warning: Node "debug_switch[16]" is assigned to location or region, but does not exist in design
    Warning: Node "debug_switch[17]" is assigned to location or region, but does not exist in design
    Warning: Node "debug_switch[1]" is assigned to location or region, but does not exist in design
    Warning: Node "debug_switch[2]" is assigned to location or region, but does not exist in design
    Warning: Node "debug_switch[3]" is assigned to location or region, but does not exist in design
    Warning: Node "debug_switch[4]" is assigned to location or region, but does not exist in design
    Warning: Node "debug_switch[5]" is assigned to location or region, but does not exist in design
    Warning: Node "debug_switch[6]" is assigned to location or region, but does not exist in design
    Warning: Node "debug_switch[7]" is assigned to location or region, but does not exist in design
    Warning: Node "debug_switch[8]" is assigned to location or region, but does not exist in design
    Warning: Node "debug_switch[9]" is assigned to location or region, but does not exist in design
    Warning: Node "nRST" is assigned to location or region, but does not exist in design
    Warning: Node "o_mode[0]" is assigned to location or region, but does not exist in design
    Warning: Node "o_mode[1]" is assigned to location or region, but does not exist in design
    Warning: Node "o_nrst" is assigned to location or region, but does not exist in design
Info: Fitter preparation operations ending: elapsed time is 00:00:00
Info: Fitter placement preparation operations beginning
Info: Fitter placement preparation operations ending: elapsed time is 00:00:00
Info: Fitter placement operations beginning
Info: Fitter placement was successful
Info: Fitter placement operations ending: elapsed time is 00:00:00
Info: Fitter routing operations beginning
Info: Router estimated average interconnect usage is 0% of the available device resources
    Info: Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X44_Y24 to location X54_Y36
Info: Fitter routing operations ending: elapsed time is 00:00:00
Info: Started post-fitting delay annotation
Warning: Found 18 output pins without output pin load capacitance assignment
    Info: Pin "txflex" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ctsflex" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_sevenseg[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_sevenseg[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_sevenseg[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_sevenseg[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_sevenseg[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_sevenseg[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_sevenseg[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_sevenseg[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_sevenseg[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_sevenseg[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_sevenseg[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_sevenseg[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_sevenseg[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_sevenseg[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_sevenseg[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "o_sevenseg[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info: Delay annotation completed successfully
Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info: Generated suppressed messages file Z:/ECE327/lab3/uw_tmp/top_lab3.fit.smsg
Info: Quartus II Fitter was successful. 0 errors, 96 warnings
    Info: Peak virtual memory: 366 megabytes
    Info: Processing ended: Wed Jun 10 12:19:31 2015
    Info: Elapsed time: 00:00:09
    Info: Total CPU time (on all processors): 00:00:05
Warning: Can't contact license server "7056@ecercsgsrv.uwaterloo.ca" -- this server will be ignored
Info: *******************************************************************
Info: Running Quartus II TimeQuest Timing Analyzer
    Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2011 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Wed Jun 10 12:19:34 2015
Info: Command: quartus_sta -t uw-chip-synth-quartus-timing.tcl top_lab3
Info: Quartus(args): top_lab3
Info: Detected changes in Quartus II Settings File (.qsf).
    Info: Assignment USE_TIMEQUEST_TIMING_ANALYZER changed value from OFF to ON.
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info: Deriving Clocks
    Info: create_clock -period 1.000 -name clk clk
Info: Fmax Summary
    Info:                Restricted
    Info:         Fmax         Fmax      Clock Note
    Info: ============ ============ ========== =====================
    Info:   244.56 MHz   244.56 MHz        clk   
Info: Report Timing: Found 5 setup paths (5 violated).  Worst case slack is -3.089
    Info: -setup
    Info: -npaths 5
    Info: -detail path_only
    Info: -file {timing_chip_path.rpt}
Info: Report Timing: Found 5 setup paths (5 violated).  Worst case slack is -3.089
    Info: -setup
    Info: -npaths 5
    Info: -detail path_only
    Info: -stdout
Info: Path #1: Setup slack is -3.089 (VIOLATED)
    Info: ===================================================================
    Info: From Node    : UARTS:u_uw_uart_u_uarts|modgen_counter_11_0:modgen_counter_RxDiv|nx3957z1
    Info: To Node      : UARTS:u_uw_uart_u_uarts|modgen_counter_11_0:modgen_counter_RxDiv|nx17096z3
    Info: Launch Clock : clk
    Info: Latch Clock  : clk
    Info: 
    Info: Data Arrival Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      0.000      0.000           launch edge time
    Info:      2.895      2.895  R        clock network delay
    Info:      3.172      0.277     uTco  UARTS:u_uw_uart_u_uarts|modgen_counter_11_0:modgen_counter_RxDiv|nx3957z1
    Info:      3.172      0.000 FF  CELL  u_uw_uart_u_uarts|modgen_counter_RxDiv|reg_q_10_|regout
    Info:      3.784      0.612 FF    IC  u_uw_uart_u_uarts|ix34394z52927|datab
    Info:      4.234      0.450 FR  CELL  u_uw_uart_u_uarts|ix34394z52927|combout
    Info:      4.696      0.462 RR    IC  u_uw_uart_u_uarts|ix34394z52926|datad
    Info:      4.874      0.178 RR  CELL  u_uw_uart_u_uarts|ix34394z52926|combout
    Info:      5.172      0.298 RR    IC  u_uw_uart_u_uarts|ix34394z52924|datab
    Info:      5.693      0.521 RR  CELL  u_uw_uart_u_uarts|ix34394z52924|combout
    Info:      5.995      0.302 RR    IC  u_uw_uart_u_uarts|ix65151z52923|datad
    Info:      6.173      0.178 RR  CELL  u_uw_uart_u_uarts|ix65151z52923|combout
    Info:      6.442      0.269 RR    IC  u_uw_uart_u_uarts|modgen_counter_RxDiv|reg_q_9_|sclr
    Info:      7.022      0.580 RF  CELL  UARTS:u_uw_uart_u_uarts|modgen_counter_11_0:modgen_counter_RxDiv|nx17096z3
    Info: 
    Info: Data Required Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      1.000      1.000           latch edge time
    Info:      3.895      2.895  R        clock network delay
    Info:      3.933      0.038     uTsu  UARTS:u_uw_uart_u_uarts|modgen_counter_11_0:modgen_counter_RxDiv|nx17096z3
    Info: 
    Info: Data Arrival Time  :     7.022
    Info: Data Required Time :     3.933
    Info: Slack              :    -3.089 (VIOLATED)
    Info: ===================================================================
    Info: 
Info: Path #2: Setup slack is -3.089 (VIOLATED)
    Info: ===================================================================
    Info: From Node    : UARTS:u_uw_uart_u_uarts|modgen_counter_11_0:modgen_counter_RxDiv|nx3957z1
    Info: To Node      : UARTS:u_uw_uart_u_uarts|modgen_counter_11_0:modgen_counter_RxDiv|nx17096z5
    Info: Launch Clock : clk
    Info: Latch Clock  : clk
    Info: 
    Info: Data Arrival Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      0.000      0.000           launch edge time
    Info:      2.895      2.895  R        clock network delay
    Info:      3.172      0.277     uTco  UARTS:u_uw_uart_u_uarts|modgen_counter_11_0:modgen_counter_RxDiv|nx3957z1
    Info:      3.172      0.000 FF  CELL  u_uw_uart_u_uarts|modgen_counter_RxDiv|reg_q_10_|regout
    Info:      3.784      0.612 FF    IC  u_uw_uart_u_uarts|ix34394z52927|datab
    Info:      4.234      0.450 FR  CELL  u_uw_uart_u_uarts|ix34394z52927|combout
    Info:      4.696      0.462 RR    IC  u_uw_uart_u_uarts|ix34394z52926|datad
    Info:      4.874      0.178 RR  CELL  u_uw_uart_u_uarts|ix34394z52926|combout
    Info:      5.172      0.298 RR    IC  u_uw_uart_u_uarts|ix34394z52924|datab
    Info:      5.693      0.521 RR  CELL  u_uw_uart_u_uarts|ix34394z52924|combout
    Info:      5.995      0.302 RR    IC  u_uw_uart_u_uarts|ix65151z52923|datad
    Info:      6.173      0.178 RR  CELL  u_uw_uart_u_uarts|ix65151z52923|combout
    Info:      6.442      0.269 RR    IC  u_uw_uart_u_uarts|modgen_counter_RxDiv|reg_q_8_|sclr
    Info:      7.022      0.580 RF  CELL  UARTS:u_uw_uart_u_uarts|modgen_counter_11_0:modgen_counter_RxDiv|nx17096z5
    Info: 
    Info: Data Required Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      1.000      1.000           latch edge time
    Info:      3.895      2.895  R        clock network delay
    Info:      3.933      0.038     uTsu  UARTS:u_uw_uart_u_uarts|modgen_counter_11_0:modgen_counter_RxDiv|nx17096z5
    Info: 
    Info: Data Arrival Time  :     7.022
    Info: Data Required Time :     3.933
    Info: Slack              :    -3.089 (VIOLATED)
    Info: ===================================================================
    Info: 
Info: Path #3: Setup slack is -3.089 (VIOLATED)
    Info: ===================================================================
    Info: From Node    : UARTS:u_uw_uart_u_uarts|modgen_counter_11_0:modgen_counter_RxDiv|nx3957z1
    Info: To Node      : UARTS:u_uw_uart_u_uarts|modgen_counter_11_0:modgen_counter_RxDiv|nx3957z1
    Info: Launch Clock : clk
    Info: Latch Clock  : clk
    Info: 
    Info: Data Arrival Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      0.000      0.000           launch edge time
    Info:      2.895      2.895  R        clock network delay
    Info:      3.172      0.277     uTco  UARTS:u_uw_uart_u_uarts|modgen_counter_11_0:modgen_counter_RxDiv|nx3957z1
    Info:      3.172      0.000 FF  CELL  u_uw_uart_u_uarts|modgen_counter_RxDiv|reg_q_10_|regout
    Info:      3.784      0.612 FF    IC  u_uw_uart_u_uarts|ix34394z52927|datab
    Info:      4.234      0.450 FR  CELL  u_uw_uart_u_uarts|ix34394z52927|combout
    Info:      4.696      0.462 RR    IC  u_uw_uart_u_uarts|ix34394z52926|datad
    Info:      4.874      0.178 RR  CELL  u_uw_uart_u_uarts|ix34394z52926|combout
    Info:      5.172      0.298 RR    IC  u_uw_uart_u_uarts|ix34394z52924|datab
    Info:      5.693      0.521 RR  CELL  u_uw_uart_u_uarts|ix34394z52924|combout
    Info:      5.995      0.302 RR    IC  u_uw_uart_u_uarts|ix65151z52923|datad
    Info:      6.173      0.178 RR  CELL  u_uw_uart_u_uarts|ix65151z52923|combout
    Info:      6.442      0.269 RR    IC  u_uw_uart_u_uarts|modgen_counter_RxDiv|reg_q_10_|sclr
    Info:      7.022      0.580 RF  CELL  UARTS:u_uw_uart_u_uarts|modgen_counter_11_0:modgen_counter_RxDiv|nx3957z1
    Info: 
    Info: Data Required Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      1.000      1.000           latch edge time
    Info:      3.895      2.895  R        clock network delay
    Info:      3.933      0.038     uTsu  UARTS:u_uw_uart_u_uarts|modgen_counter_11_0:modgen_counter_RxDiv|nx3957z1
    Info: 
    Info: Data Arrival Time  :     7.022
    Info: Data Required Time :     3.933
    Info: Slack              :    -3.089 (VIOLATED)
    Info: ===================================================================
    Info: 
Info: Path #4: Setup slack is -3.089 (VIOLATED)
    Info: ===================================================================
    Info: From Node    : UARTS:u_uw_uart_u_uarts|modgen_counter_11_0:modgen_counter_RxDiv|nx3957z1
    Info: To Node      : UARTS:u_uw_uart_u_uarts|modgen_counter_11_0:modgen_counter_RxDiv|nx17096z7
    Info: Launch Clock : clk
    Info: Latch Clock  : clk
    Info: 
    Info: Data Arrival Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      0.000      0.000           launch edge time
    Info:      2.895      2.895  R        clock network delay
    Info:      3.172      0.277     uTco  UARTS:u_uw_uart_u_uarts|modgen_counter_11_0:modgen_counter_RxDiv|nx3957z1
    Info:      3.172      0.000 FF  CELL  u_uw_uart_u_uarts|modgen_counter_RxDiv|reg_q_10_|regout
    Info:      3.784      0.612 FF    IC  u_uw_uart_u_uarts|ix34394z52927|datab
    Info:      4.234      0.450 FR  CELL  u_uw_uart_u_uarts|ix34394z52927|combout
    Info:      4.696      0.462 RR    IC  u_uw_uart_u_uarts|ix34394z52926|datad
    Info:      4.874      0.178 RR  CELL  u_uw_uart_u_uarts|ix34394z52926|combout
    Info:      5.172      0.298 RR    IC  u_uw_uart_u_uarts|ix34394z52924|datab
    Info:      5.693      0.521 RR  CELL  u_uw_uart_u_uarts|ix34394z52924|combout
    Info:      5.995      0.302 RR    IC  u_uw_uart_u_uarts|ix65151z52923|datad
    Info:      6.173      0.178 RR  CELL  u_uw_uart_u_uarts|ix65151z52923|combout
    Info:      6.442      0.269 RR    IC  u_uw_uart_u_uarts|modgen_counter_RxDiv|reg_q_7_|sclr
    Info:      7.022      0.580 RF  CELL  UARTS:u_uw_uart_u_uarts|modgen_counter_11_0:modgen_counter_RxDiv|nx17096z7
    Info: 
    Info: Data Required Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      1.000      1.000           latch edge time
    Info:      3.895      2.895  R        clock network delay
    Info:      3.933      0.038     uTsu  UARTS:u_uw_uart_u_uarts|modgen_counter_11_0:modgen_counter_RxDiv|nx17096z7
    Info: 
    Info: Data Arrival Time  :     7.022
    Info: Data Required Time :     3.933
    Info: Slack              :    -3.089 (VIOLATED)
    Info: ===================================================================
    Info: 
Info: Path #5: Setup slack is -3.089 (VIOLATED)
    Info: ===================================================================
    Info: From Node    : UARTS:u_uw_uart_u_uarts|modgen_counter_11_0:modgen_counter_RxDiv|nx3957z1
    Info: To Node      : UARTS:u_uw_uart_u_uarts|modgen_counter_11_0:modgen_counter_RxDiv|nx17096z11
    Info: Launch Clock : clk
    Info: Latch Clock  : clk
    Info: 
    Info: Data Arrival Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      0.000      0.000           launch edge time
    Info:      2.895      2.895  R        clock network delay
    Info:      3.172      0.277     uTco  UARTS:u_uw_uart_u_uarts|modgen_counter_11_0:modgen_counter_RxDiv|nx3957z1
    Info:      3.172      0.000 FF  CELL  u_uw_uart_u_uarts|modgen_counter_RxDiv|reg_q_10_|regout
    Info:      3.784      0.612 FF    IC  u_uw_uart_u_uarts|ix34394z52927|datab
    Info:      4.234      0.450 FR  CELL  u_uw_uart_u_uarts|ix34394z52927|combout
    Info:      4.696      0.462 RR    IC  u_uw_uart_u_uarts|ix34394z52926|datad
    Info:      4.874      0.178 RR  CELL  u_uw_uart_u_uarts|ix34394z52926|combout
    Info:      5.172      0.298 RR    IC  u_uw_uart_u_uarts|ix34394z52924|datab
    Info:      5.693      0.521 RR  CELL  u_uw_uart_u_uarts|ix34394z52924|combout
    Info:      5.995      0.302 RR    IC  u_uw_uart_u_uarts|ix65151z52923|datad
    Info:      6.173      0.178 RR  CELL  u_uw_uart_u_uarts|ix65151z52923|combout
    Info:      6.442      0.269 RR    IC  u_uw_uart_u_uarts|modgen_counter_RxDiv|reg_q_5_|sclr
    Info:      7.022      0.580 RF  CELL  UARTS:u_uw_uart_u_uarts|modgen_counter_11_0:modgen_counter_RxDiv|nx17096z11
    Info: 
    Info: Data Required Path:
    Info: 
    Info: Total (ns)  Incr (ns)     Type  Element
    Info: ==========  ========= ==  ====  ===================================
    Info:      1.000      1.000           latch edge time
    Info:      3.895      2.895  R        clock network delay
    Info:      3.933      0.038     uTsu  UARTS:u_uw_uart_u_uarts|modgen_counter_11_0:modgen_counter_RxDiv|nx17096z11
    Info: 
    Info: Data Arrival Time  :     7.022
    Info: Data Required Time :     3.933
    Info: Slack              :    -3.089 (VIOLATED)
    Info: ===================================================================
    Info: 
Info: Evaluation of Tcl script uw-chip-synth-quartus-timing.tcl was successful
Info: Quartus II TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 234 megabytes
    Info: Processing ended: Wed Jun 10 12:19:37 2015
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:01
Warning: Can't contact license server "7056@ecercsgsrv.uwaterloo.ca" -- this server will be ignored
Info: *******************************************************************
Info: Running Quartus II Assembler
    Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2011 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Wed Jun 10 12:19:38 2015
Info: Command: quartus_asm top_lab3
Info: Writing out detailed assembly data for power analysis
Info: Assembler is generating device programming files
Info: Quartus II Assembler was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 301 megabytes
    Info: Processing ended: Wed Jun 10 12:19:44 2015
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:02
Warning: Can't contact license server "7056@ecercsgsrv.uwaterloo.ca" -- this server will be ignored
Info: *******************************************************************
Info: Running Quartus II EDA Netlist Writer
    Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2011 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Wed Jun 10 12:19:45 2015
Info: Command: quartus_eda top_lab3 --simulation=on --tool=modelsim --format=vhdl
Info: Generated simulation netlist will be non-hierarchical because the design has SignalTap II partitions, termination control logic and/or a design partition that contains bidirectional ports
Info: Generated files "top_lab3.vho" and "top_lab3_vhd.sdo" in directory "Z:/ECE327/lab3/uw_tmp/simulation/modelsim/" for EDA simulation tool
Info: Quartus II EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 233 megabytes
    Info: Processing ended: Wed Jun 10 12:19:48 2015
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:01
Warning: Can't contact license server "7056@ecercsgsrv.uwaterloo.ca" -- this server will be ignored
Info: *******************************************************************
Info: Running Quartus II EDA Netlist Writer
    Info: Version 10.1 Build 197 01/19/2011 Service Pack 1 SJ Full Version
    Info: Copyright (C) 1991-2011 Altera Corporation. All rights reserved.
    Info: Your use of Altera Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Altera Program License 
    Info: Subscription Agreement, Altera MegaCore Function License 
    Info: Agreement, or other applicable license agreement, including, 
    Info: without limitation, that your use is for the sole purpose of 
    Info: programming logic devices manufactured by Altera and sold by 
    Info: Altera or its authorized distributors.  Please refer to the 
    Info: applicable agreement for further details.
    Info: Processing started: Wed Jun 10 12:19:49 2015
Info: Command: quartus_eda top_lab3 --simulation=on --tool=modelsim --format=verilog
Info: Generated simulation netlist will be non-hierarchical because the design has SignalTap II partitions, termination control logic and/or a design partition that contains bidirectional ports
Info: Generated files "top_lab3.vo" and "top_lab3_v.sdo" in directory "Z:/ECE327/lab3/uw_tmp/simulation/modelsim/" for EDA simulation tool
Info: Quartus II EDA Netlist Writer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 233 megabytes
    Info: Processing ended: Wed Jun 10 12:19:52 2015
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:01
Warning: vmap will not overwrite local modelsim.ini.
Warning: Library already exists at "work-msim".
Warning: Library already exists at "altera_mf".
Modifying modelsim.ini
Warning: Library already exists at "cycloneii".
Modifying modelsim.ini
Model Technology ModelSim SE vlog 10.1 Compiler 2011.12 Dec  5 2011
-- Compiling module top_lab3
-- Compiling module modgen_counter_16_0
-- Compiling module UARTS
-- Compiling module modgen_counter_12_0
-- Compiling module modgen_counter_11_0

Top level modules:
	top_lab3
Warning: vmap will not overwrite local modelsim.ini.
Warning: Library already exists at "work-msim".
DEBUG: try_set: ECE327_HOME: False: /watform/pkg/ece327
DEBUG: try_set: ECE327_HOME: True: Y:/
DEBUG: try_set: modelsim: False: /CMC/local/maagaard/bin/
DEBUG: try_set: modelsim: False: /watform/pkg/modelsim/
DEBUG: try_set: modelsim: False: /opt/modelsim/
DEBUG: try_set: modelsim: True: C:/Software/modeltech_10.1/win32/
DEBUG: try_set: precision: False: /watform/pkg/precision/
DEBUG: try_set: precision: False: /opt/precision/
DEBUG: try_set: precision: True: C:/Program Files (x86)/Mentor Graphics/Precision Synthesis 2008a.47/Mgc_home/bin/
DEBUG: try_set: quartus: False: /watform/pkg/quartus/
DEBUG: try_set: quartus: False: /opt/quartus/
DEBUG: try_set: quartus: True: C:/Software/Altera/10.1/quartus/bin/
DEBUG: try_set: altera_sim_lib: True: Y://altera
DEBUG: default_board: DE2
** Warning: (vlib-34) Library already exists at "work-msim".
** Warning: (vlib-34) Library already exists at "work-msim".
  Model Technology ModelSim SE vcom 10.1 Compiler 2011.12 Dec  5 2011
Model Technology ModelSim SE vcom 10.1 Compiler 2011.12 Dec  5 2011
-- Loading package STANDARD
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package NUMERIC_STD
-- Compiling entity mem
-- Compiling entity mem
-- Compiling architecture main of mem
-- Compiling architecture main of mem
-- Compiling entity lab3
-- Compiling entity lab3
-- Compiling architecture main of lab3
-- Compiling architecture main of lab3
-- Loading entity mem
-- Loading entity mem
-- Compiling entity UARTS
-- Compiling entity UARTS
-- Compiling architecture RTL of UARTS
-- Compiling architecture RTL of UARTS
-- Compiling entity uw_uart
-- Compiling entity uw_uart
-- Compiling architecture main of uw_uart
-- Compiling architecture main of uw_uart
-- Loading entity UARTS
-- Loading entity UARTS
-- Compiling package lab3_pkg
-- Compiling package lab3_pkg
-- Compiling package body lab3_pkg
-- Compiling package body lab3_pkg
-- Loading package lab3_pkg
-- Loading package lab3_pkg
** Warning: lib_lab3.vhd(602): Choice in CASE statement alternative must be locally static.
** Warning: lib_lab3.vhd(602): Choice in CASE statement alternative must be locally static.
** Warning: lib_lab3.vhd(603): Choice in CASE statement alternative must be locally static.
** Warning: lib_lab3.vhd(603): Choice in CASE statement alternative must be locally static.
** Warning: lib_lab3.vhd(604): Choice in CASE statement alternative must be locally static.
** Warning: lib_lab3.vhd(604): Choice in CASE statement alternative must be locally static.
** Warning: lib_lab3.vhd(605): Choice in CASE statement alternative must be locally static.
** Warning: lib_lab3.vhd(605): Choice in CASE statement alternative must be locally static.
** Warning: lib_lab3.vhd(606): Choice in CASE statement alternative must be locally static.
** Warning: lib_lab3.vhd(606): Choice in CASE statement alternative must be locally static.
** Warning: lib_lab3.vhd(607): Choice in CASE statement alternative must be locally static.
** Warning: lib_lab3.vhd(607): Choice in CASE statement alternative must be locally static.
** Warning: lib_lab3.vhd(608): Choice in CASE statement alternative must be locally static.
** Warning: lib_lab3.vhd(608): Choice in CASE statement alternative must be locally static.
** Warning: lib_lab3.vhd(609): Choice in CASE statement alternative must be locally static.
** Warning: lib_lab3.vhd(609): Choice in CASE statement alternative must be locally static.
** Warning: lib_lab3.vhd(610): Choice in CASE statement alternative must be locally static.
** Warning: lib_lab3.vhd(610): Choice in CASE statement alternative must be locally static.
** Warning: lib_lab3.vhd(611): Choice in CASE statement alternative must be locally static.
** Warning: lib_lab3.vhd(611): Choice in CASE statement alternative must be locally static.
** Warning: lib_lab3.vhd(612): Choice in CASE statement alternative must be locally static.
** Warning: lib_lab3.vhd(612): Choice in CASE statement alternative must be locally static.
** Warning: lib_lab3.vhd(613): Choice in CASE statement alternative must be locally static.
** Warning: lib_lab3.vhd(613): Choice in CASE statement alternative must be locally static.
** Warning: lib_lab3.vhd(614): Choice in CASE statement alternative must be locally static.
** Warning: lib_lab3.vhd(614): Choice in CASE statement alternative must be locally static.
** Warning: lib_lab3.vhd(615): Choice in CASE statement alternative must be locally static.
** Warning: lib_lab3.vhd(615): Choice in CASE statement alternative must be locally static.
** Warning: lib_lab3.vhd(616): Choice in CASE statement alternative must be locally static.
** Warning: lib_lab3.vhd(616): Choice in CASE statement alternative must be locally static.
** Warning: lib_lab3.vhd(617): Choice in CASE statement alternative must be locally static.
** Warning: lib_lab3.vhd(617): Choice in CASE statement alternative must be locally static.
-- Loading package lab3_pkg
-- Loading package lab3_pkg
-- Compiling entity top_lab3
-- Compiling entity top_lab3
-- Compiling architecture main of top_lab3
-- Compiling architecture main of top_lab3
-- Loading entity uw_uart
-- Loading entity uw_uart
-- Loading entity lab3
-- Loading entity lab3
 
Warning: vmap will not overwrite local modelsim.ini.
Warning: Library already exists at "work-msim".
DEBUG: try_set: ECE327_HOME: False: /watform/pkg/ece327
DEBUG: try_set: ECE327_HOME: True: Y:/
DEBUG: try_set: modelsim: False: /CMC/local/maagaard/bin/
DEBUG: try_set: modelsim: False: /watform/pkg/modelsim/
DEBUG: try_set: modelsim: False: /opt/modelsim/
DEBUG: try_set: modelsim: True: C:/Software/modeltech_10.1/win32/
DEBUG: try_set: precision: False: /watform/pkg/precision/
DEBUG: try_set: precision: False: /opt/precision/
DEBUG: try_set: precision: True: C:/Program Files (x86)/Mentor Graphics/Precision Synthesis 2008a.47/Mgc_home/bin/
DEBUG: try_set: quartus: False: /watform/pkg/quartus/
DEBUG: try_set: quartus: False: /opt/quartus/
DEBUG: try_set: quartus: True: C:/Software/Altera/10.1/quartus/bin/
DEBUG: try_set: altera_sim_lib: True: Y://altera
DEBUG: default_board: DE2
** Warning: (vlib-34) Library already exists at "work-msim".
** Warning: (vlib-34) Library already exists at "work-msim".
  Model Technology ModelSim SE vlog 10.1 Compiler 2011.12 Dec  5 2011
Model Technology ModelSim SE vlog 10.1 Compiler 2011.12 Dec  5 2011
-- Compiling module top_lab3_chip
-- Compiling module top_lab3_chip


Top level modules:
Top level modules:
	top_lab3_chip
	top_lab3_chip
 
Warning: vmap will not overwrite local modelsim.ini.
Warning: Library already exists at "work-msim".
INFO: generic-gate       netlist         written to uw_tmp/top_lab3_gate.vhd
INFO: generic-gate       area estimate   written to RPT/area_gate.rpt
INFO: logic-synthesis    netlist         written to uw_tmp/top_lab3_logic.edf
INFO: logic-synthesis    area estimate   written to RPT/area_logic.rpt
INFO: logic-synthesis    timing estimate written to RPT/timing_logic.rpt
INFO: chip               netlist         written to uw_tmp/top_lab3_chip.vhd
INFO: chip               area estimate   written to RPT/area_chip.rpt
INFO: 
INFO: ***********************************************
INFO: *
INFO: * uw-synth to DE2 was successful
INFO: * log file stored in LOG/uw-synth.log
INFO: *
INFO: ***********************************************
