{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Sep 11 11:34:28 2020 " "Info: Processing started: Fri Sep 11 11:34:28 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Compteur -c Compteur --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Compteur -c Compteur --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clockIN " "Info: Assuming node \"clockIN\" is an undefined clock" {  } { { "Compteur.vhd" "" { Text "C:/altera/91sp2/quartus/TP_Base/Compteur.vhd" 15 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clockIN" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "Diviseur_frequence:udiv\|clkout~reg0 " "Info: Detected ripple clock \"Diviseur_frequence:udiv\|clkout~reg0\" as buffer" {  } { { "Diviseur_frequence/Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 17 0 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "Diviseur_frequence:udiv\|clkout~reg0" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clockIN register Diviseur_frequence:udiv\|cpt1\[0\] register Diviseur_frequence:udiv\|cpt1\[31\] 200.6 MHz 4.985 ns Internal " "Info: Clock \"clockIN\" has Internal fmax of 200.6 MHz between source register \"Diviseur_frequence:udiv\|cpt1\[0\]\" and destination register \"Diviseur_frequence:udiv\|cpt1\[31\]\" (period= 4.985 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.771 ns + Longest register register " "Info: + Longest register to register delay is 4.771 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Diviseur_frequence:udiv\|cpt1\[0\] 1 REG LCFF_X18_Y16_N15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y16_N15; Fanout = 3; REG Node = 'Diviseur_frequence:udiv\|cpt1\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Diviseur_frequence:udiv|cpt1[0] } "NODE_NAME" } } { "Diviseur_frequence/Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.467 ns) + CELL(0.414 ns) 0.881 ns Diviseur_frequence:udiv\|Add0~1 2 COMB LCCOMB_X19_Y16_N0 2 " "Info: 2: + IC(0.467 ns) + CELL(0.414 ns) = 0.881 ns; Loc. = LCCOMB_X19_Y16_N0; Fanout = 2; COMB Node = 'Diviseur_frequence:udiv\|Add0~1'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.881 ns" { Diviseur_frequence:udiv|cpt1[0] Diviseur_frequence:udiv|Add0~1 } "NODE_NAME" } } { "Diviseur_frequence/Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.952 ns Diviseur_frequence:udiv\|Add0~3 3 COMB LCCOMB_X19_Y16_N2 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.952 ns; Loc. = LCCOMB_X19_Y16_N2; Fanout = 2; COMB Node = 'Diviseur_frequence:udiv\|Add0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Diviseur_frequence:udiv|Add0~1 Diviseur_frequence:udiv|Add0~3 } "NODE_NAME" } } { "Diviseur_frequence/Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.023 ns Diviseur_frequence:udiv\|Add0~5 4 COMB LCCOMB_X19_Y16_N4 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.023 ns; Loc. = LCCOMB_X19_Y16_N4; Fanout = 2; COMB Node = 'Diviseur_frequence:udiv\|Add0~5'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Diviseur_frequence:udiv|Add0~3 Diviseur_frequence:udiv|Add0~5 } "NODE_NAME" } } { "Diviseur_frequence/Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.094 ns Diviseur_frequence:udiv\|Add0~7 5 COMB LCCOMB_X19_Y16_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.094 ns; Loc. = LCCOMB_X19_Y16_N6; Fanout = 2; COMB Node = 'Diviseur_frequence:udiv\|Add0~7'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Diviseur_frequence:udiv|Add0~5 Diviseur_frequence:udiv|Add0~7 } "NODE_NAME" } } { "Diviseur_frequence/Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.165 ns Diviseur_frequence:udiv\|Add0~13 6 COMB LCCOMB_X19_Y16_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.165 ns; Loc. = LCCOMB_X19_Y16_N8; Fanout = 2; COMB Node = 'Diviseur_frequence:udiv\|Add0~13'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Diviseur_frequence:udiv|Add0~7 Diviseur_frequence:udiv|Add0~13 } "NODE_NAME" } } { "Diviseur_frequence/Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.236 ns Diviseur_frequence:udiv\|Add0~16 7 COMB LCCOMB_X19_Y16_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.236 ns; Loc. = LCCOMB_X19_Y16_N10; Fanout = 2; COMB Node = 'Diviseur_frequence:udiv\|Add0~16'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Diviseur_frequence:udiv|Add0~13 Diviseur_frequence:udiv|Add0~16 } "NODE_NAME" } } { "Diviseur_frequence/Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.307 ns Diviseur_frequence:udiv\|Add0~19 8 COMB LCCOMB_X19_Y16_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 1.307 ns; Loc. = LCCOMB_X19_Y16_N12; Fanout = 2; COMB Node = 'Diviseur_frequence:udiv\|Add0~19'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Diviseur_frequence:udiv|Add0~16 Diviseur_frequence:udiv|Add0~19 } "NODE_NAME" } } { "Diviseur_frequence/Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.466 ns Diviseur_frequence:udiv\|Add0~22 9 COMB LCCOMB_X19_Y16_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 1.466 ns; Loc. = LCCOMB_X19_Y16_N14; Fanout = 2; COMB Node = 'Diviseur_frequence:udiv\|Add0~22'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Diviseur_frequence:udiv|Add0~19 Diviseur_frequence:udiv|Add0~22 } "NODE_NAME" } } { "Diviseur_frequence/Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.537 ns Diviseur_frequence:udiv\|Add0~25 10 COMB LCCOMB_X19_Y16_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.537 ns; Loc. = LCCOMB_X19_Y16_N16; Fanout = 2; COMB Node = 'Diviseur_frequence:udiv\|Add0~25'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Diviseur_frequence:udiv|Add0~22 Diviseur_frequence:udiv|Add0~25 } "NODE_NAME" } } { "Diviseur_frequence/Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.608 ns Diviseur_frequence:udiv\|Add0~28 11 COMB LCCOMB_X19_Y16_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 1.608 ns; Loc. = LCCOMB_X19_Y16_N18; Fanout = 2; COMB Node = 'Diviseur_frequence:udiv\|Add0~28'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Diviseur_frequence:udiv|Add0~25 Diviseur_frequence:udiv|Add0~28 } "NODE_NAME" } } { "Diviseur_frequence/Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.679 ns Diviseur_frequence:udiv\|Add0~31 12 COMB LCCOMB_X19_Y16_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 1.679 ns; Loc. = LCCOMB_X19_Y16_N20; Fanout = 2; COMB Node = 'Diviseur_frequence:udiv\|Add0~31'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Diviseur_frequence:udiv|Add0~28 Diviseur_frequence:udiv|Add0~31 } "NODE_NAME" } } { "Diviseur_frequence/Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.750 ns Diviseur_frequence:udiv\|Add0~34 13 COMB LCCOMB_X19_Y16_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 1.750 ns; Loc. = LCCOMB_X19_Y16_N22; Fanout = 2; COMB Node = 'Diviseur_frequence:udiv\|Add0~34'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Diviseur_frequence:udiv|Add0~31 Diviseur_frequence:udiv|Add0~34 } "NODE_NAME" } } { "Diviseur_frequence/Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.821 ns Diviseur_frequence:udiv\|Add0~37 14 COMB LCCOMB_X19_Y16_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 1.821 ns; Loc. = LCCOMB_X19_Y16_N24; Fanout = 2; COMB Node = 'Diviseur_frequence:udiv\|Add0~37'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Diviseur_frequence:udiv|Add0~34 Diviseur_frequence:udiv|Add0~37 } "NODE_NAME" } } { "Diviseur_frequence/Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.892 ns Diviseur_frequence:udiv\|Add0~40 15 COMB LCCOMB_X19_Y16_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 1.892 ns; Loc. = LCCOMB_X19_Y16_N26; Fanout = 2; COMB Node = 'Diviseur_frequence:udiv\|Add0~40'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Diviseur_frequence:udiv|Add0~37 Diviseur_frequence:udiv|Add0~40 } "NODE_NAME" } } { "Diviseur_frequence/Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.963 ns Diviseur_frequence:udiv\|Add0~43 16 COMB LCCOMB_X19_Y16_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 1.963 ns; Loc. = LCCOMB_X19_Y16_N28; Fanout = 2; COMB Node = 'Diviseur_frequence:udiv\|Add0~43'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Diviseur_frequence:udiv|Add0~40 Diviseur_frequence:udiv|Add0~43 } "NODE_NAME" } } { "Diviseur_frequence/Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 2.109 ns Diviseur_frequence:udiv\|Add0~46 17 COMB LCCOMB_X19_Y16_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.146 ns) = 2.109 ns; Loc. = LCCOMB_X19_Y16_N30; Fanout = 2; COMB Node = 'Diviseur_frequence:udiv\|Add0~46'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.146 ns" { Diviseur_frequence:udiv|Add0~43 Diviseur_frequence:udiv|Add0~46 } "NODE_NAME" } } { "Diviseur_frequence/Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.180 ns Diviseur_frequence:udiv\|Add0~49 18 COMB LCCOMB_X19_Y15_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 2.180 ns; Loc. = LCCOMB_X19_Y15_N0; Fanout = 2; COMB Node = 'Diviseur_frequence:udiv\|Add0~49'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Diviseur_frequence:udiv|Add0~46 Diviseur_frequence:udiv|Add0~49 } "NODE_NAME" } } { "Diviseur_frequence/Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.251 ns Diviseur_frequence:udiv\|Add0~52 19 COMB LCCOMB_X19_Y15_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 2.251 ns; Loc. = LCCOMB_X19_Y15_N2; Fanout = 2; COMB Node = 'Diviseur_frequence:udiv\|Add0~52'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Diviseur_frequence:udiv|Add0~49 Diviseur_frequence:udiv|Add0~52 } "NODE_NAME" } } { "Diviseur_frequence/Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.322 ns Diviseur_frequence:udiv\|Add0~55 20 COMB LCCOMB_X19_Y15_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 2.322 ns; Loc. = LCCOMB_X19_Y15_N4; Fanout = 2; COMB Node = 'Diviseur_frequence:udiv\|Add0~55'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Diviseur_frequence:udiv|Add0~52 Diviseur_frequence:udiv|Add0~55 } "NODE_NAME" } } { "Diviseur_frequence/Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.393 ns Diviseur_frequence:udiv\|Add0~58 21 COMB LCCOMB_X19_Y15_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 2.393 ns; Loc. = LCCOMB_X19_Y15_N6; Fanout = 2; COMB Node = 'Diviseur_frequence:udiv\|Add0~58'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Diviseur_frequence:udiv|Add0~55 Diviseur_frequence:udiv|Add0~58 } "NODE_NAME" } } { "Diviseur_frequence/Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.464 ns Diviseur_frequence:udiv\|Add0~61 22 COMB LCCOMB_X19_Y15_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 2.464 ns; Loc. = LCCOMB_X19_Y15_N8; Fanout = 2; COMB Node = 'Diviseur_frequence:udiv\|Add0~61'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Diviseur_frequence:udiv|Add0~58 Diviseur_frequence:udiv|Add0~61 } "NODE_NAME" } } { "Diviseur_frequence/Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.535 ns Diviseur_frequence:udiv\|Add0~63 23 COMB LCCOMB_X19_Y15_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 2.535 ns; Loc. = LCCOMB_X19_Y15_N10; Fanout = 2; COMB Node = 'Diviseur_frequence:udiv\|Add0~63'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Diviseur_frequence:udiv|Add0~61 Diviseur_frequence:udiv|Add0~63 } "NODE_NAME" } } { "Diviseur_frequence/Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.606 ns Diviseur_frequence:udiv\|Add0~65 24 COMB LCCOMB_X19_Y15_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 2.606 ns; Loc. = LCCOMB_X19_Y15_N12; Fanout = 2; COMB Node = 'Diviseur_frequence:udiv\|Add0~65'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Diviseur_frequence:udiv|Add0~63 Diviseur_frequence:udiv|Add0~65 } "NODE_NAME" } } { "Diviseur_frequence/Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.765 ns Diviseur_frequence:udiv\|Add0~68 25 COMB LCCOMB_X19_Y15_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.159 ns) = 2.765 ns; Loc. = LCCOMB_X19_Y15_N14; Fanout = 2; COMB Node = 'Diviseur_frequence:udiv\|Add0~68'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.159 ns" { Diviseur_frequence:udiv|Add0~65 Diviseur_frequence:udiv|Add0~68 } "NODE_NAME" } } { "Diviseur_frequence/Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.836 ns Diviseur_frequence:udiv\|Add0~73 26 COMB LCCOMB_X19_Y15_N16 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 2.836 ns; Loc. = LCCOMB_X19_Y15_N16; Fanout = 2; COMB Node = 'Diviseur_frequence:udiv\|Add0~73'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Diviseur_frequence:udiv|Add0~68 Diviseur_frequence:udiv|Add0~73 } "NODE_NAME" } } { "Diviseur_frequence/Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.907 ns Diviseur_frequence:udiv\|Add0~76 27 COMB LCCOMB_X19_Y15_N18 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 2.907 ns; Loc. = LCCOMB_X19_Y15_N18; Fanout = 2; COMB Node = 'Diviseur_frequence:udiv\|Add0~76'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Diviseur_frequence:udiv|Add0~73 Diviseur_frequence:udiv|Add0~76 } "NODE_NAME" } } { "Diviseur_frequence/Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.978 ns Diviseur_frequence:udiv\|Add0~79 28 COMB LCCOMB_X19_Y15_N20 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 2.978 ns; Loc. = LCCOMB_X19_Y15_N20; Fanout = 2; COMB Node = 'Diviseur_frequence:udiv\|Add0~79'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Diviseur_frequence:udiv|Add0~76 Diviseur_frequence:udiv|Add0~79 } "NODE_NAME" } } { "Diviseur_frequence/Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.049 ns Diviseur_frequence:udiv\|Add0~82 29 COMB LCCOMB_X19_Y15_N22 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 3.049 ns; Loc. = LCCOMB_X19_Y15_N22; Fanout = 2; COMB Node = 'Diviseur_frequence:udiv\|Add0~82'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Diviseur_frequence:udiv|Add0~79 Diviseur_frequence:udiv|Add0~82 } "NODE_NAME" } } { "Diviseur_frequence/Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.120 ns Diviseur_frequence:udiv\|Add0~85 30 COMB LCCOMB_X19_Y15_N24 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 3.120 ns; Loc. = LCCOMB_X19_Y15_N24; Fanout = 2; COMB Node = 'Diviseur_frequence:udiv\|Add0~85'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Diviseur_frequence:udiv|Add0~82 Diviseur_frequence:udiv|Add0~85 } "NODE_NAME" } } { "Diviseur_frequence/Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.191 ns Diviseur_frequence:udiv\|Add0~87 31 COMB LCCOMB_X19_Y15_N26 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 3.191 ns; Loc. = LCCOMB_X19_Y15_N26; Fanout = 2; COMB Node = 'Diviseur_frequence:udiv\|Add0~87'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Diviseur_frequence:udiv|Add0~85 Diviseur_frequence:udiv|Add0~87 } "NODE_NAME" } } { "Diviseur_frequence/Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.262 ns Diviseur_frequence:udiv\|Add0~89 32 COMB LCCOMB_X19_Y15_N28 1 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 3.262 ns; Loc. = LCCOMB_X19_Y15_N28; Fanout = 1; COMB Node = 'Diviseur_frequence:udiv\|Add0~89'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.071 ns" { Diviseur_frequence:udiv|Add0~87 Diviseur_frequence:udiv|Add0~89 } "NODE_NAME" } } { "Diviseur_frequence/Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.672 ns Diviseur_frequence:udiv\|Add0~90 33 COMB LCCOMB_X19_Y15_N30 1 " "Info: 33: + IC(0.000 ns) + CELL(0.410 ns) = 3.672 ns; Loc. = LCCOMB_X19_Y15_N30; Fanout = 1; COMB Node = 'Diviseur_frequence:udiv\|Add0~90'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.410 ns" { Diviseur_frequence:udiv|Add0~89 Diviseur_frequence:udiv|Add0~90 } "NODE_NAME" } } { "Diviseur_frequence/Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.740 ns) + CELL(0.275 ns) 4.687 ns Diviseur_frequence:udiv\|Add0~92 34 COMB LCCOMB_X18_Y16_N6 1 " "Info: 34: + IC(0.740 ns) + CELL(0.275 ns) = 4.687 ns; Loc. = LCCOMB_X18_Y16_N6; Fanout = 1; COMB Node = 'Diviseur_frequence:udiv\|Add0~92'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.015 ns" { Diviseur_frequence:udiv|Add0~90 Diviseur_frequence:udiv|Add0~92 } "NODE_NAME" } } { "Diviseur_frequence/Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 4.771 ns Diviseur_frequence:udiv\|cpt1\[31\] 35 REG LCFF_X18_Y16_N7 2 " "Info: 35: + IC(0.000 ns) + CELL(0.084 ns) = 4.771 ns; Loc. = LCFF_X18_Y16_N7; Fanout = 2; REG Node = 'Diviseur_frequence:udiv\|cpt1\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { Diviseur_frequence:udiv|Add0~92 Diviseur_frequence:udiv|cpt1[31] } "NODE_NAME" } } { "Diviseur_frequence/Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.564 ns ( 74.70 % ) " "Info: Total cell delay = 3.564 ns ( 74.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.207 ns ( 25.30 % ) " "Info: Total interconnect delay = 1.207 ns ( 25.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.771 ns" { Diviseur_frequence:udiv|cpt1[0] Diviseur_frequence:udiv|Add0~1 Diviseur_frequence:udiv|Add0~3 Diviseur_frequence:udiv|Add0~5 Diviseur_frequence:udiv|Add0~7 Diviseur_frequence:udiv|Add0~13 Diviseur_frequence:udiv|Add0~16 Diviseur_frequence:udiv|Add0~19 Diviseur_frequence:udiv|Add0~22 Diviseur_frequence:udiv|Add0~25 Diviseur_frequence:udiv|Add0~28 Diviseur_frequence:udiv|Add0~31 Diviseur_frequence:udiv|Add0~34 Diviseur_frequence:udiv|Add0~37 Diviseur_frequence:udiv|Add0~40 Diviseur_frequence:udiv|Add0~43 Diviseur_frequence:udiv|Add0~46 Diviseur_frequence:udiv|Add0~49 Diviseur_frequence:udiv|Add0~52 Diviseur_frequence:udiv|Add0~55 Diviseur_frequence:udiv|Add0~58 Diviseur_frequence:udiv|Add0~61 Diviseur_frequence:udiv|Add0~63 Diviseur_frequence:udiv|Add0~65 Diviseur_frequence:udiv|Add0~68 Diviseur_frequence:udiv|Add0~73 Diviseur_frequence:udiv|Add0~76 Diviseur_frequence:udiv|Add0~79 Diviseur_frequence:udiv|Add0~82 Diviseur_frequence:udiv|Add0~85 Diviseur_frequence:udiv|Add0~87 Diviseur_frequence:udiv|Add0~89 Diviseur_frequence:udiv|Add0~90 Diviseur_frequence:udiv|Add0~92 Diviseur_frequence:udiv|cpt1[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.771 ns" { Diviseur_frequence:udiv|cpt1[0] {} Diviseur_frequence:udiv|Add0~1 {} Diviseur_frequence:udiv|Add0~3 {} Diviseur_frequence:udiv|Add0~5 {} Diviseur_frequence:udiv|Add0~7 {} Diviseur_frequence:udiv|Add0~13 {} Diviseur_frequence:udiv|Add0~16 {} Diviseur_frequence:udiv|Add0~19 {} Diviseur_frequence:udiv|Add0~22 {} Diviseur_frequence:udiv|Add0~25 {} Diviseur_frequence:udiv|Add0~28 {} Diviseur_frequence:udiv|Add0~31 {} Diviseur_frequence:udiv|Add0~34 {} Diviseur_frequence:udiv|Add0~37 {} Diviseur_frequence:udiv|Add0~40 {} Diviseur_frequence:udiv|Add0~43 {} Diviseur_frequence:udiv|Add0~46 {} Diviseur_frequence:udiv|Add0~49 {} Diviseur_frequence:udiv|Add0~52 {} Diviseur_frequence:udiv|Add0~55 {} Diviseur_frequence:udiv|Add0~58 {} Diviseur_frequence:udiv|Add0~61 {} Diviseur_frequence:udiv|Add0~63 {} Diviseur_frequence:udiv|Add0~65 {} Diviseur_frequence:udiv|Add0~68 {} Diviseur_frequence:udiv|Add0~73 {} Diviseur_frequence:udiv|Add0~76 {} Diviseur_frequence:udiv|Add0~79 {} Diviseur_frequence:udiv|Add0~82 {} Diviseur_frequence:udiv|Add0~85 {} Diviseur_frequence:udiv|Add0~87 {} Diviseur_frequence:udiv|Add0~89 {} Diviseur_frequence:udiv|Add0~90 {} Diviseur_frequence:udiv|Add0~92 {} Diviseur_frequence:udiv|cpt1[31] {} } { 0.000ns 0.467ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.740ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clockIN destination 2.680 ns + Shortest register " "Info: + Shortest clock path from clock \"clockIN\" to destination register is 2.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clockIN 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clockIN'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clockIN } "NODE_NAME" } } { "Compteur.vhd" "" { Text "C:/altera/91sp2/quartus/TP_Base/Compteur.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clockIN~clkctrl 2 COMB CLKCTRL_G2 34 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 34; COMB Node = 'clockIN~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clockIN clockIN~clkctrl } "NODE_NAME" } } { "Compteur.vhd" "" { Text "C:/altera/91sp2/quartus/TP_Base/Compteur.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.680 ns Diviseur_frequence:udiv\|cpt1\[31\] 3 REG LCFF_X18_Y16_N7 2 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.680 ns; Loc. = LCFF_X18_Y16_N7; Fanout = 2; REG Node = 'Diviseur_frequence:udiv\|cpt1\[31\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { clockIN~clkctrl Diviseur_frequence:udiv|cpt1[31] } "NODE_NAME" } } { "Diviseur_frequence/Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.31 % ) " "Info: Total cell delay = 1.536 ns ( 57.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.144 ns ( 42.69 % ) " "Info: Total interconnect delay = 1.144 ns ( 42.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { clockIN clockIN~clkctrl Diviseur_frequence:udiv|cpt1[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { clockIN {} clockIN~combout {} clockIN~clkctrl {} Diviseur_frequence:udiv|cpt1[31] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clockIN source 2.680 ns - Longest register " "Info: - Longest clock path from clock \"clockIN\" to source register is 2.680 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clockIN 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clockIN'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clockIN } "NODE_NAME" } } { "Compteur.vhd" "" { Text "C:/altera/91sp2/quartus/TP_Base/Compteur.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns clockIN~clkctrl 2 COMB CLKCTRL_G2 34 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 34; COMB Node = 'clockIN~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { clockIN clockIN~clkctrl } "NODE_NAME" } } { "Compteur.vhd" "" { Text "C:/altera/91sp2/quartus/TP_Base/Compteur.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 2.680 ns Diviseur_frequence:udiv\|cpt1\[0\] 3 REG LCFF_X18_Y16_N15 3 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 2.680 ns; Loc. = LCFF_X18_Y16_N15; Fanout = 3; REG Node = 'Diviseur_frequence:udiv\|cpt1\[0\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.563 ns" { clockIN~clkctrl Diviseur_frequence:udiv|cpt1[0] } "NODE_NAME" } } { "Diviseur_frequence/Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.31 % ) " "Info: Total cell delay = 1.536 ns ( 57.31 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.144 ns ( 42.69 % ) " "Info: Total interconnect delay = 1.144 ns ( 42.69 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { clockIN clockIN~clkctrl Diviseur_frequence:udiv|cpt1[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { clockIN {} clockIN~combout {} clockIN~clkctrl {} Diviseur_frequence:udiv|cpt1[0] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { clockIN clockIN~clkctrl Diviseur_frequence:udiv|cpt1[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { clockIN {} clockIN~combout {} clockIN~clkctrl {} Diviseur_frequence:udiv|cpt1[31] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { clockIN clockIN~clkctrl Diviseur_frequence:udiv|cpt1[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { clockIN {} clockIN~combout {} clockIN~clkctrl {} Diviseur_frequence:udiv|cpt1[0] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Diviseur_frequence/Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "Diviseur_frequence/Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.771 ns" { Diviseur_frequence:udiv|cpt1[0] Diviseur_frequence:udiv|Add0~1 Diviseur_frequence:udiv|Add0~3 Diviseur_frequence:udiv|Add0~5 Diviseur_frequence:udiv|Add0~7 Diviseur_frequence:udiv|Add0~13 Diviseur_frequence:udiv|Add0~16 Diviseur_frequence:udiv|Add0~19 Diviseur_frequence:udiv|Add0~22 Diviseur_frequence:udiv|Add0~25 Diviseur_frequence:udiv|Add0~28 Diviseur_frequence:udiv|Add0~31 Diviseur_frequence:udiv|Add0~34 Diviseur_frequence:udiv|Add0~37 Diviseur_frequence:udiv|Add0~40 Diviseur_frequence:udiv|Add0~43 Diviseur_frequence:udiv|Add0~46 Diviseur_frequence:udiv|Add0~49 Diviseur_frequence:udiv|Add0~52 Diviseur_frequence:udiv|Add0~55 Diviseur_frequence:udiv|Add0~58 Diviseur_frequence:udiv|Add0~61 Diviseur_frequence:udiv|Add0~63 Diviseur_frequence:udiv|Add0~65 Diviseur_frequence:udiv|Add0~68 Diviseur_frequence:udiv|Add0~73 Diviseur_frequence:udiv|Add0~76 Diviseur_frequence:udiv|Add0~79 Diviseur_frequence:udiv|Add0~82 Diviseur_frequence:udiv|Add0~85 Diviseur_frequence:udiv|Add0~87 Diviseur_frequence:udiv|Add0~89 Diviseur_frequence:udiv|Add0~90 Diviseur_frequence:udiv|Add0~92 Diviseur_frequence:udiv|cpt1[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "4.771 ns" { Diviseur_frequence:udiv|cpt1[0] {} Diviseur_frequence:udiv|Add0~1 {} Diviseur_frequence:udiv|Add0~3 {} Diviseur_frequence:udiv|Add0~5 {} Diviseur_frequence:udiv|Add0~7 {} Diviseur_frequence:udiv|Add0~13 {} Diviseur_frequence:udiv|Add0~16 {} Diviseur_frequence:udiv|Add0~19 {} Diviseur_frequence:udiv|Add0~22 {} Diviseur_frequence:udiv|Add0~25 {} Diviseur_frequence:udiv|Add0~28 {} Diviseur_frequence:udiv|Add0~31 {} Diviseur_frequence:udiv|Add0~34 {} Diviseur_frequence:udiv|Add0~37 {} Diviseur_frequence:udiv|Add0~40 {} Diviseur_frequence:udiv|Add0~43 {} Diviseur_frequence:udiv|Add0~46 {} Diviseur_frequence:udiv|Add0~49 {} Diviseur_frequence:udiv|Add0~52 {} Diviseur_frequence:udiv|Add0~55 {} Diviseur_frequence:udiv|Add0~58 {} Diviseur_frequence:udiv|Add0~61 {} Diviseur_frequence:udiv|Add0~63 {} Diviseur_frequence:udiv|Add0~65 {} Diviseur_frequence:udiv|Add0~68 {} Diviseur_frequence:udiv|Add0~73 {} Diviseur_frequence:udiv|Add0~76 {} Diviseur_frequence:udiv|Add0~79 {} Diviseur_frequence:udiv|Add0~82 {} Diviseur_frequence:udiv|Add0~85 {} Diviseur_frequence:udiv|Add0~87 {} Diviseur_frequence:udiv|Add0~89 {} Diviseur_frequence:udiv|Add0~90 {} Diviseur_frequence:udiv|Add0~92 {} Diviseur_frequence:udiv|cpt1[31] {} } { 0.000ns 0.467ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.740ns 0.000ns } { 0.000ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { clockIN clockIN~clkctrl Diviseur_frequence:udiv|cpt1[31] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { clockIN {} clockIN~combout {} clockIN~clkctrl {} Diviseur_frequence:udiv|cpt1[31] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.680 ns" { clockIN clockIN~clkctrl Diviseur_frequence:udiv|cpt1[0] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.680 ns" { clockIN {} clockIN~combout {} clockIN~clkctrl {} Diviseur_frequence:udiv|cpt1[0] {} } { 0.000ns 0.000ns 0.118ns 1.026ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clockIN Sb Compteur_BCD:ucpt\|compteur\[15\] 16.235 ns register " "Info: tco from clock \"clockIN\" to destination pin \"Sb\" through register \"Compteur_BCD:ucpt\|compteur\[15\]\" is 16.235 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clockIN source 5.922 ns + Longest register " "Info: + Longest clock path from clock \"clockIN\" to source register is 5.922 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns clockIN 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'clockIN'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clockIN } "NODE_NAME" } } { "Compteur.vhd" "" { Text "C:/altera/91sp2/quartus/TP_Base/Compteur.vhd" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.044 ns) + CELL(0.787 ns) 2.830 ns Diviseur_frequence:udiv\|clkout~reg0 2 REG LCFF_X18_Y16_N3 2 " "Info: 2: + IC(1.044 ns) + CELL(0.787 ns) = 2.830 ns; Loc. = LCFF_X18_Y16_N3; Fanout = 2; REG Node = 'Diviseur_frequence:udiv\|clkout~reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.831 ns" { clockIN Diviseur_frequence:udiv|clkout~reg0 } "NODE_NAME" } } { "Diviseur_frequence/Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 17 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.555 ns) + CELL(0.000 ns) 4.385 ns Diviseur_frequence:udiv\|clkout~reg0clkctrl 3 COMB CLKCTRL_G1 32 " "Info: 3: + IC(1.555 ns) + CELL(0.000 ns) = 4.385 ns; Loc. = CLKCTRL_G1; Fanout = 32; COMB Node = 'Diviseur_frequence:udiv\|clkout~reg0clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.555 ns" { Diviseur_frequence:udiv|clkout~reg0 Diviseur_frequence:udiv|clkout~reg0clkctrl } "NODE_NAME" } } { "Diviseur_frequence/Diviseur_frequence.vhd" "" { Text "C:/altera/91sp2/quartus/TP_Base/Diviseur_frequence/Diviseur_frequence.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.000 ns) + CELL(0.537 ns) 5.922 ns Compteur_BCD:ucpt\|compteur\[15\] 4 REG LCFF_X35_Y8_N31 3 " "Info: 4: + IC(1.000 ns) + CELL(0.537 ns) = 5.922 ns; Loc. = LCFF_X35_Y8_N31; Fanout = 3; REG Node = 'Compteur_BCD:ucpt\|compteur\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.537 ns" { Diviseur_frequence:udiv|clkout~reg0clkctrl Compteur_BCD:ucpt|compteur[15] } "NODE_NAME" } } { "Compteur_BCD/Compteur_BCD.vhd" "" { Text "C:/altera/91sp2/quartus/TP_Base/Compteur_BCD/Compteur_BCD.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 39.23 % ) " "Info: Total cell delay = 2.323 ns ( 39.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.599 ns ( 60.77 % ) " "Info: Total interconnect delay = 3.599 ns ( 60.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.922 ns" { clockIN Diviseur_frequence:udiv|clkout~reg0 Diviseur_frequence:udiv|clkout~reg0clkctrl Compteur_BCD:ucpt|compteur[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.922 ns" { clockIN {} clockIN~combout {} Diviseur_frequence:udiv|clkout~reg0 {} Diviseur_frequence:udiv|clkout~reg0clkctrl {} Compteur_BCD:ucpt|compteur[15] {} } { 0.000ns 0.000ns 1.044ns 1.555ns 1.000ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "Compteur_BCD/Compteur_BCD.vhd" "" { Text "C:/altera/91sp2/quartus/TP_Base/Compteur_BCD/Compteur_BCD.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "10.063 ns + Longest register pin " "Info: + Longest register to pin delay is 10.063 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Compteur_BCD:ucpt\|compteur\[15\] 1 REG LCFF_X35_Y8_N31 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y8_N31; Fanout = 3; REG Node = 'Compteur_BCD:ucpt\|compteur\[15\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Compteur_BCD:ucpt|compteur[15] } "NODE_NAME" } } { "Compteur_BCD/Compteur_BCD.vhd" "" { Text "C:/altera/91sp2/quartus/TP_Base/Compteur_BCD/Compteur_BCD.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.371 ns) 1.398 ns Compteur_BCD:ucpt\|Equal0~3 2 COMB LCCOMB_X36_Y7_N14 1 " "Info: 2: + IC(1.027 ns) + CELL(0.371 ns) = 1.398 ns; Loc. = LCCOMB_X36_Y7_N14; Fanout = 1; COMB Node = 'Compteur_BCD:ucpt\|Equal0~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.398 ns" { Compteur_BCD:ucpt|compteur[15] Compteur_BCD:ucpt|Equal0~3 } "NODE_NAME" } } { "Compteur_BCD/Compteur_BCD.vhd" "" { Text "C:/altera/91sp2/quartus/TP_Base/Compteur_BCD/Compteur_BCD.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.275 ns) 1.921 ns Compteur_BCD:ucpt\|Equal0~4 3 COMB LCCOMB_X36_Y7_N24 6 " "Info: 3: + IC(0.248 ns) + CELL(0.275 ns) = 1.921 ns; Loc. = LCCOMB_X36_Y7_N24; Fanout = 6; COMB Node = 'Compteur_BCD:ucpt\|Equal0~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.523 ns" { Compteur_BCD:ucpt|Equal0~3 Compteur_BCD:ucpt|Equal0~4 } "NODE_NAME" } } { "Compteur_BCD/Compteur_BCD.vhd" "" { Text "C:/altera/91sp2/quartus/TP_Base/Compteur_BCD/Compteur_BCD.vhd" 23 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.708 ns) + CELL(0.150 ns) 2.779 ns Decodeur:udec\|Segment~0 4 COMB LCCOMB_X34_Y7_N18 4 " "Info: 4: + IC(0.708 ns) + CELL(0.150 ns) = 2.779 ns; Loc. = LCCOMB_X34_Y7_N18; Fanout = 4; COMB Node = 'Decodeur:udec\|Segment~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.858 ns" { Compteur_BCD:ucpt|Equal0~4 Decodeur:udec|Segment~0 } "NODE_NAME" } } { "Decodeur/Decodeur.vhd" "" { Text "C:/altera/91sp2/quartus/TP_Base/Decodeur/Decodeur.vhd" 20 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.469 ns) + CELL(0.438 ns) 3.686 ns Decodeur:udec\|C~0 5 COMB LCCOMB_X34_Y7_N16 4 " "Info: 5: + IC(0.469 ns) + CELL(0.438 ns) = 3.686 ns; Loc. = LCCOMB_X34_Y7_N16; Fanout = 4; COMB Node = 'Decodeur:udec\|C~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.907 ns" { Decodeur:udec|Segment~0 Decodeur:udec|C~0 } "NODE_NAME" } } { "Decodeur/Decodeur.vhd" "" { Text "C:/altera/91sp2/quartus/TP_Base/Decodeur/Decodeur.vhd" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.722 ns) + CELL(0.275 ns) 4.683 ns Decodeur:udec\|B~0 6 COMB LCCOMB_X32_Y7_N12 2 " "Info: 6: + IC(0.722 ns) + CELL(0.275 ns) = 4.683 ns; Loc. = LCCOMB_X32_Y7_N12; Fanout = 2; COMB Node = 'Decodeur:udec\|B~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.997 ns" { Decodeur:udec|C~0 Decodeur:udec|B~0 } "NODE_NAME" } } { "Decodeur/Decodeur.vhd" "" { Text "C:/altera/91sp2/quartus/TP_Base/Decodeur/Decodeur.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.281 ns) + CELL(0.413 ns) 5.377 ns Decodeur:udec\|B~2 7 COMB LCCOMB_X32_Y7_N16 1 " "Info: 7: + IC(0.281 ns) + CELL(0.413 ns) = 5.377 ns; Loc. = LCCOMB_X32_Y7_N16; Fanout = 1; COMB Node = 'Decodeur:udec\|B~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.694 ns" { Decodeur:udec|B~0 Decodeur:udec|B~2 } "NODE_NAME" } } { "Decodeur/Decodeur.vhd" "" { Text "C:/altera/91sp2/quartus/TP_Base/Decodeur/Decodeur.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.245 ns) 5.873 ns Decodeur:udec\|B~3 8 COMB LCCOMB_X32_Y7_N18 1 " "Info: 8: + IC(0.251 ns) + CELL(0.245 ns) = 5.873 ns; Loc. = LCCOMB_X32_Y7_N18; Fanout = 1; COMB Node = 'Decodeur:udec\|B~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.496 ns" { Decodeur:udec|B~2 Decodeur:udec|B~3 } "NODE_NAME" } } { "Decodeur/Decodeur.vhd" "" { Text "C:/altera/91sp2/quartus/TP_Base/Decodeur/Decodeur.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.422 ns) + CELL(2.768 ns) 10.063 ns Sb 9 PIN PIN_AB12 0 " "Info: 9: + IC(1.422 ns) + CELL(2.768 ns) = 10.063 ns; Loc. = PIN_AB12; Fanout = 0; PIN Node = 'Sb'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.190 ns" { Decodeur:udec|B~3 Sb } "NODE_NAME" } } { "Compteur.vhd" "" { Text "C:/altera/91sp2/quartus/TP_Base/Compteur.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.935 ns ( 49.04 % ) " "Info: Total cell delay = 4.935 ns ( 49.04 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.128 ns ( 50.96 % ) " "Info: Total interconnect delay = 5.128 ns ( 50.96 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.063 ns" { Compteur_BCD:ucpt|compteur[15] Compteur_BCD:ucpt|Equal0~3 Compteur_BCD:ucpt|Equal0~4 Decodeur:udec|Segment~0 Decodeur:udec|C~0 Decodeur:udec|B~0 Decodeur:udec|B~2 Decodeur:udec|B~3 Sb } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.063 ns" { Compteur_BCD:ucpt|compteur[15] {} Compteur_BCD:ucpt|Equal0~3 {} Compteur_BCD:ucpt|Equal0~4 {} Decodeur:udec|Segment~0 {} Decodeur:udec|C~0 {} Decodeur:udec|B~0 {} Decodeur:udec|B~2 {} Decodeur:udec|B~3 {} Sb {} } { 0.000ns 1.027ns 0.248ns 0.708ns 0.469ns 0.722ns 0.281ns 0.251ns 1.422ns } { 0.000ns 0.371ns 0.275ns 0.150ns 0.438ns 0.275ns 0.413ns 0.245ns 2.768ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.922 ns" { clockIN Diviseur_frequence:udiv|clkout~reg0 Diviseur_frequence:udiv|clkout~reg0clkctrl Compteur_BCD:ucpt|compteur[15] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.922 ns" { clockIN {} clockIN~combout {} Diviseur_frequence:udiv|clkout~reg0 {} Diviseur_frequence:udiv|clkout~reg0clkctrl {} Compteur_BCD:ucpt|compteur[15] {} } { 0.000ns 0.000ns 1.044ns 1.555ns 1.000ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.063 ns" { Compteur_BCD:ucpt|compteur[15] Compteur_BCD:ucpt|Equal0~3 Compteur_BCD:ucpt|Equal0~4 Decodeur:udec|Segment~0 Decodeur:udec|C~0 Decodeur:udec|B~0 Decodeur:udec|B~2 Decodeur:udec|B~3 Sb } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "10.063 ns" { Compteur_BCD:ucpt|compteur[15] {} Compteur_BCD:ucpt|Equal0~3 {} Compteur_BCD:ucpt|Equal0~4 {} Decodeur:udec|Segment~0 {} Decodeur:udec|C~0 {} Decodeur:udec|B~0 {} Decodeur:udec|B~2 {} Decodeur:udec|B~3 {} Sb {} } { 0.000ns 1.027ns 0.248ns 0.708ns 0.469ns 0.722ns 0.281ns 0.251ns 1.422ns } { 0.000ns 0.371ns 0.275ns 0.150ns 0.438ns 0.275ns 0.413ns 0.245ns 2.768ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "177 " "Info: Peak virtual memory: 177 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Sep 11 11:34:28 2020 " "Info: Processing ended: Fri Sep 11 11:34:28 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
