<def f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='374' ll='377' type='llvm::CodeGenRegisterClass * llvm::CodeGenRegisterClass::getSubClassWithSubReg(const llvm::CodeGenSubRegIndex * SubIdx) const'/>
<doc f='llvm/llvm/utils/TableGen/CodeGenRegisters.h' l='372'>// getSubClassWithSubReg - Returns the largest sub-class where all
    // registers have a SubIdx sub-register.</doc>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='993' u='c' c='_ZNK4llvm20CodeGenRegisterClass30getMatchingSubClassWithSubRegsERNS_14CodeGenRegBankEPKNS_18CodeGenSubRegIndexE'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='1528' u='c' c='_ZN4llvm14CodeGenRegBank22computeSubRegLaneMasksEv'/>
<use f='llvm/llvm/utils/TableGen/CodeGenRegisters.cpp' l='2219' u='c' c='_ZN4llvm14CodeGenRegBank26inferMatchingSuperRegClassEPNS_20CodeGenRegisterClassESt14_List_iteratorIS1_E'/>
<use f='llvm/llvm/utils/TableGen/RegisterInfoEmitter.cpp' l='1475' u='c' c='_ZN12_GLOBAL__N_119RegisterInfoEmitter13runTargetDescERN4llvm11raw_ostreamERNS1_13CodeGenTargetERNS1_14CodeGenRegBankE'/>
