
---------- Begin Simulation Statistics ----------
final_tick                                51304648500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  82940                       # Simulator instruction rate (inst/s)
host_mem_usage                                 717224                       # Number of bytes of host memory used
host_op_rate                                   137697                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1205.68                       # Real time elapsed on the host
host_tick_rate                               42552315                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     166019455                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.051305                       # Number of seconds simulated
sim_ticks                                 51304648500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  33468130                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 73528155                       # number of cc regfile writes
system.cpu.committedInsts                   100000001                       # Number of Instructions Simulated
system.cpu.committedOps                     166019455                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.026093                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.026093                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                  47850583                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 29624758                       # number of floating regfile writes
system.cpu.idleCycles                          193171                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                63883                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  5830007                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.899350                       # Inst execution rate
system.cpu.iew.exec_refs                     55133553                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   16925690                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                18597273                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              38379610                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                245                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts              1890                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             17701279                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           196776572                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              38207863                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            169561                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             194890942                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  53086                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               3411205                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 334310                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               3439797                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents            477                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect        11277                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          52606                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 257451405                       # num instructions consuming a value
system.cpu.iew.wb_count                     191240443                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.570682                       # average fanout of values written-back
system.cpu.iew.wb_producers                 146922908                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.863773                       # insts written-back per cycle
system.cpu.iew.wb_sent                      194622009                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                321565382                       # number of integer regfile reads
system.cpu.int_regfile_writes               144573796                       # number of integer regfile writes
system.cpu.ipc                               0.974571                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.974571                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           4237314      2.17%      2.17% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             111479835     57.15%     59.32% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult              6324700      3.24%     62.57% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                101553      0.05%     62.62% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd             1448702      0.74%     63.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     63.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     63.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     63.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     63.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     63.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     63.36% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     63.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 3192      0.00%     63.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     63.36% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu              2862389      1.47%     64.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   66      0.00%     64.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                 7889      0.00%     64.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc             2869706      1.47%     66.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                 248      0.00%     66.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     66.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2316      0.00%     66.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     66.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     66.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     66.31% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd         4781090      2.45%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     68.76% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt         2386437      1.22%     69.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv              16      0.00%     69.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     69.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult        3347066      1.72%     71.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     71.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     71.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     71.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     71.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     71.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     71.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     71.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     71.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     71.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     71.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     71.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     71.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     71.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     71.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     71.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     71.70% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             26553649     13.61%     85.31% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            10706626      5.49%     90.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead        11696917      6.00%     96.80% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite        6250763      3.20%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              195060506                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                39477911                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads            77045588                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses     37129856                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes           50162546                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     3746783                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.019208                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  588157     15.70%     15.70% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     15.70% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     15.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     15.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     15.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     15.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     15.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     15.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     15.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     15.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     15.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      1      0.00%     15.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     15.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                     79      0.00%     15.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     15.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     49      0.00%     15.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    22      0.00%     15.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     15.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     15.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   47      0.00%     15.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     15.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     15.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     15.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                22      0.00%     15.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     15.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     15.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     15.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     15.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     15.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                3      0.00%     15.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     15.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     15.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     15.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     15.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     15.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     15.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     15.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     15.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     15.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     15.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     15.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     15.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     15.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     15.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     15.70% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     15.70% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 417745     11.15%     26.85% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                824374     22.00%     48.86% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead           1672956     44.65%     93.51% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite           243328      6.49%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              155092064                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          419257549                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    154110587                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         177371524                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  196720847                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 195060506                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded               55725                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        30757039                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             19218                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved          50336                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      7594986                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     102416127                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.904588                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.151989                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            43933374     42.90%     42.90% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             9681216      9.45%     52.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            13138027     12.83%     65.18% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            11389572     11.12%     76.30% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            10171269      9.93%     86.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             6141202      6.00%     92.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             3742839      3.65%     95.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             2662624      2.60%     98.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             1556004      1.52%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       102416127                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.901002                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads           1876047                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1509180                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             38379610                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            17701279                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                70549378                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                        102609298                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                            2188                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   121                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       379044                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        766792                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           23                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       426133                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         1243                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       853293                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           1243                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 6404853                       # Number of BP lookups
system.cpu.branchPred.condPredicted           4621685                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect             55283                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              3447941                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 3440458                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             99.782972                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  597259                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 22                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          582835                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             574411                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses             8424                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         1384                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        25273655                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            5389                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts             54339                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     99007323                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.676840                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.570531                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        49785516     50.28%     50.28% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1        19708822     19.91%     70.19% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         8540151      8.63%     78.82% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         3179869      3.21%     82.03% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4         3153849      3.19%     85.21% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5         1822575      1.84%     87.05% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6         1183549      1.20%     88.25% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7         2202777      2.22%     90.48% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         9430215      9.52%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     99007323                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted            100000001                       # Number of instructions committed
system.cpu.commit.opsCommitted              166019455                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    39264133                       # Number of memory references committed
system.cpu.commit.loads                      30740931                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         176                       # Number of memory barriers committed
system.cpu.commit.branches                    4827028                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                   26165588                       # Number of committed floating point instructions.
system.cpu.commit.integer                   148225635                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                531272                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass      1046605      0.63%      0.63% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu    101615079     61.21%     61.84% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult      6312256      3.80%     65.64% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv        97655      0.06%     65.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd      1445015      0.87%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           32      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2294      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     66.57% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu      2855490      1.72%     68.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           66      0.00%     68.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt         5352      0.00%     68.29% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc      2865770      1.73%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult          248      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift          900      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     70.02% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd      4779154      2.88%     72.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     72.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     72.90% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt      2384878      1.44%     74.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv           15      0.00%     74.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     74.34% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult      3344513      2.01%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     76.35% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead     24849866     14.97%     91.32% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      7834725      4.72%     96.04% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead      5891065      3.55%     99.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       688477      0.41%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total    166019455                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       9430215                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data     42641268                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         42641268                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     44014195                       # number of overall hits
system.cpu.dcache.overall_hits::total        44014195                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       517075                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         517075                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       674233                       # number of overall misses
system.cpu.dcache.overall_misses::total        674233                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  33730307937                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  33730307937                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  33730307937                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  33730307937                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     43158343                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43158343                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     44688428                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     44688428                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.011981                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.011981                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.015087                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.015087                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 65232.911932                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 65232.911932                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 50027.672833                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 50027.672833                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs       425058                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          359                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              6579                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               3                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    64.608299                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets   119.666667                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       172409                       # number of writebacks
system.cpu.dcache.writebacks::total            172409                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       150602                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       150602                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       150602                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       150602                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       366473                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       366473                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       423371                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       423371                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  24221828937                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  24221828937                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  28484354437                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  28484354437                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.008491                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.008491                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.009474                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.009474                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 66094.443348                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 66094.443348                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 67279.890302                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 67279.890302                       # average overall mshr miss latency
system.cpu.dcache.replacements                 422858                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     34285824                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        34285824                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       349235                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        349235                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  21415860500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  21415860500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     34635059                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     34635059                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.010083                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.010083                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 61322.205678                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 61322.205678                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       150595                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       150595                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       198640                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       198640                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  12075459000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  12075459000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005735                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005735                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 60790.671567                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 60790.671567                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      8355444                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        8355444                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       167840                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       167840                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  12314447437                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  12314447437                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      8523284                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      8523284                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.019692                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.019692                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 73370.158705                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 73370.158705                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            7                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       167833                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       167833                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data  12146369937                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total  12146369937                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.019691                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.019691                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 72371.762031                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 72371.762031                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data      1372927                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total       1372927                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data       157158                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total       157158                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data      1530085                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total      1530085                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.102712                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.102712                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data        56898                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total        56898                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data   4262525500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total   4262525500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.037186                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.037186                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 74915.207916                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 74915.207916                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  51304648500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.683231                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            44437567                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            423370                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            104.961540                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.683231                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999381                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999381                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          356                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           92                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3            7                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          89800226                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         89800226                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51304648500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  7875156                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles              68404608                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                  11122186                       # Number of cycles decode is running
system.cpu.decode.unblockCycles              14679867                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 334310                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              3102065                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                  1764                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts              199551160                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                  8394                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                    38172474                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    16925781                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          5676                       # TLB misses on read requests
system.cpu.dtb.wrMisses                        189781                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  51304648500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  51304648500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51304648500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles           13020600                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                      118879214                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     6404853                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            4612128                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      89052585                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  672070                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  888                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          5953                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles           57                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                  12724184                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                 27139                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples          102416127                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.058384                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.215701                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 67574400     65.98%     65.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                  1952192      1.91%     67.89% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                  3577889      3.49%     71.38% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                  2658768      2.60%     73.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                  2011234      1.96%     75.94% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  2087774      2.04%     77.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                  1392531      1.36%     79.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                  2402311      2.35%     81.68% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                 18759028     18.32%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total            102416127                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.062420                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.158562                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst     12719361                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         12719361                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     12719361                       # number of overall hits
system.cpu.icache.overall_hits::total        12719361                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         4822                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           4822                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         4822                       # number of overall misses
system.cpu.icache.overall_misses::total          4822                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    281451500                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    281451500                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    281451500                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    281451500                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     12724183                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     12724183                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     12724183                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     12724183                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000379                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000379                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000379                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000379                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 58368.208212                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 58368.208212                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 58368.208212                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 58368.208212                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          824                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                20                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    41.200000                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3275                       # number of writebacks
system.cpu.icache.writebacks::total              3275                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst         1034                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total         1034                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst         1034                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total         1034                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst         3788                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3788                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3788                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3788                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    224707000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    224707000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    224707000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    224707000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000298                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000298                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000298                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000298                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 59320.749736                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 59320.749736                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 59320.749736                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 59320.749736                       # average overall mshr miss latency
system.cpu.icache.replacements                   3275                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     12719361                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        12719361                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         4822                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          4822                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    281451500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    281451500                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     12724183                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     12724183                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000379                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000379                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 58368.208212                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 58368.208212                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst         1034                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total         1034                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3788                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3788                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    224707000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    224707000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000298                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000298                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 59320.749736                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 59320.749736                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  51304648500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.379422                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            12723149                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3788                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           3358.803854                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.379422                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.998788                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.998788                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          498                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          25452154                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         25452154                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51304648500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    12725087                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                          1174                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  51304648500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  51304648500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51304648500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                     1990634                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 7638662                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 2956                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                 477                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                9178074                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                15913                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                   5775                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON  51304648500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 334310                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 12553295                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                25430146                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           2925                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                  20885591                       # Number of cycles rename is running
system.cpu.rename.unblockCycles              43209860                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts              197540666                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 11570                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               21702133                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                1537686                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents               16845630                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands           250349367                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   481136502                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                326496413                       # Number of integer rename lookups
system.cpu.rename.fpLookups                  48576398                       # Number of floating rename lookups
system.cpu.rename.committedMaps             225115857                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 25233378                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                      62                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  29                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  65902730                       # count of insts added to the skid buffer
system.cpu.rob.reads                        277236003                       # The number of ROB reads
system.cpu.rob.writes                       385995432                       # The number of ROB writes
system.cpu.thread_0.numInsts                100000001                       # Number of Instructions committed
system.cpu.thread_0.numOps                  166019455                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst                  881                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                38523                       # number of demand (read+write) hits
system.l2.demand_hits::total                    39404                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                 881                       # number of overall hits
system.l2.overall_hits::.cpu.data               38523                       # number of overall hits
system.l2.overall_hits::total                   39404                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2907                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             384848                       # number of demand (read+write) misses
system.l2.demand_misses::total                 387755                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2907                       # number of overall misses
system.l2.overall_misses::.cpu.data            384848                       # number of overall misses
system.l2.overall_misses::total                387755                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    209462000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  27421793000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      27631255000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    209462000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  27421793000                       # number of overall miss cycles
system.l2.overall_miss_latency::total     27631255000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             3788                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           423371                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               427159                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            3788                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          423371                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              427159                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.767423                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.909009                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.907753                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.767423                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.909009                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.907753                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 72054.351565                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 71253.567642                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 71259.571121                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 72054.351565                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 71253.567642                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 71259.571121                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              165755                       # number of writebacks
system.l2.writebacks::total                    165755                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2907                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        384848                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            387755                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2907                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       384848                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           387755                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    179768000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  23487388750                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  23667156750                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    179768000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  23487388750                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  23667156750                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.767423                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.909009                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.907753                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.767423                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.909009                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.907753                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 61839.697282                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 61030.299625                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 61036.367681                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 61839.697282                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 61030.299625                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 61036.367681                       # average overall mshr miss latency
system.l2.replacements                         380243                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       172409                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           172409                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       172409                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       172409                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3272                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3272                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3272                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3272                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           36                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            36                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_misses::.cpu.data              1                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                  1                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu.data        23500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total        23500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total               1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu.data        23500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total        23500                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu.data            1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total             1                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data        13500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total        13500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data        13500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        13500                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data              2173                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  2173                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data          165660                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              165660                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data  11854076500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   11854076500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        167833                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            167833                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.987053                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.987053                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 71556.661234                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 71556.661234                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data       165660                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         165660                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data  10160094500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  10160094500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.987053                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.987053                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 61331.006278                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 61331.006278                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst            881                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                881                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2907                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2907                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    209462000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    209462000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         3788                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3788                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.767423                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.767423                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 72054.351565                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 72054.351565                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2907                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2907                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    179768000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    179768000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.767423                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.767423                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 61839.697282                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 61839.697282                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         36350                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             36350                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data       219188                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          219188                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data  15567716500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  15567716500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       255538                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        255538                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.857751                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.857751                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 71024.492673                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 71024.492673                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data       219188                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       219188                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  13327294250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  13327294250                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.857751                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.857751                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60803.028679                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 60803.028679                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  51304648500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  8129.589802                       # Cycle average of tags in use
system.l2.tags.total_refs                      853235                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    388435                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      2.196597                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      10.638800                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst        80.008201                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      8038.942801                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.001299                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.009767                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.981316                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.992382                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           55                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          492                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         4800                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         2845                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   7214611                       # Number of tag accesses
system.l2.tags.data_accesses                  7214611                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  51304648500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples    165754.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2907.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    384839.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003944491750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         9935                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         9935                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              941187                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             155951                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      387754                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     165755                       # Number of write requests accepted
system.mem_ctrls.readBursts                    387754                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   165755                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      8                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     1                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.09                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.09                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                387754                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               165755                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  352280                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                   23728                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   10820                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     888                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      29                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   3109                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3190                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   9443                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9876                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9975                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9991                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9982                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9996                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9988                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  10058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  10113                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  10008                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  10034                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  10088                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   9974                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         9935                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      38.970307                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.515026                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    238.853430                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-511          9902     99.67%     99.67% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-1023           17      0.17%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1535           10      0.10%     99.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-2047            2      0.02%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6655            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-12799            2      0.02%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12800-13311            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9935                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         9935                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.681027                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.651720                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.007330                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             6692     67.36%     67.36% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               74      0.74%     68.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2881     29.00%     97.10% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              238      2.40%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               36      0.36%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               12      0.12%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.02%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9935                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                     512                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                24816256                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             10608320                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    483.70                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    206.77                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   51304559500                       # Total gap between requests
system.mem_ctrls.avgGap                      92689.66                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       186048                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data     24629696                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks     10606464                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 3626338.069541593082                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 480067532.282186865807                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 206734951.122411459684                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2907                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data       384847                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks       165755                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     83832000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data  10787327000                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 1238015231500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     28837.98                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28030.17                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks   7468946.53                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       186048                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data     24630208                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total      24816256                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       186048                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       186048                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks     10608320                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total     10608320                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2907                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data       384847                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total         387754                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks       165755                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total        165755                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst      3626338                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    480077512                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        483703850                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst      3626338                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total      3626338                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks    206771127                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total       206771127                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks    206771127                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst      3626338                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    480077512                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       690474977                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts               387746                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts              165726                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0        24370                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1        24836                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2        24581                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3        24748                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4        24121                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5        24158                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6        23847                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7        24132                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8        23985                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9        23887                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10        23879                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11        24075                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12        23985                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13        24228                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14        24598                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15        24316                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0        10216                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1        10510                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2        10224                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3        10257                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4        10133                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5        10307                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6        10269                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7        10426                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8        10318                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9        10232                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10        10327                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11        10415                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12        10417                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13        10669                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14        10663                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15        10343                       # Per bank write bursts
system.mem_ctrls.dram.totQLat              3600921500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat            1938730000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat        10871159000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 9286.81                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           28036.81                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits              326551                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits             139132                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            84.22                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           83.95                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        87787                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   403.495187                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   252.650564                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   349.115400                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127        22853     26.03%     26.03% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255        17062     19.44%     45.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         9140     10.41%     55.88% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         8936     10.18%     66.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639         5393      6.14%     72.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767         3663      4.17%     76.37% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895         4676      5.33%     81.70% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023         3849      4.38%     86.09% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151        12215     13.91%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        87787                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead              24815744                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten           10606464                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              483.693870                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW              206.734951                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    5.39                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                3.78                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               1.62                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               84.14                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  51304648500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy       311139780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy       165367125                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy     1390822020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy     429825240                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 4049862960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy  19064196630                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   3646924800                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy   29058138555                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   566.384127                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   9240298000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF   1713140000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  40351210500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy       315673680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy       167784540                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy     1377684420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy     435264480                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 4049862960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy  18926529660                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   3762854880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy   29035654620                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   565.945883                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   9539753250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF   1713140000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  40051755250                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  51304648500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp             222094                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       165755                       # Transaction distribution
system.membus.trans_dist::CleanEvict           213282                       # Transaction distribution
system.membus.trans_dist::UpgradeReq                1                       # Transaction distribution
system.membus.trans_dist::ReadExReq            165660                       # Transaction distribution
system.membus.trans_dist::ReadExResp           165660                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        222094                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port      1154546                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total      1154546                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                1154546                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port     35424576                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total     35424576                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                35424576                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            387755                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  387755    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              387755                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  51304648500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy           357453000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.7                       # Layer utilization (%)
system.membus.respLayer1.occupancy          484692500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.9                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            259325                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       338164                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3275                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          464937                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           167833                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          167833                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3788                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       255538                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port        10851                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1269601                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1280452                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       452032                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     38129856                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               38581888                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                          380243                       # Total snoops (count)
system.tol2bus.snoopTraffic                  10608320                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           807403                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.001568                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.039567                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 806137     99.84%     99.84% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1266      0.16%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             807403                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  51304648500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          602330500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5682499                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         635055999                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
