static void __init tqm85xx_pic_init(void)\r\n{\r\nstruct mpic *mpic = mpic_alloc(NULL, 0,\r\nMPIC_BIG_ENDIAN,\r\n0, 256, " OpenPIC ");\r\nBUG_ON(mpic == NULL);\r\nmpic_init(mpic);\r\nmpc85xx_cpm2_pic_init();\r\n}\r\nstatic void __init tqm85xx_setup_arch(void)\r\n{\r\n#ifdef CONFIG_PCI\r\nstruct device_node *np;\r\n#endif\r\nif (ppc_md.progress)\r\nppc_md.progress("tqm85xx_setup_arch()", 0);\r\n#ifdef CONFIG_CPM2\r\ncpm2_reset();\r\n#endif\r\n#ifdef CONFIG_PCI\r\nfor_each_node_by_type(np, "pci") {\r\nif (of_device_is_compatible(np, "fsl,mpc8540-pci") ||\r\nof_device_is_compatible(np, "fsl,mpc8548-pcie")) {\r\nstruct resource rsrc;\r\nif (!of_address_to_resource(np, 0, &rsrc)) {\r\nif ((rsrc.start & 0xfffff) == 0x8000)\r\nfsl_add_bridge(np, 1);\r\nelse\r\nfsl_add_bridge(np, 0);\r\n}\r\n}\r\n}\r\n#endif\r\n}\r\nstatic void tqm85xx_show_cpuinfo(struct seq_file *m)\r\n{\r\nuint pvid, svid, phid1;\r\npvid = mfspr(SPRN_PVR);\r\nsvid = mfspr(SPRN_SVR);\r\nseq_printf(m, "Vendor\t\t: TQ Components\n");\r\nseq_printf(m, "PVR\t\t: 0x%x\n", pvid);\r\nseq_printf(m, "SVR\t\t: 0x%x\n", svid);\r\nphid1 = mfspr(SPRN_HID1);\r\nseq_printf(m, "PLL setting\t: 0x%x\n", ((phid1 >> 24) & 0x3f));\r\n}\r\nstatic void __init tqm85xx_ti1520_fixup(struct pci_dev *pdev)\r\n{\r\nunsigned int val;\r\nif (!machine_is(tqm85xx))\r\nreturn;\r\ndev_info(&pdev->dev, "Using TI 1520 fixup on TQM85xx\n");\r\npci_read_config_dword(pdev, 0x80, &val);\r\npci_write_config_dword(pdev, 0x80, val | (1 << 27));\r\n}\r\nstatic int __init tqm85xx_probe(void)\r\n{\r\nreturn of_flat_dt_match(of_get_flat_dt_root(), board);\r\n}
