
F303RE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000bd44  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000017c  0800bee4  0800bee4  0000cee4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c060  0800c060  0000e1d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800c060  0800c060  0000d060  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c068  0800c068  0000e1d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c068  0800c068  0000d068  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c06c  0800c06c  0000d06c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001d8  20000000  0800c070  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0000e1d8  2**0
                  CONTENTS
 10 .bss          000014fc  200001d8  200001d8  0000e1d8  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200016d4  200016d4  0000e1d8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0000e1d8  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001a631  00000000  00000000  0000e208  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000043c7  00000000  00000000  00028839  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001648  00000000  00000000  0002cc00  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00001114  00000000  00000000  0002e248  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00025b15  00000000  00000000  0002f35c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001e331  00000000  00000000  00054e71  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d359b  00000000  00000000  000731a2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0014673d  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006694  00000000  00000000  00146780  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006c  00000000  00000000  0014ce14  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d8 	.word	0x200001d8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800becc 	.word	0x0800becc

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001dc 	.word	0x200001dc
 80001dc:	0800becc 	.word	0x0800becc

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000280:	b580      	push	{r7, lr}
 8000282:	b08a      	sub	sp, #40	@ 0x28
 8000284:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000286:	f107 0314 	add.w	r3, r7, #20
 800028a:	2200      	movs	r2, #0
 800028c:	601a      	str	r2, [r3, #0]
 800028e:	605a      	str	r2, [r3, #4]
 8000290:	609a      	str	r2, [r3, #8]
 8000292:	60da      	str	r2, [r3, #12]
 8000294:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000296:	4b40      	ldr	r3, [pc, #256]	@ (8000398 <MX_GPIO_Init+0x118>)
 8000298:	695b      	ldr	r3, [r3, #20]
 800029a:	4a3f      	ldr	r2, [pc, #252]	@ (8000398 <MX_GPIO_Init+0x118>)
 800029c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80002a0:	6153      	str	r3, [r2, #20]
 80002a2:	4b3d      	ldr	r3, [pc, #244]	@ (8000398 <MX_GPIO_Init+0x118>)
 80002a4:	695b      	ldr	r3, [r3, #20]
 80002a6:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80002aa:	613b      	str	r3, [r7, #16]
 80002ac:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80002ae:	4b3a      	ldr	r3, [pc, #232]	@ (8000398 <MX_GPIO_Init+0x118>)
 80002b0:	695b      	ldr	r3, [r3, #20]
 80002b2:	4a39      	ldr	r2, [pc, #228]	@ (8000398 <MX_GPIO_Init+0x118>)
 80002b4:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80002b8:	6153      	str	r3, [r2, #20]
 80002ba:	4b37      	ldr	r3, [pc, #220]	@ (8000398 <MX_GPIO_Init+0x118>)
 80002bc:	695b      	ldr	r3, [r3, #20]
 80002be:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80002c2:	60fb      	str	r3, [r7, #12]
 80002c4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80002c6:	4b34      	ldr	r3, [pc, #208]	@ (8000398 <MX_GPIO_Init+0x118>)
 80002c8:	695b      	ldr	r3, [r3, #20]
 80002ca:	4a33      	ldr	r2, [pc, #204]	@ (8000398 <MX_GPIO_Init+0x118>)
 80002cc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80002d0:	6153      	str	r3, [r2, #20]
 80002d2:	4b31      	ldr	r3, [pc, #196]	@ (8000398 <MX_GPIO_Init+0x118>)
 80002d4:	695b      	ldr	r3, [r3, #20]
 80002d6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80002da:	60bb      	str	r3, [r7, #8]
 80002dc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80002de:	4b2e      	ldr	r3, [pc, #184]	@ (8000398 <MX_GPIO_Init+0x118>)
 80002e0:	695b      	ldr	r3, [r3, #20]
 80002e2:	4a2d      	ldr	r2, [pc, #180]	@ (8000398 <MX_GPIO_Init+0x118>)
 80002e4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80002e8:	6153      	str	r3, [r2, #20]
 80002ea:	4b2b      	ldr	r3, [pc, #172]	@ (8000398 <MX_GPIO_Init+0x118>)
 80002ec:	695b      	ldr	r3, [r3, #20]
 80002ee:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80002f2:	607b      	str	r3, [r7, #4]
 80002f4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, DEBUG_LED_Pin|debug_Pin|CS_ENC_2_Pin|CS_ENC_1_Pin, GPIO_PIN_RESET);
 80002f6:	2200      	movs	r2, #0
 80002f8:	f242 3108 	movw	r1, #8968	@ 0x2308
 80002fc:	4827      	ldr	r0, [pc, #156]	@ (800039c <MX_GPIO_Init+0x11c>)
 80002fe:	f001 f8f3 	bl	80014e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(MOTOR2_DIR_GPIO_Port, MOTOR2_DIR_Pin, GPIO_PIN_RESET);
 8000302:	2200      	movs	r2, #0
 8000304:	2110      	movs	r1, #16
 8000306:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800030a:	f001 f8ed 	bl	80014e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, MOTOR3_DIR_Pin|nBRAKE_Pin|MOTOR1_DIR_Pin|CS_ENC_3_Pin, GPIO_PIN_RESET);
 800030e:	2200      	movs	r2, #0
 8000310:	f641 0106 	movw	r1, #6150	@ 0x1806
 8000314:	4822      	ldr	r0, [pc, #136]	@ (80003a0 <MX_GPIO_Init+0x120>)
 8000316:	f001 f8e7 	bl	80014e8 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : DEBUG_LED_Pin debug_Pin CS_ENC_2_Pin CS_ENC_1_Pin */
  GPIO_InitStruct.Pin = DEBUG_LED_Pin|debug_Pin|CS_ENC_2_Pin|CS_ENC_1_Pin;
 800031a:	f242 3308 	movw	r3, #8968	@ 0x2308
 800031e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000320:	2301      	movs	r3, #1
 8000322:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000324:	2300      	movs	r3, #0
 8000326:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000328:	2300      	movs	r3, #0
 800032a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800032c:	f107 0314 	add.w	r3, r7, #20
 8000330:	4619      	mov	r1, r3
 8000332:	481a      	ldr	r0, [pc, #104]	@ (800039c <MX_GPIO_Init+0x11c>)
 8000334:	f000 ff4e 	bl	80011d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : MOTOR2_DIR_Pin */
  GPIO_InitStruct.Pin = MOTOR2_DIR_Pin;
 8000338:	2310      	movs	r3, #16
 800033a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800033c:	2301      	movs	r3, #1
 800033e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000340:	2300      	movs	r3, #0
 8000342:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000344:	2300      	movs	r3, #0
 8000346:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(MOTOR2_DIR_GPIO_Port, &GPIO_InitStruct);
 8000348:	f107 0314 	add.w	r3, r7, #20
 800034c:	4619      	mov	r1, r3
 800034e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000352:	f000 ff3f 	bl	80011d4 <HAL_GPIO_Init>

  /*Configure GPIO pins : MOTOR3_DIR_Pin nBRAKE_Pin MOTOR1_DIR_Pin CS_ENC_3_Pin */
  GPIO_InitStruct.Pin = MOTOR3_DIR_Pin|nBRAKE_Pin|MOTOR1_DIR_Pin|CS_ENC_3_Pin;
 8000356:	f641 0306 	movw	r3, #6150	@ 0x1806
 800035a:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800035c:	2301      	movs	r3, #1
 800035e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000360:	2300      	movs	r3, #0
 8000362:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000364:	2300      	movs	r3, #0
 8000366:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000368:	f107 0314 	add.w	r3, r7, #20
 800036c:	4619      	mov	r1, r3
 800036e:	480c      	ldr	r0, [pc, #48]	@ (80003a0 <MX_GPIO_Init+0x120>)
 8000370:	f000 ff30 	bl	80011d4 <HAL_GPIO_Init>

  /*Configure GPIO pin : ENABLE_Pin */
  GPIO_InitStruct.Pin = ENABLE_Pin;
 8000374:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8000378:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800037a:	2300      	movs	r3, #0
 800037c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800037e:	2300      	movs	r3, #0
 8000380:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(ENABLE_GPIO_Port, &GPIO_InitStruct);
 8000382:	f107 0314 	add.w	r3, r7, #20
 8000386:	4619      	mov	r1, r3
 8000388:	4805      	ldr	r0, [pc, #20]	@ (80003a0 <MX_GPIO_Init+0x120>)
 800038a:	f000 ff23 	bl	80011d4 <HAL_GPIO_Init>

}
 800038e:	bf00      	nop
 8000390:	3728      	adds	r7, #40	@ 0x28
 8000392:	46bd      	mov	sp, r7
 8000394:	bd80      	pop	{r7, pc}
 8000396:	bf00      	nop
 8000398:	40021000 	.word	0x40021000
 800039c:	48000800 	.word	0x48000800
 80003a0:	48000400 	.word	0x48000400

080003a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80003a4:	b580      	push	{r7, lr}
 80003a6:	b088      	sub	sp, #32
 80003a8:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80003aa:	f000 fd1f 	bl	8000dec <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80003ae:	f000 f83f 	bl	8000430 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80003b2:	f7ff ff65 	bl	8000280 <MX_GPIO_Init>
  MX_TIM1_Init();
 80003b6:	f000 fa69 	bl	800088c <MX_TIM1_Init>
  MX_TIM3_Init();
 80003ba:	f000 faf5 	bl	80009a8 <MX_TIM3_Init>
  MX_TIM4_Init();
 80003be:	f000 fb4d 	bl	8000a5c <MX_TIM4_Init>
  MX_SPI2_Init();
 80003c2:	f000 f8a1 	bl	8000508 <MX_SPI2_Init>
  MX_USART2_UART_Init();
 80003c6:	f000 fc6d 	bl	8000ca4 <MX_USART2_UART_Init>
  MX_USB_DEVICE_Init();
 80003ca:	f009 ff13 	bl	800a1f4 <MX_USB_DEVICE_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if (CDC_Transmit_FS((uint8_t*)"USB Connected\n", 14) == USBD_OK) {
 80003ce:	210e      	movs	r1, #14
 80003d0:	4813      	ldr	r0, [pc, #76]	@ (8000420 <main+0x7c>)
 80003d2:	f009 ffcd 	bl	800a370 <CDC_Transmit_FS>
 80003d6:	4603      	mov	r3, r0
 80003d8:	2b00      	cmp	r3, #0
 80003da:	d104      	bne.n	80003e6 <main+0x42>
	      HAL_GPIO_TogglePin(DEBUG_LED_GPIO_Port, DEBUG_LED_Pin);
 80003dc:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80003e0:	4810      	ldr	r0, [pc, #64]	@ (8000424 <main+0x80>)
 80003e2:	f001 f899 	bl	8001518 <HAL_GPIO_TogglePin>
	  }

	  char buffer[20];
	  int random_number = rand() % 1000;
 80003e6:	f00a fba9 	bl	800ab3c <rand>
 80003ea:	4603      	mov	r3, r0
 80003ec:	4a0e      	ldr	r2, [pc, #56]	@ (8000428 <main+0x84>)
 80003ee:	fb82 1203 	smull	r1, r2, r2, r3
 80003f2:	1191      	asrs	r1, r2, #6
 80003f4:	17da      	asrs	r2, r3, #31
 80003f6:	1a8a      	subs	r2, r1, r2
 80003f8:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80003fc:	fb01 f202 	mul.w	r2, r1, r2
 8000400:	1a9b      	subs	r3, r3, r2
 8000402:	61fb      	str	r3, [r7, #28]
	  int length = snprintf(buffer, sizeof(buffer), "Rand: %d\n", random_number);
 8000404:	1d38      	adds	r0, r7, #4
 8000406:	69fb      	ldr	r3, [r7, #28]
 8000408:	4a08      	ldr	r2, [pc, #32]	@ (800042c <main+0x88>)
 800040a:	2114      	movs	r1, #20
 800040c:	f00a fc96 	bl	800ad3c <sniprintf>
 8000410:	61b8      	str	r0, [r7, #24]

	  CDC_Transmit_FS((uint8_t*)buffer, length);
 8000412:	1d3b      	adds	r3, r7, #4
 8000414:	69b9      	ldr	r1, [r7, #24]
 8000416:	4618      	mov	r0, r3
 8000418:	f009 ffaa 	bl	800a370 <CDC_Transmit_FS>
  {
 800041c:	e7d7      	b.n	80003ce <main+0x2a>
 800041e:	bf00      	nop
 8000420:	0800bee4 	.word	0x0800bee4
 8000424:	48000800 	.word	0x48000800
 8000428:	10624dd3 	.word	0x10624dd3
 800042c:	0800bef4 	.word	0x0800bef4

08000430 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000430:	b580      	push	{r7, lr}
 8000432:	b0a6      	sub	sp, #152	@ 0x98
 8000434:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000436:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 800043a:	2228      	movs	r2, #40	@ 0x28
 800043c:	2100      	movs	r1, #0
 800043e:	4618      	mov	r0, r3
 8000440:	f00a fcf5 	bl	800ae2e <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000444:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8000448:	2200      	movs	r2, #0
 800044a:	601a      	str	r2, [r3, #0]
 800044c:	605a      	str	r2, [r3, #4]
 800044e:	609a      	str	r2, [r3, #8]
 8000450:	60da      	str	r2, [r3, #12]
 8000452:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8000454:	1d3b      	adds	r3, r7, #4
 8000456:	2258      	movs	r2, #88	@ 0x58
 8000458:	2100      	movs	r1, #0
 800045a:	4618      	mov	r0, r3
 800045c:	f00a fce7 	bl	800ae2e <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8000460:	2301      	movs	r3, #1
 8000462:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000464:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000468:	677b      	str	r3, [r7, #116]	@ 0x74
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800046a:	2301      	movs	r3, #1
 800046c:	67fb      	str	r3, [r7, #124]	@ 0x7c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800046e:	2302      	movs	r3, #2
 8000470:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8000474:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000478:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 800047c:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 8000480:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  RCC_OscInitStruct.PLL.PREDIV = RCC_PREDIV_DIV2;
 8000484:	2301      	movs	r3, #1
 8000486:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800048a:	f107 0370 	add.w	r3, r7, #112	@ 0x70
 800048e:	4618      	mov	r0, r3
 8000490:	f002 fd10 	bl	8002eb4 <HAL_RCC_OscConfig>
 8000494:	4603      	mov	r3, r0
 8000496:	2b00      	cmp	r3, #0
 8000498:	d001      	beq.n	800049e <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800049a:	f000 f82f 	bl	80004fc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800049e:	230f      	movs	r3, #15
 80004a0:	65fb      	str	r3, [r7, #92]	@ 0x5c
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80004a2:	2302      	movs	r3, #2
 80004a4:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80004a6:	2300      	movs	r3, #0
 80004a8:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80004aa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80004ae:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80004b0:	2300      	movs	r3, #0
 80004b2:	66fb      	str	r3, [r7, #108]	@ 0x6c

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80004b4:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80004b8:	2102      	movs	r1, #2
 80004ba:	4618      	mov	r0, r3
 80004bc:	f003 fd1e 	bl	8003efc <HAL_RCC_ClockConfig>
 80004c0:	4603      	mov	r3, r0
 80004c2:	2b00      	cmp	r3, #0
 80004c4:	d001      	beq.n	80004ca <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80004c6:	f000 f819 	bl	80004fc <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB|RCC_PERIPHCLK_USART2
 80004ca:	4b0b      	ldr	r3, [pc, #44]	@ (80004f8 <SystemClock_Config+0xc8>)
 80004cc:	607b      	str	r3, [r7, #4]
                              |RCC_PERIPHCLK_TIM1|RCC_PERIPHCLK_TIM34;
  PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 80004ce:	2300      	movs	r3, #0
 80004d0:	613b      	str	r3, [r7, #16]
  PeriphClkInit.USBClockSelection = RCC_USBCLKSOURCE_PLL_DIV1_5;
 80004d2:	2300      	movs	r3, #0
 80004d4:	65bb      	str	r3, [r7, #88]	@ 0x58
  PeriphClkInit.Tim1ClockSelection = RCC_TIM1CLK_HCLK;
 80004d6:	2300      	movs	r3, #0
 80004d8:	63bb      	str	r3, [r7, #56]	@ 0x38
  PeriphClkInit.Tim34ClockSelection = RCC_TIM34CLK_HCLK;
 80004da:	2300      	movs	r3, #0
 80004dc:	643b      	str	r3, [r7, #64]	@ 0x40
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80004de:	1d3b      	adds	r3, r7, #4
 80004e0:	4618      	mov	r0, r3
 80004e2:	f003 ff1f 	bl	8004324 <HAL_RCCEx_PeriphCLKConfig>
 80004e6:	4603      	mov	r3, r0
 80004e8:	2b00      	cmp	r3, #0
 80004ea:	d001      	beq.n	80004f0 <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80004ec:	f000 f806 	bl	80004fc <Error_Handler>
  }
}
 80004f0:	bf00      	nop
 80004f2:	3798      	adds	r7, #152	@ 0x98
 80004f4:	46bd      	mov	sp, r7
 80004f6:	bd80      	pop	{r7, pc}
 80004f8:	00221002 	.word	0x00221002

080004fc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80004fc:	b480      	push	{r7}
 80004fe:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000500:	b672      	cpsid	i
}
 8000502:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000504:	bf00      	nop
 8000506:	e7fd      	b.n	8000504 <Error_Handler+0x8>

08000508 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8000508:	b580      	push	{r7, lr}
 800050a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 800050c:	4b1b      	ldr	r3, [pc, #108]	@ (800057c <MX_SPI2_Init+0x74>)
 800050e:	4a1c      	ldr	r2, [pc, #112]	@ (8000580 <MX_SPI2_Init+0x78>)
 8000510:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000512:	4b1a      	ldr	r3, [pc, #104]	@ (800057c <MX_SPI2_Init+0x74>)
 8000514:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000518:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES_RXONLY;
 800051a:	4b18      	ldr	r3, [pc, #96]	@ (800057c <MX_SPI2_Init+0x74>)
 800051c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000520:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000522:	4b16      	ldr	r3, [pc, #88]	@ (800057c <MX_SPI2_Init+0x74>)
 8000524:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8000528:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800052a:	4b14      	ldr	r3, [pc, #80]	@ (800057c <MX_SPI2_Init+0x74>)
 800052c:	2202      	movs	r2, #2
 800052e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000530:	4b12      	ldr	r3, [pc, #72]	@ (800057c <MX_SPI2_Init+0x74>)
 8000532:	2200      	movs	r2, #0
 8000534:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000536:	4b11      	ldr	r3, [pc, #68]	@ (800057c <MX_SPI2_Init+0x74>)
 8000538:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800053c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 800053e:	4b0f      	ldr	r3, [pc, #60]	@ (800057c <MX_SPI2_Init+0x74>)
 8000540:	2228      	movs	r2, #40	@ 0x28
 8000542:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000544:	4b0d      	ldr	r3, [pc, #52]	@ (800057c <MX_SPI2_Init+0x74>)
 8000546:	2200      	movs	r2, #0
 8000548:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 800054a:	4b0c      	ldr	r3, [pc, #48]	@ (800057c <MX_SPI2_Init+0x74>)
 800054c:	2200      	movs	r2, #0
 800054e:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000550:	4b0a      	ldr	r3, [pc, #40]	@ (800057c <MX_SPI2_Init+0x74>)
 8000552:	2200      	movs	r2, #0
 8000554:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 8000556:	4b09      	ldr	r3, [pc, #36]	@ (800057c <MX_SPI2_Init+0x74>)
 8000558:	2207      	movs	r2, #7
 800055a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800055c:	4b07      	ldr	r3, [pc, #28]	@ (800057c <MX_SPI2_Init+0x74>)
 800055e:	2200      	movs	r2, #0
 8000560:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000562:	4b06      	ldr	r3, [pc, #24]	@ (800057c <MX_SPI2_Init+0x74>)
 8000564:	2208      	movs	r2, #8
 8000566:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000568:	4804      	ldr	r0, [pc, #16]	@ (800057c <MX_SPI2_Init+0x74>)
 800056a:	f004 f8f7 	bl	800475c <HAL_SPI_Init>
 800056e:	4603      	mov	r3, r0
 8000570:	2b00      	cmp	r3, #0
 8000572:	d001      	beq.n	8000578 <MX_SPI2_Init+0x70>
  {
    Error_Handler();
 8000574:	f7ff ffc2 	bl	80004fc <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000578:	bf00      	nop
 800057a:	bd80      	pop	{r7, pc}
 800057c:	200001f4 	.word	0x200001f4
 8000580:	40003800 	.word	0x40003800

08000584 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8000584:	b580      	push	{r7, lr}
 8000586:	b08a      	sub	sp, #40	@ 0x28
 8000588:	af00      	add	r7, sp, #0
 800058a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800058c:	f107 0314 	add.w	r3, r7, #20
 8000590:	2200      	movs	r2, #0
 8000592:	601a      	str	r2, [r3, #0]
 8000594:	605a      	str	r2, [r3, #4]
 8000596:	609a      	str	r2, [r3, #8]
 8000598:	60da      	str	r2, [r3, #12]
 800059a:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 800059c:	687b      	ldr	r3, [r7, #4]
 800059e:	681b      	ldr	r3, [r3, #0]
 80005a0:	4a17      	ldr	r2, [pc, #92]	@ (8000600 <HAL_SPI_MspInit+0x7c>)
 80005a2:	4293      	cmp	r3, r2
 80005a4:	d128      	bne.n	80005f8 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 80005a6:	4b17      	ldr	r3, [pc, #92]	@ (8000604 <HAL_SPI_MspInit+0x80>)
 80005a8:	69db      	ldr	r3, [r3, #28]
 80005aa:	4a16      	ldr	r2, [pc, #88]	@ (8000604 <HAL_SPI_MspInit+0x80>)
 80005ac:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80005b0:	61d3      	str	r3, [r2, #28]
 80005b2:	4b14      	ldr	r3, [pc, #80]	@ (8000604 <HAL_SPI_MspInit+0x80>)
 80005b4:	69db      	ldr	r3, [r3, #28]
 80005b6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80005ba:	613b      	str	r3, [r7, #16]
 80005bc:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80005be:	4b11      	ldr	r3, [pc, #68]	@ (8000604 <HAL_SPI_MspInit+0x80>)
 80005c0:	695b      	ldr	r3, [r3, #20]
 80005c2:	4a10      	ldr	r2, [pc, #64]	@ (8000604 <HAL_SPI_MspInit+0x80>)
 80005c4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80005c8:	6153      	str	r3, [r2, #20]
 80005ca:	4b0e      	ldr	r3, [pc, #56]	@ (8000604 <HAL_SPI_MspInit+0x80>)
 80005cc:	695b      	ldr	r3, [r3, #20]
 80005ce:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80005d2:	60fb      	str	r3, [r7, #12]
 80005d4:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14;
 80005d6:	f44f 43c0 	mov.w	r3, #24576	@ 0x6000
 80005da:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80005dc:	2302      	movs	r3, #2
 80005de:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80005e0:	2300      	movs	r3, #0
 80005e2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80005e4:	2303      	movs	r3, #3
 80005e6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80005e8:	2305      	movs	r3, #5
 80005ea:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80005ec:	f107 0314 	add.w	r3, r7, #20
 80005f0:	4619      	mov	r1, r3
 80005f2:	4805      	ldr	r0, [pc, #20]	@ (8000608 <HAL_SPI_MspInit+0x84>)
 80005f4:	f000 fdee 	bl	80011d4 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 80005f8:	bf00      	nop
 80005fa:	3728      	adds	r7, #40	@ 0x28
 80005fc:	46bd      	mov	sp, r7
 80005fe:	bd80      	pop	{r7, pc}
 8000600:	40003800 	.word	0x40003800
 8000604:	40021000 	.word	0x40021000
 8000608:	48000400 	.word	0x48000400

0800060c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800060c:	b480      	push	{r7}
 800060e:	b083      	sub	sp, #12
 8000610:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000612:	4b0f      	ldr	r3, [pc, #60]	@ (8000650 <HAL_MspInit+0x44>)
 8000614:	699b      	ldr	r3, [r3, #24]
 8000616:	4a0e      	ldr	r2, [pc, #56]	@ (8000650 <HAL_MspInit+0x44>)
 8000618:	f043 0301 	orr.w	r3, r3, #1
 800061c:	6193      	str	r3, [r2, #24]
 800061e:	4b0c      	ldr	r3, [pc, #48]	@ (8000650 <HAL_MspInit+0x44>)
 8000620:	699b      	ldr	r3, [r3, #24]
 8000622:	f003 0301 	and.w	r3, r3, #1
 8000626:	607b      	str	r3, [r7, #4]
 8000628:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800062a:	4b09      	ldr	r3, [pc, #36]	@ (8000650 <HAL_MspInit+0x44>)
 800062c:	69db      	ldr	r3, [r3, #28]
 800062e:	4a08      	ldr	r2, [pc, #32]	@ (8000650 <HAL_MspInit+0x44>)
 8000630:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000634:	61d3      	str	r3, [r2, #28]
 8000636:	4b06      	ldr	r3, [pc, #24]	@ (8000650 <HAL_MspInit+0x44>)
 8000638:	69db      	ldr	r3, [r3, #28]
 800063a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800063e:	603b      	str	r3, [r7, #0]
 8000640:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000642:	bf00      	nop
 8000644:	370c      	adds	r7, #12
 8000646:	46bd      	mov	sp, r7
 8000648:	f85d 7b04 	ldr.w	r7, [sp], #4
 800064c:	4770      	bx	lr
 800064e:	bf00      	nop
 8000650:	40021000 	.word	0x40021000

08000654 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000654:	b480      	push	{r7}
 8000656:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000658:	bf00      	nop
 800065a:	e7fd      	b.n	8000658 <NMI_Handler+0x4>

0800065c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800065c:	b480      	push	{r7}
 800065e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000660:	bf00      	nop
 8000662:	e7fd      	b.n	8000660 <HardFault_Handler+0x4>

08000664 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000664:	b480      	push	{r7}
 8000666:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000668:	bf00      	nop
 800066a:	e7fd      	b.n	8000668 <MemManage_Handler+0x4>

0800066c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800066c:	b480      	push	{r7}
 800066e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000670:	bf00      	nop
 8000672:	e7fd      	b.n	8000670 <BusFault_Handler+0x4>

08000674 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000674:	b480      	push	{r7}
 8000676:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000678:	bf00      	nop
 800067a:	e7fd      	b.n	8000678 <UsageFault_Handler+0x4>

0800067c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800067c:	b480      	push	{r7}
 800067e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000680:	bf00      	nop
 8000682:	46bd      	mov	sp, r7
 8000684:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000688:	4770      	bx	lr

0800068a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800068a:	b480      	push	{r7}
 800068c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800068e:	bf00      	nop
 8000690:	46bd      	mov	sp, r7
 8000692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000696:	4770      	bx	lr

08000698 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000698:	b480      	push	{r7}
 800069a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800069c:	bf00      	nop
 800069e:	46bd      	mov	sp, r7
 80006a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006a4:	4770      	bx	lr

080006a6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80006a6:	b580      	push	{r7, lr}
 80006a8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80006aa:	f000 fbe5 	bl	8000e78 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80006ae:	bf00      	nop
 80006b0:	bd80      	pop	{r7, pc}
	...

080006b4 <USB_LP_CAN_RX0_IRQHandler>:

/**
  * @brief This function handles USB low priority or CAN_RX0 interrupts.
  */
void USB_LP_CAN_RX0_IRQHandler(void)
{
 80006b4:	b580      	push	{r7, lr}
 80006b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 0 */

  /* USER CODE END USB_LP_CAN_RX0_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 80006b8:	4802      	ldr	r0, [pc, #8]	@ (80006c4 <USB_LP_CAN_RX0_IRQHandler+0x10>)
 80006ba:	f001 f834 	bl	8001726 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_CAN_RX0_IRQn 1 */

  /* USER CODE END USB_LP_CAN_RX0_IRQn 1 */
}
 80006be:	bf00      	nop
 80006c0:	bd80      	pop	{r7, pc}
 80006c2:	bf00      	nop
 80006c4:	20001094 	.word	0x20001094

080006c8 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 80006c8:	b580      	push	{r7, lr}
 80006ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80006cc:	4802      	ldr	r0, [pc, #8]	@ (80006d8 <USART2_IRQHandler+0x10>)
 80006ce:	f004 ff6b 	bl	80055a8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80006d2:	bf00      	nop
 80006d4:	bd80      	pop	{r7, pc}
 80006d6:	bf00      	nop
 80006d8:	20000340 	.word	0x20000340

080006dc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80006dc:	b480      	push	{r7}
 80006de:	af00      	add	r7, sp, #0
  return 1;
 80006e0:	2301      	movs	r3, #1
}
 80006e2:	4618      	mov	r0, r3
 80006e4:	46bd      	mov	sp, r7
 80006e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006ea:	4770      	bx	lr

080006ec <_kill>:

int _kill(int pid, int sig)
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	b082      	sub	sp, #8
 80006f0:	af00      	add	r7, sp, #0
 80006f2:	6078      	str	r0, [r7, #4]
 80006f4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80006f6:	f00a fbe9 	bl	800aecc <__errno>
 80006fa:	4603      	mov	r3, r0
 80006fc:	2216      	movs	r2, #22
 80006fe:	601a      	str	r2, [r3, #0]
  return -1;
 8000700:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8000704:	4618      	mov	r0, r3
 8000706:	3708      	adds	r7, #8
 8000708:	46bd      	mov	sp, r7
 800070a:	bd80      	pop	{r7, pc}

0800070c <_exit>:

void _exit (int status)
{
 800070c:	b580      	push	{r7, lr}
 800070e:	b082      	sub	sp, #8
 8000710:	af00      	add	r7, sp, #0
 8000712:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8000714:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000718:	6878      	ldr	r0, [r7, #4]
 800071a:	f7ff ffe7 	bl	80006ec <_kill>
  while (1) {}    /* Make sure we hang here */
 800071e:	bf00      	nop
 8000720:	e7fd      	b.n	800071e <_exit+0x12>

08000722 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000722:	b580      	push	{r7, lr}
 8000724:	b086      	sub	sp, #24
 8000726:	af00      	add	r7, sp, #0
 8000728:	60f8      	str	r0, [r7, #12]
 800072a:	60b9      	str	r1, [r7, #8]
 800072c:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800072e:	2300      	movs	r3, #0
 8000730:	617b      	str	r3, [r7, #20]
 8000732:	e00a      	b.n	800074a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8000734:	f3af 8000 	nop.w
 8000738:	4601      	mov	r1, r0
 800073a:	68bb      	ldr	r3, [r7, #8]
 800073c:	1c5a      	adds	r2, r3, #1
 800073e:	60ba      	str	r2, [r7, #8]
 8000740:	b2ca      	uxtb	r2, r1
 8000742:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000744:	697b      	ldr	r3, [r7, #20]
 8000746:	3301      	adds	r3, #1
 8000748:	617b      	str	r3, [r7, #20]
 800074a:	697a      	ldr	r2, [r7, #20]
 800074c:	687b      	ldr	r3, [r7, #4]
 800074e:	429a      	cmp	r2, r3
 8000750:	dbf0      	blt.n	8000734 <_read+0x12>
  }

  return len;
 8000752:	687b      	ldr	r3, [r7, #4]
}
 8000754:	4618      	mov	r0, r3
 8000756:	3718      	adds	r7, #24
 8000758:	46bd      	mov	sp, r7
 800075a:	bd80      	pop	{r7, pc}

0800075c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800075c:	b580      	push	{r7, lr}
 800075e:	b086      	sub	sp, #24
 8000760:	af00      	add	r7, sp, #0
 8000762:	60f8      	str	r0, [r7, #12]
 8000764:	60b9      	str	r1, [r7, #8]
 8000766:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000768:	2300      	movs	r3, #0
 800076a:	617b      	str	r3, [r7, #20]
 800076c:	e009      	b.n	8000782 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800076e:	68bb      	ldr	r3, [r7, #8]
 8000770:	1c5a      	adds	r2, r3, #1
 8000772:	60ba      	str	r2, [r7, #8]
 8000774:	781b      	ldrb	r3, [r3, #0]
 8000776:	4618      	mov	r0, r3
 8000778:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800077c:	697b      	ldr	r3, [r7, #20]
 800077e:	3301      	adds	r3, #1
 8000780:	617b      	str	r3, [r7, #20]
 8000782:	697a      	ldr	r2, [r7, #20]
 8000784:	687b      	ldr	r3, [r7, #4]
 8000786:	429a      	cmp	r2, r3
 8000788:	dbf1      	blt.n	800076e <_write+0x12>
  }
  return len;
 800078a:	687b      	ldr	r3, [r7, #4]
}
 800078c:	4618      	mov	r0, r3
 800078e:	3718      	adds	r7, #24
 8000790:	46bd      	mov	sp, r7
 8000792:	bd80      	pop	{r7, pc}

08000794 <_close>:

int _close(int file)
{
 8000794:	b480      	push	{r7}
 8000796:	b083      	sub	sp, #12
 8000798:	af00      	add	r7, sp, #0
 800079a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800079c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80007a0:	4618      	mov	r0, r3
 80007a2:	370c      	adds	r7, #12
 80007a4:	46bd      	mov	sp, r7
 80007a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007aa:	4770      	bx	lr

080007ac <_fstat>:


int _fstat(int file, struct stat *st)
{
 80007ac:	b480      	push	{r7}
 80007ae:	b083      	sub	sp, #12
 80007b0:	af00      	add	r7, sp, #0
 80007b2:	6078      	str	r0, [r7, #4]
 80007b4:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80007b6:	683b      	ldr	r3, [r7, #0]
 80007b8:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80007bc:	605a      	str	r2, [r3, #4]
  return 0;
 80007be:	2300      	movs	r3, #0
}
 80007c0:	4618      	mov	r0, r3
 80007c2:	370c      	adds	r7, #12
 80007c4:	46bd      	mov	sp, r7
 80007c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007ca:	4770      	bx	lr

080007cc <_isatty>:

int _isatty(int file)
{
 80007cc:	b480      	push	{r7}
 80007ce:	b083      	sub	sp, #12
 80007d0:	af00      	add	r7, sp, #0
 80007d2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80007d4:	2301      	movs	r3, #1
}
 80007d6:	4618      	mov	r0, r3
 80007d8:	370c      	adds	r7, #12
 80007da:	46bd      	mov	sp, r7
 80007dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007e0:	4770      	bx	lr

080007e2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80007e2:	b480      	push	{r7}
 80007e4:	b085      	sub	sp, #20
 80007e6:	af00      	add	r7, sp, #0
 80007e8:	60f8      	str	r0, [r7, #12]
 80007ea:	60b9      	str	r1, [r7, #8]
 80007ec:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80007ee:	2300      	movs	r3, #0
}
 80007f0:	4618      	mov	r0, r3
 80007f2:	3714      	adds	r7, #20
 80007f4:	46bd      	mov	sp, r7
 80007f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007fa:	4770      	bx	lr

080007fc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80007fc:	b580      	push	{r7, lr}
 80007fe:	b086      	sub	sp, #24
 8000800:	af00      	add	r7, sp, #0
 8000802:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000804:	4a14      	ldr	r2, [pc, #80]	@ (8000858 <_sbrk+0x5c>)
 8000806:	4b15      	ldr	r3, [pc, #84]	@ (800085c <_sbrk+0x60>)
 8000808:	1ad3      	subs	r3, r2, r3
 800080a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800080c:	697b      	ldr	r3, [r7, #20]
 800080e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000810:	4b13      	ldr	r3, [pc, #76]	@ (8000860 <_sbrk+0x64>)
 8000812:	681b      	ldr	r3, [r3, #0]
 8000814:	2b00      	cmp	r3, #0
 8000816:	d102      	bne.n	800081e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000818:	4b11      	ldr	r3, [pc, #68]	@ (8000860 <_sbrk+0x64>)
 800081a:	4a12      	ldr	r2, [pc, #72]	@ (8000864 <_sbrk+0x68>)
 800081c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800081e:	4b10      	ldr	r3, [pc, #64]	@ (8000860 <_sbrk+0x64>)
 8000820:	681a      	ldr	r2, [r3, #0]
 8000822:	687b      	ldr	r3, [r7, #4]
 8000824:	4413      	add	r3, r2
 8000826:	693a      	ldr	r2, [r7, #16]
 8000828:	429a      	cmp	r2, r3
 800082a:	d207      	bcs.n	800083c <_sbrk+0x40>
  {
    errno = ENOMEM;
 800082c:	f00a fb4e 	bl	800aecc <__errno>
 8000830:	4603      	mov	r3, r0
 8000832:	220c      	movs	r2, #12
 8000834:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000836:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800083a:	e009      	b.n	8000850 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800083c:	4b08      	ldr	r3, [pc, #32]	@ (8000860 <_sbrk+0x64>)
 800083e:	681b      	ldr	r3, [r3, #0]
 8000840:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000842:	4b07      	ldr	r3, [pc, #28]	@ (8000860 <_sbrk+0x64>)
 8000844:	681a      	ldr	r2, [r3, #0]
 8000846:	687b      	ldr	r3, [r7, #4]
 8000848:	4413      	add	r3, r2
 800084a:	4a05      	ldr	r2, [pc, #20]	@ (8000860 <_sbrk+0x64>)
 800084c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800084e:	68fb      	ldr	r3, [r7, #12]
}
 8000850:	4618      	mov	r0, r3
 8000852:	3718      	adds	r7, #24
 8000854:	46bd      	mov	sp, r7
 8000856:	bd80      	pop	{r7, pc}
 8000858:	20010000 	.word	0x20010000
 800085c:	00000400 	.word	0x00000400
 8000860:	20000258 	.word	0x20000258
 8000864:	200016d8 	.word	0x200016d8

08000868 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000868:	b480      	push	{r7}
 800086a:	af00      	add	r7, sp, #0
/* FPU settings --------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800086c:	4b06      	ldr	r3, [pc, #24]	@ (8000888 <SystemInit+0x20>)
 800086e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000872:	4a05      	ldr	r2, [pc, #20]	@ (8000888 <SystemInit+0x20>)
 8000874:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000878:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800087c:	bf00      	nop
 800087e:	46bd      	mov	sp, r7
 8000880:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000884:	4770      	bx	lr
 8000886:	bf00      	nop
 8000888:	e000ed00 	.word	0xe000ed00

0800088c <MX_TIM1_Init>:
TIM_HandleTypeDef htim3;
TIM_HandleTypeDef htim4;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 800088c:	b580      	push	{r7, lr}
 800088e:	b096      	sub	sp, #88	@ 0x58
 8000890:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000892:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000896:	2200      	movs	r2, #0
 8000898:	601a      	str	r2, [r3, #0]
 800089a:	605a      	str	r2, [r3, #4]
 800089c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800089e:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 80008a2:	2200      	movs	r2, #0
 80008a4:	601a      	str	r2, [r3, #0]
 80008a6:	605a      	str	r2, [r3, #4]
 80008a8:	609a      	str	r2, [r3, #8]
 80008aa:	60da      	str	r2, [r3, #12]
 80008ac:	611a      	str	r2, [r3, #16]
 80008ae:	615a      	str	r2, [r3, #20]
 80008b0:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80008b2:	1d3b      	adds	r3, r7, #4
 80008b4:	222c      	movs	r2, #44	@ 0x2c
 80008b6:	2100      	movs	r1, #0
 80008b8:	4618      	mov	r0, r3
 80008ba:	f00a fab8 	bl	800ae2e <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 80008be:	4b38      	ldr	r3, [pc, #224]	@ (80009a0 <MX_TIM1_Init+0x114>)
 80008c0:	4a38      	ldr	r2, [pc, #224]	@ (80009a4 <MX_TIM1_Init+0x118>)
 80008c2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 71;
 80008c4:	4b36      	ldr	r3, [pc, #216]	@ (80009a0 <MX_TIM1_Init+0x114>)
 80008c6:	2247      	movs	r2, #71	@ 0x47
 80008c8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80008ca:	4b35      	ldr	r3, [pc, #212]	@ (80009a0 <MX_TIM1_Init+0x114>)
 80008cc:	2200      	movs	r2, #0
 80008ce:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 99;
 80008d0:	4b33      	ldr	r3, [pc, #204]	@ (80009a0 <MX_TIM1_Init+0x114>)
 80008d2:	2263      	movs	r2, #99	@ 0x63
 80008d4:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80008d6:	4b32      	ldr	r3, [pc, #200]	@ (80009a0 <MX_TIM1_Init+0x114>)
 80008d8:	2200      	movs	r2, #0
 80008da:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 80008dc:	4b30      	ldr	r3, [pc, #192]	@ (80009a0 <MX_TIM1_Init+0x114>)
 80008de:	2200      	movs	r2, #0
 80008e0:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80008e2:	4b2f      	ldr	r3, [pc, #188]	@ (80009a0 <MX_TIM1_Init+0x114>)
 80008e4:	2200      	movs	r2, #0
 80008e6:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80008e8:	482d      	ldr	r0, [pc, #180]	@ (80009a0 <MX_TIM1_Init+0x114>)
 80008ea:	f003 ffe2 	bl	80048b2 <HAL_TIM_PWM_Init>
 80008ee:	4603      	mov	r3, r0
 80008f0:	2b00      	cmp	r3, #0
 80008f2:	d001      	beq.n	80008f8 <MX_TIM1_Init+0x6c>
  {
    Error_Handler();
 80008f4:	f7ff fe02 	bl	80004fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80008f8:	2300      	movs	r3, #0
 80008fa:	64fb      	str	r3, [r7, #76]	@ 0x4c
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 80008fc:	2300      	movs	r3, #0
 80008fe:	653b      	str	r3, [r7, #80]	@ 0x50
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000900:	2300      	movs	r3, #0
 8000902:	657b      	str	r3, [r7, #84]	@ 0x54
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8000904:	f107 034c 	add.w	r3, r7, #76	@ 0x4c
 8000908:	4619      	mov	r1, r3
 800090a:	4825      	ldr	r0, [pc, #148]	@ (80009a0 <MX_TIM1_Init+0x114>)
 800090c:	f004 fcec 	bl	80052e8 <HAL_TIMEx_MasterConfigSynchronization>
 8000910:	4603      	mov	r3, r0
 8000912:	2b00      	cmp	r3, #0
 8000914:	d001      	beq.n	800091a <MX_TIM1_Init+0x8e>
  {
    Error_Handler();
 8000916:	f7ff fdf1 	bl	80004fc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800091a:	2360      	movs	r3, #96	@ 0x60
 800091c:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.Pulse = 0;
 800091e:	2300      	movs	r3, #0
 8000920:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000922:	2300      	movs	r3, #0
 8000924:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8000926:	2300      	movs	r3, #0
 8000928:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 800092a:	2300      	movs	r3, #0
 800092c:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 800092e:	2300      	movs	r3, #0
 8000930:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8000932:	2300      	movs	r3, #0
 8000934:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000936:	f107 0330 	add.w	r3, r7, #48	@ 0x30
 800093a:	2200      	movs	r2, #0
 800093c:	4619      	mov	r1, r3
 800093e:	4818      	ldr	r0, [pc, #96]	@ (80009a0 <MX_TIM1_Init+0x114>)
 8000940:	f004 f80e 	bl	8004960 <HAL_TIM_PWM_ConfigChannel>
 8000944:	4603      	mov	r3, r0
 8000946:	2b00      	cmp	r3, #0
 8000948:	d001      	beq.n	800094e <MX_TIM1_Init+0xc2>
  {
    Error_Handler();
 800094a:	f7ff fdd7 	bl	80004fc <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 800094e:	2300      	movs	r3, #0
 8000950:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8000952:	2300      	movs	r3, #0
 8000954:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8000956:	2300      	movs	r3, #0
 8000958:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 800095a:	2300      	movs	r3, #0
 800095c:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 800095e:	2300      	movs	r3, #0
 8000960:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8000962:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000966:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8000968:	2300      	movs	r3, #0
 800096a:	61fb      	str	r3, [r7, #28]
  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 800096c:	2300      	movs	r3, #0
 800096e:	623b      	str	r3, [r7, #32]
  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8000970:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8000974:	627b      	str	r3, [r7, #36]	@ 0x24
  sBreakDeadTimeConfig.Break2Filter = 0;
 8000976:	2300      	movs	r3, #0
 8000978:	62bb      	str	r3, [r7, #40]	@ 0x28
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 800097a:	2300      	movs	r3, #0
 800097c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 800097e:	1d3b      	adds	r3, r7, #4
 8000980:	4619      	mov	r1, r3
 8000982:	4807      	ldr	r0, [pc, #28]	@ (80009a0 <MX_TIM1_Init+0x114>)
 8000984:	f004 fd3c 	bl	8005400 <HAL_TIMEx_ConfigBreakDeadTime>
 8000988:	4603      	mov	r3, r0
 800098a:	2b00      	cmp	r3, #0
 800098c:	d001      	beq.n	8000992 <MX_TIM1_Init+0x106>
  {
    Error_Handler();
 800098e:	f7ff fdb5 	bl	80004fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8000992:	4803      	ldr	r0, [pc, #12]	@ (80009a0 <MX_TIM1_Init+0x114>)
 8000994:	f000 f904 	bl	8000ba0 <HAL_TIM_MspPostInit>

}
 8000998:	bf00      	nop
 800099a:	3758      	adds	r7, #88	@ 0x58
 800099c:	46bd      	mov	sp, r7
 800099e:	bd80      	pop	{r7, pc}
 80009a0:	2000025c 	.word	0x2000025c
 80009a4:	40012c00 	.word	0x40012c00

080009a8 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	b08a      	sub	sp, #40	@ 0x28
 80009ac:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80009ae:	f107 031c 	add.w	r3, r7, #28
 80009b2:	2200      	movs	r2, #0
 80009b4:	601a      	str	r2, [r3, #0]
 80009b6:	605a      	str	r2, [r3, #4]
 80009b8:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80009ba:	463b      	mov	r3, r7
 80009bc:	2200      	movs	r2, #0
 80009be:	601a      	str	r2, [r3, #0]
 80009c0:	605a      	str	r2, [r3, #4]
 80009c2:	609a      	str	r2, [r3, #8]
 80009c4:	60da      	str	r2, [r3, #12]
 80009c6:	611a      	str	r2, [r3, #16]
 80009c8:	615a      	str	r2, [r3, #20]
 80009ca:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80009cc:	4b21      	ldr	r3, [pc, #132]	@ (8000a54 <MX_TIM3_Init+0xac>)
 80009ce:	4a22      	ldr	r2, [pc, #136]	@ (8000a58 <MX_TIM3_Init+0xb0>)
 80009d0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 71;
 80009d2:	4b20      	ldr	r3, [pc, #128]	@ (8000a54 <MX_TIM3_Init+0xac>)
 80009d4:	2247      	movs	r2, #71	@ 0x47
 80009d6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80009d8:	4b1e      	ldr	r3, [pc, #120]	@ (8000a54 <MX_TIM3_Init+0xac>)
 80009da:	2200      	movs	r2, #0
 80009dc:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 99;
 80009de:	4b1d      	ldr	r3, [pc, #116]	@ (8000a54 <MX_TIM3_Init+0xac>)
 80009e0:	2263      	movs	r2, #99	@ 0x63
 80009e2:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80009e4:	4b1b      	ldr	r3, [pc, #108]	@ (8000a54 <MX_TIM3_Init+0xac>)
 80009e6:	2200      	movs	r2, #0
 80009e8:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80009ea:	4b1a      	ldr	r3, [pc, #104]	@ (8000a54 <MX_TIM3_Init+0xac>)
 80009ec:	2200      	movs	r2, #0
 80009ee:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 80009f0:	4818      	ldr	r0, [pc, #96]	@ (8000a54 <MX_TIM3_Init+0xac>)
 80009f2:	f003 ff5e 	bl	80048b2 <HAL_TIM_PWM_Init>
 80009f6:	4603      	mov	r3, r0
 80009f8:	2b00      	cmp	r3, #0
 80009fa:	d001      	beq.n	8000a00 <MX_TIM3_Init+0x58>
  {
    Error_Handler();
 80009fc:	f7ff fd7e 	bl	80004fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000a00:	2300      	movs	r3, #0
 8000a02:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000a04:	2300      	movs	r3, #0
 8000a06:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8000a08:	f107 031c 	add.w	r3, r7, #28
 8000a0c:	4619      	mov	r1, r3
 8000a0e:	4811      	ldr	r0, [pc, #68]	@ (8000a54 <MX_TIM3_Init+0xac>)
 8000a10:	f004 fc6a 	bl	80052e8 <HAL_TIMEx_MasterConfigSynchronization>
 8000a14:	4603      	mov	r3, r0
 8000a16:	2b00      	cmp	r3, #0
 8000a18:	d001      	beq.n	8000a1e <MX_TIM3_Init+0x76>
  {
    Error_Handler();
 8000a1a:	f7ff fd6f 	bl	80004fc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000a1e:	2360      	movs	r3, #96	@ 0x60
 8000a20:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000a22:	2300      	movs	r3, #0
 8000a24:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000a26:	2300      	movs	r3, #0
 8000a28:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000a2a:	2300      	movs	r3, #0
 8000a2c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000a2e:	463b      	mov	r3, r7
 8000a30:	2200      	movs	r2, #0
 8000a32:	4619      	mov	r1, r3
 8000a34:	4807      	ldr	r0, [pc, #28]	@ (8000a54 <MX_TIM3_Init+0xac>)
 8000a36:	f003 ff93 	bl	8004960 <HAL_TIM_PWM_ConfigChannel>
 8000a3a:	4603      	mov	r3, r0
 8000a3c:	2b00      	cmp	r3, #0
 8000a3e:	d001      	beq.n	8000a44 <MX_TIM3_Init+0x9c>
  {
    Error_Handler();
 8000a40:	f7ff fd5c 	bl	80004fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8000a44:	4803      	ldr	r0, [pc, #12]	@ (8000a54 <MX_TIM3_Init+0xac>)
 8000a46:	f000 f8ab 	bl	8000ba0 <HAL_TIM_MspPostInit>

}
 8000a4a:	bf00      	nop
 8000a4c:	3728      	adds	r7, #40	@ 0x28
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	bd80      	pop	{r7, pc}
 8000a52:	bf00      	nop
 8000a54:	200002a8 	.word	0x200002a8
 8000a58:	40000400 	.word	0x40000400

08000a5c <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	b08a      	sub	sp, #40	@ 0x28
 8000a60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000a62:	f107 031c 	add.w	r3, r7, #28
 8000a66:	2200      	movs	r2, #0
 8000a68:	601a      	str	r2, [r3, #0]
 8000a6a:	605a      	str	r2, [r3, #4]
 8000a6c:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000a6e:	463b      	mov	r3, r7
 8000a70:	2200      	movs	r2, #0
 8000a72:	601a      	str	r2, [r3, #0]
 8000a74:	605a      	str	r2, [r3, #4]
 8000a76:	609a      	str	r2, [r3, #8]
 8000a78:	60da      	str	r2, [r3, #12]
 8000a7a:	611a      	str	r2, [r3, #16]
 8000a7c:	615a      	str	r2, [r3, #20]
 8000a7e:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000a80:	4b21      	ldr	r3, [pc, #132]	@ (8000b08 <MX_TIM4_Init+0xac>)
 8000a82:	4a22      	ldr	r2, [pc, #136]	@ (8000b0c <MX_TIM4_Init+0xb0>)
 8000a84:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 71;
 8000a86:	4b20      	ldr	r3, [pc, #128]	@ (8000b08 <MX_TIM4_Init+0xac>)
 8000a88:	2247      	movs	r2, #71	@ 0x47
 8000a8a:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000a8c:	4b1e      	ldr	r3, [pc, #120]	@ (8000b08 <MX_TIM4_Init+0xac>)
 8000a8e:	2200      	movs	r2, #0
 8000a90:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 999;
 8000a92:	4b1d      	ldr	r3, [pc, #116]	@ (8000b08 <MX_TIM4_Init+0xac>)
 8000a94:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8000a98:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000a9a:	4b1b      	ldr	r3, [pc, #108]	@ (8000b08 <MX_TIM4_Init+0xac>)
 8000a9c:	2200      	movs	r2, #0
 8000a9e:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000aa0:	4b19      	ldr	r3, [pc, #100]	@ (8000b08 <MX_TIM4_Init+0xac>)
 8000aa2:	2200      	movs	r2, #0
 8000aa4:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8000aa6:	4818      	ldr	r0, [pc, #96]	@ (8000b08 <MX_TIM4_Init+0xac>)
 8000aa8:	f003 ff03 	bl	80048b2 <HAL_TIM_PWM_Init>
 8000aac:	4603      	mov	r3, r0
 8000aae:	2b00      	cmp	r3, #0
 8000ab0:	d001      	beq.n	8000ab6 <MX_TIM4_Init+0x5a>
  {
    Error_Handler();
 8000ab2:	f7ff fd23 	bl	80004fc <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ab6:	2300      	movs	r3, #0
 8000ab8:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000aba:	2300      	movs	r3, #0
 8000abc:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000abe:	f107 031c 	add.w	r3, r7, #28
 8000ac2:	4619      	mov	r1, r3
 8000ac4:	4810      	ldr	r0, [pc, #64]	@ (8000b08 <MX_TIM4_Init+0xac>)
 8000ac6:	f004 fc0f 	bl	80052e8 <HAL_TIMEx_MasterConfigSynchronization>
 8000aca:	4603      	mov	r3, r0
 8000acc:	2b00      	cmp	r3, #0
 8000ace:	d001      	beq.n	8000ad4 <MX_TIM4_Init+0x78>
  {
    Error_Handler();
 8000ad0:	f7ff fd14 	bl	80004fc <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000ad4:	2360      	movs	r3, #96	@ 0x60
 8000ad6:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000ad8:	2300      	movs	r3, #0
 8000ada:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000adc:	2300      	movs	r3, #0
 8000ade:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000ae0:	2300      	movs	r3, #0
 8000ae2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000ae4:	463b      	mov	r3, r7
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	4619      	mov	r1, r3
 8000aea:	4807      	ldr	r0, [pc, #28]	@ (8000b08 <MX_TIM4_Init+0xac>)
 8000aec:	f003 ff38 	bl	8004960 <HAL_TIM_PWM_ConfigChannel>
 8000af0:	4603      	mov	r3, r0
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	d001      	beq.n	8000afa <MX_TIM4_Init+0x9e>
  {
    Error_Handler();
 8000af6:	f7ff fd01 	bl	80004fc <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8000afa:	4803      	ldr	r0, [pc, #12]	@ (8000b08 <MX_TIM4_Init+0xac>)
 8000afc:	f000 f850 	bl	8000ba0 <HAL_TIM_MspPostInit>

}
 8000b00:	bf00      	nop
 8000b02:	3728      	adds	r7, #40	@ 0x28
 8000b04:	46bd      	mov	sp, r7
 8000b06:	bd80      	pop	{r7, pc}
 8000b08:	200002f4 	.word	0x200002f4
 8000b0c:	40000800 	.word	0x40000800

08000b10 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8000b10:	b480      	push	{r7}
 8000b12:	b087      	sub	sp, #28
 8000b14:	af00      	add	r7, sp, #0
 8000b16:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM1)
 8000b18:	687b      	ldr	r3, [r7, #4]
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	4a1c      	ldr	r2, [pc, #112]	@ (8000b90 <HAL_TIM_PWM_MspInit+0x80>)
 8000b1e:	4293      	cmp	r3, r2
 8000b20:	d10c      	bne.n	8000b3c <HAL_TIM_PWM_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8000b22:	4b1c      	ldr	r3, [pc, #112]	@ (8000b94 <HAL_TIM_PWM_MspInit+0x84>)
 8000b24:	699b      	ldr	r3, [r3, #24]
 8000b26:	4a1b      	ldr	r2, [pc, #108]	@ (8000b94 <HAL_TIM_PWM_MspInit+0x84>)
 8000b28:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000b2c:	6193      	str	r3, [r2, #24]
 8000b2e:	4b19      	ldr	r3, [pc, #100]	@ (8000b94 <HAL_TIM_PWM_MspInit+0x84>)
 8000b30:	699b      	ldr	r3, [r3, #24]
 8000b32:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8000b36:	617b      	str	r3, [r7, #20]
 8000b38:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_TIM4_CLK_ENABLE();
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8000b3a:	e022      	b.n	8000b82 <HAL_TIM_PWM_MspInit+0x72>
  else if(tim_pwmHandle->Instance==TIM3)
 8000b3c:	687b      	ldr	r3, [r7, #4]
 8000b3e:	681b      	ldr	r3, [r3, #0]
 8000b40:	4a15      	ldr	r2, [pc, #84]	@ (8000b98 <HAL_TIM_PWM_MspInit+0x88>)
 8000b42:	4293      	cmp	r3, r2
 8000b44:	d10c      	bne.n	8000b60 <HAL_TIM_PWM_MspInit+0x50>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8000b46:	4b13      	ldr	r3, [pc, #76]	@ (8000b94 <HAL_TIM_PWM_MspInit+0x84>)
 8000b48:	69db      	ldr	r3, [r3, #28]
 8000b4a:	4a12      	ldr	r2, [pc, #72]	@ (8000b94 <HAL_TIM_PWM_MspInit+0x84>)
 8000b4c:	f043 0302 	orr.w	r3, r3, #2
 8000b50:	61d3      	str	r3, [r2, #28]
 8000b52:	4b10      	ldr	r3, [pc, #64]	@ (8000b94 <HAL_TIM_PWM_MspInit+0x84>)
 8000b54:	69db      	ldr	r3, [r3, #28]
 8000b56:	f003 0302 	and.w	r3, r3, #2
 8000b5a:	613b      	str	r3, [r7, #16]
 8000b5c:	693b      	ldr	r3, [r7, #16]
}
 8000b5e:	e010      	b.n	8000b82 <HAL_TIM_PWM_MspInit+0x72>
  else if(tim_pwmHandle->Instance==TIM4)
 8000b60:	687b      	ldr	r3, [r7, #4]
 8000b62:	681b      	ldr	r3, [r3, #0]
 8000b64:	4a0d      	ldr	r2, [pc, #52]	@ (8000b9c <HAL_TIM_PWM_MspInit+0x8c>)
 8000b66:	4293      	cmp	r3, r2
 8000b68:	d10b      	bne.n	8000b82 <HAL_TIM_PWM_MspInit+0x72>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8000b6a:	4b0a      	ldr	r3, [pc, #40]	@ (8000b94 <HAL_TIM_PWM_MspInit+0x84>)
 8000b6c:	69db      	ldr	r3, [r3, #28]
 8000b6e:	4a09      	ldr	r2, [pc, #36]	@ (8000b94 <HAL_TIM_PWM_MspInit+0x84>)
 8000b70:	f043 0304 	orr.w	r3, r3, #4
 8000b74:	61d3      	str	r3, [r2, #28]
 8000b76:	4b07      	ldr	r3, [pc, #28]	@ (8000b94 <HAL_TIM_PWM_MspInit+0x84>)
 8000b78:	69db      	ldr	r3, [r3, #28]
 8000b7a:	f003 0304 	and.w	r3, r3, #4
 8000b7e:	60fb      	str	r3, [r7, #12]
 8000b80:	68fb      	ldr	r3, [r7, #12]
}
 8000b82:	bf00      	nop
 8000b84:	371c      	adds	r7, #28
 8000b86:	46bd      	mov	sp, r7
 8000b88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b8c:	4770      	bx	lr
 8000b8e:	bf00      	nop
 8000b90:	40012c00 	.word	0x40012c00
 8000b94:	40021000 	.word	0x40021000
 8000b98:	40000400 	.word	0x40000400
 8000b9c:	40000800 	.word	0x40000800

08000ba0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	b08a      	sub	sp, #40	@ 0x28
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000ba8:	f107 0314 	add.w	r3, r7, #20
 8000bac:	2200      	movs	r2, #0
 8000bae:	601a      	str	r2, [r3, #0]
 8000bb0:	605a      	str	r2, [r3, #4]
 8000bb2:	609a      	str	r2, [r3, #8]
 8000bb4:	60da      	str	r2, [r3, #12]
 8000bb6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	4a33      	ldr	r2, [pc, #204]	@ (8000c8c <HAL_TIM_MspPostInit+0xec>)
 8000bbe:	4293      	cmp	r3, r2
 8000bc0:	d11c      	bne.n	8000bfc <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8000bc2:	4b33      	ldr	r3, [pc, #204]	@ (8000c90 <HAL_TIM_MspPostInit+0xf0>)
 8000bc4:	695b      	ldr	r3, [r3, #20]
 8000bc6:	4a32      	ldr	r2, [pc, #200]	@ (8000c90 <HAL_TIM_MspPostInit+0xf0>)
 8000bc8:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8000bcc:	6153      	str	r3, [r2, #20]
 8000bce:	4b30      	ldr	r3, [pc, #192]	@ (8000c90 <HAL_TIM_MspPostInit+0xf0>)
 8000bd0:	695b      	ldr	r3, [r3, #20]
 8000bd2:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8000bd6:	613b      	str	r3, [r7, #16]
 8000bd8:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PC0     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = MOTOR1_PWM_Pin;
 8000bda:	2301      	movs	r3, #1
 8000bdc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000bde:	2302      	movs	r3, #2
 8000be0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000be2:	2300      	movs	r3, #0
 8000be4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000be6:	2300      	movs	r3, #0
 8000be8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8000bea:	2302      	movs	r3, #2
 8000bec:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(MOTOR1_PWM_GPIO_Port, &GPIO_InitStruct);
 8000bee:	f107 0314 	add.w	r3, r7, #20
 8000bf2:	4619      	mov	r1, r3
 8000bf4:	4827      	ldr	r0, [pc, #156]	@ (8000c94 <HAL_TIM_MspPostInit+0xf4>)
 8000bf6:	f000 faed 	bl	80011d4 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8000bfa:	e043      	b.n	8000c84 <HAL_TIM_MspPostInit+0xe4>
  else if(timHandle->Instance==TIM3)
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	4a25      	ldr	r2, [pc, #148]	@ (8000c98 <HAL_TIM_MspPostInit+0xf8>)
 8000c02:	4293      	cmp	r3, r2
 8000c04:	d11d      	bne.n	8000c42 <HAL_TIM_MspPostInit+0xa2>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000c06:	4b22      	ldr	r3, [pc, #136]	@ (8000c90 <HAL_TIM_MspPostInit+0xf0>)
 8000c08:	695b      	ldr	r3, [r3, #20]
 8000c0a:	4a21      	ldr	r2, [pc, #132]	@ (8000c90 <HAL_TIM_MspPostInit+0xf0>)
 8000c0c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000c10:	6153      	str	r3, [r2, #20]
 8000c12:	4b1f      	ldr	r3, [pc, #124]	@ (8000c90 <HAL_TIM_MspPostInit+0xf0>)
 8000c14:	695b      	ldr	r3, [r3, #20]
 8000c16:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000c1a:	60fb      	str	r3, [r7, #12]
 8000c1c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = MOTOR2_PWM_Pin;
 8000c1e:	2340      	movs	r3, #64	@ 0x40
 8000c20:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c22:	2302      	movs	r3, #2
 8000c24:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c26:	2300      	movs	r3, #0
 8000c28:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8000c2e:	2302      	movs	r3, #2
 8000c30:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(MOTOR2_PWM_GPIO_Port, &GPIO_InitStruct);
 8000c32:	f107 0314 	add.w	r3, r7, #20
 8000c36:	4619      	mov	r1, r3
 8000c38:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000c3c:	f000 faca 	bl	80011d4 <HAL_GPIO_Init>
}
 8000c40:	e020      	b.n	8000c84 <HAL_TIM_MspPostInit+0xe4>
  else if(timHandle->Instance==TIM4)
 8000c42:	687b      	ldr	r3, [r7, #4]
 8000c44:	681b      	ldr	r3, [r3, #0]
 8000c46:	4a15      	ldr	r2, [pc, #84]	@ (8000c9c <HAL_TIM_MspPostInit+0xfc>)
 8000c48:	4293      	cmp	r3, r2
 8000c4a:	d11b      	bne.n	8000c84 <HAL_TIM_MspPostInit+0xe4>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000c4c:	4b10      	ldr	r3, [pc, #64]	@ (8000c90 <HAL_TIM_MspPostInit+0xf0>)
 8000c4e:	695b      	ldr	r3, [r3, #20]
 8000c50:	4a0f      	ldr	r2, [pc, #60]	@ (8000c90 <HAL_TIM_MspPostInit+0xf0>)
 8000c52:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8000c56:	6153      	str	r3, [r2, #20]
 8000c58:	4b0d      	ldr	r3, [pc, #52]	@ (8000c90 <HAL_TIM_MspPostInit+0xf0>)
 8000c5a:	695b      	ldr	r3, [r3, #20]
 8000c5c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8000c60:	60bb      	str	r3, [r7, #8]
 8000c62:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = MOTOR3_PWM_Pin;
 8000c64:	2340      	movs	r3, #64	@ 0x40
 8000c66:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000c68:	2302      	movs	r3, #2
 8000c6a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000c70:	2300      	movs	r3, #0
 8000c72:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8000c74:	2302      	movs	r3, #2
 8000c76:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(MOTOR3_PWM_GPIO_Port, &GPIO_InitStruct);
 8000c78:	f107 0314 	add.w	r3, r7, #20
 8000c7c:	4619      	mov	r1, r3
 8000c7e:	4808      	ldr	r0, [pc, #32]	@ (8000ca0 <HAL_TIM_MspPostInit+0x100>)
 8000c80:	f000 faa8 	bl	80011d4 <HAL_GPIO_Init>
}
 8000c84:	bf00      	nop
 8000c86:	3728      	adds	r7, #40	@ 0x28
 8000c88:	46bd      	mov	sp, r7
 8000c8a:	bd80      	pop	{r7, pc}
 8000c8c:	40012c00 	.word	0x40012c00
 8000c90:	40021000 	.word	0x40021000
 8000c94:	48000800 	.word	0x48000800
 8000c98:	40000400 	.word	0x40000400
 8000c9c:	40000800 	.word	0x40000800
 8000ca0:	48000400 	.word	0x48000400

08000ca4 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000ca8:	4b14      	ldr	r3, [pc, #80]	@ (8000cfc <MX_USART2_UART_Init+0x58>)
 8000caa:	4a15      	ldr	r2, [pc, #84]	@ (8000d00 <MX_USART2_UART_Init+0x5c>)
 8000cac:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 9600;
 8000cae:	4b13      	ldr	r3, [pc, #76]	@ (8000cfc <MX_USART2_UART_Init+0x58>)
 8000cb0:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8000cb4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000cb6:	4b11      	ldr	r3, [pc, #68]	@ (8000cfc <MX_USART2_UART_Init+0x58>)
 8000cb8:	2200      	movs	r2, #0
 8000cba:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000cbc:	4b0f      	ldr	r3, [pc, #60]	@ (8000cfc <MX_USART2_UART_Init+0x58>)
 8000cbe:	2200      	movs	r2, #0
 8000cc0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000cc2:	4b0e      	ldr	r3, [pc, #56]	@ (8000cfc <MX_USART2_UART_Init+0x58>)
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000cc8:	4b0c      	ldr	r3, [pc, #48]	@ (8000cfc <MX_USART2_UART_Init+0x58>)
 8000cca:	220c      	movs	r2, #12
 8000ccc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000cce:	4b0b      	ldr	r3, [pc, #44]	@ (8000cfc <MX_USART2_UART_Init+0x58>)
 8000cd0:	2200      	movs	r2, #0
 8000cd2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000cd4:	4b09      	ldr	r3, [pc, #36]	@ (8000cfc <MX_USART2_UART_Init+0x58>)
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000cda:	4b08      	ldr	r3, [pc, #32]	@ (8000cfc <MX_USART2_UART_Init+0x58>)
 8000cdc:	2200      	movs	r2, #0
 8000cde:	621a      	str	r2, [r3, #32]
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000ce0:	4b06      	ldr	r3, [pc, #24]	@ (8000cfc <MX_USART2_UART_Init+0x58>)
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	625a      	str	r2, [r3, #36]	@ 0x24
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000ce6:	4805      	ldr	r0, [pc, #20]	@ (8000cfc <MX_USART2_UART_Init+0x58>)
 8000ce8:	f004 fc10 	bl	800550c <HAL_UART_Init>
 8000cec:	4603      	mov	r3, r0
 8000cee:	2b00      	cmp	r3, #0
 8000cf0:	d001      	beq.n	8000cf6 <MX_USART2_UART_Init+0x52>
  {
    Error_Handler();
 8000cf2:	f7ff fc03 	bl	80004fc <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000cf6:	bf00      	nop
 8000cf8:	bd80      	pop	{r7, pc}
 8000cfa:	bf00      	nop
 8000cfc:	20000340 	.word	0x20000340
 8000d00:	40004400 	.word	0x40004400

08000d04 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000d04:	b580      	push	{r7, lr}
 8000d06:	b08a      	sub	sp, #40	@ 0x28
 8000d08:	af00      	add	r7, sp, #0
 8000d0a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000d0c:	f107 0314 	add.w	r3, r7, #20
 8000d10:	2200      	movs	r2, #0
 8000d12:	601a      	str	r2, [r3, #0]
 8000d14:	605a      	str	r2, [r3, #4]
 8000d16:	609a      	str	r2, [r3, #8]
 8000d18:	60da      	str	r2, [r3, #12]
 8000d1a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8000d1c:	687b      	ldr	r3, [r7, #4]
 8000d1e:	681b      	ldr	r3, [r3, #0]
 8000d20:	4a1b      	ldr	r2, [pc, #108]	@ (8000d90 <HAL_UART_MspInit+0x8c>)
 8000d22:	4293      	cmp	r3, r2
 8000d24:	d130      	bne.n	8000d88 <HAL_UART_MspInit+0x84>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8000d26:	4b1b      	ldr	r3, [pc, #108]	@ (8000d94 <HAL_UART_MspInit+0x90>)
 8000d28:	69db      	ldr	r3, [r3, #28]
 8000d2a:	4a1a      	ldr	r2, [pc, #104]	@ (8000d94 <HAL_UART_MspInit+0x90>)
 8000d2c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000d30:	61d3      	str	r3, [r2, #28]
 8000d32:	4b18      	ldr	r3, [pc, #96]	@ (8000d94 <HAL_UART_MspInit+0x90>)
 8000d34:	69db      	ldr	r3, [r3, #28]
 8000d36:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000d3a:	613b      	str	r3, [r7, #16]
 8000d3c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d3e:	4b15      	ldr	r3, [pc, #84]	@ (8000d94 <HAL_UART_MspInit+0x90>)
 8000d40:	695b      	ldr	r3, [r3, #20]
 8000d42:	4a14      	ldr	r2, [pc, #80]	@ (8000d94 <HAL_UART_MspInit+0x90>)
 8000d44:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000d48:	6153      	str	r3, [r2, #20]
 8000d4a:	4b12      	ldr	r3, [pc, #72]	@ (8000d94 <HAL_UART_MspInit+0x90>)
 8000d4c:	695b      	ldr	r3, [r3, #20]
 8000d4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8000d52:	60fb      	str	r3, [r7, #12]
 8000d54:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8000d56:	230c      	movs	r3, #12
 8000d58:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d5a:	2302      	movs	r3, #2
 8000d5c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d5e:	2300      	movs	r3, #0
 8000d60:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000d62:	2303      	movs	r3, #3
 8000d64:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000d66:	2307      	movs	r3, #7
 8000d68:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d6a:	f107 0314 	add.w	r3, r7, #20
 8000d6e:	4619      	mov	r1, r3
 8000d70:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000d74:	f000 fa2e 	bl	80011d4 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8000d78:	2200      	movs	r2, #0
 8000d7a:	2100      	movs	r1, #0
 8000d7c:	2026      	movs	r0, #38	@ 0x26
 8000d7e:	f000 f976 	bl	800106e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8000d82:	2026      	movs	r0, #38	@ 0x26
 8000d84:	f000 f98f 	bl	80010a6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000d88:	bf00      	nop
 8000d8a:	3728      	adds	r7, #40	@ 0x28
 8000d8c:	46bd      	mov	sp, r7
 8000d8e:	bd80      	pop	{r7, pc}
 8000d90:	40004400 	.word	0x40004400
 8000d94:	40021000 	.word	0x40021000

08000d98 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000d98:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8000dd0 <LoopForever+0x2>
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8000d9c:	f7ff fd64 	bl	8000868 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000da0:	480c      	ldr	r0, [pc, #48]	@ (8000dd4 <LoopForever+0x6>)
  ldr r1, =_edata
 8000da2:	490d      	ldr	r1, [pc, #52]	@ (8000dd8 <LoopForever+0xa>)
  ldr r2, =_sidata
 8000da4:	4a0d      	ldr	r2, [pc, #52]	@ (8000ddc <LoopForever+0xe>)
  movs r3, #0
 8000da6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000da8:	e002      	b.n	8000db0 <LoopCopyDataInit>

08000daa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000daa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000dac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000dae:	3304      	adds	r3, #4

08000db0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000db0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000db2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000db4:	d3f9      	bcc.n	8000daa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000db6:	4a0a      	ldr	r2, [pc, #40]	@ (8000de0 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000db8:	4c0a      	ldr	r4, [pc, #40]	@ (8000de4 <LoopForever+0x16>)
  movs r3, #0
 8000dba:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000dbc:	e001      	b.n	8000dc2 <LoopFillZerobss>

08000dbe <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000dbe:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000dc0:	3204      	adds	r2, #4

08000dc2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000dc2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000dc4:	d3fb      	bcc.n	8000dbe <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000dc6:	f00a f887 	bl	800aed8 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000dca:	f7ff faeb 	bl	80003a4 <main>

08000dce <LoopForever>:

LoopForever:
    b LoopForever
 8000dce:	e7fe      	b.n	8000dce <LoopForever>
  ldr   sp, =_estack    /* Atollic update: set stack pointer */
 8000dd0:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 8000dd4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000dd8:	200001d8 	.word	0x200001d8
  ldr r2, =_sidata
 8000ddc:	0800c070 	.word	0x0800c070
  ldr r2, =_sbss
 8000de0:	200001d8 	.word	0x200001d8
  ldr r4, =_ebss
 8000de4:	200016d4 	.word	0x200016d4

08000de8 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000de8:	e7fe      	b.n	8000de8 <ADC1_2_IRQHandler>
	...

08000dec <HAL_Init>:
  *         In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000df0:	4b08      	ldr	r3, [pc, #32]	@ (8000e14 <HAL_Init+0x28>)
 8000df2:	681b      	ldr	r3, [r3, #0]
 8000df4:	4a07      	ldr	r2, [pc, #28]	@ (8000e14 <HAL_Init+0x28>)
 8000df6:	f043 0310 	orr.w	r3, r3, #16
 8000dfa:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000dfc:	2003      	movs	r0, #3
 8000dfe:	f000 f92b 	bl	8001058 <HAL_NVIC_SetPriorityGrouping>

  /* Enable systick and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000e02:	200f      	movs	r0, #15
 8000e04:	f000 f808 	bl	8000e18 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000e08:	f7ff fc00 	bl	800060c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000e0c:	2300      	movs	r3, #0
}
 8000e0e:	4618      	mov	r0, r3
 8000e10:	bd80      	pop	{r7, pc}
 8000e12:	bf00      	nop
 8000e14:	40022000 	.word	0x40022000

08000e18 <HAL_InitTick>:
  *         implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e18:	b580      	push	{r7, lr}
 8000e1a:	b082      	sub	sp, #8
 8000e1c:	af00      	add	r7, sp, #0
 8000e1e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e20:	4b12      	ldr	r3, [pc, #72]	@ (8000e6c <HAL_InitTick+0x54>)
 8000e22:	681a      	ldr	r2, [r3, #0]
 8000e24:	4b12      	ldr	r3, [pc, #72]	@ (8000e70 <HAL_InitTick+0x58>)
 8000e26:	781b      	ldrb	r3, [r3, #0]
 8000e28:	4619      	mov	r1, r3
 8000e2a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e2e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e32:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e36:	4618      	mov	r0, r3
 8000e38:	f000 f943 	bl	80010c2 <HAL_SYSTICK_Config>
 8000e3c:	4603      	mov	r3, r0
 8000e3e:	2b00      	cmp	r3, #0
 8000e40:	d001      	beq.n	8000e46 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000e42:	2301      	movs	r3, #1
 8000e44:	e00e      	b.n	8000e64 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e46:	687b      	ldr	r3, [r7, #4]
 8000e48:	2b0f      	cmp	r3, #15
 8000e4a:	d80a      	bhi.n	8000e62 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	6879      	ldr	r1, [r7, #4]
 8000e50:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8000e54:	f000 f90b 	bl	800106e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e58:	4a06      	ldr	r2, [pc, #24]	@ (8000e74 <HAL_InitTick+0x5c>)
 8000e5a:	687b      	ldr	r3, [r7, #4]
 8000e5c:	6013      	str	r3, [r2, #0]
  else
  {
    return HAL_ERROR;
  }
   /* Return function status */
  return HAL_OK;
 8000e5e:	2300      	movs	r3, #0
 8000e60:	e000      	b.n	8000e64 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000e62:	2301      	movs	r3, #1
}
 8000e64:	4618      	mov	r0, r3
 8000e66:	3708      	adds	r7, #8
 8000e68:	46bd      	mov	sp, r7
 8000e6a:	bd80      	pop	{r7, pc}
 8000e6c:	20000000 	.word	0x20000000
 8000e70:	20000008 	.word	0x20000008
 8000e74:	20000004 	.word	0x20000004

08000e78 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *         implementations  in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e78:	b480      	push	{r7}
 8000e7a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e7c:	4b06      	ldr	r3, [pc, #24]	@ (8000e98 <HAL_IncTick+0x20>)
 8000e7e:	781b      	ldrb	r3, [r3, #0]
 8000e80:	461a      	mov	r2, r3
 8000e82:	4b06      	ldr	r3, [pc, #24]	@ (8000e9c <HAL_IncTick+0x24>)
 8000e84:	681b      	ldr	r3, [r3, #0]
 8000e86:	4413      	add	r3, r2
 8000e88:	4a04      	ldr	r2, [pc, #16]	@ (8000e9c <HAL_IncTick+0x24>)
 8000e8a:	6013      	str	r3, [r2, #0]
}
 8000e8c:	bf00      	nop
 8000e8e:	46bd      	mov	sp, r7
 8000e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e94:	4770      	bx	lr
 8000e96:	bf00      	nop
 8000e98:	20000008 	.word	0x20000008
 8000e9c:	200003c8 	.word	0x200003c8

08000ea0 <HAL_GetTick>:
  * @note   The function is declared as __Weak  to be overwritten  in case of other 
  *         implementations  in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ea0:	b480      	push	{r7}
 8000ea2:	af00      	add	r7, sp, #0
  return uwTick;  
 8000ea4:	4b03      	ldr	r3, [pc, #12]	@ (8000eb4 <HAL_GetTick+0x14>)
 8000ea6:	681b      	ldr	r3, [r3, #0]
}
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	46bd      	mov	sp, r7
 8000eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eb0:	4770      	bx	lr
 8000eb2:	bf00      	nop
 8000eb4:	200003c8 	.word	0x200003c8

08000eb8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000eb8:	b480      	push	{r7}
 8000eba:	b085      	sub	sp, #20
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	f003 0307 	and.w	r3, r3, #7
 8000ec6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ec8:	4b0c      	ldr	r3, [pc, #48]	@ (8000efc <__NVIC_SetPriorityGrouping+0x44>)
 8000eca:	68db      	ldr	r3, [r3, #12]
 8000ecc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ece:	68ba      	ldr	r2, [r7, #8]
 8000ed0:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000ed4:	4013      	ands	r3, r2
 8000ed6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ed8:	68fb      	ldr	r3, [r7, #12]
 8000eda:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000edc:	68bb      	ldr	r3, [r7, #8]
 8000ede:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ee0:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000ee4:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ee8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000eea:	4a04      	ldr	r2, [pc, #16]	@ (8000efc <__NVIC_SetPriorityGrouping+0x44>)
 8000eec:	68bb      	ldr	r3, [r7, #8]
 8000eee:	60d3      	str	r3, [r2, #12]
}
 8000ef0:	bf00      	nop
 8000ef2:	3714      	adds	r7, #20
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efa:	4770      	bx	lr
 8000efc:	e000ed00 	.word	0xe000ed00

08000f00 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f00:	b480      	push	{r7}
 8000f02:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f04:	4b04      	ldr	r3, [pc, #16]	@ (8000f18 <__NVIC_GetPriorityGrouping+0x18>)
 8000f06:	68db      	ldr	r3, [r3, #12]
 8000f08:	0a1b      	lsrs	r3, r3, #8
 8000f0a:	f003 0307 	and.w	r3, r3, #7
}
 8000f0e:	4618      	mov	r0, r3
 8000f10:	46bd      	mov	sp, r7
 8000f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f16:	4770      	bx	lr
 8000f18:	e000ed00 	.word	0xe000ed00

08000f1c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f1c:	b480      	push	{r7}
 8000f1e:	b083      	sub	sp, #12
 8000f20:	af00      	add	r7, sp, #0
 8000f22:	4603      	mov	r3, r0
 8000f24:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f2a:	2b00      	cmp	r3, #0
 8000f2c:	db0b      	blt.n	8000f46 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f2e:	79fb      	ldrb	r3, [r7, #7]
 8000f30:	f003 021f 	and.w	r2, r3, #31
 8000f34:	4907      	ldr	r1, [pc, #28]	@ (8000f54 <__NVIC_EnableIRQ+0x38>)
 8000f36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f3a:	095b      	lsrs	r3, r3, #5
 8000f3c:	2001      	movs	r0, #1
 8000f3e:	fa00 f202 	lsl.w	r2, r0, r2
 8000f42:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000f46:	bf00      	nop
 8000f48:	370c      	adds	r7, #12
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f50:	4770      	bx	lr
 8000f52:	bf00      	nop
 8000f54:	e000e100 	.word	0xe000e100

08000f58 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f58:	b480      	push	{r7}
 8000f5a:	b083      	sub	sp, #12
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	4603      	mov	r3, r0
 8000f60:	6039      	str	r1, [r7, #0]
 8000f62:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f64:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f68:	2b00      	cmp	r3, #0
 8000f6a:	db0a      	blt.n	8000f82 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f6c:	683b      	ldr	r3, [r7, #0]
 8000f6e:	b2da      	uxtb	r2, r3
 8000f70:	490c      	ldr	r1, [pc, #48]	@ (8000fa4 <__NVIC_SetPriority+0x4c>)
 8000f72:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f76:	0112      	lsls	r2, r2, #4
 8000f78:	b2d2      	uxtb	r2, r2
 8000f7a:	440b      	add	r3, r1
 8000f7c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f80:	e00a      	b.n	8000f98 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f82:	683b      	ldr	r3, [r7, #0]
 8000f84:	b2da      	uxtb	r2, r3
 8000f86:	4908      	ldr	r1, [pc, #32]	@ (8000fa8 <__NVIC_SetPriority+0x50>)
 8000f88:	79fb      	ldrb	r3, [r7, #7]
 8000f8a:	f003 030f 	and.w	r3, r3, #15
 8000f8e:	3b04      	subs	r3, #4
 8000f90:	0112      	lsls	r2, r2, #4
 8000f92:	b2d2      	uxtb	r2, r2
 8000f94:	440b      	add	r3, r1
 8000f96:	761a      	strb	r2, [r3, #24]
}
 8000f98:	bf00      	nop
 8000f9a:	370c      	adds	r7, #12
 8000f9c:	46bd      	mov	sp, r7
 8000f9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa2:	4770      	bx	lr
 8000fa4:	e000e100 	.word	0xe000e100
 8000fa8:	e000ed00 	.word	0xe000ed00

08000fac <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fac:	b480      	push	{r7}
 8000fae:	b089      	sub	sp, #36	@ 0x24
 8000fb0:	af00      	add	r7, sp, #0
 8000fb2:	60f8      	str	r0, [r7, #12]
 8000fb4:	60b9      	str	r1, [r7, #8]
 8000fb6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000fb8:	68fb      	ldr	r3, [r7, #12]
 8000fba:	f003 0307 	and.w	r3, r3, #7
 8000fbe:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000fc0:	69fb      	ldr	r3, [r7, #28]
 8000fc2:	f1c3 0307 	rsb	r3, r3, #7
 8000fc6:	2b04      	cmp	r3, #4
 8000fc8:	bf28      	it	cs
 8000fca:	2304      	movcs	r3, #4
 8000fcc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000fce:	69fb      	ldr	r3, [r7, #28]
 8000fd0:	3304      	adds	r3, #4
 8000fd2:	2b06      	cmp	r3, #6
 8000fd4:	d902      	bls.n	8000fdc <NVIC_EncodePriority+0x30>
 8000fd6:	69fb      	ldr	r3, [r7, #28]
 8000fd8:	3b03      	subs	r3, #3
 8000fda:	e000      	b.n	8000fde <NVIC_EncodePriority+0x32>
 8000fdc:	2300      	movs	r3, #0
 8000fde:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fe0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8000fe4:	69bb      	ldr	r3, [r7, #24]
 8000fe6:	fa02 f303 	lsl.w	r3, r2, r3
 8000fea:	43da      	mvns	r2, r3
 8000fec:	68bb      	ldr	r3, [r7, #8]
 8000fee:	401a      	ands	r2, r3
 8000ff0:	697b      	ldr	r3, [r7, #20]
 8000ff2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ff4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8000ff8:	697b      	ldr	r3, [r7, #20]
 8000ffa:	fa01 f303 	lsl.w	r3, r1, r3
 8000ffe:	43d9      	mvns	r1, r3
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001004:	4313      	orrs	r3, r2
         );
}
 8001006:	4618      	mov	r0, r3
 8001008:	3724      	adds	r7, #36	@ 0x24
 800100a:	46bd      	mov	sp, r7
 800100c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001010:	4770      	bx	lr
	...

08001014 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001014:	b580      	push	{r7, lr}
 8001016:	b082      	sub	sp, #8
 8001018:	af00      	add	r7, sp, #0
 800101a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800101c:	687b      	ldr	r3, [r7, #4]
 800101e:	3b01      	subs	r3, #1
 8001020:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001024:	d301      	bcc.n	800102a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001026:	2301      	movs	r3, #1
 8001028:	e00f      	b.n	800104a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800102a:	4a0a      	ldr	r2, [pc, #40]	@ (8001054 <SysTick_Config+0x40>)
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	3b01      	subs	r3, #1
 8001030:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001032:	210f      	movs	r1, #15
 8001034:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001038:	f7ff ff8e 	bl	8000f58 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800103c:	4b05      	ldr	r3, [pc, #20]	@ (8001054 <SysTick_Config+0x40>)
 800103e:	2200      	movs	r2, #0
 8001040:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001042:	4b04      	ldr	r3, [pc, #16]	@ (8001054 <SysTick_Config+0x40>)
 8001044:	2207      	movs	r2, #7
 8001046:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001048:	2300      	movs	r3, #0
}
 800104a:	4618      	mov	r0, r3
 800104c:	3708      	adds	r7, #8
 800104e:	46bd      	mov	sp, r7
 8001050:	bd80      	pop	{r7, pc}
 8001052:	bf00      	nop
 8001054:	e000e010 	.word	0xe000e010

08001058 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001058:	b580      	push	{r7, lr}
 800105a:	b082      	sub	sp, #8
 800105c:	af00      	add	r7, sp, #0
 800105e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001060:	6878      	ldr	r0, [r7, #4]
 8001062:	f7ff ff29 	bl	8000eb8 <__NVIC_SetPriorityGrouping>
}
 8001066:	bf00      	nop
 8001068:	3708      	adds	r7, #8
 800106a:	46bd      	mov	sp, r7
 800106c:	bd80      	pop	{r7, pc}

0800106e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15 as described in the table CORTEX_NVIC_Priority_Table
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800106e:	b580      	push	{r7, lr}
 8001070:	b086      	sub	sp, #24
 8001072:	af00      	add	r7, sp, #0
 8001074:	4603      	mov	r3, r0
 8001076:	60b9      	str	r1, [r7, #8]
 8001078:	607a      	str	r2, [r7, #4]
 800107a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800107c:	2300      	movs	r3, #0
 800107e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001080:	f7ff ff3e 	bl	8000f00 <__NVIC_GetPriorityGrouping>
 8001084:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001086:	687a      	ldr	r2, [r7, #4]
 8001088:	68b9      	ldr	r1, [r7, #8]
 800108a:	6978      	ldr	r0, [r7, #20]
 800108c:	f7ff ff8e 	bl	8000fac <NVIC_EncodePriority>
 8001090:	4602      	mov	r2, r0
 8001092:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001096:	4611      	mov	r1, r2
 8001098:	4618      	mov	r0, r3
 800109a:	f7ff ff5d 	bl	8000f58 <__NVIC_SetPriority>
}
 800109e:	bf00      	nop
 80010a0:	3718      	adds	r7, #24
 80010a2:	46bd      	mov	sp, r7
 80010a4:	bd80      	pop	{r7, pc}

080010a6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f3xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80010a6:	b580      	push	{r7, lr}
 80010a8:	b082      	sub	sp, #8
 80010aa:	af00      	add	r7, sp, #0
 80010ac:	4603      	mov	r3, r0
 80010ae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80010b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80010b4:	4618      	mov	r0, r3
 80010b6:	f7ff ff31 	bl	8000f1c <__NVIC_EnableIRQ>
}
 80010ba:	bf00      	nop
 80010bc:	3708      	adds	r7, #8
 80010be:	46bd      	mov	sp, r7
 80010c0:	bd80      	pop	{r7, pc}

080010c2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80010c2:	b580      	push	{r7, lr}
 80010c4:	b082      	sub	sp, #8
 80010c6:	af00      	add	r7, sp, #0
 80010c8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80010ca:	6878      	ldr	r0, [r7, #4]
 80010cc:	f7ff ffa2 	bl	8001014 <SysTick_Config>
 80010d0:	4603      	mov	r3, r0
}
 80010d2:	4618      	mov	r0, r3
 80010d4:	3708      	adds	r7, #8
 80010d6:	46bd      	mov	sp, r7
 80010d8:	bd80      	pop	{r7, pc}

080010da <HAL_DMA_Abort>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80010da:	b480      	push	{r7}
 80010dc:	b083      	sub	sp, #12
 80010de:	af00      	add	r7, sp, #0
 80010e0:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if(NULL == hdma)
 80010e2:	687b      	ldr	r3, [r7, #4]
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d101      	bne.n	80010ec <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 80010e8:	2301      	movs	r3, #1
 80010ea:	e02e      	b.n	800114a <HAL_DMA_Abort+0x70>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80010ec:	687b      	ldr	r3, [r7, #4]
 80010ee:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 80010f2:	2b02      	cmp	r3, #2
 80010f4:	d008      	beq.n	8001108 <HAL_DMA_Abort+0x2e>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80010f6:	687b      	ldr	r3, [r7, #4]
 80010f8:	2204      	movs	r2, #4
 80010fa:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	2200      	movs	r2, #0
 8001100:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_ERROR;
 8001104:	2301      	movs	r3, #1
 8001106:	e020      	b.n	800114a <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001108:	687b      	ldr	r3, [r7, #4]
 800110a:	681b      	ldr	r3, [r3, #0]
 800110c:	681a      	ldr	r2, [r3, #0]
 800110e:	687b      	ldr	r3, [r7, #4]
 8001110:	681b      	ldr	r3, [r3, #0]
 8001112:	f022 020e 	bic.w	r2, r2, #14
 8001116:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001118:	687b      	ldr	r3, [r7, #4]
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	681a      	ldr	r2, [r3, #0]
 800111e:	687b      	ldr	r3, [r7, #4]
 8001120:	681b      	ldr	r3, [r3, #0]
 8001122:	f022 0201 	bic.w	r2, r2, #1
 8001126:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_FLAG_GL1 << hdma->ChannelIndex);
 8001128:	687b      	ldr	r3, [r7, #4]
 800112a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800112c:	687b      	ldr	r3, [r7, #4]
 800112e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001130:	2101      	movs	r1, #1
 8001132:	fa01 f202 	lsl.w	r2, r1, r2
 8001136:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	2201      	movs	r2, #1
 800113c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8001140:	687b      	ldr	r3, [r7, #4]
 8001142:	2200      	movs	r2, #0
 8001144:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8001148:	2300      	movs	r3, #0
}
 800114a:	4618      	mov	r0, r3
 800114c:	370c      	adds	r7, #12
 800114e:	46bd      	mov	sp, r7
 8001150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001154:	4770      	bx	lr

08001156 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8001156:	b580      	push	{r7, lr}
 8001158:	b084      	sub	sp, #16
 800115a:	af00      	add	r7, sp, #0
 800115c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800115e:	2300      	movs	r3, #0
 8001160:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8001168:	2b02      	cmp	r3, #2
 800116a:	d005      	beq.n	8001178 <HAL_DMA_Abort_IT+0x22>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	2204      	movs	r2, #4
 8001170:	639a      	str	r2, [r3, #56]	@ 0x38

    status = HAL_ERROR;
 8001172:	2301      	movs	r3, #1
 8001174:	73fb      	strb	r3, [r7, #15]
 8001176:	e027      	b.n	80011c8 <HAL_DMA_Abort_IT+0x72>
  }
  else
  {
    /* Disable DMA IT */
    hdma->Instance->CCR &= ~(DMA_IT_TC | DMA_IT_HT | DMA_IT_TE);
 8001178:	687b      	ldr	r3, [r7, #4]
 800117a:	681b      	ldr	r3, [r3, #0]
 800117c:	681a      	ldr	r2, [r3, #0]
 800117e:	687b      	ldr	r3, [r7, #4]
 8001180:	681b      	ldr	r3, [r3, #0]
 8001182:	f022 020e 	bic.w	r2, r2, #14
 8001186:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    hdma->Instance->CCR &= ~DMA_CCR_EN;
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	681a      	ldr	r2, [r3, #0]
 800118e:	687b      	ldr	r3, [r7, #4]
 8001190:	681b      	ldr	r3, [r3, #0]
 8001192:	f022 0201 	bic.w	r2, r2, #1
 8001196:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = DMA_FLAG_GL1 << hdma->ChannelIndex;
 8001198:	687b      	ldr	r3, [r7, #4]
 800119a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80011a0:	2101      	movs	r1, #1
 80011a2:	fa01 f202 	lsl.w	r2, r1, r2
 80011a6:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80011a8:	687b      	ldr	r3, [r7, #4]
 80011aa:	2201      	movs	r2, #1
 80011ac:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	2200      	movs	r2, #0
 80011b4:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80011bc:	2b00      	cmp	r3, #0
 80011be:	d003      	beq.n	80011c8 <HAL_DMA_Abort_IT+0x72>
    {
      hdma->XferAbortCallback(hdma);
 80011c0:	687b      	ldr	r3, [r7, #4]
 80011c2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80011c4:	6878      	ldr	r0, [r7, #4]
 80011c6:	4798      	blx	r3
    }
  }
  return status;
 80011c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80011ca:	4618      	mov	r0, r3
 80011cc:	3710      	adds	r7, #16
 80011ce:	46bd      	mov	sp, r7
 80011d0:	bd80      	pop	{r7, pc}
	...

080011d4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80011d4:	b480      	push	{r7}
 80011d6:	b087      	sub	sp, #28
 80011d8:	af00      	add	r7, sp, #0
 80011da:	6078      	str	r0, [r7, #4]
 80011dc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80011de:	2300      	movs	r3, #0
 80011e0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80011e2:	e160      	b.n	80014a6 <HAL_GPIO_Init+0x2d2>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 80011e4:	683b      	ldr	r3, [r7, #0]
 80011e6:	681a      	ldr	r2, [r3, #0]
 80011e8:	2101      	movs	r1, #1
 80011ea:	697b      	ldr	r3, [r7, #20]
 80011ec:	fa01 f303 	lsl.w	r3, r1, r3
 80011f0:	4013      	ands	r3, r2
 80011f2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80011f4:	68fb      	ldr	r3, [r7, #12]
 80011f6:	2b00      	cmp	r3, #0
 80011f8:	f000 8152 	beq.w	80014a0 <HAL_GPIO_Init+0x2cc>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80011fc:	683b      	ldr	r3, [r7, #0]
 80011fe:	685b      	ldr	r3, [r3, #4]
 8001200:	f003 0303 	and.w	r3, r3, #3
 8001204:	2b01      	cmp	r3, #1
 8001206:	d005      	beq.n	8001214 <HAL_GPIO_Init+0x40>
 8001208:	683b      	ldr	r3, [r7, #0]
 800120a:	685b      	ldr	r3, [r3, #4]
 800120c:	f003 0303 	and.w	r3, r3, #3
 8001210:	2b02      	cmp	r3, #2
 8001212:	d130      	bne.n	8001276 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001214:	687b      	ldr	r3, [r7, #4]
 8001216:	689b      	ldr	r3, [r3, #8]
 8001218:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 800121a:	697b      	ldr	r3, [r7, #20]
 800121c:	005b      	lsls	r3, r3, #1
 800121e:	2203      	movs	r2, #3
 8001220:	fa02 f303 	lsl.w	r3, r2, r3
 8001224:	43db      	mvns	r3, r3
 8001226:	693a      	ldr	r2, [r7, #16]
 8001228:	4013      	ands	r3, r2
 800122a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 800122c:	683b      	ldr	r3, [r7, #0]
 800122e:	68da      	ldr	r2, [r3, #12]
 8001230:	697b      	ldr	r3, [r7, #20]
 8001232:	005b      	lsls	r3, r3, #1
 8001234:	fa02 f303 	lsl.w	r3, r2, r3
 8001238:	693a      	ldr	r2, [r7, #16]
 800123a:	4313      	orrs	r3, r2
 800123c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800123e:	687b      	ldr	r3, [r7, #4]
 8001240:	693a      	ldr	r2, [r7, #16]
 8001242:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	685b      	ldr	r3, [r3, #4]
 8001248:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 800124a:	2201      	movs	r2, #1
 800124c:	697b      	ldr	r3, [r7, #20]
 800124e:	fa02 f303 	lsl.w	r3, r2, r3
 8001252:	43db      	mvns	r3, r3
 8001254:	693a      	ldr	r2, [r7, #16]
 8001256:	4013      	ands	r3, r2
 8001258:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800125a:	683b      	ldr	r3, [r7, #0]
 800125c:	685b      	ldr	r3, [r3, #4]
 800125e:	091b      	lsrs	r3, r3, #4
 8001260:	f003 0201 	and.w	r2, r3, #1
 8001264:	697b      	ldr	r3, [r7, #20]
 8001266:	fa02 f303 	lsl.w	r3, r2, r3
 800126a:	693a      	ldr	r2, [r7, #16]
 800126c:	4313      	orrs	r3, r2
 800126e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001270:	687b      	ldr	r3, [r7, #4]
 8001272:	693a      	ldr	r2, [r7, #16]
 8001274:	605a      	str	r2, [r3, #4]
      }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001276:	683b      	ldr	r3, [r7, #0]
 8001278:	685b      	ldr	r3, [r3, #4]
 800127a:	f003 0303 	and.w	r3, r3, #3
 800127e:	2b03      	cmp	r3, #3
 8001280:	d017      	beq.n	80012b2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001282:	687b      	ldr	r3, [r7, #4]
 8001284:	68db      	ldr	r3, [r3, #12]
 8001286:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001288:	697b      	ldr	r3, [r7, #20]
 800128a:	005b      	lsls	r3, r3, #1
 800128c:	2203      	movs	r2, #3
 800128e:	fa02 f303 	lsl.w	r3, r2, r3
 8001292:	43db      	mvns	r3, r3
 8001294:	693a      	ldr	r2, [r7, #16]
 8001296:	4013      	ands	r3, r2
 8001298:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 800129a:	683b      	ldr	r3, [r7, #0]
 800129c:	689a      	ldr	r2, [r3, #8]
 800129e:	697b      	ldr	r3, [r7, #20]
 80012a0:	005b      	lsls	r3, r3, #1
 80012a2:	fa02 f303 	lsl.w	r3, r2, r3
 80012a6:	693a      	ldr	r2, [r7, #16]
 80012a8:	4313      	orrs	r3, r2
 80012aa:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80012ac:	687b      	ldr	r3, [r7, #4]
 80012ae:	693a      	ldr	r2, [r7, #16]
 80012b0:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80012b2:	683b      	ldr	r3, [r7, #0]
 80012b4:	685b      	ldr	r3, [r3, #4]
 80012b6:	f003 0303 	and.w	r3, r3, #3
 80012ba:	2b02      	cmp	r3, #2
 80012bc:	d123      	bne.n	8001306 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80012be:	697b      	ldr	r3, [r7, #20]
 80012c0:	08da      	lsrs	r2, r3, #3
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	3208      	adds	r2, #8
 80012c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80012ca:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 80012cc:	697b      	ldr	r3, [r7, #20]
 80012ce:	f003 0307 	and.w	r3, r3, #7
 80012d2:	009b      	lsls	r3, r3, #2
 80012d4:	220f      	movs	r2, #15
 80012d6:	fa02 f303 	lsl.w	r3, r2, r3
 80012da:	43db      	mvns	r3, r3
 80012dc:	693a      	ldr	r2, [r7, #16]
 80012de:	4013      	ands	r3, r2
 80012e0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 80012e2:	683b      	ldr	r3, [r7, #0]
 80012e4:	691a      	ldr	r2, [r3, #16]
 80012e6:	697b      	ldr	r3, [r7, #20]
 80012e8:	f003 0307 	and.w	r3, r3, #7
 80012ec:	009b      	lsls	r3, r3, #2
 80012ee:	fa02 f303 	lsl.w	r3, r2, r3
 80012f2:	693a      	ldr	r2, [r7, #16]
 80012f4:	4313      	orrs	r3, r2
 80012f6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 80012f8:	697b      	ldr	r3, [r7, #20]
 80012fa:	08da      	lsrs	r2, r3, #3
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	3208      	adds	r2, #8
 8001300:	6939      	ldr	r1, [r7, #16]
 8001302:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	681b      	ldr	r3, [r3, #0]
 800130a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 800130c:	697b      	ldr	r3, [r7, #20]
 800130e:	005b      	lsls	r3, r3, #1
 8001310:	2203      	movs	r2, #3
 8001312:	fa02 f303 	lsl.w	r3, r2, r3
 8001316:	43db      	mvns	r3, r3
 8001318:	693a      	ldr	r2, [r7, #16]
 800131a:	4013      	ands	r3, r2
 800131c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 800131e:	683b      	ldr	r3, [r7, #0]
 8001320:	685b      	ldr	r3, [r3, #4]
 8001322:	f003 0203 	and.w	r2, r3, #3
 8001326:	697b      	ldr	r3, [r7, #20]
 8001328:	005b      	lsls	r3, r3, #1
 800132a:	fa02 f303 	lsl.w	r3, r2, r3
 800132e:	693a      	ldr	r2, [r7, #16]
 8001330:	4313      	orrs	r3, r2
 8001332:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001334:	687b      	ldr	r3, [r7, #4]
 8001336:	693a      	ldr	r2, [r7, #16]
 8001338:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800133a:	683b      	ldr	r3, [r7, #0]
 800133c:	685b      	ldr	r3, [r3, #4]
 800133e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8001342:	2b00      	cmp	r3, #0
 8001344:	f000 80ac 	beq.w	80014a0 <HAL_GPIO_Init+0x2cc>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001348:	4b5e      	ldr	r3, [pc, #376]	@ (80014c4 <HAL_GPIO_Init+0x2f0>)
 800134a:	699b      	ldr	r3, [r3, #24]
 800134c:	4a5d      	ldr	r2, [pc, #372]	@ (80014c4 <HAL_GPIO_Init+0x2f0>)
 800134e:	f043 0301 	orr.w	r3, r3, #1
 8001352:	6193      	str	r3, [r2, #24]
 8001354:	4b5b      	ldr	r3, [pc, #364]	@ (80014c4 <HAL_GPIO_Init+0x2f0>)
 8001356:	699b      	ldr	r3, [r3, #24]
 8001358:	f003 0301 	and.w	r3, r3, #1
 800135c:	60bb      	str	r3, [r7, #8]
 800135e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001360:	4a59      	ldr	r2, [pc, #356]	@ (80014c8 <HAL_GPIO_Init+0x2f4>)
 8001362:	697b      	ldr	r3, [r7, #20]
 8001364:	089b      	lsrs	r3, r3, #2
 8001366:	3302      	adds	r3, #2
 8001368:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800136c:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 800136e:	697b      	ldr	r3, [r7, #20]
 8001370:	f003 0303 	and.w	r3, r3, #3
 8001374:	009b      	lsls	r3, r3, #2
 8001376:	220f      	movs	r2, #15
 8001378:	fa02 f303 	lsl.w	r3, r2, r3
 800137c:	43db      	mvns	r3, r3
 800137e:	693a      	ldr	r2, [r7, #16]
 8001380:	4013      	ands	r3, r2
 8001382:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 8001384:	687b      	ldr	r3, [r7, #4]
 8001386:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 800138a:	d025      	beq.n	80013d8 <HAL_GPIO_Init+0x204>
 800138c:	687b      	ldr	r3, [r7, #4]
 800138e:	4a4f      	ldr	r2, [pc, #316]	@ (80014cc <HAL_GPIO_Init+0x2f8>)
 8001390:	4293      	cmp	r3, r2
 8001392:	d01f      	beq.n	80013d4 <HAL_GPIO_Init+0x200>
 8001394:	687b      	ldr	r3, [r7, #4]
 8001396:	4a4e      	ldr	r2, [pc, #312]	@ (80014d0 <HAL_GPIO_Init+0x2fc>)
 8001398:	4293      	cmp	r3, r2
 800139a:	d019      	beq.n	80013d0 <HAL_GPIO_Init+0x1fc>
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	4a4d      	ldr	r2, [pc, #308]	@ (80014d4 <HAL_GPIO_Init+0x300>)
 80013a0:	4293      	cmp	r3, r2
 80013a2:	d013      	beq.n	80013cc <HAL_GPIO_Init+0x1f8>
 80013a4:	687b      	ldr	r3, [r7, #4]
 80013a6:	4a4c      	ldr	r2, [pc, #304]	@ (80014d8 <HAL_GPIO_Init+0x304>)
 80013a8:	4293      	cmp	r3, r2
 80013aa:	d00d      	beq.n	80013c8 <HAL_GPIO_Init+0x1f4>
 80013ac:	687b      	ldr	r3, [r7, #4]
 80013ae:	4a4b      	ldr	r2, [pc, #300]	@ (80014dc <HAL_GPIO_Init+0x308>)
 80013b0:	4293      	cmp	r3, r2
 80013b2:	d007      	beq.n	80013c4 <HAL_GPIO_Init+0x1f0>
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	4a4a      	ldr	r2, [pc, #296]	@ (80014e0 <HAL_GPIO_Init+0x30c>)
 80013b8:	4293      	cmp	r3, r2
 80013ba:	d101      	bne.n	80013c0 <HAL_GPIO_Init+0x1ec>
 80013bc:	2306      	movs	r3, #6
 80013be:	e00c      	b.n	80013da <HAL_GPIO_Init+0x206>
 80013c0:	2307      	movs	r3, #7
 80013c2:	e00a      	b.n	80013da <HAL_GPIO_Init+0x206>
 80013c4:	2305      	movs	r3, #5
 80013c6:	e008      	b.n	80013da <HAL_GPIO_Init+0x206>
 80013c8:	2304      	movs	r3, #4
 80013ca:	e006      	b.n	80013da <HAL_GPIO_Init+0x206>
 80013cc:	2303      	movs	r3, #3
 80013ce:	e004      	b.n	80013da <HAL_GPIO_Init+0x206>
 80013d0:	2302      	movs	r3, #2
 80013d2:	e002      	b.n	80013da <HAL_GPIO_Init+0x206>
 80013d4:	2301      	movs	r3, #1
 80013d6:	e000      	b.n	80013da <HAL_GPIO_Init+0x206>
 80013d8:	2300      	movs	r3, #0
 80013da:	697a      	ldr	r2, [r7, #20]
 80013dc:	f002 0203 	and.w	r2, r2, #3
 80013e0:	0092      	lsls	r2, r2, #2
 80013e2:	4093      	lsls	r3, r2
 80013e4:	693a      	ldr	r2, [r7, #16]
 80013e6:	4313      	orrs	r3, r2
 80013e8:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 80013ea:	4937      	ldr	r1, [pc, #220]	@ (80014c8 <HAL_GPIO_Init+0x2f4>)
 80013ec:	697b      	ldr	r3, [r7, #20]
 80013ee:	089b      	lsrs	r3, r3, #2
 80013f0:	3302      	adds	r3, #2
 80013f2:	693a      	ldr	r2, [r7, #16]
 80013f4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80013f8:	4b3a      	ldr	r3, [pc, #232]	@ (80014e4 <HAL_GPIO_Init+0x310>)
 80013fa:	689b      	ldr	r3, [r3, #8]
 80013fc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80013fe:	68fb      	ldr	r3, [r7, #12]
 8001400:	43db      	mvns	r3, r3
 8001402:	693a      	ldr	r2, [r7, #16]
 8001404:	4013      	ands	r3, r2
 8001406:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 8001408:	683b      	ldr	r3, [r7, #0]
 800140a:	685b      	ldr	r3, [r3, #4]
 800140c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8001410:	2b00      	cmp	r3, #0
 8001412:	d003      	beq.n	800141c <HAL_GPIO_Init+0x248>
        {
          temp |= iocurrent;
 8001414:	693a      	ldr	r2, [r7, #16]
 8001416:	68fb      	ldr	r3, [r7, #12]
 8001418:	4313      	orrs	r3, r2
 800141a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 800141c:	4a31      	ldr	r2, [pc, #196]	@ (80014e4 <HAL_GPIO_Init+0x310>)
 800141e:	693b      	ldr	r3, [r7, #16]
 8001420:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001422:	4b30      	ldr	r3, [pc, #192]	@ (80014e4 <HAL_GPIO_Init+0x310>)
 8001424:	68db      	ldr	r3, [r3, #12]
 8001426:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001428:	68fb      	ldr	r3, [r7, #12]
 800142a:	43db      	mvns	r3, r3
 800142c:	693a      	ldr	r2, [r7, #16]
 800142e:	4013      	ands	r3, r2
 8001430:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8001432:	683b      	ldr	r3, [r7, #0]
 8001434:	685b      	ldr	r3, [r3, #4]
 8001436:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800143a:	2b00      	cmp	r3, #0
 800143c:	d003      	beq.n	8001446 <HAL_GPIO_Init+0x272>
        {
          temp |= iocurrent;
 800143e:	693a      	ldr	r2, [r7, #16]
 8001440:	68fb      	ldr	r3, [r7, #12]
 8001442:	4313      	orrs	r3, r2
 8001444:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001446:	4a27      	ldr	r2, [pc, #156]	@ (80014e4 <HAL_GPIO_Init+0x310>)
 8001448:	693b      	ldr	r3, [r7, #16]
 800144a:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800144c:	4b25      	ldr	r3, [pc, #148]	@ (80014e4 <HAL_GPIO_Init+0x310>)
 800144e:	685b      	ldr	r3, [r3, #4]
 8001450:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001452:	68fb      	ldr	r3, [r7, #12]
 8001454:	43db      	mvns	r3, r3
 8001456:	693a      	ldr	r2, [r7, #16]
 8001458:	4013      	ands	r3, r2
 800145a:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800145c:	683b      	ldr	r3, [r7, #0]
 800145e:	685b      	ldr	r3, [r3, #4]
 8001460:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001464:	2b00      	cmp	r3, #0
 8001466:	d003      	beq.n	8001470 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8001468:	693a      	ldr	r2, [r7, #16]
 800146a:	68fb      	ldr	r3, [r7, #12]
 800146c:	4313      	orrs	r3, r2
 800146e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 8001470:	4a1c      	ldr	r2, [pc, #112]	@ (80014e4 <HAL_GPIO_Init+0x310>)
 8001472:	693b      	ldr	r3, [r7, #16]
 8001474:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001476:	4b1b      	ldr	r3, [pc, #108]	@ (80014e4 <HAL_GPIO_Init+0x310>)
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800147c:	68fb      	ldr	r3, [r7, #12]
 800147e:	43db      	mvns	r3, r3
 8001480:	693a      	ldr	r2, [r7, #16]
 8001482:	4013      	ands	r3, r2
 8001484:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 8001486:	683b      	ldr	r3, [r7, #0]
 8001488:	685b      	ldr	r3, [r3, #4]
 800148a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800148e:	2b00      	cmp	r3, #0
 8001490:	d003      	beq.n	800149a <HAL_GPIO_Init+0x2c6>
        {
          temp |= iocurrent;
 8001492:	693a      	ldr	r2, [r7, #16]
 8001494:	68fb      	ldr	r3, [r7, #12]
 8001496:	4313      	orrs	r3, r2
 8001498:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800149a:	4a12      	ldr	r2, [pc, #72]	@ (80014e4 <HAL_GPIO_Init+0x310>)
 800149c:	693b      	ldr	r3, [r7, #16]
 800149e:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80014a0:	697b      	ldr	r3, [r7, #20]
 80014a2:	3301      	adds	r3, #1
 80014a4:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80014a6:	683b      	ldr	r3, [r7, #0]
 80014a8:	681a      	ldr	r2, [r3, #0]
 80014aa:	697b      	ldr	r3, [r7, #20]
 80014ac:	fa22 f303 	lsr.w	r3, r2, r3
 80014b0:	2b00      	cmp	r3, #0
 80014b2:	f47f ae97 	bne.w	80011e4 <HAL_GPIO_Init+0x10>
  }
}
 80014b6:	bf00      	nop
 80014b8:	bf00      	nop
 80014ba:	371c      	adds	r7, #28
 80014bc:	46bd      	mov	sp, r7
 80014be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c2:	4770      	bx	lr
 80014c4:	40021000 	.word	0x40021000
 80014c8:	40010000 	.word	0x40010000
 80014cc:	48000400 	.word	0x48000400
 80014d0:	48000800 	.word	0x48000800
 80014d4:	48000c00 	.word	0x48000c00
 80014d8:	48001000 	.word	0x48001000
 80014dc:	48001400 	.word	0x48001400
 80014e0:	48001800 	.word	0x48001800
 80014e4:	40010400 	.word	0x40010400

080014e8 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80014e8:	b480      	push	{r7}
 80014ea:	b083      	sub	sp, #12
 80014ec:	af00      	add	r7, sp, #0
 80014ee:	6078      	str	r0, [r7, #4]
 80014f0:	460b      	mov	r3, r1
 80014f2:	807b      	strh	r3, [r7, #2]
 80014f4:	4613      	mov	r3, r2
 80014f6:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80014f8:	787b      	ldrb	r3, [r7, #1]
 80014fa:	2b00      	cmp	r3, #0
 80014fc:	d003      	beq.n	8001506 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80014fe:	887a      	ldrh	r2, [r7, #2]
 8001500:	687b      	ldr	r3, [r7, #4]
 8001502:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8001504:	e002      	b.n	800150c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8001506:	887a      	ldrh	r2, [r7, #2]
 8001508:	687b      	ldr	r3, [r7, #4]
 800150a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800150c:	bf00      	nop
 800150e:	370c      	adds	r7, #12
 8001510:	46bd      	mov	sp, r7
 8001512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001516:	4770      	bx	lr

08001518 <HAL_GPIO_TogglePin>:
  * @param  GPIOx where x can be (A..F) to select the GPIO peripheral for STM32F3 family
  * @param  GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8001518:	b480      	push	{r7}
 800151a:	b085      	sub	sp, #20
 800151c:	af00      	add	r7, sp, #0
 800151e:	6078      	str	r0, [r7, #4]
 8001520:	460b      	mov	r3, r1
 8001522:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8001524:	687b      	ldr	r3, [r7, #4]
 8001526:	695b      	ldr	r3, [r3, #20]
 8001528:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800152a:	887a      	ldrh	r2, [r7, #2]
 800152c:	68fb      	ldr	r3, [r7, #12]
 800152e:	4013      	ands	r3, r2
 8001530:	041a      	lsls	r2, r3, #16
 8001532:	68fb      	ldr	r3, [r7, #12]
 8001534:	43d9      	mvns	r1, r3
 8001536:	887b      	ldrh	r3, [r7, #2]
 8001538:	400b      	ands	r3, r1
 800153a:	431a      	orrs	r2, r3
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	619a      	str	r2, [r3, #24]
}
 8001540:	bf00      	nop
 8001542:	3714      	adds	r7, #20
 8001544:	46bd      	mov	sp, r7
 8001546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800154a:	4770      	bx	lr

0800154c <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 800154c:	b580      	push	{r7, lr}
 800154e:	b084      	sub	sp, #16
 8001550:	af00      	add	r7, sp, #0
 8001552:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8001554:	687b      	ldr	r3, [r7, #4]
 8001556:	2b00      	cmp	r3, #0
 8001558:	d101      	bne.n	800155e <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 800155a:	2301      	movs	r3, #1
 800155c:	e0b9      	b.n	80016d2 <HAL_PCD_Init+0x186>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 800155e:	687b      	ldr	r3, [r7, #4]
 8001560:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 8001564:	b2db      	uxtb	r3, r3
 8001566:	2b00      	cmp	r3, #0
 8001568:	d106      	bne.n	8001578 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 800156a:	687b      	ldr	r3, [r7, #4]
 800156c:	2200      	movs	r2, #0
 800156e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8001572:	6878      	ldr	r0, [r7, #4]
 8001574:	f009 f832 	bl	800a5dc <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	2203      	movs	r2, #3
 800157c:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8001580:	687b      	ldr	r3, [r7, #4]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	4618      	mov	r0, r3
 8001586:	f004 ff65 	bl	8006454 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800158a:	2300      	movs	r3, #0
 800158c:	73fb      	strb	r3, [r7, #15]
 800158e:	e03e      	b.n	800160e <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8001590:	7bfa      	ldrb	r2, [r7, #15]
 8001592:	6879      	ldr	r1, [r7, #4]
 8001594:	4613      	mov	r3, r2
 8001596:	009b      	lsls	r3, r3, #2
 8001598:	4413      	add	r3, r2
 800159a:	00db      	lsls	r3, r3, #3
 800159c:	440b      	add	r3, r1
 800159e:	3311      	adds	r3, #17
 80015a0:	2201      	movs	r2, #1
 80015a2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 80015a4:	7bfa      	ldrb	r2, [r7, #15]
 80015a6:	6879      	ldr	r1, [r7, #4]
 80015a8:	4613      	mov	r3, r2
 80015aa:	009b      	lsls	r3, r3, #2
 80015ac:	4413      	add	r3, r2
 80015ae:	00db      	lsls	r3, r3, #3
 80015b0:	440b      	add	r3, r1
 80015b2:	3310      	adds	r3, #16
 80015b4:	7bfa      	ldrb	r2, [r7, #15]
 80015b6:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80015b8:	7bfa      	ldrb	r2, [r7, #15]
 80015ba:	6879      	ldr	r1, [r7, #4]
 80015bc:	4613      	mov	r3, r2
 80015be:	009b      	lsls	r3, r3, #2
 80015c0:	4413      	add	r3, r2
 80015c2:	00db      	lsls	r3, r3, #3
 80015c4:	440b      	add	r3, r1
 80015c6:	3313      	adds	r3, #19
 80015c8:	2200      	movs	r2, #0
 80015ca:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 80015cc:	7bfa      	ldrb	r2, [r7, #15]
 80015ce:	6879      	ldr	r1, [r7, #4]
 80015d0:	4613      	mov	r3, r2
 80015d2:	009b      	lsls	r3, r3, #2
 80015d4:	4413      	add	r3, r2
 80015d6:	00db      	lsls	r3, r3, #3
 80015d8:	440b      	add	r3, r1
 80015da:	3320      	adds	r3, #32
 80015dc:	2200      	movs	r2, #0
 80015de:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 80015e0:	7bfa      	ldrb	r2, [r7, #15]
 80015e2:	6879      	ldr	r1, [r7, #4]
 80015e4:	4613      	mov	r3, r2
 80015e6:	009b      	lsls	r3, r3, #2
 80015e8:	4413      	add	r3, r2
 80015ea:	00db      	lsls	r3, r3, #3
 80015ec:	440b      	add	r3, r1
 80015ee:	3324      	adds	r3, #36	@ 0x24
 80015f0:	2200      	movs	r2, #0
 80015f2:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 80015f4:	7bfb      	ldrb	r3, [r7, #15]
 80015f6:	6879      	ldr	r1, [r7, #4]
 80015f8:	1c5a      	adds	r2, r3, #1
 80015fa:	4613      	mov	r3, r2
 80015fc:	009b      	lsls	r3, r3, #2
 80015fe:	4413      	add	r3, r2
 8001600:	00db      	lsls	r3, r3, #3
 8001602:	440b      	add	r3, r1
 8001604:	2200      	movs	r2, #0
 8001606:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001608:	7bfb      	ldrb	r3, [r7, #15]
 800160a:	3301      	adds	r3, #1
 800160c:	73fb      	strb	r3, [r7, #15]
 800160e:	687b      	ldr	r3, [r7, #4]
 8001610:	791b      	ldrb	r3, [r3, #4]
 8001612:	7bfa      	ldrb	r2, [r7, #15]
 8001614:	429a      	cmp	r2, r3
 8001616:	d3bb      	bcc.n	8001590 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8001618:	2300      	movs	r3, #0
 800161a:	73fb      	strb	r3, [r7, #15]
 800161c:	e044      	b.n	80016a8 <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 800161e:	7bfa      	ldrb	r2, [r7, #15]
 8001620:	6879      	ldr	r1, [r7, #4]
 8001622:	4613      	mov	r3, r2
 8001624:	009b      	lsls	r3, r3, #2
 8001626:	4413      	add	r3, r2
 8001628:	00db      	lsls	r3, r3, #3
 800162a:	440b      	add	r3, r1
 800162c:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8001630:	2200      	movs	r2, #0
 8001632:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8001634:	7bfa      	ldrb	r2, [r7, #15]
 8001636:	6879      	ldr	r1, [r7, #4]
 8001638:	4613      	mov	r3, r2
 800163a:	009b      	lsls	r3, r3, #2
 800163c:	4413      	add	r3, r2
 800163e:	00db      	lsls	r3, r3, #3
 8001640:	440b      	add	r3, r1
 8001642:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001646:	7bfa      	ldrb	r2, [r7, #15]
 8001648:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800164a:	7bfa      	ldrb	r2, [r7, #15]
 800164c:	6879      	ldr	r1, [r7, #4]
 800164e:	4613      	mov	r3, r2
 8001650:	009b      	lsls	r3, r3, #2
 8001652:	4413      	add	r3, r2
 8001654:	00db      	lsls	r3, r3, #3
 8001656:	440b      	add	r3, r1
 8001658:	f203 1353 	addw	r3, r3, #339	@ 0x153
 800165c:	2200      	movs	r2, #0
 800165e:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8001660:	7bfa      	ldrb	r2, [r7, #15]
 8001662:	6879      	ldr	r1, [r7, #4]
 8001664:	4613      	mov	r3, r2
 8001666:	009b      	lsls	r3, r3, #2
 8001668:	4413      	add	r3, r2
 800166a:	00db      	lsls	r3, r3, #3
 800166c:	440b      	add	r3, r1
 800166e:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8001672:	2200      	movs	r2, #0
 8001674:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8001676:	7bfa      	ldrb	r2, [r7, #15]
 8001678:	6879      	ldr	r1, [r7, #4]
 800167a:	4613      	mov	r3, r2
 800167c:	009b      	lsls	r3, r3, #2
 800167e:	4413      	add	r3, r2
 8001680:	00db      	lsls	r3, r3, #3
 8001682:	440b      	add	r3, r1
 8001684:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8001688:	2200      	movs	r2, #0
 800168a:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 800168c:	7bfa      	ldrb	r2, [r7, #15]
 800168e:	6879      	ldr	r1, [r7, #4]
 8001690:	4613      	mov	r3, r2
 8001692:	009b      	lsls	r3, r3, #2
 8001694:	4413      	add	r3, r2
 8001696:	00db      	lsls	r3, r3, #3
 8001698:	440b      	add	r3, r1
 800169a:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 800169e:	2200      	movs	r2, #0
 80016a0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80016a2:	7bfb      	ldrb	r3, [r7, #15]
 80016a4:	3301      	adds	r3, #1
 80016a6:	73fb      	strb	r3, [r7, #15]
 80016a8:	687b      	ldr	r3, [r7, #4]
 80016aa:	791b      	ldrb	r3, [r3, #4]
 80016ac:	7bfa      	ldrb	r2, [r7, #15]
 80016ae:	429a      	cmp	r2, r3
 80016b0:	d3b5      	bcc.n	800161e <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	6818      	ldr	r0, [r3, #0]
 80016b6:	687b      	ldr	r3, [r7, #4]
 80016b8:	3304      	adds	r3, #4
 80016ba:	e893 0006 	ldmia.w	r3, {r1, r2}
 80016be:	f004 fee4 	bl	800648a <USB_DevInit>

  hpcd->USB_Address = 0U;
 80016c2:	687b      	ldr	r3, [r7, #4]
 80016c4:	2200      	movs	r2, #0
 80016c6:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	2201      	movs	r2, #1
 80016cc:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291
  return HAL_OK;
 80016d0:	2300      	movs	r3, #0
}
 80016d2:	4618      	mov	r0, r3
 80016d4:	3710      	adds	r7, #16
 80016d6:	46bd      	mov	sp, r7
 80016d8:	bd80      	pop	{r7, pc}

080016da <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 80016da:	b580      	push	{r7, lr}
 80016dc:	b082      	sub	sp, #8
 80016de:	af00      	add	r7, sp, #0
 80016e0:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 80016e2:	687b      	ldr	r3, [r7, #4]
 80016e4:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80016e8:	2b01      	cmp	r3, #1
 80016ea:	d101      	bne.n	80016f0 <HAL_PCD_Start+0x16>
 80016ec:	2302      	movs	r3, #2
 80016ee:	e016      	b.n	800171e <HAL_PCD_Start+0x44>
 80016f0:	687b      	ldr	r3, [r7, #4]
 80016f2:	2201      	movs	r2, #1
 80016f4:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	4618      	mov	r0, r3
 80016fe:	f004 fe92 	bl	8006426 <USB_EnableGlobalInt>

  HAL_PCDEx_SetConnectionState(hpcd, 1U);
 8001702:	2101      	movs	r1, #1
 8001704:	6878      	ldr	r0, [r7, #4]
 8001706:	f009 f9e1 	bl	800aacc <HAL_PCDEx_SetConnectionState>

  (void)USB_DevConnect(hpcd->Instance);
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	681b      	ldr	r3, [r3, #0]
 800170e:	4618      	mov	r0, r3
 8001710:	f007 f950 	bl	80089b4 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	2200      	movs	r2, #0
 8001718:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800171c:	2300      	movs	r3, #0
}
 800171e:	4618      	mov	r0, r3
 8001720:	3708      	adds	r7, #8
 8001722:	46bd      	mov	sp, r7
 8001724:	bd80      	pop	{r7, pc}

08001726 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8001726:	b580      	push	{r7, lr}
 8001728:	b084      	sub	sp, #16
 800172a:	af00      	add	r7, sp, #0
 800172c:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 800172e:	687b      	ldr	r3, [r7, #4]
 8001730:	681b      	ldr	r3, [r3, #0]
 8001732:	4618      	mov	r0, r3
 8001734:	f007 f949 	bl	80089ca <USB_ReadInterrupts>
 8001738:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 800173a:	68fb      	ldr	r3, [r7, #12]
 800173c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8001740:	2b00      	cmp	r3, #0
 8001742:	d003      	beq.n	800174c <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8001744:	6878      	ldr	r0, [r7, #4]
 8001746:	f000 fab1 	bl	8001cac <PCD_EP_ISR_Handler>

    return;
 800174a:	e0bd      	b.n	80018c8 <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 800174c:	68fb      	ldr	r3, [r7, #12]
 800174e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001752:	2b00      	cmp	r3, #0
 8001754:	d013      	beq.n	800177e <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8001756:	687b      	ldr	r3, [r7, #4]
 8001758:	681b      	ldr	r3, [r3, #0]
 800175a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800175e:	b29a      	uxth	r2, r3
 8001760:	687b      	ldr	r3, [r7, #4]
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8001768:	b292      	uxth	r2, r2
 800176a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 800176e:	6878      	ldr	r0, [r7, #4]
 8001770:	f008 ffaf 	bl	800a6d2 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8001774:	2100      	movs	r1, #0
 8001776:	6878      	ldr	r0, [r7, #4]
 8001778:	f000 f8a9 	bl	80018ce <HAL_PCD_SetAddress>

    return;
 800177c:	e0a4      	b.n	80018c8 <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 800177e:	68fb      	ldr	r3, [r7, #12]
 8001780:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001784:	2b00      	cmp	r3, #0
 8001786:	d00c      	beq.n	80017a2 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001790:	b29a      	uxth	r2, r3
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800179a:	b292      	uxth	r2, r2
 800179c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80017a0:	e092      	b.n	80018c8 <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 80017a2:	68fb      	ldr	r3, [r7, #12]
 80017a4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d00c      	beq.n	80017c6 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80017b4:	b29a      	uxth	r2, r3
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	681b      	ldr	r3, [r3, #0]
 80017ba:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80017be:	b292      	uxth	r2, r2
 80017c0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80017c4:	e080      	b.n	80018c8 <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 80017c6:	68fb      	ldr	r3, [r7, #12]
 80017c8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80017cc:	2b00      	cmp	r3, #0
 80017ce:	d027      	beq.n	8001820 <HAL_PCD_IRQHandler+0xfa>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80017d8:	b29a      	uxth	r2, r3
 80017da:	687b      	ldr	r3, [r7, #4]
 80017dc:	681b      	ldr	r3, [r3, #0]
 80017de:	f022 0204 	bic.w	r2, r2, #4
 80017e2:	b292      	uxth	r2, r2
 80017e4:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 80017e8:	687b      	ldr	r3, [r7, #4]
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80017f0:	b29a      	uxth	r2, r3
 80017f2:	687b      	ldr	r3, [r7, #4]
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	f022 0208 	bic.w	r2, r2, #8
 80017fa:	b292      	uxth	r2, r2
 80017fc:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8001800:	6878      	ldr	r0, [r7, #4]
 8001802:	f008 ff9f 	bl	800a744 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800180e:	b29a      	uxth	r2, r3
 8001810:	687b      	ldr	r3, [r7, #4]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001818:	b292      	uxth	r2, r2
 800181a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 800181e:	e053      	b.n	80018c8 <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8001820:	68fb      	ldr	r3, [r7, #12]
 8001822:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001826:	2b00      	cmp	r3, #0
 8001828:	d027      	beq.n	800187a <HAL_PCD_IRQHandler+0x154>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001832:	b29a      	uxth	r2, r3
 8001834:	687b      	ldr	r3, [r7, #4]
 8001836:	681b      	ldr	r3, [r3, #0]
 8001838:	f042 0208 	orr.w	r2, r2, #8
 800183c:	b292      	uxth	r2, r2
 800183e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	681b      	ldr	r3, [r3, #0]
 8001846:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800184a:	b29a      	uxth	r2, r3
 800184c:	687b      	ldr	r3, [r7, #4]
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8001854:	b292      	uxth	r2, r2
 8001856:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 800185a:	687b      	ldr	r3, [r7, #4]
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8001862:	b29a      	uxth	r2, r3
 8001864:	687b      	ldr	r3, [r7, #4]
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	f042 0204 	orr.w	r2, r2, #4
 800186c:	b292      	uxth	r2, r2
 800186e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 8001872:	6878      	ldr	r0, [r7, #4]
 8001874:	f008 ff4c 	bl	800a710 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8001878:	e026      	b.n	80018c8 <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 800187a:	68fb      	ldr	r3, [r7, #12]
 800187c:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001880:	2b00      	cmp	r3, #0
 8001882:	d00f      	beq.n	80018a4 <HAL_PCD_IRQHandler+0x17e>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	681b      	ldr	r3, [r3, #0]
 8001888:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800188c:	b29a      	uxth	r2, r3
 800188e:	687b      	ldr	r3, [r7, #4]
 8001890:	681b      	ldr	r3, [r3, #0]
 8001892:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8001896:	b292      	uxth	r2, r2
 8001898:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 800189c:	6878      	ldr	r0, [r7, #4]
 800189e:	f008 ff0a 	bl	800a6b6 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 80018a2:	e011      	b.n	80018c8 <HAL_PCD_IRQHandler+0x1a2>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 80018a4:	68fb      	ldr	r3, [r7, #12]
 80018a6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d00c      	beq.n	80018c8 <HAL_PCD_IRQHandler+0x1a2>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80018b6:	b29a      	uxth	r2, r3
 80018b8:	687b      	ldr	r3, [r7, #4]
 80018ba:	681b      	ldr	r3, [r3, #0]
 80018bc:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80018c0:	b292      	uxth	r2, r2
 80018c2:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80018c6:	bf00      	nop
  }
}
 80018c8:	3710      	adds	r7, #16
 80018ca:	46bd      	mov	sp, r7
 80018cc:	bd80      	pop	{r7, pc}

080018ce <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80018ce:	b580      	push	{r7, lr}
 80018d0:	b082      	sub	sp, #8
 80018d2:	af00      	add	r7, sp, #0
 80018d4:	6078      	str	r0, [r7, #4]
 80018d6:	460b      	mov	r3, r1
 80018d8:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80018e0:	2b01      	cmp	r3, #1
 80018e2:	d101      	bne.n	80018e8 <HAL_PCD_SetAddress+0x1a>
 80018e4:	2302      	movs	r3, #2
 80018e6:	e012      	b.n	800190e <HAL_PCD_SetAddress+0x40>
 80018e8:	687b      	ldr	r3, [r7, #4]
 80018ea:	2201      	movs	r2, #1
 80018ec:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	78fa      	ldrb	r2, [r7, #3]
 80018f4:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	78fa      	ldrb	r2, [r7, #3]
 80018fc:	4611      	mov	r1, r2
 80018fe:	4618      	mov	r0, r3
 8001900:	f007 f844 	bl	800898c <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 8001904:	687b      	ldr	r3, [r7, #4]
 8001906:	2200      	movs	r2, #0
 8001908:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800190c:	2300      	movs	r3, #0
}
 800190e:	4618      	mov	r0, r3
 8001910:	3708      	adds	r7, #8
 8001912:	46bd      	mov	sp, r7
 8001914:	bd80      	pop	{r7, pc}

08001916 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 8001916:	b580      	push	{r7, lr}
 8001918:	b084      	sub	sp, #16
 800191a:	af00      	add	r7, sp, #0
 800191c:	6078      	str	r0, [r7, #4]
 800191e:	4608      	mov	r0, r1
 8001920:	4611      	mov	r1, r2
 8001922:	461a      	mov	r2, r3
 8001924:	4603      	mov	r3, r0
 8001926:	70fb      	strb	r3, [r7, #3]
 8001928:	460b      	mov	r3, r1
 800192a:	803b      	strh	r3, [r7, #0]
 800192c:	4613      	mov	r3, r2
 800192e:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8001930:	2300      	movs	r3, #0
 8001932:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8001934:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001938:	2b00      	cmp	r3, #0
 800193a:	da0e      	bge.n	800195a <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800193c:	78fb      	ldrb	r3, [r7, #3]
 800193e:	f003 0207 	and.w	r2, r3, #7
 8001942:	4613      	mov	r3, r2
 8001944:	009b      	lsls	r3, r3, #2
 8001946:	4413      	add	r3, r2
 8001948:	00db      	lsls	r3, r3, #3
 800194a:	3310      	adds	r3, #16
 800194c:	687a      	ldr	r2, [r7, #4]
 800194e:	4413      	add	r3, r2
 8001950:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001952:	68fb      	ldr	r3, [r7, #12]
 8001954:	2201      	movs	r2, #1
 8001956:	705a      	strb	r2, [r3, #1]
 8001958:	e00e      	b.n	8001978 <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800195a:	78fb      	ldrb	r3, [r7, #3]
 800195c:	f003 0207 	and.w	r2, r3, #7
 8001960:	4613      	mov	r3, r2
 8001962:	009b      	lsls	r3, r3, #2
 8001964:	4413      	add	r3, r2
 8001966:	00db      	lsls	r3, r3, #3
 8001968:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800196c:	687a      	ldr	r2, [r7, #4]
 800196e:	4413      	add	r3, r2
 8001970:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001972:	68fb      	ldr	r3, [r7, #12]
 8001974:	2200      	movs	r2, #0
 8001976:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8001978:	78fb      	ldrb	r3, [r7, #3]
 800197a:	f003 0307 	and.w	r3, r3, #7
 800197e:	b2da      	uxtb	r2, r3
 8001980:	68fb      	ldr	r3, [r7, #12]
 8001982:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 8001984:	883a      	ldrh	r2, [r7, #0]
 8001986:	68fb      	ldr	r3, [r7, #12]
 8001988:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 800198a:	68fb      	ldr	r3, [r7, #12]
 800198c:	78ba      	ldrb	r2, [r7, #2]
 800198e:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8001990:	78bb      	ldrb	r3, [r7, #2]
 8001992:	2b02      	cmp	r3, #2
 8001994:	d102      	bne.n	800199c <HAL_PCD_EP_Open+0x86>
  {
    ep->data_pid_start = 0U;
 8001996:	68fb      	ldr	r3, [r7, #12]
 8001998:	2200      	movs	r2, #0
 800199a:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 800199c:	687b      	ldr	r3, [r7, #4]
 800199e:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80019a2:	2b01      	cmp	r3, #1
 80019a4:	d101      	bne.n	80019aa <HAL_PCD_EP_Open+0x94>
 80019a6:	2302      	movs	r3, #2
 80019a8:	e00e      	b.n	80019c8 <HAL_PCD_EP_Open+0xb2>
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	2201      	movs	r2, #1
 80019ae:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80019b2:	687b      	ldr	r3, [r7, #4]
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	68f9      	ldr	r1, [r7, #12]
 80019b8:	4618      	mov	r0, r3
 80019ba:	f004 fd85 	bl	80064c8 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80019be:	687b      	ldr	r3, [r7, #4]
 80019c0:	2200      	movs	r2, #0
 80019c2:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 80019c6:	7afb      	ldrb	r3, [r7, #11]
}
 80019c8:	4618      	mov	r0, r3
 80019ca:	3710      	adds	r7, #16
 80019cc:	46bd      	mov	sp, r7
 80019ce:	bd80      	pop	{r7, pc}

080019d0 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80019d0:	b580      	push	{r7, lr}
 80019d2:	b084      	sub	sp, #16
 80019d4:	af00      	add	r7, sp, #0
 80019d6:	6078      	str	r0, [r7, #4]
 80019d8:	460b      	mov	r3, r1
 80019da:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80019dc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	da0e      	bge.n	8001a02 <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80019e4:	78fb      	ldrb	r3, [r7, #3]
 80019e6:	f003 0207 	and.w	r2, r3, #7
 80019ea:	4613      	mov	r3, r2
 80019ec:	009b      	lsls	r3, r3, #2
 80019ee:	4413      	add	r3, r2
 80019f0:	00db      	lsls	r3, r3, #3
 80019f2:	3310      	adds	r3, #16
 80019f4:	687a      	ldr	r2, [r7, #4]
 80019f6:	4413      	add	r3, r2
 80019f8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80019fa:	68fb      	ldr	r3, [r7, #12]
 80019fc:	2201      	movs	r2, #1
 80019fe:	705a      	strb	r2, [r3, #1]
 8001a00:	e00e      	b.n	8001a20 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001a02:	78fb      	ldrb	r3, [r7, #3]
 8001a04:	f003 0207 	and.w	r2, r3, #7
 8001a08:	4613      	mov	r3, r2
 8001a0a:	009b      	lsls	r3, r3, #2
 8001a0c:	4413      	add	r3, r2
 8001a0e:	00db      	lsls	r3, r3, #3
 8001a10:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001a14:	687a      	ldr	r2, [r7, #4]
 8001a16:	4413      	add	r3, r2
 8001a18:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001a1a:	68fb      	ldr	r3, [r7, #12]
 8001a1c:	2200      	movs	r2, #0
 8001a1e:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8001a20:	78fb      	ldrb	r3, [r7, #3]
 8001a22:	f003 0307 	and.w	r3, r3, #7
 8001a26:	b2da      	uxtb	r2, r3
 8001a28:	68fb      	ldr	r3, [r7, #12]
 8001a2a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001a2c:	687b      	ldr	r3, [r7, #4]
 8001a2e:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8001a32:	2b01      	cmp	r3, #1
 8001a34:	d101      	bne.n	8001a3a <HAL_PCD_EP_Close+0x6a>
 8001a36:	2302      	movs	r3, #2
 8001a38:	e00e      	b.n	8001a58 <HAL_PCD_EP_Close+0x88>
 8001a3a:	687b      	ldr	r3, [r7, #4]
 8001a3c:	2201      	movs	r2, #1
 8001a3e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8001a42:	687b      	ldr	r3, [r7, #4]
 8001a44:	681b      	ldr	r3, [r3, #0]
 8001a46:	68f9      	ldr	r1, [r7, #12]
 8001a48:	4618      	mov	r0, r3
 8001a4a:	f005 f901 	bl	8006c50 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8001a4e:	687b      	ldr	r3, [r7, #4]
 8001a50:	2200      	movs	r2, #0
 8001a52:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 8001a56:	2300      	movs	r3, #0
}
 8001a58:	4618      	mov	r0, r3
 8001a5a:	3710      	adds	r7, #16
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	bd80      	pop	{r7, pc}

08001a60 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b086      	sub	sp, #24
 8001a64:	af00      	add	r7, sp, #0
 8001a66:	60f8      	str	r0, [r7, #12]
 8001a68:	607a      	str	r2, [r7, #4]
 8001a6a:	603b      	str	r3, [r7, #0]
 8001a6c:	460b      	mov	r3, r1
 8001a6e:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001a70:	7afb      	ldrb	r3, [r7, #11]
 8001a72:	f003 0207 	and.w	r2, r3, #7
 8001a76:	4613      	mov	r3, r2
 8001a78:	009b      	lsls	r3, r3, #2
 8001a7a:	4413      	add	r3, r2
 8001a7c:	00db      	lsls	r3, r3, #3
 8001a7e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001a82:	68fa      	ldr	r2, [r7, #12]
 8001a84:	4413      	add	r3, r2
 8001a86:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001a88:	697b      	ldr	r3, [r7, #20]
 8001a8a:	687a      	ldr	r2, [r7, #4]
 8001a8c:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8001a8e:	697b      	ldr	r3, [r7, #20]
 8001a90:	683a      	ldr	r2, [r7, #0]
 8001a92:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8001a94:	697b      	ldr	r3, [r7, #20]
 8001a96:	2200      	movs	r2, #0
 8001a98:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8001a9a:	697b      	ldr	r3, [r7, #20]
 8001a9c:	2200      	movs	r2, #0
 8001a9e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001aa0:	7afb      	ldrb	r3, [r7, #11]
 8001aa2:	f003 0307 	and.w	r3, r3, #7
 8001aa6:	b2da      	uxtb	r2, r3
 8001aa8:	697b      	ldr	r3, [r7, #20]
 8001aaa:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001aac:	68fb      	ldr	r3, [r7, #12]
 8001aae:	681b      	ldr	r3, [r3, #0]
 8001ab0:	6979      	ldr	r1, [r7, #20]
 8001ab2:	4618      	mov	r0, r3
 8001ab4:	f005 fab9 	bl	800702a <USB_EPStartXfer>

  return HAL_OK;
 8001ab8:	2300      	movs	r3, #0
}
 8001aba:	4618      	mov	r0, r3
 8001abc:	3718      	adds	r7, #24
 8001abe:	46bd      	mov	sp, r7
 8001ac0:	bd80      	pop	{r7, pc}

08001ac2 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8001ac2:	b480      	push	{r7}
 8001ac4:	b083      	sub	sp, #12
 8001ac6:	af00      	add	r7, sp, #0
 8001ac8:	6078      	str	r0, [r7, #4]
 8001aca:	460b      	mov	r3, r1
 8001acc:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8001ace:	78fb      	ldrb	r3, [r7, #3]
 8001ad0:	f003 0207 	and.w	r2, r3, #7
 8001ad4:	6879      	ldr	r1, [r7, #4]
 8001ad6:	4613      	mov	r3, r2
 8001ad8:	009b      	lsls	r3, r3, #2
 8001ada:	4413      	add	r3, r2
 8001adc:	00db      	lsls	r3, r3, #3
 8001ade:	440b      	add	r3, r1
 8001ae0:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 8001ae4:	681b      	ldr	r3, [r3, #0]
}
 8001ae6:	4618      	mov	r0, r3
 8001ae8:	370c      	adds	r7, #12
 8001aea:	46bd      	mov	sp, r7
 8001aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001af0:	4770      	bx	lr

08001af2 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8001af2:	b580      	push	{r7, lr}
 8001af4:	b086      	sub	sp, #24
 8001af6:	af00      	add	r7, sp, #0
 8001af8:	60f8      	str	r0, [r7, #12]
 8001afa:	607a      	str	r2, [r7, #4]
 8001afc:	603b      	str	r3, [r7, #0]
 8001afe:	460b      	mov	r3, r1
 8001b00:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001b02:	7afb      	ldrb	r3, [r7, #11]
 8001b04:	f003 0207 	and.w	r2, r3, #7
 8001b08:	4613      	mov	r3, r2
 8001b0a:	009b      	lsls	r3, r3, #2
 8001b0c:	4413      	add	r3, r2
 8001b0e:	00db      	lsls	r3, r3, #3
 8001b10:	3310      	adds	r3, #16
 8001b12:	68fa      	ldr	r2, [r7, #12]
 8001b14:	4413      	add	r3, r2
 8001b16:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8001b18:	697b      	ldr	r3, [r7, #20]
 8001b1a:	687a      	ldr	r2, [r7, #4]
 8001b1c:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8001b1e:	697b      	ldr	r3, [r7, #20]
 8001b20:	683a      	ldr	r2, [r7, #0]
 8001b22:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 8001b24:	697b      	ldr	r3, [r7, #20]
 8001b26:	2201      	movs	r2, #1
 8001b28:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 8001b2c:	697b      	ldr	r3, [r7, #20]
 8001b2e:	683a      	ldr	r2, [r7, #0]
 8001b30:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 8001b32:	697b      	ldr	r3, [r7, #20]
 8001b34:	2200      	movs	r2, #0
 8001b36:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8001b38:	697b      	ldr	r3, [r7, #20]
 8001b3a:	2201      	movs	r2, #1
 8001b3c:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001b3e:	7afb      	ldrb	r3, [r7, #11]
 8001b40:	f003 0307 	and.w	r3, r3, #7
 8001b44:	b2da      	uxtb	r2, r3
 8001b46:	697b      	ldr	r3, [r7, #20]
 8001b48:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8001b4a:	68fb      	ldr	r3, [r7, #12]
 8001b4c:	681b      	ldr	r3, [r3, #0]
 8001b4e:	6979      	ldr	r1, [r7, #20]
 8001b50:	4618      	mov	r0, r3
 8001b52:	f005 fa6a 	bl	800702a <USB_EPStartXfer>

  return HAL_OK;
 8001b56:	2300      	movs	r3, #0
}
 8001b58:	4618      	mov	r0, r3
 8001b5a:	3718      	adds	r7, #24
 8001b5c:	46bd      	mov	sp, r7
 8001b5e:	bd80      	pop	{r7, pc}

08001b60 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b084      	sub	sp, #16
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]
 8001b68:	460b      	mov	r3, r1
 8001b6a:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8001b6c:	78fb      	ldrb	r3, [r7, #3]
 8001b6e:	f003 0307 	and.w	r3, r3, #7
 8001b72:	687a      	ldr	r2, [r7, #4]
 8001b74:	7912      	ldrb	r2, [r2, #4]
 8001b76:	4293      	cmp	r3, r2
 8001b78:	d901      	bls.n	8001b7e <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8001b7a:	2301      	movs	r3, #1
 8001b7c:	e03e      	b.n	8001bfc <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8001b7e:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001b82:	2b00      	cmp	r3, #0
 8001b84:	da0e      	bge.n	8001ba4 <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001b86:	78fb      	ldrb	r3, [r7, #3]
 8001b88:	f003 0207 	and.w	r2, r3, #7
 8001b8c:	4613      	mov	r3, r2
 8001b8e:	009b      	lsls	r3, r3, #2
 8001b90:	4413      	add	r3, r2
 8001b92:	00db      	lsls	r3, r3, #3
 8001b94:	3310      	adds	r3, #16
 8001b96:	687a      	ldr	r2, [r7, #4]
 8001b98:	4413      	add	r3, r2
 8001b9a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001b9c:	68fb      	ldr	r3, [r7, #12]
 8001b9e:	2201      	movs	r2, #1
 8001ba0:	705a      	strb	r2, [r3, #1]
 8001ba2:	e00c      	b.n	8001bbe <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8001ba4:	78fa      	ldrb	r2, [r7, #3]
 8001ba6:	4613      	mov	r3, r2
 8001ba8:	009b      	lsls	r3, r3, #2
 8001baa:	4413      	add	r3, r2
 8001bac:	00db      	lsls	r3, r3, #3
 8001bae:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001bb2:	687a      	ldr	r2, [r7, #4]
 8001bb4:	4413      	add	r3, r2
 8001bb6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001bb8:	68fb      	ldr	r3, [r7, #12]
 8001bba:	2200      	movs	r2, #0
 8001bbc:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8001bbe:	68fb      	ldr	r3, [r7, #12]
 8001bc0:	2201      	movs	r2, #1
 8001bc2:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001bc4:	78fb      	ldrb	r3, [r7, #3]
 8001bc6:	f003 0307 	and.w	r3, r3, #7
 8001bca:	b2da      	uxtb	r2, r3
 8001bcc:	68fb      	ldr	r3, [r7, #12]
 8001bce:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001bd0:	687b      	ldr	r3, [r7, #4]
 8001bd2:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8001bd6:	2b01      	cmp	r3, #1
 8001bd8:	d101      	bne.n	8001bde <HAL_PCD_EP_SetStall+0x7e>
 8001bda:	2302      	movs	r3, #2
 8001bdc:	e00e      	b.n	8001bfc <HAL_PCD_EP_SetStall+0x9c>
 8001bde:	687b      	ldr	r3, [r7, #4]
 8001be0:	2201      	movs	r2, #1
 8001be2:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8001be6:	687b      	ldr	r3, [r7, #4]
 8001be8:	681b      	ldr	r3, [r3, #0]
 8001bea:	68f9      	ldr	r1, [r7, #12]
 8001bec:	4618      	mov	r0, r3
 8001bee:	f006 fdce 	bl	800878e <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8001bfa:	2300      	movs	r3, #0
}
 8001bfc:	4618      	mov	r0, r3
 8001bfe:	3710      	adds	r7, #16
 8001c00:	46bd      	mov	sp, r7
 8001c02:	bd80      	pop	{r7, pc}

08001c04 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b084      	sub	sp, #16
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]
 8001c0c:	460b      	mov	r3, r1
 8001c0e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8001c10:	78fb      	ldrb	r3, [r7, #3]
 8001c12:	f003 030f 	and.w	r3, r3, #15
 8001c16:	687a      	ldr	r2, [r7, #4]
 8001c18:	7912      	ldrb	r2, [r2, #4]
 8001c1a:	4293      	cmp	r3, r2
 8001c1c:	d901      	bls.n	8001c22 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8001c1e:	2301      	movs	r3, #1
 8001c20:	e040      	b.n	8001ca4 <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8001c22:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8001c26:	2b00      	cmp	r3, #0
 8001c28:	da0e      	bge.n	8001c48 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8001c2a:	78fb      	ldrb	r3, [r7, #3]
 8001c2c:	f003 0207 	and.w	r2, r3, #7
 8001c30:	4613      	mov	r3, r2
 8001c32:	009b      	lsls	r3, r3, #2
 8001c34:	4413      	add	r3, r2
 8001c36:	00db      	lsls	r3, r3, #3
 8001c38:	3310      	adds	r3, #16
 8001c3a:	687a      	ldr	r2, [r7, #4]
 8001c3c:	4413      	add	r3, r2
 8001c3e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8001c40:	68fb      	ldr	r3, [r7, #12]
 8001c42:	2201      	movs	r2, #1
 8001c44:	705a      	strb	r2, [r3, #1]
 8001c46:	e00e      	b.n	8001c66 <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8001c48:	78fb      	ldrb	r3, [r7, #3]
 8001c4a:	f003 0207 	and.w	r2, r3, #7
 8001c4e:	4613      	mov	r3, r2
 8001c50:	009b      	lsls	r3, r3, #2
 8001c52:	4413      	add	r3, r2
 8001c54:	00db      	lsls	r3, r3, #3
 8001c56:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001c5a:	687a      	ldr	r2, [r7, #4]
 8001c5c:	4413      	add	r3, r2
 8001c5e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8001c60:	68fb      	ldr	r3, [r7, #12]
 8001c62:	2200      	movs	r2, #0
 8001c64:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8001c66:	68fb      	ldr	r3, [r7, #12]
 8001c68:	2200      	movs	r2, #0
 8001c6a:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8001c6c:	78fb      	ldrb	r3, [r7, #3]
 8001c6e:	f003 0307 	and.w	r3, r3, #7
 8001c72:	b2da      	uxtb	r2, r3
 8001c74:	68fb      	ldr	r3, [r7, #12]
 8001c76:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8001c7e:	2b01      	cmp	r3, #1
 8001c80:	d101      	bne.n	8001c86 <HAL_PCD_EP_ClrStall+0x82>
 8001c82:	2302      	movs	r3, #2
 8001c84:	e00e      	b.n	8001ca4 <HAL_PCD_EP_ClrStall+0xa0>
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	2201      	movs	r2, #1
 8001c8a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	681b      	ldr	r3, [r3, #0]
 8001c92:	68f9      	ldr	r1, [r7, #12]
 8001c94:	4618      	mov	r0, r3
 8001c96:	f006 fdcb 	bl	8008830 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	2200      	movs	r2, #0
 8001c9e:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 8001ca2:	2300      	movs	r3, #0
}
 8001ca4:	4618      	mov	r0, r3
 8001ca6:	3710      	adds	r7, #16
 8001ca8:	46bd      	mov	sp, r7
 8001caa:	bd80      	pop	{r7, pc}

08001cac <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 8001cac:	b580      	push	{r7, lr}
 8001cae:	b096      	sub	sp, #88	@ 0x58
 8001cb0:	af00      	add	r7, sp, #0
 8001cb2:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8001cb4:	e3ad      	b.n	8002412 <PCD_EP_ISR_Handler+0x766>
  {
    wIstr = hpcd->Instance->ISTR;
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8001cbe:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8001cc2:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8001cc6:	b2db      	uxtb	r3, r3
 8001cc8:	f003 030f 	and.w	r3, r3, #15
 8001ccc:	f887 304f 	strb.w	r3, [r7, #79]	@ 0x4f

    if (epindex == 0U)
 8001cd0:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8001cd4:	2b00      	cmp	r3, #0
 8001cd6:	f040 816f 	bne.w	8001fb8 <PCD_EP_ISR_Handler+0x30c>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8001cda:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8001cde:	f003 0310 	and.w	r3, r3, #16
 8001ce2:	2b00      	cmp	r3, #0
 8001ce4:	d14c      	bne.n	8001d80 <PCD_EP_ISR_Handler+0xd4>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8001ce6:	687b      	ldr	r3, [r7, #4]
 8001ce8:	681b      	ldr	r3, [r3, #0]
 8001cea:	881b      	ldrh	r3, [r3, #0]
 8001cec:	b29b      	uxth	r3, r3
 8001cee:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8001cf2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001cf6:	81fb      	strh	r3, [r7, #14]
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	681a      	ldr	r2, [r3, #0]
 8001cfc:	89fb      	ldrh	r3, [r7, #14]
 8001cfe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001d02:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001d06:	b29b      	uxth	r3, r3
 8001d08:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 8001d0a:	687b      	ldr	r3, [r7, #4]
 8001d0c:	3310      	adds	r3, #16
 8001d0e:	657b      	str	r3, [r7, #84]	@ 0x54

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001d18:	b29b      	uxth	r3, r3
 8001d1a:	461a      	mov	r2, r3
 8001d1c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001d1e:	781b      	ldrb	r3, [r3, #0]
 8001d20:	00db      	lsls	r3, r3, #3
 8001d22:	4413      	add	r3, r2
 8001d24:	687a      	ldr	r2, [r7, #4]
 8001d26:	6812      	ldr	r2, [r2, #0]
 8001d28:	4413      	add	r3, r2
 8001d2a:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8001d2e:	881b      	ldrh	r3, [r3, #0]
 8001d30:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001d34:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001d36:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 8001d38:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001d3a:	695a      	ldr	r2, [r3, #20]
 8001d3c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001d3e:	69db      	ldr	r3, [r3, #28]
 8001d40:	441a      	add	r2, r3
 8001d42:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001d44:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8001d46:	2100      	movs	r1, #0
 8001d48:	6878      	ldr	r0, [r7, #4]
 8001d4a:	f008 fc9a 	bl	800a682 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	7b1b      	ldrb	r3, [r3, #12]
 8001d52:	b2db      	uxtb	r3, r3
 8001d54:	2b00      	cmp	r3, #0
 8001d56:	f000 835c 	beq.w	8002412 <PCD_EP_ISR_Handler+0x766>
 8001d5a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001d5c:	699b      	ldr	r3, [r3, #24]
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	f040 8357 	bne.w	8002412 <PCD_EP_ISR_Handler+0x766>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	7b1b      	ldrb	r3, [r3, #12]
 8001d68:	b2db      	uxtb	r3, r3
 8001d6a:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001d6e:	b2da      	uxtb	r2, r3
 8001d70:	687b      	ldr	r3, [r7, #4]
 8001d72:	681b      	ldr	r3, [r3, #0]
 8001d74:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	731a      	strb	r2, [r3, #12]
 8001d7e:	e348      	b.n	8002412 <PCD_EP_ISR_Handler+0x766>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8001d86:	657b      	str	r3, [r7, #84]	@ 0x54
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8001d88:	687b      	ldr	r3, [r7, #4]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	881b      	ldrh	r3, [r3, #0]
 8001d8e:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c

        if ((wEPVal & USB_EP_SETUP) != 0U)
 8001d92:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8001d96:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001d9a:	2b00      	cmp	r3, #0
 8001d9c:	d032      	beq.n	8001e04 <PCD_EP_ISR_Handler+0x158>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8001d9e:	687b      	ldr	r3, [r7, #4]
 8001da0:	681b      	ldr	r3, [r3, #0]
 8001da2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001da6:	b29b      	uxth	r3, r3
 8001da8:	461a      	mov	r2, r3
 8001daa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001dac:	781b      	ldrb	r3, [r3, #0]
 8001dae:	00db      	lsls	r3, r3, #3
 8001db0:	4413      	add	r3, r2
 8001db2:	687a      	ldr	r2, [r7, #4]
 8001db4:	6812      	ldr	r2, [r2, #0]
 8001db6:	4413      	add	r3, r2
 8001db8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8001dbc:	881b      	ldrh	r3, [r3, #0]
 8001dbe:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001dc2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001dc4:	61da      	str	r2, [r3, #28]

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	6818      	ldr	r0, [r3, #0]
 8001dca:	687b      	ldr	r3, [r7, #4]
 8001dcc:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 8001dd0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001dd2:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 8001dd4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001dd6:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8001dd8:	b29b      	uxth	r3, r3
 8001dda:	f006 fe49 	bl	8008a70 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	881b      	ldrh	r3, [r3, #0]
 8001de4:	b29a      	uxth	r2, r3
 8001de6:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8001dea:	4013      	ands	r3, r2
 8001dec:	823b      	strh	r3, [r7, #16]
 8001dee:	687b      	ldr	r3, [r7, #4]
 8001df0:	681b      	ldr	r3, [r3, #0]
 8001df2:	8a3a      	ldrh	r2, [r7, #16]
 8001df4:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001df8:	b292      	uxth	r2, r2
 8001dfa:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 8001dfc:	6878      	ldr	r0, [r7, #4]
 8001dfe:	f008 fc13 	bl	800a628 <HAL_PCD_SetupStageCallback>
 8001e02:	e306      	b.n	8002412 <PCD_EP_ISR_Handler+0x766>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8001e04:	f9b7 304c 	ldrsh.w	r3, [r7, #76]	@ 0x4c
 8001e08:	2b00      	cmp	r3, #0
 8001e0a:	f280 8302 	bge.w	8002412 <PCD_EP_ISR_Handler+0x766>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8001e0e:	687b      	ldr	r3, [r7, #4]
 8001e10:	681b      	ldr	r3, [r3, #0]
 8001e12:	881b      	ldrh	r3, [r3, #0]
 8001e14:	b29a      	uxth	r2, r3
 8001e16:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8001e1a:	4013      	ands	r3, r2
 8001e1c:	83fb      	strh	r3, [r7, #30]
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	8bfa      	ldrh	r2, [r7, #30]
 8001e24:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001e28:	b292      	uxth	r2, r2
 8001e2a:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8001e2c:	687b      	ldr	r3, [r7, #4]
 8001e2e:	681b      	ldr	r3, [r3, #0]
 8001e30:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001e34:	b29b      	uxth	r3, r3
 8001e36:	461a      	mov	r2, r3
 8001e38:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001e3a:	781b      	ldrb	r3, [r3, #0]
 8001e3c:	00db      	lsls	r3, r3, #3
 8001e3e:	4413      	add	r3, r2
 8001e40:	687a      	ldr	r2, [r7, #4]
 8001e42:	6812      	ldr	r2, [r2, #0]
 8001e44:	4413      	add	r3, r2
 8001e46:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8001e4a:	881b      	ldrh	r3, [r3, #0]
 8001e4c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8001e50:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001e52:	61da      	str	r2, [r3, #28]

          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 8001e54:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001e56:	69db      	ldr	r3, [r3, #28]
 8001e58:	2b00      	cmp	r3, #0
 8001e5a:	d019      	beq.n	8001e90 <PCD_EP_ISR_Handler+0x1e4>
 8001e5c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001e5e:	695b      	ldr	r3, [r3, #20]
 8001e60:	2b00      	cmp	r3, #0
 8001e62:	d015      	beq.n	8001e90 <PCD_EP_ISR_Handler+0x1e4>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8001e64:	687b      	ldr	r3, [r7, #4]
 8001e66:	6818      	ldr	r0, [r3, #0]
 8001e68:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001e6a:	6959      	ldr	r1, [r3, #20]
 8001e6c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001e6e:	88da      	ldrh	r2, [r3, #6]
                        ep->pmaadress, (uint16_t)ep->xfer_count);
 8001e70:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001e72:	69db      	ldr	r3, [r3, #28]
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8001e74:	b29b      	uxth	r3, r3
 8001e76:	f006 fdfb 	bl	8008a70 <USB_ReadPMA>

            ep->xfer_buff += ep->xfer_count;
 8001e7a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001e7c:	695a      	ldr	r2, [r3, #20]
 8001e7e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001e80:	69db      	ldr	r3, [r3, #28]
 8001e82:	441a      	add	r2, r3
 8001e84:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001e86:	615a      	str	r2, [r3, #20]

            /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataOutStageCallback(hpcd, 0U);
#else
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8001e88:	2100      	movs	r1, #0
 8001e8a:	6878      	ldr	r0, [r7, #4]
 8001e8c:	f008 fbde 	bl	800a64c <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }

          wEPVal = (uint16_t)PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	681b      	ldr	r3, [r3, #0]
 8001e94:	881b      	ldrh	r3, [r3, #0]
 8001e96:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c

          if (((wEPVal & USB_EP_SETUP) == 0U) && ((wEPVal & USB_EP_RX_STRX) != USB_EP_RX_VALID))
 8001e9a:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8001e9e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	f040 82b5 	bne.w	8002412 <PCD_EP_ISR_Handler+0x766>
 8001ea8:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8001eac:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8001eb0:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8001eb4:	f000 82ad 	beq.w	8002412 <PCD_EP_ISR_Handler+0x766>
          {
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8001eb8:	687b      	ldr	r3, [r7, #4]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	61bb      	str	r3, [r7, #24]
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8001ec6:	b29b      	uxth	r3, r3
 8001ec8:	461a      	mov	r2, r3
 8001eca:	69bb      	ldr	r3, [r7, #24]
 8001ecc:	4413      	add	r3, r2
 8001ece:	61bb      	str	r3, [r7, #24]
 8001ed0:	69bb      	ldr	r3, [r7, #24]
 8001ed2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8001ed6:	617b      	str	r3, [r7, #20]
 8001ed8:	697b      	ldr	r3, [r7, #20]
 8001eda:	881b      	ldrh	r3, [r3, #0]
 8001edc:	b29b      	uxth	r3, r3
 8001ede:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8001ee2:	b29a      	uxth	r2, r3
 8001ee4:	697b      	ldr	r3, [r7, #20]
 8001ee6:	801a      	strh	r2, [r3, #0]
 8001ee8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001eea:	691b      	ldr	r3, [r3, #16]
 8001eec:	2b00      	cmp	r3, #0
 8001eee:	d10a      	bne.n	8001f06 <PCD_EP_ISR_Handler+0x25a>
 8001ef0:	697b      	ldr	r3, [r7, #20]
 8001ef2:	881b      	ldrh	r3, [r3, #0]
 8001ef4:	b29b      	uxth	r3, r3
 8001ef6:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001efa:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001efe:	b29a      	uxth	r2, r3
 8001f00:	697b      	ldr	r3, [r7, #20]
 8001f02:	801a      	strh	r2, [r3, #0]
 8001f04:	e039      	b.n	8001f7a <PCD_EP_ISR_Handler+0x2ce>
 8001f06:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001f08:	691b      	ldr	r3, [r3, #16]
 8001f0a:	2b3e      	cmp	r3, #62	@ 0x3e
 8001f0c:	d818      	bhi.n	8001f40 <PCD_EP_ISR_Handler+0x294>
 8001f0e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001f10:	691b      	ldr	r3, [r3, #16]
 8001f12:	085b      	lsrs	r3, r3, #1
 8001f14:	647b      	str	r3, [r7, #68]	@ 0x44
 8001f16:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001f18:	691b      	ldr	r3, [r3, #16]
 8001f1a:	f003 0301 	and.w	r3, r3, #1
 8001f1e:	2b00      	cmp	r3, #0
 8001f20:	d002      	beq.n	8001f28 <PCD_EP_ISR_Handler+0x27c>
 8001f22:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001f24:	3301      	adds	r3, #1
 8001f26:	647b      	str	r3, [r7, #68]	@ 0x44
 8001f28:	697b      	ldr	r3, [r7, #20]
 8001f2a:	881b      	ldrh	r3, [r3, #0]
 8001f2c:	b29a      	uxth	r2, r3
 8001f2e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001f30:	b29b      	uxth	r3, r3
 8001f32:	029b      	lsls	r3, r3, #10
 8001f34:	b29b      	uxth	r3, r3
 8001f36:	4313      	orrs	r3, r2
 8001f38:	b29a      	uxth	r2, r3
 8001f3a:	697b      	ldr	r3, [r7, #20]
 8001f3c:	801a      	strh	r2, [r3, #0]
 8001f3e:	e01c      	b.n	8001f7a <PCD_EP_ISR_Handler+0x2ce>
 8001f40:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001f42:	691b      	ldr	r3, [r3, #16]
 8001f44:	095b      	lsrs	r3, r3, #5
 8001f46:	647b      	str	r3, [r7, #68]	@ 0x44
 8001f48:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8001f4a:	691b      	ldr	r3, [r3, #16]
 8001f4c:	f003 031f 	and.w	r3, r3, #31
 8001f50:	2b00      	cmp	r3, #0
 8001f52:	d102      	bne.n	8001f5a <PCD_EP_ISR_Handler+0x2ae>
 8001f54:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001f56:	3b01      	subs	r3, #1
 8001f58:	647b      	str	r3, [r7, #68]	@ 0x44
 8001f5a:	697b      	ldr	r3, [r7, #20]
 8001f5c:	881b      	ldrh	r3, [r3, #0]
 8001f5e:	b29a      	uxth	r2, r3
 8001f60:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001f62:	b29b      	uxth	r3, r3
 8001f64:	029b      	lsls	r3, r3, #10
 8001f66:	b29b      	uxth	r3, r3
 8001f68:	4313      	orrs	r3, r2
 8001f6a:	b29b      	uxth	r3, r3
 8001f6c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001f70:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001f74:	b29a      	uxth	r2, r3
 8001f76:	697b      	ldr	r3, [r7, #20]
 8001f78:	801a      	strh	r2, [r3, #0]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	681b      	ldr	r3, [r3, #0]
 8001f7e:	881b      	ldrh	r3, [r3, #0]
 8001f80:	b29b      	uxth	r3, r3
 8001f82:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8001f86:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8001f8a:	827b      	strh	r3, [r7, #18]
 8001f8c:	8a7b      	ldrh	r3, [r7, #18]
 8001f8e:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8001f92:	827b      	strh	r3, [r7, #18]
 8001f94:	8a7b      	ldrh	r3, [r7, #18]
 8001f96:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8001f9a:	827b      	strh	r3, [r7, #18]
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681a      	ldr	r2, [r3, #0]
 8001fa0:	8a7b      	ldrh	r3, [r7, #18]
 8001fa2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8001fa6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8001faa:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001fae:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001fb2:	b29b      	uxth	r3, r3
 8001fb4:	8013      	strh	r3, [r2, #0]
 8001fb6:	e22c      	b.n	8002412 <PCD_EP_ISR_Handler+0x766>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8001fb8:	687b      	ldr	r3, [r7, #4]
 8001fba:	681b      	ldr	r3, [r3, #0]
 8001fbc:	461a      	mov	r2, r3
 8001fbe:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8001fc2:	009b      	lsls	r3, r3, #2
 8001fc4:	4413      	add	r3, r2
 8001fc6:	881b      	ldrh	r3, [r3, #0]
 8001fc8:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8001fcc:	f9b7 304c 	ldrsh.w	r3, [r7, #76]	@ 0x4c
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	f280 80f6 	bge.w	80021c2 <PCD_EP_ISR_Handler+0x516>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	461a      	mov	r2, r3
 8001fdc:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8001fe0:	009b      	lsls	r3, r3, #2
 8001fe2:	4413      	add	r3, r2
 8001fe4:	881b      	ldrh	r3, [r3, #0]
 8001fe6:	b29a      	uxth	r2, r3
 8001fe8:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8001fec:	4013      	ands	r3, r2
 8001fee:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 8001ff2:	687b      	ldr	r3, [r7, #4]
 8001ff4:	681b      	ldr	r3, [r3, #0]
 8001ff6:	461a      	mov	r2, r3
 8001ff8:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 8001ffc:	009b      	lsls	r3, r3, #2
 8001ffe:	4413      	add	r3, r2
 8002000:	f8b7 204a 	ldrh.w	r2, [r7, #74]	@ 0x4a
 8002004:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8002008:	b292      	uxth	r2, r2
 800200a:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 800200c:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 8002010:	4613      	mov	r3, r2
 8002012:	009b      	lsls	r3, r3, #2
 8002014:	4413      	add	r3, r2
 8002016:	00db      	lsls	r3, r3, #3
 8002018:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800201c:	687a      	ldr	r2, [r7, #4]
 800201e:	4413      	add	r3, r2
 8002020:	657b      	str	r3, [r7, #84]	@ 0x54

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8002022:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002024:	7b1b      	ldrb	r3, [r3, #12]
 8002026:	2b00      	cmp	r3, #0
 8002028:	d123      	bne.n	8002072 <PCD_EP_ISR_Handler+0x3c6>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002032:	b29b      	uxth	r3, r3
 8002034:	461a      	mov	r2, r3
 8002036:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002038:	781b      	ldrb	r3, [r3, #0]
 800203a:	00db      	lsls	r3, r3, #3
 800203c:	4413      	add	r3, r2
 800203e:	687a      	ldr	r2, [r7, #4]
 8002040:	6812      	ldr	r2, [r2, #0]
 8002042:	4413      	add	r3, r2
 8002044:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8002048:	881b      	ldrh	r3, [r3, #0]
 800204a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800204e:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

          if (count != 0U)
 8002052:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002056:	2b00      	cmp	r3, #0
 8002058:	f000 808e 	beq.w	8002178 <PCD_EP_ISR_Handler+0x4cc>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	6818      	ldr	r0, [r3, #0]
 8002060:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002062:	6959      	ldr	r1, [r3, #20]
 8002064:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002066:	88da      	ldrh	r2, [r3, #6]
 8002068:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800206c:	f006 fd00 	bl	8008a70 <USB_ReadPMA>
 8002070:	e082      	b.n	8002178 <PCD_EP_ISR_Handler+0x4cc>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8002072:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002074:	78db      	ldrb	r3, [r3, #3]
 8002076:	2b02      	cmp	r3, #2
 8002078:	d10a      	bne.n	8002090 <PCD_EP_ISR_Handler+0x3e4>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 800207a:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 800207e:	461a      	mov	r2, r3
 8002080:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8002082:	6878      	ldr	r0, [r7, #4]
 8002084:	f000 f9d3 	bl	800242e <HAL_PCD_EP_DB_Receive>
 8002088:	4603      	mov	r3, r0
 800208a:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50
 800208e:	e073      	b.n	8002178 <PCD_EP_ISR_Handler+0x4cc>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8002090:	687b      	ldr	r3, [r7, #4]
 8002092:	681b      	ldr	r3, [r3, #0]
 8002094:	461a      	mov	r2, r3
 8002096:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002098:	781b      	ldrb	r3, [r3, #0]
 800209a:	009b      	lsls	r3, r3, #2
 800209c:	4413      	add	r3, r2
 800209e:	881b      	ldrh	r3, [r3, #0]
 80020a0:	b29b      	uxth	r3, r3
 80020a2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80020a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80020aa:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	681b      	ldr	r3, [r3, #0]
 80020b2:	461a      	mov	r2, r3
 80020b4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80020b6:	781b      	ldrb	r3, [r3, #0]
 80020b8:	009b      	lsls	r3, r3, #2
 80020ba:	441a      	add	r2, r3
 80020bc:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
 80020c0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80020c4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80020c8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80020cc:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 80020d0:	b29b      	uxth	r3, r3
 80020d2:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 80020d4:	687b      	ldr	r3, [r7, #4]
 80020d6:	681b      	ldr	r3, [r3, #0]
 80020d8:	461a      	mov	r2, r3
 80020da:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80020dc:	781b      	ldrb	r3, [r3, #0]
 80020de:	009b      	lsls	r3, r3, #2
 80020e0:	4413      	add	r3, r2
 80020e2:	881b      	ldrh	r3, [r3, #0]
 80020e4:	b29b      	uxth	r3, r3
 80020e6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80020ea:	2b00      	cmp	r3, #0
 80020ec:	d022      	beq.n	8002134 <PCD_EP_ISR_Handler+0x488>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80020f6:	b29b      	uxth	r3, r3
 80020f8:	461a      	mov	r2, r3
 80020fa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80020fc:	781b      	ldrb	r3, [r3, #0]
 80020fe:	00db      	lsls	r3, r3, #3
 8002100:	4413      	add	r3, r2
 8002102:	687a      	ldr	r2, [r7, #4]
 8002104:	6812      	ldr	r2, [r2, #0]
 8002106:	4413      	add	r3, r2
 8002108:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800210c:	881b      	ldrh	r3, [r3, #0]
 800210e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002112:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

              if (count != 0U)
 8002116:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800211a:	2b00      	cmp	r3, #0
 800211c:	d02c      	beq.n	8002178 <PCD_EP_ISR_Handler+0x4cc>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	6818      	ldr	r0, [r3, #0]
 8002122:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002124:	6959      	ldr	r1, [r3, #20]
 8002126:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002128:	891a      	ldrh	r2, [r3, #8]
 800212a:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800212e:	f006 fc9f 	bl	8008a70 <USB_ReadPMA>
 8002132:	e021      	b.n	8002178 <PCD_EP_ISR_Handler+0x4cc>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800213c:	b29b      	uxth	r3, r3
 800213e:	461a      	mov	r2, r3
 8002140:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002142:	781b      	ldrb	r3, [r3, #0]
 8002144:	00db      	lsls	r3, r3, #3
 8002146:	4413      	add	r3, r2
 8002148:	687a      	ldr	r2, [r7, #4]
 800214a:	6812      	ldr	r2, [r2, #0]
 800214c:	4413      	add	r3, r2
 800214e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8002152:	881b      	ldrh	r3, [r3, #0]
 8002154:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002158:	f8a7 3050 	strh.w	r3, [r7, #80]	@ 0x50

              if (count != 0U)
 800215c:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002160:	2b00      	cmp	r3, #0
 8002162:	d009      	beq.n	8002178 <PCD_EP_ISR_Handler+0x4cc>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	6818      	ldr	r0, [r3, #0]
 8002168:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800216a:	6959      	ldr	r1, [r3, #20]
 800216c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800216e:	895a      	ldrh	r2, [r3, #10]
 8002170:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002174:	f006 fc7c 	bl	8008a70 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8002178:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800217a:	69da      	ldr	r2, [r3, #28]
 800217c:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 8002180:	441a      	add	r2, r3
 8002182:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002184:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += count;
 8002186:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002188:	695a      	ldr	r2, [r3, #20]
 800218a:	f8b7 3050 	ldrh.w	r3, [r7, #80]	@ 0x50
 800218e:	441a      	add	r2, r3
 8002190:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002192:	615a      	str	r2, [r3, #20]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8002194:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002196:	699b      	ldr	r3, [r3, #24]
 8002198:	2b00      	cmp	r3, #0
 800219a:	d005      	beq.n	80021a8 <PCD_EP_ISR_Handler+0x4fc>
 800219c:	f8b7 2050 	ldrh.w	r2, [r7, #80]	@ 0x50
 80021a0:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80021a2:	691b      	ldr	r3, [r3, #16]
 80021a4:	429a      	cmp	r2, r3
 80021a6:	d206      	bcs.n	80021b6 <PCD_EP_ISR_Handler+0x50a>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 80021a8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80021aa:	781b      	ldrb	r3, [r3, #0]
 80021ac:	4619      	mov	r1, r3
 80021ae:	6878      	ldr	r0, [r7, #4]
 80021b0:	f008 fa4c 	bl	800a64c <HAL_PCD_DataOutStageCallback>
 80021b4:	e005      	b.n	80021c2 <PCD_EP_ISR_Handler+0x516>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 80021b6:	687b      	ldr	r3, [r7, #4]
 80021b8:	681b      	ldr	r3, [r3, #0]
 80021ba:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80021bc:	4618      	mov	r0, r3
 80021be:	f004 ff34 	bl	800702a <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 80021c2:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 80021c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	f000 8121 	beq.w	8002412 <PCD_EP_ISR_Handler+0x766>
      {
        ep = &hpcd->IN_ep[epindex];
 80021d0:	f897 204f 	ldrb.w	r2, [r7, #79]	@ 0x4f
 80021d4:	4613      	mov	r3, r2
 80021d6:	009b      	lsls	r3, r3, #2
 80021d8:	4413      	add	r3, r2
 80021da:	00db      	lsls	r3, r3, #3
 80021dc:	3310      	adds	r3, #16
 80021de:	687a      	ldr	r2, [r7, #4]
 80021e0:	4413      	add	r3, r2
 80021e2:	657b      	str	r3, [r7, #84]	@ 0x54

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	461a      	mov	r2, r3
 80021ea:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 80021ee:	009b      	lsls	r3, r3, #2
 80021f0:	4413      	add	r3, r2
 80021f2:	881b      	ldrh	r3, [r3, #0]
 80021f4:	b29b      	uxth	r3, r3
 80021f6:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 80021fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80021fe:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 8002202:	687b      	ldr	r3, [r7, #4]
 8002204:	681b      	ldr	r3, [r3, #0]
 8002206:	461a      	mov	r2, r3
 8002208:	f897 304f 	ldrb.w	r3, [r7, #79]	@ 0x4f
 800220c:	009b      	lsls	r3, r3, #2
 800220e:	441a      	add	r2, r3
 8002210:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8002214:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002218:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800221c:	b29b      	uxth	r3, r3
 800221e:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8002220:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002222:	78db      	ldrb	r3, [r3, #3]
 8002224:	2b01      	cmp	r3, #1
 8002226:	f040 80a2 	bne.w	800236e <PCD_EP_ISR_Handler+0x6c2>
        {
          ep->xfer_len = 0U;
 800222a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800222c:	2200      	movs	r2, #0
 800222e:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8002230:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002232:	7b1b      	ldrb	r3, [r3, #12]
 8002234:	2b00      	cmp	r3, #0
 8002236:	f000 8093 	beq.w	8002360 <PCD_EP_ISR_Handler+0x6b4>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800223a:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 800223e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002242:	2b00      	cmp	r3, #0
 8002244:	d046      	beq.n	80022d4 <PCD_EP_ISR_Handler+0x628>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002246:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002248:	785b      	ldrb	r3, [r3, #1]
 800224a:	2b00      	cmp	r3, #0
 800224c:	d126      	bne.n	800229c <PCD_EP_ISR_Handler+0x5f0>
 800224e:	687b      	ldr	r3, [r7, #4]
 8002250:	681b      	ldr	r3, [r3, #0]
 8002252:	627b      	str	r3, [r7, #36]	@ 0x24
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	681b      	ldr	r3, [r3, #0]
 8002258:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800225c:	b29b      	uxth	r3, r3
 800225e:	461a      	mov	r2, r3
 8002260:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002262:	4413      	add	r3, r2
 8002264:	627b      	str	r3, [r7, #36]	@ 0x24
 8002266:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002268:	781b      	ldrb	r3, [r3, #0]
 800226a:	00da      	lsls	r2, r3, #3
 800226c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800226e:	4413      	add	r3, r2
 8002270:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002274:	623b      	str	r3, [r7, #32]
 8002276:	6a3b      	ldr	r3, [r7, #32]
 8002278:	881b      	ldrh	r3, [r3, #0]
 800227a:	b29b      	uxth	r3, r3
 800227c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002280:	b29a      	uxth	r2, r3
 8002282:	6a3b      	ldr	r3, [r7, #32]
 8002284:	801a      	strh	r2, [r3, #0]
 8002286:	6a3b      	ldr	r3, [r7, #32]
 8002288:	881b      	ldrh	r3, [r3, #0]
 800228a:	b29b      	uxth	r3, r3
 800228c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002290:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002294:	b29a      	uxth	r2, r3
 8002296:	6a3b      	ldr	r3, [r7, #32]
 8002298:	801a      	strh	r2, [r3, #0]
 800229a:	e061      	b.n	8002360 <PCD_EP_ISR_Handler+0x6b4>
 800229c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800229e:	785b      	ldrb	r3, [r3, #1]
 80022a0:	2b01      	cmp	r3, #1
 80022a2:	d15d      	bne.n	8002360 <PCD_EP_ISR_Handler+0x6b4>
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	681b      	ldr	r3, [r3, #0]
 80022a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	681b      	ldr	r3, [r3, #0]
 80022ae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80022b2:	b29b      	uxth	r3, r3
 80022b4:	461a      	mov	r2, r3
 80022b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80022b8:	4413      	add	r3, r2
 80022ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80022bc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80022be:	781b      	ldrb	r3, [r3, #0]
 80022c0:	00da      	lsls	r2, r3, #3
 80022c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80022c4:	4413      	add	r3, r2
 80022c6:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80022ca:	62bb      	str	r3, [r7, #40]	@ 0x28
 80022cc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80022ce:	2200      	movs	r2, #0
 80022d0:	801a      	strh	r2, [r3, #0]
 80022d2:	e045      	b.n	8002360 <PCD_EP_ISR_Handler+0x6b4>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80022da:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80022dc:	785b      	ldrb	r3, [r3, #1]
 80022de:	2b00      	cmp	r3, #0
 80022e0:	d126      	bne.n	8002330 <PCD_EP_ISR_Handler+0x684>
 80022e2:	687b      	ldr	r3, [r7, #4]
 80022e4:	681b      	ldr	r3, [r3, #0]
 80022e6:	637b      	str	r3, [r7, #52]	@ 0x34
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80022f0:	b29b      	uxth	r3, r3
 80022f2:	461a      	mov	r2, r3
 80022f4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80022f6:	4413      	add	r3, r2
 80022f8:	637b      	str	r3, [r7, #52]	@ 0x34
 80022fa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80022fc:	781b      	ldrb	r3, [r3, #0]
 80022fe:	00da      	lsls	r2, r3, #3
 8002300:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002302:	4413      	add	r3, r2
 8002304:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8002308:	633b      	str	r3, [r7, #48]	@ 0x30
 800230a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800230c:	881b      	ldrh	r3, [r3, #0]
 800230e:	b29b      	uxth	r3, r3
 8002310:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002314:	b29a      	uxth	r2, r3
 8002316:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002318:	801a      	strh	r2, [r3, #0]
 800231a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800231c:	881b      	ldrh	r3, [r3, #0]
 800231e:	b29b      	uxth	r3, r3
 8002320:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002324:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002328:	b29a      	uxth	r2, r3
 800232a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800232c:	801a      	strh	r2, [r3, #0]
 800232e:	e017      	b.n	8002360 <PCD_EP_ISR_Handler+0x6b4>
 8002330:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002332:	785b      	ldrb	r3, [r3, #1]
 8002334:	2b01      	cmp	r3, #1
 8002336:	d113      	bne.n	8002360 <PCD_EP_ISR_Handler+0x6b4>
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	681b      	ldr	r3, [r3, #0]
 800233c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002340:	b29b      	uxth	r3, r3
 8002342:	461a      	mov	r2, r3
 8002344:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002346:	4413      	add	r3, r2
 8002348:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800234a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800234c:	781b      	ldrb	r3, [r3, #0]
 800234e:	00da      	lsls	r2, r3, #3
 8002350:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002352:	4413      	add	r3, r2
 8002354:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8002358:	63bb      	str	r3, [r7, #56]	@ 0x38
 800235a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800235c:	2200      	movs	r2, #0
 800235e:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002360:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002362:	781b      	ldrb	r3, [r3, #0]
 8002364:	4619      	mov	r1, r3
 8002366:	6878      	ldr	r0, [r7, #4]
 8002368:	f008 f98b 	bl	800a682 <HAL_PCD_DataInStageCallback>
 800236c:	e051      	b.n	8002412 <PCD_EP_ISR_Handler+0x766>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 800236e:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8002372:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002376:	2b00      	cmp	r3, #0
 8002378:	d144      	bne.n	8002404 <PCD_EP_ISR_Handler+0x758>
          {
            /* multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	681b      	ldr	r3, [r3, #0]
 800237e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002382:	b29b      	uxth	r3, r3
 8002384:	461a      	mov	r2, r3
 8002386:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002388:	781b      	ldrb	r3, [r3, #0]
 800238a:	00db      	lsls	r3, r3, #3
 800238c:	4413      	add	r3, r2
 800238e:	687a      	ldr	r2, [r7, #4]
 8002390:	6812      	ldr	r2, [r2, #0]
 8002392:	4413      	add	r3, r2
 8002394:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002398:	881b      	ldrh	r3, [r3, #0]
 800239a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800239e:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40

            if (ep->xfer_len > TxPctSize)
 80023a2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80023a4:	699a      	ldr	r2, [r3, #24]
 80023a6:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80023aa:	429a      	cmp	r2, r3
 80023ac:	d907      	bls.n	80023be <PCD_EP_ISR_Handler+0x712>
            {
              ep->xfer_len -= TxPctSize;
 80023ae:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80023b0:	699a      	ldr	r2, [r3, #24]
 80023b2:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80023b6:	1ad2      	subs	r2, r2, r3
 80023b8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80023ba:	619a      	str	r2, [r3, #24]
 80023bc:	e002      	b.n	80023c4 <PCD_EP_ISR_Handler+0x718>
            }
            else
            {
              ep->xfer_len = 0U;
 80023be:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80023c0:	2200      	movs	r2, #0
 80023c2:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 80023c4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80023c6:	699b      	ldr	r3, [r3, #24]
 80023c8:	2b00      	cmp	r3, #0
 80023ca:	d106      	bne.n	80023da <PCD_EP_ISR_Handler+0x72e>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80023cc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80023ce:	781b      	ldrb	r3, [r3, #0]
 80023d0:	4619      	mov	r1, r3
 80023d2:	6878      	ldr	r0, [r7, #4]
 80023d4:	f008 f955 	bl	800a682 <HAL_PCD_DataInStageCallback>
 80023d8:	e01b      	b.n	8002412 <PCD_EP_ISR_Handler+0x766>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 80023da:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80023dc:	695a      	ldr	r2, [r3, #20]
 80023de:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80023e2:	441a      	add	r2, r3
 80023e4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80023e6:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 80023e8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80023ea:	69da      	ldr	r2, [r3, #28]
 80023ec:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80023f0:	441a      	add	r2, r3
 80023f2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80023f4:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80023fc:	4618      	mov	r0, r3
 80023fe:	f004 fe14 	bl	800702a <USB_EPStartXfer>
 8002402:	e006      	b.n	8002412 <PCD_EP_ISR_Handler+0x766>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8002404:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8002408:	461a      	mov	r2, r3
 800240a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800240c:	6878      	ldr	r0, [r7, #4]
 800240e:	f000 f917 	bl	8002640 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	681b      	ldr	r3, [r3, #0]
 8002416:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800241a:	b29b      	uxth	r3, r3
 800241c:	b21b      	sxth	r3, r3
 800241e:	2b00      	cmp	r3, #0
 8002420:	f6ff ac49 	blt.w	8001cb6 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8002424:	2300      	movs	r3, #0
}
 8002426:	4618      	mov	r0, r3
 8002428:	3758      	adds	r7, #88	@ 0x58
 800242a:	46bd      	mov	sp, r7
 800242c:	bd80      	pop	{r7, pc}

0800242e <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 800242e:	b580      	push	{r7, lr}
 8002430:	b088      	sub	sp, #32
 8002432:	af00      	add	r7, sp, #0
 8002434:	60f8      	str	r0, [r7, #12]
 8002436:	60b9      	str	r1, [r7, #8]
 8002438:	4613      	mov	r3, r2
 800243a:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 800243c:	88fb      	ldrh	r3, [r7, #6]
 800243e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002442:	2b00      	cmp	r3, #0
 8002444:	d07c      	beq.n	8002540 <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800244e:	b29b      	uxth	r3, r3
 8002450:	461a      	mov	r2, r3
 8002452:	68bb      	ldr	r3, [r7, #8]
 8002454:	781b      	ldrb	r3, [r3, #0]
 8002456:	00db      	lsls	r3, r3, #3
 8002458:	4413      	add	r3, r2
 800245a:	68fa      	ldr	r2, [r7, #12]
 800245c:	6812      	ldr	r2, [r2, #0]
 800245e:	4413      	add	r3, r2
 8002460:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002464:	881b      	ldrh	r3, [r3, #0]
 8002466:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800246a:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 800246c:	68bb      	ldr	r3, [r7, #8]
 800246e:	699a      	ldr	r2, [r3, #24]
 8002470:	8b7b      	ldrh	r3, [r7, #26]
 8002472:	429a      	cmp	r2, r3
 8002474:	d306      	bcc.n	8002484 <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 8002476:	68bb      	ldr	r3, [r7, #8]
 8002478:	699a      	ldr	r2, [r3, #24]
 800247a:	8b7b      	ldrh	r3, [r7, #26]
 800247c:	1ad2      	subs	r2, r2, r3
 800247e:	68bb      	ldr	r3, [r7, #8]
 8002480:	619a      	str	r2, [r3, #24]
 8002482:	e002      	b.n	800248a <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 8002484:	68bb      	ldr	r3, [r7, #8]
 8002486:	2200      	movs	r2, #0
 8002488:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 800248a:	68bb      	ldr	r3, [r7, #8]
 800248c:	699b      	ldr	r3, [r3, #24]
 800248e:	2b00      	cmp	r3, #0
 8002490:	d123      	bne.n	80024da <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8002492:	68fb      	ldr	r3, [r7, #12]
 8002494:	681b      	ldr	r3, [r3, #0]
 8002496:	461a      	mov	r2, r3
 8002498:	68bb      	ldr	r3, [r7, #8]
 800249a:	781b      	ldrb	r3, [r3, #0]
 800249c:	009b      	lsls	r3, r3, #2
 800249e:	4413      	add	r3, r2
 80024a0:	881b      	ldrh	r3, [r3, #0]
 80024a2:	b29b      	uxth	r3, r3
 80024a4:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80024a8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80024ac:	833b      	strh	r3, [r7, #24]
 80024ae:	8b3b      	ldrh	r3, [r7, #24]
 80024b0:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80024b4:	833b      	strh	r3, [r7, #24]
 80024b6:	68fb      	ldr	r3, [r7, #12]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	461a      	mov	r2, r3
 80024bc:	68bb      	ldr	r3, [r7, #8]
 80024be:	781b      	ldrb	r3, [r3, #0]
 80024c0:	009b      	lsls	r3, r3, #2
 80024c2:	441a      	add	r2, r3
 80024c4:	8b3b      	ldrh	r3, [r7, #24]
 80024c6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80024ca:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80024ce:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80024d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80024d6:	b29b      	uxth	r3, r3
 80024d8:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 80024da:	88fb      	ldrh	r3, [r7, #6]
 80024dc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80024e0:	2b00      	cmp	r3, #0
 80024e2:	d01f      	beq.n	8002524 <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	461a      	mov	r2, r3
 80024ea:	68bb      	ldr	r3, [r7, #8]
 80024ec:	781b      	ldrb	r3, [r3, #0]
 80024ee:	009b      	lsls	r3, r3, #2
 80024f0:	4413      	add	r3, r2
 80024f2:	881b      	ldrh	r3, [r3, #0]
 80024f4:	b29b      	uxth	r3, r3
 80024f6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80024fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80024fe:	82fb      	strh	r3, [r7, #22]
 8002500:	68fb      	ldr	r3, [r7, #12]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	461a      	mov	r2, r3
 8002506:	68bb      	ldr	r3, [r7, #8]
 8002508:	781b      	ldrb	r3, [r3, #0]
 800250a:	009b      	lsls	r3, r3, #2
 800250c:	441a      	add	r2, r3
 800250e:	8afb      	ldrh	r3, [r7, #22]
 8002510:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002514:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002518:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800251c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8002520:	b29b      	uxth	r3, r3
 8002522:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8002524:	8b7b      	ldrh	r3, [r7, #26]
 8002526:	2b00      	cmp	r3, #0
 8002528:	f000 8085 	beq.w	8002636 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800252c:	68fb      	ldr	r3, [r7, #12]
 800252e:	6818      	ldr	r0, [r3, #0]
 8002530:	68bb      	ldr	r3, [r7, #8]
 8002532:	6959      	ldr	r1, [r3, #20]
 8002534:	68bb      	ldr	r3, [r7, #8]
 8002536:	891a      	ldrh	r2, [r3, #8]
 8002538:	8b7b      	ldrh	r3, [r7, #26]
 800253a:	f006 fa99 	bl	8008a70 <USB_ReadPMA>
 800253e:	e07a      	b.n	8002636 <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002540:	68fb      	ldr	r3, [r7, #12]
 8002542:	681b      	ldr	r3, [r3, #0]
 8002544:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002548:	b29b      	uxth	r3, r3
 800254a:	461a      	mov	r2, r3
 800254c:	68bb      	ldr	r3, [r7, #8]
 800254e:	781b      	ldrb	r3, [r3, #0]
 8002550:	00db      	lsls	r3, r3, #3
 8002552:	4413      	add	r3, r2
 8002554:	68fa      	ldr	r2, [r7, #12]
 8002556:	6812      	ldr	r2, [r2, #0]
 8002558:	4413      	add	r3, r2
 800255a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800255e:	881b      	ldrh	r3, [r3, #0]
 8002560:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002564:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8002566:	68bb      	ldr	r3, [r7, #8]
 8002568:	699a      	ldr	r2, [r3, #24]
 800256a:	8b7b      	ldrh	r3, [r7, #26]
 800256c:	429a      	cmp	r2, r3
 800256e:	d306      	bcc.n	800257e <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 8002570:	68bb      	ldr	r3, [r7, #8]
 8002572:	699a      	ldr	r2, [r3, #24]
 8002574:	8b7b      	ldrh	r3, [r7, #26]
 8002576:	1ad2      	subs	r2, r2, r3
 8002578:	68bb      	ldr	r3, [r7, #8]
 800257a:	619a      	str	r2, [r3, #24]
 800257c:	e002      	b.n	8002584 <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 800257e:	68bb      	ldr	r3, [r7, #8]
 8002580:	2200      	movs	r2, #0
 8002582:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8002584:	68bb      	ldr	r3, [r7, #8]
 8002586:	699b      	ldr	r3, [r3, #24]
 8002588:	2b00      	cmp	r3, #0
 800258a:	d123      	bne.n	80025d4 <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800258c:	68fb      	ldr	r3, [r7, #12]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	461a      	mov	r2, r3
 8002592:	68bb      	ldr	r3, [r7, #8]
 8002594:	781b      	ldrb	r3, [r3, #0]
 8002596:	009b      	lsls	r3, r3, #2
 8002598:	4413      	add	r3, r2
 800259a:	881b      	ldrh	r3, [r3, #0]
 800259c:	b29b      	uxth	r3, r3
 800259e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80025a2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80025a6:	83fb      	strh	r3, [r7, #30]
 80025a8:	8bfb      	ldrh	r3, [r7, #30]
 80025aa:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 80025ae:	83fb      	strh	r3, [r7, #30]
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	681b      	ldr	r3, [r3, #0]
 80025b4:	461a      	mov	r2, r3
 80025b6:	68bb      	ldr	r3, [r7, #8]
 80025b8:	781b      	ldrb	r3, [r3, #0]
 80025ba:	009b      	lsls	r3, r3, #2
 80025bc:	441a      	add	r2, r3
 80025be:	8bfb      	ldrh	r3, [r7, #30]
 80025c0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80025c4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80025c8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80025cc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80025d0:	b29b      	uxth	r3, r3
 80025d2:	8013      	strh	r3, [r2, #0]
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 80025d4:	88fb      	ldrh	r3, [r7, #6]
 80025d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d11f      	bne.n	800261e <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80025de:	68fb      	ldr	r3, [r7, #12]
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	461a      	mov	r2, r3
 80025e4:	68bb      	ldr	r3, [r7, #8]
 80025e6:	781b      	ldrb	r3, [r3, #0]
 80025e8:	009b      	lsls	r3, r3, #2
 80025ea:	4413      	add	r3, r2
 80025ec:	881b      	ldrh	r3, [r3, #0]
 80025ee:	b29b      	uxth	r3, r3
 80025f0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80025f4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80025f8:	83bb      	strh	r3, [r7, #28]
 80025fa:	68fb      	ldr	r3, [r7, #12]
 80025fc:	681b      	ldr	r3, [r3, #0]
 80025fe:	461a      	mov	r2, r3
 8002600:	68bb      	ldr	r3, [r7, #8]
 8002602:	781b      	ldrb	r3, [r3, #0]
 8002604:	009b      	lsls	r3, r3, #2
 8002606:	441a      	add	r2, r3
 8002608:	8bbb      	ldrh	r3, [r7, #28]
 800260a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800260e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002612:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002616:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800261a:	b29b      	uxth	r3, r3
 800261c:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 800261e:	8b7b      	ldrh	r3, [r7, #26]
 8002620:	2b00      	cmp	r3, #0
 8002622:	d008      	beq.n	8002636 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	6818      	ldr	r0, [r3, #0]
 8002628:	68bb      	ldr	r3, [r7, #8]
 800262a:	6959      	ldr	r1, [r3, #20]
 800262c:	68bb      	ldr	r3, [r7, #8]
 800262e:	895a      	ldrh	r2, [r3, #10]
 8002630:	8b7b      	ldrh	r3, [r7, #26]
 8002632:	f006 fa1d 	bl	8008a70 <USB_ReadPMA>
    }
  }

  return count;
 8002636:	8b7b      	ldrh	r3, [r7, #26]
}
 8002638:	4618      	mov	r0, r3
 800263a:	3720      	adds	r7, #32
 800263c:	46bd      	mov	sp, r7
 800263e:	bd80      	pop	{r7, pc}

08002640 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	b0a4      	sub	sp, #144	@ 0x90
 8002644:	af00      	add	r7, sp, #0
 8002646:	60f8      	str	r0, [r7, #12]
 8002648:	60b9      	str	r1, [r7, #8]
 800264a:	4613      	mov	r3, r2
 800264c:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800264e:	88fb      	ldrh	r3, [r7, #6]
 8002650:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002654:	2b00      	cmp	r3, #0
 8002656:	f000 81db 	beq.w	8002a10 <HAL_PCD_EP_DB_Transmit+0x3d0>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800265a:	68fb      	ldr	r3, [r7, #12]
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002662:	b29b      	uxth	r3, r3
 8002664:	461a      	mov	r2, r3
 8002666:	68bb      	ldr	r3, [r7, #8]
 8002668:	781b      	ldrb	r3, [r3, #0]
 800266a:	00db      	lsls	r3, r3, #3
 800266c:	4413      	add	r3, r2
 800266e:	68fa      	ldr	r2, [r7, #12]
 8002670:	6812      	ldr	r2, [r2, #0]
 8002672:	4413      	add	r3, r2
 8002674:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002678:	881b      	ldrh	r3, [r3, #0]
 800267a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800267e:	f8a7 3088 	strh.w	r3, [r7, #136]	@ 0x88

    if (ep->xfer_len > TxPctSize)
 8002682:	68bb      	ldr	r3, [r7, #8]
 8002684:	699a      	ldr	r2, [r3, #24]
 8002686:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 800268a:	429a      	cmp	r2, r3
 800268c:	d907      	bls.n	800269e <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 800268e:	68bb      	ldr	r3, [r7, #8]
 8002690:	699a      	ldr	r2, [r3, #24]
 8002692:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8002696:	1ad2      	subs	r2, r2, r3
 8002698:	68bb      	ldr	r3, [r7, #8]
 800269a:	619a      	str	r2, [r3, #24]
 800269c:	e002      	b.n	80026a4 <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 800269e:	68bb      	ldr	r3, [r7, #8]
 80026a0:	2200      	movs	r2, #0
 80026a2:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 80026a4:	68bb      	ldr	r3, [r7, #8]
 80026a6:	699b      	ldr	r3, [r3, #24]
 80026a8:	2b00      	cmp	r3, #0
 80026aa:	f040 80b9 	bne.w	8002820 <HAL_PCD_EP_DB_Transmit+0x1e0>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80026ae:	68bb      	ldr	r3, [r7, #8]
 80026b0:	785b      	ldrb	r3, [r3, #1]
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d126      	bne.n	8002704 <HAL_PCD_EP_DB_Transmit+0xc4>
 80026b6:	68fb      	ldr	r3, [r7, #12]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80026c4:	b29b      	uxth	r3, r3
 80026c6:	461a      	mov	r2, r3
 80026c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80026ca:	4413      	add	r3, r2
 80026cc:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80026ce:	68bb      	ldr	r3, [r7, #8]
 80026d0:	781b      	ldrb	r3, [r3, #0]
 80026d2:	00da      	lsls	r2, r3, #3
 80026d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80026d6:	4413      	add	r3, r2
 80026d8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80026dc:	62bb      	str	r3, [r7, #40]	@ 0x28
 80026de:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80026e0:	881b      	ldrh	r3, [r3, #0]
 80026e2:	b29b      	uxth	r3, r3
 80026e4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80026e8:	b29a      	uxth	r2, r3
 80026ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80026ec:	801a      	strh	r2, [r3, #0]
 80026ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80026f0:	881b      	ldrh	r3, [r3, #0]
 80026f2:	b29b      	uxth	r3, r3
 80026f4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80026f8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80026fc:	b29a      	uxth	r2, r3
 80026fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002700:	801a      	strh	r2, [r3, #0]
 8002702:	e01a      	b.n	800273a <HAL_PCD_EP_DB_Transmit+0xfa>
 8002704:	68bb      	ldr	r3, [r7, #8]
 8002706:	785b      	ldrb	r3, [r3, #1]
 8002708:	2b01      	cmp	r3, #1
 800270a:	d116      	bne.n	800273a <HAL_PCD_EP_DB_Transmit+0xfa>
 800270c:	68fb      	ldr	r3, [r7, #12]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	637b      	str	r3, [r7, #52]	@ 0x34
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800271a:	b29b      	uxth	r3, r3
 800271c:	461a      	mov	r2, r3
 800271e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8002720:	4413      	add	r3, r2
 8002722:	637b      	str	r3, [r7, #52]	@ 0x34
 8002724:	68bb      	ldr	r3, [r7, #8]
 8002726:	781b      	ldrb	r3, [r3, #0]
 8002728:	00da      	lsls	r2, r3, #3
 800272a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800272c:	4413      	add	r3, r2
 800272e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002732:	633b      	str	r3, [r7, #48]	@ 0x30
 8002734:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002736:	2200      	movs	r2, #0
 8002738:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	627b      	str	r3, [r7, #36]	@ 0x24
 8002740:	68bb      	ldr	r3, [r7, #8]
 8002742:	785b      	ldrb	r3, [r3, #1]
 8002744:	2b00      	cmp	r3, #0
 8002746:	d126      	bne.n	8002796 <HAL_PCD_EP_DB_Transmit+0x156>
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	61fb      	str	r3, [r7, #28]
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002756:	b29b      	uxth	r3, r3
 8002758:	461a      	mov	r2, r3
 800275a:	69fb      	ldr	r3, [r7, #28]
 800275c:	4413      	add	r3, r2
 800275e:	61fb      	str	r3, [r7, #28]
 8002760:	68bb      	ldr	r3, [r7, #8]
 8002762:	781b      	ldrb	r3, [r3, #0]
 8002764:	00da      	lsls	r2, r3, #3
 8002766:	69fb      	ldr	r3, [r7, #28]
 8002768:	4413      	add	r3, r2
 800276a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800276e:	61bb      	str	r3, [r7, #24]
 8002770:	69bb      	ldr	r3, [r7, #24]
 8002772:	881b      	ldrh	r3, [r3, #0]
 8002774:	b29b      	uxth	r3, r3
 8002776:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800277a:	b29a      	uxth	r2, r3
 800277c:	69bb      	ldr	r3, [r7, #24]
 800277e:	801a      	strh	r2, [r3, #0]
 8002780:	69bb      	ldr	r3, [r7, #24]
 8002782:	881b      	ldrh	r3, [r3, #0]
 8002784:	b29b      	uxth	r3, r3
 8002786:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800278a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800278e:	b29a      	uxth	r2, r3
 8002790:	69bb      	ldr	r3, [r7, #24]
 8002792:	801a      	strh	r2, [r3, #0]
 8002794:	e017      	b.n	80027c6 <HAL_PCD_EP_DB_Transmit+0x186>
 8002796:	68bb      	ldr	r3, [r7, #8]
 8002798:	785b      	ldrb	r3, [r3, #1]
 800279a:	2b01      	cmp	r3, #1
 800279c:	d113      	bne.n	80027c6 <HAL_PCD_EP_DB_Transmit+0x186>
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80027a6:	b29b      	uxth	r3, r3
 80027a8:	461a      	mov	r2, r3
 80027aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027ac:	4413      	add	r3, r2
 80027ae:	627b      	str	r3, [r7, #36]	@ 0x24
 80027b0:	68bb      	ldr	r3, [r7, #8]
 80027b2:	781b      	ldrb	r3, [r3, #0]
 80027b4:	00da      	lsls	r2, r3, #3
 80027b6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027b8:	4413      	add	r3, r2
 80027ba:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80027be:	623b      	str	r3, [r7, #32]
 80027c0:	6a3b      	ldr	r3, [r7, #32]
 80027c2:	2200      	movs	r2, #0
 80027c4:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80027c6:	68bb      	ldr	r3, [r7, #8]
 80027c8:	781b      	ldrb	r3, [r3, #0]
 80027ca:	4619      	mov	r1, r3
 80027cc:	68f8      	ldr	r0, [r7, #12]
 80027ce:	f007 ff58 	bl	800a682 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80027d2:	88fb      	ldrh	r3, [r7, #6]
 80027d4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80027d8:	2b00      	cmp	r3, #0
 80027da:	f000 82fa 	beq.w	8002dd2 <HAL_PCD_EP_DB_Transmit+0x792>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80027de:	68fb      	ldr	r3, [r7, #12]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	461a      	mov	r2, r3
 80027e4:	68bb      	ldr	r3, [r7, #8]
 80027e6:	781b      	ldrb	r3, [r3, #0]
 80027e8:	009b      	lsls	r3, r3, #2
 80027ea:	4413      	add	r3, r2
 80027ec:	881b      	ldrh	r3, [r3, #0]
 80027ee:	b29b      	uxth	r3, r3
 80027f0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80027f4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80027f8:	82fb      	strh	r3, [r7, #22]
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	681b      	ldr	r3, [r3, #0]
 80027fe:	461a      	mov	r2, r3
 8002800:	68bb      	ldr	r3, [r7, #8]
 8002802:	781b      	ldrb	r3, [r3, #0]
 8002804:	009b      	lsls	r3, r3, #2
 8002806:	441a      	add	r2, r3
 8002808:	8afb      	ldrh	r3, [r7, #22]
 800280a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800280e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002812:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002816:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800281a:	b29b      	uxth	r3, r3
 800281c:	8013      	strh	r3, [r2, #0]
 800281e:	e2d8      	b.n	8002dd2 <HAL_PCD_EP_DB_Transmit+0x792>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8002820:	88fb      	ldrh	r3, [r7, #6]
 8002822:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002826:	2b00      	cmp	r3, #0
 8002828:	d021      	beq.n	800286e <HAL_PCD_EP_DB_Transmit+0x22e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800282a:	68fb      	ldr	r3, [r7, #12]
 800282c:	681b      	ldr	r3, [r3, #0]
 800282e:	461a      	mov	r2, r3
 8002830:	68bb      	ldr	r3, [r7, #8]
 8002832:	781b      	ldrb	r3, [r3, #0]
 8002834:	009b      	lsls	r3, r3, #2
 8002836:	4413      	add	r3, r2
 8002838:	881b      	ldrh	r3, [r3, #0]
 800283a:	b29b      	uxth	r3, r3
 800283c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002840:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002844:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8002848:	68fb      	ldr	r3, [r7, #12]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	461a      	mov	r2, r3
 800284e:	68bb      	ldr	r3, [r7, #8]
 8002850:	781b      	ldrb	r3, [r3, #0]
 8002852:	009b      	lsls	r3, r3, #2
 8002854:	441a      	add	r2, r3
 8002856:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800285a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800285e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002862:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002866:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800286a:	b29b      	uxth	r3, r3
 800286c:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800286e:	68bb      	ldr	r3, [r7, #8]
 8002870:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002874:	2b01      	cmp	r3, #1
 8002876:	f040 82ac 	bne.w	8002dd2 <HAL_PCD_EP_DB_Transmit+0x792>
      {
        ep->xfer_buff += TxPctSize;
 800287a:	68bb      	ldr	r3, [r7, #8]
 800287c:	695a      	ldr	r2, [r3, #20]
 800287e:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8002882:	441a      	add	r2, r3
 8002884:	68bb      	ldr	r3, [r7, #8]
 8002886:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8002888:	68bb      	ldr	r3, [r7, #8]
 800288a:	69da      	ldr	r2, [r3, #28]
 800288c:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8002890:	441a      	add	r2, r3
 8002892:	68bb      	ldr	r3, [r7, #8]
 8002894:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8002896:	68bb      	ldr	r3, [r7, #8]
 8002898:	6a1a      	ldr	r2, [r3, #32]
 800289a:	68bb      	ldr	r3, [r7, #8]
 800289c:	691b      	ldr	r3, [r3, #16]
 800289e:	429a      	cmp	r2, r3
 80028a0:	d30b      	bcc.n	80028ba <HAL_PCD_EP_DB_Transmit+0x27a>
        {
          len = ep->maxpacket;
 80028a2:	68bb      	ldr	r3, [r7, #8]
 80028a4:	691b      	ldr	r3, [r3, #16]
 80028a6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db -= len;
 80028aa:	68bb      	ldr	r3, [r7, #8]
 80028ac:	6a1a      	ldr	r2, [r3, #32]
 80028ae:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80028b2:	1ad2      	subs	r2, r2, r3
 80028b4:	68bb      	ldr	r3, [r7, #8]
 80028b6:	621a      	str	r2, [r3, #32]
 80028b8:	e017      	b.n	80028ea <HAL_PCD_EP_DB_Transmit+0x2aa>
        }
        else if (ep->xfer_len_db == 0U)
 80028ba:	68bb      	ldr	r3, [r7, #8]
 80028bc:	6a1b      	ldr	r3, [r3, #32]
 80028be:	2b00      	cmp	r3, #0
 80028c0:	d108      	bne.n	80028d4 <HAL_PCD_EP_DB_Transmit+0x294>
        {
          len = TxPctSize;
 80028c2:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 80028c6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_fill_db = 0U;
 80028ca:	68bb      	ldr	r3, [r7, #8]
 80028cc:	2200      	movs	r2, #0
 80028ce:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 80028d2:	e00a      	b.n	80028ea <HAL_PCD_EP_DB_Transmit+0x2aa>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 80028d4:	68bb      	ldr	r3, [r7, #8]
 80028d6:	2200      	movs	r2, #0
 80028d8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 80028dc:	68bb      	ldr	r3, [r7, #8]
 80028de:	6a1b      	ldr	r3, [r3, #32]
 80028e0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db = 0U;
 80028e4:	68bb      	ldr	r3, [r7, #8]
 80028e6:	2200      	movs	r2, #0
 80028e8:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 80028ea:	68bb      	ldr	r3, [r7, #8]
 80028ec:	785b      	ldrb	r3, [r3, #1]
 80028ee:	2b00      	cmp	r3, #0
 80028f0:	d165      	bne.n	80029be <HAL_PCD_EP_DB_Transmit+0x37e>
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	681b      	ldr	r3, [r3, #0]
 80028f6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	681b      	ldr	r3, [r3, #0]
 80028fc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002900:	b29b      	uxth	r3, r3
 8002902:	461a      	mov	r2, r3
 8002904:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002906:	4413      	add	r3, r2
 8002908:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800290a:	68bb      	ldr	r3, [r7, #8]
 800290c:	781b      	ldrb	r3, [r3, #0]
 800290e:	00da      	lsls	r2, r3, #3
 8002910:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8002912:	4413      	add	r3, r2
 8002914:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002918:	63bb      	str	r3, [r7, #56]	@ 0x38
 800291a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800291c:	881b      	ldrh	r3, [r3, #0]
 800291e:	b29b      	uxth	r3, r3
 8002920:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002924:	b29a      	uxth	r2, r3
 8002926:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002928:	801a      	strh	r2, [r3, #0]
 800292a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800292e:	2b00      	cmp	r3, #0
 8002930:	d10a      	bne.n	8002948 <HAL_PCD_EP_DB_Transmit+0x308>
 8002932:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002934:	881b      	ldrh	r3, [r3, #0]
 8002936:	b29b      	uxth	r3, r3
 8002938:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800293c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002940:	b29a      	uxth	r2, r3
 8002942:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002944:	801a      	strh	r2, [r3, #0]
 8002946:	e057      	b.n	80029f8 <HAL_PCD_EP_DB_Transmit+0x3b8>
 8002948:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800294c:	2b3e      	cmp	r3, #62	@ 0x3e
 800294e:	d818      	bhi.n	8002982 <HAL_PCD_EP_DB_Transmit+0x342>
 8002950:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002954:	085b      	lsrs	r3, r3, #1
 8002956:	64bb      	str	r3, [r7, #72]	@ 0x48
 8002958:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800295c:	f003 0301 	and.w	r3, r3, #1
 8002960:	2b00      	cmp	r3, #0
 8002962:	d002      	beq.n	800296a <HAL_PCD_EP_DB_Transmit+0x32a>
 8002964:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002966:	3301      	adds	r3, #1
 8002968:	64bb      	str	r3, [r7, #72]	@ 0x48
 800296a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800296c:	881b      	ldrh	r3, [r3, #0]
 800296e:	b29a      	uxth	r2, r3
 8002970:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002972:	b29b      	uxth	r3, r3
 8002974:	029b      	lsls	r3, r3, #10
 8002976:	b29b      	uxth	r3, r3
 8002978:	4313      	orrs	r3, r2
 800297a:	b29a      	uxth	r2, r3
 800297c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800297e:	801a      	strh	r2, [r3, #0]
 8002980:	e03a      	b.n	80029f8 <HAL_PCD_EP_DB_Transmit+0x3b8>
 8002982:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002986:	095b      	lsrs	r3, r3, #5
 8002988:	64bb      	str	r3, [r7, #72]	@ 0x48
 800298a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800298e:	f003 031f 	and.w	r3, r3, #31
 8002992:	2b00      	cmp	r3, #0
 8002994:	d102      	bne.n	800299c <HAL_PCD_EP_DB_Transmit+0x35c>
 8002996:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002998:	3b01      	subs	r3, #1
 800299a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800299c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800299e:	881b      	ldrh	r3, [r3, #0]
 80029a0:	b29a      	uxth	r2, r3
 80029a2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80029a4:	b29b      	uxth	r3, r3
 80029a6:	029b      	lsls	r3, r3, #10
 80029a8:	b29b      	uxth	r3, r3
 80029aa:	4313      	orrs	r3, r2
 80029ac:	b29b      	uxth	r3, r3
 80029ae:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80029b2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80029b6:	b29a      	uxth	r2, r3
 80029b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80029ba:	801a      	strh	r2, [r3, #0]
 80029bc:	e01c      	b.n	80029f8 <HAL_PCD_EP_DB_Transmit+0x3b8>
 80029be:	68bb      	ldr	r3, [r7, #8]
 80029c0:	785b      	ldrb	r3, [r3, #1]
 80029c2:	2b01      	cmp	r3, #1
 80029c4:	d118      	bne.n	80029f8 <HAL_PCD_EP_DB_Transmit+0x3b8>
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	647b      	str	r3, [r7, #68]	@ 0x44
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80029d4:	b29b      	uxth	r3, r3
 80029d6:	461a      	mov	r2, r3
 80029d8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80029da:	4413      	add	r3, r2
 80029dc:	647b      	str	r3, [r7, #68]	@ 0x44
 80029de:	68bb      	ldr	r3, [r7, #8]
 80029e0:	781b      	ldrb	r3, [r3, #0]
 80029e2:	00da      	lsls	r2, r3, #3
 80029e4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80029e6:	4413      	add	r3, r2
 80029e8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80029ec:	643b      	str	r3, [r7, #64]	@ 0x40
 80029ee:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80029f2:	b29a      	uxth	r2, r3
 80029f4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80029f6:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	6818      	ldr	r0, [r3, #0]
 80029fc:	68bb      	ldr	r3, [r7, #8]
 80029fe:	6959      	ldr	r1, [r3, #20]
 8002a00:	68bb      	ldr	r3, [r7, #8]
 8002a02:	891a      	ldrh	r2, [r3, #8]
 8002a04:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002a08:	b29b      	uxth	r3, r3
 8002a0a:	f005 ffee 	bl	80089ea <USB_WritePMA>
 8002a0e:	e1e0      	b.n	8002dd2 <HAL_PCD_EP_DB_Transmit+0x792>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	681b      	ldr	r3, [r3, #0]
 8002a14:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002a18:	b29b      	uxth	r3, r3
 8002a1a:	461a      	mov	r2, r3
 8002a1c:	68bb      	ldr	r3, [r7, #8]
 8002a1e:	781b      	ldrb	r3, [r3, #0]
 8002a20:	00db      	lsls	r3, r3, #3
 8002a22:	4413      	add	r3, r2
 8002a24:	68fa      	ldr	r2, [r7, #12]
 8002a26:	6812      	ldr	r2, [r2, #0]
 8002a28:	4413      	add	r3, r2
 8002a2a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8002a2e:	881b      	ldrh	r3, [r3, #0]
 8002a30:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002a34:	f8a7 3088 	strh.w	r3, [r7, #136]	@ 0x88

    if (ep->xfer_len >= TxPctSize)
 8002a38:	68bb      	ldr	r3, [r7, #8]
 8002a3a:	699a      	ldr	r2, [r3, #24]
 8002a3c:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8002a40:	429a      	cmp	r2, r3
 8002a42:	d307      	bcc.n	8002a54 <HAL_PCD_EP_DB_Transmit+0x414>
    {
      ep->xfer_len -= TxPctSize;
 8002a44:	68bb      	ldr	r3, [r7, #8]
 8002a46:	699a      	ldr	r2, [r3, #24]
 8002a48:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8002a4c:	1ad2      	subs	r2, r2, r3
 8002a4e:	68bb      	ldr	r3, [r7, #8]
 8002a50:	619a      	str	r2, [r3, #24]
 8002a52:	e002      	b.n	8002a5a <HAL_PCD_EP_DB_Transmit+0x41a>
    }
    else
    {
      ep->xfer_len = 0U;
 8002a54:	68bb      	ldr	r3, [r7, #8]
 8002a56:	2200      	movs	r2, #0
 8002a58:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8002a5a:	68bb      	ldr	r3, [r7, #8]
 8002a5c:	699b      	ldr	r3, [r3, #24]
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	f040 80c0 	bne.w	8002be4 <HAL_PCD_EP_DB_Transmit+0x5a4>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002a64:	68bb      	ldr	r3, [r7, #8]
 8002a66:	785b      	ldrb	r3, [r3, #1]
 8002a68:	2b00      	cmp	r3, #0
 8002a6a:	d126      	bne.n	8002aba <HAL_PCD_EP_DB_Transmit+0x47a>
 8002a6c:	68fb      	ldr	r3, [r7, #12]
 8002a6e:	681b      	ldr	r3, [r3, #0]
 8002a70:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	681b      	ldr	r3, [r3, #0]
 8002a76:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002a7a:	b29b      	uxth	r3, r3
 8002a7c:	461a      	mov	r2, r3
 8002a7e:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002a80:	4413      	add	r3, r2
 8002a82:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8002a84:	68bb      	ldr	r3, [r7, #8]
 8002a86:	781b      	ldrb	r3, [r3, #0]
 8002a88:	00da      	lsls	r2, r3, #3
 8002a8a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8002a8c:	4413      	add	r3, r2
 8002a8e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002a92:	67bb      	str	r3, [r7, #120]	@ 0x78
 8002a94:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002a96:	881b      	ldrh	r3, [r3, #0]
 8002a98:	b29b      	uxth	r3, r3
 8002a9a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002a9e:	b29a      	uxth	r2, r3
 8002aa0:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002aa2:	801a      	strh	r2, [r3, #0]
 8002aa4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002aa6:	881b      	ldrh	r3, [r3, #0]
 8002aa8:	b29b      	uxth	r3, r3
 8002aaa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002aae:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002ab2:	b29a      	uxth	r2, r3
 8002ab4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8002ab6:	801a      	strh	r2, [r3, #0]
 8002ab8:	e01a      	b.n	8002af0 <HAL_PCD_EP_DB_Transmit+0x4b0>
 8002aba:	68bb      	ldr	r3, [r7, #8]
 8002abc:	785b      	ldrb	r3, [r3, #1]
 8002abe:	2b01      	cmp	r3, #1
 8002ac0:	d116      	bne.n	8002af0 <HAL_PCD_EP_DB_Transmit+0x4b0>
 8002ac2:	68fb      	ldr	r3, [r7, #12]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	667b      	str	r3, [r7, #100]	@ 0x64
 8002ac8:	68fb      	ldr	r3, [r7, #12]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002ad0:	b29b      	uxth	r3, r3
 8002ad2:	461a      	mov	r2, r3
 8002ad4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002ad6:	4413      	add	r3, r2
 8002ad8:	667b      	str	r3, [r7, #100]	@ 0x64
 8002ada:	68bb      	ldr	r3, [r7, #8]
 8002adc:	781b      	ldrb	r3, [r3, #0]
 8002ade:	00da      	lsls	r2, r3, #3
 8002ae0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002ae2:	4413      	add	r3, r2
 8002ae4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8002ae8:	663b      	str	r3, [r7, #96]	@ 0x60
 8002aea:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8002aec:	2200      	movs	r2, #0
 8002aee:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	677b      	str	r3, [r7, #116]	@ 0x74
 8002af6:	68bb      	ldr	r3, [r7, #8]
 8002af8:	785b      	ldrb	r3, [r3, #1]
 8002afa:	2b00      	cmp	r3, #0
 8002afc:	d12b      	bne.n	8002b56 <HAL_PCD_EP_DB_Transmit+0x516>
 8002afe:	68fb      	ldr	r3, [r7, #12]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002b04:	68fb      	ldr	r3, [r7, #12]
 8002b06:	681b      	ldr	r3, [r3, #0]
 8002b08:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002b0c:	b29b      	uxth	r3, r3
 8002b0e:	461a      	mov	r2, r3
 8002b10:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002b12:	4413      	add	r3, r2
 8002b14:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8002b16:	68bb      	ldr	r3, [r7, #8]
 8002b18:	781b      	ldrb	r3, [r3, #0]
 8002b1a:	00da      	lsls	r2, r3, #3
 8002b1c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8002b1e:	4413      	add	r3, r2
 8002b20:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8002b24:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8002b28:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002b2c:	881b      	ldrh	r3, [r3, #0]
 8002b2e:	b29b      	uxth	r3, r3
 8002b30:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002b34:	b29a      	uxth	r2, r3
 8002b36:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002b3a:	801a      	strh	r2, [r3, #0]
 8002b3c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002b40:	881b      	ldrh	r3, [r3, #0]
 8002b42:	b29b      	uxth	r3, r3
 8002b44:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002b48:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002b4c:	b29a      	uxth	r2, r3
 8002b4e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8002b52:	801a      	strh	r2, [r3, #0]
 8002b54:	e017      	b.n	8002b86 <HAL_PCD_EP_DB_Transmit+0x546>
 8002b56:	68bb      	ldr	r3, [r7, #8]
 8002b58:	785b      	ldrb	r3, [r3, #1]
 8002b5a:	2b01      	cmp	r3, #1
 8002b5c:	d113      	bne.n	8002b86 <HAL_PCD_EP_DB_Transmit+0x546>
 8002b5e:	68fb      	ldr	r3, [r7, #12]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002b66:	b29b      	uxth	r3, r3
 8002b68:	461a      	mov	r2, r3
 8002b6a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002b6c:	4413      	add	r3, r2
 8002b6e:	677b      	str	r3, [r7, #116]	@ 0x74
 8002b70:	68bb      	ldr	r3, [r7, #8]
 8002b72:	781b      	ldrb	r3, [r3, #0]
 8002b74:	00da      	lsls	r2, r3, #3
 8002b76:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8002b78:	4413      	add	r3, r2
 8002b7a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8002b7e:	673b      	str	r3, [r7, #112]	@ 0x70
 8002b80:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8002b82:	2200      	movs	r2, #0
 8002b84:	801a      	strh	r2, [r3, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8002b86:	68bb      	ldr	r3, [r7, #8]
 8002b88:	781b      	ldrb	r3, [r3, #0]
 8002b8a:	4619      	mov	r1, r3
 8002b8c:	68f8      	ldr	r0, [r7, #12]
 8002b8e:	f007 fd78 	bl	800a682 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8002b92:	88fb      	ldrh	r3, [r7, #6]
 8002b94:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	f040 811a 	bne.w	8002dd2 <HAL_PCD_EP_DB_Transmit+0x792>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8002b9e:	68fb      	ldr	r3, [r7, #12]
 8002ba0:	681b      	ldr	r3, [r3, #0]
 8002ba2:	461a      	mov	r2, r3
 8002ba4:	68bb      	ldr	r3, [r7, #8]
 8002ba6:	781b      	ldrb	r3, [r3, #0]
 8002ba8:	009b      	lsls	r3, r3, #2
 8002baa:	4413      	add	r3, r2
 8002bac:	881b      	ldrh	r3, [r3, #0]
 8002bae:	b29b      	uxth	r3, r3
 8002bb0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002bb4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002bb8:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	681b      	ldr	r3, [r3, #0]
 8002bc0:	461a      	mov	r2, r3
 8002bc2:	68bb      	ldr	r3, [r7, #8]
 8002bc4:	781b      	ldrb	r3, [r3, #0]
 8002bc6:	009b      	lsls	r3, r3, #2
 8002bc8:	441a      	add	r2, r3
 8002bca:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 8002bce:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002bd2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002bd6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002bda:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002bde:	b29b      	uxth	r3, r3
 8002be0:	8013      	strh	r3, [r2, #0]
 8002be2:	e0f6      	b.n	8002dd2 <HAL_PCD_EP_DB_Transmit+0x792>
      }
    }
    else /* Transfer is not yet Done */
    {
      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8002be4:	88fb      	ldrh	r3, [r7, #6]
 8002be6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002bea:	2b00      	cmp	r3, #0
 8002bec:	d121      	bne.n	8002c32 <HAL_PCD_EP_DB_Transmit+0x5f2>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	461a      	mov	r2, r3
 8002bf4:	68bb      	ldr	r3, [r7, #8]
 8002bf6:	781b      	ldrb	r3, [r3, #0]
 8002bf8:	009b      	lsls	r3, r3, #2
 8002bfa:	4413      	add	r3, r2
 8002bfc:	881b      	ldrh	r3, [r3, #0]
 8002bfe:	b29b      	uxth	r3, r3
 8002c00:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002c04:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002c08:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8002c0c:	68fb      	ldr	r3, [r7, #12]
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	461a      	mov	r2, r3
 8002c12:	68bb      	ldr	r3, [r7, #8]
 8002c14:	781b      	ldrb	r3, [r3, #0]
 8002c16:	009b      	lsls	r3, r3, #2
 8002c18:	441a      	add	r2, r3
 8002c1a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8002c1e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002c22:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002c26:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002c2a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002c2e:	b29b      	uxth	r3, r3
 8002c30:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 8002c32:	68bb      	ldr	r3, [r7, #8]
 8002c34:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002c38:	2b01      	cmp	r3, #1
 8002c3a:	f040 80ca 	bne.w	8002dd2 <HAL_PCD_EP_DB_Transmit+0x792>
      {
        ep->xfer_buff += TxPctSize;
 8002c3e:	68bb      	ldr	r3, [r7, #8]
 8002c40:	695a      	ldr	r2, [r3, #20]
 8002c42:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8002c46:	441a      	add	r2, r3
 8002c48:	68bb      	ldr	r3, [r7, #8]
 8002c4a:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 8002c4c:	68bb      	ldr	r3, [r7, #8]
 8002c4e:	69da      	ldr	r2, [r3, #28]
 8002c50:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8002c54:	441a      	add	r2, r3
 8002c56:	68bb      	ldr	r3, [r7, #8]
 8002c58:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 8002c5a:	68bb      	ldr	r3, [r7, #8]
 8002c5c:	6a1a      	ldr	r2, [r3, #32]
 8002c5e:	68bb      	ldr	r3, [r7, #8]
 8002c60:	691b      	ldr	r3, [r3, #16]
 8002c62:	429a      	cmp	r2, r3
 8002c64:	d30b      	bcc.n	8002c7e <HAL_PCD_EP_DB_Transmit+0x63e>
        {
          len = ep->maxpacket;
 8002c66:	68bb      	ldr	r3, [r7, #8]
 8002c68:	691b      	ldr	r3, [r3, #16]
 8002c6a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db -= len;
 8002c6e:	68bb      	ldr	r3, [r7, #8]
 8002c70:	6a1a      	ldr	r2, [r3, #32]
 8002c72:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002c76:	1ad2      	subs	r2, r2, r3
 8002c78:	68bb      	ldr	r3, [r7, #8]
 8002c7a:	621a      	str	r2, [r3, #32]
 8002c7c:	e017      	b.n	8002cae <HAL_PCD_EP_DB_Transmit+0x66e>
        }
        else if (ep->xfer_len_db == 0U)
 8002c7e:	68bb      	ldr	r3, [r7, #8]
 8002c80:	6a1b      	ldr	r3, [r3, #32]
 8002c82:	2b00      	cmp	r3, #0
 8002c84:	d108      	bne.n	8002c98 <HAL_PCD_EP_DB_Transmit+0x658>
        {
          len = TxPctSize;
 8002c86:	f8b7 3088 	ldrh.w	r3, [r7, #136]	@ 0x88
 8002c8a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_fill_db = 0U;
 8002c8e:	68bb      	ldr	r3, [r7, #8]
 8002c90:	2200      	movs	r2, #0
 8002c92:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8002c96:	e00a      	b.n	8002cae <HAL_PCD_EP_DB_Transmit+0x66e>
        }
        else
        {
          len = ep->xfer_len_db;
 8002c98:	68bb      	ldr	r3, [r7, #8]
 8002c9a:	6a1b      	ldr	r3, [r3, #32]
 8002c9c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
          ep->xfer_len_db = 0U;
 8002ca0:	68bb      	ldr	r3, [r7, #8]
 8002ca2:	2200      	movs	r2, #0
 8002ca4:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8002ca6:	68bb      	ldr	r3, [r7, #8]
 8002ca8:	2200      	movs	r2, #0
 8002caa:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8002cae:	68fb      	ldr	r3, [r7, #12]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	657b      	str	r3, [r7, #84]	@ 0x54
 8002cb4:	68bb      	ldr	r3, [r7, #8]
 8002cb6:	785b      	ldrb	r3, [r3, #1]
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d165      	bne.n	8002d88 <HAL_PCD_EP_DB_Transmit+0x748>
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	681b      	ldr	r3, [r3, #0]
 8002cc6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002cca:	b29b      	uxth	r3, r3
 8002ccc:	461a      	mov	r2, r3
 8002cce:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002cd0:	4413      	add	r3, r2
 8002cd2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8002cd4:	68bb      	ldr	r3, [r7, #8]
 8002cd6:	781b      	ldrb	r3, [r3, #0]
 8002cd8:	00da      	lsls	r2, r3, #3
 8002cda:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8002cdc:	4413      	add	r3, r2
 8002cde:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8002ce2:	65bb      	str	r3, [r7, #88]	@ 0x58
 8002ce4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002ce6:	881b      	ldrh	r3, [r3, #0]
 8002ce8:	b29b      	uxth	r3, r3
 8002cea:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8002cee:	b29a      	uxth	r2, r3
 8002cf0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002cf2:	801a      	strh	r2, [r3, #0]
 8002cf4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002cf8:	2b00      	cmp	r3, #0
 8002cfa:	d10a      	bne.n	8002d12 <HAL_PCD_EP_DB_Transmit+0x6d2>
 8002cfc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002cfe:	881b      	ldrh	r3, [r3, #0]
 8002d00:	b29b      	uxth	r3, r3
 8002d02:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002d06:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002d0a:	b29a      	uxth	r2, r3
 8002d0c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002d0e:	801a      	strh	r2, [r3, #0]
 8002d10:	e054      	b.n	8002dbc <HAL_PCD_EP_DB_Transmit+0x77c>
 8002d12:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002d16:	2b3e      	cmp	r3, #62	@ 0x3e
 8002d18:	d818      	bhi.n	8002d4c <HAL_PCD_EP_DB_Transmit+0x70c>
 8002d1a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002d1e:	085b      	lsrs	r3, r3, #1
 8002d20:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002d22:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002d26:	f003 0301 	and.w	r3, r3, #1
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d002      	beq.n	8002d34 <HAL_PCD_EP_DB_Transmit+0x6f4>
 8002d2e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002d30:	3301      	adds	r3, #1
 8002d32:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002d34:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002d36:	881b      	ldrh	r3, [r3, #0]
 8002d38:	b29a      	uxth	r2, r3
 8002d3a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002d3c:	b29b      	uxth	r3, r3
 8002d3e:	029b      	lsls	r3, r3, #10
 8002d40:	b29b      	uxth	r3, r3
 8002d42:	4313      	orrs	r3, r2
 8002d44:	b29a      	uxth	r2, r3
 8002d46:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002d48:	801a      	strh	r2, [r3, #0]
 8002d4a:	e037      	b.n	8002dbc <HAL_PCD_EP_DB_Transmit+0x77c>
 8002d4c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002d50:	095b      	lsrs	r3, r3, #5
 8002d52:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002d54:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002d58:	f003 031f 	and.w	r3, r3, #31
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d102      	bne.n	8002d66 <HAL_PCD_EP_DB_Transmit+0x726>
 8002d60:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002d62:	3b01      	subs	r3, #1
 8002d64:	66bb      	str	r3, [r7, #104]	@ 0x68
 8002d66:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002d68:	881b      	ldrh	r3, [r3, #0]
 8002d6a:	b29a      	uxth	r2, r3
 8002d6c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8002d6e:	b29b      	uxth	r3, r3
 8002d70:	029b      	lsls	r3, r3, #10
 8002d72:	b29b      	uxth	r3, r3
 8002d74:	4313      	orrs	r3, r2
 8002d76:	b29b      	uxth	r3, r3
 8002d78:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8002d7c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8002d80:	b29a      	uxth	r2, r3
 8002d82:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8002d84:	801a      	strh	r2, [r3, #0]
 8002d86:	e019      	b.n	8002dbc <HAL_PCD_EP_DB_Transmit+0x77c>
 8002d88:	68bb      	ldr	r3, [r7, #8]
 8002d8a:	785b      	ldrb	r3, [r3, #1]
 8002d8c:	2b01      	cmp	r3, #1
 8002d8e:	d115      	bne.n	8002dbc <HAL_PCD_EP_DB_Transmit+0x77c>
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8002d98:	b29b      	uxth	r3, r3
 8002d9a:	461a      	mov	r2, r3
 8002d9c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002d9e:	4413      	add	r3, r2
 8002da0:	657b      	str	r3, [r7, #84]	@ 0x54
 8002da2:	68bb      	ldr	r3, [r7, #8]
 8002da4:	781b      	ldrb	r3, [r3, #0]
 8002da6:	00da      	lsls	r2, r3, #3
 8002da8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8002daa:	4413      	add	r3, r2
 8002dac:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8002db0:	653b      	str	r3, [r7, #80]	@ 0x50
 8002db2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002db6:	b29a      	uxth	r2, r3
 8002db8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002dba:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8002dbc:	68fb      	ldr	r3, [r7, #12]
 8002dbe:	6818      	ldr	r0, [r3, #0]
 8002dc0:	68bb      	ldr	r3, [r7, #8]
 8002dc2:	6959      	ldr	r1, [r3, #20]
 8002dc4:	68bb      	ldr	r3, [r7, #8]
 8002dc6:	895a      	ldrh	r2, [r3, #10]
 8002dc8:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8002dcc:	b29b      	uxth	r3, r3
 8002dce:	f005 fe0c 	bl	80089ea <USB_WritePMA>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	461a      	mov	r2, r3
 8002dd8:	68bb      	ldr	r3, [r7, #8]
 8002dda:	781b      	ldrb	r3, [r3, #0]
 8002ddc:	009b      	lsls	r3, r3, #2
 8002dde:	4413      	add	r3, r2
 8002de0:	881b      	ldrh	r3, [r3, #0]
 8002de2:	b29b      	uxth	r3, r3
 8002de4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002de8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002dec:	82bb      	strh	r3, [r7, #20]
 8002dee:	8abb      	ldrh	r3, [r7, #20]
 8002df0:	f083 0310 	eor.w	r3, r3, #16
 8002df4:	82bb      	strh	r3, [r7, #20]
 8002df6:	8abb      	ldrh	r3, [r7, #20]
 8002df8:	f083 0320 	eor.w	r3, r3, #32
 8002dfc:	82bb      	strh	r3, [r7, #20]
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	461a      	mov	r2, r3
 8002e04:	68bb      	ldr	r3, [r7, #8]
 8002e06:	781b      	ldrb	r3, [r3, #0]
 8002e08:	009b      	lsls	r3, r3, #2
 8002e0a:	441a      	add	r2, r3
 8002e0c:	8abb      	ldrh	r3, [r7, #20]
 8002e0e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8002e12:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8002e16:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002e1a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002e1e:	b29b      	uxth	r3, r3
 8002e20:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 8002e22:	2300      	movs	r3, #0
}
 8002e24:	4618      	mov	r0, r3
 8002e26:	3790      	adds	r7, #144	@ 0x90
 8002e28:	46bd      	mov	sp, r7
 8002e2a:	bd80      	pop	{r7, pc}

08002e2c <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8002e2c:	b480      	push	{r7}
 8002e2e:	b087      	sub	sp, #28
 8002e30:	af00      	add	r7, sp, #0
 8002e32:	60f8      	str	r0, [r7, #12]
 8002e34:	607b      	str	r3, [r7, #4]
 8002e36:	460b      	mov	r3, r1
 8002e38:	817b      	strh	r3, [r7, #10]
 8002e3a:	4613      	mov	r3, r2
 8002e3c:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 8002e3e:	897b      	ldrh	r3, [r7, #10]
 8002e40:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e44:	b29b      	uxth	r3, r3
 8002e46:	2b00      	cmp	r3, #0
 8002e48:	d00b      	beq.n	8002e62 <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8002e4a:	897b      	ldrh	r3, [r7, #10]
 8002e4c:	f003 0207 	and.w	r2, r3, #7
 8002e50:	4613      	mov	r3, r2
 8002e52:	009b      	lsls	r3, r3, #2
 8002e54:	4413      	add	r3, r2
 8002e56:	00db      	lsls	r3, r3, #3
 8002e58:	3310      	adds	r3, #16
 8002e5a:	68fa      	ldr	r2, [r7, #12]
 8002e5c:	4413      	add	r3, r2
 8002e5e:	617b      	str	r3, [r7, #20]
 8002e60:	e009      	b.n	8002e76 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8002e62:	897a      	ldrh	r2, [r7, #10]
 8002e64:	4613      	mov	r3, r2
 8002e66:	009b      	lsls	r3, r3, #2
 8002e68:	4413      	add	r3, r2
 8002e6a:	00db      	lsls	r3, r3, #3
 8002e6c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8002e70:	68fa      	ldr	r2, [r7, #12]
 8002e72:	4413      	add	r3, r2
 8002e74:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 8002e76:	893b      	ldrh	r3, [r7, #8]
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d107      	bne.n	8002e8c <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 8002e7c:	697b      	ldr	r3, [r7, #20]
 8002e7e:	2200      	movs	r2, #0
 8002e80:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 8002e82:	687b      	ldr	r3, [r7, #4]
 8002e84:	b29a      	uxth	r2, r3
 8002e86:	697b      	ldr	r3, [r7, #20]
 8002e88:	80da      	strh	r2, [r3, #6]
 8002e8a:	e00b      	b.n	8002ea4 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 8002e8c:	697b      	ldr	r3, [r7, #20]
 8002e8e:	2201      	movs	r2, #1
 8002e90:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	b29a      	uxth	r2, r3
 8002e96:	697b      	ldr	r3, [r7, #20]
 8002e98:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 8002e9a:	687b      	ldr	r3, [r7, #4]
 8002e9c:	0c1b      	lsrs	r3, r3, #16
 8002e9e:	b29a      	uxth	r2, r3
 8002ea0:	697b      	ldr	r3, [r7, #20]
 8002ea2:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8002ea4:	2300      	movs	r3, #0
}
 8002ea6:	4618      	mov	r0, r3
 8002ea8:	371c      	adds	r7, #28
 8002eaa:	46bd      	mov	sp, r7
 8002eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb0:	4770      	bx	lr
	...

08002eb4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002eb4:	b580      	push	{r7, lr}
 8002eb6:	f5ad 7d02 	sub.w	sp, sp, #520	@ 0x208
 8002eba:	af00      	add	r7, sp, #0
 8002ebc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002ec0:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002ec4:	6018      	str	r0, [r3, #0]
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
  uint32_t pll_config2;
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002ec6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002eca:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002ece:	681b      	ldr	r3, [r3, #0]
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d102      	bne.n	8002eda <HAL_RCC_OscConfig+0x26>
  {
    return HAL_ERROR;
 8002ed4:	2301      	movs	r3, #1
 8002ed6:	f001 b80a 	b.w	8003eee <HAL_RCC_OscConfig+0x103a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002eda:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002ede:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002ee2:	681b      	ldr	r3, [r3, #0]
 8002ee4:	681b      	ldr	r3, [r3, #0]
 8002ee6:	f003 0301 	and.w	r3, r3, #1
 8002eea:	2b00      	cmp	r3, #0
 8002eec:	f000 8161 	beq.w	80031b2 <HAL_RCC_OscConfig+0x2fe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 8002ef0:	4bae      	ldr	r3, [pc, #696]	@ (80031ac <HAL_RCC_OscConfig+0x2f8>)
 8002ef2:	685b      	ldr	r3, [r3, #4]
 8002ef4:	f003 030c 	and.w	r3, r3, #12
 8002ef8:	2b04      	cmp	r3, #4
 8002efa:	d00c      	beq.n	8002f16 <HAL_RCC_OscConfig+0x62>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8002efc:	4bab      	ldr	r3, [pc, #684]	@ (80031ac <HAL_RCC_OscConfig+0x2f8>)
 8002efe:	685b      	ldr	r3, [r3, #4]
 8002f00:	f003 030c 	and.w	r3, r3, #12
 8002f04:	2b08      	cmp	r3, #8
 8002f06:	d157      	bne.n	8002fb8 <HAL_RCC_OscConfig+0x104>
 8002f08:	4ba8      	ldr	r3, [pc, #672]	@ (80031ac <HAL_RCC_OscConfig+0x2f8>)
 8002f0a:	685b      	ldr	r3, [r3, #4]
 8002f0c:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 8002f10:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002f14:	d150      	bne.n	8002fb8 <HAL_RCC_OscConfig+0x104>
 8002f16:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002f1a:	f8c7 31f4 	str.w	r3, [r7, #500]	@ 0x1f4
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f1e:	f8d7 31f4 	ldr.w	r3, [r7, #500]	@ 0x1f4
 8002f22:	fa93 f3a3 	rbit	r3, r3
 8002f26:	f8c7 31f0 	str.w	r3, [r7, #496]	@ 0x1f0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8002f2a:	f8d7 31f0 	ldr.w	r3, [r7, #496]	@ 0x1f0
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002f2e:	fab3 f383 	clz	r3, r3
 8002f32:	b2db      	uxtb	r3, r3
 8002f34:	2b3f      	cmp	r3, #63	@ 0x3f
 8002f36:	d802      	bhi.n	8002f3e <HAL_RCC_OscConfig+0x8a>
 8002f38:	4b9c      	ldr	r3, [pc, #624]	@ (80031ac <HAL_RCC_OscConfig+0x2f8>)
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	e015      	b.n	8002f6a <HAL_RCC_OscConfig+0xb6>
 8002f3e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002f42:	f8c7 31ec 	str.w	r3, [r7, #492]	@ 0x1ec
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002f46:	f8d7 31ec 	ldr.w	r3, [r7, #492]	@ 0x1ec
 8002f4a:	fa93 f3a3 	rbit	r3, r3
 8002f4e:	f8c7 31e8 	str.w	r3, [r7, #488]	@ 0x1e8
 8002f52:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8002f56:	f8c7 31e4 	str.w	r3, [r7, #484]	@ 0x1e4
 8002f5a:	f8d7 31e4 	ldr.w	r3, [r7, #484]	@ 0x1e4
 8002f5e:	fa93 f3a3 	rbit	r3, r3
 8002f62:	f8c7 31e0 	str.w	r3, [r7, #480]	@ 0x1e0
 8002f66:	4b91      	ldr	r3, [pc, #580]	@ (80031ac <HAL_RCC_OscConfig+0x2f8>)
 8002f68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002f6a:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8002f6e:	f8c7 21dc 	str.w	r2, [r7, #476]	@ 0x1dc
 8002f72:	f8d7 21dc 	ldr.w	r2, [r7, #476]	@ 0x1dc
 8002f76:	fa92 f2a2 	rbit	r2, r2
 8002f7a:	f8c7 21d8 	str.w	r2, [r7, #472]	@ 0x1d8
  return result;
 8002f7e:	f8d7 21d8 	ldr.w	r2, [r7, #472]	@ 0x1d8
 8002f82:	fab2 f282 	clz	r2, r2
 8002f86:	b2d2      	uxtb	r2, r2
 8002f88:	f042 0220 	orr.w	r2, r2, #32
 8002f8c:	b2d2      	uxtb	r2, r2
 8002f8e:	f002 021f 	and.w	r2, r2, #31
 8002f92:	2101      	movs	r1, #1
 8002f94:	fa01 f202 	lsl.w	r2, r1, r2
 8002f98:	4013      	ands	r3, r2
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	f000 8108 	beq.w	80031b0 <HAL_RCC_OscConfig+0x2fc>
 8002fa0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002fa4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	685b      	ldr	r3, [r3, #4]
 8002fac:	2b00      	cmp	r3, #0
 8002fae:	f040 80ff 	bne.w	80031b0 <HAL_RCC_OscConfig+0x2fc>
      {
        return HAL_ERROR;
 8002fb2:	2301      	movs	r3, #1
 8002fb4:	f000 bf9b 	b.w	8003eee <HAL_RCC_OscConfig+0x103a>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002fb8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002fbc:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	685b      	ldr	r3, [r3, #4]
 8002fc4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002fc8:	d106      	bne.n	8002fd8 <HAL_RCC_OscConfig+0x124>
 8002fca:	4b78      	ldr	r3, [pc, #480]	@ (80031ac <HAL_RCC_OscConfig+0x2f8>)
 8002fcc:	681b      	ldr	r3, [r3, #0]
 8002fce:	4a77      	ldr	r2, [pc, #476]	@ (80031ac <HAL_RCC_OscConfig+0x2f8>)
 8002fd0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002fd4:	6013      	str	r3, [r2, #0]
 8002fd6:	e036      	b.n	8003046 <HAL_RCC_OscConfig+0x192>
 8002fd8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8002fdc:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8002fe0:	681b      	ldr	r3, [r3, #0]
 8002fe2:	685b      	ldr	r3, [r3, #4]
 8002fe4:	2b00      	cmp	r3, #0
 8002fe6:	d10c      	bne.n	8003002 <HAL_RCC_OscConfig+0x14e>
 8002fe8:	4b70      	ldr	r3, [pc, #448]	@ (80031ac <HAL_RCC_OscConfig+0x2f8>)
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	4a6f      	ldr	r2, [pc, #444]	@ (80031ac <HAL_RCC_OscConfig+0x2f8>)
 8002fee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002ff2:	6013      	str	r3, [r2, #0]
 8002ff4:	4b6d      	ldr	r3, [pc, #436]	@ (80031ac <HAL_RCC_OscConfig+0x2f8>)
 8002ff6:	681b      	ldr	r3, [r3, #0]
 8002ff8:	4a6c      	ldr	r2, [pc, #432]	@ (80031ac <HAL_RCC_OscConfig+0x2f8>)
 8002ffa:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002ffe:	6013      	str	r3, [r2, #0]
 8003000:	e021      	b.n	8003046 <HAL_RCC_OscConfig+0x192>
 8003002:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003006:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	685b      	ldr	r3, [r3, #4]
 800300e:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003012:	d10c      	bne.n	800302e <HAL_RCC_OscConfig+0x17a>
 8003014:	4b65      	ldr	r3, [pc, #404]	@ (80031ac <HAL_RCC_OscConfig+0x2f8>)
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	4a64      	ldr	r2, [pc, #400]	@ (80031ac <HAL_RCC_OscConfig+0x2f8>)
 800301a:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800301e:	6013      	str	r3, [r2, #0]
 8003020:	4b62      	ldr	r3, [pc, #392]	@ (80031ac <HAL_RCC_OscConfig+0x2f8>)
 8003022:	681b      	ldr	r3, [r3, #0]
 8003024:	4a61      	ldr	r2, [pc, #388]	@ (80031ac <HAL_RCC_OscConfig+0x2f8>)
 8003026:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800302a:	6013      	str	r3, [r2, #0]
 800302c:	e00b      	b.n	8003046 <HAL_RCC_OscConfig+0x192>
 800302e:	4b5f      	ldr	r3, [pc, #380]	@ (80031ac <HAL_RCC_OscConfig+0x2f8>)
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	4a5e      	ldr	r2, [pc, #376]	@ (80031ac <HAL_RCC_OscConfig+0x2f8>)
 8003034:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003038:	6013      	str	r3, [r2, #0]
 800303a:	4b5c      	ldr	r3, [pc, #368]	@ (80031ac <HAL_RCC_OscConfig+0x2f8>)
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	4a5b      	ldr	r2, [pc, #364]	@ (80031ac <HAL_RCC_OscConfig+0x2f8>)
 8003040:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003044:	6013      	str	r3, [r2, #0]
      /* Configure the HSE predivision factor --------------------------------*/
      __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003046:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800304a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	685b      	ldr	r3, [r3, #4]
 8003052:	2b00      	cmp	r3, #0
 8003054:	d054      	beq.n	8003100 <HAL_RCC_OscConfig+0x24c>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003056:	f7fd ff23 	bl	8000ea0 <HAL_GetTick>
 800305a:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800305e:	e00a      	b.n	8003076 <HAL_RCC_OscConfig+0x1c2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003060:	f7fd ff1e 	bl	8000ea0 <HAL_GetTick>
 8003064:	4602      	mov	r2, r0
 8003066:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800306a:	1ad3      	subs	r3, r2, r3
 800306c:	2b64      	cmp	r3, #100	@ 0x64
 800306e:	d902      	bls.n	8003076 <HAL_RCC_OscConfig+0x1c2>
          {
            return HAL_TIMEOUT;
 8003070:	2303      	movs	r3, #3
 8003072:	f000 bf3c 	b.w	8003eee <HAL_RCC_OscConfig+0x103a>
 8003076:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800307a:	f8c7 31d4 	str.w	r3, [r7, #468]	@ 0x1d4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800307e:	f8d7 31d4 	ldr.w	r3, [r7, #468]	@ 0x1d4
 8003082:	fa93 f3a3 	rbit	r3, r3
 8003086:	f8c7 31d0 	str.w	r3, [r7, #464]	@ 0x1d0
  return result;
 800308a:	f8d7 31d0 	ldr.w	r3, [r7, #464]	@ 0x1d0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800308e:	fab3 f383 	clz	r3, r3
 8003092:	b2db      	uxtb	r3, r3
 8003094:	2b3f      	cmp	r3, #63	@ 0x3f
 8003096:	d802      	bhi.n	800309e <HAL_RCC_OscConfig+0x1ea>
 8003098:	4b44      	ldr	r3, [pc, #272]	@ (80031ac <HAL_RCC_OscConfig+0x2f8>)
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	e015      	b.n	80030ca <HAL_RCC_OscConfig+0x216>
 800309e:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80030a2:	f8c7 31cc 	str.w	r3, [r7, #460]	@ 0x1cc
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80030a6:	f8d7 31cc 	ldr.w	r3, [r7, #460]	@ 0x1cc
 80030aa:	fa93 f3a3 	rbit	r3, r3
 80030ae:	f8c7 31c8 	str.w	r3, [r7, #456]	@ 0x1c8
 80030b2:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 80030b6:	f8c7 31c4 	str.w	r3, [r7, #452]	@ 0x1c4
 80030ba:	f8d7 31c4 	ldr.w	r3, [r7, #452]	@ 0x1c4
 80030be:	fa93 f3a3 	rbit	r3, r3
 80030c2:	f8c7 31c0 	str.w	r3, [r7, #448]	@ 0x1c0
 80030c6:	4b39      	ldr	r3, [pc, #228]	@ (80031ac <HAL_RCC_OscConfig+0x2f8>)
 80030c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030ca:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 80030ce:	f8c7 21bc 	str.w	r2, [r7, #444]	@ 0x1bc
 80030d2:	f8d7 21bc 	ldr.w	r2, [r7, #444]	@ 0x1bc
 80030d6:	fa92 f2a2 	rbit	r2, r2
 80030da:	f8c7 21b8 	str.w	r2, [r7, #440]	@ 0x1b8
  return result;
 80030de:	f8d7 21b8 	ldr.w	r2, [r7, #440]	@ 0x1b8
 80030e2:	fab2 f282 	clz	r2, r2
 80030e6:	b2d2      	uxtb	r2, r2
 80030e8:	f042 0220 	orr.w	r2, r2, #32
 80030ec:	b2d2      	uxtb	r2, r2
 80030ee:	f002 021f 	and.w	r2, r2, #31
 80030f2:	2101      	movs	r1, #1
 80030f4:	fa01 f202 	lsl.w	r2, r1, r2
 80030f8:	4013      	ands	r3, r2
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d0b0      	beq.n	8003060 <HAL_RCC_OscConfig+0x1ac>
 80030fe:	e058      	b.n	80031b2 <HAL_RCC_OscConfig+0x2fe>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003100:	f7fd fece 	bl	8000ea0 <HAL_GetTick>
 8003104:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003108:	e00a      	b.n	8003120 <HAL_RCC_OscConfig+0x26c>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800310a:	f7fd fec9 	bl	8000ea0 <HAL_GetTick>
 800310e:	4602      	mov	r2, r0
 8003110:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8003114:	1ad3      	subs	r3, r2, r3
 8003116:	2b64      	cmp	r3, #100	@ 0x64
 8003118:	d902      	bls.n	8003120 <HAL_RCC_OscConfig+0x26c>
          {
            return HAL_TIMEOUT;
 800311a:	2303      	movs	r3, #3
 800311c:	f000 bee7 	b.w	8003eee <HAL_RCC_OscConfig+0x103a>
 8003120:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003124:	f8c7 31b4 	str.w	r3, [r7, #436]	@ 0x1b4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003128:	f8d7 31b4 	ldr.w	r3, [r7, #436]	@ 0x1b4
 800312c:	fa93 f3a3 	rbit	r3, r3
 8003130:	f8c7 31b0 	str.w	r3, [r7, #432]	@ 0x1b0
  return result;
 8003134:	f8d7 31b0 	ldr.w	r3, [r7, #432]	@ 0x1b0
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003138:	fab3 f383 	clz	r3, r3
 800313c:	b2db      	uxtb	r3, r3
 800313e:	2b3f      	cmp	r3, #63	@ 0x3f
 8003140:	d802      	bhi.n	8003148 <HAL_RCC_OscConfig+0x294>
 8003142:	4b1a      	ldr	r3, [pc, #104]	@ (80031ac <HAL_RCC_OscConfig+0x2f8>)
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	e015      	b.n	8003174 <HAL_RCC_OscConfig+0x2c0>
 8003148:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800314c:	f8c7 31ac 	str.w	r3, [r7, #428]	@ 0x1ac
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003150:	f8d7 31ac 	ldr.w	r3, [r7, #428]	@ 0x1ac
 8003154:	fa93 f3a3 	rbit	r3, r3
 8003158:	f8c7 31a8 	str.w	r3, [r7, #424]	@ 0x1a8
 800315c:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003160:	f8c7 31a4 	str.w	r3, [r7, #420]	@ 0x1a4
 8003164:	f8d7 31a4 	ldr.w	r3, [r7, #420]	@ 0x1a4
 8003168:	fa93 f3a3 	rbit	r3, r3
 800316c:	f8c7 31a0 	str.w	r3, [r7, #416]	@ 0x1a0
 8003170:	4b0e      	ldr	r3, [pc, #56]	@ (80031ac <HAL_RCC_OscConfig+0x2f8>)
 8003172:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003174:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003178:	f8c7 219c 	str.w	r2, [r7, #412]	@ 0x19c
 800317c:	f8d7 219c 	ldr.w	r2, [r7, #412]	@ 0x19c
 8003180:	fa92 f2a2 	rbit	r2, r2
 8003184:	f8c7 2198 	str.w	r2, [r7, #408]	@ 0x198
  return result;
 8003188:	f8d7 2198 	ldr.w	r2, [r7, #408]	@ 0x198
 800318c:	fab2 f282 	clz	r2, r2
 8003190:	b2d2      	uxtb	r2, r2
 8003192:	f042 0220 	orr.w	r2, r2, #32
 8003196:	b2d2      	uxtb	r2, r2
 8003198:	f002 021f 	and.w	r2, r2, #31
 800319c:	2101      	movs	r1, #1
 800319e:	fa01 f202 	lsl.w	r2, r1, r2
 80031a2:	4013      	ands	r3, r2
 80031a4:	2b00      	cmp	r3, #0
 80031a6:	d1b0      	bne.n	800310a <HAL_RCC_OscConfig+0x256>
 80031a8:	e003      	b.n	80031b2 <HAL_RCC_OscConfig+0x2fe>
 80031aa:	bf00      	nop
 80031ac:	40021000 	.word	0x40021000
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80031b0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80031b2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80031b6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	681b      	ldr	r3, [r3, #0]
 80031be:	f003 0302 	and.w	r3, r3, #2
 80031c2:	2b00      	cmp	r3, #0
 80031c4:	f000 816d 	beq.w	80034a2 <HAL_RCC_OscConfig+0x5ee>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80031c8:	4bcd      	ldr	r3, [pc, #820]	@ (8003500 <HAL_RCC_OscConfig+0x64c>)
 80031ca:	685b      	ldr	r3, [r3, #4]
 80031cc:	f003 030c 	and.w	r3, r3, #12
 80031d0:	2b00      	cmp	r3, #0
 80031d2:	d00c      	beq.n	80031ee <HAL_RCC_OscConfig+0x33a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80031d4:	4bca      	ldr	r3, [pc, #808]	@ (8003500 <HAL_RCC_OscConfig+0x64c>)
 80031d6:	685b      	ldr	r3, [r3, #4]
 80031d8:	f003 030c 	and.w	r3, r3, #12
 80031dc:	2b08      	cmp	r3, #8
 80031de:	d16e      	bne.n	80032be <HAL_RCC_OscConfig+0x40a>
 80031e0:	4bc7      	ldr	r3, [pc, #796]	@ (8003500 <HAL_RCC_OscConfig+0x64c>)
 80031e2:	685b      	ldr	r3, [r3, #4]
 80031e4:	f403 33c0 	and.w	r3, r3, #98304	@ 0x18000
 80031e8:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80031ec:	d167      	bne.n	80032be <HAL_RCC_OscConfig+0x40a>
 80031ee:	2302      	movs	r3, #2
 80031f0:	f8c7 3194 	str.w	r3, [r7, #404]	@ 0x194
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80031f4:	f8d7 3194 	ldr.w	r3, [r7, #404]	@ 0x194
 80031f8:	fa93 f3a3 	rbit	r3, r3
 80031fc:	f8c7 3190 	str.w	r3, [r7, #400]	@ 0x190
  return result;
 8003200:	f8d7 3190 	ldr.w	r3, [r7, #400]	@ 0x190
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003204:	fab3 f383 	clz	r3, r3
 8003208:	b2db      	uxtb	r3, r3
 800320a:	2b3f      	cmp	r3, #63	@ 0x3f
 800320c:	d802      	bhi.n	8003214 <HAL_RCC_OscConfig+0x360>
 800320e:	4bbc      	ldr	r3, [pc, #752]	@ (8003500 <HAL_RCC_OscConfig+0x64c>)
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	e013      	b.n	800323c <HAL_RCC_OscConfig+0x388>
 8003214:	2302      	movs	r3, #2
 8003216:	f8c7 318c 	str.w	r3, [r7, #396]	@ 0x18c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800321a:	f8d7 318c 	ldr.w	r3, [r7, #396]	@ 0x18c
 800321e:	fa93 f3a3 	rbit	r3, r3
 8003222:	f8c7 3188 	str.w	r3, [r7, #392]	@ 0x188
 8003226:	2302      	movs	r3, #2
 8003228:	f8c7 3184 	str.w	r3, [r7, #388]	@ 0x184
 800322c:	f8d7 3184 	ldr.w	r3, [r7, #388]	@ 0x184
 8003230:	fa93 f3a3 	rbit	r3, r3
 8003234:	f8c7 3180 	str.w	r3, [r7, #384]	@ 0x180
 8003238:	4bb1      	ldr	r3, [pc, #708]	@ (8003500 <HAL_RCC_OscConfig+0x64c>)
 800323a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800323c:	2202      	movs	r2, #2
 800323e:	f8c7 217c 	str.w	r2, [r7, #380]	@ 0x17c
 8003242:	f8d7 217c 	ldr.w	r2, [r7, #380]	@ 0x17c
 8003246:	fa92 f2a2 	rbit	r2, r2
 800324a:	f8c7 2178 	str.w	r2, [r7, #376]	@ 0x178
  return result;
 800324e:	f8d7 2178 	ldr.w	r2, [r7, #376]	@ 0x178
 8003252:	fab2 f282 	clz	r2, r2
 8003256:	b2d2      	uxtb	r2, r2
 8003258:	f042 0220 	orr.w	r2, r2, #32
 800325c:	b2d2      	uxtb	r2, r2
 800325e:	f002 021f 	and.w	r2, r2, #31
 8003262:	2101      	movs	r1, #1
 8003264:	fa01 f202 	lsl.w	r2, r1, r2
 8003268:	4013      	ands	r3, r2
 800326a:	2b00      	cmp	r3, #0
 800326c:	d00a      	beq.n	8003284 <HAL_RCC_OscConfig+0x3d0>
 800326e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003272:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	68db      	ldr	r3, [r3, #12]
 800327a:	2b01      	cmp	r3, #1
 800327c:	d002      	beq.n	8003284 <HAL_RCC_OscConfig+0x3d0>
      {
        return HAL_ERROR;
 800327e:	2301      	movs	r3, #1
 8003280:	f000 be35 	b.w	8003eee <HAL_RCC_OscConfig+0x103a>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003284:	4b9e      	ldr	r3, [pc, #632]	@ (8003500 <HAL_RCC_OscConfig+0x64c>)
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800328c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003290:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003294:	681b      	ldr	r3, [r3, #0]
 8003296:	691b      	ldr	r3, [r3, #16]
 8003298:	21f8      	movs	r1, #248	@ 0xf8
 800329a:	f8c7 1174 	str.w	r1, [r7, #372]	@ 0x174
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800329e:	f8d7 1174 	ldr.w	r1, [r7, #372]	@ 0x174
 80032a2:	fa91 f1a1 	rbit	r1, r1
 80032a6:	f8c7 1170 	str.w	r1, [r7, #368]	@ 0x170
  return result;
 80032aa:	f8d7 1170 	ldr.w	r1, [r7, #368]	@ 0x170
 80032ae:	fab1 f181 	clz	r1, r1
 80032b2:	b2c9      	uxtb	r1, r1
 80032b4:	408b      	lsls	r3, r1
 80032b6:	4992      	ldr	r1, [pc, #584]	@ (8003500 <HAL_RCC_OscConfig+0x64c>)
 80032b8:	4313      	orrs	r3, r2
 80032ba:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80032bc:	e0f1      	b.n	80034a2 <HAL_RCC_OscConfig+0x5ee>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80032be:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80032c2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	68db      	ldr	r3, [r3, #12]
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	f000 8083 	beq.w	80033d6 <HAL_RCC_OscConfig+0x522>
 80032d0:	2301      	movs	r3, #1
 80032d2:	f8c7 316c 	str.w	r3, [r7, #364]	@ 0x16c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80032d6:	f8d7 316c 	ldr.w	r3, [r7, #364]	@ 0x16c
 80032da:	fa93 f3a3 	rbit	r3, r3
 80032de:	f8c7 3168 	str.w	r3, [r7, #360]	@ 0x168
  return result;
 80032e2:	f8d7 3168 	ldr.w	r3, [r7, #360]	@ 0x168
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80032e6:	fab3 f383 	clz	r3, r3
 80032ea:	b2db      	uxtb	r3, r3
 80032ec:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80032f0:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80032f4:	009b      	lsls	r3, r3, #2
 80032f6:	461a      	mov	r2, r3
 80032f8:	2301      	movs	r3, #1
 80032fa:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80032fc:	f7fd fdd0 	bl	8000ea0 <HAL_GetTick>
 8003300:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003304:	e00a      	b.n	800331c <HAL_RCC_OscConfig+0x468>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003306:	f7fd fdcb 	bl	8000ea0 <HAL_GetTick>
 800330a:	4602      	mov	r2, r0
 800330c:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8003310:	1ad3      	subs	r3, r2, r3
 8003312:	2b02      	cmp	r3, #2
 8003314:	d902      	bls.n	800331c <HAL_RCC_OscConfig+0x468>
          {
            return HAL_TIMEOUT;
 8003316:	2303      	movs	r3, #3
 8003318:	f000 bde9 	b.w	8003eee <HAL_RCC_OscConfig+0x103a>
 800331c:	2302      	movs	r3, #2
 800331e:	f8c7 3164 	str.w	r3, [r7, #356]	@ 0x164
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003322:	f8d7 3164 	ldr.w	r3, [r7, #356]	@ 0x164
 8003326:	fa93 f3a3 	rbit	r3, r3
 800332a:	f8c7 3160 	str.w	r3, [r7, #352]	@ 0x160
  return result;
 800332e:	f8d7 3160 	ldr.w	r3, [r7, #352]	@ 0x160
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003332:	fab3 f383 	clz	r3, r3
 8003336:	b2db      	uxtb	r3, r3
 8003338:	2b3f      	cmp	r3, #63	@ 0x3f
 800333a:	d802      	bhi.n	8003342 <HAL_RCC_OscConfig+0x48e>
 800333c:	4b70      	ldr	r3, [pc, #448]	@ (8003500 <HAL_RCC_OscConfig+0x64c>)
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	e013      	b.n	800336a <HAL_RCC_OscConfig+0x4b6>
 8003342:	2302      	movs	r3, #2
 8003344:	f8c7 315c 	str.w	r3, [r7, #348]	@ 0x15c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003348:	f8d7 315c 	ldr.w	r3, [r7, #348]	@ 0x15c
 800334c:	fa93 f3a3 	rbit	r3, r3
 8003350:	f8c7 3158 	str.w	r3, [r7, #344]	@ 0x158
 8003354:	2302      	movs	r3, #2
 8003356:	f8c7 3154 	str.w	r3, [r7, #340]	@ 0x154
 800335a:	f8d7 3154 	ldr.w	r3, [r7, #340]	@ 0x154
 800335e:	fa93 f3a3 	rbit	r3, r3
 8003362:	f8c7 3150 	str.w	r3, [r7, #336]	@ 0x150
 8003366:	4b66      	ldr	r3, [pc, #408]	@ (8003500 <HAL_RCC_OscConfig+0x64c>)
 8003368:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800336a:	2202      	movs	r2, #2
 800336c:	f8c7 214c 	str.w	r2, [r7, #332]	@ 0x14c
 8003370:	f8d7 214c 	ldr.w	r2, [r7, #332]	@ 0x14c
 8003374:	fa92 f2a2 	rbit	r2, r2
 8003378:	f8c7 2148 	str.w	r2, [r7, #328]	@ 0x148
  return result;
 800337c:	f8d7 2148 	ldr.w	r2, [r7, #328]	@ 0x148
 8003380:	fab2 f282 	clz	r2, r2
 8003384:	b2d2      	uxtb	r2, r2
 8003386:	f042 0220 	orr.w	r2, r2, #32
 800338a:	b2d2      	uxtb	r2, r2
 800338c:	f002 021f 	and.w	r2, r2, #31
 8003390:	2101      	movs	r1, #1
 8003392:	fa01 f202 	lsl.w	r2, r1, r2
 8003396:	4013      	ands	r3, r2
 8003398:	2b00      	cmp	r3, #0
 800339a:	d0b4      	beq.n	8003306 <HAL_RCC_OscConfig+0x452>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800339c:	4b58      	ldr	r3, [pc, #352]	@ (8003500 <HAL_RCC_OscConfig+0x64c>)
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80033a4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80033a8:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	691b      	ldr	r3, [r3, #16]
 80033b0:	21f8      	movs	r1, #248	@ 0xf8
 80033b2:	f8c7 1144 	str.w	r1, [r7, #324]	@ 0x144
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033b6:	f8d7 1144 	ldr.w	r1, [r7, #324]	@ 0x144
 80033ba:	fa91 f1a1 	rbit	r1, r1
 80033be:	f8c7 1140 	str.w	r1, [r7, #320]	@ 0x140
  return result;
 80033c2:	f8d7 1140 	ldr.w	r1, [r7, #320]	@ 0x140
 80033c6:	fab1 f181 	clz	r1, r1
 80033ca:	b2c9      	uxtb	r1, r1
 80033cc:	408b      	lsls	r3, r1
 80033ce:	494c      	ldr	r1, [pc, #304]	@ (8003500 <HAL_RCC_OscConfig+0x64c>)
 80033d0:	4313      	orrs	r3, r2
 80033d2:	600b      	str	r3, [r1, #0]
 80033d4:	e065      	b.n	80034a2 <HAL_RCC_OscConfig+0x5ee>
 80033d6:	2301      	movs	r3, #1
 80033d8:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80033dc:	f8d7 313c 	ldr.w	r3, [r7, #316]	@ 0x13c
 80033e0:	fa93 f3a3 	rbit	r3, r3
 80033e4:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138
  return result;
 80033e8:	f8d7 3138 	ldr.w	r3, [r7, #312]	@ 0x138
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80033ec:	fab3 f383 	clz	r3, r3
 80033f0:	b2db      	uxtb	r3, r3
 80033f2:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 80033f6:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 80033fa:	009b      	lsls	r3, r3, #2
 80033fc:	461a      	mov	r2, r3
 80033fe:	2300      	movs	r3, #0
 8003400:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003402:	f7fd fd4d 	bl	8000ea0 <HAL_GetTick>
 8003406:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800340a:	e00a      	b.n	8003422 <HAL_RCC_OscConfig+0x56e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800340c:	f7fd fd48 	bl	8000ea0 <HAL_GetTick>
 8003410:	4602      	mov	r2, r0
 8003412:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8003416:	1ad3      	subs	r3, r2, r3
 8003418:	2b02      	cmp	r3, #2
 800341a:	d902      	bls.n	8003422 <HAL_RCC_OscConfig+0x56e>
          {
            return HAL_TIMEOUT;
 800341c:	2303      	movs	r3, #3
 800341e:	f000 bd66 	b.w	8003eee <HAL_RCC_OscConfig+0x103a>
 8003422:	2302      	movs	r3, #2
 8003424:	f8c7 3134 	str.w	r3, [r7, #308]	@ 0x134
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003428:	f8d7 3134 	ldr.w	r3, [r7, #308]	@ 0x134
 800342c:	fa93 f3a3 	rbit	r3, r3
 8003430:	f8c7 3130 	str.w	r3, [r7, #304]	@ 0x130
  return result;
 8003434:	f8d7 3130 	ldr.w	r3, [r7, #304]	@ 0x130
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003438:	fab3 f383 	clz	r3, r3
 800343c:	b2db      	uxtb	r3, r3
 800343e:	2b3f      	cmp	r3, #63	@ 0x3f
 8003440:	d802      	bhi.n	8003448 <HAL_RCC_OscConfig+0x594>
 8003442:	4b2f      	ldr	r3, [pc, #188]	@ (8003500 <HAL_RCC_OscConfig+0x64c>)
 8003444:	681b      	ldr	r3, [r3, #0]
 8003446:	e013      	b.n	8003470 <HAL_RCC_OscConfig+0x5bc>
 8003448:	2302      	movs	r3, #2
 800344a:	f8c7 312c 	str.w	r3, [r7, #300]	@ 0x12c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800344e:	f8d7 312c 	ldr.w	r3, [r7, #300]	@ 0x12c
 8003452:	fa93 f3a3 	rbit	r3, r3
 8003456:	f8c7 3128 	str.w	r3, [r7, #296]	@ 0x128
 800345a:	2302      	movs	r3, #2
 800345c:	f8c7 3124 	str.w	r3, [r7, #292]	@ 0x124
 8003460:	f8d7 3124 	ldr.w	r3, [r7, #292]	@ 0x124
 8003464:	fa93 f3a3 	rbit	r3, r3
 8003468:	f8c7 3120 	str.w	r3, [r7, #288]	@ 0x120
 800346c:	4b24      	ldr	r3, [pc, #144]	@ (8003500 <HAL_RCC_OscConfig+0x64c>)
 800346e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003470:	2202      	movs	r2, #2
 8003472:	f8c7 211c 	str.w	r2, [r7, #284]	@ 0x11c
 8003476:	f8d7 211c 	ldr.w	r2, [r7, #284]	@ 0x11c
 800347a:	fa92 f2a2 	rbit	r2, r2
 800347e:	f8c7 2118 	str.w	r2, [r7, #280]	@ 0x118
  return result;
 8003482:	f8d7 2118 	ldr.w	r2, [r7, #280]	@ 0x118
 8003486:	fab2 f282 	clz	r2, r2
 800348a:	b2d2      	uxtb	r2, r2
 800348c:	f042 0220 	orr.w	r2, r2, #32
 8003490:	b2d2      	uxtb	r2, r2
 8003492:	f002 021f 	and.w	r2, r2, #31
 8003496:	2101      	movs	r1, #1
 8003498:	fa01 f202 	lsl.w	r2, r1, r2
 800349c:	4013      	ands	r3, r2
 800349e:	2b00      	cmp	r3, #0
 80034a0:	d1b4      	bne.n	800340c <HAL_RCC_OscConfig+0x558>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80034a2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80034a6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f003 0308 	and.w	r3, r3, #8
 80034b2:	2b00      	cmp	r3, #0
 80034b4:	f000 8119 	beq.w	80036ea <HAL_RCC_OscConfig+0x836>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80034b8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80034bc:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80034c0:	681b      	ldr	r3, [r3, #0]
 80034c2:	695b      	ldr	r3, [r3, #20]
 80034c4:	2b00      	cmp	r3, #0
 80034c6:	f000 8082 	beq.w	80035ce <HAL_RCC_OscConfig+0x71a>
 80034ca:	2301      	movs	r3, #1
 80034cc:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80034d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80034d4:	fa93 f3a3 	rbit	r3, r3
 80034d8:	f8c7 3110 	str.w	r3, [r7, #272]	@ 0x110
  return result;
 80034dc:	f8d7 3110 	ldr.w	r3, [r7, #272]	@ 0x110
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80034e0:	fab3 f383 	clz	r3, r3
 80034e4:	b2db      	uxtb	r3, r3
 80034e6:	461a      	mov	r2, r3
 80034e8:	4b06      	ldr	r3, [pc, #24]	@ (8003504 <HAL_RCC_OscConfig+0x650>)
 80034ea:	4413      	add	r3, r2
 80034ec:	009b      	lsls	r3, r3, #2
 80034ee:	461a      	mov	r2, r3
 80034f0:	2301      	movs	r3, #1
 80034f2:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80034f4:	f7fd fcd4 	bl	8000ea0 <HAL_GetTick>
 80034f8:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80034fc:	e00f      	b.n	800351e <HAL_RCC_OscConfig+0x66a>
 80034fe:	bf00      	nop
 8003500:	40021000 	.word	0x40021000
 8003504:	10908120 	.word	0x10908120
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003508:	f7fd fcca 	bl	8000ea0 <HAL_GetTick>
 800350c:	4602      	mov	r2, r0
 800350e:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8003512:	1ad3      	subs	r3, r2, r3
 8003514:	2b02      	cmp	r3, #2
 8003516:	d902      	bls.n	800351e <HAL_RCC_OscConfig+0x66a>
        {
          return HAL_TIMEOUT;
 8003518:	2303      	movs	r3, #3
 800351a:	f000 bce8 	b.w	8003eee <HAL_RCC_OscConfig+0x103a>
 800351e:	2302      	movs	r3, #2
 8003520:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003524:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
 8003528:	fa93 f2a3 	rbit	r2, r3
 800352c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003530:	f5a3 7380 	sub.w	r3, r3, #256	@ 0x100
 8003534:	601a      	str	r2, [r3, #0]
 8003536:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800353a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800353e:	2202      	movs	r2, #2
 8003540:	601a      	str	r2, [r3, #0]
 8003542:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003546:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800354a:	681b      	ldr	r3, [r3, #0]
 800354c:	fa93 f2a3 	rbit	r2, r3
 8003550:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003554:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8003558:	601a      	str	r2, [r3, #0]
 800355a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800355e:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 8003562:	2202      	movs	r2, #2
 8003564:	601a      	str	r2, [r3, #0]
 8003566:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800356a:	f5a3 7386 	sub.w	r3, r3, #268	@ 0x10c
 800356e:	681b      	ldr	r3, [r3, #0]
 8003570:	fa93 f2a3 	rbit	r2, r3
 8003574:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003578:	f5a3 7388 	sub.w	r3, r3, #272	@ 0x110
 800357c:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800357e:	4bb0      	ldr	r3, [pc, #704]	@ (8003840 <HAL_RCC_OscConfig+0x98c>)
 8003580:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003582:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003586:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 800358a:	2102      	movs	r1, #2
 800358c:	6019      	str	r1, [r3, #0]
 800358e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003592:	f5a3 738a 	sub.w	r3, r3, #276	@ 0x114
 8003596:	681b      	ldr	r3, [r3, #0]
 8003598:	fa93 f1a3 	rbit	r1, r3
 800359c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80035a0:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80035a4:	6019      	str	r1, [r3, #0]
  return result;
 80035a6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80035aa:	f5a3 738c 	sub.w	r3, r3, #280	@ 0x118
 80035ae:	681b      	ldr	r3, [r3, #0]
 80035b0:	fab3 f383 	clz	r3, r3
 80035b4:	b2db      	uxtb	r3, r3
 80035b6:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80035ba:	b2db      	uxtb	r3, r3
 80035bc:	f003 031f 	and.w	r3, r3, #31
 80035c0:	2101      	movs	r1, #1
 80035c2:	fa01 f303 	lsl.w	r3, r1, r3
 80035c6:	4013      	ands	r3, r2
 80035c8:	2b00      	cmp	r3, #0
 80035ca:	d09d      	beq.n	8003508 <HAL_RCC_OscConfig+0x654>
 80035cc:	e08d      	b.n	80036ea <HAL_RCC_OscConfig+0x836>
 80035ce:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80035d2:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80035d6:	2201      	movs	r2, #1
 80035d8:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80035da:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80035de:	f5a3 738e 	sub.w	r3, r3, #284	@ 0x11c
 80035e2:	681b      	ldr	r3, [r3, #0]
 80035e4:	fa93 f2a3 	rbit	r2, r3
 80035e8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80035ec:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80035f0:	601a      	str	r2, [r3, #0]
  return result;
 80035f2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80035f6:	f5a3 7390 	sub.w	r3, r3, #288	@ 0x120
 80035fa:	681b      	ldr	r3, [r3, #0]
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80035fc:	fab3 f383 	clz	r3, r3
 8003600:	b2db      	uxtb	r3, r3
 8003602:	461a      	mov	r2, r3
 8003604:	4b8f      	ldr	r3, [pc, #572]	@ (8003844 <HAL_RCC_OscConfig+0x990>)
 8003606:	4413      	add	r3, r2
 8003608:	009b      	lsls	r3, r3, #2
 800360a:	461a      	mov	r2, r3
 800360c:	2300      	movs	r3, #0
 800360e:	6013      	str	r3, [r2, #0]
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003610:	f7fd fc46 	bl	8000ea0 <HAL_GetTick>
 8003614:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003618:	e00a      	b.n	8003630 <HAL_RCC_OscConfig+0x77c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800361a:	f7fd fc41 	bl	8000ea0 <HAL_GetTick>
 800361e:	4602      	mov	r2, r0
 8003620:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8003624:	1ad3      	subs	r3, r2, r3
 8003626:	2b02      	cmp	r3, #2
 8003628:	d902      	bls.n	8003630 <HAL_RCC_OscConfig+0x77c>
        {
          return HAL_TIMEOUT;
 800362a:	2303      	movs	r3, #3
 800362c:	f000 bc5f 	b.w	8003eee <HAL_RCC_OscConfig+0x103a>
 8003630:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003634:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8003638:	2202      	movs	r2, #2
 800363a:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800363c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003640:	f5a3 7392 	sub.w	r3, r3, #292	@ 0x124
 8003644:	681b      	ldr	r3, [r3, #0]
 8003646:	fa93 f2a3 	rbit	r2, r3
 800364a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800364e:	f5a3 7394 	sub.w	r3, r3, #296	@ 0x128
 8003652:	601a      	str	r2, [r3, #0]
 8003654:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003658:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800365c:	2202      	movs	r2, #2
 800365e:	601a      	str	r2, [r3, #0]
 8003660:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003664:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	fa93 f2a3 	rbit	r2, r3
 800366e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003672:	f5a3 7398 	sub.w	r3, r3, #304	@ 0x130
 8003676:	601a      	str	r2, [r3, #0]
 8003678:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800367c:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 8003680:	2202      	movs	r2, #2
 8003682:	601a      	str	r2, [r3, #0]
 8003684:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003688:	f5a3 739a 	sub.w	r3, r3, #308	@ 0x134
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	fa93 f2a3 	rbit	r2, r3
 8003692:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003696:	f5a3 739c 	sub.w	r3, r3, #312	@ 0x138
 800369a:	601a      	str	r2, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800369c:	4b68      	ldr	r3, [pc, #416]	@ (8003840 <HAL_RCC_OscConfig+0x98c>)
 800369e:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80036a0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80036a4:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80036a8:	2102      	movs	r1, #2
 80036aa:	6019      	str	r1, [r3, #0]
 80036ac:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80036b0:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 80036b4:	681b      	ldr	r3, [r3, #0]
 80036b6:	fa93 f1a3 	rbit	r1, r3
 80036ba:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80036be:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80036c2:	6019      	str	r1, [r3, #0]
  return result;
 80036c4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80036c8:	f5a3 73a0 	sub.w	r3, r3, #320	@ 0x140
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	fab3 f383 	clz	r3, r3
 80036d2:	b2db      	uxtb	r3, r3
 80036d4:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80036d8:	b2db      	uxtb	r3, r3
 80036da:	f003 031f 	and.w	r3, r3, #31
 80036de:	2101      	movs	r1, #1
 80036e0:	fa01 f303 	lsl.w	r3, r1, r3
 80036e4:	4013      	ands	r3, r2
 80036e6:	2b00      	cmp	r3, #0
 80036e8:	d197      	bne.n	800361a <HAL_RCC_OscConfig+0x766>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80036ea:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80036ee:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80036f2:	681b      	ldr	r3, [r3, #0]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	f003 0304 	and.w	r3, r3, #4
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	f000 819c 	beq.w	8003a38 <HAL_RCC_OscConfig+0xb84>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003700:	2300      	movs	r3, #0
 8003702:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003706:	4b4e      	ldr	r3, [pc, #312]	@ (8003840 <HAL_RCC_OscConfig+0x98c>)
 8003708:	69db      	ldr	r3, [r3, #28]
 800370a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800370e:	2b00      	cmp	r3, #0
 8003710:	d116      	bne.n	8003740 <HAL_RCC_OscConfig+0x88c>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003712:	4b4b      	ldr	r3, [pc, #300]	@ (8003840 <HAL_RCC_OscConfig+0x98c>)
 8003714:	69db      	ldr	r3, [r3, #28]
 8003716:	4a4a      	ldr	r2, [pc, #296]	@ (8003840 <HAL_RCC_OscConfig+0x98c>)
 8003718:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800371c:	61d3      	str	r3, [r2, #28]
 800371e:	4b48      	ldr	r3, [pc, #288]	@ (8003840 <HAL_RCC_OscConfig+0x98c>)
 8003720:	69db      	ldr	r3, [r3, #28]
 8003722:	f003 5280 	and.w	r2, r3, #268435456	@ 0x10000000
 8003726:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800372a:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 800372e:	601a      	str	r2, [r3, #0]
 8003730:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003734:	f5a3 73fe 	sub.w	r3, r3, #508	@ 0x1fc
 8003738:	681b      	ldr	r3, [r3, #0]
      pwrclkchanged = SET;
 800373a:	2301      	movs	r3, #1
 800373c:	f887 3207 	strb.w	r3, [r7, #519]	@ 0x207
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003740:	4b41      	ldr	r3, [pc, #260]	@ (8003848 <HAL_RCC_OscConfig+0x994>)
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003748:	2b00      	cmp	r3, #0
 800374a:	d11a      	bne.n	8003782 <HAL_RCC_OscConfig+0x8ce>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800374c:	4b3e      	ldr	r3, [pc, #248]	@ (8003848 <HAL_RCC_OscConfig+0x994>)
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	4a3d      	ldr	r2, [pc, #244]	@ (8003848 <HAL_RCC_OscConfig+0x994>)
 8003752:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003756:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003758:	f7fd fba2 	bl	8000ea0 <HAL_GetTick>
 800375c:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003760:	e009      	b.n	8003776 <HAL_RCC_OscConfig+0x8c2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003762:	f7fd fb9d 	bl	8000ea0 <HAL_GetTick>
 8003766:	4602      	mov	r2, r0
 8003768:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800376c:	1ad3      	subs	r3, r2, r3
 800376e:	2b64      	cmp	r3, #100	@ 0x64
 8003770:	d901      	bls.n	8003776 <HAL_RCC_OscConfig+0x8c2>
        {
          return HAL_TIMEOUT;
 8003772:	2303      	movs	r3, #3
 8003774:	e3bb      	b.n	8003eee <HAL_RCC_OscConfig+0x103a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003776:	4b34      	ldr	r3, [pc, #208]	@ (8003848 <HAL_RCC_OscConfig+0x994>)
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800377e:	2b00      	cmp	r3, #0
 8003780:	d0ef      	beq.n	8003762 <HAL_RCC_OscConfig+0x8ae>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003782:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003786:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	689b      	ldr	r3, [r3, #8]
 800378e:	2b01      	cmp	r3, #1
 8003790:	d106      	bne.n	80037a0 <HAL_RCC_OscConfig+0x8ec>
 8003792:	4b2b      	ldr	r3, [pc, #172]	@ (8003840 <HAL_RCC_OscConfig+0x98c>)
 8003794:	6a1b      	ldr	r3, [r3, #32]
 8003796:	4a2a      	ldr	r2, [pc, #168]	@ (8003840 <HAL_RCC_OscConfig+0x98c>)
 8003798:	f043 0301 	orr.w	r3, r3, #1
 800379c:	6213      	str	r3, [r2, #32]
 800379e:	e035      	b.n	800380c <HAL_RCC_OscConfig+0x958>
 80037a0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80037a4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80037a8:	681b      	ldr	r3, [r3, #0]
 80037aa:	689b      	ldr	r3, [r3, #8]
 80037ac:	2b00      	cmp	r3, #0
 80037ae:	d10c      	bne.n	80037ca <HAL_RCC_OscConfig+0x916>
 80037b0:	4b23      	ldr	r3, [pc, #140]	@ (8003840 <HAL_RCC_OscConfig+0x98c>)
 80037b2:	6a1b      	ldr	r3, [r3, #32]
 80037b4:	4a22      	ldr	r2, [pc, #136]	@ (8003840 <HAL_RCC_OscConfig+0x98c>)
 80037b6:	f023 0301 	bic.w	r3, r3, #1
 80037ba:	6213      	str	r3, [r2, #32]
 80037bc:	4b20      	ldr	r3, [pc, #128]	@ (8003840 <HAL_RCC_OscConfig+0x98c>)
 80037be:	6a1b      	ldr	r3, [r3, #32]
 80037c0:	4a1f      	ldr	r2, [pc, #124]	@ (8003840 <HAL_RCC_OscConfig+0x98c>)
 80037c2:	f023 0304 	bic.w	r3, r3, #4
 80037c6:	6213      	str	r3, [r2, #32]
 80037c8:	e020      	b.n	800380c <HAL_RCC_OscConfig+0x958>
 80037ca:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80037ce:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	689b      	ldr	r3, [r3, #8]
 80037d6:	2b05      	cmp	r3, #5
 80037d8:	d10c      	bne.n	80037f4 <HAL_RCC_OscConfig+0x940>
 80037da:	4b19      	ldr	r3, [pc, #100]	@ (8003840 <HAL_RCC_OscConfig+0x98c>)
 80037dc:	6a1b      	ldr	r3, [r3, #32]
 80037de:	4a18      	ldr	r2, [pc, #96]	@ (8003840 <HAL_RCC_OscConfig+0x98c>)
 80037e0:	f043 0304 	orr.w	r3, r3, #4
 80037e4:	6213      	str	r3, [r2, #32]
 80037e6:	4b16      	ldr	r3, [pc, #88]	@ (8003840 <HAL_RCC_OscConfig+0x98c>)
 80037e8:	6a1b      	ldr	r3, [r3, #32]
 80037ea:	4a15      	ldr	r2, [pc, #84]	@ (8003840 <HAL_RCC_OscConfig+0x98c>)
 80037ec:	f043 0301 	orr.w	r3, r3, #1
 80037f0:	6213      	str	r3, [r2, #32]
 80037f2:	e00b      	b.n	800380c <HAL_RCC_OscConfig+0x958>
 80037f4:	4b12      	ldr	r3, [pc, #72]	@ (8003840 <HAL_RCC_OscConfig+0x98c>)
 80037f6:	6a1b      	ldr	r3, [r3, #32]
 80037f8:	4a11      	ldr	r2, [pc, #68]	@ (8003840 <HAL_RCC_OscConfig+0x98c>)
 80037fa:	f023 0301 	bic.w	r3, r3, #1
 80037fe:	6213      	str	r3, [r2, #32]
 8003800:	4b0f      	ldr	r3, [pc, #60]	@ (8003840 <HAL_RCC_OscConfig+0x98c>)
 8003802:	6a1b      	ldr	r3, [r3, #32]
 8003804:	4a0e      	ldr	r2, [pc, #56]	@ (8003840 <HAL_RCC_OscConfig+0x98c>)
 8003806:	f023 0304 	bic.w	r3, r3, #4
 800380a:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800380c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003810:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	689b      	ldr	r3, [r3, #8]
 8003818:	2b00      	cmp	r3, #0
 800381a:	f000 8085 	beq.w	8003928 <HAL_RCC_OscConfig+0xa74>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800381e:	f7fd fb3f 	bl	8000ea0 <HAL_GetTick>
 8003822:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003826:	e011      	b.n	800384c <HAL_RCC_OscConfig+0x998>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003828:	f7fd fb3a 	bl	8000ea0 <HAL_GetTick>
 800382c:	4602      	mov	r2, r0
 800382e:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8003832:	1ad3      	subs	r3, r2, r3
 8003834:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003838:	4293      	cmp	r3, r2
 800383a:	d907      	bls.n	800384c <HAL_RCC_OscConfig+0x998>
        {
          return HAL_TIMEOUT;
 800383c:	2303      	movs	r3, #3
 800383e:	e356      	b.n	8003eee <HAL_RCC_OscConfig+0x103a>
 8003840:	40021000 	.word	0x40021000
 8003844:	10908120 	.word	0x10908120
 8003848:	40007000 	.word	0x40007000
 800384c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003850:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8003854:	2202      	movs	r2, #2
 8003856:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003858:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800385c:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	fa93 f2a3 	rbit	r2, r3
 8003866:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800386a:	f5a3 73a4 	sub.w	r3, r3, #328	@ 0x148
 800386e:	601a      	str	r2, [r3, #0]
 8003870:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003874:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8003878:	2202      	movs	r2, #2
 800387a:	601a      	str	r2, [r3, #0]
 800387c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003880:	f5a3 73a6 	sub.w	r3, r3, #332	@ 0x14c
 8003884:	681b      	ldr	r3, [r3, #0]
 8003886:	fa93 f2a3 	rbit	r2, r3
 800388a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800388e:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 8003892:	601a      	str	r2, [r3, #0]
  return result;
 8003894:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003898:	f5a3 73a8 	sub.w	r3, r3, #336	@ 0x150
 800389c:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800389e:	fab3 f383 	clz	r3, r3
 80038a2:	b2db      	uxtb	r3, r3
 80038a4:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 80038a8:	b2db      	uxtb	r3, r3
 80038aa:	2b00      	cmp	r3, #0
 80038ac:	d102      	bne.n	80038b4 <HAL_RCC_OscConfig+0xa00>
 80038ae:	4b98      	ldr	r3, [pc, #608]	@ (8003b10 <HAL_RCC_OscConfig+0xc5c>)
 80038b0:	6a1b      	ldr	r3, [r3, #32]
 80038b2:	e013      	b.n	80038dc <HAL_RCC_OscConfig+0xa28>
 80038b4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80038b8:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80038bc:	2202      	movs	r2, #2
 80038be:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80038c0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80038c4:	f5a3 73aa 	sub.w	r3, r3, #340	@ 0x154
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	fa93 f2a3 	rbit	r2, r3
 80038ce:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80038d2:	f5a3 73ac 	sub.w	r3, r3, #344	@ 0x158
 80038d6:	601a      	str	r2, [r3, #0]
 80038d8:	4b8d      	ldr	r3, [pc, #564]	@ (8003b10 <HAL_RCC_OscConfig+0xc5c>)
 80038da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038dc:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80038e0:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 80038e4:	2102      	movs	r1, #2
 80038e6:	6011      	str	r1, [r2, #0]
 80038e8:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80038ec:	f5a2 72ae 	sub.w	r2, r2, #348	@ 0x15c
 80038f0:	6812      	ldr	r2, [r2, #0]
 80038f2:	fa92 f1a2 	rbit	r1, r2
 80038f6:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80038fa:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 80038fe:	6011      	str	r1, [r2, #0]
  return result;
 8003900:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003904:	f5a2 72b0 	sub.w	r2, r2, #352	@ 0x160
 8003908:	6812      	ldr	r2, [r2, #0]
 800390a:	fab2 f282 	clz	r2, r2
 800390e:	b2d2      	uxtb	r2, r2
 8003910:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003914:	b2d2      	uxtb	r2, r2
 8003916:	f002 021f 	and.w	r2, r2, #31
 800391a:	2101      	movs	r1, #1
 800391c:	fa01 f202 	lsl.w	r2, r1, r2
 8003920:	4013      	ands	r3, r2
 8003922:	2b00      	cmp	r3, #0
 8003924:	d080      	beq.n	8003828 <HAL_RCC_OscConfig+0x974>
 8003926:	e07d      	b.n	8003a24 <HAL_RCC_OscConfig+0xb70>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003928:	f7fd faba 	bl	8000ea0 <HAL_GetTick>
 800392c:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003930:	e00b      	b.n	800394a <HAL_RCC_OscConfig+0xa96>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003932:	f7fd fab5 	bl	8000ea0 <HAL_GetTick>
 8003936:	4602      	mov	r2, r0
 8003938:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 800393c:	1ad3      	subs	r3, r2, r3
 800393e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003942:	4293      	cmp	r3, r2
 8003944:	d901      	bls.n	800394a <HAL_RCC_OscConfig+0xa96>
        {
          return HAL_TIMEOUT;
 8003946:	2303      	movs	r3, #3
 8003948:	e2d1      	b.n	8003eee <HAL_RCC_OscConfig+0x103a>
 800394a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800394e:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 8003952:	2202      	movs	r2, #2
 8003954:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003956:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800395a:	f5a3 73b2 	sub.w	r3, r3, #356	@ 0x164
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	fa93 f2a3 	rbit	r2, r3
 8003964:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003968:	f5a3 73b4 	sub.w	r3, r3, #360	@ 0x168
 800396c:	601a      	str	r2, [r3, #0]
 800396e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003972:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8003976:	2202      	movs	r2, #2
 8003978:	601a      	str	r2, [r3, #0]
 800397a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800397e:	f5a3 73b6 	sub.w	r3, r3, #364	@ 0x16c
 8003982:	681b      	ldr	r3, [r3, #0]
 8003984:	fa93 f2a3 	rbit	r2, r3
 8003988:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 800398c:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 8003990:	601a      	str	r2, [r3, #0]
  return result;
 8003992:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003996:	f5a3 73b8 	sub.w	r3, r3, #368	@ 0x170
 800399a:	681b      	ldr	r3, [r3, #0]
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800399c:	fab3 f383 	clz	r3, r3
 80039a0:	b2db      	uxtb	r3, r3
 80039a2:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 80039a6:	b2db      	uxtb	r3, r3
 80039a8:	2b00      	cmp	r3, #0
 80039aa:	d102      	bne.n	80039b2 <HAL_RCC_OscConfig+0xafe>
 80039ac:	4b58      	ldr	r3, [pc, #352]	@ (8003b10 <HAL_RCC_OscConfig+0xc5c>)
 80039ae:	6a1b      	ldr	r3, [r3, #32]
 80039b0:	e013      	b.n	80039da <HAL_RCC_OscConfig+0xb26>
 80039b2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80039b6:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80039ba:	2202      	movs	r2, #2
 80039bc:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80039be:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80039c2:	f5a3 73ba 	sub.w	r3, r3, #372	@ 0x174
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	fa93 f2a3 	rbit	r2, r3
 80039cc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 80039d0:	f5a3 73bc 	sub.w	r3, r3, #376	@ 0x178
 80039d4:	601a      	str	r2, [r3, #0]
 80039d6:	4b4e      	ldr	r3, [pc, #312]	@ (8003b10 <HAL_RCC_OscConfig+0xc5c>)
 80039d8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039da:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80039de:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80039e2:	2102      	movs	r1, #2
 80039e4:	6011      	str	r1, [r2, #0]
 80039e6:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80039ea:	f5a2 72be 	sub.w	r2, r2, #380	@ 0x17c
 80039ee:	6812      	ldr	r2, [r2, #0]
 80039f0:	fa92 f1a2 	rbit	r1, r2
 80039f4:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 80039f8:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 80039fc:	6011      	str	r1, [r2, #0]
  return result;
 80039fe:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003a02:	f5a2 72c0 	sub.w	r2, r2, #384	@ 0x180
 8003a06:	6812      	ldr	r2, [r2, #0]
 8003a08:	fab2 f282 	clz	r2, r2
 8003a0c:	b2d2      	uxtb	r2, r2
 8003a0e:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8003a12:	b2d2      	uxtb	r2, r2
 8003a14:	f002 021f 	and.w	r2, r2, #31
 8003a18:	2101      	movs	r1, #1
 8003a1a:	fa01 f202 	lsl.w	r2, r1, r2
 8003a1e:	4013      	ands	r3, r2
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d186      	bne.n	8003932 <HAL_RCC_OscConfig+0xa7e>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8003a24:	f897 3207 	ldrb.w	r3, [r7, #519]	@ 0x207
 8003a28:	2b01      	cmp	r3, #1
 8003a2a:	d105      	bne.n	8003a38 <HAL_RCC_OscConfig+0xb84>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003a2c:	4b38      	ldr	r3, [pc, #224]	@ (8003b10 <HAL_RCC_OscConfig+0xc5c>)
 8003a2e:	69db      	ldr	r3, [r3, #28]
 8003a30:	4a37      	ldr	r2, [pc, #220]	@ (8003b10 <HAL_RCC_OscConfig+0xc5c>)
 8003a32:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003a36:	61d3      	str	r3, [r2, #28]
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003a38:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003a3c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	699b      	ldr	r3, [r3, #24]
 8003a44:	2b00      	cmp	r3, #0
 8003a46:	f000 8251 	beq.w	8003eec <HAL_RCC_OscConfig+0x1038>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003a4a:	4b31      	ldr	r3, [pc, #196]	@ (8003b10 <HAL_RCC_OscConfig+0xc5c>)
 8003a4c:	685b      	ldr	r3, [r3, #4]
 8003a4e:	f003 030c 	and.w	r3, r3, #12
 8003a52:	2b08      	cmp	r3, #8
 8003a54:	f000 820f 	beq.w	8003e76 <HAL_RCC_OscConfig+0xfc2>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003a58:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003a5c:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	699b      	ldr	r3, [r3, #24]
 8003a64:	2b02      	cmp	r3, #2
 8003a66:	f040 8165 	bne.w	8003d34 <HAL_RCC_OscConfig+0xe80>
 8003a6a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003a6e:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8003a72:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003a76:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003a78:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003a7c:	f5a3 73c2 	sub.w	r3, r3, #388	@ 0x184
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	fa93 f2a3 	rbit	r2, r3
 8003a86:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003a8a:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8003a8e:	601a      	str	r2, [r3, #0]
  return result;
 8003a90:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003a94:	f5a3 73c4 	sub.w	r3, r3, #392	@ 0x188
 8003a98:	681b      	ldr	r3, [r3, #0]
#if   defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
#endif
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003a9a:	fab3 f383 	clz	r3, r3
 8003a9e:	b2db      	uxtb	r3, r3
 8003aa0:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003aa4:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003aa8:	009b      	lsls	r3, r3, #2
 8003aaa:	461a      	mov	r2, r3
 8003aac:	2300      	movs	r3, #0
 8003aae:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003ab0:	f7fd f9f6 	bl	8000ea0 <HAL_GetTick>
 8003ab4:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003ab8:	e009      	b.n	8003ace <HAL_RCC_OscConfig+0xc1a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003aba:	f7fd f9f1 	bl	8000ea0 <HAL_GetTick>
 8003abe:	4602      	mov	r2, r0
 8003ac0:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8003ac4:	1ad3      	subs	r3, r2, r3
 8003ac6:	2b02      	cmp	r3, #2
 8003ac8:	d901      	bls.n	8003ace <HAL_RCC_OscConfig+0xc1a>
          {
            return HAL_TIMEOUT;
 8003aca:	2303      	movs	r3, #3
 8003acc:	e20f      	b.n	8003eee <HAL_RCC_OscConfig+0x103a>
 8003ace:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003ad2:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8003ad6:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003ada:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003adc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003ae0:	f5a3 73c6 	sub.w	r3, r3, #396	@ 0x18c
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	fa93 f2a3 	rbit	r2, r3
 8003aea:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003aee:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8003af2:	601a      	str	r2, [r3, #0]
  return result;
 8003af4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003af8:	f5a3 73c8 	sub.w	r3, r3, #400	@ 0x190
 8003afc:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003afe:	fab3 f383 	clz	r3, r3
 8003b02:	b2db      	uxtb	r3, r3
 8003b04:	2b3f      	cmp	r3, #63	@ 0x3f
 8003b06:	d805      	bhi.n	8003b14 <HAL_RCC_OscConfig+0xc60>
 8003b08:	4b01      	ldr	r3, [pc, #4]	@ (8003b10 <HAL_RCC_OscConfig+0xc5c>)
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	e02a      	b.n	8003b64 <HAL_RCC_OscConfig+0xcb0>
 8003b0e:	bf00      	nop
 8003b10:	40021000 	.word	0x40021000
 8003b14:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003b18:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8003b1c:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003b20:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003b22:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003b26:	f5a3 73ca 	sub.w	r3, r3, #404	@ 0x194
 8003b2a:	681b      	ldr	r3, [r3, #0]
 8003b2c:	fa93 f2a3 	rbit	r2, r3
 8003b30:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003b34:	f5a3 73cc 	sub.w	r3, r3, #408	@ 0x198
 8003b38:	601a      	str	r2, [r3, #0]
 8003b3a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003b3e:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8003b42:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003b46:	601a      	str	r2, [r3, #0]
 8003b48:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003b4c:	f5a3 73ce 	sub.w	r3, r3, #412	@ 0x19c
 8003b50:	681b      	ldr	r3, [r3, #0]
 8003b52:	fa93 f2a3 	rbit	r2, r3
 8003b56:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003b5a:	f5a3 73d0 	sub.w	r3, r3, #416	@ 0x1a0
 8003b5e:	601a      	str	r2, [r3, #0]
 8003b60:	4bca      	ldr	r3, [pc, #808]	@ (8003e8c <HAL_RCC_OscConfig+0xfd8>)
 8003b62:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003b64:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003b68:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8003b6c:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8003b70:	6011      	str	r1, [r2, #0]
 8003b72:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003b76:	f5a2 72d2 	sub.w	r2, r2, #420	@ 0x1a4
 8003b7a:	6812      	ldr	r2, [r2, #0]
 8003b7c:	fa92 f1a2 	rbit	r1, r2
 8003b80:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003b84:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 8003b88:	6011      	str	r1, [r2, #0]
  return result;
 8003b8a:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003b8e:	f5a2 72d4 	sub.w	r2, r2, #424	@ 0x1a8
 8003b92:	6812      	ldr	r2, [r2, #0]
 8003b94:	fab2 f282 	clz	r2, r2
 8003b98:	b2d2      	uxtb	r2, r2
 8003b9a:	f042 0220 	orr.w	r2, r2, #32
 8003b9e:	b2d2      	uxtb	r2, r2
 8003ba0:	f002 021f 	and.w	r2, r2, #31
 8003ba4:	2101      	movs	r1, #1
 8003ba6:	fa01 f202 	lsl.w	r2, r1, r2
 8003baa:	4013      	ands	r3, r2
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d184      	bne.n	8003aba <HAL_RCC_OscConfig+0xc06>
          }
        }

#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003bb0:	4bb6      	ldr	r3, [pc, #728]	@ (8003e8c <HAL_RCC_OscConfig+0xfd8>)
 8003bb2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003bb4:	f023 020f 	bic.w	r2, r3, #15
 8003bb8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003bbc:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003bc0:	681b      	ldr	r3, [r3, #0]
 8003bc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003bc4:	49b1      	ldr	r1, [pc, #708]	@ (8003e8c <HAL_RCC_OscConfig+0xfd8>)
 8003bc6:	4313      	orrs	r3, r2
 8003bc8:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8003bca:	4bb0      	ldr	r3, [pc, #704]	@ (8003e8c <HAL_RCC_OscConfig+0xfd8>)
 8003bcc:	685b      	ldr	r3, [r3, #4]
 8003bce:	f423 1276 	bic.w	r2, r3, #4030464	@ 0x3d8000
 8003bd2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003bd6:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	6a19      	ldr	r1, [r3, #32]
 8003bde:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003be2:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003be6:	681b      	ldr	r3, [r3, #0]
 8003be8:	69db      	ldr	r3, [r3, #28]
 8003bea:	430b      	orrs	r3, r1
 8003bec:	49a7      	ldr	r1, [pc, #668]	@ (8003e8c <HAL_RCC_OscConfig+0xfd8>)
 8003bee:	4313      	orrs	r3, r2
 8003bf0:	604b      	str	r3, [r1, #4]
 8003bf2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003bf6:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8003bfa:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003bfe:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c00:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003c04:	f5a3 73d6 	sub.w	r3, r3, #428	@ 0x1ac
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	fa93 f2a3 	rbit	r2, r3
 8003c0e:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003c12:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8003c16:	601a      	str	r2, [r3, #0]
  return result;
 8003c18:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003c1c:	f5a3 73d8 	sub.w	r3, r3, #432	@ 0x1b0
 8003c20:	681b      	ldr	r3, [r3, #0]
      /* Configure the main PLL clock source and multiplication factor. */
      __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
                           RCC_OscInitStruct->PLL.PLLMUL);
#endif /* RCC_CFGR_PLLSRC_HSI_PREDIV */
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003c22:	fab3 f383 	clz	r3, r3
 8003c26:	b2db      	uxtb	r3, r3
 8003c28:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003c2c:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003c30:	009b      	lsls	r3, r3, #2
 8003c32:	461a      	mov	r2, r3
 8003c34:	2301      	movs	r3, #1
 8003c36:	6013      	str	r3, [r2, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003c38:	f7fd f932 	bl	8000ea0 <HAL_GetTick>
 8003c3c:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003c40:	e009      	b.n	8003c56 <HAL_RCC_OscConfig+0xda2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003c42:	f7fd f92d 	bl	8000ea0 <HAL_GetTick>
 8003c46:	4602      	mov	r2, r0
 8003c48:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8003c4c:	1ad3      	subs	r3, r2, r3
 8003c4e:	2b02      	cmp	r3, #2
 8003c50:	d901      	bls.n	8003c56 <HAL_RCC_OscConfig+0xda2>
          {
            return HAL_TIMEOUT;
 8003c52:	2303      	movs	r3, #3
 8003c54:	e14b      	b.n	8003eee <HAL_RCC_OscConfig+0x103a>
 8003c56:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003c5a:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8003c5e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003c62:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003c64:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003c68:	f5a3 73da 	sub.w	r3, r3, #436	@ 0x1b4
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	fa93 f2a3 	rbit	r2, r3
 8003c72:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003c76:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8003c7a:	601a      	str	r2, [r3, #0]
  return result;
 8003c7c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003c80:	f5a3 73dc 	sub.w	r3, r3, #440	@ 0x1b8
 8003c84:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003c86:	fab3 f383 	clz	r3, r3
 8003c8a:	b2db      	uxtb	r3, r3
 8003c8c:	2b3f      	cmp	r3, #63	@ 0x3f
 8003c8e:	d802      	bhi.n	8003c96 <HAL_RCC_OscConfig+0xde2>
 8003c90:	4b7e      	ldr	r3, [pc, #504]	@ (8003e8c <HAL_RCC_OscConfig+0xfd8>)
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	e027      	b.n	8003ce6 <HAL_RCC_OscConfig+0xe32>
 8003c96:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003c9a:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8003c9e:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003ca2:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ca4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003ca8:	f5a3 73de 	sub.w	r3, r3, #444	@ 0x1bc
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	fa93 f2a3 	rbit	r2, r3
 8003cb2:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003cb6:	f5a3 73e0 	sub.w	r3, r3, #448	@ 0x1c0
 8003cba:	601a      	str	r2, [r3, #0]
 8003cbc:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003cc0:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8003cc4:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003cc8:	601a      	str	r2, [r3, #0]
 8003cca:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003cce:	f5a3 73e2 	sub.w	r3, r3, #452	@ 0x1c4
 8003cd2:	681b      	ldr	r3, [r3, #0]
 8003cd4:	fa93 f2a3 	rbit	r2, r3
 8003cd8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003cdc:	f5a3 73e4 	sub.w	r3, r3, #456	@ 0x1c8
 8003ce0:	601a      	str	r2, [r3, #0]
 8003ce2:	4b6a      	ldr	r3, [pc, #424]	@ (8003e8c <HAL_RCC_OscConfig+0xfd8>)
 8003ce4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ce6:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003cea:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8003cee:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8003cf2:	6011      	str	r1, [r2, #0]
 8003cf4:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003cf8:	f5a2 72e6 	sub.w	r2, r2, #460	@ 0x1cc
 8003cfc:	6812      	ldr	r2, [r2, #0]
 8003cfe:	fa92 f1a2 	rbit	r1, r2
 8003d02:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003d06:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 8003d0a:	6011      	str	r1, [r2, #0]
  return result;
 8003d0c:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003d10:	f5a2 72e8 	sub.w	r2, r2, #464	@ 0x1d0
 8003d14:	6812      	ldr	r2, [r2, #0]
 8003d16:	fab2 f282 	clz	r2, r2
 8003d1a:	b2d2      	uxtb	r2, r2
 8003d1c:	f042 0220 	orr.w	r2, r2, #32
 8003d20:	b2d2      	uxtb	r2, r2
 8003d22:	f002 021f 	and.w	r2, r2, #31
 8003d26:	2101      	movs	r1, #1
 8003d28:	fa01 f202 	lsl.w	r2, r1, r2
 8003d2c:	4013      	ands	r3, r2
 8003d2e:	2b00      	cmp	r3, #0
 8003d30:	d087      	beq.n	8003c42 <HAL_RCC_OscConfig+0xd8e>
 8003d32:	e0db      	b.n	8003eec <HAL_RCC_OscConfig+0x1038>
 8003d34:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003d38:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8003d3c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8003d40:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003d42:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003d46:	f5a3 73ea 	sub.w	r3, r3, #468	@ 0x1d4
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	fa93 f2a3 	rbit	r2, r3
 8003d50:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003d54:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8003d58:	601a      	str	r2, [r3, #0]
  return result;
 8003d5a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003d5e:	f5a3 73ec 	sub.w	r3, r3, #472	@ 0x1d8
 8003d62:	681b      	ldr	r3, [r3, #0]
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d64:	fab3 f383 	clz	r3, r3
 8003d68:	b2db      	uxtb	r3, r3
 8003d6a:	f103 5384 	add.w	r3, r3, #276824064	@ 0x10800000
 8003d6e:	f503 1384 	add.w	r3, r3, #1081344	@ 0x108000
 8003d72:	009b      	lsls	r3, r3, #2
 8003d74:	461a      	mov	r2, r3
 8003d76:	2300      	movs	r3, #0
 8003d78:	6013      	str	r3, [r2, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d7a:	f7fd f891 	bl	8000ea0 <HAL_GetTick>
 8003d7e:	f8c7 0200 	str.w	r0, [r7, #512]	@ 0x200
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003d82:	e009      	b.n	8003d98 <HAL_RCC_OscConfig+0xee4>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003d84:	f7fd f88c 	bl	8000ea0 <HAL_GetTick>
 8003d88:	4602      	mov	r2, r0
 8003d8a:	f8d7 3200 	ldr.w	r3, [r7, #512]	@ 0x200
 8003d8e:	1ad3      	subs	r3, r2, r3
 8003d90:	2b02      	cmp	r3, #2
 8003d92:	d901      	bls.n	8003d98 <HAL_RCC_OscConfig+0xee4>
          {
            return HAL_TIMEOUT;
 8003d94:	2303      	movs	r3, #3
 8003d96:	e0aa      	b.n	8003eee <HAL_RCC_OscConfig+0x103a>
 8003d98:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003d9c:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8003da0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003da4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003da6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003daa:	f5a3 73ee 	sub.w	r3, r3, #476	@ 0x1dc
 8003dae:	681b      	ldr	r3, [r3, #0]
 8003db0:	fa93 f2a3 	rbit	r2, r3
 8003db4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003db8:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8003dbc:	601a      	str	r2, [r3, #0]
  return result;
 8003dbe:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003dc2:	f5a3 73f0 	sub.w	r3, r3, #480	@ 0x1e0
 8003dc6:	681b      	ldr	r3, [r3, #0]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003dc8:	fab3 f383 	clz	r3, r3
 8003dcc:	b2db      	uxtb	r3, r3
 8003dce:	2b3f      	cmp	r3, #63	@ 0x3f
 8003dd0:	d802      	bhi.n	8003dd8 <HAL_RCC_OscConfig+0xf24>
 8003dd2:	4b2e      	ldr	r3, [pc, #184]	@ (8003e8c <HAL_RCC_OscConfig+0xfd8>)
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	e027      	b.n	8003e28 <HAL_RCC_OscConfig+0xf74>
 8003dd8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003ddc:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8003de0:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003de4:	601a      	str	r2, [r3, #0]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003de6:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003dea:	f5a3 73f2 	sub.w	r3, r3, #484	@ 0x1e4
 8003dee:	681b      	ldr	r3, [r3, #0]
 8003df0:	fa93 f2a3 	rbit	r2, r3
 8003df4:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003df8:	f5a3 73f4 	sub.w	r3, r3, #488	@ 0x1e8
 8003dfc:	601a      	str	r2, [r3, #0]
 8003dfe:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003e02:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8003e06:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8003e0a:	601a      	str	r2, [r3, #0]
 8003e0c:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003e10:	f5a3 73f6 	sub.w	r3, r3, #492	@ 0x1ec
 8003e14:	681b      	ldr	r3, [r3, #0]
 8003e16:	fa93 f2a3 	rbit	r2, r3
 8003e1a:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003e1e:	f5a3 73f8 	sub.w	r3, r3, #496	@ 0x1f0
 8003e22:	601a      	str	r2, [r3, #0]
 8003e24:	4b19      	ldr	r3, [pc, #100]	@ (8003e8c <HAL_RCC_OscConfig+0xfd8>)
 8003e26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e28:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003e2c:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8003e30:	f04f 7100 	mov.w	r1, #33554432	@ 0x2000000
 8003e34:	6011      	str	r1, [r2, #0]
 8003e36:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003e3a:	f5a2 72fa 	sub.w	r2, r2, #500	@ 0x1f4
 8003e3e:	6812      	ldr	r2, [r2, #0]
 8003e40:	fa92 f1a2 	rbit	r1, r2
 8003e44:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003e48:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 8003e4c:	6011      	str	r1, [r2, #0]
  return result;
 8003e4e:	f507 7202 	add.w	r2, r7, #520	@ 0x208
 8003e52:	f5a2 72fc 	sub.w	r2, r2, #504	@ 0x1f8
 8003e56:	6812      	ldr	r2, [r2, #0]
 8003e58:	fab2 f282 	clz	r2, r2
 8003e5c:	b2d2      	uxtb	r2, r2
 8003e5e:	f042 0220 	orr.w	r2, r2, #32
 8003e62:	b2d2      	uxtb	r2, r2
 8003e64:	f002 021f 	and.w	r2, r2, #31
 8003e68:	2101      	movs	r1, #1
 8003e6a:	fa01 f202 	lsl.w	r2, r1, r2
 8003e6e:	4013      	ands	r3, r2
 8003e70:	2b00      	cmp	r3, #0
 8003e72:	d187      	bne.n	8003d84 <HAL_RCC_OscConfig+0xed0>
 8003e74:	e03a      	b.n	8003eec <HAL_RCC_OscConfig+0x1038>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003e76:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003e7a:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	699b      	ldr	r3, [r3, #24]
 8003e82:	2b01      	cmp	r3, #1
 8003e84:	d104      	bne.n	8003e90 <HAL_RCC_OscConfig+0xfdc>
      {
        return HAL_ERROR;
 8003e86:	2301      	movs	r3, #1
 8003e88:	e031      	b.n	8003eee <HAL_RCC_OscConfig+0x103a>
 8003e8a:	bf00      	nop
 8003e8c:	40021000 	.word	0x40021000
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003e90:	4b19      	ldr	r3, [pc, #100]	@ (8003ef8 <HAL_RCC_OscConfig+0x1044>)
 8003e92:	685b      	ldr	r3, [r3, #4]
 8003e94:	f8c7 31fc 	str.w	r3, [r7, #508]	@ 0x1fc
#if defined(RCC_CFGR_PLLSRC_HSI_PREDIV)
        pll_config2 = RCC->CFGR2;
 8003e98:	4b17      	ldr	r3, [pc, #92]	@ (8003ef8 <HAL_RCC_OscConfig+0x1044>)
 8003e9a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e9c:	f8c7 31f8 	str.w	r3, [r7, #504]	@ 0x1f8
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003ea0:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8003ea4:	f403 32c0 	and.w	r2, r3, #98304	@ 0x18000
 8003ea8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003eac:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	69db      	ldr	r3, [r3, #28]
 8003eb4:	429a      	cmp	r2, r3
 8003eb6:	d117      	bne.n	8003ee8 <HAL_RCC_OscConfig+0x1034>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8003eb8:	f8d7 31fc 	ldr.w	r3, [r7, #508]	@ 0x1fc
 8003ebc:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003ec0:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003ec4:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
 8003ecc:	429a      	cmp	r2, r3
 8003ece:	d10b      	bne.n	8003ee8 <HAL_RCC_OscConfig+0x1034>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV)  != RCC_OscInitStruct->PLL.PREDIV))     
 8003ed0:	f8d7 31f8 	ldr.w	r3, [r7, #504]	@ 0x1f8
 8003ed4:	f003 020f 	and.w	r2, r3, #15
 8003ed8:	f507 7302 	add.w	r3, r7, #520	@ 0x208
 8003edc:	f5a3 7301 	sub.w	r3, r3, #516	@ 0x204
 8003ee0:	681b      	ldr	r3, [r3, #0]
 8003ee2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL)    ||      
 8003ee4:	429a      	cmp	r2, r3
 8003ee6:	d001      	beq.n	8003eec <HAL_RCC_OscConfig+0x1038>
#else
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC)   != RCC_OscInitStruct->PLL.PLLSource) ||      
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL)   != RCC_OscInitStruct->PLL.PLLMUL))
#endif
        {
          return HAL_ERROR;
 8003ee8:	2301      	movs	r3, #1
 8003eea:	e000      	b.n	8003eee <HAL_RCC_OscConfig+0x103a>
        }
      }
    }
  }

  return HAL_OK;
 8003eec:	2300      	movs	r3, #0
}
 8003eee:	4618      	mov	r0, r3
 8003ef0:	f507 7702 	add.w	r7, r7, #520	@ 0x208
 8003ef4:	46bd      	mov	sp, r7
 8003ef6:	bd80      	pop	{r7, pc}
 8003ef8:	40021000 	.word	0x40021000

08003efc <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003efc:	b580      	push	{r7, lr}
 8003efe:	b09e      	sub	sp, #120	@ 0x78
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	6078      	str	r0, [r7, #4]
 8003f04:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8003f06:	2300      	movs	r3, #0
 8003f08:	677b      	str	r3, [r7, #116]	@ 0x74

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d101      	bne.n	8003f14 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8003f10:	2301      	movs	r3, #1
 8003f12:	e154      	b.n	80041be <HAL_RCC_ClockConfig+0x2c2>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003f14:	4b89      	ldr	r3, [pc, #548]	@ (800413c <HAL_RCC_ClockConfig+0x240>)
 8003f16:	681b      	ldr	r3, [r3, #0]
 8003f18:	f003 0307 	and.w	r3, r3, #7
 8003f1c:	683a      	ldr	r2, [r7, #0]
 8003f1e:	429a      	cmp	r2, r3
 8003f20:	d910      	bls.n	8003f44 <HAL_RCC_ClockConfig+0x48>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f22:	4b86      	ldr	r3, [pc, #536]	@ (800413c <HAL_RCC_ClockConfig+0x240>)
 8003f24:	681b      	ldr	r3, [r3, #0]
 8003f26:	f023 0207 	bic.w	r2, r3, #7
 8003f2a:	4984      	ldr	r1, [pc, #528]	@ (800413c <HAL_RCC_ClockConfig+0x240>)
 8003f2c:	683b      	ldr	r3, [r7, #0]
 8003f2e:	4313      	orrs	r3, r2
 8003f30:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f32:	4b82      	ldr	r3, [pc, #520]	@ (800413c <HAL_RCC_ClockConfig+0x240>)
 8003f34:	681b      	ldr	r3, [r3, #0]
 8003f36:	f003 0307 	and.w	r3, r3, #7
 8003f3a:	683a      	ldr	r2, [r7, #0]
 8003f3c:	429a      	cmp	r2, r3
 8003f3e:	d001      	beq.n	8003f44 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8003f40:	2301      	movs	r3, #1
 8003f42:	e13c      	b.n	80041be <HAL_RCC_ClockConfig+0x2c2>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f44:	687b      	ldr	r3, [r7, #4]
 8003f46:	681b      	ldr	r3, [r3, #0]
 8003f48:	f003 0302 	and.w	r3, r3, #2
 8003f4c:	2b00      	cmp	r3, #0
 8003f4e:	d008      	beq.n	8003f62 <HAL_RCC_ClockConfig+0x66>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f50:	4b7b      	ldr	r3, [pc, #492]	@ (8004140 <HAL_RCC_ClockConfig+0x244>)
 8003f52:	685b      	ldr	r3, [r3, #4]
 8003f54:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003f58:	687b      	ldr	r3, [r7, #4]
 8003f5a:	689b      	ldr	r3, [r3, #8]
 8003f5c:	4978      	ldr	r1, [pc, #480]	@ (8004140 <HAL_RCC_ClockConfig+0x244>)
 8003f5e:	4313      	orrs	r3, r2
 8003f60:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003f62:	687b      	ldr	r3, [r7, #4]
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f003 0301 	and.w	r3, r3, #1
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	f000 80cd 	beq.w	800410a <HAL_RCC_ClockConfig+0x20e>
  {    
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	685b      	ldr	r3, [r3, #4]
 8003f74:	2b01      	cmp	r3, #1
 8003f76:	d137      	bne.n	8003fe8 <HAL_RCC_ClockConfig+0xec>
 8003f78:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003f7c:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f7e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8003f80:	fa93 f3a3 	rbit	r3, r3
 8003f84:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8003f86:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f88:	fab3 f383 	clz	r3, r3
 8003f8c:	b2db      	uxtb	r3, r3
 8003f8e:	2b3f      	cmp	r3, #63	@ 0x3f
 8003f90:	d802      	bhi.n	8003f98 <HAL_RCC_ClockConfig+0x9c>
 8003f92:	4b6b      	ldr	r3, [pc, #428]	@ (8004140 <HAL_RCC_ClockConfig+0x244>)
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	e00f      	b.n	8003fb8 <HAL_RCC_ClockConfig+0xbc>
 8003f98:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003f9c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003f9e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8003fa0:	fa93 f3a3 	rbit	r3, r3
 8003fa4:	667b      	str	r3, [r7, #100]	@ 0x64
 8003fa6:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8003faa:	663b      	str	r3, [r7, #96]	@ 0x60
 8003fac:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8003fae:	fa93 f3a3 	rbit	r3, r3
 8003fb2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8003fb4:	4b62      	ldr	r3, [pc, #392]	@ (8004140 <HAL_RCC_ClockConfig+0x244>)
 8003fb6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003fb8:	f44f 3200 	mov.w	r2, #131072	@ 0x20000
 8003fbc:	65ba      	str	r2, [r7, #88]	@ 0x58
 8003fbe:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8003fc0:	fa92 f2a2 	rbit	r2, r2
 8003fc4:	657a      	str	r2, [r7, #84]	@ 0x54
  return result;
 8003fc6:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8003fc8:	fab2 f282 	clz	r2, r2
 8003fcc:	b2d2      	uxtb	r2, r2
 8003fce:	f042 0220 	orr.w	r2, r2, #32
 8003fd2:	b2d2      	uxtb	r2, r2
 8003fd4:	f002 021f 	and.w	r2, r2, #31
 8003fd8:	2101      	movs	r1, #1
 8003fda:	fa01 f202 	lsl.w	r2, r1, r2
 8003fde:	4013      	ands	r3, r2
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d171      	bne.n	80040c8 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 8003fe4:	2301      	movs	r3, #1
 8003fe6:	e0ea      	b.n	80041be <HAL_RCC_ClockConfig+0x2c2>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	685b      	ldr	r3, [r3, #4]
 8003fec:	2b02      	cmp	r3, #2
 8003fee:	d137      	bne.n	8004060 <HAL_RCC_ClockConfig+0x164>
 8003ff0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003ff4:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003ff6:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003ff8:	fa93 f3a3 	rbit	r3, r3
 8003ffc:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8003ffe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004000:	fab3 f383 	clz	r3, r3
 8004004:	b2db      	uxtb	r3, r3
 8004006:	2b3f      	cmp	r3, #63	@ 0x3f
 8004008:	d802      	bhi.n	8004010 <HAL_RCC_ClockConfig+0x114>
 800400a:	4b4d      	ldr	r3, [pc, #308]	@ (8004140 <HAL_RCC_ClockConfig+0x244>)
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	e00f      	b.n	8004030 <HAL_RCC_ClockConfig+0x134>
 8004010:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004014:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004016:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8004018:	fa93 f3a3 	rbit	r3, r3
 800401c:	647b      	str	r3, [r7, #68]	@ 0x44
 800401e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004022:	643b      	str	r3, [r7, #64]	@ 0x40
 8004024:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004026:	fa93 f3a3 	rbit	r3, r3
 800402a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800402c:	4b44      	ldr	r3, [pc, #272]	@ (8004140 <HAL_RCC_ClockConfig+0x244>)
 800402e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004030:	f04f 7200 	mov.w	r2, #33554432	@ 0x2000000
 8004034:	63ba      	str	r2, [r7, #56]	@ 0x38
 8004036:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8004038:	fa92 f2a2 	rbit	r2, r2
 800403c:	637a      	str	r2, [r7, #52]	@ 0x34
  return result;
 800403e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8004040:	fab2 f282 	clz	r2, r2
 8004044:	b2d2      	uxtb	r2, r2
 8004046:	f042 0220 	orr.w	r2, r2, #32
 800404a:	b2d2      	uxtb	r2, r2
 800404c:	f002 021f 	and.w	r2, r2, #31
 8004050:	2101      	movs	r1, #1
 8004052:	fa01 f202 	lsl.w	r2, r1, r2
 8004056:	4013      	ands	r3, r2
 8004058:	2b00      	cmp	r3, #0
 800405a:	d135      	bne.n	80040c8 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 800405c:	2301      	movs	r3, #1
 800405e:	e0ae      	b.n	80041be <HAL_RCC_ClockConfig+0x2c2>
 8004060:	2302      	movs	r3, #2
 8004062:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004064:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004066:	fa93 f3a3 	rbit	r3, r3
 800406a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 800406c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800406e:	fab3 f383 	clz	r3, r3
 8004072:	b2db      	uxtb	r3, r3
 8004074:	2b3f      	cmp	r3, #63	@ 0x3f
 8004076:	d802      	bhi.n	800407e <HAL_RCC_ClockConfig+0x182>
 8004078:	4b31      	ldr	r3, [pc, #196]	@ (8004140 <HAL_RCC_ClockConfig+0x244>)
 800407a:	681b      	ldr	r3, [r3, #0]
 800407c:	e00d      	b.n	800409a <HAL_RCC_ClockConfig+0x19e>
 800407e:	2302      	movs	r3, #2
 8004080:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004082:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004084:	fa93 f3a3 	rbit	r3, r3
 8004088:	627b      	str	r3, [r7, #36]	@ 0x24
 800408a:	2302      	movs	r3, #2
 800408c:	623b      	str	r3, [r7, #32]
 800408e:	6a3b      	ldr	r3, [r7, #32]
 8004090:	fa93 f3a3 	rbit	r3, r3
 8004094:	61fb      	str	r3, [r7, #28]
 8004096:	4b2a      	ldr	r3, [pc, #168]	@ (8004140 <HAL_RCC_ClockConfig+0x244>)
 8004098:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800409a:	2202      	movs	r2, #2
 800409c:	61ba      	str	r2, [r7, #24]
 800409e:	69ba      	ldr	r2, [r7, #24]
 80040a0:	fa92 f2a2 	rbit	r2, r2
 80040a4:	617a      	str	r2, [r7, #20]
  return result;
 80040a6:	697a      	ldr	r2, [r7, #20]
 80040a8:	fab2 f282 	clz	r2, r2
 80040ac:	b2d2      	uxtb	r2, r2
 80040ae:	f042 0220 	orr.w	r2, r2, #32
 80040b2:	b2d2      	uxtb	r2, r2
 80040b4:	f002 021f 	and.w	r2, r2, #31
 80040b8:	2101      	movs	r1, #1
 80040ba:	fa01 f202 	lsl.w	r2, r1, r2
 80040be:	4013      	ands	r3, r2
 80040c0:	2b00      	cmp	r3, #0
 80040c2:	d101      	bne.n	80040c8 <HAL_RCC_ClockConfig+0x1cc>
      {
        return HAL_ERROR;
 80040c4:	2301      	movs	r3, #1
 80040c6:	e07a      	b.n	80041be <HAL_RCC_ClockConfig+0x2c2>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80040c8:	4b1d      	ldr	r3, [pc, #116]	@ (8004140 <HAL_RCC_ClockConfig+0x244>)
 80040ca:	685b      	ldr	r3, [r3, #4]
 80040cc:	f023 0203 	bic.w	r2, r3, #3
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	685b      	ldr	r3, [r3, #4]
 80040d4:	491a      	ldr	r1, [pc, #104]	@ (8004140 <HAL_RCC_ClockConfig+0x244>)
 80040d6:	4313      	orrs	r3, r2
 80040d8:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80040da:	f7fc fee1 	bl	8000ea0 <HAL_GetTick>
 80040de:	6778      	str	r0, [r7, #116]	@ 0x74
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80040e0:	e00a      	b.n	80040f8 <HAL_RCC_ClockConfig+0x1fc>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80040e2:	f7fc fedd 	bl	8000ea0 <HAL_GetTick>
 80040e6:	4602      	mov	r2, r0
 80040e8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80040ea:	1ad3      	subs	r3, r2, r3
 80040ec:	f241 3288 	movw	r2, #5000	@ 0x1388
 80040f0:	4293      	cmp	r3, r2
 80040f2:	d901      	bls.n	80040f8 <HAL_RCC_ClockConfig+0x1fc>
      {
        return HAL_TIMEOUT;
 80040f4:	2303      	movs	r3, #3
 80040f6:	e062      	b.n	80041be <HAL_RCC_ClockConfig+0x2c2>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80040f8:	4b11      	ldr	r3, [pc, #68]	@ (8004140 <HAL_RCC_ClockConfig+0x244>)
 80040fa:	685b      	ldr	r3, [r3, #4]
 80040fc:	f003 020c 	and.w	r2, r3, #12
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	685b      	ldr	r3, [r3, #4]
 8004104:	009b      	lsls	r3, r3, #2
 8004106:	429a      	cmp	r2, r3
 8004108:	d1eb      	bne.n	80040e2 <HAL_RCC_ClockConfig+0x1e6>
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800410a:	4b0c      	ldr	r3, [pc, #48]	@ (800413c <HAL_RCC_ClockConfig+0x240>)
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	f003 0307 	and.w	r3, r3, #7
 8004112:	683a      	ldr	r2, [r7, #0]
 8004114:	429a      	cmp	r2, r3
 8004116:	d215      	bcs.n	8004144 <HAL_RCC_ClockConfig+0x248>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004118:	4b08      	ldr	r3, [pc, #32]	@ (800413c <HAL_RCC_ClockConfig+0x240>)
 800411a:	681b      	ldr	r3, [r3, #0]
 800411c:	f023 0207 	bic.w	r2, r3, #7
 8004120:	4906      	ldr	r1, [pc, #24]	@ (800413c <HAL_RCC_ClockConfig+0x240>)
 8004122:	683b      	ldr	r3, [r7, #0]
 8004124:	4313      	orrs	r3, r2
 8004126:	600b      	str	r3, [r1, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004128:	4b04      	ldr	r3, [pc, #16]	@ (800413c <HAL_RCC_ClockConfig+0x240>)
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	f003 0307 	and.w	r3, r3, #7
 8004130:	683a      	ldr	r2, [r7, #0]
 8004132:	429a      	cmp	r2, r3
 8004134:	d006      	beq.n	8004144 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8004136:	2301      	movs	r3, #1
 8004138:	e041      	b.n	80041be <HAL_RCC_ClockConfig+0x2c2>
 800413a:	bf00      	nop
 800413c:	40022000 	.word	0x40022000
 8004140:	40021000 	.word	0x40021000
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004144:	687b      	ldr	r3, [r7, #4]
 8004146:	681b      	ldr	r3, [r3, #0]
 8004148:	f003 0304 	and.w	r3, r3, #4
 800414c:	2b00      	cmp	r3, #0
 800414e:	d008      	beq.n	8004162 <HAL_RCC_ClockConfig+0x266>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004150:	4b1d      	ldr	r3, [pc, #116]	@ (80041c8 <HAL_RCC_ClockConfig+0x2cc>)
 8004152:	685b      	ldr	r3, [r3, #4]
 8004154:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	68db      	ldr	r3, [r3, #12]
 800415c:	491a      	ldr	r1, [pc, #104]	@ (80041c8 <HAL_RCC_ClockConfig+0x2cc>)
 800415e:	4313      	orrs	r3, r2
 8004160:	604b      	str	r3, [r1, #4]
  }
  
  /*-------------------------- PCLK2 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004162:	687b      	ldr	r3, [r7, #4]
 8004164:	681b      	ldr	r3, [r3, #0]
 8004166:	f003 0308 	and.w	r3, r3, #8
 800416a:	2b00      	cmp	r3, #0
 800416c:	d009      	beq.n	8004182 <HAL_RCC_ClockConfig+0x286>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800416e:	4b16      	ldr	r3, [pc, #88]	@ (80041c8 <HAL_RCC_ClockConfig+0x2cc>)
 8004170:	685b      	ldr	r3, [r3, #4]
 8004172:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004176:	687b      	ldr	r3, [r7, #4]
 8004178:	691b      	ldr	r3, [r3, #16]
 800417a:	00db      	lsls	r3, r3, #3
 800417c:	4912      	ldr	r1, [pc, #72]	@ (80041c8 <HAL_RCC_ClockConfig+0x2cc>)
 800417e:	4313      	orrs	r3, r2
 8004180:	604b      	str	r3, [r1, #4]
  }
 
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8004182:	f000 f829 	bl	80041d8 <HAL_RCC_GetSysClockFreq>
 8004186:	4601      	mov	r1, r0
 8004188:	4b0f      	ldr	r3, [pc, #60]	@ (80041c8 <HAL_RCC_ClockConfig+0x2cc>)
 800418a:	685b      	ldr	r3, [r3, #4]
 800418c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8004190:	22f0      	movs	r2, #240	@ 0xf0
 8004192:	613a      	str	r2, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004194:	693a      	ldr	r2, [r7, #16]
 8004196:	fa92 f2a2 	rbit	r2, r2
 800419a:	60fa      	str	r2, [r7, #12]
  return result;
 800419c:	68fa      	ldr	r2, [r7, #12]
 800419e:	fab2 f282 	clz	r2, r2
 80041a2:	b2d2      	uxtb	r2, r2
 80041a4:	40d3      	lsrs	r3, r2
 80041a6:	4a09      	ldr	r2, [pc, #36]	@ (80041cc <HAL_RCC_ClockConfig+0x2d0>)
 80041a8:	5cd3      	ldrb	r3, [r2, r3]
 80041aa:	fa21 f303 	lsr.w	r3, r1, r3
 80041ae:	4a08      	ldr	r2, [pc, #32]	@ (80041d0 <HAL_RCC_ClockConfig+0x2d4>)
 80041b0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (uwTickPrio);
 80041b2:	4b08      	ldr	r3, [pc, #32]	@ (80041d4 <HAL_RCC_ClockConfig+0x2d8>)
 80041b4:	681b      	ldr	r3, [r3, #0]
 80041b6:	4618      	mov	r0, r3
 80041b8:	f7fc fe2e 	bl	8000e18 <HAL_InitTick>
  
  return HAL_OK;
 80041bc:	2300      	movs	r3, #0
}
 80041be:	4618      	mov	r0, r3
 80041c0:	3778      	adds	r7, #120	@ 0x78
 80041c2:	46bd      	mov	sp, r7
 80041c4:	bd80      	pop	{r7, pc}
 80041c6:	bf00      	nop
 80041c8:	40021000 	.word	0x40021000
 80041cc:	0800bf48 	.word	0x0800bf48
 80041d0:	20000000 	.word	0x20000000
 80041d4:	20000004 	.word	0x20000004

080041d8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80041d8:	b480      	push	{r7}
 80041da:	b087      	sub	sp, #28
 80041dc:	af00      	add	r7, sp, #0
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80041de:	2300      	movs	r3, #0
 80041e0:	60fb      	str	r3, [r7, #12]
 80041e2:	2300      	movs	r3, #0
 80041e4:	60bb      	str	r3, [r7, #8]
 80041e6:	2300      	movs	r3, #0
 80041e8:	617b      	str	r3, [r7, #20]
 80041ea:	2300      	movs	r3, #0
 80041ec:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80041ee:	2300      	movs	r3, #0
 80041f0:	613b      	str	r3, [r7, #16]
  
  tmpreg = RCC->CFGR;
 80041f2:	4b1f      	ldr	r3, [pc, #124]	@ (8004270 <HAL_RCC_GetSysClockFreq+0x98>)
 80041f4:	685b      	ldr	r3, [r3, #4]
 80041f6:	60fb      	str	r3, [r7, #12]
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	f003 030c 	and.w	r3, r3, #12
 80041fe:	2b04      	cmp	r3, #4
 8004200:	d002      	beq.n	8004208 <HAL_RCC_GetSysClockFreq+0x30>
 8004202:	2b08      	cmp	r3, #8
 8004204:	d003      	beq.n	800420e <HAL_RCC_GetSysClockFreq+0x36>
 8004206:	e029      	b.n	800425c <HAL_RCC_GetSysClockFreq+0x84>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004208:	4b1a      	ldr	r3, [pc, #104]	@ (8004274 <HAL_RCC_GetSysClockFreq+0x9c>)
 800420a:	613b      	str	r3, [r7, #16]
      break;
 800420c:	e029      	b.n	8004262 <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 800420e:	68fb      	ldr	r3, [r7, #12]
 8004210:	0c9b      	lsrs	r3, r3, #18
 8004212:	f003 030f 	and.w	r3, r3, #15
 8004216:	4a18      	ldr	r2, [pc, #96]	@ (8004278 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004218:	5cd3      	ldrb	r3, [r2, r3]
 800421a:	607b      	str	r3, [r7, #4]
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_Pos];
 800421c:	4b14      	ldr	r3, [pc, #80]	@ (8004270 <HAL_RCC_GetSysClockFreq+0x98>)
 800421e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004220:	f003 030f 	and.w	r3, r3, #15
 8004224:	4a15      	ldr	r2, [pc, #84]	@ (800427c <HAL_RCC_GetSysClockFreq+0xa4>)
 8004226:	5cd3      	ldrb	r3, [r2, r3]
 8004228:	60bb      	str	r3, [r7, #8]
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
      }
#else
      if ((tmpreg & RCC_CFGR_PLLSRC_HSE_PREDIV) == RCC_CFGR_PLLSRC_HSE_PREDIV)
 800422a:	68fb      	ldr	r3, [r7, #12]
 800422c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004230:	2b00      	cmp	r3, #0
 8004232:	d008      	beq.n	8004246 <HAL_RCC_GetSysClockFreq+0x6e>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004234:	4a0f      	ldr	r2, [pc, #60]	@ (8004274 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004236:	68bb      	ldr	r3, [r7, #8]
 8004238:	fbb2 f2f3 	udiv	r2, r2, r3
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	fb02 f303 	mul.w	r3, r2, r3
 8004242:	617b      	str	r3, [r7, #20]
 8004244:	e007      	b.n	8004256 <HAL_RCC_GetSysClockFreq+0x7e>
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8004246:	4a0e      	ldr	r2, [pc, #56]	@ (8004280 <HAL_RCC_GetSysClockFreq+0xa8>)
 8004248:	68bb      	ldr	r3, [r7, #8]
 800424a:	fbb2 f2f3 	udiv	r2, r2, r3
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	fb02 f303 	mul.w	r3, r2, r3
 8004254:	617b      	str	r3, [r7, #20]
      }
#endif /* RCC_CFGR_PLLSRC_HSI_DIV2 */
      sysclockfreq = pllclk;
 8004256:	697b      	ldr	r3, [r7, #20]
 8004258:	613b      	str	r3, [r7, #16]
      break;
 800425a:	e002      	b.n	8004262 <HAL_RCC_GetSysClockFreq+0x8a>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 800425c:	4b08      	ldr	r3, [pc, #32]	@ (8004280 <HAL_RCC_GetSysClockFreq+0xa8>)
 800425e:	613b      	str	r3, [r7, #16]
      break;
 8004260:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004262:	693b      	ldr	r3, [r7, #16]
}
 8004264:	4618      	mov	r0, r3
 8004266:	371c      	adds	r7, #28
 8004268:	46bd      	mov	sp, r7
 800426a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800426e:	4770      	bx	lr
 8004270:	40021000 	.word	0x40021000
 8004274:	00f42400 	.word	0x00f42400
 8004278:	0800bf60 	.word	0x0800bf60
 800427c:	0800bf70 	.word	0x0800bf70
 8004280:	007a1200 	.word	0x007a1200

08004284 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency 
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004284:	b480      	push	{r7}
 8004286:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004288:	4b03      	ldr	r3, [pc, #12]	@ (8004298 <HAL_RCC_GetHCLKFreq+0x14>)
 800428a:	681b      	ldr	r3, [r3, #0]
}
 800428c:	4618      	mov	r0, r3
 800428e:	46bd      	mov	sp, r7
 8004290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004294:	4770      	bx	lr
 8004296:	bf00      	nop
 8004298:	20000000 	.word	0x20000000

0800429c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800429c:	b580      	push	{r7, lr}
 800429e:	b082      	sub	sp, #8
 80042a0:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_BITNUMBER]);
 80042a2:	f7ff ffef 	bl	8004284 <HAL_RCC_GetHCLKFreq>
 80042a6:	4601      	mov	r1, r0
 80042a8:	4b0b      	ldr	r3, [pc, #44]	@ (80042d8 <HAL_RCC_GetPCLK1Freq+0x3c>)
 80042aa:	685b      	ldr	r3, [r3, #4]
 80042ac:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80042b0:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 80042b4:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042b6:	687a      	ldr	r2, [r7, #4]
 80042b8:	fa92 f2a2 	rbit	r2, r2
 80042bc:	603a      	str	r2, [r7, #0]
  return result;
 80042be:	683a      	ldr	r2, [r7, #0]
 80042c0:	fab2 f282 	clz	r2, r2
 80042c4:	b2d2      	uxtb	r2, r2
 80042c6:	40d3      	lsrs	r3, r2
 80042c8:	4a04      	ldr	r2, [pc, #16]	@ (80042dc <HAL_RCC_GetPCLK1Freq+0x40>)
 80042ca:	5cd3      	ldrb	r3, [r2, r3]
 80042cc:	fa21 f303 	lsr.w	r3, r1, r3
}    
 80042d0:	4618      	mov	r0, r3
 80042d2:	3708      	adds	r7, #8
 80042d4:	46bd      	mov	sp, r7
 80042d6:	bd80      	pop	{r7, pc}
 80042d8:	40021000 	.word	0x40021000
 80042dc:	0800bf58 	.word	0x0800bf58

080042e0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80042e0:	b580      	push	{r7, lr}
 80042e2:	b082      	sub	sp, #8
 80042e4:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_BITNUMBER]);
 80042e6:	f7ff ffcd 	bl	8004284 <HAL_RCC_GetHCLKFreq>
 80042ea:	4601      	mov	r1, r0
 80042ec:	4b0b      	ldr	r3, [pc, #44]	@ (800431c <HAL_RCC_GetPCLK2Freq+0x3c>)
 80042ee:	685b      	ldr	r3, [r3, #4]
 80042f0:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
 80042f4:	f44f 5260 	mov.w	r2, #14336	@ 0x3800
 80042f8:	607a      	str	r2, [r7, #4]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80042fa:	687a      	ldr	r2, [r7, #4]
 80042fc:	fa92 f2a2 	rbit	r2, r2
 8004300:	603a      	str	r2, [r7, #0]
  return result;
 8004302:	683a      	ldr	r2, [r7, #0]
 8004304:	fab2 f282 	clz	r2, r2
 8004308:	b2d2      	uxtb	r2, r2
 800430a:	40d3      	lsrs	r3, r2
 800430c:	4a04      	ldr	r2, [pc, #16]	@ (8004320 <HAL_RCC_GetPCLK2Freq+0x40>)
 800430e:	5cd3      	ldrb	r3, [r2, r3]
 8004310:	fa21 f303 	lsr.w	r3, r1, r3
} 
 8004314:	4618      	mov	r0, r3
 8004316:	3708      	adds	r7, #8
 8004318:	46bd      	mov	sp, r7
 800431a:	bd80      	pop	{r7, pc}
 800431c:	40021000 	.word	0x40021000
 8004320:	0800bf58 	.word	0x0800bf58

08004324 <HAL_RCCEx_PeriphCLKConfig>:
  *         When the TIMx clock source is PLL clock, so the TIMx clock is PLL clock x 2.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004324:	b580      	push	{r7, lr}
 8004326:	b092      	sub	sp, #72	@ 0x48
 8004328:	af00      	add	r7, sp, #0
 800432a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800432c:	2300      	movs	r3, #0
 800432e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t temp_reg = 0U;
 8004330:	2300      	movs	r3, #0
 8004332:	63fb      	str	r3, [r7, #60]	@ 0x3c
  FlagStatus       pwrclkchanged = RESET;
 8004334:	2300      	movs	r3, #0
 8004336:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));
  
  /*---------------------------- RTC configuration -------------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == (RCC_PERIPHCLK_RTC))
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	681b      	ldr	r3, [r3, #0]
 800433e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004342:	2b00      	cmp	r3, #0
 8004344:	f000 80d2 	beq.w	80044ec <HAL_RCCEx_PeriphCLKConfig+0x1c8>


    /* As soon as function is called to change RTC clock source, activation of the 
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004348:	4b4d      	ldr	r3, [pc, #308]	@ (8004480 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800434a:	69db      	ldr	r3, [r3, #28]
 800434c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004350:	2b00      	cmp	r3, #0
 8004352:	d10e      	bne.n	8004372 <HAL_RCCEx_PeriphCLKConfig+0x4e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004354:	4b4a      	ldr	r3, [pc, #296]	@ (8004480 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8004356:	69db      	ldr	r3, [r3, #28]
 8004358:	4a49      	ldr	r2, [pc, #292]	@ (8004480 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800435a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800435e:	61d3      	str	r3, [r2, #28]
 8004360:	4b47      	ldr	r3, [pc, #284]	@ (8004480 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8004362:	69db      	ldr	r3, [r3, #28]
 8004364:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004368:	60bb      	str	r3, [r7, #8]
 800436a:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800436c:	2301      	movs	r3, #1
 800436e:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004372:	4b44      	ldr	r3, [pc, #272]	@ (8004484 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004374:	681b      	ldr	r3, [r3, #0]
 8004376:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800437a:	2b00      	cmp	r3, #0
 800437c:	d118      	bne.n	80043b0 <HAL_RCCEx_PeriphCLKConfig+0x8c>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800437e:	4b41      	ldr	r3, [pc, #260]	@ (8004484 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004380:	681b      	ldr	r3, [r3, #0]
 8004382:	4a40      	ldr	r2, [pc, #256]	@ (8004484 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004384:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004388:	6013      	str	r3, [r2, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800438a:	f7fc fd89 	bl	8000ea0 <HAL_GetTick>
 800438e:	6438      	str	r0, [r7, #64]	@ 0x40
      
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004390:	e008      	b.n	80043a4 <HAL_RCCEx_PeriphCLKConfig+0x80>
      {
          if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004392:	f7fc fd85 	bl	8000ea0 <HAL_GetTick>
 8004396:	4602      	mov	r2, r0
 8004398:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800439a:	1ad3      	subs	r3, r2, r3
 800439c:	2b64      	cmp	r3, #100	@ 0x64
 800439e:	d901      	bls.n	80043a4 <HAL_RCCEx_PeriphCLKConfig+0x80>
        {
          return HAL_TIMEOUT;
 80043a0:	2303      	movs	r3, #3
 80043a2:	e1d4      	b.n	800474e <HAL_RCCEx_PeriphCLKConfig+0x42a>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80043a4:	4b37      	ldr	r3, [pc, #220]	@ (8004484 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80043a6:	681b      	ldr	r3, [r3, #0]
 80043a8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80043ac:	2b00      	cmp	r3, #0
 80043ae:	d0f0      	beq.n	8004392 <HAL_RCCEx_PeriphCLKConfig+0x6e>
        }
      }
    }
    
    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */ 
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80043b0:	4b33      	ldr	r3, [pc, #204]	@ (8004480 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80043b2:	6a1b      	ldr	r3, [r3, #32]
 80043b4:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80043b8:	63fb      	str	r3, [r7, #60]	@ 0x3c
    if((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80043ba:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80043bc:	2b00      	cmp	r3, #0
 80043be:	f000 8082 	beq.w	80044c6 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	685b      	ldr	r3, [r3, #4]
 80043c6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80043ca:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 80043cc:	429a      	cmp	r2, r3
 80043ce:	d07a      	beq.n	80044c6 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80043d0:	4b2b      	ldr	r3, [pc, #172]	@ (8004480 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 80043d2:	6a1b      	ldr	r3, [r3, #32]
 80043d4:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80043d8:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80043da:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80043de:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80043e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80043e2:	fa93 f3a3 	rbit	r3, r3
 80043e6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  return result;
 80043e8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80043ea:	fab3 f383 	clz	r3, r3
 80043ee:	b2db      	uxtb	r3, r3
 80043f0:	461a      	mov	r2, r3
 80043f2:	4b25      	ldr	r3, [pc, #148]	@ (8004488 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 80043f4:	4413      	add	r3, r2
 80043f6:	009b      	lsls	r3, r3, #2
 80043f8:	461a      	mov	r2, r3
 80043fa:	2301      	movs	r3, #1
 80043fc:	6013      	str	r3, [r2, #0]
 80043fe:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8004402:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004404:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004406:	fa93 f3a3 	rbit	r3, r3
 800440a:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 800440c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
      __HAL_RCC_BACKUPRESET_RELEASE();
 800440e:	fab3 f383 	clz	r3, r3
 8004412:	b2db      	uxtb	r3, r3
 8004414:	461a      	mov	r2, r3
 8004416:	4b1c      	ldr	r3, [pc, #112]	@ (8004488 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004418:	4413      	add	r3, r2
 800441a:	009b      	lsls	r3, r3, #2
 800441c:	461a      	mov	r2, r3
 800441e:	2300      	movs	r3, #0
 8004420:	6013      	str	r3, [r2, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 8004422:	4a17      	ldr	r2, [pc, #92]	@ (8004480 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 8004424:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8004426:	6213      	str	r3, [r2, #32]
    
      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 8004428:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800442a:	f003 0301 	and.w	r3, r3, #1
 800442e:	2b00      	cmp	r3, #0
 8004430:	d049      	beq.n	80044c6 <HAL_RCCEx_PeriphCLKConfig+0x1a2>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004432:	f7fc fd35 	bl	8000ea0 <HAL_GetTick>
 8004436:	6438      	str	r0, [r7, #64]	@ 0x40
        
        /* Wait till LSE is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004438:	e00a      	b.n	8004450 <HAL_RCCEx_PeriphCLKConfig+0x12c>
        {
            if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800443a:	f7fc fd31 	bl	8000ea0 <HAL_GetTick>
 800443e:	4602      	mov	r2, r0
 8004440:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8004442:	1ad3      	subs	r3, r2, r3
 8004444:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004448:	4293      	cmp	r3, r2
 800444a:	d901      	bls.n	8004450 <HAL_RCCEx_PeriphCLKConfig+0x12c>
          {
            return HAL_TIMEOUT;
 800444c:	2303      	movs	r3, #3
 800444e:	e17e      	b.n	800474e <HAL_RCCEx_PeriphCLKConfig+0x42a>
 8004450:	2302      	movs	r3, #2
 8004452:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004454:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004456:	fa93 f3a3 	rbit	r3, r3
 800445a:	627b      	str	r3, [r7, #36]	@ 0x24
 800445c:	2302      	movs	r3, #2
 800445e:	623b      	str	r3, [r7, #32]
 8004460:	6a3b      	ldr	r3, [r7, #32]
 8004462:	fa93 f3a3 	rbit	r3, r3
 8004466:	61fb      	str	r3, [r7, #28]
  return result;
 8004468:	69fb      	ldr	r3, [r7, #28]
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800446a:	fab3 f383 	clz	r3, r3
 800446e:	b2db      	uxtb	r3, r3
 8004470:	f023 035f 	bic.w	r3, r3, #95	@ 0x5f
 8004474:	b2db      	uxtb	r3, r3
 8004476:	2b00      	cmp	r3, #0
 8004478:	d108      	bne.n	800448c <HAL_RCCEx_PeriphCLKConfig+0x168>
 800447a:	4b01      	ldr	r3, [pc, #4]	@ (8004480 <HAL_RCCEx_PeriphCLKConfig+0x15c>)
 800447c:	6a1b      	ldr	r3, [r3, #32]
 800447e:	e00d      	b.n	800449c <HAL_RCCEx_PeriphCLKConfig+0x178>
 8004480:	40021000 	.word	0x40021000
 8004484:	40007000 	.word	0x40007000
 8004488:	10908100 	.word	0x10908100
 800448c:	2302      	movs	r3, #2
 800448e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004490:	69bb      	ldr	r3, [r7, #24]
 8004492:	fa93 f3a3 	rbit	r3, r3
 8004496:	617b      	str	r3, [r7, #20]
 8004498:	4b9a      	ldr	r3, [pc, #616]	@ (8004704 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800449a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800449c:	2202      	movs	r2, #2
 800449e:	613a      	str	r2, [r7, #16]
 80044a0:	693a      	ldr	r2, [r7, #16]
 80044a2:	fa92 f2a2 	rbit	r2, r2
 80044a6:	60fa      	str	r2, [r7, #12]
  return result;
 80044a8:	68fa      	ldr	r2, [r7, #12]
 80044aa:	fab2 f282 	clz	r2, r2
 80044ae:	b2d2      	uxtb	r2, r2
 80044b0:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80044b4:	b2d2      	uxtb	r2, r2
 80044b6:	f002 021f 	and.w	r2, r2, #31
 80044ba:	2101      	movs	r1, #1
 80044bc:	fa01 f202 	lsl.w	r2, r1, r2
 80044c0:	4013      	ands	r3, r2
 80044c2:	2b00      	cmp	r3, #0
 80044c4:	d0b9      	beq.n	800443a <HAL_RCCEx_PeriphCLKConfig+0x116>
          }      
        }  
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection); 
 80044c6:	4b8f      	ldr	r3, [pc, #572]	@ (8004704 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044c8:	6a1b      	ldr	r3, [r3, #32]
 80044ca:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	685b      	ldr	r3, [r3, #4]
 80044d2:	498c      	ldr	r1, [pc, #560]	@ (8004704 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044d4:	4313      	orrs	r3, r2
 80044d6:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 80044d8:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 80044dc:	2b01      	cmp	r3, #1
 80044de:	d105      	bne.n	80044ec <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80044e0:	4b88      	ldr	r3, [pc, #544]	@ (8004704 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044e2:	69db      	ldr	r3, [r3, #28]
 80044e4:	4a87      	ldr	r2, [pc, #540]	@ (8004704 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044e6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80044ea:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------- USART1 Configuration ------------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 80044ec:	687b      	ldr	r3, [r7, #4]
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	f003 0301 	and.w	r3, r3, #1
 80044f4:	2b00      	cmp	r3, #0
 80044f6:	d008      	beq.n	800450a <HAL_RCCEx_PeriphCLKConfig+0x1e6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));
    
    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 80044f8:	4b82      	ldr	r3, [pc, #520]	@ (8004704 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80044fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80044fc:	f023 0203 	bic.w	r2, r3, #3
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	689b      	ldr	r3, [r3, #8]
 8004504:	497f      	ldr	r1, [pc, #508]	@ (8004704 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004506:	4313      	orrs	r3, r2
 8004508:	630b      	str	r3, [r1, #48]	@ 0x30
  }

#if defined(RCC_CFGR3_USART2SW)
  /*----------------------------- USART2 Configuration --------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	681b      	ldr	r3, [r3, #0]
 800450e:	f003 0302 	and.w	r3, r3, #2
 8004512:	2b00      	cmp	r3, #0
 8004514:	d008      	beq.n	8004528 <HAL_RCCEx_PeriphCLKConfig+0x204>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));
    
    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004516:	4b7b      	ldr	r3, [pc, #492]	@ (8004704 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004518:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800451a:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	68db      	ldr	r3, [r3, #12]
 8004522:	4978      	ldr	r1, [pc, #480]	@ (8004704 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004524:	4313      	orrs	r3, r2
 8004526:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART2SW */

#if defined(RCC_CFGR3_USART3SW)
  /*------------------------------ USART3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004528:	687b      	ldr	r3, [r7, #4]
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	f003 0304 	and.w	r3, r3, #4
 8004530:	2b00      	cmp	r3, #0
 8004532:	d008      	beq.n	8004546 <HAL_RCCEx_PeriphCLKConfig+0x222>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));
    
    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004534:	4b73      	ldr	r3, [pc, #460]	@ (8004704 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004536:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004538:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	691b      	ldr	r3, [r3, #16]
 8004540:	4970      	ldr	r1, [pc, #448]	@ (8004704 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004542:	4313      	orrs	r3, r2
 8004544:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* RCC_CFGR3_USART3SW */

  /*------------------------------ I2C1 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f003 0320 	and.w	r3, r3, #32
 800454e:	2b00      	cmp	r3, #0
 8004550:	d008      	beq.n	8004564 <HAL_RCCEx_PeriphCLKConfig+0x240>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));
    
    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004552:	4b6c      	ldr	r3, [pc, #432]	@ (8004704 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004554:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004556:	f023 0210 	bic.w	r2, r3, #16
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	69db      	ldr	r3, [r3, #28]
 800455e:	4969      	ldr	r1, [pc, #420]	@ (8004704 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004560:	4313      	orrs	r3, r2
 8004562:	630b      	str	r3, [r1, #48]	@ 0x30
#if defined(STM32F302xE) || defined(STM32F303xE)\
 || defined(STM32F302xC) || defined(STM32F303xC)\
 || defined(STM32F302x8)                        \
 || defined(STM32F373xC)
  /*------------------------------ USB Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800456c:	2b00      	cmp	r3, #0
 800456e:	d008      	beq.n	8004582 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->USBClockSelection));
    
    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->USBClockSelection);
 8004570:	4b64      	ldr	r3, [pc, #400]	@ (8004704 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004572:	685b      	ldr	r3, [r3, #4]
 8004574:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800457c:	4961      	ldr	r1, [pc, #388]	@ (8004704 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800457e:	4313      	orrs	r3, r2
 8004580:	604b      	str	r3, [r1, #4]
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)\
 || defined(STM32F373xC) || defined(STM32F378xx)

  /*------------------------------ I2C2 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	681b      	ldr	r3, [r3, #0]
 8004586:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800458a:	2b00      	cmp	r3, #0
 800458c:	d008      	beq.n	80045a0 <HAL_RCCEx_PeriphCLKConfig+0x27c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));
    
    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800458e:	4b5d      	ldr	r3, [pc, #372]	@ (8004704 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004590:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004592:	f023 0220 	bic.w	r2, r3, #32
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	6a1b      	ldr	r3, [r3, #32]
 800459a:	495a      	ldr	r1, [pc, #360]	@ (8004704 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800459c:	4313      	orrs	r3, r2
 800459e:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ I2C3 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80045a8:	2b00      	cmp	r3, #0
 80045aa:	d008      	beq.n	80045be <HAL_RCCEx_PeriphCLKConfig+0x29a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));
    
    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 80045ac:	4b55      	ldr	r3, [pc, #340]	@ (8004704 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80045ae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045b0:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045b8:	4952      	ldr	r1, [pc, #328]	@ (8004704 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80045ba:	4313      	orrs	r3, r2
 80045bc:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ UART4 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f003 0308 	and.w	r3, r3, #8
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d008      	beq.n	80045dc <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));
    
    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80045ca:	4b4e      	ldr	r3, [pc, #312]	@ (8004704 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80045cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045ce:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	695b      	ldr	r3, [r3, #20]
 80045d6:	494b      	ldr	r1, [pc, #300]	@ (8004704 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80045d8:	4313      	orrs	r3, r2
 80045da:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ UART5 Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	f003 0310 	and.w	r3, r3, #16
 80045e4:	2b00      	cmp	r3, #0
 80045e6:	d008      	beq.n	80045fa <HAL_RCCEx_PeriphCLKConfig+0x2d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));
    
    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 80045e8:	4b46      	ldr	r3, [pc, #280]	@ (8004704 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80045ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80045ec:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	699b      	ldr	r3, [r3, #24]
 80045f4:	4943      	ldr	r1, [pc, #268]	@ (8004704 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80045f6:	4313      	orrs	r3, r2
 80045f8:	630b      	str	r3, [r1, #48]	@ 0x30

#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)
  /*------------------------------ I2S Configuration ------------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80045fa:	687b      	ldr	r3, [r7, #4]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004602:	2b00      	cmp	r3, #0
 8004604:	d008      	beq.n	8004618 <HAL_RCCEx_PeriphCLKConfig+0x2f4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));
    
    /* Configure the I2S clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8004606:	4b3f      	ldr	r3, [pc, #252]	@ (8004704 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004608:	685b      	ldr	r3, [r3, #4]
 800460a:	f423 0200 	bic.w	r2, r3, #8388608	@ 0x800000
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004612:	493c      	ldr	r1, [pc, #240]	@ (8004704 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004614:	4313      	orrs	r3, r2
 8004616:	604b      	str	r3, [r1, #4]
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)
      
  /*------------------------------ ADC1 & ADC2 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	681b      	ldr	r3, [r3, #0]
 800461c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004620:	2b00      	cmp	r3, #0
 8004622:	d008      	beq.n	8004636 <HAL_RCCEx_PeriphCLKConfig+0x312>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12PLLCLK_DIV(PeriphClkInit->Adc12ClockSelection));
    
    /* Configure the ADC12 clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8004624:	4b37      	ldr	r3, [pc, #220]	@ (8004704 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004626:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004628:	f423 72f8 	bic.w	r2, r3, #496	@ 0x1f0
 800462c:	687b      	ldr	r3, [r7, #4]
 800462e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004630:	4934      	ldr	r1, [pc, #208]	@ (8004704 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004632:	4313      	orrs	r3, r2
 8004634:	62cb      	str	r3, [r1, #44]	@ 0x2c
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ ADC3 & ADC4 clock Configuration -------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC34) == RCC_PERIPHCLK_ADC34)
 8004636:	687b      	ldr	r3, [r7, #4]
 8004638:	681b      	ldr	r3, [r3, #0]
 800463a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800463e:	2b00      	cmp	r3, #0
 8004640:	d008      	beq.n	8004654 <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC34PLLCLK_DIV(PeriphClkInit->Adc34ClockSelection));
    
    /* Configure the ADC34 clock source */
    __HAL_RCC_ADC34_CONFIG(PeriphClkInit->Adc34ClockSelection);
 8004642:	4b30      	ldr	r3, [pc, #192]	@ (8004704 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004644:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004646:	f423 5278 	bic.w	r2, r3, #15872	@ 0x3e00
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800464e:	492d      	ldr	r1, [pc, #180]	@ (8004704 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004650:	4313      	orrs	r3, r2
 8004652:	62cb      	str	r3, [r1, #44]	@ 0x2c
 || defined(STM32F302xC) || defined(STM32F303xC) || defined(STM32F358xx)\
 || defined(STM32F303x8) || defined(STM32F334x8) || defined(STM32F328xx)\
 || defined(STM32F301x8) || defined(STM32F302x8) || defined(STM32F318xx)

  /*------------------------------ TIM1 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM1) == RCC_PERIPHCLK_TIM1)
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800465c:	2b00      	cmp	r3, #0
 800465e:	d008      	beq.n	8004672 <HAL_RCCEx_PeriphCLKConfig+0x34e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM1CLKSOURCE(PeriphClkInit->Tim1ClockSelection));
    
    /* Configure the TIM1 clock source */
    __HAL_RCC_TIM1_CONFIG(PeriphClkInit->Tim1ClockSelection);
 8004660:	4b28      	ldr	r3, [pc, #160]	@ (8004704 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004662:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004664:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800466c:	4925      	ldr	r1, [pc, #148]	@ (8004704 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800466e:	4313      	orrs	r3, r2
 8004670:	630b      	str	r3, [r1, #48]	@ 0x30
  
#if defined(STM32F303xE) || defined(STM32F398xx)\
 || defined(STM32F303xC) || defined(STM32F358xx)

  /*------------------------------ TIM8 clock Configuration ----------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM8) == RCC_PERIPHCLK_TIM8)
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800467a:	2b00      	cmp	r3, #0
 800467c:	d008      	beq.n	8004690 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM8CLKSOURCE(PeriphClkInit->Tim8ClockSelection));
    
    /* Configure the TIM8 clock source */
    __HAL_RCC_TIM8_CONFIG(PeriphClkInit->Tim8ClockSelection);
 800467e:	4b21      	ldr	r3, [pc, #132]	@ (8004704 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8004680:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004682:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8004686:	687b      	ldr	r3, [r7, #4]
 8004688:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800468a:	491e      	ldr	r1, [pc, #120]	@ (8004704 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800468c:	4313      	orrs	r3, r2
 800468e:	630b      	str	r3, [r1, #48]	@ 0x30
#endif /* STM32F373xC || STM32F378xx */
  
#if defined(STM32F302xE) || defined(STM32F303xE) || defined(STM32F398xx)
  
  /*------------------------------ TIM2 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM2) == RCC_PERIPHCLK_TIM2)
 8004690:	687b      	ldr	r3, [r7, #4]
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004698:	2b00      	cmp	r3, #0
 800469a:	d008      	beq.n	80046ae <HAL_RCCEx_PeriphCLKConfig+0x38a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM2CLKSOURCE(PeriphClkInit->Tim2ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM2_CONFIG(PeriphClkInit->Tim2ClockSelection);
 800469c:	4b19      	ldr	r3, [pc, #100]	@ (8004704 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800469e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046a0:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046a8:	4916      	ldr	r1, [pc, #88]	@ (8004704 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80046aa:	4313      	orrs	r3, r2
 80046ac:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM3 clock Configuration -------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM34) == RCC_PERIPHCLK_TIM34)
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	681b      	ldr	r3, [r3, #0]
 80046b2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d008      	beq.n	80046cc <HAL_RCCEx_PeriphCLKConfig+0x3a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM3CLKSOURCE(PeriphClkInit->Tim34ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM34_CONFIG(PeriphClkInit->Tim34ClockSelection);
 80046ba:	4b12      	ldr	r3, [pc, #72]	@ (8004704 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80046bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046be:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046c6:	490f      	ldr	r1, [pc, #60]	@ (8004704 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80046c8:	4313      	orrs	r3, r2
 80046ca:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM15 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM15) == RCC_PERIPHCLK_TIM15)
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	681b      	ldr	r3, [r3, #0]
 80046d0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d008      	beq.n	80046ea <HAL_RCCEx_PeriphCLKConfig+0x3c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM15CLKSOURCE(PeriphClkInit->Tim15ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM15_CONFIG(PeriphClkInit->Tim15ClockSelection);
 80046d8:	4b0a      	ldr	r3, [pc, #40]	@ (8004704 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80046da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046dc:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80046e0:	687b      	ldr	r3, [r7, #4]
 80046e2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80046e4:	4907      	ldr	r1, [pc, #28]	@ (8004704 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80046e6:	4313      	orrs	r3, r2
 80046e8:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM16 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM16) == RCC_PERIPHCLK_TIM16)
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	681b      	ldr	r3, [r3, #0]
 80046ee:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d00c      	beq.n	8004710 <HAL_RCCEx_PeriphCLKConfig+0x3ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM16CLKSOURCE(PeriphClkInit->Tim16ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM16_CONFIG(PeriphClkInit->Tim16ClockSelection);
 80046f6:	4b03      	ldr	r3, [pc, #12]	@ (8004704 <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 80046f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80046fa:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 80046fe:	687b      	ldr	r3, [r7, #4]
 8004700:	e002      	b.n	8004708 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 8004702:	bf00      	nop
 8004704:	40021000 	.word	0x40021000
 8004708:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800470a:	4913      	ldr	r1, [pc, #76]	@ (8004758 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 800470c:	4313      	orrs	r3, r2
 800470e:	630b      	str	r3, [r1, #48]	@ 0x30
  }

  /*------------------------------ TIM17 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM17) == RCC_PERIPHCLK_TIM17)
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004718:	2b00      	cmp	r3, #0
 800471a:	d008      	beq.n	800472e <HAL_RCCEx_PeriphCLKConfig+0x40a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM17CLKSOURCE(PeriphClkInit->Tim17ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM17_CONFIG(PeriphClkInit->Tim17ClockSelection);
 800471c:	4b0e      	ldr	r3, [pc, #56]	@ (8004758 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 800471e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004720:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004728:	490b      	ldr	r1, [pc, #44]	@ (8004758 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 800472a:	4313      	orrs	r3, r2
 800472c:	630b      	str	r3, [r1, #48]	@ 0x30

#endif /* STM32F302xE || STM32F303xE || STM32F398xx */  

#if defined(STM32F303xE) || defined(STM32F398xx)
  /*------------------------------ TIM20 clock Configuration ------------------*/ 
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM20) == RCC_PERIPHCLK_TIM20)
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004736:	2b00      	cmp	r3, #0
 8004738:	d008      	beq.n	800474c <HAL_RCCEx_PeriphCLKConfig+0x428>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIM20CLKSOURCE(PeriphClkInit->Tim20ClockSelection));
    
    /* Configure the CEC clock source */
    __HAL_RCC_TIM20_CONFIG(PeriphClkInit->Tim20ClockSelection);
 800473a:	4b07      	ldr	r3, [pc, #28]	@ (8004758 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 800473c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800473e:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8004742:	687b      	ldr	r3, [r7, #4]
 8004744:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8004746:	4904      	ldr	r1, [pc, #16]	@ (8004758 <HAL_RCCEx_PeriphCLKConfig+0x434>)
 8004748:	4313      	orrs	r3, r2
 800474a:	630b      	str	r3, [r1, #48]	@ 0x30
  }
#endif /* STM32F303xE || STM32F398xx */  

  
  return HAL_OK;
 800474c:	2300      	movs	r3, #0
}
 800474e:	4618      	mov	r0, r3
 8004750:	3748      	adds	r7, #72	@ 0x48
 8004752:	46bd      	mov	sp, r7
 8004754:	bd80      	pop	{r7, pc}
 8004756:	bf00      	nop
 8004758:	40021000 	.word	0x40021000

0800475c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800475c:	b580      	push	{r7, lr}
 800475e:	b084      	sub	sp, #16
 8004760:	af00      	add	r7, sp, #0
 8004762:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004764:	687b      	ldr	r3, [r7, #4]
 8004766:	2b00      	cmp	r3, #0
 8004768:	d101      	bne.n	800476e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800476a:	2301      	movs	r3, #1
 800476c:	e09d      	b.n	80048aa <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004772:	2b00      	cmp	r3, #0
 8004774:	d108      	bne.n	8004788 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	685b      	ldr	r3, [r3, #4]
 800477a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800477e:	d009      	beq.n	8004794 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004780:	687b      	ldr	r3, [r7, #4]
 8004782:	2200      	movs	r2, #0
 8004784:	61da      	str	r2, [r3, #28]
 8004786:	e005      	b.n	8004794 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	2200      	movs	r2, #0
 800478c:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	2200      	movs	r2, #0
 8004792:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	2200      	movs	r2, #0
 8004798:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80047a0:	b2db      	uxtb	r3, r3
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d106      	bne.n	80047b4 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	2200      	movs	r2, #0
 80047aa:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80047ae:	6878      	ldr	r0, [r7, #4]
 80047b0:	f7fb fee8 	bl	8000584 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	2202      	movs	r2, #2
 80047b8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	681a      	ldr	r2, [r3, #0]
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 80047ca:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	68db      	ldr	r3, [r3, #12]
 80047d0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80047d4:	d902      	bls.n	80047dc <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 80047d6:	2300      	movs	r3, #0
 80047d8:	60fb      	str	r3, [r7, #12]
 80047da:	e002      	b.n	80047e2 <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 80047dc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80047e0:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	68db      	ldr	r3, [r3, #12]
 80047e6:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 80047ea:	d007      	beq.n	80047fc <HAL_SPI_Init+0xa0>
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	68db      	ldr	r3, [r3, #12]
 80047f0:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 80047f4:	d002      	beq.n	80047fc <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	2200      	movs	r2, #0
 80047fa:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	685b      	ldr	r3, [r3, #4]
 8004800:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	689b      	ldr	r3, [r3, #8]
 8004808:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800480c:	431a      	orrs	r2, r3
 800480e:	687b      	ldr	r3, [r7, #4]
 8004810:	691b      	ldr	r3, [r3, #16]
 8004812:	f003 0302 	and.w	r3, r3, #2
 8004816:	431a      	orrs	r2, r3
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	695b      	ldr	r3, [r3, #20]
 800481c:	f003 0301 	and.w	r3, r3, #1
 8004820:	431a      	orrs	r2, r3
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	699b      	ldr	r3, [r3, #24]
 8004826:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800482a:	431a      	orrs	r2, r3
 800482c:	687b      	ldr	r3, [r7, #4]
 800482e:	69db      	ldr	r3, [r3, #28]
 8004830:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004834:	431a      	orrs	r2, r3
 8004836:	687b      	ldr	r3, [r7, #4]
 8004838:	6a1b      	ldr	r3, [r3, #32]
 800483a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800483e:	ea42 0103 	orr.w	r1, r2, r3
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004846:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	681b      	ldr	r3, [r3, #0]
 800484e:	430a      	orrs	r2, r1
 8004850:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	699b      	ldr	r3, [r3, #24]
 8004856:	0c1b      	lsrs	r3, r3, #16
 8004858:	f003 0204 	and.w	r2, r3, #4
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004860:	f003 0310 	and.w	r3, r3, #16
 8004864:	431a      	orrs	r2, r3
 8004866:	687b      	ldr	r3, [r7, #4]
 8004868:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800486a:	f003 0308 	and.w	r3, r3, #8
 800486e:	431a      	orrs	r2, r3
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	68db      	ldr	r3, [r3, #12]
 8004874:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8004878:	ea42 0103 	orr.w	r1, r2, r3
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	681b      	ldr	r3, [r3, #0]
 8004886:	430a      	orrs	r2, r1
 8004888:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	69da      	ldr	r2, [r3, #28]
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	681b      	ldr	r3, [r3, #0]
 8004894:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004898:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	2200      	movs	r2, #0
 800489e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 80048a0:	687b      	ldr	r3, [r7, #4]
 80048a2:	2201      	movs	r2, #1
 80048a4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 80048a8:	2300      	movs	r3, #0
}
 80048aa:	4618      	mov	r0, r3
 80048ac:	3710      	adds	r7, #16
 80048ae:	46bd      	mov	sp, r7
 80048b0:	bd80      	pop	{r7, pc}

080048b2 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80048b2:	b580      	push	{r7, lr}
 80048b4:	b082      	sub	sp, #8
 80048b6:	af00      	add	r7, sp, #0
 80048b8:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80048ba:	687b      	ldr	r3, [r7, #4]
 80048bc:	2b00      	cmp	r3, #0
 80048be:	d101      	bne.n	80048c4 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80048c0:	2301      	movs	r3, #1
 80048c2:	e049      	b.n	8004958 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80048c4:	687b      	ldr	r3, [r7, #4]
 80048c6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80048ca:	b2db      	uxtb	r3, r3
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d106      	bne.n	80048de <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	2200      	movs	r2, #0
 80048d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80048d8:	6878      	ldr	r0, [r7, #4]
 80048da:	f7fc f919 	bl	8000b10 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	2202      	movs	r2, #2
 80048e2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681a      	ldr	r2, [r3, #0]
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	3304      	adds	r3, #4
 80048ee:	4619      	mov	r1, r3
 80048f0:	4610      	mov	r0, r2
 80048f2:	f000 f949 	bl	8004b88 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	2201      	movs	r2, #1
 80048fa:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	2201      	movs	r2, #1
 8004902:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	2201      	movs	r2, #1
 800490a:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800490e:	687b      	ldr	r3, [r7, #4]
 8004910:	2201      	movs	r2, #1
 8004912:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	2201      	movs	r2, #1
 800491a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	2201      	movs	r2, #1
 8004922:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	2201      	movs	r2, #1
 800492a:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800492e:	687b      	ldr	r3, [r7, #4]
 8004930:	2201      	movs	r2, #1
 8004932:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	2201      	movs	r2, #1
 800493a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800493e:	687b      	ldr	r3, [r7, #4]
 8004940:	2201      	movs	r2, #1
 8004942:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	2201      	movs	r2, #1
 800494a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	2201      	movs	r2, #1
 8004952:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004956:	2300      	movs	r3, #0
}
 8004958:	4618      	mov	r0, r3
 800495a:	3708      	adds	r7, #8
 800495c:	46bd      	mov	sp, r7
 800495e:	bd80      	pop	{r7, pc}

08004960 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004960:	b580      	push	{r7, lr}
 8004962:	b086      	sub	sp, #24
 8004964:	af00      	add	r7, sp, #0
 8004966:	60f8      	str	r0, [r7, #12]
 8004968:	60b9      	str	r1, [r7, #8]
 800496a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800496c:	2300      	movs	r3, #0
 800496e:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8004970:	68fb      	ldr	r3, [r7, #12]
 8004972:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004976:	2b01      	cmp	r3, #1
 8004978:	d101      	bne.n	800497e <HAL_TIM_PWM_ConfigChannel+0x1e>
 800497a:	2302      	movs	r3, #2
 800497c:	e0ff      	b.n	8004b7e <HAL_TIM_PWM_ConfigChannel+0x21e>
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	2201      	movs	r2, #1
 8004982:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8004986:	687b      	ldr	r3, [r7, #4]
 8004988:	2b14      	cmp	r3, #20
 800498a:	f200 80f0 	bhi.w	8004b6e <HAL_TIM_PWM_ConfigChannel+0x20e>
 800498e:	a201      	add	r2, pc, #4	@ (adr r2, 8004994 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8004990:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004994:	080049e9 	.word	0x080049e9
 8004998:	08004b6f 	.word	0x08004b6f
 800499c:	08004b6f 	.word	0x08004b6f
 80049a0:	08004b6f 	.word	0x08004b6f
 80049a4:	08004a29 	.word	0x08004a29
 80049a8:	08004b6f 	.word	0x08004b6f
 80049ac:	08004b6f 	.word	0x08004b6f
 80049b0:	08004b6f 	.word	0x08004b6f
 80049b4:	08004a6b 	.word	0x08004a6b
 80049b8:	08004b6f 	.word	0x08004b6f
 80049bc:	08004b6f 	.word	0x08004b6f
 80049c0:	08004b6f 	.word	0x08004b6f
 80049c4:	08004aab 	.word	0x08004aab
 80049c8:	08004b6f 	.word	0x08004b6f
 80049cc:	08004b6f 	.word	0x08004b6f
 80049d0:	08004b6f 	.word	0x08004b6f
 80049d4:	08004aed 	.word	0x08004aed
 80049d8:	08004b6f 	.word	0x08004b6f
 80049dc:	08004b6f 	.word	0x08004b6f
 80049e0:	08004b6f 	.word	0x08004b6f
 80049e4:	08004b2d 	.word	0x08004b2d
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80049e8:	68fb      	ldr	r3, [r7, #12]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	68b9      	ldr	r1, [r7, #8]
 80049ee:	4618      	mov	r0, r3
 80049f0:	f000 f974 	bl	8004cdc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80049f4:	68fb      	ldr	r3, [r7, #12]
 80049f6:	681b      	ldr	r3, [r3, #0]
 80049f8:	699a      	ldr	r2, [r3, #24]
 80049fa:	68fb      	ldr	r3, [r7, #12]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	f042 0208 	orr.w	r2, r2, #8
 8004a02:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8004a04:	68fb      	ldr	r3, [r7, #12]
 8004a06:	681b      	ldr	r3, [r3, #0]
 8004a08:	699a      	ldr	r2, [r3, #24]
 8004a0a:	68fb      	ldr	r3, [r7, #12]
 8004a0c:	681b      	ldr	r3, [r3, #0]
 8004a0e:	f022 0204 	bic.w	r2, r2, #4
 8004a12:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8004a14:	68fb      	ldr	r3, [r7, #12]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	6999      	ldr	r1, [r3, #24]
 8004a1a:	68bb      	ldr	r3, [r7, #8]
 8004a1c:	691a      	ldr	r2, [r3, #16]
 8004a1e:	68fb      	ldr	r3, [r7, #12]
 8004a20:	681b      	ldr	r3, [r3, #0]
 8004a22:	430a      	orrs	r2, r1
 8004a24:	619a      	str	r2, [r3, #24]
      break;
 8004a26:	e0a5      	b.n	8004b74 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004a28:	68fb      	ldr	r3, [r7, #12]
 8004a2a:	681b      	ldr	r3, [r3, #0]
 8004a2c:	68b9      	ldr	r1, [r7, #8]
 8004a2e:	4618      	mov	r0, r3
 8004a30:	f000 f9ee 	bl	8004e10 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8004a34:	68fb      	ldr	r3, [r7, #12]
 8004a36:	681b      	ldr	r3, [r3, #0]
 8004a38:	699a      	ldr	r2, [r3, #24]
 8004a3a:	68fb      	ldr	r3, [r7, #12]
 8004a3c:	681b      	ldr	r3, [r3, #0]
 8004a3e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004a42:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8004a44:	68fb      	ldr	r3, [r7, #12]
 8004a46:	681b      	ldr	r3, [r3, #0]
 8004a48:	699a      	ldr	r2, [r3, #24]
 8004a4a:	68fb      	ldr	r3, [r7, #12]
 8004a4c:	681b      	ldr	r3, [r3, #0]
 8004a4e:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004a52:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	681b      	ldr	r3, [r3, #0]
 8004a58:	6999      	ldr	r1, [r3, #24]
 8004a5a:	68bb      	ldr	r3, [r7, #8]
 8004a5c:	691b      	ldr	r3, [r3, #16]
 8004a5e:	021a      	lsls	r2, r3, #8
 8004a60:	68fb      	ldr	r3, [r7, #12]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	430a      	orrs	r2, r1
 8004a66:	619a      	str	r2, [r3, #24]
      break;
 8004a68:	e084      	b.n	8004b74 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004a6a:	68fb      	ldr	r3, [r7, #12]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	68b9      	ldr	r1, [r7, #8]
 8004a70:	4618      	mov	r0, r3
 8004a72:	f000 fa61 	bl	8004f38 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8004a76:	68fb      	ldr	r3, [r7, #12]
 8004a78:	681b      	ldr	r3, [r3, #0]
 8004a7a:	69da      	ldr	r2, [r3, #28]
 8004a7c:	68fb      	ldr	r3, [r7, #12]
 8004a7e:	681b      	ldr	r3, [r3, #0]
 8004a80:	f042 0208 	orr.w	r2, r2, #8
 8004a84:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8004a86:	68fb      	ldr	r3, [r7, #12]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	69da      	ldr	r2, [r3, #28]
 8004a8c:	68fb      	ldr	r3, [r7, #12]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	f022 0204 	bic.w	r2, r2, #4
 8004a94:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8004a96:	68fb      	ldr	r3, [r7, #12]
 8004a98:	681b      	ldr	r3, [r3, #0]
 8004a9a:	69d9      	ldr	r1, [r3, #28]
 8004a9c:	68bb      	ldr	r3, [r7, #8]
 8004a9e:	691a      	ldr	r2, [r3, #16]
 8004aa0:	68fb      	ldr	r3, [r7, #12]
 8004aa2:	681b      	ldr	r3, [r3, #0]
 8004aa4:	430a      	orrs	r2, r1
 8004aa6:	61da      	str	r2, [r3, #28]
      break;
 8004aa8:	e064      	b.n	8004b74 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8004aaa:	68fb      	ldr	r3, [r7, #12]
 8004aac:	681b      	ldr	r3, [r3, #0]
 8004aae:	68b9      	ldr	r1, [r7, #8]
 8004ab0:	4618      	mov	r0, r3
 8004ab2:	f000 fad3 	bl	800505c <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	681b      	ldr	r3, [r3, #0]
 8004aba:	69da      	ldr	r2, [r3, #28]
 8004abc:	68fb      	ldr	r3, [r7, #12]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004ac4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8004ac6:	68fb      	ldr	r3, [r7, #12]
 8004ac8:	681b      	ldr	r3, [r3, #0]
 8004aca:	69da      	ldr	r2, [r3, #28]
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	681b      	ldr	r3, [r3, #0]
 8004ad0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004ad4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8004ad6:	68fb      	ldr	r3, [r7, #12]
 8004ad8:	681b      	ldr	r3, [r3, #0]
 8004ada:	69d9      	ldr	r1, [r3, #28]
 8004adc:	68bb      	ldr	r3, [r7, #8]
 8004ade:	691b      	ldr	r3, [r3, #16]
 8004ae0:	021a      	lsls	r2, r3, #8
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	681b      	ldr	r3, [r3, #0]
 8004ae6:	430a      	orrs	r2, r1
 8004ae8:	61da      	str	r2, [r3, #28]
      break;
 8004aea:	e043      	b.n	8004b74 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	68b9      	ldr	r1, [r7, #8]
 8004af2:	4618      	mov	r0, r3
 8004af4:	f000 fb22 	bl	800513c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004afe:	68fb      	ldr	r3, [r7, #12]
 8004b00:	681b      	ldr	r3, [r3, #0]
 8004b02:	f042 0208 	orr.w	r2, r2, #8
 8004b06:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004b0e:	68fb      	ldr	r3, [r7, #12]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	f022 0204 	bic.w	r2, r2, #4
 8004b16:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8004b18:	68fb      	ldr	r3, [r7, #12]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8004b1e:	68bb      	ldr	r3, [r7, #8]
 8004b20:	691a      	ldr	r2, [r3, #16]
 8004b22:	68fb      	ldr	r3, [r7, #12]
 8004b24:	681b      	ldr	r3, [r3, #0]
 8004b26:	430a      	orrs	r2, r1
 8004b28:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8004b2a:	e023      	b.n	8004b74 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	681b      	ldr	r3, [r3, #0]
 8004b30:	68b9      	ldr	r1, [r7, #8]
 8004b32:	4618      	mov	r0, r3
 8004b34:	f000 fb6c 	bl	8005210 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	681b      	ldr	r3, [r3, #0]
 8004b3c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	681b      	ldr	r3, [r3, #0]
 8004b42:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004b46:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	681b      	ldr	r3, [r3, #0]
 8004b4c:	6d5a      	ldr	r2, [r3, #84]	@ 0x54
 8004b4e:	68fb      	ldr	r3, [r7, #12]
 8004b50:	681b      	ldr	r3, [r3, #0]
 8004b52:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8004b56:	655a      	str	r2, [r3, #84]	@ 0x54
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	681b      	ldr	r3, [r3, #0]
 8004b5c:	6d59      	ldr	r1, [r3, #84]	@ 0x54
 8004b5e:	68bb      	ldr	r3, [r7, #8]
 8004b60:	691b      	ldr	r3, [r3, #16]
 8004b62:	021a      	lsls	r2, r3, #8
 8004b64:	68fb      	ldr	r3, [r7, #12]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	430a      	orrs	r2, r1
 8004b6a:	655a      	str	r2, [r3, #84]	@ 0x54
      break;
 8004b6c:	e002      	b.n	8004b74 <HAL_TIM_PWM_ConfigChannel+0x214>
    }
#endif /* TIM_CCER_CC6E */

    default:
      status = HAL_ERROR;
 8004b6e:	2301      	movs	r3, #1
 8004b70:	75fb      	strb	r3, [r7, #23]
      break;
 8004b72:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	2200      	movs	r2, #0
 8004b78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8004b7c:	7dfb      	ldrb	r3, [r7, #23]
}
 8004b7e:	4618      	mov	r0, r3
 8004b80:	3718      	adds	r7, #24
 8004b82:	46bd      	mov	sp, r7
 8004b84:	bd80      	pop	{r7, pc}
 8004b86:	bf00      	nop

08004b88 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8004b88:	b480      	push	{r7}
 8004b8a:	b085      	sub	sp, #20
 8004b8c:	af00      	add	r7, sp, #0
 8004b8e:	6078      	str	r0, [r7, #4]
 8004b90:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004b92:	687b      	ldr	r3, [r7, #4]
 8004b94:	681b      	ldr	r3, [r3, #0]
 8004b96:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	4a48      	ldr	r2, [pc, #288]	@ (8004cbc <TIM_Base_SetConfig+0x134>)
 8004b9c:	4293      	cmp	r3, r2
 8004b9e:	d013      	beq.n	8004bc8 <TIM_Base_SetConfig+0x40>
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004ba6:	d00f      	beq.n	8004bc8 <TIM_Base_SetConfig+0x40>
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	4a45      	ldr	r2, [pc, #276]	@ (8004cc0 <TIM_Base_SetConfig+0x138>)
 8004bac:	4293      	cmp	r3, r2
 8004bae:	d00b      	beq.n	8004bc8 <TIM_Base_SetConfig+0x40>
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	4a44      	ldr	r2, [pc, #272]	@ (8004cc4 <TIM_Base_SetConfig+0x13c>)
 8004bb4:	4293      	cmp	r3, r2
 8004bb6:	d007      	beq.n	8004bc8 <TIM_Base_SetConfig+0x40>
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	4a43      	ldr	r2, [pc, #268]	@ (8004cc8 <TIM_Base_SetConfig+0x140>)
 8004bbc:	4293      	cmp	r3, r2
 8004bbe:	d003      	beq.n	8004bc8 <TIM_Base_SetConfig+0x40>
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	4a42      	ldr	r2, [pc, #264]	@ (8004ccc <TIM_Base_SetConfig+0x144>)
 8004bc4:	4293      	cmp	r3, r2
 8004bc6:	d108      	bne.n	8004bda <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004bc8:	68fb      	ldr	r3, [r7, #12]
 8004bca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004bce:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004bd0:	683b      	ldr	r3, [r7, #0]
 8004bd2:	685b      	ldr	r3, [r3, #4]
 8004bd4:	68fa      	ldr	r2, [r7, #12]
 8004bd6:	4313      	orrs	r3, r2
 8004bd8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	4a37      	ldr	r2, [pc, #220]	@ (8004cbc <TIM_Base_SetConfig+0x134>)
 8004bde:	4293      	cmp	r3, r2
 8004be0:	d01f      	beq.n	8004c22 <TIM_Base_SetConfig+0x9a>
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004be8:	d01b      	beq.n	8004c22 <TIM_Base_SetConfig+0x9a>
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	4a34      	ldr	r2, [pc, #208]	@ (8004cc0 <TIM_Base_SetConfig+0x138>)
 8004bee:	4293      	cmp	r3, r2
 8004bf0:	d017      	beq.n	8004c22 <TIM_Base_SetConfig+0x9a>
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	4a33      	ldr	r2, [pc, #204]	@ (8004cc4 <TIM_Base_SetConfig+0x13c>)
 8004bf6:	4293      	cmp	r3, r2
 8004bf8:	d013      	beq.n	8004c22 <TIM_Base_SetConfig+0x9a>
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	4a32      	ldr	r2, [pc, #200]	@ (8004cc8 <TIM_Base_SetConfig+0x140>)
 8004bfe:	4293      	cmp	r3, r2
 8004c00:	d00f      	beq.n	8004c22 <TIM_Base_SetConfig+0x9a>
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	4a32      	ldr	r2, [pc, #200]	@ (8004cd0 <TIM_Base_SetConfig+0x148>)
 8004c06:	4293      	cmp	r3, r2
 8004c08:	d00b      	beq.n	8004c22 <TIM_Base_SetConfig+0x9a>
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	4a31      	ldr	r2, [pc, #196]	@ (8004cd4 <TIM_Base_SetConfig+0x14c>)
 8004c0e:	4293      	cmp	r3, r2
 8004c10:	d007      	beq.n	8004c22 <TIM_Base_SetConfig+0x9a>
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	4a30      	ldr	r2, [pc, #192]	@ (8004cd8 <TIM_Base_SetConfig+0x150>)
 8004c16:	4293      	cmp	r3, r2
 8004c18:	d003      	beq.n	8004c22 <TIM_Base_SetConfig+0x9a>
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	4a2b      	ldr	r2, [pc, #172]	@ (8004ccc <TIM_Base_SetConfig+0x144>)
 8004c1e:	4293      	cmp	r3, r2
 8004c20:	d108      	bne.n	8004c34 <TIM_Base_SetConfig+0xac>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004c22:	68fb      	ldr	r3, [r7, #12]
 8004c24:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004c28:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004c2a:	683b      	ldr	r3, [r7, #0]
 8004c2c:	68db      	ldr	r3, [r3, #12]
 8004c2e:	68fa      	ldr	r2, [r7, #12]
 8004c30:	4313      	orrs	r3, r2
 8004c32:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004c3a:	683b      	ldr	r3, [r7, #0]
 8004c3c:	695b      	ldr	r3, [r3, #20]
 8004c3e:	4313      	orrs	r3, r2
 8004c40:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	68fa      	ldr	r2, [r7, #12]
 8004c46:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004c48:	683b      	ldr	r3, [r7, #0]
 8004c4a:	689a      	ldr	r2, [r3, #8]
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004c50:	683b      	ldr	r3, [r7, #0]
 8004c52:	681a      	ldr	r2, [r3, #0]
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	4a18      	ldr	r2, [pc, #96]	@ (8004cbc <TIM_Base_SetConfig+0x134>)
 8004c5c:	4293      	cmp	r3, r2
 8004c5e:	d013      	beq.n	8004c88 <TIM_Base_SetConfig+0x100>
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	4a19      	ldr	r2, [pc, #100]	@ (8004cc8 <TIM_Base_SetConfig+0x140>)
 8004c64:	4293      	cmp	r3, r2
 8004c66:	d00f      	beq.n	8004c88 <TIM_Base_SetConfig+0x100>
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	4a19      	ldr	r2, [pc, #100]	@ (8004cd0 <TIM_Base_SetConfig+0x148>)
 8004c6c:	4293      	cmp	r3, r2
 8004c6e:	d00b      	beq.n	8004c88 <TIM_Base_SetConfig+0x100>
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	4a18      	ldr	r2, [pc, #96]	@ (8004cd4 <TIM_Base_SetConfig+0x14c>)
 8004c74:	4293      	cmp	r3, r2
 8004c76:	d007      	beq.n	8004c88 <TIM_Base_SetConfig+0x100>
 8004c78:	687b      	ldr	r3, [r7, #4]
 8004c7a:	4a17      	ldr	r2, [pc, #92]	@ (8004cd8 <TIM_Base_SetConfig+0x150>)
 8004c7c:	4293      	cmp	r3, r2
 8004c7e:	d003      	beq.n	8004c88 <TIM_Base_SetConfig+0x100>
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	4a12      	ldr	r2, [pc, #72]	@ (8004ccc <TIM_Base_SetConfig+0x144>)
 8004c84:	4293      	cmp	r3, r2
 8004c86:	d103      	bne.n	8004c90 <TIM_Base_SetConfig+0x108>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004c88:	683b      	ldr	r3, [r7, #0]
 8004c8a:	691a      	ldr	r2, [r3, #16]
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	2201      	movs	r2, #1
 8004c94:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	691b      	ldr	r3, [r3, #16]
 8004c9a:	f003 0301 	and.w	r3, r3, #1
 8004c9e:	2b01      	cmp	r3, #1
 8004ca0:	d105      	bne.n	8004cae <TIM_Base_SetConfig+0x126>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	691b      	ldr	r3, [r3, #16]
 8004ca6:	f023 0201 	bic.w	r2, r3, #1
 8004caa:	687b      	ldr	r3, [r7, #4]
 8004cac:	611a      	str	r2, [r3, #16]
  }
}
 8004cae:	bf00      	nop
 8004cb0:	3714      	adds	r7, #20
 8004cb2:	46bd      	mov	sp, r7
 8004cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cb8:	4770      	bx	lr
 8004cba:	bf00      	nop
 8004cbc:	40012c00 	.word	0x40012c00
 8004cc0:	40000400 	.word	0x40000400
 8004cc4:	40000800 	.word	0x40000800
 8004cc8:	40013400 	.word	0x40013400
 8004ccc:	40015000 	.word	0x40015000
 8004cd0:	40014000 	.word	0x40014000
 8004cd4:	40014400 	.word	0x40014400
 8004cd8:	40014800 	.word	0x40014800

08004cdc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004cdc:	b480      	push	{r7}
 8004cde:	b087      	sub	sp, #28
 8004ce0:	af00      	add	r7, sp, #0
 8004ce2:	6078      	str	r0, [r7, #4]
 8004ce4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	6a1b      	ldr	r3, [r3, #32]
 8004cea:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	6a1b      	ldr	r3, [r3, #32]
 8004cf0:	f023 0201 	bic.w	r2, r3, #1
 8004cf4:	687b      	ldr	r3, [r7, #4]
 8004cf6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	685b      	ldr	r3, [r3, #4]
 8004cfc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	699b      	ldr	r3, [r3, #24]
 8004d02:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004d04:	68fb      	ldr	r3, [r7, #12]
 8004d06:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004d0a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004d0e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8004d10:	68fb      	ldr	r3, [r7, #12]
 8004d12:	f023 0303 	bic.w	r3, r3, #3
 8004d16:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004d18:	683b      	ldr	r3, [r7, #0]
 8004d1a:	681b      	ldr	r3, [r3, #0]
 8004d1c:	68fa      	ldr	r2, [r7, #12]
 8004d1e:	4313      	orrs	r3, r2
 8004d20:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8004d22:	697b      	ldr	r3, [r7, #20]
 8004d24:	f023 0302 	bic.w	r3, r3, #2
 8004d28:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004d2a:	683b      	ldr	r3, [r7, #0]
 8004d2c:	689b      	ldr	r3, [r3, #8]
 8004d2e:	697a      	ldr	r2, [r7, #20]
 8004d30:	4313      	orrs	r3, r2
 8004d32:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	4a30      	ldr	r2, [pc, #192]	@ (8004df8 <TIM_OC1_SetConfig+0x11c>)
 8004d38:	4293      	cmp	r3, r2
 8004d3a:	d013      	beq.n	8004d64 <TIM_OC1_SetConfig+0x88>
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	4a2f      	ldr	r2, [pc, #188]	@ (8004dfc <TIM_OC1_SetConfig+0x120>)
 8004d40:	4293      	cmp	r3, r2
 8004d42:	d00f      	beq.n	8004d64 <TIM_OC1_SetConfig+0x88>
 8004d44:	687b      	ldr	r3, [r7, #4]
 8004d46:	4a2e      	ldr	r2, [pc, #184]	@ (8004e00 <TIM_OC1_SetConfig+0x124>)
 8004d48:	4293      	cmp	r3, r2
 8004d4a:	d00b      	beq.n	8004d64 <TIM_OC1_SetConfig+0x88>
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	4a2d      	ldr	r2, [pc, #180]	@ (8004e04 <TIM_OC1_SetConfig+0x128>)
 8004d50:	4293      	cmp	r3, r2
 8004d52:	d007      	beq.n	8004d64 <TIM_OC1_SetConfig+0x88>
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	4a2c      	ldr	r2, [pc, #176]	@ (8004e08 <TIM_OC1_SetConfig+0x12c>)
 8004d58:	4293      	cmp	r3, r2
 8004d5a:	d003      	beq.n	8004d64 <TIM_OC1_SetConfig+0x88>
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	4a2b      	ldr	r2, [pc, #172]	@ (8004e0c <TIM_OC1_SetConfig+0x130>)
 8004d60:	4293      	cmp	r3, r2
 8004d62:	d10c      	bne.n	8004d7e <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004d64:	697b      	ldr	r3, [r7, #20]
 8004d66:	f023 0308 	bic.w	r3, r3, #8
 8004d6a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004d6c:	683b      	ldr	r3, [r7, #0]
 8004d6e:	68db      	ldr	r3, [r3, #12]
 8004d70:	697a      	ldr	r2, [r7, #20]
 8004d72:	4313      	orrs	r3, r2
 8004d74:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8004d76:	697b      	ldr	r3, [r7, #20]
 8004d78:	f023 0304 	bic.w	r3, r3, #4
 8004d7c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004d7e:	687b      	ldr	r3, [r7, #4]
 8004d80:	4a1d      	ldr	r2, [pc, #116]	@ (8004df8 <TIM_OC1_SetConfig+0x11c>)
 8004d82:	4293      	cmp	r3, r2
 8004d84:	d013      	beq.n	8004dae <TIM_OC1_SetConfig+0xd2>
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	4a1c      	ldr	r2, [pc, #112]	@ (8004dfc <TIM_OC1_SetConfig+0x120>)
 8004d8a:	4293      	cmp	r3, r2
 8004d8c:	d00f      	beq.n	8004dae <TIM_OC1_SetConfig+0xd2>
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	4a1b      	ldr	r2, [pc, #108]	@ (8004e00 <TIM_OC1_SetConfig+0x124>)
 8004d92:	4293      	cmp	r3, r2
 8004d94:	d00b      	beq.n	8004dae <TIM_OC1_SetConfig+0xd2>
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	4a1a      	ldr	r2, [pc, #104]	@ (8004e04 <TIM_OC1_SetConfig+0x128>)
 8004d9a:	4293      	cmp	r3, r2
 8004d9c:	d007      	beq.n	8004dae <TIM_OC1_SetConfig+0xd2>
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	4a19      	ldr	r2, [pc, #100]	@ (8004e08 <TIM_OC1_SetConfig+0x12c>)
 8004da2:	4293      	cmp	r3, r2
 8004da4:	d003      	beq.n	8004dae <TIM_OC1_SetConfig+0xd2>
 8004da6:	687b      	ldr	r3, [r7, #4]
 8004da8:	4a18      	ldr	r2, [pc, #96]	@ (8004e0c <TIM_OC1_SetConfig+0x130>)
 8004daa:	4293      	cmp	r3, r2
 8004dac:	d111      	bne.n	8004dd2 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8004dae:	693b      	ldr	r3, [r7, #16]
 8004db0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8004db4:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004db6:	693b      	ldr	r3, [r7, #16]
 8004db8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004dbc:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8004dbe:	683b      	ldr	r3, [r7, #0]
 8004dc0:	695b      	ldr	r3, [r3, #20]
 8004dc2:	693a      	ldr	r2, [r7, #16]
 8004dc4:	4313      	orrs	r3, r2
 8004dc6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004dc8:	683b      	ldr	r3, [r7, #0]
 8004dca:	699b      	ldr	r3, [r3, #24]
 8004dcc:	693a      	ldr	r2, [r7, #16]
 8004dce:	4313      	orrs	r3, r2
 8004dd0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	693a      	ldr	r2, [r7, #16]
 8004dd6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	68fa      	ldr	r2, [r7, #12]
 8004ddc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8004dde:	683b      	ldr	r3, [r7, #0]
 8004de0:	685a      	ldr	r2, [r3, #4]
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	697a      	ldr	r2, [r7, #20]
 8004dea:	621a      	str	r2, [r3, #32]
}
 8004dec:	bf00      	nop
 8004dee:	371c      	adds	r7, #28
 8004df0:	46bd      	mov	sp, r7
 8004df2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004df6:	4770      	bx	lr
 8004df8:	40012c00 	.word	0x40012c00
 8004dfc:	40013400 	.word	0x40013400
 8004e00:	40014000 	.word	0x40014000
 8004e04:	40014400 	.word	0x40014400
 8004e08:	40014800 	.word	0x40014800
 8004e0c:	40015000 	.word	0x40015000

08004e10 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004e10:	b480      	push	{r7}
 8004e12:	b087      	sub	sp, #28
 8004e14:	af00      	add	r7, sp, #0
 8004e16:	6078      	str	r0, [r7, #4]
 8004e18:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	6a1b      	ldr	r3, [r3, #32]
 8004e1e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	6a1b      	ldr	r3, [r3, #32]
 8004e24:	f023 0210 	bic.w	r2, r3, #16
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	685b      	ldr	r3, [r3, #4]
 8004e30:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	699b      	ldr	r3, [r3, #24]
 8004e36:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8004e38:	68fb      	ldr	r3, [r7, #12]
 8004e3a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8004e3e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8004e42:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8004e44:	68fb      	ldr	r3, [r7, #12]
 8004e46:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004e4a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004e4c:	683b      	ldr	r3, [r7, #0]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	021b      	lsls	r3, r3, #8
 8004e52:	68fa      	ldr	r2, [r7, #12]
 8004e54:	4313      	orrs	r3, r2
 8004e56:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8004e58:	697b      	ldr	r3, [r7, #20]
 8004e5a:	f023 0320 	bic.w	r3, r3, #32
 8004e5e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004e60:	683b      	ldr	r3, [r7, #0]
 8004e62:	689b      	ldr	r3, [r3, #8]
 8004e64:	011b      	lsls	r3, r3, #4
 8004e66:	697a      	ldr	r2, [r7, #20]
 8004e68:	4313      	orrs	r3, r2
 8004e6a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	4a2c      	ldr	r2, [pc, #176]	@ (8004f20 <TIM_OC2_SetConfig+0x110>)
 8004e70:	4293      	cmp	r3, r2
 8004e72:	d007      	beq.n	8004e84 <TIM_OC2_SetConfig+0x74>
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	4a2b      	ldr	r2, [pc, #172]	@ (8004f24 <TIM_OC2_SetConfig+0x114>)
 8004e78:	4293      	cmp	r3, r2
 8004e7a:	d003      	beq.n	8004e84 <TIM_OC2_SetConfig+0x74>
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	4a2a      	ldr	r2, [pc, #168]	@ (8004f28 <TIM_OC2_SetConfig+0x118>)
 8004e80:	4293      	cmp	r3, r2
 8004e82:	d10d      	bne.n	8004ea0 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004e84:	697b      	ldr	r3, [r7, #20]
 8004e86:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004e8a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004e8c:	683b      	ldr	r3, [r7, #0]
 8004e8e:	68db      	ldr	r3, [r3, #12]
 8004e90:	011b      	lsls	r3, r3, #4
 8004e92:	697a      	ldr	r2, [r7, #20]
 8004e94:	4313      	orrs	r3, r2
 8004e96:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8004e98:	697b      	ldr	r3, [r7, #20]
 8004e9a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8004e9e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	4a1f      	ldr	r2, [pc, #124]	@ (8004f20 <TIM_OC2_SetConfig+0x110>)
 8004ea4:	4293      	cmp	r3, r2
 8004ea6:	d013      	beq.n	8004ed0 <TIM_OC2_SetConfig+0xc0>
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	4a1e      	ldr	r2, [pc, #120]	@ (8004f24 <TIM_OC2_SetConfig+0x114>)
 8004eac:	4293      	cmp	r3, r2
 8004eae:	d00f      	beq.n	8004ed0 <TIM_OC2_SetConfig+0xc0>
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	4a1e      	ldr	r2, [pc, #120]	@ (8004f2c <TIM_OC2_SetConfig+0x11c>)
 8004eb4:	4293      	cmp	r3, r2
 8004eb6:	d00b      	beq.n	8004ed0 <TIM_OC2_SetConfig+0xc0>
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	4a1d      	ldr	r2, [pc, #116]	@ (8004f30 <TIM_OC2_SetConfig+0x120>)
 8004ebc:	4293      	cmp	r3, r2
 8004ebe:	d007      	beq.n	8004ed0 <TIM_OC2_SetConfig+0xc0>
 8004ec0:	687b      	ldr	r3, [r7, #4]
 8004ec2:	4a1c      	ldr	r2, [pc, #112]	@ (8004f34 <TIM_OC2_SetConfig+0x124>)
 8004ec4:	4293      	cmp	r3, r2
 8004ec6:	d003      	beq.n	8004ed0 <TIM_OC2_SetConfig+0xc0>
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	4a17      	ldr	r2, [pc, #92]	@ (8004f28 <TIM_OC2_SetConfig+0x118>)
 8004ecc:	4293      	cmp	r3, r2
 8004ece:	d113      	bne.n	8004ef8 <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8004ed0:	693b      	ldr	r3, [r7, #16]
 8004ed2:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004ed6:	613b      	str	r3, [r7, #16]
#if defined(TIM_CR2_OIS2N)
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004ed8:	693b      	ldr	r3, [r7, #16]
 8004eda:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004ede:	613b      	str	r3, [r7, #16]
#endif /* TIM_CR2_OIS2N */
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8004ee0:	683b      	ldr	r3, [r7, #0]
 8004ee2:	695b      	ldr	r3, [r3, #20]
 8004ee4:	009b      	lsls	r3, r3, #2
 8004ee6:	693a      	ldr	r2, [r7, #16]
 8004ee8:	4313      	orrs	r3, r2
 8004eea:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004eec:	683b      	ldr	r3, [r7, #0]
 8004eee:	699b      	ldr	r3, [r3, #24]
 8004ef0:	009b      	lsls	r3, r3, #2
 8004ef2:	693a      	ldr	r2, [r7, #16]
 8004ef4:	4313      	orrs	r3, r2
 8004ef6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	693a      	ldr	r2, [r7, #16]
 8004efc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	68fa      	ldr	r2, [r7, #12]
 8004f02:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004f04:	683b      	ldr	r3, [r7, #0]
 8004f06:	685a      	ldr	r2, [r3, #4]
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	697a      	ldr	r2, [r7, #20]
 8004f10:	621a      	str	r2, [r3, #32]
}
 8004f12:	bf00      	nop
 8004f14:	371c      	adds	r7, #28
 8004f16:	46bd      	mov	sp, r7
 8004f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f1c:	4770      	bx	lr
 8004f1e:	bf00      	nop
 8004f20:	40012c00 	.word	0x40012c00
 8004f24:	40013400 	.word	0x40013400
 8004f28:	40015000 	.word	0x40015000
 8004f2c:	40014000 	.word	0x40014000
 8004f30:	40014400 	.word	0x40014400
 8004f34:	40014800 	.word	0x40014800

08004f38 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8004f38:	b480      	push	{r7}
 8004f3a:	b087      	sub	sp, #28
 8004f3c:	af00      	add	r7, sp, #0
 8004f3e:	6078      	str	r0, [r7, #4]
 8004f40:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	6a1b      	ldr	r3, [r3, #32]
 8004f46:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	6a1b      	ldr	r3, [r3, #32]
 8004f4c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	685b      	ldr	r3, [r3, #4]
 8004f58:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	69db      	ldr	r3, [r3, #28]
 8004f5e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004f60:	68fb      	ldr	r3, [r7, #12]
 8004f62:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004f66:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004f6a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004f6c:	68fb      	ldr	r3, [r7, #12]
 8004f6e:	f023 0303 	bic.w	r3, r3, #3
 8004f72:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004f74:	683b      	ldr	r3, [r7, #0]
 8004f76:	681b      	ldr	r3, [r3, #0]
 8004f78:	68fa      	ldr	r2, [r7, #12]
 8004f7a:	4313      	orrs	r3, r2
 8004f7c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8004f7e:	697b      	ldr	r3, [r7, #20]
 8004f80:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8004f84:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004f86:	683b      	ldr	r3, [r7, #0]
 8004f88:	689b      	ldr	r3, [r3, #8]
 8004f8a:	021b      	lsls	r3, r3, #8
 8004f8c:	697a      	ldr	r2, [r7, #20]
 8004f8e:	4313      	orrs	r3, r2
 8004f90:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	4a2b      	ldr	r2, [pc, #172]	@ (8005044 <TIM_OC3_SetConfig+0x10c>)
 8004f96:	4293      	cmp	r3, r2
 8004f98:	d007      	beq.n	8004faa <TIM_OC3_SetConfig+0x72>
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	4a2a      	ldr	r2, [pc, #168]	@ (8005048 <TIM_OC3_SetConfig+0x110>)
 8004f9e:	4293      	cmp	r3, r2
 8004fa0:	d003      	beq.n	8004faa <TIM_OC3_SetConfig+0x72>
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	4a29      	ldr	r2, [pc, #164]	@ (800504c <TIM_OC3_SetConfig+0x114>)
 8004fa6:	4293      	cmp	r3, r2
 8004fa8:	d10d      	bne.n	8004fc6 <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8004faa:	697b      	ldr	r3, [r7, #20]
 8004fac:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8004fb0:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004fb2:	683b      	ldr	r3, [r7, #0]
 8004fb4:	68db      	ldr	r3, [r3, #12]
 8004fb6:	021b      	lsls	r3, r3, #8
 8004fb8:	697a      	ldr	r2, [r7, #20]
 8004fba:	4313      	orrs	r3, r2
 8004fbc:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004fbe:	697b      	ldr	r3, [r7, #20]
 8004fc0:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8004fc4:	617b      	str	r3, [r7, #20]
  }

#if defined(TIM_CR2_OIS3)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	4a1e      	ldr	r2, [pc, #120]	@ (8005044 <TIM_OC3_SetConfig+0x10c>)
 8004fca:	4293      	cmp	r3, r2
 8004fcc:	d013      	beq.n	8004ff6 <TIM_OC3_SetConfig+0xbe>
 8004fce:	687b      	ldr	r3, [r7, #4]
 8004fd0:	4a1d      	ldr	r2, [pc, #116]	@ (8005048 <TIM_OC3_SetConfig+0x110>)
 8004fd2:	4293      	cmp	r3, r2
 8004fd4:	d00f      	beq.n	8004ff6 <TIM_OC3_SetConfig+0xbe>
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	4a1d      	ldr	r2, [pc, #116]	@ (8005050 <TIM_OC3_SetConfig+0x118>)
 8004fda:	4293      	cmp	r3, r2
 8004fdc:	d00b      	beq.n	8004ff6 <TIM_OC3_SetConfig+0xbe>
 8004fde:	687b      	ldr	r3, [r7, #4]
 8004fe0:	4a1c      	ldr	r2, [pc, #112]	@ (8005054 <TIM_OC3_SetConfig+0x11c>)
 8004fe2:	4293      	cmp	r3, r2
 8004fe4:	d007      	beq.n	8004ff6 <TIM_OC3_SetConfig+0xbe>
 8004fe6:	687b      	ldr	r3, [r7, #4]
 8004fe8:	4a1b      	ldr	r2, [pc, #108]	@ (8005058 <TIM_OC3_SetConfig+0x120>)
 8004fea:	4293      	cmp	r3, r2
 8004fec:	d003      	beq.n	8004ff6 <TIM_OC3_SetConfig+0xbe>
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	4a16      	ldr	r2, [pc, #88]	@ (800504c <TIM_OC3_SetConfig+0x114>)
 8004ff2:	4293      	cmp	r3, r2
 8004ff4:	d113      	bne.n	800501e <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004ff6:	693b      	ldr	r3, [r7, #16]
 8004ff8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8004ffc:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004ffe:	693b      	ldr	r3, [r7, #16]
 8005000:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005004:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005006:	683b      	ldr	r3, [r7, #0]
 8005008:	695b      	ldr	r3, [r3, #20]
 800500a:	011b      	lsls	r3, r3, #4
 800500c:	693a      	ldr	r2, [r7, #16]
 800500e:	4313      	orrs	r3, r2
 8005010:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005012:	683b      	ldr	r3, [r7, #0]
 8005014:	699b      	ldr	r3, [r3, #24]
 8005016:	011b      	lsls	r3, r3, #4
 8005018:	693a      	ldr	r2, [r7, #16]
 800501a:	4313      	orrs	r3, r2
 800501c:	613b      	str	r3, [r7, #16]
  }
#endif /* TIM_CR2_OIS3 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	693a      	ldr	r2, [r7, #16]
 8005022:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	68fa      	ldr	r2, [r7, #12]
 8005028:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800502a:	683b      	ldr	r3, [r7, #0]
 800502c:	685a      	ldr	r2, [r3, #4]
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005032:	687b      	ldr	r3, [r7, #4]
 8005034:	697a      	ldr	r2, [r7, #20]
 8005036:	621a      	str	r2, [r3, #32]
}
 8005038:	bf00      	nop
 800503a:	371c      	adds	r7, #28
 800503c:	46bd      	mov	sp, r7
 800503e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005042:	4770      	bx	lr
 8005044:	40012c00 	.word	0x40012c00
 8005048:	40013400 	.word	0x40013400
 800504c:	40015000 	.word	0x40015000
 8005050:	40014000 	.word	0x40014000
 8005054:	40014400 	.word	0x40014400
 8005058:	40014800 	.word	0x40014800

0800505c <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800505c:	b480      	push	{r7}
 800505e:	b087      	sub	sp, #28
 8005060:	af00      	add	r7, sp, #0
 8005062:	6078      	str	r0, [r7, #4]
 8005064:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	6a1b      	ldr	r3, [r3, #32]
 800506a:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	6a1b      	ldr	r3, [r3, #32]
 8005070:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	685b      	ldr	r3, [r3, #4]
 800507c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800507e:	687b      	ldr	r3, [r7, #4]
 8005080:	69db      	ldr	r3, [r3, #28]
 8005082:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8005084:	68fb      	ldr	r3, [r7, #12]
 8005086:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800508a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800508e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8005090:	68fb      	ldr	r3, [r7, #12]
 8005092:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005096:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005098:	683b      	ldr	r3, [r7, #0]
 800509a:	681b      	ldr	r3, [r3, #0]
 800509c:	021b      	lsls	r3, r3, #8
 800509e:	68fa      	ldr	r2, [r7, #12]
 80050a0:	4313      	orrs	r3, r2
 80050a2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80050a4:	693b      	ldr	r3, [r7, #16]
 80050a6:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80050aa:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80050ac:	683b      	ldr	r3, [r7, #0]
 80050ae:	689b      	ldr	r3, [r3, #8]
 80050b0:	031b      	lsls	r3, r3, #12
 80050b2:	693a      	ldr	r2, [r7, #16]
 80050b4:	4313      	orrs	r3, r2
 80050b6:	613b      	str	r3, [r7, #16]

#if defined(TIM_CR2_OIS4)
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	4a1a      	ldr	r2, [pc, #104]	@ (8005124 <TIM_OC4_SetConfig+0xc8>)
 80050bc:	4293      	cmp	r3, r2
 80050be:	d013      	beq.n	80050e8 <TIM_OC4_SetConfig+0x8c>
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	4a19      	ldr	r2, [pc, #100]	@ (8005128 <TIM_OC4_SetConfig+0xcc>)
 80050c4:	4293      	cmp	r3, r2
 80050c6:	d00f      	beq.n	80050e8 <TIM_OC4_SetConfig+0x8c>
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	4a18      	ldr	r2, [pc, #96]	@ (800512c <TIM_OC4_SetConfig+0xd0>)
 80050cc:	4293      	cmp	r3, r2
 80050ce:	d00b      	beq.n	80050e8 <TIM_OC4_SetConfig+0x8c>
 80050d0:	687b      	ldr	r3, [r7, #4]
 80050d2:	4a17      	ldr	r2, [pc, #92]	@ (8005130 <TIM_OC4_SetConfig+0xd4>)
 80050d4:	4293      	cmp	r3, r2
 80050d6:	d007      	beq.n	80050e8 <TIM_OC4_SetConfig+0x8c>
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	4a16      	ldr	r2, [pc, #88]	@ (8005134 <TIM_OC4_SetConfig+0xd8>)
 80050dc:	4293      	cmp	r3, r2
 80050de:	d003      	beq.n	80050e8 <TIM_OC4_SetConfig+0x8c>
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	4a15      	ldr	r2, [pc, #84]	@ (8005138 <TIM_OC4_SetConfig+0xdc>)
 80050e4:	4293      	cmp	r3, r2
 80050e6:	d109      	bne.n	80050fc <TIM_OC4_SetConfig+0xa0>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80050e8:	697b      	ldr	r3, [r7, #20]
 80050ea:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80050ee:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80050f0:	683b      	ldr	r3, [r7, #0]
 80050f2:	695b      	ldr	r3, [r3, #20]
 80050f4:	019b      	lsls	r3, r3, #6
 80050f6:	697a      	ldr	r2, [r7, #20]
 80050f8:	4313      	orrs	r3, r2
 80050fa:	617b      	str	r3, [r7, #20]
  }
#endif /* TIM_CR2_OIS4 */

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	697a      	ldr	r2, [r7, #20]
 8005100:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	68fa      	ldr	r2, [r7, #12]
 8005106:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005108:	683b      	ldr	r3, [r7, #0]
 800510a:	685a      	ldr	r2, [r3, #4]
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005110:	687b      	ldr	r3, [r7, #4]
 8005112:	693a      	ldr	r2, [r7, #16]
 8005114:	621a      	str	r2, [r3, #32]
}
 8005116:	bf00      	nop
 8005118:	371c      	adds	r7, #28
 800511a:	46bd      	mov	sp, r7
 800511c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005120:	4770      	bx	lr
 8005122:	bf00      	nop
 8005124:	40012c00 	.word	0x40012c00
 8005128:	40013400 	.word	0x40013400
 800512c:	40014000 	.word	0x40014000
 8005130:	40014400 	.word	0x40014400
 8005134:	40014800 	.word	0x40014800
 8005138:	40015000 	.word	0x40015000

0800513c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800513c:	b480      	push	{r7}
 800513e:	b087      	sub	sp, #28
 8005140:	af00      	add	r7, sp, #0
 8005142:	6078      	str	r0, [r7, #4]
 8005144:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	6a1b      	ldr	r3, [r3, #32]
 800514a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	6a1b      	ldr	r3, [r3, #32]
 8005150:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005158:	687b      	ldr	r3, [r7, #4]
 800515a:	685b      	ldr	r3, [r3, #4]
 800515c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800515e:	687b      	ldr	r3, [r7, #4]
 8005160:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005162:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800516a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800516e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005170:	683b      	ldr	r3, [r7, #0]
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	68fa      	ldr	r2, [r7, #12]
 8005176:	4313      	orrs	r3, r2
 8005178:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800517a:	693b      	ldr	r3, [r7, #16]
 800517c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8005180:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8005182:	683b      	ldr	r3, [r7, #0]
 8005184:	689b      	ldr	r3, [r3, #8]
 8005186:	041b      	lsls	r3, r3, #16
 8005188:	693a      	ldr	r2, [r7, #16]
 800518a:	4313      	orrs	r3, r2
 800518c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	4a19      	ldr	r2, [pc, #100]	@ (80051f8 <TIM_OC5_SetConfig+0xbc>)
 8005192:	4293      	cmp	r3, r2
 8005194:	d013      	beq.n	80051be <TIM_OC5_SetConfig+0x82>
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	4a18      	ldr	r2, [pc, #96]	@ (80051fc <TIM_OC5_SetConfig+0xc0>)
 800519a:	4293      	cmp	r3, r2
 800519c:	d00f      	beq.n	80051be <TIM_OC5_SetConfig+0x82>
 800519e:	687b      	ldr	r3, [r7, #4]
 80051a0:	4a17      	ldr	r2, [pc, #92]	@ (8005200 <TIM_OC5_SetConfig+0xc4>)
 80051a2:	4293      	cmp	r3, r2
 80051a4:	d00b      	beq.n	80051be <TIM_OC5_SetConfig+0x82>
 80051a6:	687b      	ldr	r3, [r7, #4]
 80051a8:	4a16      	ldr	r2, [pc, #88]	@ (8005204 <TIM_OC5_SetConfig+0xc8>)
 80051aa:	4293      	cmp	r3, r2
 80051ac:	d007      	beq.n	80051be <TIM_OC5_SetConfig+0x82>
 80051ae:	687b      	ldr	r3, [r7, #4]
 80051b0:	4a15      	ldr	r2, [pc, #84]	@ (8005208 <TIM_OC5_SetConfig+0xcc>)
 80051b2:	4293      	cmp	r3, r2
 80051b4:	d003      	beq.n	80051be <TIM_OC5_SetConfig+0x82>
 80051b6:	687b      	ldr	r3, [r7, #4]
 80051b8:	4a14      	ldr	r2, [pc, #80]	@ (800520c <TIM_OC5_SetConfig+0xd0>)
 80051ba:	4293      	cmp	r3, r2
 80051bc:	d109      	bne.n	80051d2 <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 80051be:	697b      	ldr	r3, [r7, #20]
 80051c0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80051c4:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 80051c6:	683b      	ldr	r3, [r7, #0]
 80051c8:	695b      	ldr	r3, [r3, #20]
 80051ca:	021b      	lsls	r3, r3, #8
 80051cc:	697a      	ldr	r2, [r7, #20]
 80051ce:	4313      	orrs	r3, r2
 80051d0:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80051d2:	687b      	ldr	r3, [r7, #4]
 80051d4:	697a      	ldr	r2, [r7, #20]
 80051d6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80051d8:	687b      	ldr	r3, [r7, #4]
 80051da:	68fa      	ldr	r2, [r7, #12]
 80051dc:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80051de:	683b      	ldr	r3, [r7, #0]
 80051e0:	685a      	ldr	r2, [r3, #4]
 80051e2:	687b      	ldr	r3, [r7, #4]
 80051e4:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80051e6:	687b      	ldr	r3, [r7, #4]
 80051e8:	693a      	ldr	r2, [r7, #16]
 80051ea:	621a      	str	r2, [r3, #32]
}
 80051ec:	bf00      	nop
 80051ee:	371c      	adds	r7, #28
 80051f0:	46bd      	mov	sp, r7
 80051f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051f6:	4770      	bx	lr
 80051f8:	40012c00 	.word	0x40012c00
 80051fc:	40013400 	.word	0x40013400
 8005200:	40014000 	.word	0x40014000
 8005204:	40014400 	.word	0x40014400
 8005208:	40014800 	.word	0x40014800
 800520c:	40015000 	.word	0x40015000

08005210 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8005210:	b480      	push	{r7}
 8005212:	b087      	sub	sp, #28
 8005214:	af00      	add	r7, sp, #0
 8005216:	6078      	str	r0, [r7, #4]
 8005218:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	6a1b      	ldr	r3, [r3, #32]
 800521e:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8005220:	687b      	ldr	r3, [r7, #4]
 8005222:	6a1b      	ldr	r3, [r3, #32]
 8005224:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005228:	687b      	ldr	r3, [r7, #4]
 800522a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	685b      	ldr	r3, [r3, #4]
 8005230:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8005232:	687b      	ldr	r3, [r7, #4]
 8005234:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005236:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8005238:	68fb      	ldr	r3, [r7, #12]
 800523a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800523e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8005242:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005244:	683b      	ldr	r3, [r7, #0]
 8005246:	681b      	ldr	r3, [r3, #0]
 8005248:	021b      	lsls	r3, r3, #8
 800524a:	68fa      	ldr	r2, [r7, #12]
 800524c:	4313      	orrs	r3, r2
 800524e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8005250:	693b      	ldr	r3, [r7, #16]
 8005252:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005256:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8005258:	683b      	ldr	r3, [r7, #0]
 800525a:	689b      	ldr	r3, [r3, #8]
 800525c:	051b      	lsls	r3, r3, #20
 800525e:	693a      	ldr	r2, [r7, #16]
 8005260:	4313      	orrs	r3, r2
 8005262:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	4a1a      	ldr	r2, [pc, #104]	@ (80052d0 <TIM_OC6_SetConfig+0xc0>)
 8005268:	4293      	cmp	r3, r2
 800526a:	d013      	beq.n	8005294 <TIM_OC6_SetConfig+0x84>
 800526c:	687b      	ldr	r3, [r7, #4]
 800526e:	4a19      	ldr	r2, [pc, #100]	@ (80052d4 <TIM_OC6_SetConfig+0xc4>)
 8005270:	4293      	cmp	r3, r2
 8005272:	d00f      	beq.n	8005294 <TIM_OC6_SetConfig+0x84>
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	4a18      	ldr	r2, [pc, #96]	@ (80052d8 <TIM_OC6_SetConfig+0xc8>)
 8005278:	4293      	cmp	r3, r2
 800527a:	d00b      	beq.n	8005294 <TIM_OC6_SetConfig+0x84>
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	4a17      	ldr	r2, [pc, #92]	@ (80052dc <TIM_OC6_SetConfig+0xcc>)
 8005280:	4293      	cmp	r3, r2
 8005282:	d007      	beq.n	8005294 <TIM_OC6_SetConfig+0x84>
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	4a16      	ldr	r2, [pc, #88]	@ (80052e0 <TIM_OC6_SetConfig+0xd0>)
 8005288:	4293      	cmp	r3, r2
 800528a:	d003      	beq.n	8005294 <TIM_OC6_SetConfig+0x84>
 800528c:	687b      	ldr	r3, [r7, #4]
 800528e:	4a15      	ldr	r2, [pc, #84]	@ (80052e4 <TIM_OC6_SetConfig+0xd4>)
 8005290:	4293      	cmp	r3, r2
 8005292:	d109      	bne.n	80052a8 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8005294:	697b      	ldr	r3, [r7, #20]
 8005296:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800529a:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800529c:	683b      	ldr	r3, [r7, #0]
 800529e:	695b      	ldr	r3, [r3, #20]
 80052a0:	029b      	lsls	r3, r3, #10
 80052a2:	697a      	ldr	r2, [r7, #20]
 80052a4:	4313      	orrs	r3, r2
 80052a6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	697a      	ldr	r2, [r7, #20]
 80052ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80052ae:	687b      	ldr	r3, [r7, #4]
 80052b0:	68fa      	ldr	r2, [r7, #12]
 80052b2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 80052b4:	683b      	ldr	r3, [r7, #0]
 80052b6:	685a      	ldr	r2, [r3, #4]
 80052b8:	687b      	ldr	r3, [r7, #4]
 80052ba:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80052bc:	687b      	ldr	r3, [r7, #4]
 80052be:	693a      	ldr	r2, [r7, #16]
 80052c0:	621a      	str	r2, [r3, #32]
}
 80052c2:	bf00      	nop
 80052c4:	371c      	adds	r7, #28
 80052c6:	46bd      	mov	sp, r7
 80052c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052cc:	4770      	bx	lr
 80052ce:	bf00      	nop
 80052d0:	40012c00 	.word	0x40012c00
 80052d4:	40013400 	.word	0x40013400
 80052d8:	40014000 	.word	0x40014000
 80052dc:	40014400 	.word	0x40014400
 80052e0:	40014800 	.word	0x40014800
 80052e4:	40015000 	.word	0x40015000

080052e8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80052e8:	b480      	push	{r7}
 80052ea:	b085      	sub	sp, #20
 80052ec:	af00      	add	r7, sp, #0
 80052ee:	6078      	str	r0, [r7, #4]
 80052f0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80052f2:	687b      	ldr	r3, [r7, #4]
 80052f4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80052f8:	2b01      	cmp	r3, #1
 80052fa:	d101      	bne.n	8005300 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80052fc:	2302      	movs	r3, #2
 80052fe:	e06d      	b.n	80053dc <HAL_TIMEx_MasterConfigSynchronization+0xf4>
 8005300:	687b      	ldr	r3, [r7, #4]
 8005302:	2201      	movs	r2, #1
 8005304:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005308:	687b      	ldr	r3, [r7, #4]
 800530a:	2202      	movs	r2, #2
 800530c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005310:	687b      	ldr	r3, [r7, #4]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	685b      	ldr	r3, [r3, #4]
 8005316:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	689b      	ldr	r3, [r3, #8]
 800531e:	60bb      	str	r3, [r7, #8]

#if defined(TIM_CR2_MMS2)
  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	4a30      	ldr	r2, [pc, #192]	@ (80053e8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005326:	4293      	cmp	r3, r2
 8005328:	d009      	beq.n	800533e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800532a:	687b      	ldr	r3, [r7, #4]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	4a2f      	ldr	r2, [pc, #188]	@ (80053ec <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005330:	4293      	cmp	r3, r2
 8005332:	d004      	beq.n	800533e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	4a2d      	ldr	r2, [pc, #180]	@ (80053f0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 800533a:	4293      	cmp	r3, r2
 800533c:	d108      	bne.n	8005350 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8005344:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8005346:	683b      	ldr	r3, [r7, #0]
 8005348:	685b      	ldr	r3, [r3, #4]
 800534a:	68fa      	ldr	r2, [r7, #12]
 800534c:	4313      	orrs	r3, r2
 800534e:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_CR2_MMS2 */

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005356:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005358:	683b      	ldr	r3, [r7, #0]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	68fa      	ldr	r2, [r7, #12]
 800535e:	4313      	orrs	r3, r2
 8005360:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	68fa      	ldr	r2, [r7, #12]
 8005368:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800536a:	687b      	ldr	r3, [r7, #4]
 800536c:	681b      	ldr	r3, [r3, #0]
 800536e:	4a1e      	ldr	r2, [pc, #120]	@ (80053e8 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8005370:	4293      	cmp	r3, r2
 8005372:	d01d      	beq.n	80053b0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005374:	687b      	ldr	r3, [r7, #4]
 8005376:	681b      	ldr	r3, [r3, #0]
 8005378:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800537c:	d018      	beq.n	80053b0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
 8005382:	4a1c      	ldr	r2, [pc, #112]	@ (80053f4 <HAL_TIMEx_MasterConfigSynchronization+0x10c>)
 8005384:	4293      	cmp	r3, r2
 8005386:	d013      	beq.n	80053b0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005388:	687b      	ldr	r3, [r7, #4]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	4a1a      	ldr	r2, [pc, #104]	@ (80053f8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800538e:	4293      	cmp	r3, r2
 8005390:	d00e      	beq.n	80053b0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 8005392:	687b      	ldr	r3, [r7, #4]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	4a15      	ldr	r2, [pc, #84]	@ (80053ec <HAL_TIMEx_MasterConfigSynchronization+0x104>)
 8005398:	4293      	cmp	r3, r2
 800539a:	d009      	beq.n	80053b0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	4a16      	ldr	r2, [pc, #88]	@ (80053fc <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 80053a2:	4293      	cmp	r3, r2
 80053a4:	d004      	beq.n	80053b0 <HAL_TIMEx_MasterConfigSynchronization+0xc8>
 80053a6:	687b      	ldr	r3, [r7, #4]
 80053a8:	681b      	ldr	r3, [r3, #0]
 80053aa:	4a11      	ldr	r2, [pc, #68]	@ (80053f0 <HAL_TIMEx_MasterConfigSynchronization+0x108>)
 80053ac:	4293      	cmp	r3, r2
 80053ae:	d10c      	bne.n	80053ca <HAL_TIMEx_MasterConfigSynchronization+0xe2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80053b0:	68bb      	ldr	r3, [r7, #8]
 80053b2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80053b6:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80053b8:	683b      	ldr	r3, [r7, #0]
 80053ba:	689b      	ldr	r3, [r3, #8]
 80053bc:	68ba      	ldr	r2, [r7, #8]
 80053be:	4313      	orrs	r3, r2
 80053c0:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	68ba      	ldr	r2, [r7, #8]
 80053c8:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80053ca:	687b      	ldr	r3, [r7, #4]
 80053cc:	2201      	movs	r2, #1
 80053ce:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80053d2:	687b      	ldr	r3, [r7, #4]
 80053d4:	2200      	movs	r2, #0
 80053d6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80053da:	2300      	movs	r3, #0
}
 80053dc:	4618      	mov	r0, r3
 80053de:	3714      	adds	r7, #20
 80053e0:	46bd      	mov	sp, r7
 80053e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053e6:	4770      	bx	lr
 80053e8:	40012c00 	.word	0x40012c00
 80053ec:	40013400 	.word	0x40013400
 80053f0:	40015000 	.word	0x40015000
 80053f4:	40000400 	.word	0x40000400
 80053f8:	40000800 	.word	0x40000800
 80053fc:	40014000 	.word	0x40014000

08005400 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005400:	b480      	push	{r7}
 8005402:	b085      	sub	sp, #20
 8005404:	af00      	add	r7, sp, #0
 8005406:	6078      	str	r0, [r7, #4]
 8005408:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800540a:	2300      	movs	r3, #0
 800540c:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
#endif /* TIM_BDTR_BKF */
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800540e:	687b      	ldr	r3, [r7, #4]
 8005410:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005414:	2b01      	cmp	r3, #1
 8005416:	d101      	bne.n	800541c <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005418:	2302      	movs	r3, #2
 800541a:	e06a      	b.n	80054f2 <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
 800541c:	687b      	ldr	r3, [r7, #4]
 800541e:	2201      	movs	r2, #1
 8005420:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800542a:	683b      	ldr	r3, [r7, #0]
 800542c:	68db      	ldr	r3, [r3, #12]
 800542e:	4313      	orrs	r3, r2
 8005430:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005438:	683b      	ldr	r3, [r7, #0]
 800543a:	689b      	ldr	r3, [r3, #8]
 800543c:	4313      	orrs	r3, r2
 800543e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8005446:	683b      	ldr	r3, [r7, #0]
 8005448:	685b      	ldr	r3, [r3, #4]
 800544a:	4313      	orrs	r3, r2
 800544c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800544e:	68fb      	ldr	r3, [r7, #12]
 8005450:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8005454:	683b      	ldr	r3, [r7, #0]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	4313      	orrs	r3, r2
 800545a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800545c:	68fb      	ldr	r3, [r7, #12]
 800545e:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005462:	683b      	ldr	r3, [r7, #0]
 8005464:	691b      	ldr	r3, [r3, #16]
 8005466:	4313      	orrs	r3, r2
 8005468:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8005470:	683b      	ldr	r3, [r7, #0]
 8005472:	695b      	ldr	r3, [r3, #20]
 8005474:	4313      	orrs	r3, r2
 8005476:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 800547e:	683b      	ldr	r3, [r7, #0]
 8005480:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005482:	4313      	orrs	r3, r2
 8005484:	60fb      	str	r3, [r7, #12]
#if defined(TIM_BDTR_BKF)
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8005486:	68fb      	ldr	r3, [r7, #12]
 8005488:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 800548c:	683b      	ldr	r3, [r7, #0]
 800548e:	699b      	ldr	r3, [r3, #24]
 8005490:	041b      	lsls	r3, r3, #16
 8005492:	4313      	orrs	r3, r2
 8005494:	60fb      	str	r3, [r7, #12]
#endif /* TIM_BDTR_BKF */

#if defined(TIM_BDTR_BK2E)
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8005496:	687b      	ldr	r3, [r7, #4]
 8005498:	681b      	ldr	r3, [r3, #0]
 800549a:	4a19      	ldr	r2, [pc, #100]	@ (8005500 <HAL_TIMEx_ConfigBreakDeadTime+0x100>)
 800549c:	4293      	cmp	r3, r2
 800549e:	d009      	beq.n	80054b4 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	681b      	ldr	r3, [r3, #0]
 80054a4:	4a17      	ldr	r2, [pc, #92]	@ (8005504 <HAL_TIMEx_ConfigBreakDeadTime+0x104>)
 80054a6:	4293      	cmp	r3, r2
 80054a8:	d004      	beq.n	80054b4 <HAL_TIMEx_ConfigBreakDeadTime+0xb4>
 80054aa:	687b      	ldr	r3, [r7, #4]
 80054ac:	681b      	ldr	r3, [r3, #0]
 80054ae:	4a16      	ldr	r2, [pc, #88]	@ (8005508 <HAL_TIMEx_ConfigBreakDeadTime+0x108>)
 80054b0:	4293      	cmp	r3, r2
 80054b2:	d115      	bne.n	80054e0 <HAL_TIMEx_ConfigBreakDeadTime+0xe0>
    assert_param(IS_TIM_BREAK2_STATE(sBreakDeadTimeConfig->Break2State));
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 80054b4:	68fb      	ldr	r3, [r7, #12]
 80054b6:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 80054ba:	683b      	ldr	r3, [r7, #0]
 80054bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80054be:	051b      	lsls	r3, r3, #20
 80054c0:	4313      	orrs	r3, r2
 80054c2:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 80054c4:	68fb      	ldr	r3, [r7, #12]
 80054c6:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 80054ca:	683b      	ldr	r3, [r7, #0]
 80054cc:	69db      	ldr	r3, [r3, #28]
 80054ce:	4313      	orrs	r3, r2
 80054d0:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 80054d2:	68fb      	ldr	r3, [r7, #12]
 80054d4:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 80054d8:	683b      	ldr	r3, [r7, #0]
 80054da:	6a1b      	ldr	r3, [r3, #32]
 80054dc:	4313      	orrs	r3, r2
 80054de:	60fb      	str	r3, [r7, #12]
  }
#endif /* TIM_BDTR_BK2E */

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	68fa      	ldr	r2, [r7, #12]
 80054e6:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80054e8:	687b      	ldr	r3, [r7, #4]
 80054ea:	2200      	movs	r2, #0
 80054ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80054f0:	2300      	movs	r3, #0
}
 80054f2:	4618      	mov	r0, r3
 80054f4:	3714      	adds	r7, #20
 80054f6:	46bd      	mov	sp, r7
 80054f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054fc:	4770      	bx	lr
 80054fe:	bf00      	nop
 8005500:	40012c00 	.word	0x40012c00
 8005504:	40013400 	.word	0x40013400
 8005508:	40015000 	.word	0x40015000

0800550c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800550c:	b580      	push	{r7, lr}
 800550e:	b082      	sub	sp, #8
 8005510:	af00      	add	r7, sp, #0
 8005512:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	2b00      	cmp	r3, #0
 8005518:	d101      	bne.n	800551e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800551a:	2301      	movs	r3, #1
 800551c:	e040      	b.n	80055a0 <HAL_UART_Init+0x94>
  {
    /* Check the parameters */
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8005522:	2b00      	cmp	r3, #0
 8005524:	d106      	bne.n	8005534 <HAL_UART_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005526:	687b      	ldr	r3, [r7, #4]
 8005528:	2200      	movs	r2, #0
 800552a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800552e:	6878      	ldr	r0, [r7, #4]
 8005530:	f7fb fbe8 	bl	8000d04 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005534:	687b      	ldr	r3, [r7, #4]
 8005536:	2224      	movs	r2, #36	@ 0x24
 8005538:	67da      	str	r2, [r3, #124]	@ 0x7c

  __HAL_UART_DISABLE(huart);
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	681b      	ldr	r3, [r3, #0]
 800553e:	681a      	ldr	r2, [r3, #0]
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	f022 0201 	bic.w	r2, r2, #1
 8005548:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800554e:	2b00      	cmp	r3, #0
 8005550:	d002      	beq.n	8005558 <HAL_UART_Init+0x4c>
  {
    UART_AdvFeatureConfig(huart);
 8005552:	6878      	ldr	r0, [r7, #4]
 8005554:	f000 fd02 	bl	8005f5c <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8005558:	6878      	ldr	r0, [r7, #4]
 800555a:	f000 fb2b 	bl	8005bb4 <UART_SetConfig>
 800555e:	4603      	mov	r3, r0
 8005560:	2b01      	cmp	r3, #1
 8005562:	d101      	bne.n	8005568 <HAL_UART_Init+0x5c>
  {
    return HAL_ERROR;
 8005564:	2301      	movs	r3, #1
 8005566:	e01b      	b.n	80055a0 <HAL_UART_Init+0x94>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	685a      	ldr	r2, [r3, #4]
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005576:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	681b      	ldr	r3, [r3, #0]
 800557c:	689a      	ldr	r2, [r3, #8]
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005586:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8005588:	687b      	ldr	r3, [r7, #4]
 800558a:	681b      	ldr	r3, [r3, #0]
 800558c:	681a      	ldr	r2, [r3, #0]
 800558e:	687b      	ldr	r3, [r7, #4]
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	f042 0201 	orr.w	r2, r2, #1
 8005596:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8005598:	6878      	ldr	r0, [r7, #4]
 800559a:	f000 fd81 	bl	80060a0 <UART_CheckIdleState>
 800559e:	4603      	mov	r3, r0
}
 80055a0:	4618      	mov	r0, r3
 80055a2:	3708      	adds	r7, #8
 80055a4:	46bd      	mov	sp, r7
 80055a6:	bd80      	pop	{r7, pc}

080055a8 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 80055a8:	b580      	push	{r7, lr}
 80055aa:	b0ba      	sub	sp, #232	@ 0xe8
 80055ac:	af00      	add	r7, sp, #0
 80055ae:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	69db      	ldr	r3, [r3, #28]
 80055b6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 80055ba:	687b      	ldr	r3, [r7, #4]
 80055bc:	681b      	ldr	r3, [r3, #0]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80055c4:	687b      	ldr	r3, [r7, #4]
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	689b      	ldr	r3, [r3, #8]
 80055ca:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 80055ce:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 80055d2:	f640 030f 	movw	r3, #2063	@ 0x80f
 80055d6:	4013      	ands	r3, r2
 80055d8:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 80055dc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80055e0:	2b00      	cmp	r3, #0
 80055e2:	d115      	bne.n	8005610 <HAL_UART_IRQHandler+0x68>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE) != 0U)
 80055e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80055e8:	f003 0320 	and.w	r3, r3, #32
 80055ec:	2b00      	cmp	r3, #0
 80055ee:	d00f      	beq.n	8005610 <HAL_UART_IRQHandler+0x68>
        && ((cr1its & USART_CR1_RXNEIE) != 0U))
 80055f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80055f4:	f003 0320 	and.w	r3, r3, #32
 80055f8:	2b00      	cmp	r3, #0
 80055fa:	d009      	beq.n	8005610 <HAL_UART_IRQHandler+0x68>
    {
      if (huart->RxISR != NULL)
 80055fc:	687b      	ldr	r3, [r7, #4]
 80055fe:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005600:	2b00      	cmp	r3, #0
 8005602:	f000 82ab 	beq.w	8005b5c <HAL_UART_IRQHandler+0x5b4>
      {
        huart->RxISR(huart);
 8005606:	687b      	ldr	r3, [r7, #4]
 8005608:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800560a:	6878      	ldr	r0, [r7, #4]
 800560c:	4798      	blx	r3
      }
      return;
 800560e:	e2a5      	b.n	8005b5c <HAL_UART_IRQHandler+0x5b4>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8005610:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8005614:	2b00      	cmp	r3, #0
 8005616:	f000 8117 	beq.w	8005848 <HAL_UART_IRQHandler+0x2a0>
      && (((cr3its & USART_CR3_EIE) != 0U)
 800561a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800561e:	f003 0301 	and.w	r3, r3, #1
 8005622:	2b00      	cmp	r3, #0
 8005624:	d106      	bne.n	8005634 <HAL_UART_IRQHandler+0x8c>
          || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U)))
 8005626:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800562a:	4b85      	ldr	r3, [pc, #532]	@ (8005840 <HAL_UART_IRQHandler+0x298>)
 800562c:	4013      	ands	r3, r2
 800562e:	2b00      	cmp	r3, #0
 8005630:	f000 810a 	beq.w	8005848 <HAL_UART_IRQHandler+0x2a0>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8005634:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005638:	f003 0301 	and.w	r3, r3, #1
 800563c:	2b00      	cmp	r3, #0
 800563e:	d011      	beq.n	8005664 <HAL_UART_IRQHandler+0xbc>
 8005640:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005644:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005648:	2b00      	cmp	r3, #0
 800564a:	d00b      	beq.n	8005664 <HAL_UART_IRQHandler+0xbc>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	2201      	movs	r2, #1
 8005652:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800565a:	f043 0201 	orr.w	r2, r3, #1
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005664:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005668:	f003 0302 	and.w	r3, r3, #2
 800566c:	2b00      	cmp	r3, #0
 800566e:	d011      	beq.n	8005694 <HAL_UART_IRQHandler+0xec>
 8005670:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005674:	f003 0301 	and.w	r3, r3, #1
 8005678:	2b00      	cmp	r3, #0
 800567a:	d00b      	beq.n	8005694 <HAL_UART_IRQHandler+0xec>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	681b      	ldr	r3, [r3, #0]
 8005680:	2202      	movs	r2, #2
 8005682:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800568a:	f043 0204 	orr.w	r2, r3, #4
 800568e:	687b      	ldr	r3, [r7, #4]
 8005690:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8005694:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005698:	f003 0304 	and.w	r3, r3, #4
 800569c:	2b00      	cmp	r3, #0
 800569e:	d011      	beq.n	80056c4 <HAL_UART_IRQHandler+0x11c>
 80056a0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80056a4:	f003 0301 	and.w	r3, r3, #1
 80056a8:	2b00      	cmp	r3, #0
 80056aa:	d00b      	beq.n	80056c4 <HAL_UART_IRQHandler+0x11c>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 80056ac:	687b      	ldr	r3, [r7, #4]
 80056ae:	681b      	ldr	r3, [r3, #0]
 80056b0:	2204      	movs	r2, #4
 80056b2:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 80056b4:	687b      	ldr	r3, [r7, #4]
 80056b6:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80056ba:	f043 0202 	orr.w	r2, r3, #2
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 80056c4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80056c8:	f003 0308 	and.w	r3, r3, #8
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d017      	beq.n	8005700 <HAL_UART_IRQHandler+0x158>
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80056d0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80056d4:	f003 0320 	and.w	r3, r3, #32
 80056d8:	2b00      	cmp	r3, #0
 80056da:	d105      	bne.n	80056e8 <HAL_UART_IRQHandler+0x140>
            ((cr3its & USART_CR3_EIE) != 0U)))
 80056dc:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80056e0:	f003 0301 	and.w	r3, r3, #1
        && (((cr1its & USART_CR1_RXNEIE) != 0U) ||
 80056e4:	2b00      	cmp	r3, #0
 80056e6:	d00b      	beq.n	8005700 <HAL_UART_IRQHandler+0x158>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	2208      	movs	r2, #8
 80056ee:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80056f0:	687b      	ldr	r3, [r7, #4]
 80056f2:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80056f6:	f043 0208 	orr.w	r2, r3, #8
 80056fa:	687b      	ldr	r3, [r7, #4]
 80056fc:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8005700:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005704:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005708:	2b00      	cmp	r3, #0
 800570a:	d012      	beq.n	8005732 <HAL_UART_IRQHandler+0x18a>
 800570c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005710:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8005714:	2b00      	cmp	r3, #0
 8005716:	d00c      	beq.n	8005732 <HAL_UART_IRQHandler+0x18a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	681b      	ldr	r3, [r3, #0]
 800571c:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8005720:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005728:	f043 0220 	orr.w	r2, r3, #32
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005738:	2b00      	cmp	r3, #0
 800573a:	f000 8211 	beq.w	8005b60 <HAL_UART_IRQHandler+0x5b8>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE) != 0U)
 800573e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005742:	f003 0320 	and.w	r3, r3, #32
 8005746:	2b00      	cmp	r3, #0
 8005748:	d00d      	beq.n	8005766 <HAL_UART_IRQHandler+0x1be>
          && ((cr1its & USART_CR1_RXNEIE) != 0U))
 800574a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800574e:	f003 0320 	and.w	r3, r3, #32
 8005752:	2b00      	cmp	r3, #0
 8005754:	d007      	beq.n	8005766 <HAL_UART_IRQHandler+0x1be>
      {
        if (huart->RxISR != NULL)
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 800575a:	2b00      	cmp	r3, #0
 800575c:	d003      	beq.n	8005766 <HAL_UART_IRQHandler+0x1be>
        {
          huart->RxISR(huart);
 800575e:	687b      	ldr	r3, [r7, #4]
 8005760:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8005762:	6878      	ldr	r0, [r7, #4]
 8005764:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8005766:	687b      	ldr	r3, [r7, #4]
 8005768:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800576c:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	689b      	ldr	r3, [r3, #8]
 8005776:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800577a:	2b40      	cmp	r3, #64	@ 0x40
 800577c:	d005      	beq.n	800578a <HAL_UART_IRQHandler+0x1e2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800577e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8005782:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8005786:	2b00      	cmp	r3, #0
 8005788:	d04f      	beq.n	800582a <HAL_UART_IRQHandler+0x282>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800578a:	6878      	ldr	r0, [r7, #4]
 800578c:	f000 fd9d 	bl	80062ca <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	681b      	ldr	r3, [r3, #0]
 8005794:	689b      	ldr	r3, [r3, #8]
 8005796:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800579a:	2b40      	cmp	r3, #64	@ 0x40
 800579c:	d141      	bne.n	8005822 <HAL_UART_IRQHandler+0x27a>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800579e:	687b      	ldr	r3, [r7, #4]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	3308      	adds	r3, #8
 80057a4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057a8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 80057ac:	e853 3f00 	ldrex	r3, [r3]
 80057b0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 80057b4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80057b8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80057bc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	681b      	ldr	r3, [r3, #0]
 80057c4:	3308      	adds	r3, #8
 80057c6:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 80057ca:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 80057ce:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057d2:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 80057d6:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 80057da:	e841 2300 	strex	r3, r2, [r1]
 80057de:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 80057e2:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80057e6:	2b00      	cmp	r3, #0
 80057e8:	d1d9      	bne.n	800579e <HAL_UART_IRQHandler+0x1f6>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80057ea:	687b      	ldr	r3, [r7, #4]
 80057ec:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d013      	beq.n	800581a <HAL_UART_IRQHandler+0x272>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80057f6:	4a13      	ldr	r2, [pc, #76]	@ (8005844 <HAL_UART_IRQHandler+0x29c>)
 80057f8:	635a      	str	r2, [r3, #52]	@ 0x34

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80057fa:	687b      	ldr	r3, [r7, #4]
 80057fc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80057fe:	4618      	mov	r0, r3
 8005800:	f7fb fca9 	bl	8001156 <HAL_DMA_Abort_IT>
 8005804:	4603      	mov	r3, r0
 8005806:	2b00      	cmp	r3, #0
 8005808:	d017      	beq.n	800583a <HAL_UART_IRQHandler+0x292>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800580e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005810:	687a      	ldr	r2, [r7, #4]
 8005812:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8005814:	4610      	mov	r0, r2
 8005816:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005818:	e00f      	b.n	800583a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800581a:	6878      	ldr	r0, [r7, #4]
 800581c:	f000 f9b4 	bl	8005b88 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005820:	e00b      	b.n	800583a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005822:	6878      	ldr	r0, [r7, #4]
 8005824:	f000 f9b0 	bl	8005b88 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005828:	e007      	b.n	800583a <HAL_UART_IRQHandler+0x292>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800582a:	6878      	ldr	r0, [r7, #4]
 800582c:	f000 f9ac 	bl	8005b88 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005830:	687b      	ldr	r3, [r7, #4]
 8005832:	2200      	movs	r2, #0
 8005834:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
      }
    }
    return;
 8005838:	e192      	b.n	8005b60 <HAL_UART_IRQHandler+0x5b8>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800583a:	bf00      	nop
    return;
 800583c:	e190      	b.n	8005b60 <HAL_UART_IRQHandler+0x5b8>
 800583e:	bf00      	nop
 8005840:	04000120 	.word	0x04000120
 8005844:	08006393 	.word	0x08006393

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800584c:	2b01      	cmp	r3, #1
 800584e:	f040 814b 	bne.w	8005ae8 <HAL_UART_IRQHandler+0x540>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8005852:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005856:	f003 0310 	and.w	r3, r3, #16
 800585a:	2b00      	cmp	r3, #0
 800585c:	f000 8144 	beq.w	8005ae8 <HAL_UART_IRQHandler+0x540>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8005860:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005864:	f003 0310 	and.w	r3, r3, #16
 8005868:	2b00      	cmp	r3, #0
 800586a:	f000 813d 	beq.w	8005ae8 <HAL_UART_IRQHandler+0x540>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800586e:	687b      	ldr	r3, [r7, #4]
 8005870:	681b      	ldr	r3, [r3, #0]
 8005872:	2210      	movs	r2, #16
 8005874:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005876:	687b      	ldr	r3, [r7, #4]
 8005878:	681b      	ldr	r3, [r3, #0]
 800587a:	689b      	ldr	r3, [r3, #8]
 800587c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005880:	2b40      	cmp	r3, #64	@ 0x40
 8005882:	f040 80b5 	bne.w	80059f0 <HAL_UART_IRQHandler+0x448>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800588a:	681b      	ldr	r3, [r3, #0]
 800588c:	685b      	ldr	r3, [r3, #4]
 800588e:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8005892:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8005896:	2b00      	cmp	r3, #0
 8005898:	f000 8164 	beq.w	8005b64 <HAL_UART_IRQHandler+0x5bc>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80058a2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80058a6:	429a      	cmp	r2, r3
 80058a8:	f080 815c 	bcs.w	8005b64 <HAL_UART_IRQHandler+0x5bc>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80058b2:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80058ba:	699b      	ldr	r3, [r3, #24]
 80058bc:	2b20      	cmp	r3, #32
 80058be:	f000 8086 	beq.w	80059ce <HAL_UART_IRQHandler+0x426>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80058ca:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80058ce:	e853 3f00 	ldrex	r3, [r3]
 80058d2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 80058d6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80058da:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80058de:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	681b      	ldr	r3, [r3, #0]
 80058e6:	461a      	mov	r2, r3
 80058e8:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80058ec:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 80058f0:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80058f4:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80058f8:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80058fc:	e841 2300 	strex	r3, r2, [r1]
 8005900:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8005904:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005908:	2b00      	cmp	r3, #0
 800590a:	d1da      	bne.n	80058c2 <HAL_UART_IRQHandler+0x31a>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800590c:	687b      	ldr	r3, [r7, #4]
 800590e:	681b      	ldr	r3, [r3, #0]
 8005910:	3308      	adds	r3, #8
 8005912:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005914:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005916:	e853 3f00 	ldrex	r3, [r3]
 800591a:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800591c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800591e:	f023 0301 	bic.w	r3, r3, #1
 8005922:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	3308      	adds	r3, #8
 800592c:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8005930:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8005934:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005936:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8005938:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800593c:	e841 2300 	strex	r3, r2, [r1]
 8005940:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8005942:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005944:	2b00      	cmp	r3, #0
 8005946:	d1e1      	bne.n	800590c <HAL_UART_IRQHandler+0x364>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	3308      	adds	r3, #8
 800594e:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005950:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8005952:	e853 3f00 	ldrex	r3, [r3]
 8005956:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8005958:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800595a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800595e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	3308      	adds	r3, #8
 8005968:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800596c:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800596e:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005970:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8005972:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8005974:	e841 2300 	strex	r3, r2, [r1]
 8005978:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800597a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800597c:	2b00      	cmp	r3, #0
 800597e:	d1e3      	bne.n	8005948 <HAL_UART_IRQHandler+0x3a0>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	2220      	movs	r2, #32
 8005984:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	2200      	movs	r2, #0
 800598c:	661a      	str	r2, [r3, #96]	@ 0x60

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800598e:	687b      	ldr	r3, [r7, #4]
 8005990:	681b      	ldr	r3, [r3, #0]
 8005992:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005994:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8005996:	e853 3f00 	ldrex	r3, [r3]
 800599a:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800599c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800599e:	f023 0310 	bic.w	r3, r3, #16
 80059a2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 80059a6:	687b      	ldr	r3, [r7, #4]
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	461a      	mov	r2, r3
 80059ac:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80059b0:	65bb      	str	r3, [r7, #88]	@ 0x58
 80059b2:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059b4:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 80059b6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80059b8:	e841 2300 	strex	r3, r2, [r1]
 80059bc:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 80059be:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80059c0:	2b00      	cmp	r3, #0
 80059c2:	d1e4      	bne.n	800598e <HAL_UART_IRQHandler+0x3e6>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 80059c4:	687b      	ldr	r3, [r7, #4]
 80059c6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80059c8:	4618      	mov	r0, r3
 80059ca:	f7fb fb86 	bl	80010da <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80059ce:	687b      	ldr	r3, [r7, #4]
 80059d0:	2202      	movs	r2, #2
 80059d2:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 80059d4:	687b      	ldr	r3, [r7, #4]
 80059d6:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80059e0:	b29b      	uxth	r3, r3
 80059e2:	1ad3      	subs	r3, r2, r3
 80059e4:	b29b      	uxth	r3, r3
 80059e6:	4619      	mov	r1, r3
 80059e8:	6878      	ldr	r0, [r7, #4]
 80059ea:	f000 f8d7 	bl	8005b9c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80059ee:	e0b9      	b.n	8005b64 <HAL_UART_IRQHandler+0x5bc>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80059f0:	687b      	ldr	r3, [r7, #4]
 80059f2:	f8b3 2058 	ldrh.w	r2, [r3, #88]	@ 0x58
 80059f6:	687b      	ldr	r3, [r7, #4]
 80059f8:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 80059fc:	b29b      	uxth	r3, r3
 80059fe:	1ad3      	subs	r3, r2, r3
 8005a00:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	f8b3 305a 	ldrh.w	r3, [r3, #90]	@ 0x5a
 8005a0a:	b29b      	uxth	r3, r3
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	f000 80ab 	beq.w	8005b68 <HAL_UART_IRQHandler+0x5c0>
          && (nb_rx_data > 0U))
 8005a12:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	f000 80a6 	beq.w	8005b68 <HAL_UART_IRQHandler+0x5c0>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005a1c:	687b      	ldr	r3, [r7, #4]
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a22:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005a24:	e853 3f00 	ldrex	r3, [r3]
 8005a28:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8005a2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005a2c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005a30:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	461a      	mov	r2, r3
 8005a3a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005a3e:	647b      	str	r3, [r7, #68]	@ 0x44
 8005a40:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a42:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8005a44:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8005a46:	e841 2300 	strex	r3, r2, [r1]
 8005a4a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8005a4c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8005a4e:	2b00      	cmp	r3, #0
 8005a50:	d1e4      	bne.n	8005a1c <HAL_UART_IRQHandler+0x474>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005a52:	687b      	ldr	r3, [r7, #4]
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	3308      	adds	r3, #8
 8005a58:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005a5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a5c:	e853 3f00 	ldrex	r3, [r3]
 8005a60:	623b      	str	r3, [r7, #32]
   return(result);
 8005a62:	6a3b      	ldr	r3, [r7, #32]
 8005a64:	f023 0301 	bic.w	r3, r3, #1
 8005a68:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	681b      	ldr	r3, [r3, #0]
 8005a70:	3308      	adds	r3, #8
 8005a72:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8005a76:	633a      	str	r2, [r7, #48]	@ 0x30
 8005a78:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005a7a:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8005a7c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8005a7e:	e841 2300 	strex	r3, r2, [r1]
 8005a82:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8005a84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005a86:	2b00      	cmp	r3, #0
 8005a88:	d1e3      	bne.n	8005a52 <HAL_UART_IRQHandler+0x4aa>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	2220      	movs	r2, #32
 8005a8e:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	2200      	movs	r2, #0
 8005a96:	661a      	str	r2, [r3, #96]	@ 0x60

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	2200      	movs	r2, #0
 8005a9c:	669a      	str	r2, [r3, #104]	@ 0x68

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	681b      	ldr	r3, [r3, #0]
 8005aa2:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005aa4:	693b      	ldr	r3, [r7, #16]
 8005aa6:	e853 3f00 	ldrex	r3, [r3]
 8005aaa:	60fb      	str	r3, [r7, #12]
   return(result);
 8005aac:	68fb      	ldr	r3, [r7, #12]
 8005aae:	f023 0310 	bic.w	r3, r3, #16
 8005ab2:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	461a      	mov	r2, r3
 8005abc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005ac0:	61fb      	str	r3, [r7, #28]
 8005ac2:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005ac4:	69b9      	ldr	r1, [r7, #24]
 8005ac6:	69fa      	ldr	r2, [r7, #28]
 8005ac8:	e841 2300 	strex	r3, r2, [r1]
 8005acc:	617b      	str	r3, [r7, #20]
   return(result);
 8005ace:	697b      	ldr	r3, [r7, #20]
 8005ad0:	2b00      	cmp	r3, #0
 8005ad2:	d1e4      	bne.n	8005a9e <HAL_UART_IRQHandler+0x4f6>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	2202      	movs	r2, #2
 8005ad8:	665a      	str	r2, [r3, #100]	@ 0x64
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8005ada:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8005ade:	4619      	mov	r1, r3
 8005ae0:	6878      	ldr	r0, [r7, #4]
 8005ae2:	f000 f85b 	bl	8005b9c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8005ae6:	e03f      	b.n	8005b68 <HAL_UART_IRQHandler+0x5c0>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8005ae8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005aec:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8005af0:	2b00      	cmp	r3, #0
 8005af2:	d00e      	beq.n	8005b12 <HAL_UART_IRQHandler+0x56a>
 8005af4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8005af8:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005afc:	2b00      	cmp	r3, #0
 8005afe:	d008      	beq.n	8005b12 <HAL_UART_IRQHandler+0x56a>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8005b00:	687b      	ldr	r3, [r7, #4]
 8005b02:	681b      	ldr	r3, [r3, #0]
 8005b04:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8005b08:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8005b0a:	6878      	ldr	r0, [r7, #4]
 8005b0c:	f000 fc81 	bl	8006412 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8005b10:	e02d      	b.n	8005b6e <HAL_UART_IRQHandler+0x5c6>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE) != 0U)
 8005b12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005b16:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d00e      	beq.n	8005b3c <HAL_UART_IRQHandler+0x594>
      && ((cr1its & USART_CR1_TXEIE) != 0U))
 8005b1e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005b22:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d008      	beq.n	8005b3c <HAL_UART_IRQHandler+0x594>
  {
    if (huart->TxISR != NULL)
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005b2e:	2b00      	cmp	r3, #0
 8005b30:	d01c      	beq.n	8005b6c <HAL_UART_IRQHandler+0x5c4>
    {
      huart->TxISR(huart);
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8005b36:	6878      	ldr	r0, [r7, #4]
 8005b38:	4798      	blx	r3
    }
    return;
 8005b3a:	e017      	b.n	8005b6c <HAL_UART_IRQHandler+0x5c4>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8005b3c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8005b40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b44:	2b00      	cmp	r3, #0
 8005b46:	d012      	beq.n	8005b6e <HAL_UART_IRQHandler+0x5c6>
 8005b48:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8005b4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005b50:	2b00      	cmp	r3, #0
 8005b52:	d00c      	beq.n	8005b6e <HAL_UART_IRQHandler+0x5c6>
  {
    UART_EndTransmit_IT(huart);
 8005b54:	6878      	ldr	r0, [r7, #4]
 8005b56:	f000 fc32 	bl	80063be <UART_EndTransmit_IT>
    return;
 8005b5a:	e008      	b.n	8005b6e <HAL_UART_IRQHandler+0x5c6>
      return;
 8005b5c:	bf00      	nop
 8005b5e:	e006      	b.n	8005b6e <HAL_UART_IRQHandler+0x5c6>
    return;
 8005b60:	bf00      	nop
 8005b62:	e004      	b.n	8005b6e <HAL_UART_IRQHandler+0x5c6>
      return;
 8005b64:	bf00      	nop
 8005b66:	e002      	b.n	8005b6e <HAL_UART_IRQHandler+0x5c6>
      return;
 8005b68:	bf00      	nop
 8005b6a:	e000      	b.n	8005b6e <HAL_UART_IRQHandler+0x5c6>
    return;
 8005b6c:	bf00      	nop
  }

}
 8005b6e:	37e8      	adds	r7, #232	@ 0xe8
 8005b70:	46bd      	mov	sp, r7
 8005b72:	bd80      	pop	{r7, pc}

08005b74 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8005b74:	b480      	push	{r7}
 8005b76:	b083      	sub	sp, #12
 8005b78:	af00      	add	r7, sp, #0
 8005b7a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 8005b7c:	bf00      	nop
 8005b7e:	370c      	adds	r7, #12
 8005b80:	46bd      	mov	sp, r7
 8005b82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b86:	4770      	bx	lr

08005b88 <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8005b88:	b480      	push	{r7}
 8005b8a:	b083      	sub	sp, #12
 8005b8c:	af00      	add	r7, sp, #0
 8005b8e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 8005b90:	bf00      	nop
 8005b92:	370c      	adds	r7, #12
 8005b94:	46bd      	mov	sp, r7
 8005b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b9a:	4770      	bx	lr

08005b9c <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005b9c:	b480      	push	{r7}
 8005b9e:	b083      	sub	sp, #12
 8005ba0:	af00      	add	r7, sp, #0
 8005ba2:	6078      	str	r0, [r7, #4]
 8005ba4:	460b      	mov	r3, r1
 8005ba6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8005ba8:	bf00      	nop
 8005baa:	370c      	adds	r7, #12
 8005bac:	46bd      	mov	sp, r7
 8005bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005bb2:	4770      	bx	lr

08005bb4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005bb4:	b580      	push	{r7, lr}
 8005bb6:	b088      	sub	sp, #32
 8005bb8:	af00      	add	r7, sp, #0
 8005bba:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8005bbc:	2300      	movs	r3, #0
 8005bbe:	77bb      	strb	r3, [r7, #30]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	689a      	ldr	r2, [r3, #8]
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	691b      	ldr	r3, [r3, #16]
 8005bc8:	431a      	orrs	r2, r3
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	695b      	ldr	r3, [r3, #20]
 8005bce:	431a      	orrs	r2, r3
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	69db      	ldr	r3, [r3, #28]
 8005bd4:	4313      	orrs	r3, r2
 8005bd6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	681a      	ldr	r2, [r3, #0]
 8005bde:	4b92      	ldr	r3, [pc, #584]	@ (8005e28 <UART_SetConfig+0x274>)
 8005be0:	4013      	ands	r3, r2
 8005be2:	687a      	ldr	r2, [r7, #4]
 8005be4:	6812      	ldr	r2, [r2, #0]
 8005be6:	6979      	ldr	r1, [r7, #20]
 8005be8:	430b      	orrs	r3, r1
 8005bea:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	681b      	ldr	r3, [r3, #0]
 8005bf0:	685b      	ldr	r3, [r3, #4]
 8005bf2:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	68da      	ldr	r2, [r3, #12]
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	430a      	orrs	r2, r1
 8005c00:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	699b      	ldr	r3, [r3, #24]
 8005c06:	617b      	str	r3, [r7, #20]

  tmpreg |= huart->Init.OneBitSampling;
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	6a1b      	ldr	r3, [r3, #32]
 8005c0c:	697a      	ldr	r2, [r7, #20]
 8005c0e:	4313      	orrs	r3, r2
 8005c10:	617b      	str	r3, [r7, #20]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005c12:	687b      	ldr	r3, [r7, #4]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	689b      	ldr	r3, [r3, #8]
 8005c18:	f423 6130 	bic.w	r1, r3, #2816	@ 0xb00
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	697a      	ldr	r2, [r7, #20]
 8005c22:	430a      	orrs	r2, r1
 8005c24:	609a      	str	r2, [r3, #8]


  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	681b      	ldr	r3, [r3, #0]
 8005c2a:	4a80      	ldr	r2, [pc, #512]	@ (8005e2c <UART_SetConfig+0x278>)
 8005c2c:	4293      	cmp	r3, r2
 8005c2e:	d120      	bne.n	8005c72 <UART_SetConfig+0xbe>
 8005c30:	4b7f      	ldr	r3, [pc, #508]	@ (8005e30 <UART_SetConfig+0x27c>)
 8005c32:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c34:	f003 0303 	and.w	r3, r3, #3
 8005c38:	2b03      	cmp	r3, #3
 8005c3a:	d817      	bhi.n	8005c6c <UART_SetConfig+0xb8>
 8005c3c:	a201      	add	r2, pc, #4	@ (adr r2, 8005c44 <UART_SetConfig+0x90>)
 8005c3e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005c42:	bf00      	nop
 8005c44:	08005c55 	.word	0x08005c55
 8005c48:	08005c61 	.word	0x08005c61
 8005c4c:	08005c67 	.word	0x08005c67
 8005c50:	08005c5b 	.word	0x08005c5b
 8005c54:	2301      	movs	r3, #1
 8005c56:	77fb      	strb	r3, [r7, #31]
 8005c58:	e0b5      	b.n	8005dc6 <UART_SetConfig+0x212>
 8005c5a:	2302      	movs	r3, #2
 8005c5c:	77fb      	strb	r3, [r7, #31]
 8005c5e:	e0b2      	b.n	8005dc6 <UART_SetConfig+0x212>
 8005c60:	2304      	movs	r3, #4
 8005c62:	77fb      	strb	r3, [r7, #31]
 8005c64:	e0af      	b.n	8005dc6 <UART_SetConfig+0x212>
 8005c66:	2308      	movs	r3, #8
 8005c68:	77fb      	strb	r3, [r7, #31]
 8005c6a:	e0ac      	b.n	8005dc6 <UART_SetConfig+0x212>
 8005c6c:	2310      	movs	r3, #16
 8005c6e:	77fb      	strb	r3, [r7, #31]
 8005c70:	e0a9      	b.n	8005dc6 <UART_SetConfig+0x212>
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	4a6f      	ldr	r2, [pc, #444]	@ (8005e34 <UART_SetConfig+0x280>)
 8005c78:	4293      	cmp	r3, r2
 8005c7a:	d124      	bne.n	8005cc6 <UART_SetConfig+0x112>
 8005c7c:	4b6c      	ldr	r3, [pc, #432]	@ (8005e30 <UART_SetConfig+0x27c>)
 8005c7e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005c80:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8005c84:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005c88:	d011      	beq.n	8005cae <UART_SetConfig+0xfa>
 8005c8a:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005c8e:	d817      	bhi.n	8005cc0 <UART_SetConfig+0x10c>
 8005c90:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005c94:	d011      	beq.n	8005cba <UART_SetConfig+0x106>
 8005c96:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005c9a:	d811      	bhi.n	8005cc0 <UART_SetConfig+0x10c>
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d003      	beq.n	8005ca8 <UART_SetConfig+0xf4>
 8005ca0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005ca4:	d006      	beq.n	8005cb4 <UART_SetConfig+0x100>
 8005ca6:	e00b      	b.n	8005cc0 <UART_SetConfig+0x10c>
 8005ca8:	2300      	movs	r3, #0
 8005caa:	77fb      	strb	r3, [r7, #31]
 8005cac:	e08b      	b.n	8005dc6 <UART_SetConfig+0x212>
 8005cae:	2302      	movs	r3, #2
 8005cb0:	77fb      	strb	r3, [r7, #31]
 8005cb2:	e088      	b.n	8005dc6 <UART_SetConfig+0x212>
 8005cb4:	2304      	movs	r3, #4
 8005cb6:	77fb      	strb	r3, [r7, #31]
 8005cb8:	e085      	b.n	8005dc6 <UART_SetConfig+0x212>
 8005cba:	2308      	movs	r3, #8
 8005cbc:	77fb      	strb	r3, [r7, #31]
 8005cbe:	e082      	b.n	8005dc6 <UART_SetConfig+0x212>
 8005cc0:	2310      	movs	r3, #16
 8005cc2:	77fb      	strb	r3, [r7, #31]
 8005cc4:	e07f      	b.n	8005dc6 <UART_SetConfig+0x212>
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	4a5b      	ldr	r2, [pc, #364]	@ (8005e38 <UART_SetConfig+0x284>)
 8005ccc:	4293      	cmp	r3, r2
 8005cce:	d124      	bne.n	8005d1a <UART_SetConfig+0x166>
 8005cd0:	4b57      	ldr	r3, [pc, #348]	@ (8005e30 <UART_SetConfig+0x27c>)
 8005cd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005cd4:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8005cd8:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8005cdc:	d011      	beq.n	8005d02 <UART_SetConfig+0x14e>
 8005cde:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8005ce2:	d817      	bhi.n	8005d14 <UART_SetConfig+0x160>
 8005ce4:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005ce8:	d011      	beq.n	8005d0e <UART_SetConfig+0x15a>
 8005cea:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8005cee:	d811      	bhi.n	8005d14 <UART_SetConfig+0x160>
 8005cf0:	2b00      	cmp	r3, #0
 8005cf2:	d003      	beq.n	8005cfc <UART_SetConfig+0x148>
 8005cf4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005cf8:	d006      	beq.n	8005d08 <UART_SetConfig+0x154>
 8005cfa:	e00b      	b.n	8005d14 <UART_SetConfig+0x160>
 8005cfc:	2300      	movs	r3, #0
 8005cfe:	77fb      	strb	r3, [r7, #31]
 8005d00:	e061      	b.n	8005dc6 <UART_SetConfig+0x212>
 8005d02:	2302      	movs	r3, #2
 8005d04:	77fb      	strb	r3, [r7, #31]
 8005d06:	e05e      	b.n	8005dc6 <UART_SetConfig+0x212>
 8005d08:	2304      	movs	r3, #4
 8005d0a:	77fb      	strb	r3, [r7, #31]
 8005d0c:	e05b      	b.n	8005dc6 <UART_SetConfig+0x212>
 8005d0e:	2308      	movs	r3, #8
 8005d10:	77fb      	strb	r3, [r7, #31]
 8005d12:	e058      	b.n	8005dc6 <UART_SetConfig+0x212>
 8005d14:	2310      	movs	r3, #16
 8005d16:	77fb      	strb	r3, [r7, #31]
 8005d18:	e055      	b.n	8005dc6 <UART_SetConfig+0x212>
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	4a47      	ldr	r2, [pc, #284]	@ (8005e3c <UART_SetConfig+0x288>)
 8005d20:	4293      	cmp	r3, r2
 8005d22:	d124      	bne.n	8005d6e <UART_SetConfig+0x1ba>
 8005d24:	4b42      	ldr	r3, [pc, #264]	@ (8005e30 <UART_SetConfig+0x27c>)
 8005d26:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d28:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8005d2c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005d30:	d011      	beq.n	8005d56 <UART_SetConfig+0x1a2>
 8005d32:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8005d36:	d817      	bhi.n	8005d68 <UART_SetConfig+0x1b4>
 8005d38:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005d3c:	d011      	beq.n	8005d62 <UART_SetConfig+0x1ae>
 8005d3e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005d42:	d811      	bhi.n	8005d68 <UART_SetConfig+0x1b4>
 8005d44:	2b00      	cmp	r3, #0
 8005d46:	d003      	beq.n	8005d50 <UART_SetConfig+0x19c>
 8005d48:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8005d4c:	d006      	beq.n	8005d5c <UART_SetConfig+0x1a8>
 8005d4e:	e00b      	b.n	8005d68 <UART_SetConfig+0x1b4>
 8005d50:	2300      	movs	r3, #0
 8005d52:	77fb      	strb	r3, [r7, #31]
 8005d54:	e037      	b.n	8005dc6 <UART_SetConfig+0x212>
 8005d56:	2302      	movs	r3, #2
 8005d58:	77fb      	strb	r3, [r7, #31]
 8005d5a:	e034      	b.n	8005dc6 <UART_SetConfig+0x212>
 8005d5c:	2304      	movs	r3, #4
 8005d5e:	77fb      	strb	r3, [r7, #31]
 8005d60:	e031      	b.n	8005dc6 <UART_SetConfig+0x212>
 8005d62:	2308      	movs	r3, #8
 8005d64:	77fb      	strb	r3, [r7, #31]
 8005d66:	e02e      	b.n	8005dc6 <UART_SetConfig+0x212>
 8005d68:	2310      	movs	r3, #16
 8005d6a:	77fb      	strb	r3, [r7, #31]
 8005d6c:	e02b      	b.n	8005dc6 <UART_SetConfig+0x212>
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	681b      	ldr	r3, [r3, #0]
 8005d72:	4a33      	ldr	r2, [pc, #204]	@ (8005e40 <UART_SetConfig+0x28c>)
 8005d74:	4293      	cmp	r3, r2
 8005d76:	d124      	bne.n	8005dc2 <UART_SetConfig+0x20e>
 8005d78:	4b2d      	ldr	r3, [pc, #180]	@ (8005e30 <UART_SetConfig+0x27c>)
 8005d7a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d7c:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8005d80:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005d84:	d011      	beq.n	8005daa <UART_SetConfig+0x1f6>
 8005d86:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 8005d8a:	d817      	bhi.n	8005dbc <UART_SetConfig+0x208>
 8005d8c:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005d90:	d011      	beq.n	8005db6 <UART_SetConfig+0x202>
 8005d92:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8005d96:	d811      	bhi.n	8005dbc <UART_SetConfig+0x208>
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	d003      	beq.n	8005da4 <UART_SetConfig+0x1f0>
 8005d9c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8005da0:	d006      	beq.n	8005db0 <UART_SetConfig+0x1fc>
 8005da2:	e00b      	b.n	8005dbc <UART_SetConfig+0x208>
 8005da4:	2300      	movs	r3, #0
 8005da6:	77fb      	strb	r3, [r7, #31]
 8005da8:	e00d      	b.n	8005dc6 <UART_SetConfig+0x212>
 8005daa:	2302      	movs	r3, #2
 8005dac:	77fb      	strb	r3, [r7, #31]
 8005dae:	e00a      	b.n	8005dc6 <UART_SetConfig+0x212>
 8005db0:	2304      	movs	r3, #4
 8005db2:	77fb      	strb	r3, [r7, #31]
 8005db4:	e007      	b.n	8005dc6 <UART_SetConfig+0x212>
 8005db6:	2308      	movs	r3, #8
 8005db8:	77fb      	strb	r3, [r7, #31]
 8005dba:	e004      	b.n	8005dc6 <UART_SetConfig+0x212>
 8005dbc:	2310      	movs	r3, #16
 8005dbe:	77fb      	strb	r3, [r7, #31]
 8005dc0:	e001      	b.n	8005dc6 <UART_SetConfig+0x212>
 8005dc2:	2310      	movs	r3, #16
 8005dc4:	77fb      	strb	r3, [r7, #31]

  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005dc6:	687b      	ldr	r3, [r7, #4]
 8005dc8:	69db      	ldr	r3, [r3, #28]
 8005dca:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005dce:	d16b      	bne.n	8005ea8 <UART_SetConfig+0x2f4>
  {
    switch (clocksource)
 8005dd0:	7ffb      	ldrb	r3, [r7, #31]
 8005dd2:	2b08      	cmp	r3, #8
 8005dd4:	d838      	bhi.n	8005e48 <UART_SetConfig+0x294>
 8005dd6:	a201      	add	r2, pc, #4	@ (adr r2, 8005ddc <UART_SetConfig+0x228>)
 8005dd8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005ddc:	08005e01 	.word	0x08005e01
 8005de0:	08005e09 	.word	0x08005e09
 8005de4:	08005e11 	.word	0x08005e11
 8005de8:	08005e49 	.word	0x08005e49
 8005dec:	08005e17 	.word	0x08005e17
 8005df0:	08005e49 	.word	0x08005e49
 8005df4:	08005e49 	.word	0x08005e49
 8005df8:	08005e49 	.word	0x08005e49
 8005dfc:	08005e1f 	.word	0x08005e1f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005e00:	f7fe fa4c 	bl	800429c <HAL_RCC_GetPCLK1Freq>
 8005e04:	61b8      	str	r0, [r7, #24]
        break;
 8005e06:	e024      	b.n	8005e52 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005e08:	f7fe fa6a 	bl	80042e0 <HAL_RCC_GetPCLK2Freq>
 8005e0c:	61b8      	str	r0, [r7, #24]
        break;
 8005e0e:	e020      	b.n	8005e52 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005e10:	4b0c      	ldr	r3, [pc, #48]	@ (8005e44 <UART_SetConfig+0x290>)
 8005e12:	61bb      	str	r3, [r7, #24]
        break;
 8005e14:	e01d      	b.n	8005e52 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005e16:	f7fe f9df 	bl	80041d8 <HAL_RCC_GetSysClockFreq>
 8005e1a:	61b8      	str	r0, [r7, #24]
        break;
 8005e1c:	e019      	b.n	8005e52 <UART_SetConfig+0x29e>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005e1e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005e22:	61bb      	str	r3, [r7, #24]
        break;
 8005e24:	e015      	b.n	8005e52 <UART_SetConfig+0x29e>
 8005e26:	bf00      	nop
 8005e28:	efff69f3 	.word	0xefff69f3
 8005e2c:	40013800 	.word	0x40013800
 8005e30:	40021000 	.word	0x40021000
 8005e34:	40004400 	.word	0x40004400
 8005e38:	40004800 	.word	0x40004800
 8005e3c:	40004c00 	.word	0x40004c00
 8005e40:	40005000 	.word	0x40005000
 8005e44:	007a1200 	.word	0x007a1200
      default:
        pclk = 0U;
 8005e48:	2300      	movs	r3, #0
 8005e4a:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005e4c:	2301      	movs	r3, #1
 8005e4e:	77bb      	strb	r3, [r7, #30]
        break;
 8005e50:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005e52:	69bb      	ldr	r3, [r7, #24]
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d073      	beq.n	8005f40 <UART_SetConfig+0x38c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
 8005e58:	69bb      	ldr	r3, [r7, #24]
 8005e5a:	005a      	lsls	r2, r3, #1
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	685b      	ldr	r3, [r3, #4]
 8005e60:	085b      	lsrs	r3, r3, #1
 8005e62:	441a      	add	r2, r3
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	685b      	ldr	r3, [r3, #4]
 8005e68:	fbb2 f3f3 	udiv	r3, r2, r3
 8005e6c:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005e6e:	693b      	ldr	r3, [r7, #16]
 8005e70:	2b0f      	cmp	r3, #15
 8005e72:	d916      	bls.n	8005ea2 <UART_SetConfig+0x2ee>
 8005e74:	693b      	ldr	r3, [r7, #16]
 8005e76:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005e7a:	d212      	bcs.n	8005ea2 <UART_SetConfig+0x2ee>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005e7c:	693b      	ldr	r3, [r7, #16]
 8005e7e:	b29b      	uxth	r3, r3
 8005e80:	f023 030f 	bic.w	r3, r3, #15
 8005e84:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005e86:	693b      	ldr	r3, [r7, #16]
 8005e88:	085b      	lsrs	r3, r3, #1
 8005e8a:	b29b      	uxth	r3, r3
 8005e8c:	f003 0307 	and.w	r3, r3, #7
 8005e90:	b29a      	uxth	r2, r3
 8005e92:	89fb      	ldrh	r3, [r7, #14]
 8005e94:	4313      	orrs	r3, r2
 8005e96:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8005e98:	687b      	ldr	r3, [r7, #4]
 8005e9a:	681b      	ldr	r3, [r3, #0]
 8005e9c:	89fa      	ldrh	r2, [r7, #14]
 8005e9e:	60da      	str	r2, [r3, #12]
 8005ea0:	e04e      	b.n	8005f40 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8005ea2:	2301      	movs	r3, #1
 8005ea4:	77bb      	strb	r3, [r7, #30]
 8005ea6:	e04b      	b.n	8005f40 <UART_SetConfig+0x38c>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005ea8:	7ffb      	ldrb	r3, [r7, #31]
 8005eaa:	2b08      	cmp	r3, #8
 8005eac:	d827      	bhi.n	8005efe <UART_SetConfig+0x34a>
 8005eae:	a201      	add	r2, pc, #4	@ (adr r2, 8005eb4 <UART_SetConfig+0x300>)
 8005eb0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005eb4:	08005ed9 	.word	0x08005ed9
 8005eb8:	08005ee1 	.word	0x08005ee1
 8005ebc:	08005ee9 	.word	0x08005ee9
 8005ec0:	08005eff 	.word	0x08005eff
 8005ec4:	08005eef 	.word	0x08005eef
 8005ec8:	08005eff 	.word	0x08005eff
 8005ecc:	08005eff 	.word	0x08005eff
 8005ed0:	08005eff 	.word	0x08005eff
 8005ed4:	08005ef7 	.word	0x08005ef7
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005ed8:	f7fe f9e0 	bl	800429c <HAL_RCC_GetPCLK1Freq>
 8005edc:	61b8      	str	r0, [r7, #24]
        break;
 8005ede:	e013      	b.n	8005f08 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005ee0:	f7fe f9fe 	bl	80042e0 <HAL_RCC_GetPCLK2Freq>
 8005ee4:	61b8      	str	r0, [r7, #24]
        break;
 8005ee6:	e00f      	b.n	8005f08 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005ee8:	4b1b      	ldr	r3, [pc, #108]	@ (8005f58 <UART_SetConfig+0x3a4>)
 8005eea:	61bb      	str	r3, [r7, #24]
        break;
 8005eec:	e00c      	b.n	8005f08 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005eee:	f7fe f973 	bl	80041d8 <HAL_RCC_GetSysClockFreq>
 8005ef2:	61b8      	str	r0, [r7, #24]
        break;
 8005ef4:	e008      	b.n	8005f08 <UART_SetConfig+0x354>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005ef6:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005efa:	61bb      	str	r3, [r7, #24]
        break;
 8005efc:	e004      	b.n	8005f08 <UART_SetConfig+0x354>
      default:
        pclk = 0U;
 8005efe:	2300      	movs	r3, #0
 8005f00:	61bb      	str	r3, [r7, #24]
        ret = HAL_ERROR;
 8005f02:	2301      	movs	r3, #1
 8005f04:	77bb      	strb	r3, [r7, #30]
        break;
 8005f06:	bf00      	nop
    }

    if (pclk != 0U)
 8005f08:	69bb      	ldr	r3, [r7, #24]
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d018      	beq.n	8005f40 <UART_SetConfig+0x38c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
 8005f0e:	687b      	ldr	r3, [r7, #4]
 8005f10:	685b      	ldr	r3, [r3, #4]
 8005f12:	085a      	lsrs	r2, r3, #1
 8005f14:	69bb      	ldr	r3, [r7, #24]
 8005f16:	441a      	add	r2, r3
 8005f18:	687b      	ldr	r3, [r7, #4]
 8005f1a:	685b      	ldr	r3, [r3, #4]
 8005f1c:	fbb2 f3f3 	udiv	r3, r2, r3
 8005f20:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005f22:	693b      	ldr	r3, [r7, #16]
 8005f24:	2b0f      	cmp	r3, #15
 8005f26:	d909      	bls.n	8005f3c <UART_SetConfig+0x388>
 8005f28:	693b      	ldr	r3, [r7, #16]
 8005f2a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005f2e:	d205      	bcs.n	8005f3c <UART_SetConfig+0x388>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005f30:	693b      	ldr	r3, [r7, #16]
 8005f32:	b29a      	uxth	r2, r3
 8005f34:	687b      	ldr	r3, [r7, #4]
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	60da      	str	r2, [r3, #12]
 8005f3a:	e001      	b.n	8005f40 <UART_SetConfig+0x38c>
      }
      else
      {
        ret = HAL_ERROR;
 8005f3c:	2301      	movs	r3, #1
 8005f3e:	77bb      	strb	r3, [r7, #30]
    }
  }


  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	2200      	movs	r2, #0
 8005f44:	669a      	str	r2, [r3, #104]	@ 0x68
  huart->TxISR = NULL;
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	2200      	movs	r2, #0
 8005f4a:	66da      	str	r2, [r3, #108]	@ 0x6c

  return ret;
 8005f4c:	7fbb      	ldrb	r3, [r7, #30]
}
 8005f4e:	4618      	mov	r0, r3
 8005f50:	3720      	adds	r7, #32
 8005f52:	46bd      	mov	sp, r7
 8005f54:	bd80      	pop	{r7, pc}
 8005f56:	bf00      	nop
 8005f58:	007a1200 	.word	0x007a1200

08005f5c <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005f5c:	b480      	push	{r7}
 8005f5e:	b083      	sub	sp, #12
 8005f60:	af00      	add	r7, sp, #0
 8005f62:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005f64:	687b      	ldr	r3, [r7, #4]
 8005f66:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f68:	f003 0308 	and.w	r3, r3, #8
 8005f6c:	2b00      	cmp	r3, #0
 8005f6e:	d00a      	beq.n	8005f86 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	685b      	ldr	r3, [r3, #4]
 8005f76:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005f7e:	687b      	ldr	r3, [r7, #4]
 8005f80:	681b      	ldr	r3, [r3, #0]
 8005f82:	430a      	orrs	r2, r1
 8005f84:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005f8a:	f003 0301 	and.w	r3, r3, #1
 8005f8e:	2b00      	cmp	r3, #0
 8005f90:	d00a      	beq.n	8005fa8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	681b      	ldr	r3, [r3, #0]
 8005f96:	685b      	ldr	r3, [r3, #4]
 8005f98:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8005f9c:	687b      	ldr	r3, [r7, #4]
 8005f9e:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8005fa0:	687b      	ldr	r3, [r7, #4]
 8005fa2:	681b      	ldr	r3, [r3, #0]
 8005fa4:	430a      	orrs	r2, r1
 8005fa6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fac:	f003 0302 	and.w	r3, r3, #2
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d00a      	beq.n	8005fca <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	685b      	ldr	r3, [r3, #4]
 8005fba:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8005fbe:	687b      	ldr	r3, [r7, #4]
 8005fc0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	430a      	orrs	r2, r1
 8005fc8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005fce:	f003 0304 	and.w	r3, r3, #4
 8005fd2:	2b00      	cmp	r3, #0
 8005fd4:	d00a      	beq.n	8005fec <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005fd6:	687b      	ldr	r3, [r7, #4]
 8005fd8:	681b      	ldr	r3, [r3, #0]
 8005fda:	685b      	ldr	r3, [r3, #4]
 8005fdc:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8005fe0:	687b      	ldr	r3, [r7, #4]
 8005fe2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005fe4:	687b      	ldr	r3, [r7, #4]
 8005fe6:	681b      	ldr	r3, [r3, #0]
 8005fe8:	430a      	orrs	r2, r1
 8005fea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005fec:	687b      	ldr	r3, [r7, #4]
 8005fee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005ff0:	f003 0310 	and.w	r3, r3, #16
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d00a      	beq.n	800600e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	689b      	ldr	r3, [r3, #8]
 8005ffe:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006002:	687b      	ldr	r3, [r7, #4]
 8006004:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006006:	687b      	ldr	r3, [r7, #4]
 8006008:	681b      	ldr	r3, [r3, #0]
 800600a:	430a      	orrs	r2, r1
 800600c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006012:	f003 0320 	and.w	r3, r3, #32
 8006016:	2b00      	cmp	r3, #0
 8006018:	d00a      	beq.n	8006030 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800601a:	687b      	ldr	r3, [r7, #4]
 800601c:	681b      	ldr	r3, [r3, #0]
 800601e:	689b      	ldr	r3, [r3, #8]
 8006020:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	681b      	ldr	r3, [r3, #0]
 800602c:	430a      	orrs	r2, r1
 800602e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006034:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006038:	2b00      	cmp	r3, #0
 800603a:	d01a      	beq.n	8006072 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800603c:	687b      	ldr	r3, [r7, #4]
 800603e:	681b      	ldr	r3, [r3, #0]
 8006040:	685b      	ldr	r3, [r3, #4]
 8006042:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006046:	687b      	ldr	r3, [r7, #4]
 8006048:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	430a      	orrs	r2, r1
 8006050:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006056:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800605a:	d10a      	bne.n	8006072 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800605c:	687b      	ldr	r3, [r7, #4]
 800605e:	681b      	ldr	r3, [r3, #0]
 8006060:	685b      	ldr	r3, [r3, #4]
 8006062:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006066:	687b      	ldr	r3, [r7, #4]
 8006068:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800606a:	687b      	ldr	r3, [r7, #4]
 800606c:	681b      	ldr	r3, [r3, #0]
 800606e:	430a      	orrs	r2, r1
 8006070:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006076:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800607a:	2b00      	cmp	r3, #0
 800607c:	d00a      	beq.n	8006094 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	681b      	ldr	r3, [r3, #0]
 8006082:	685b      	ldr	r3, [r3, #4]
 8006084:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006088:	687b      	ldr	r3, [r7, #4]
 800608a:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800608c:	687b      	ldr	r3, [r7, #4]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	430a      	orrs	r2, r1
 8006092:	605a      	str	r2, [r3, #4]
  }
}
 8006094:	bf00      	nop
 8006096:	370c      	adds	r7, #12
 8006098:	46bd      	mov	sp, r7
 800609a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800609e:	4770      	bx	lr

080060a0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80060a0:	b580      	push	{r7, lr}
 80060a2:	b098      	sub	sp, #96	@ 0x60
 80060a4:	af02      	add	r7, sp, #8
 80060a6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	2200      	movs	r2, #0
 80060ac:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80060b0:	f7fa fef6 	bl	8000ea0 <HAL_GetTick>
 80060b4:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80060b6:	687b      	ldr	r3, [r7, #4]
 80060b8:	681b      	ldr	r3, [r3, #0]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	f003 0308 	and.w	r3, r3, #8
 80060c0:	2b08      	cmp	r3, #8
 80060c2:	d12e      	bne.n	8006122 <UART_CheckIdleState+0x82>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80060c4:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80060c8:	9300      	str	r3, [sp, #0]
 80060ca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80060cc:	2200      	movs	r2, #0
 80060ce:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80060d2:	6878      	ldr	r0, [r7, #4]
 80060d4:	f000 f88c 	bl	80061f0 <UART_WaitOnFlagUntilTimeout>
 80060d8:	4603      	mov	r3, r0
 80060da:	2b00      	cmp	r3, #0
 80060dc:	d021      	beq.n	8006122 <UART_CheckIdleState+0x82>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80060e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80060e6:	e853 3f00 	ldrex	r3, [r3]
 80060ea:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80060ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80060ee:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80060f2:	653b      	str	r3, [r7, #80]	@ 0x50
 80060f4:	687b      	ldr	r3, [r7, #4]
 80060f6:	681b      	ldr	r3, [r3, #0]
 80060f8:	461a      	mov	r2, r3
 80060fa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80060fc:	647b      	str	r3, [r7, #68]	@ 0x44
 80060fe:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006100:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006102:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006104:	e841 2300 	strex	r3, r2, [r1]
 8006108:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800610a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800610c:	2b00      	cmp	r3, #0
 800610e:	d1e6      	bne.n	80060de <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	2220      	movs	r2, #32
 8006114:	67da      	str	r2, [r3, #124]	@ 0x7c

      __HAL_UNLOCK(huart);
 8006116:	687b      	ldr	r3, [r7, #4]
 8006118:	2200      	movs	r2, #0
 800611a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800611e:	2303      	movs	r3, #3
 8006120:	e062      	b.n	80061e8 <UART_CheckIdleState+0x148>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006122:	687b      	ldr	r3, [r7, #4]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	f003 0304 	and.w	r3, r3, #4
 800612c:	2b04      	cmp	r3, #4
 800612e:	d149      	bne.n	80061c4 <UART_CheckIdleState+0x124>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006130:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006134:	9300      	str	r3, [sp, #0]
 8006136:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006138:	2200      	movs	r2, #0
 800613a:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800613e:	6878      	ldr	r0, [r7, #4]
 8006140:	f000 f856 	bl	80061f0 <UART_WaitOnFlagUntilTimeout>
 8006144:	4603      	mov	r3, r0
 8006146:	2b00      	cmp	r3, #0
 8006148:	d03c      	beq.n	80061c4 <UART_CheckIdleState+0x124>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800614a:	687b      	ldr	r3, [r7, #4]
 800614c:	681b      	ldr	r3, [r3, #0]
 800614e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006150:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006152:	e853 3f00 	ldrex	r3, [r3]
 8006156:	623b      	str	r3, [r7, #32]
   return(result);
 8006158:	6a3b      	ldr	r3, [r7, #32]
 800615a:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800615e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006160:	687b      	ldr	r3, [r7, #4]
 8006162:	681b      	ldr	r3, [r3, #0]
 8006164:	461a      	mov	r2, r3
 8006166:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006168:	633b      	str	r3, [r7, #48]	@ 0x30
 800616a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800616c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800616e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006170:	e841 2300 	strex	r3, r2, [r1]
 8006174:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006176:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006178:	2b00      	cmp	r3, #0
 800617a:	d1e6      	bne.n	800614a <UART_CheckIdleState+0xaa>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	3308      	adds	r3, #8
 8006182:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006184:	693b      	ldr	r3, [r7, #16]
 8006186:	e853 3f00 	ldrex	r3, [r3]
 800618a:	60fb      	str	r3, [r7, #12]
   return(result);
 800618c:	68fb      	ldr	r3, [r7, #12]
 800618e:	f023 0301 	bic.w	r3, r3, #1
 8006192:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006194:	687b      	ldr	r3, [r7, #4]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	3308      	adds	r3, #8
 800619a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800619c:	61fa      	str	r2, [r7, #28]
 800619e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80061a0:	69b9      	ldr	r1, [r7, #24]
 80061a2:	69fa      	ldr	r2, [r7, #28]
 80061a4:	e841 2300 	strex	r3, r2, [r1]
 80061a8:	617b      	str	r3, [r7, #20]
   return(result);
 80061aa:	697b      	ldr	r3, [r7, #20]
 80061ac:	2b00      	cmp	r3, #0
 80061ae:	d1e5      	bne.n	800617c <UART_CheckIdleState+0xdc>

      huart->RxState = HAL_UART_STATE_READY;
 80061b0:	687b      	ldr	r3, [r7, #4]
 80061b2:	2220      	movs	r2, #32
 80061b4:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

      __HAL_UNLOCK(huart);
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	2200      	movs	r2, #0
 80061bc:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80061c0:	2303      	movs	r3, #3
 80061c2:	e011      	b.n	80061e8 <UART_CheckIdleState+0x148>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80061c4:	687b      	ldr	r3, [r7, #4]
 80061c6:	2220      	movs	r2, #32
 80061c8:	67da      	str	r2, [r3, #124]	@ 0x7c
  huart->RxState = HAL_UART_STATE_READY;
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	2220      	movs	r2, #32
 80061ce:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	2200      	movs	r2, #0
 80061d6:	661a      	str	r2, [r3, #96]	@ 0x60
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80061d8:	687b      	ldr	r3, [r7, #4]
 80061da:	2200      	movs	r2, #0
 80061dc:	665a      	str	r2, [r3, #100]	@ 0x64

  __HAL_UNLOCK(huart);
 80061de:	687b      	ldr	r3, [r7, #4]
 80061e0:	2200      	movs	r2, #0
 80061e2:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

  return HAL_OK;
 80061e6:	2300      	movs	r3, #0
}
 80061e8:	4618      	mov	r0, r3
 80061ea:	3758      	adds	r7, #88	@ 0x58
 80061ec:	46bd      	mov	sp, r7
 80061ee:	bd80      	pop	{r7, pc}

080061f0 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 80061f0:	b580      	push	{r7, lr}
 80061f2:	b084      	sub	sp, #16
 80061f4:	af00      	add	r7, sp, #0
 80061f6:	60f8      	str	r0, [r7, #12]
 80061f8:	60b9      	str	r1, [r7, #8]
 80061fa:	603b      	str	r3, [r7, #0]
 80061fc:	4613      	mov	r3, r2
 80061fe:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006200:	e04f      	b.n	80062a2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006202:	69bb      	ldr	r3, [r7, #24]
 8006204:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006208:	d04b      	beq.n	80062a2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800620a:	f7fa fe49 	bl	8000ea0 <HAL_GetTick>
 800620e:	4602      	mov	r2, r0
 8006210:	683b      	ldr	r3, [r7, #0]
 8006212:	1ad3      	subs	r3, r2, r3
 8006214:	69ba      	ldr	r2, [r7, #24]
 8006216:	429a      	cmp	r2, r3
 8006218:	d302      	bcc.n	8006220 <UART_WaitOnFlagUntilTimeout+0x30>
 800621a:	69bb      	ldr	r3, [r7, #24]
 800621c:	2b00      	cmp	r3, #0
 800621e:	d101      	bne.n	8006224 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006220:	2303      	movs	r3, #3
 8006222:	e04e      	b.n	80062c2 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006224:	68fb      	ldr	r3, [r7, #12]
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	681b      	ldr	r3, [r3, #0]
 800622a:	f003 0304 	and.w	r3, r3, #4
 800622e:	2b00      	cmp	r3, #0
 8006230:	d037      	beq.n	80062a2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006232:	68bb      	ldr	r3, [r7, #8]
 8006234:	2b80      	cmp	r3, #128	@ 0x80
 8006236:	d034      	beq.n	80062a2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006238:	68bb      	ldr	r3, [r7, #8]
 800623a:	2b40      	cmp	r3, #64	@ 0x40
 800623c:	d031      	beq.n	80062a2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	681b      	ldr	r3, [r3, #0]
 8006242:	69db      	ldr	r3, [r3, #28]
 8006244:	f003 0308 	and.w	r3, r3, #8
 8006248:	2b08      	cmp	r3, #8
 800624a:	d110      	bne.n	800626e <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	2208      	movs	r2, #8
 8006252:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006254:	68f8      	ldr	r0, [r7, #12]
 8006256:	f000 f838 	bl	80062ca <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800625a:	68fb      	ldr	r3, [r7, #12]
 800625c:	2208      	movs	r2, #8
 800625e:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	2200      	movs	r2, #0
 8006266:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_ERROR;
 800626a:	2301      	movs	r3, #1
 800626c:	e029      	b.n	80062c2 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800626e:	68fb      	ldr	r3, [r7, #12]
 8006270:	681b      	ldr	r3, [r3, #0]
 8006272:	69db      	ldr	r3, [r3, #28]
 8006274:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006278:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800627c:	d111      	bne.n	80062a2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800627e:	68fb      	ldr	r3, [r7, #12]
 8006280:	681b      	ldr	r3, [r3, #0]
 8006282:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006286:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006288:	68f8      	ldr	r0, [r7, #12]
 800628a:	f000 f81e 	bl	80062ca <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	2220      	movs	r2, #32
 8006292:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006296:	68fb      	ldr	r3, [r7, #12]
 8006298:	2200      	movs	r2, #0
 800629a:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

          return HAL_TIMEOUT;
 800629e:	2303      	movs	r3, #3
 80062a0:	e00f      	b.n	80062c2 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	69da      	ldr	r2, [r3, #28]
 80062a8:	68bb      	ldr	r3, [r7, #8]
 80062aa:	4013      	ands	r3, r2
 80062ac:	68ba      	ldr	r2, [r7, #8]
 80062ae:	429a      	cmp	r2, r3
 80062b0:	bf0c      	ite	eq
 80062b2:	2301      	moveq	r3, #1
 80062b4:	2300      	movne	r3, #0
 80062b6:	b2db      	uxtb	r3, r3
 80062b8:	461a      	mov	r2, r3
 80062ba:	79fb      	ldrb	r3, [r7, #7]
 80062bc:	429a      	cmp	r2, r3
 80062be:	d0a0      	beq.n	8006202 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80062c0:	2300      	movs	r3, #0
}
 80062c2:	4618      	mov	r0, r3
 80062c4:	3710      	adds	r7, #16
 80062c6:	46bd      	mov	sp, r7
 80062c8:	bd80      	pop	{r7, pc}

080062ca <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80062ca:	b480      	push	{r7}
 80062cc:	b095      	sub	sp, #84	@ 0x54
 80062ce:	af00      	add	r7, sp, #0
 80062d0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80062d2:	687b      	ldr	r3, [r7, #4]
 80062d4:	681b      	ldr	r3, [r3, #0]
 80062d6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80062d8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80062da:	e853 3f00 	ldrex	r3, [r3]
 80062de:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80062e0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062e2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80062e6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	461a      	mov	r2, r3
 80062ee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80062f0:	643b      	str	r3, [r7, #64]	@ 0x40
 80062f2:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80062f4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80062f6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80062f8:	e841 2300 	strex	r3, r2, [r1]
 80062fc:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80062fe:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006300:	2b00      	cmp	r3, #0
 8006302:	d1e6      	bne.n	80062d2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006304:	687b      	ldr	r3, [r7, #4]
 8006306:	681b      	ldr	r3, [r3, #0]
 8006308:	3308      	adds	r3, #8
 800630a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800630c:	6a3b      	ldr	r3, [r7, #32]
 800630e:	e853 3f00 	ldrex	r3, [r3]
 8006312:	61fb      	str	r3, [r7, #28]
   return(result);
 8006314:	69fb      	ldr	r3, [r7, #28]
 8006316:	f023 0301 	bic.w	r3, r3, #1
 800631a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800631c:	687b      	ldr	r3, [r7, #4]
 800631e:	681b      	ldr	r3, [r3, #0]
 8006320:	3308      	adds	r3, #8
 8006322:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006324:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006326:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006328:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800632a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800632c:	e841 2300 	strex	r3, r2, [r1]
 8006330:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006332:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006334:	2b00      	cmp	r3, #0
 8006336:	d1e5      	bne.n	8006304 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800633c:	2b01      	cmp	r3, #1
 800633e:	d118      	bne.n	8006372 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006346:	68fb      	ldr	r3, [r7, #12]
 8006348:	e853 3f00 	ldrex	r3, [r3]
 800634c:	60bb      	str	r3, [r7, #8]
   return(result);
 800634e:	68bb      	ldr	r3, [r7, #8]
 8006350:	f023 0310 	bic.w	r3, r3, #16
 8006354:	647b      	str	r3, [r7, #68]	@ 0x44
 8006356:	687b      	ldr	r3, [r7, #4]
 8006358:	681b      	ldr	r3, [r3, #0]
 800635a:	461a      	mov	r2, r3
 800635c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800635e:	61bb      	str	r3, [r7, #24]
 8006360:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006362:	6979      	ldr	r1, [r7, #20]
 8006364:	69ba      	ldr	r2, [r7, #24]
 8006366:	e841 2300 	strex	r3, r2, [r1]
 800636a:	613b      	str	r3, [r7, #16]
   return(result);
 800636c:	693b      	ldr	r3, [r7, #16]
 800636e:	2b00      	cmp	r3, #0
 8006370:	d1e6      	bne.n	8006340 <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	2220      	movs	r2, #32
 8006376:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	2200      	movs	r2, #0
 800637e:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8006380:	687b      	ldr	r3, [r7, #4]
 8006382:	2200      	movs	r2, #0
 8006384:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8006386:	bf00      	nop
 8006388:	3754      	adds	r7, #84	@ 0x54
 800638a:	46bd      	mov	sp, r7
 800638c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006390:	4770      	bx	lr

08006392 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006392:	b580      	push	{r7, lr}
 8006394:	b084      	sub	sp, #16
 8006396:	af00      	add	r7, sp, #0
 8006398:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800639e:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80063a0:	68fb      	ldr	r3, [r7, #12]
 80063a2:	2200      	movs	r2, #0
 80063a4:	f8a3 205a 	strh.w	r2, [r3, #90]	@ 0x5a
  huart->TxXferCount = 0U;
 80063a8:	68fb      	ldr	r3, [r7, #12]
 80063aa:	2200      	movs	r2, #0
 80063ac:	f8a3 2052 	strh.w	r2, [r3, #82]	@ 0x52
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80063b0:	68f8      	ldr	r0, [r7, #12]
 80063b2:	f7ff fbe9 	bl	8005b88 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80063b6:	bf00      	nop
 80063b8:	3710      	adds	r7, #16
 80063ba:	46bd      	mov	sp, r7
 80063bc:	bd80      	pop	{r7, pc}

080063be <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80063be:	b580      	push	{r7, lr}
 80063c0:	b088      	sub	sp, #32
 80063c2:	af00      	add	r7, sp, #0
 80063c4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80063cc:	68fb      	ldr	r3, [r7, #12]
 80063ce:	e853 3f00 	ldrex	r3, [r3]
 80063d2:	60bb      	str	r3, [r7, #8]
   return(result);
 80063d4:	68bb      	ldr	r3, [r7, #8]
 80063d6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80063da:	61fb      	str	r3, [r7, #28]
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	681b      	ldr	r3, [r3, #0]
 80063e0:	461a      	mov	r2, r3
 80063e2:	69fb      	ldr	r3, [r7, #28]
 80063e4:	61bb      	str	r3, [r7, #24]
 80063e6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80063e8:	6979      	ldr	r1, [r7, #20]
 80063ea:	69ba      	ldr	r2, [r7, #24]
 80063ec:	e841 2300 	strex	r3, r2, [r1]
 80063f0:	613b      	str	r3, [r7, #16]
   return(result);
 80063f2:	693b      	ldr	r3, [r7, #16]
 80063f4:	2b00      	cmp	r3, #0
 80063f6:	d1e6      	bne.n	80063c6 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80063f8:	687b      	ldr	r3, [r7, #4]
 80063fa:	2220      	movs	r2, #32
 80063fc:	67da      	str	r2, [r3, #124]	@ 0x7c

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80063fe:	687b      	ldr	r3, [r7, #4]
 8006400:	2200      	movs	r2, #0
 8006402:	66da      	str	r2, [r3, #108]	@ 0x6c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8006404:	6878      	ldr	r0, [r7, #4]
 8006406:	f7ff fbb5 	bl	8005b74 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800640a:	bf00      	nop
 800640c:	3720      	adds	r7, #32
 800640e:	46bd      	mov	sp, r7
 8006410:	bd80      	pop	{r7, pc}

08006412 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8006412:	b480      	push	{r7}
 8006414:	b083      	sub	sp, #12
 8006416:	af00      	add	r7, sp, #0
 8006418:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800641a:	bf00      	nop
 800641c:	370c      	adds	r7, #12
 800641e:	46bd      	mov	sp, r7
 8006420:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006424:	4770      	bx	lr

08006426 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 8006426:	b480      	push	{r7}
 8006428:	b085      	sub	sp, #20
 800642a:	af00      	add	r7, sp, #0
 800642c:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	2200      	movs	r2, #0
 8006432:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 8006436:	f44f 433f 	mov.w	r3, #48896	@ 0xbf00
 800643a:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 800643c:	68fb      	ldr	r3, [r7, #12]
 800643e:	b29a      	uxth	r2, r3
 8006440:	687b      	ldr	r3, [r7, #4]
 8006442:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8006446:	2300      	movs	r3, #0
}
 8006448:	4618      	mov	r0, r3
 800644a:	3714      	adds	r7, #20
 800644c:	46bd      	mov	sp, r7
 800644e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006452:	4770      	bx	lr

08006454 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 8006454:	b480      	push	{r7}
 8006456:	b085      	sub	sp, #20
 8006458:	af00      	add	r7, sp, #0
 800645a:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800645c:	f44f 433f 	mov.w	r3, #48896	@ 0xbf00
 8006460:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8006462:	687b      	ldr	r3, [r7, #4]
 8006464:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8006468:	b29a      	uxth	r2, r3
 800646a:	68fb      	ldr	r3, [r7, #12]
 800646c:	b29b      	uxth	r3, r3
 800646e:	43db      	mvns	r3, r3
 8006470:	b29b      	uxth	r3, r3
 8006472:	4013      	ands	r3, r2
 8006474:	b29a      	uxth	r2, r3
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800647c:	2300      	movs	r3, #0
}
 800647e:	4618      	mov	r0, r3
 8006480:	3714      	adds	r7, #20
 8006482:	46bd      	mov	sp, r7
 8006484:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006488:	4770      	bx	lr

0800648a <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800648a:	b480      	push	{r7}
 800648c:	b085      	sub	sp, #20
 800648e:	af00      	add	r7, sp, #0
 8006490:	60f8      	str	r0, [r7, #12]
 8006492:	1d3b      	adds	r3, r7, #4
 8006494:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 8006498:	68fb      	ldr	r3, [r7, #12]
 800649a:	2201      	movs	r2, #1
 800649c:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 80064a0:	68fb      	ldr	r3, [r7, #12]
 80064a2:	2200      	movs	r2, #0
 80064a4:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 80064a8:	68fb      	ldr	r3, [r7, #12]
 80064aa:	2200      	movs	r2, #0
 80064ac:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 80064b0:	68fb      	ldr	r3, [r7, #12]
 80064b2:	2200      	movs	r2, #0
 80064b4:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 80064b8:	2300      	movs	r3, #0
}
 80064ba:	4618      	mov	r0, r3
 80064bc:	3714      	adds	r7, #20
 80064be:	46bd      	mov	sp, r7
 80064c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064c4:	4770      	bx	lr
	...

080064c8 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80064c8:	b480      	push	{r7}
 80064ca:	b09d      	sub	sp, #116	@ 0x74
 80064cc:	af00      	add	r7, sp, #0
 80064ce:	6078      	str	r0, [r7, #4]
 80064d0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 80064d2:	2300      	movs	r3, #0
 80064d4:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 80064d8:	687a      	ldr	r2, [r7, #4]
 80064da:	683b      	ldr	r3, [r7, #0]
 80064dc:	781b      	ldrb	r3, [r3, #0]
 80064de:	009b      	lsls	r3, r3, #2
 80064e0:	4413      	add	r3, r2
 80064e2:	881b      	ldrh	r3, [r3, #0]
 80064e4:	b29b      	uxth	r3, r3
 80064e6:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 80064ea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80064ee:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c

  /* initialize Endpoint */
  switch (ep->type)
 80064f2:	683b      	ldr	r3, [r7, #0]
 80064f4:	78db      	ldrb	r3, [r3, #3]
 80064f6:	2b03      	cmp	r3, #3
 80064f8:	d81f      	bhi.n	800653a <USB_ActivateEndpoint+0x72>
 80064fa:	a201      	add	r2, pc, #4	@ (adr r2, 8006500 <USB_ActivateEndpoint+0x38>)
 80064fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006500:	08006511 	.word	0x08006511
 8006504:	0800652d 	.word	0x0800652d
 8006508:	08006543 	.word	0x08006543
 800650c:	0800651f 	.word	0x0800651f
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 8006510:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8006514:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8006518:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 800651c:	e012      	b.n	8006544 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800651e:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8006522:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 8006526:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 800652a:	e00b      	b.n	8006544 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800652c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8006530:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8006534:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
      break;
 8006538:	e004      	b.n	8006544 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 800653a:	2301      	movs	r3, #1
 800653c:	f887 306f 	strb.w	r3, [r7, #111]	@ 0x6f
      break;
 8006540:	e000      	b.n	8006544 <USB_ActivateEndpoint+0x7c>
      break;
 8006542:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 8006544:	687a      	ldr	r2, [r7, #4]
 8006546:	683b      	ldr	r3, [r7, #0]
 8006548:	781b      	ldrb	r3, [r3, #0]
 800654a:	009b      	lsls	r3, r3, #2
 800654c:	441a      	add	r2, r3
 800654e:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 8006552:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006556:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800655a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800655e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006562:	b29b      	uxth	r3, r3
 8006564:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 8006566:	687a      	ldr	r2, [r7, #4]
 8006568:	683b      	ldr	r3, [r7, #0]
 800656a:	781b      	ldrb	r3, [r3, #0]
 800656c:	009b      	lsls	r3, r3, #2
 800656e:	4413      	add	r3, r2
 8006570:	881b      	ldrh	r3, [r3, #0]
 8006572:	b29b      	uxth	r3, r3
 8006574:	b21b      	sxth	r3, r3
 8006576:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800657a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800657e:	b21a      	sxth	r2, r3
 8006580:	683b      	ldr	r3, [r7, #0]
 8006582:	781b      	ldrb	r3, [r3, #0]
 8006584:	b21b      	sxth	r3, r3
 8006586:	4313      	orrs	r3, r2
 8006588:	b21b      	sxth	r3, r3
 800658a:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 800658e:	687a      	ldr	r2, [r7, #4]
 8006590:	683b      	ldr	r3, [r7, #0]
 8006592:	781b      	ldrb	r3, [r3, #0]
 8006594:	009b      	lsls	r3, r3, #2
 8006596:	441a      	add	r2, r3
 8006598:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 800659c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80065a0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80065a4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80065a8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80065ac:	b29b      	uxth	r3, r3
 80065ae:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 80065b0:	683b      	ldr	r3, [r7, #0]
 80065b2:	7b1b      	ldrb	r3, [r3, #12]
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	f040 8178 	bne.w	80068aa <USB_ActivateEndpoint+0x3e2>
  {
    if (ep->is_in != 0U)
 80065ba:	683b      	ldr	r3, [r7, #0]
 80065bc:	785b      	ldrb	r3, [r3, #1]
 80065be:	2b00      	cmp	r3, #0
 80065c0:	f000 8084 	beq.w	80066cc <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	61bb      	str	r3, [r7, #24]
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80065ce:	b29b      	uxth	r3, r3
 80065d0:	461a      	mov	r2, r3
 80065d2:	69bb      	ldr	r3, [r7, #24]
 80065d4:	4413      	add	r3, r2
 80065d6:	61bb      	str	r3, [r7, #24]
 80065d8:	683b      	ldr	r3, [r7, #0]
 80065da:	781b      	ldrb	r3, [r3, #0]
 80065dc:	00da      	lsls	r2, r3, #3
 80065de:	69bb      	ldr	r3, [r7, #24]
 80065e0:	4413      	add	r3, r2
 80065e2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80065e6:	617b      	str	r3, [r7, #20]
 80065e8:	683b      	ldr	r3, [r7, #0]
 80065ea:	88db      	ldrh	r3, [r3, #6]
 80065ec:	085b      	lsrs	r3, r3, #1
 80065ee:	b29b      	uxth	r3, r3
 80065f0:	005b      	lsls	r3, r3, #1
 80065f2:	b29a      	uxth	r2, r3
 80065f4:	697b      	ldr	r3, [r7, #20]
 80065f6:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80065f8:	687a      	ldr	r2, [r7, #4]
 80065fa:	683b      	ldr	r3, [r7, #0]
 80065fc:	781b      	ldrb	r3, [r3, #0]
 80065fe:	009b      	lsls	r3, r3, #2
 8006600:	4413      	add	r3, r2
 8006602:	881b      	ldrh	r3, [r3, #0]
 8006604:	827b      	strh	r3, [r7, #18]
 8006606:	8a7b      	ldrh	r3, [r7, #18]
 8006608:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800660c:	2b00      	cmp	r3, #0
 800660e:	d01b      	beq.n	8006648 <USB_ActivateEndpoint+0x180>
 8006610:	687a      	ldr	r2, [r7, #4]
 8006612:	683b      	ldr	r3, [r7, #0]
 8006614:	781b      	ldrb	r3, [r3, #0]
 8006616:	009b      	lsls	r3, r3, #2
 8006618:	4413      	add	r3, r2
 800661a:	881b      	ldrh	r3, [r3, #0]
 800661c:	b29b      	uxth	r3, r3
 800661e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006622:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006626:	823b      	strh	r3, [r7, #16]
 8006628:	687a      	ldr	r2, [r7, #4]
 800662a:	683b      	ldr	r3, [r7, #0]
 800662c:	781b      	ldrb	r3, [r3, #0]
 800662e:	009b      	lsls	r3, r3, #2
 8006630:	441a      	add	r2, r3
 8006632:	8a3b      	ldrh	r3, [r7, #16]
 8006634:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006638:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800663c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006640:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006644:	b29b      	uxth	r3, r3
 8006646:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006648:	683b      	ldr	r3, [r7, #0]
 800664a:	78db      	ldrb	r3, [r3, #3]
 800664c:	2b01      	cmp	r3, #1
 800664e:	d020      	beq.n	8006692 <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8006650:	687a      	ldr	r2, [r7, #4]
 8006652:	683b      	ldr	r3, [r7, #0]
 8006654:	781b      	ldrb	r3, [r3, #0]
 8006656:	009b      	lsls	r3, r3, #2
 8006658:	4413      	add	r3, r2
 800665a:	881b      	ldrh	r3, [r3, #0]
 800665c:	b29b      	uxth	r3, r3
 800665e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006662:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006666:	81bb      	strh	r3, [r7, #12]
 8006668:	89bb      	ldrh	r3, [r7, #12]
 800666a:	f083 0320 	eor.w	r3, r3, #32
 800666e:	81bb      	strh	r3, [r7, #12]
 8006670:	687a      	ldr	r2, [r7, #4]
 8006672:	683b      	ldr	r3, [r7, #0]
 8006674:	781b      	ldrb	r3, [r3, #0]
 8006676:	009b      	lsls	r3, r3, #2
 8006678:	441a      	add	r2, r3
 800667a:	89bb      	ldrh	r3, [r7, #12]
 800667c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006680:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006684:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006688:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800668c:	b29b      	uxth	r3, r3
 800668e:	8013      	strh	r3, [r2, #0]
 8006690:	e2d5      	b.n	8006c3e <USB_ActivateEndpoint+0x776>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006692:	687a      	ldr	r2, [r7, #4]
 8006694:	683b      	ldr	r3, [r7, #0]
 8006696:	781b      	ldrb	r3, [r3, #0]
 8006698:	009b      	lsls	r3, r3, #2
 800669a:	4413      	add	r3, r2
 800669c:	881b      	ldrh	r3, [r3, #0]
 800669e:	b29b      	uxth	r3, r3
 80066a0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80066a4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80066a8:	81fb      	strh	r3, [r7, #14]
 80066aa:	687a      	ldr	r2, [r7, #4]
 80066ac:	683b      	ldr	r3, [r7, #0]
 80066ae:	781b      	ldrb	r3, [r3, #0]
 80066b0:	009b      	lsls	r3, r3, #2
 80066b2:	441a      	add	r2, r3
 80066b4:	89fb      	ldrh	r3, [r7, #14]
 80066b6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80066ba:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80066be:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80066c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80066c6:	b29b      	uxth	r3, r3
 80066c8:	8013      	strh	r3, [r2, #0]
 80066ca:	e2b8      	b.n	8006c3e <USB_ActivateEndpoint+0x776>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80066cc:	687b      	ldr	r3, [r7, #4]
 80066ce:	633b      	str	r3, [r7, #48]	@ 0x30
 80066d0:	687b      	ldr	r3, [r7, #4]
 80066d2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80066d6:	b29b      	uxth	r3, r3
 80066d8:	461a      	mov	r2, r3
 80066da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066dc:	4413      	add	r3, r2
 80066de:	633b      	str	r3, [r7, #48]	@ 0x30
 80066e0:	683b      	ldr	r3, [r7, #0]
 80066e2:	781b      	ldrb	r3, [r3, #0]
 80066e4:	00da      	lsls	r2, r3, #3
 80066e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066e8:	4413      	add	r3, r2
 80066ea:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 80066ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80066f0:	683b      	ldr	r3, [r7, #0]
 80066f2:	88db      	ldrh	r3, [r3, #6]
 80066f4:	085b      	lsrs	r3, r3, #1
 80066f6:	b29b      	uxth	r3, r3
 80066f8:	005b      	lsls	r3, r3, #1
 80066fa:	b29a      	uxth	r2, r3
 80066fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80066fe:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800670a:	b29b      	uxth	r3, r3
 800670c:	461a      	mov	r2, r3
 800670e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006710:	4413      	add	r3, r2
 8006712:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006714:	683b      	ldr	r3, [r7, #0]
 8006716:	781b      	ldrb	r3, [r3, #0]
 8006718:	00da      	lsls	r2, r3, #3
 800671a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800671c:	4413      	add	r3, r2
 800671e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8006722:	627b      	str	r3, [r7, #36]	@ 0x24
 8006724:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006726:	881b      	ldrh	r3, [r3, #0]
 8006728:	b29b      	uxth	r3, r3
 800672a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800672e:	b29a      	uxth	r2, r3
 8006730:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006732:	801a      	strh	r2, [r3, #0]
 8006734:	683b      	ldr	r3, [r7, #0]
 8006736:	691b      	ldr	r3, [r3, #16]
 8006738:	2b00      	cmp	r3, #0
 800673a:	d10a      	bne.n	8006752 <USB_ActivateEndpoint+0x28a>
 800673c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800673e:	881b      	ldrh	r3, [r3, #0]
 8006740:	b29b      	uxth	r3, r3
 8006742:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8006746:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800674a:	b29a      	uxth	r2, r3
 800674c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800674e:	801a      	strh	r2, [r3, #0]
 8006750:	e039      	b.n	80067c6 <USB_ActivateEndpoint+0x2fe>
 8006752:	683b      	ldr	r3, [r7, #0]
 8006754:	691b      	ldr	r3, [r3, #16]
 8006756:	2b3e      	cmp	r3, #62	@ 0x3e
 8006758:	d818      	bhi.n	800678c <USB_ActivateEndpoint+0x2c4>
 800675a:	683b      	ldr	r3, [r7, #0]
 800675c:	691b      	ldr	r3, [r3, #16]
 800675e:	085b      	lsrs	r3, r3, #1
 8006760:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006762:	683b      	ldr	r3, [r7, #0]
 8006764:	691b      	ldr	r3, [r3, #16]
 8006766:	f003 0301 	and.w	r3, r3, #1
 800676a:	2b00      	cmp	r3, #0
 800676c:	d002      	beq.n	8006774 <USB_ActivateEndpoint+0x2ac>
 800676e:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8006770:	3301      	adds	r3, #1
 8006772:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006774:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006776:	881b      	ldrh	r3, [r3, #0]
 8006778:	b29a      	uxth	r2, r3
 800677a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800677c:	b29b      	uxth	r3, r3
 800677e:	029b      	lsls	r3, r3, #10
 8006780:	b29b      	uxth	r3, r3
 8006782:	4313      	orrs	r3, r2
 8006784:	b29a      	uxth	r2, r3
 8006786:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006788:	801a      	strh	r2, [r3, #0]
 800678a:	e01c      	b.n	80067c6 <USB_ActivateEndpoint+0x2fe>
 800678c:	683b      	ldr	r3, [r7, #0]
 800678e:	691b      	ldr	r3, [r3, #16]
 8006790:	095b      	lsrs	r3, r3, #5
 8006792:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006794:	683b      	ldr	r3, [r7, #0]
 8006796:	691b      	ldr	r3, [r3, #16]
 8006798:	f003 031f 	and.w	r3, r3, #31
 800679c:	2b00      	cmp	r3, #0
 800679e:	d102      	bne.n	80067a6 <USB_ActivateEndpoint+0x2de>
 80067a0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80067a2:	3b01      	subs	r3, #1
 80067a4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80067a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067a8:	881b      	ldrh	r3, [r3, #0]
 80067aa:	b29a      	uxth	r2, r3
 80067ac:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80067ae:	b29b      	uxth	r3, r3
 80067b0:	029b      	lsls	r3, r3, #10
 80067b2:	b29b      	uxth	r3, r3
 80067b4:	4313      	orrs	r3, r2
 80067b6:	b29b      	uxth	r3, r3
 80067b8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80067bc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80067c0:	b29a      	uxth	r2, r3
 80067c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80067c4:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80067c6:	687a      	ldr	r2, [r7, #4]
 80067c8:	683b      	ldr	r3, [r7, #0]
 80067ca:	781b      	ldrb	r3, [r3, #0]
 80067cc:	009b      	lsls	r3, r3, #2
 80067ce:	4413      	add	r3, r2
 80067d0:	881b      	ldrh	r3, [r3, #0]
 80067d2:	847b      	strh	r3, [r7, #34]	@ 0x22
 80067d4:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 80067d6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80067da:	2b00      	cmp	r3, #0
 80067dc:	d01b      	beq.n	8006816 <USB_ActivateEndpoint+0x34e>
 80067de:	687a      	ldr	r2, [r7, #4]
 80067e0:	683b      	ldr	r3, [r7, #0]
 80067e2:	781b      	ldrb	r3, [r3, #0]
 80067e4:	009b      	lsls	r3, r3, #2
 80067e6:	4413      	add	r3, r2
 80067e8:	881b      	ldrh	r3, [r3, #0]
 80067ea:	b29b      	uxth	r3, r3
 80067ec:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80067f0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80067f4:	843b      	strh	r3, [r7, #32]
 80067f6:	687a      	ldr	r2, [r7, #4]
 80067f8:	683b      	ldr	r3, [r7, #0]
 80067fa:	781b      	ldrb	r3, [r3, #0]
 80067fc:	009b      	lsls	r3, r3, #2
 80067fe:	441a      	add	r2, r3
 8006800:	8c3b      	ldrh	r3, [r7, #32]
 8006802:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006806:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800680a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800680e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006812:	b29b      	uxth	r3, r3
 8006814:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 8006816:	683b      	ldr	r3, [r7, #0]
 8006818:	781b      	ldrb	r3, [r3, #0]
 800681a:	2b00      	cmp	r3, #0
 800681c:	d124      	bne.n	8006868 <USB_ActivateEndpoint+0x3a0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800681e:	687a      	ldr	r2, [r7, #4]
 8006820:	683b      	ldr	r3, [r7, #0]
 8006822:	781b      	ldrb	r3, [r3, #0]
 8006824:	009b      	lsls	r3, r3, #2
 8006826:	4413      	add	r3, r2
 8006828:	881b      	ldrh	r3, [r3, #0]
 800682a:	b29b      	uxth	r3, r3
 800682c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006830:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006834:	83bb      	strh	r3, [r7, #28]
 8006836:	8bbb      	ldrh	r3, [r7, #28]
 8006838:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800683c:	83bb      	strh	r3, [r7, #28]
 800683e:	8bbb      	ldrh	r3, [r7, #28]
 8006840:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8006844:	83bb      	strh	r3, [r7, #28]
 8006846:	687a      	ldr	r2, [r7, #4]
 8006848:	683b      	ldr	r3, [r7, #0]
 800684a:	781b      	ldrb	r3, [r3, #0]
 800684c:	009b      	lsls	r3, r3, #2
 800684e:	441a      	add	r2, r3
 8006850:	8bbb      	ldrh	r3, [r7, #28]
 8006852:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006856:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800685a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800685e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006862:	b29b      	uxth	r3, r3
 8006864:	8013      	strh	r3, [r2, #0]
 8006866:	e1ea      	b.n	8006c3e <USB_ActivateEndpoint+0x776>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 8006868:	687a      	ldr	r2, [r7, #4]
 800686a:	683b      	ldr	r3, [r7, #0]
 800686c:	781b      	ldrb	r3, [r3, #0]
 800686e:	009b      	lsls	r3, r3, #2
 8006870:	4413      	add	r3, r2
 8006872:	881b      	ldrh	r3, [r3, #0]
 8006874:	b29b      	uxth	r3, r3
 8006876:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800687a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800687e:	83fb      	strh	r3, [r7, #30]
 8006880:	8bfb      	ldrh	r3, [r7, #30]
 8006882:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8006886:	83fb      	strh	r3, [r7, #30]
 8006888:	687a      	ldr	r2, [r7, #4]
 800688a:	683b      	ldr	r3, [r7, #0]
 800688c:	781b      	ldrb	r3, [r3, #0]
 800688e:	009b      	lsls	r3, r3, #2
 8006890:	441a      	add	r2, r3
 8006892:	8bfb      	ldrh	r3, [r7, #30]
 8006894:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006898:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800689c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80068a0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80068a4:	b29b      	uxth	r3, r3
 80068a6:	8013      	strh	r3, [r2, #0]
 80068a8:	e1c9      	b.n	8006c3e <USB_ActivateEndpoint+0x776>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 80068aa:	683b      	ldr	r3, [r7, #0]
 80068ac:	78db      	ldrb	r3, [r3, #3]
 80068ae:	2b02      	cmp	r3, #2
 80068b0:	d11e      	bne.n	80068f0 <USB_ActivateEndpoint+0x428>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 80068b2:	687a      	ldr	r2, [r7, #4]
 80068b4:	683b      	ldr	r3, [r7, #0]
 80068b6:	781b      	ldrb	r3, [r3, #0]
 80068b8:	009b      	lsls	r3, r3, #2
 80068ba:	4413      	add	r3, r2
 80068bc:	881b      	ldrh	r3, [r3, #0]
 80068be:	b29b      	uxth	r3, r3
 80068c0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80068c4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80068c8:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 80068cc:	687a      	ldr	r2, [r7, #4]
 80068ce:	683b      	ldr	r3, [r7, #0]
 80068d0:	781b      	ldrb	r3, [r3, #0]
 80068d2:	009b      	lsls	r3, r3, #2
 80068d4:	441a      	add	r2, r3
 80068d6:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 80068da:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80068de:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80068e2:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 80068e6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80068ea:	b29b      	uxth	r3, r3
 80068ec:	8013      	strh	r3, [r2, #0]
 80068ee:	e01d      	b.n	800692c <USB_ActivateEndpoint+0x464>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 80068f0:	687a      	ldr	r2, [r7, #4]
 80068f2:	683b      	ldr	r3, [r7, #0]
 80068f4:	781b      	ldrb	r3, [r3, #0]
 80068f6:	009b      	lsls	r3, r3, #2
 80068f8:	4413      	add	r3, r2
 80068fa:	881b      	ldrh	r3, [r3, #0]
 80068fc:	b29b      	uxth	r3, r3
 80068fe:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8006902:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006906:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800690a:	687a      	ldr	r2, [r7, #4]
 800690c:	683b      	ldr	r3, [r7, #0]
 800690e:	781b      	ldrb	r3, [r3, #0]
 8006910:	009b      	lsls	r3, r3, #2
 8006912:	441a      	add	r2, r3
 8006914:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 8006918:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800691c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006920:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006924:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006928:	b29b      	uxth	r3, r3
 800692a:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8006936:	b29b      	uxth	r3, r3
 8006938:	461a      	mov	r2, r3
 800693a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800693c:	4413      	add	r3, r2
 800693e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006940:	683b      	ldr	r3, [r7, #0]
 8006942:	781b      	ldrb	r3, [r3, #0]
 8006944:	00da      	lsls	r2, r3, #3
 8006946:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006948:	4413      	add	r3, r2
 800694a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800694e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006950:	683b      	ldr	r3, [r7, #0]
 8006952:	891b      	ldrh	r3, [r3, #8]
 8006954:	085b      	lsrs	r3, r3, #1
 8006956:	b29b      	uxth	r3, r3
 8006958:	005b      	lsls	r3, r3, #1
 800695a:	b29a      	uxth	r2, r3
 800695c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800695e:	801a      	strh	r2, [r3, #0]
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	657b      	str	r3, [r7, #84]	@ 0x54
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800696a:	b29b      	uxth	r3, r3
 800696c:	461a      	mov	r2, r3
 800696e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006970:	4413      	add	r3, r2
 8006972:	657b      	str	r3, [r7, #84]	@ 0x54
 8006974:	683b      	ldr	r3, [r7, #0]
 8006976:	781b      	ldrb	r3, [r3, #0]
 8006978:	00da      	lsls	r2, r3, #3
 800697a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800697c:	4413      	add	r3, r2
 800697e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 8006982:	653b      	str	r3, [r7, #80]	@ 0x50
 8006984:	683b      	ldr	r3, [r7, #0]
 8006986:	895b      	ldrh	r3, [r3, #10]
 8006988:	085b      	lsrs	r3, r3, #1
 800698a:	b29b      	uxth	r3, r3
 800698c:	005b      	lsls	r3, r3, #1
 800698e:	b29a      	uxth	r2, r3
 8006990:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006992:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 8006994:	683b      	ldr	r3, [r7, #0]
 8006996:	785b      	ldrb	r3, [r3, #1]
 8006998:	2b00      	cmp	r3, #0
 800699a:	f040 8093 	bne.w	8006ac4 <USB_ActivateEndpoint+0x5fc>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800699e:	687a      	ldr	r2, [r7, #4]
 80069a0:	683b      	ldr	r3, [r7, #0]
 80069a2:	781b      	ldrb	r3, [r3, #0]
 80069a4:	009b      	lsls	r3, r3, #2
 80069a6:	4413      	add	r3, r2
 80069a8:	881b      	ldrh	r3, [r3, #0]
 80069aa:	f8a7 3040 	strh.w	r3, [r7, #64]	@ 0x40
 80069ae:	f8b7 3040 	ldrh.w	r3, [r7, #64]	@ 0x40
 80069b2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80069b6:	2b00      	cmp	r3, #0
 80069b8:	d01b      	beq.n	80069f2 <USB_ActivateEndpoint+0x52a>
 80069ba:	687a      	ldr	r2, [r7, #4]
 80069bc:	683b      	ldr	r3, [r7, #0]
 80069be:	781b      	ldrb	r3, [r3, #0]
 80069c0:	009b      	lsls	r3, r3, #2
 80069c2:	4413      	add	r3, r2
 80069c4:	881b      	ldrh	r3, [r3, #0]
 80069c6:	b29b      	uxth	r3, r3
 80069c8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80069cc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80069d0:	87fb      	strh	r3, [r7, #62]	@ 0x3e
 80069d2:	687a      	ldr	r2, [r7, #4]
 80069d4:	683b      	ldr	r3, [r7, #0]
 80069d6:	781b      	ldrb	r3, [r3, #0]
 80069d8:	009b      	lsls	r3, r3, #2
 80069da:	441a      	add	r2, r3
 80069dc:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80069de:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80069e2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80069e6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80069ea:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80069ee:	b29b      	uxth	r3, r3
 80069f0:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80069f2:	687a      	ldr	r2, [r7, #4]
 80069f4:	683b      	ldr	r3, [r7, #0]
 80069f6:	781b      	ldrb	r3, [r3, #0]
 80069f8:	009b      	lsls	r3, r3, #2
 80069fa:	4413      	add	r3, r2
 80069fc:	881b      	ldrh	r3, [r3, #0]
 80069fe:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8006a00:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8006a02:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a06:	2b00      	cmp	r3, #0
 8006a08:	d01b      	beq.n	8006a42 <USB_ActivateEndpoint+0x57a>
 8006a0a:	687a      	ldr	r2, [r7, #4]
 8006a0c:	683b      	ldr	r3, [r7, #0]
 8006a0e:	781b      	ldrb	r3, [r3, #0]
 8006a10:	009b      	lsls	r3, r3, #2
 8006a12:	4413      	add	r3, r2
 8006a14:	881b      	ldrh	r3, [r3, #0]
 8006a16:	b29b      	uxth	r3, r3
 8006a18:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006a1c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a20:	877b      	strh	r3, [r7, #58]	@ 0x3a
 8006a22:	687a      	ldr	r2, [r7, #4]
 8006a24:	683b      	ldr	r3, [r7, #0]
 8006a26:	781b      	ldrb	r3, [r3, #0]
 8006a28:	009b      	lsls	r3, r3, #2
 8006a2a:	441a      	add	r2, r3
 8006a2c:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8006a2e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006a32:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006a36:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006a3a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006a3e:	b29b      	uxth	r3, r3
 8006a40:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8006a42:	687a      	ldr	r2, [r7, #4]
 8006a44:	683b      	ldr	r3, [r7, #0]
 8006a46:	781b      	ldrb	r3, [r3, #0]
 8006a48:	009b      	lsls	r3, r3, #2
 8006a4a:	4413      	add	r3, r2
 8006a4c:	881b      	ldrh	r3, [r3, #0]
 8006a4e:	b29b      	uxth	r3, r3
 8006a50:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006a54:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a58:	873b      	strh	r3, [r7, #56]	@ 0x38
 8006a5a:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8006a5c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8006a60:	873b      	strh	r3, [r7, #56]	@ 0x38
 8006a62:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8006a64:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8006a68:	873b      	strh	r3, [r7, #56]	@ 0x38
 8006a6a:	687a      	ldr	r2, [r7, #4]
 8006a6c:	683b      	ldr	r3, [r7, #0]
 8006a6e:	781b      	ldrb	r3, [r3, #0]
 8006a70:	009b      	lsls	r3, r3, #2
 8006a72:	441a      	add	r2, r3
 8006a74:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8006a76:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006a7a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006a7e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006a82:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006a86:	b29b      	uxth	r3, r3
 8006a88:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006a8a:	687a      	ldr	r2, [r7, #4]
 8006a8c:	683b      	ldr	r3, [r7, #0]
 8006a8e:	781b      	ldrb	r3, [r3, #0]
 8006a90:	009b      	lsls	r3, r3, #2
 8006a92:	4413      	add	r3, r2
 8006a94:	881b      	ldrh	r3, [r3, #0]
 8006a96:	b29b      	uxth	r3, r3
 8006a98:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006a9c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006aa0:	86fb      	strh	r3, [r7, #54]	@ 0x36
 8006aa2:	687a      	ldr	r2, [r7, #4]
 8006aa4:	683b      	ldr	r3, [r7, #0]
 8006aa6:	781b      	ldrb	r3, [r3, #0]
 8006aa8:	009b      	lsls	r3, r3, #2
 8006aaa:	441a      	add	r2, r3
 8006aac:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8006aae:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006ab2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006ab6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006aba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006abe:	b29b      	uxth	r3, r3
 8006ac0:	8013      	strh	r3, [r2, #0]
 8006ac2:	e0bc      	b.n	8006c3e <USB_ActivateEndpoint+0x776>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006ac4:	687a      	ldr	r2, [r7, #4]
 8006ac6:	683b      	ldr	r3, [r7, #0]
 8006ac8:	781b      	ldrb	r3, [r3, #0]
 8006aca:	009b      	lsls	r3, r3, #2
 8006acc:	4413      	add	r3, r2
 8006ace:	881b      	ldrh	r3, [r3, #0]
 8006ad0:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8006ad4:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8006ad8:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006adc:	2b00      	cmp	r3, #0
 8006ade:	d01d      	beq.n	8006b1c <USB_ActivateEndpoint+0x654>
 8006ae0:	687a      	ldr	r2, [r7, #4]
 8006ae2:	683b      	ldr	r3, [r7, #0]
 8006ae4:	781b      	ldrb	r3, [r3, #0]
 8006ae6:	009b      	lsls	r3, r3, #2
 8006ae8:	4413      	add	r3, r2
 8006aea:	881b      	ldrh	r3, [r3, #0]
 8006aec:	b29b      	uxth	r3, r3
 8006aee:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006af2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006af6:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 8006afa:	687a      	ldr	r2, [r7, #4]
 8006afc:	683b      	ldr	r3, [r7, #0]
 8006afe:	781b      	ldrb	r3, [r3, #0]
 8006b00:	009b      	lsls	r3, r3, #2
 8006b02:	441a      	add	r2, r3
 8006b04:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 8006b08:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006b0c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006b10:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006b14:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006b18:	b29b      	uxth	r3, r3
 8006b1a:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006b1c:	687a      	ldr	r2, [r7, #4]
 8006b1e:	683b      	ldr	r3, [r7, #0]
 8006b20:	781b      	ldrb	r3, [r3, #0]
 8006b22:	009b      	lsls	r3, r3, #2
 8006b24:	4413      	add	r3, r2
 8006b26:	881b      	ldrh	r3, [r3, #0]
 8006b28:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
 8006b2c:	f8b7 304a 	ldrh.w	r3, [r7, #74]	@ 0x4a
 8006b30:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d01d      	beq.n	8006b74 <USB_ActivateEndpoint+0x6ac>
 8006b38:	687a      	ldr	r2, [r7, #4]
 8006b3a:	683b      	ldr	r3, [r7, #0]
 8006b3c:	781b      	ldrb	r3, [r3, #0]
 8006b3e:	009b      	lsls	r3, r3, #2
 8006b40:	4413      	add	r3, r2
 8006b42:	881b      	ldrh	r3, [r3, #0]
 8006b44:	b29b      	uxth	r3, r3
 8006b46:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006b4a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b4e:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 8006b52:	687a      	ldr	r2, [r7, #4]
 8006b54:	683b      	ldr	r3, [r7, #0]
 8006b56:	781b      	ldrb	r3, [r3, #0]
 8006b58:	009b      	lsls	r3, r3, #2
 8006b5a:	441a      	add	r2, r3
 8006b5c:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8006b60:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006b64:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006b68:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006b6c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006b70:	b29b      	uxth	r3, r3
 8006b72:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8006b74:	683b      	ldr	r3, [r7, #0]
 8006b76:	78db      	ldrb	r3, [r3, #3]
 8006b78:	2b01      	cmp	r3, #1
 8006b7a:	d024      	beq.n	8006bc6 <USB_ActivateEndpoint+0x6fe>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8006b7c:	687a      	ldr	r2, [r7, #4]
 8006b7e:	683b      	ldr	r3, [r7, #0]
 8006b80:	781b      	ldrb	r3, [r3, #0]
 8006b82:	009b      	lsls	r3, r3, #2
 8006b84:	4413      	add	r3, r2
 8006b86:	881b      	ldrh	r3, [r3, #0]
 8006b88:	b29b      	uxth	r3, r3
 8006b8a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006b8e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006b92:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 8006b96:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8006b9a:	f083 0320 	eor.w	r3, r3, #32
 8006b9e:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 8006ba2:	687a      	ldr	r2, [r7, #4]
 8006ba4:	683b      	ldr	r3, [r7, #0]
 8006ba6:	781b      	ldrb	r3, [r3, #0]
 8006ba8:	009b      	lsls	r3, r3, #2
 8006baa:	441a      	add	r2, r3
 8006bac:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8006bb0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006bb4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006bb8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006bbc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006bc0:	b29b      	uxth	r3, r3
 8006bc2:	8013      	strh	r3, [r2, #0]
 8006bc4:	e01d      	b.n	8006c02 <USB_ActivateEndpoint+0x73a>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006bc6:	687a      	ldr	r2, [r7, #4]
 8006bc8:	683b      	ldr	r3, [r7, #0]
 8006bca:	781b      	ldrb	r3, [r3, #0]
 8006bcc:	009b      	lsls	r3, r3, #2
 8006bce:	4413      	add	r3, r2
 8006bd0:	881b      	ldrh	r3, [r3, #0]
 8006bd2:	b29b      	uxth	r3, r3
 8006bd4:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006bd8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006bdc:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8006be0:	687a      	ldr	r2, [r7, #4]
 8006be2:	683b      	ldr	r3, [r7, #0]
 8006be4:	781b      	ldrb	r3, [r3, #0]
 8006be6:	009b      	lsls	r3, r3, #2
 8006be8:	441a      	add	r2, r3
 8006bea:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 8006bee:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006bf2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006bf6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006bfa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006bfe:	b29b      	uxth	r3, r3
 8006c00:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006c02:	687a      	ldr	r2, [r7, #4]
 8006c04:	683b      	ldr	r3, [r7, #0]
 8006c06:	781b      	ldrb	r3, [r3, #0]
 8006c08:	009b      	lsls	r3, r3, #2
 8006c0a:	4413      	add	r3, r2
 8006c0c:	881b      	ldrh	r3, [r3, #0]
 8006c0e:	b29b      	uxth	r3, r3
 8006c10:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006c14:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006c18:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42
 8006c1c:	687a      	ldr	r2, [r7, #4]
 8006c1e:	683b      	ldr	r3, [r7, #0]
 8006c20:	781b      	ldrb	r3, [r3, #0]
 8006c22:	009b      	lsls	r3, r3, #2
 8006c24:	441a      	add	r2, r3
 8006c26:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8006c2a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006c2e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006c32:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006c36:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006c3a:	b29b      	uxth	r3, r3
 8006c3c:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 8006c3e:	f897 306f 	ldrb.w	r3, [r7, #111]	@ 0x6f
}
 8006c42:	4618      	mov	r0, r3
 8006c44:	3774      	adds	r7, #116	@ 0x74
 8006c46:	46bd      	mov	sp, r7
 8006c48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c4c:	4770      	bx	lr
 8006c4e:	bf00      	nop

08006c50 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8006c50:	b480      	push	{r7}
 8006c52:	b08d      	sub	sp, #52	@ 0x34
 8006c54:	af00      	add	r7, sp, #0
 8006c56:	6078      	str	r0, [r7, #4]
 8006c58:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 8006c5a:	683b      	ldr	r3, [r7, #0]
 8006c5c:	7b1b      	ldrb	r3, [r3, #12]
 8006c5e:	2b00      	cmp	r3, #0
 8006c60:	f040 808e 	bne.w	8006d80 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 8006c64:	683b      	ldr	r3, [r7, #0]
 8006c66:	785b      	ldrb	r3, [r3, #1]
 8006c68:	2b00      	cmp	r3, #0
 8006c6a:	d044      	beq.n	8006cf6 <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006c6c:	687a      	ldr	r2, [r7, #4]
 8006c6e:	683b      	ldr	r3, [r7, #0]
 8006c70:	781b      	ldrb	r3, [r3, #0]
 8006c72:	009b      	lsls	r3, r3, #2
 8006c74:	4413      	add	r3, r2
 8006c76:	881b      	ldrh	r3, [r3, #0]
 8006c78:	81bb      	strh	r3, [r7, #12]
 8006c7a:	89bb      	ldrh	r3, [r7, #12]
 8006c7c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006c80:	2b00      	cmp	r3, #0
 8006c82:	d01b      	beq.n	8006cbc <USB_DeactivateEndpoint+0x6c>
 8006c84:	687a      	ldr	r2, [r7, #4]
 8006c86:	683b      	ldr	r3, [r7, #0]
 8006c88:	781b      	ldrb	r3, [r3, #0]
 8006c8a:	009b      	lsls	r3, r3, #2
 8006c8c:	4413      	add	r3, r2
 8006c8e:	881b      	ldrh	r3, [r3, #0]
 8006c90:	b29b      	uxth	r3, r3
 8006c92:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006c96:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006c9a:	817b      	strh	r3, [r7, #10]
 8006c9c:	687a      	ldr	r2, [r7, #4]
 8006c9e:	683b      	ldr	r3, [r7, #0]
 8006ca0:	781b      	ldrb	r3, [r3, #0]
 8006ca2:	009b      	lsls	r3, r3, #2
 8006ca4:	441a      	add	r2, r3
 8006ca6:	897b      	ldrh	r3, [r7, #10]
 8006ca8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006cac:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006cb0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006cb4:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006cb8:	b29b      	uxth	r3, r3
 8006cba:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006cbc:	687a      	ldr	r2, [r7, #4]
 8006cbe:	683b      	ldr	r3, [r7, #0]
 8006cc0:	781b      	ldrb	r3, [r3, #0]
 8006cc2:	009b      	lsls	r3, r3, #2
 8006cc4:	4413      	add	r3, r2
 8006cc6:	881b      	ldrh	r3, [r3, #0]
 8006cc8:	b29b      	uxth	r3, r3
 8006cca:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006cce:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006cd2:	813b      	strh	r3, [r7, #8]
 8006cd4:	687a      	ldr	r2, [r7, #4]
 8006cd6:	683b      	ldr	r3, [r7, #0]
 8006cd8:	781b      	ldrb	r3, [r3, #0]
 8006cda:	009b      	lsls	r3, r3, #2
 8006cdc:	441a      	add	r2, r3
 8006cde:	893b      	ldrh	r3, [r7, #8]
 8006ce0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006ce4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006ce8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006cec:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006cf0:	b29b      	uxth	r3, r3
 8006cf2:	8013      	strh	r3, [r2, #0]
 8006cf4:	e192      	b.n	800701c <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006cf6:	687a      	ldr	r2, [r7, #4]
 8006cf8:	683b      	ldr	r3, [r7, #0]
 8006cfa:	781b      	ldrb	r3, [r3, #0]
 8006cfc:	009b      	lsls	r3, r3, #2
 8006cfe:	4413      	add	r3, r2
 8006d00:	881b      	ldrh	r3, [r3, #0]
 8006d02:	827b      	strh	r3, [r7, #18]
 8006d04:	8a7b      	ldrh	r3, [r7, #18]
 8006d06:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006d0a:	2b00      	cmp	r3, #0
 8006d0c:	d01b      	beq.n	8006d46 <USB_DeactivateEndpoint+0xf6>
 8006d0e:	687a      	ldr	r2, [r7, #4]
 8006d10:	683b      	ldr	r3, [r7, #0]
 8006d12:	781b      	ldrb	r3, [r3, #0]
 8006d14:	009b      	lsls	r3, r3, #2
 8006d16:	4413      	add	r3, r2
 8006d18:	881b      	ldrh	r3, [r3, #0]
 8006d1a:	b29b      	uxth	r3, r3
 8006d1c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006d20:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006d24:	823b      	strh	r3, [r7, #16]
 8006d26:	687a      	ldr	r2, [r7, #4]
 8006d28:	683b      	ldr	r3, [r7, #0]
 8006d2a:	781b      	ldrb	r3, [r3, #0]
 8006d2c:	009b      	lsls	r3, r3, #2
 8006d2e:	441a      	add	r2, r3
 8006d30:	8a3b      	ldrh	r3, [r7, #16]
 8006d32:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006d36:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006d3a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006d3e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006d42:	b29b      	uxth	r3, r3
 8006d44:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006d46:	687a      	ldr	r2, [r7, #4]
 8006d48:	683b      	ldr	r3, [r7, #0]
 8006d4a:	781b      	ldrb	r3, [r3, #0]
 8006d4c:	009b      	lsls	r3, r3, #2
 8006d4e:	4413      	add	r3, r2
 8006d50:	881b      	ldrh	r3, [r3, #0]
 8006d52:	b29b      	uxth	r3, r3
 8006d54:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006d58:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006d5c:	81fb      	strh	r3, [r7, #14]
 8006d5e:	687a      	ldr	r2, [r7, #4]
 8006d60:	683b      	ldr	r3, [r7, #0]
 8006d62:	781b      	ldrb	r3, [r3, #0]
 8006d64:	009b      	lsls	r3, r3, #2
 8006d66:	441a      	add	r2, r3
 8006d68:	89fb      	ldrh	r3, [r7, #14]
 8006d6a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006d6e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006d72:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006d76:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006d7a:	b29b      	uxth	r3, r3
 8006d7c:	8013      	strh	r3, [r2, #0]
 8006d7e:	e14d      	b.n	800701c <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 8006d80:	683b      	ldr	r3, [r7, #0]
 8006d82:	785b      	ldrb	r3, [r3, #1]
 8006d84:	2b00      	cmp	r3, #0
 8006d86:	f040 80a5 	bne.w	8006ed4 <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006d8a:	687a      	ldr	r2, [r7, #4]
 8006d8c:	683b      	ldr	r3, [r7, #0]
 8006d8e:	781b      	ldrb	r3, [r3, #0]
 8006d90:	009b      	lsls	r3, r3, #2
 8006d92:	4413      	add	r3, r2
 8006d94:	881b      	ldrh	r3, [r3, #0]
 8006d96:	843b      	strh	r3, [r7, #32]
 8006d98:	8c3b      	ldrh	r3, [r7, #32]
 8006d9a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006d9e:	2b00      	cmp	r3, #0
 8006da0:	d01b      	beq.n	8006dda <USB_DeactivateEndpoint+0x18a>
 8006da2:	687a      	ldr	r2, [r7, #4]
 8006da4:	683b      	ldr	r3, [r7, #0]
 8006da6:	781b      	ldrb	r3, [r3, #0]
 8006da8:	009b      	lsls	r3, r3, #2
 8006daa:	4413      	add	r3, r2
 8006dac:	881b      	ldrh	r3, [r3, #0]
 8006dae:	b29b      	uxth	r3, r3
 8006db0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006db4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006db8:	83fb      	strh	r3, [r7, #30]
 8006dba:	687a      	ldr	r2, [r7, #4]
 8006dbc:	683b      	ldr	r3, [r7, #0]
 8006dbe:	781b      	ldrb	r3, [r3, #0]
 8006dc0:	009b      	lsls	r3, r3, #2
 8006dc2:	441a      	add	r2, r3
 8006dc4:	8bfb      	ldrh	r3, [r7, #30]
 8006dc6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006dca:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006dce:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006dd2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006dd6:	b29b      	uxth	r3, r3
 8006dd8:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006dda:	687a      	ldr	r2, [r7, #4]
 8006ddc:	683b      	ldr	r3, [r7, #0]
 8006dde:	781b      	ldrb	r3, [r3, #0]
 8006de0:	009b      	lsls	r3, r3, #2
 8006de2:	4413      	add	r3, r2
 8006de4:	881b      	ldrh	r3, [r3, #0]
 8006de6:	83bb      	strh	r3, [r7, #28]
 8006de8:	8bbb      	ldrh	r3, [r7, #28]
 8006dea:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d01b      	beq.n	8006e2a <USB_DeactivateEndpoint+0x1da>
 8006df2:	687a      	ldr	r2, [r7, #4]
 8006df4:	683b      	ldr	r3, [r7, #0]
 8006df6:	781b      	ldrb	r3, [r3, #0]
 8006df8:	009b      	lsls	r3, r3, #2
 8006dfa:	4413      	add	r3, r2
 8006dfc:	881b      	ldrh	r3, [r3, #0]
 8006dfe:	b29b      	uxth	r3, r3
 8006e00:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006e04:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006e08:	837b      	strh	r3, [r7, #26]
 8006e0a:	687a      	ldr	r2, [r7, #4]
 8006e0c:	683b      	ldr	r3, [r7, #0]
 8006e0e:	781b      	ldrb	r3, [r3, #0]
 8006e10:	009b      	lsls	r3, r3, #2
 8006e12:	441a      	add	r2, r3
 8006e14:	8b7b      	ldrh	r3, [r7, #26]
 8006e16:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006e1a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006e1e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006e22:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006e26:	b29b      	uxth	r3, r3
 8006e28:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 8006e2a:	687a      	ldr	r2, [r7, #4]
 8006e2c:	683b      	ldr	r3, [r7, #0]
 8006e2e:	781b      	ldrb	r3, [r3, #0]
 8006e30:	009b      	lsls	r3, r3, #2
 8006e32:	4413      	add	r3, r2
 8006e34:	881b      	ldrh	r3, [r3, #0]
 8006e36:	b29b      	uxth	r3, r3
 8006e38:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006e3c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006e40:	833b      	strh	r3, [r7, #24]
 8006e42:	687a      	ldr	r2, [r7, #4]
 8006e44:	683b      	ldr	r3, [r7, #0]
 8006e46:	781b      	ldrb	r3, [r3, #0]
 8006e48:	009b      	lsls	r3, r3, #2
 8006e4a:	441a      	add	r2, r3
 8006e4c:	8b3b      	ldrh	r3, [r7, #24]
 8006e4e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006e52:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006e56:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006e5a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006e5e:	b29b      	uxth	r3, r3
 8006e60:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006e62:	687a      	ldr	r2, [r7, #4]
 8006e64:	683b      	ldr	r3, [r7, #0]
 8006e66:	781b      	ldrb	r3, [r3, #0]
 8006e68:	009b      	lsls	r3, r3, #2
 8006e6a:	4413      	add	r3, r2
 8006e6c:	881b      	ldrh	r3, [r3, #0]
 8006e6e:	b29b      	uxth	r3, r3
 8006e70:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006e74:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006e78:	82fb      	strh	r3, [r7, #22]
 8006e7a:	687a      	ldr	r2, [r7, #4]
 8006e7c:	683b      	ldr	r3, [r7, #0]
 8006e7e:	781b      	ldrb	r3, [r3, #0]
 8006e80:	009b      	lsls	r3, r3, #2
 8006e82:	441a      	add	r2, r3
 8006e84:	8afb      	ldrh	r3, [r7, #22]
 8006e86:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006e8a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006e8e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006e92:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006e96:	b29b      	uxth	r3, r3
 8006e98:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006e9a:	687a      	ldr	r2, [r7, #4]
 8006e9c:	683b      	ldr	r3, [r7, #0]
 8006e9e:	781b      	ldrb	r3, [r3, #0]
 8006ea0:	009b      	lsls	r3, r3, #2
 8006ea2:	4413      	add	r3, r2
 8006ea4:	881b      	ldrh	r3, [r3, #0]
 8006ea6:	b29b      	uxth	r3, r3
 8006ea8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006eac:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006eb0:	82bb      	strh	r3, [r7, #20]
 8006eb2:	687a      	ldr	r2, [r7, #4]
 8006eb4:	683b      	ldr	r3, [r7, #0]
 8006eb6:	781b      	ldrb	r3, [r3, #0]
 8006eb8:	009b      	lsls	r3, r3, #2
 8006eba:	441a      	add	r2, r3
 8006ebc:	8abb      	ldrh	r3, [r7, #20]
 8006ebe:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006ec2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006ec6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006eca:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006ece:	b29b      	uxth	r3, r3
 8006ed0:	8013      	strh	r3, [r2, #0]
 8006ed2:	e0a3      	b.n	800701c <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8006ed4:	687a      	ldr	r2, [r7, #4]
 8006ed6:	683b      	ldr	r3, [r7, #0]
 8006ed8:	781b      	ldrb	r3, [r3, #0]
 8006eda:	009b      	lsls	r3, r3, #2
 8006edc:	4413      	add	r3, r2
 8006ede:	881b      	ldrh	r3, [r3, #0]
 8006ee0:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 8006ee2:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 8006ee4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006ee8:	2b00      	cmp	r3, #0
 8006eea:	d01b      	beq.n	8006f24 <USB_DeactivateEndpoint+0x2d4>
 8006eec:	687a      	ldr	r2, [r7, #4]
 8006eee:	683b      	ldr	r3, [r7, #0]
 8006ef0:	781b      	ldrb	r3, [r3, #0]
 8006ef2:	009b      	lsls	r3, r3, #2
 8006ef4:	4413      	add	r3, r2
 8006ef6:	881b      	ldrh	r3, [r3, #0]
 8006ef8:	b29b      	uxth	r3, r3
 8006efa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006efe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006f02:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 8006f04:	687a      	ldr	r2, [r7, #4]
 8006f06:	683b      	ldr	r3, [r7, #0]
 8006f08:	781b      	ldrb	r3, [r3, #0]
 8006f0a:	009b      	lsls	r3, r3, #2
 8006f0c:	441a      	add	r2, r3
 8006f0e:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 8006f10:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006f14:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006f18:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006f1c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006f20:	b29b      	uxth	r3, r3
 8006f22:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8006f24:	687a      	ldr	r2, [r7, #4]
 8006f26:	683b      	ldr	r3, [r7, #0]
 8006f28:	781b      	ldrb	r3, [r3, #0]
 8006f2a:	009b      	lsls	r3, r3, #2
 8006f2c:	4413      	add	r3, r2
 8006f2e:	881b      	ldrh	r3, [r3, #0]
 8006f30:	857b      	strh	r3, [r7, #42]	@ 0x2a
 8006f32:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 8006f34:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d01b      	beq.n	8006f74 <USB_DeactivateEndpoint+0x324>
 8006f3c:	687a      	ldr	r2, [r7, #4]
 8006f3e:	683b      	ldr	r3, [r7, #0]
 8006f40:	781b      	ldrb	r3, [r3, #0]
 8006f42:	009b      	lsls	r3, r3, #2
 8006f44:	4413      	add	r3, r2
 8006f46:	881b      	ldrh	r3, [r3, #0]
 8006f48:	b29b      	uxth	r3, r3
 8006f4a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006f4e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006f52:	853b      	strh	r3, [r7, #40]	@ 0x28
 8006f54:	687a      	ldr	r2, [r7, #4]
 8006f56:	683b      	ldr	r3, [r7, #0]
 8006f58:	781b      	ldrb	r3, [r3, #0]
 8006f5a:	009b      	lsls	r3, r3, #2
 8006f5c:	441a      	add	r2, r3
 8006f5e:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 8006f60:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006f64:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006f68:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006f6c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8006f70:	b29b      	uxth	r3, r3
 8006f72:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 8006f74:	687a      	ldr	r2, [r7, #4]
 8006f76:	683b      	ldr	r3, [r7, #0]
 8006f78:	781b      	ldrb	r3, [r3, #0]
 8006f7a:	009b      	lsls	r3, r3, #2
 8006f7c:	4413      	add	r3, r2
 8006f7e:	881b      	ldrh	r3, [r3, #0]
 8006f80:	b29b      	uxth	r3, r3
 8006f82:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006f86:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006f8a:	84fb      	strh	r3, [r7, #38]	@ 0x26
 8006f8c:	687a      	ldr	r2, [r7, #4]
 8006f8e:	683b      	ldr	r3, [r7, #0]
 8006f90:	781b      	ldrb	r3, [r3, #0]
 8006f92:	009b      	lsls	r3, r3, #2
 8006f94:	441a      	add	r2, r3
 8006f96:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 8006f98:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006f9c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006fa0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8006fa4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006fa8:	b29b      	uxth	r3, r3
 8006faa:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8006fac:	687a      	ldr	r2, [r7, #4]
 8006fae:	683b      	ldr	r3, [r7, #0]
 8006fb0:	781b      	ldrb	r3, [r3, #0]
 8006fb2:	009b      	lsls	r3, r3, #2
 8006fb4:	4413      	add	r3, r2
 8006fb6:	881b      	ldrh	r3, [r3, #0]
 8006fb8:	b29b      	uxth	r3, r3
 8006fba:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006fbe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006fc2:	84bb      	strh	r3, [r7, #36]	@ 0x24
 8006fc4:	687a      	ldr	r2, [r7, #4]
 8006fc6:	683b      	ldr	r3, [r7, #0]
 8006fc8:	781b      	ldrb	r3, [r3, #0]
 8006fca:	009b      	lsls	r3, r3, #2
 8006fcc:	441a      	add	r2, r3
 8006fce:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8006fd0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8006fd4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8006fd8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8006fdc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8006fe0:	b29b      	uxth	r3, r3
 8006fe2:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8006fe4:	687a      	ldr	r2, [r7, #4]
 8006fe6:	683b      	ldr	r3, [r7, #0]
 8006fe8:	781b      	ldrb	r3, [r3, #0]
 8006fea:	009b      	lsls	r3, r3, #2
 8006fec:	4413      	add	r3, r2
 8006fee:	881b      	ldrh	r3, [r3, #0]
 8006ff0:	b29b      	uxth	r3, r3
 8006ff2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8006ff6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ffa:	847b      	strh	r3, [r7, #34]	@ 0x22
 8006ffc:	687a      	ldr	r2, [r7, #4]
 8006ffe:	683b      	ldr	r3, [r7, #0]
 8007000:	781b      	ldrb	r3, [r3, #0]
 8007002:	009b      	lsls	r3, r3, #2
 8007004:	441a      	add	r2, r3
 8007006:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8007008:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800700c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007010:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007014:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007018:	b29b      	uxth	r3, r3
 800701a:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800701c:	2300      	movs	r3, #0
}
 800701e:	4618      	mov	r0, r3
 8007020:	3734      	adds	r7, #52	@ 0x34
 8007022:	46bd      	mov	sp, r7
 8007024:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007028:	4770      	bx	lr

0800702a <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800702a:	b580      	push	{r7, lr}
 800702c:	b0c2      	sub	sp, #264	@ 0x108
 800702e:	af00      	add	r7, sp, #0
 8007030:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007034:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007038:	6018      	str	r0, [r3, #0]
 800703a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800703e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007042:	6019      	str	r1, [r3, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007044:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007048:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	785b      	ldrb	r3, [r3, #1]
 8007050:	2b01      	cmp	r3, #1
 8007052:	f040 86b7 	bne.w	8007dc4 <USB_EPStartXfer+0xd9a>
  {
    /*Multi packet transfer*/
    if (ep->xfer_len > ep->maxpacket)
 8007056:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800705a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	699a      	ldr	r2, [r3, #24]
 8007062:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007066:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800706a:	681b      	ldr	r3, [r3, #0]
 800706c:	691b      	ldr	r3, [r3, #16]
 800706e:	429a      	cmp	r2, r3
 8007070:	d908      	bls.n	8007084 <USB_EPStartXfer+0x5a>
    {
      len = ep->maxpacket;
 8007072:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007076:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	691b      	ldr	r3, [r3, #16]
 800707e:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8007082:	e007      	b.n	8007094 <USB_EPStartXfer+0x6a>
    }
    else
    {
      len = ep->xfer_len;
 8007084:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007088:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800708c:	681b      	ldr	r3, [r3, #0]
 800708e:	699b      	ldr	r3, [r3, #24]
 8007090:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 8007094:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007098:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	7b1b      	ldrb	r3, [r3, #12]
 80070a0:	2b00      	cmp	r3, #0
 80070a2:	d13a      	bne.n	800711a <USB_EPStartXfer+0xf0>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 80070a4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80070a8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	6959      	ldr	r1, [r3, #20]
 80070b0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80070b4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80070b8:	681b      	ldr	r3, [r3, #0]
 80070ba:	88da      	ldrh	r2, [r3, #6]
 80070bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80070c0:	b29b      	uxth	r3, r3
 80070c2:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 80070c6:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 80070ca:	6800      	ldr	r0, [r0, #0]
 80070cc:	f001 fc8d 	bl	80089ea <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 80070d0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80070d4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80070d8:	681b      	ldr	r3, [r3, #0]
 80070da:	613b      	str	r3, [r7, #16]
 80070dc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80070e0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80070e4:	681b      	ldr	r3, [r3, #0]
 80070e6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80070ea:	b29b      	uxth	r3, r3
 80070ec:	461a      	mov	r2, r3
 80070ee:	693b      	ldr	r3, [r7, #16]
 80070f0:	4413      	add	r3, r2
 80070f2:	613b      	str	r3, [r7, #16]
 80070f4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80070f8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80070fc:	681b      	ldr	r3, [r3, #0]
 80070fe:	781b      	ldrb	r3, [r3, #0]
 8007100:	00da      	lsls	r2, r3, #3
 8007102:	693b      	ldr	r3, [r7, #16]
 8007104:	4413      	add	r3, r2
 8007106:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800710a:	60fb      	str	r3, [r7, #12]
 800710c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007110:	b29a      	uxth	r2, r3
 8007112:	68fb      	ldr	r3, [r7, #12]
 8007114:	801a      	strh	r2, [r3, #0]
 8007116:	f000 be1f 	b.w	8007d58 <USB_EPStartXfer+0xd2e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800711a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800711e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	78db      	ldrb	r3, [r3, #3]
 8007126:	2b02      	cmp	r3, #2
 8007128:	f040 8462 	bne.w	80079f0 <USB_EPStartXfer+0x9c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800712c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007130:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	6a1a      	ldr	r2, [r3, #32]
 8007138:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800713c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007140:	681b      	ldr	r3, [r3, #0]
 8007142:	691b      	ldr	r3, [r3, #16]
 8007144:	429a      	cmp	r2, r3
 8007146:	f240 83df 	bls.w	8007908 <USB_EPStartXfer+0x8de>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800714a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800714e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007152:	681a      	ldr	r2, [r3, #0]
 8007154:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007158:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800715c:	681b      	ldr	r3, [r3, #0]
 800715e:	781b      	ldrb	r3, [r3, #0]
 8007160:	009b      	lsls	r3, r3, #2
 8007162:	4413      	add	r3, r2
 8007164:	881b      	ldrh	r3, [r3, #0]
 8007166:	b29b      	uxth	r3, r3
 8007168:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800716c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007170:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8007174:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007178:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800717c:	681a      	ldr	r2, [r3, #0]
 800717e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007182:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007186:	681b      	ldr	r3, [r3, #0]
 8007188:	781b      	ldrb	r3, [r3, #0]
 800718a:	009b      	lsls	r3, r3, #2
 800718c:	441a      	add	r2, r3
 800718e:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8007192:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007196:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800719a:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800719e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80071a2:	b29b      	uxth	r3, r3
 80071a4:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 80071a6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80071aa:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80071ae:	681b      	ldr	r3, [r3, #0]
 80071b0:	6a1a      	ldr	r2, [r3, #32]
 80071b2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80071b6:	1ad2      	subs	r2, r2, r3
 80071b8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80071bc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80071c0:	681b      	ldr	r3, [r3, #0]
 80071c2:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 80071c4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80071c8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80071cc:	681a      	ldr	r2, [r3, #0]
 80071ce:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80071d2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80071d6:	681b      	ldr	r3, [r3, #0]
 80071d8:	781b      	ldrb	r3, [r3, #0]
 80071da:	009b      	lsls	r3, r3, #2
 80071dc:	4413      	add	r3, r2
 80071de:	881b      	ldrh	r3, [r3, #0]
 80071e0:	b29b      	uxth	r3, r3
 80071e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80071e6:	2b00      	cmp	r3, #0
 80071e8:	f000 81c7 	beq.w	800757a <USB_EPStartXfer+0x550>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 80071ec:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80071f0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80071f4:	681b      	ldr	r3, [r3, #0]
 80071f6:	633b      	str	r3, [r7, #48]	@ 0x30
 80071f8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80071fc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007200:	681b      	ldr	r3, [r3, #0]
 8007202:	785b      	ldrb	r3, [r3, #1]
 8007204:	2b00      	cmp	r3, #0
 8007206:	d177      	bne.n	80072f8 <USB_EPStartXfer+0x2ce>
 8007208:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800720c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007214:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007218:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800721c:	681b      	ldr	r3, [r3, #0]
 800721e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007222:	b29b      	uxth	r3, r3
 8007224:	461a      	mov	r2, r3
 8007226:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007228:	4413      	add	r3, r2
 800722a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800722c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007230:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	781b      	ldrb	r3, [r3, #0]
 8007238:	00da      	lsls	r2, r3, #3
 800723a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800723c:	4413      	add	r3, r2
 800723e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007242:	627b      	str	r3, [r7, #36]	@ 0x24
 8007244:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007246:	881b      	ldrh	r3, [r3, #0]
 8007248:	b29b      	uxth	r3, r3
 800724a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800724e:	b29a      	uxth	r2, r3
 8007250:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007252:	801a      	strh	r2, [r3, #0]
 8007254:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007258:	2b00      	cmp	r3, #0
 800725a:	d10a      	bne.n	8007272 <USB_EPStartXfer+0x248>
 800725c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800725e:	881b      	ldrh	r3, [r3, #0]
 8007260:	b29b      	uxth	r3, r3
 8007262:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007266:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800726a:	b29a      	uxth	r2, r3
 800726c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800726e:	801a      	strh	r2, [r3, #0]
 8007270:	e067      	b.n	8007342 <USB_EPStartXfer+0x318>
 8007272:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007276:	2b3e      	cmp	r3, #62	@ 0x3e
 8007278:	d81c      	bhi.n	80072b4 <USB_EPStartXfer+0x28a>
 800727a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800727e:	085b      	lsrs	r3, r3, #1
 8007280:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8007284:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007288:	f003 0301 	and.w	r3, r3, #1
 800728c:	2b00      	cmp	r3, #0
 800728e:	d004      	beq.n	800729a <USB_EPStartXfer+0x270>
 8007290:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 8007294:	3301      	adds	r3, #1
 8007296:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 800729a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800729c:	881b      	ldrh	r3, [r3, #0]
 800729e:	b29a      	uxth	r2, r3
 80072a0:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 80072a4:	b29b      	uxth	r3, r3
 80072a6:	029b      	lsls	r3, r3, #10
 80072a8:	b29b      	uxth	r3, r3
 80072aa:	4313      	orrs	r3, r2
 80072ac:	b29a      	uxth	r2, r3
 80072ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072b0:	801a      	strh	r2, [r3, #0]
 80072b2:	e046      	b.n	8007342 <USB_EPStartXfer+0x318>
 80072b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80072b8:	095b      	lsrs	r3, r3, #5
 80072ba:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80072be:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80072c2:	f003 031f 	and.w	r3, r3, #31
 80072c6:	2b00      	cmp	r3, #0
 80072c8:	d104      	bne.n	80072d4 <USB_EPStartXfer+0x2aa>
 80072ca:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 80072ce:	3b01      	subs	r3, #1
 80072d0:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 80072d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072d6:	881b      	ldrh	r3, [r3, #0]
 80072d8:	b29a      	uxth	r2, r3
 80072da:	f8d7 3100 	ldr.w	r3, [r7, #256]	@ 0x100
 80072de:	b29b      	uxth	r3, r3
 80072e0:	029b      	lsls	r3, r3, #10
 80072e2:	b29b      	uxth	r3, r3
 80072e4:	4313      	orrs	r3, r2
 80072e6:	b29b      	uxth	r3, r3
 80072e8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80072ec:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80072f0:	b29a      	uxth	r2, r3
 80072f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80072f4:	801a      	strh	r2, [r3, #0]
 80072f6:	e024      	b.n	8007342 <USB_EPStartXfer+0x318>
 80072f8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80072fc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	785b      	ldrb	r3, [r3, #1]
 8007304:	2b01      	cmp	r3, #1
 8007306:	d11c      	bne.n	8007342 <USB_EPStartXfer+0x318>
 8007308:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800730c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007310:	681b      	ldr	r3, [r3, #0]
 8007312:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007316:	b29b      	uxth	r3, r3
 8007318:	461a      	mov	r2, r3
 800731a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800731c:	4413      	add	r3, r2
 800731e:	633b      	str	r3, [r7, #48]	@ 0x30
 8007320:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007324:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	781b      	ldrb	r3, [r3, #0]
 800732c:	00da      	lsls	r2, r3, #3
 800732e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007330:	4413      	add	r3, r2
 8007332:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007336:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007338:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800733c:	b29a      	uxth	r2, r3
 800733e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007340:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 8007342:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007346:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	895b      	ldrh	r3, [r3, #10]
 800734e:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007352:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007356:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800735a:	681b      	ldr	r3, [r3, #0]
 800735c:	6959      	ldr	r1, [r3, #20]
 800735e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007362:	b29b      	uxth	r3, r3
 8007364:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8007368:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 800736c:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8007370:	6800      	ldr	r0, [r0, #0]
 8007372:	f001 fb3a 	bl	80089ea <USB_WritePMA>
            ep->xfer_buff += len;
 8007376:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800737a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800737e:	681b      	ldr	r3, [r3, #0]
 8007380:	695a      	ldr	r2, [r3, #20]
 8007382:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007386:	441a      	add	r2, r3
 8007388:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800738c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007390:	681b      	ldr	r3, [r3, #0]
 8007392:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8007394:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007398:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	6a1a      	ldr	r2, [r3, #32]
 80073a0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80073a4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80073a8:	681b      	ldr	r3, [r3, #0]
 80073aa:	691b      	ldr	r3, [r3, #16]
 80073ac:	429a      	cmp	r2, r3
 80073ae:	d90f      	bls.n	80073d0 <USB_EPStartXfer+0x3a6>
            {
              ep->xfer_len_db -= len;
 80073b0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80073b4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80073b8:	681b      	ldr	r3, [r3, #0]
 80073ba:	6a1a      	ldr	r2, [r3, #32]
 80073bc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80073c0:	1ad2      	subs	r2, r2, r3
 80073c2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80073c6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80073ca:	681b      	ldr	r3, [r3, #0]
 80073cc:	621a      	str	r2, [r3, #32]
 80073ce:	e00e      	b.n	80073ee <USB_EPStartXfer+0x3c4>
            }
            else
            {
              len = ep->xfer_len_db;
 80073d0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80073d4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80073d8:	681b      	ldr	r3, [r3, #0]
 80073da:	6a1b      	ldr	r3, [r3, #32]
 80073dc:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
              ep->xfer_len_db = 0U;
 80073e0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80073e4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	2200      	movs	r2, #0
 80073ec:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 80073ee:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80073f2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80073f6:	681b      	ldr	r3, [r3, #0]
 80073f8:	785b      	ldrb	r3, [r3, #1]
 80073fa:	2b00      	cmp	r3, #0
 80073fc:	d177      	bne.n	80074ee <USB_EPStartXfer+0x4c4>
 80073fe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007402:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	61bb      	str	r3, [r7, #24]
 800740a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800740e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007412:	681b      	ldr	r3, [r3, #0]
 8007414:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007418:	b29b      	uxth	r3, r3
 800741a:	461a      	mov	r2, r3
 800741c:	69bb      	ldr	r3, [r7, #24]
 800741e:	4413      	add	r3, r2
 8007420:	61bb      	str	r3, [r7, #24]
 8007422:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007426:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	781b      	ldrb	r3, [r3, #0]
 800742e:	00da      	lsls	r2, r3, #3
 8007430:	69bb      	ldr	r3, [r7, #24]
 8007432:	4413      	add	r3, r2
 8007434:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007438:	617b      	str	r3, [r7, #20]
 800743a:	697b      	ldr	r3, [r7, #20]
 800743c:	881b      	ldrh	r3, [r3, #0]
 800743e:	b29b      	uxth	r3, r3
 8007440:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007444:	b29a      	uxth	r2, r3
 8007446:	697b      	ldr	r3, [r7, #20]
 8007448:	801a      	strh	r2, [r3, #0]
 800744a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800744e:	2b00      	cmp	r3, #0
 8007450:	d10a      	bne.n	8007468 <USB_EPStartXfer+0x43e>
 8007452:	697b      	ldr	r3, [r7, #20]
 8007454:	881b      	ldrh	r3, [r3, #0]
 8007456:	b29b      	uxth	r3, r3
 8007458:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800745c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007460:	b29a      	uxth	r2, r3
 8007462:	697b      	ldr	r3, [r7, #20]
 8007464:	801a      	strh	r2, [r3, #0]
 8007466:	e06d      	b.n	8007544 <USB_EPStartXfer+0x51a>
 8007468:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800746c:	2b3e      	cmp	r3, #62	@ 0x3e
 800746e:	d81c      	bhi.n	80074aa <USB_EPStartXfer+0x480>
 8007470:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007474:	085b      	lsrs	r3, r3, #1
 8007476:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 800747a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800747e:	f003 0301 	and.w	r3, r3, #1
 8007482:	2b00      	cmp	r3, #0
 8007484:	d004      	beq.n	8007490 <USB_EPStartXfer+0x466>
 8007486:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800748a:	3301      	adds	r3, #1
 800748c:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8007490:	697b      	ldr	r3, [r7, #20]
 8007492:	881b      	ldrh	r3, [r3, #0]
 8007494:	b29a      	uxth	r2, r3
 8007496:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800749a:	b29b      	uxth	r3, r3
 800749c:	029b      	lsls	r3, r3, #10
 800749e:	b29b      	uxth	r3, r3
 80074a0:	4313      	orrs	r3, r2
 80074a2:	b29a      	uxth	r2, r3
 80074a4:	697b      	ldr	r3, [r7, #20]
 80074a6:	801a      	strh	r2, [r3, #0]
 80074a8:	e04c      	b.n	8007544 <USB_EPStartXfer+0x51a>
 80074aa:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80074ae:	095b      	lsrs	r3, r3, #5
 80074b0:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80074b4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80074b8:	f003 031f 	and.w	r3, r3, #31
 80074bc:	2b00      	cmp	r3, #0
 80074be:	d104      	bne.n	80074ca <USB_EPStartXfer+0x4a0>
 80074c0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80074c4:	3b01      	subs	r3, #1
 80074c6:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 80074ca:	697b      	ldr	r3, [r7, #20]
 80074cc:	881b      	ldrh	r3, [r3, #0]
 80074ce:	b29a      	uxth	r2, r3
 80074d0:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80074d4:	b29b      	uxth	r3, r3
 80074d6:	029b      	lsls	r3, r3, #10
 80074d8:	b29b      	uxth	r3, r3
 80074da:	4313      	orrs	r3, r2
 80074dc:	b29b      	uxth	r3, r3
 80074de:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80074e2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80074e6:	b29a      	uxth	r2, r3
 80074e8:	697b      	ldr	r3, [r7, #20]
 80074ea:	801a      	strh	r2, [r3, #0]
 80074ec:	e02a      	b.n	8007544 <USB_EPStartXfer+0x51a>
 80074ee:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80074f2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80074f6:	681b      	ldr	r3, [r3, #0]
 80074f8:	785b      	ldrb	r3, [r3, #1]
 80074fa:	2b01      	cmp	r3, #1
 80074fc:	d122      	bne.n	8007544 <USB_EPStartXfer+0x51a>
 80074fe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007502:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007506:	681b      	ldr	r3, [r3, #0]
 8007508:	623b      	str	r3, [r7, #32]
 800750a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800750e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007512:	681b      	ldr	r3, [r3, #0]
 8007514:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007518:	b29b      	uxth	r3, r3
 800751a:	461a      	mov	r2, r3
 800751c:	6a3b      	ldr	r3, [r7, #32]
 800751e:	4413      	add	r3, r2
 8007520:	623b      	str	r3, [r7, #32]
 8007522:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007526:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	781b      	ldrb	r3, [r3, #0]
 800752e:	00da      	lsls	r2, r3, #3
 8007530:	6a3b      	ldr	r3, [r7, #32]
 8007532:	4413      	add	r3, r2
 8007534:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007538:	61fb      	str	r3, [r7, #28]
 800753a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800753e:	b29a      	uxth	r2, r3
 8007540:	69fb      	ldr	r3, [r7, #28]
 8007542:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 8007544:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007548:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	891b      	ldrh	r3, [r3, #8]
 8007550:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007554:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007558:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	6959      	ldr	r1, [r3, #20]
 8007560:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007564:	b29b      	uxth	r3, r3
 8007566:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800756a:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 800756e:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8007572:	6800      	ldr	r0, [r0, #0]
 8007574:	f001 fa39 	bl	80089ea <USB_WritePMA>
 8007578:	e3ee      	b.n	8007d58 <USB_EPStartXfer+0xd2e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800757a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800757e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	785b      	ldrb	r3, [r3, #1]
 8007586:	2b00      	cmp	r3, #0
 8007588:	d177      	bne.n	800767a <USB_EPStartXfer+0x650>
 800758a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800758e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007596:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800759a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800759e:	681b      	ldr	r3, [r3, #0]
 80075a0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80075a4:	b29b      	uxth	r3, r3
 80075a6:	461a      	mov	r2, r3
 80075a8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80075aa:	4413      	add	r3, r2
 80075ac:	64bb      	str	r3, [r7, #72]	@ 0x48
 80075ae:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80075b2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	781b      	ldrb	r3, [r3, #0]
 80075ba:	00da      	lsls	r2, r3, #3
 80075bc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80075be:	4413      	add	r3, r2
 80075c0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80075c4:	647b      	str	r3, [r7, #68]	@ 0x44
 80075c6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80075c8:	881b      	ldrh	r3, [r3, #0]
 80075ca:	b29b      	uxth	r3, r3
 80075cc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80075d0:	b29a      	uxth	r2, r3
 80075d2:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80075d4:	801a      	strh	r2, [r3, #0]
 80075d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80075da:	2b00      	cmp	r3, #0
 80075dc:	d10a      	bne.n	80075f4 <USB_EPStartXfer+0x5ca>
 80075de:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80075e0:	881b      	ldrh	r3, [r3, #0]
 80075e2:	b29b      	uxth	r3, r3
 80075e4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80075e8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80075ec:	b29a      	uxth	r2, r3
 80075ee:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80075f0:	801a      	strh	r2, [r3, #0]
 80075f2:	e06d      	b.n	80076d0 <USB_EPStartXfer+0x6a6>
 80075f4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80075f8:	2b3e      	cmp	r3, #62	@ 0x3e
 80075fa:	d81c      	bhi.n	8007636 <USB_EPStartXfer+0x60c>
 80075fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007600:	085b      	lsrs	r3, r3, #1
 8007602:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8007606:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800760a:	f003 0301 	and.w	r3, r3, #1
 800760e:	2b00      	cmp	r3, #0
 8007610:	d004      	beq.n	800761c <USB_EPStartXfer+0x5f2>
 8007612:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8007616:	3301      	adds	r3, #1
 8007618:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 800761c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800761e:	881b      	ldrh	r3, [r3, #0]
 8007620:	b29a      	uxth	r2, r3
 8007622:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8007626:	b29b      	uxth	r3, r3
 8007628:	029b      	lsls	r3, r3, #10
 800762a:	b29b      	uxth	r3, r3
 800762c:	4313      	orrs	r3, r2
 800762e:	b29a      	uxth	r2, r3
 8007630:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007632:	801a      	strh	r2, [r3, #0]
 8007634:	e04c      	b.n	80076d0 <USB_EPStartXfer+0x6a6>
 8007636:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800763a:	095b      	lsrs	r3, r3, #5
 800763c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8007640:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007644:	f003 031f 	and.w	r3, r3, #31
 8007648:	2b00      	cmp	r3, #0
 800764a:	d104      	bne.n	8007656 <USB_EPStartXfer+0x62c>
 800764c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8007650:	3b01      	subs	r3, #1
 8007652:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8007656:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007658:	881b      	ldrh	r3, [r3, #0]
 800765a:	b29a      	uxth	r2, r3
 800765c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8007660:	b29b      	uxth	r3, r3
 8007662:	029b      	lsls	r3, r3, #10
 8007664:	b29b      	uxth	r3, r3
 8007666:	4313      	orrs	r3, r2
 8007668:	b29b      	uxth	r3, r3
 800766a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800766e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007672:	b29a      	uxth	r2, r3
 8007674:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007676:	801a      	strh	r2, [r3, #0]
 8007678:	e02a      	b.n	80076d0 <USB_EPStartXfer+0x6a6>
 800767a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800767e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	785b      	ldrb	r3, [r3, #1]
 8007686:	2b01      	cmp	r3, #1
 8007688:	d122      	bne.n	80076d0 <USB_EPStartXfer+0x6a6>
 800768a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800768e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	653b      	str	r3, [r7, #80]	@ 0x50
 8007696:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800769a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800769e:	681b      	ldr	r3, [r3, #0]
 80076a0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80076a4:	b29b      	uxth	r3, r3
 80076a6:	461a      	mov	r2, r3
 80076a8:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80076aa:	4413      	add	r3, r2
 80076ac:	653b      	str	r3, [r7, #80]	@ 0x50
 80076ae:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80076b2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80076b6:	681b      	ldr	r3, [r3, #0]
 80076b8:	781b      	ldrb	r3, [r3, #0]
 80076ba:	00da      	lsls	r2, r3, #3
 80076bc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80076be:	4413      	add	r3, r2
 80076c0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80076c4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80076c6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80076ca:	b29a      	uxth	r2, r3
 80076cc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80076ce:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 80076d0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80076d4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	891b      	ldrh	r3, [r3, #8]
 80076dc:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80076e0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80076e4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80076e8:	681b      	ldr	r3, [r3, #0]
 80076ea:	6959      	ldr	r1, [r3, #20]
 80076ec:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80076f0:	b29b      	uxth	r3, r3
 80076f2:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80076f6:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 80076fa:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 80076fe:	6800      	ldr	r0, [r0, #0]
 8007700:	f001 f973 	bl	80089ea <USB_WritePMA>
            ep->xfer_buff += len;
 8007704:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007708:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800770c:	681b      	ldr	r3, [r3, #0]
 800770e:	695a      	ldr	r2, [r3, #20]
 8007710:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007714:	441a      	add	r2, r3
 8007716:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800771a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800771e:	681b      	ldr	r3, [r3, #0]
 8007720:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 8007722:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007726:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800772a:	681b      	ldr	r3, [r3, #0]
 800772c:	6a1a      	ldr	r2, [r3, #32]
 800772e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007732:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007736:	681b      	ldr	r3, [r3, #0]
 8007738:	691b      	ldr	r3, [r3, #16]
 800773a:	429a      	cmp	r2, r3
 800773c:	d90f      	bls.n	800775e <USB_EPStartXfer+0x734>
            {
              ep->xfer_len_db -= len;
 800773e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007742:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007746:	681b      	ldr	r3, [r3, #0]
 8007748:	6a1a      	ldr	r2, [r3, #32]
 800774a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800774e:	1ad2      	subs	r2, r2, r3
 8007750:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007754:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007758:	681b      	ldr	r3, [r3, #0]
 800775a:	621a      	str	r2, [r3, #32]
 800775c:	e00e      	b.n	800777c <USB_EPStartXfer+0x752>
            }
            else
            {
              len = ep->xfer_len_db;
 800775e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007762:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	6a1b      	ldr	r3, [r3, #32]
 800776a:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
              ep->xfer_len_db = 0U;
 800776e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007772:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007776:	681b      	ldr	r3, [r3, #0]
 8007778:	2200      	movs	r2, #0
 800777a:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800777c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007780:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007784:	681b      	ldr	r3, [r3, #0]
 8007786:	643b      	str	r3, [r7, #64]	@ 0x40
 8007788:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800778c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	785b      	ldrb	r3, [r3, #1]
 8007794:	2b00      	cmp	r3, #0
 8007796:	d177      	bne.n	8007888 <USB_EPStartXfer+0x85e>
 8007798:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800779c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80077a0:	681b      	ldr	r3, [r3, #0]
 80077a2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80077a4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80077a8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80077b2:	b29b      	uxth	r3, r3
 80077b4:	461a      	mov	r2, r3
 80077b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80077b8:	4413      	add	r3, r2
 80077ba:	63bb      	str	r3, [r7, #56]	@ 0x38
 80077bc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80077c0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80077c4:	681b      	ldr	r3, [r3, #0]
 80077c6:	781b      	ldrb	r3, [r3, #0]
 80077c8:	00da      	lsls	r2, r3, #3
 80077ca:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80077cc:	4413      	add	r3, r2
 80077ce:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80077d2:	637b      	str	r3, [r7, #52]	@ 0x34
 80077d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80077d6:	881b      	ldrh	r3, [r3, #0]
 80077d8:	b29b      	uxth	r3, r3
 80077da:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80077de:	b29a      	uxth	r2, r3
 80077e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80077e2:	801a      	strh	r2, [r3, #0]
 80077e4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80077e8:	2b00      	cmp	r3, #0
 80077ea:	d10a      	bne.n	8007802 <USB_EPStartXfer+0x7d8>
 80077ec:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80077ee:	881b      	ldrh	r3, [r3, #0]
 80077f0:	b29b      	uxth	r3, r3
 80077f2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80077f6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80077fa:	b29a      	uxth	r2, r3
 80077fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80077fe:	801a      	strh	r2, [r3, #0]
 8007800:	e067      	b.n	80078d2 <USB_EPStartXfer+0x8a8>
 8007802:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007806:	2b3e      	cmp	r3, #62	@ 0x3e
 8007808:	d81c      	bhi.n	8007844 <USB_EPStartXfer+0x81a>
 800780a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800780e:	085b      	lsrs	r3, r3, #1
 8007810:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8007814:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007818:	f003 0301 	and.w	r3, r3, #1
 800781c:	2b00      	cmp	r3, #0
 800781e:	d004      	beq.n	800782a <USB_EPStartXfer+0x800>
 8007820:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007824:	3301      	adds	r3, #1
 8007826:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800782a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800782c:	881b      	ldrh	r3, [r3, #0]
 800782e:	b29a      	uxth	r2, r3
 8007830:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8007834:	b29b      	uxth	r3, r3
 8007836:	029b      	lsls	r3, r3, #10
 8007838:	b29b      	uxth	r3, r3
 800783a:	4313      	orrs	r3, r2
 800783c:	b29a      	uxth	r2, r3
 800783e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007840:	801a      	strh	r2, [r3, #0]
 8007842:	e046      	b.n	80078d2 <USB_EPStartXfer+0x8a8>
 8007844:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007848:	095b      	lsrs	r3, r3, #5
 800784a:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 800784e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007852:	f003 031f 	and.w	r3, r3, #31
 8007856:	2b00      	cmp	r3, #0
 8007858:	d104      	bne.n	8007864 <USB_EPStartXfer+0x83a>
 800785a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800785e:	3b01      	subs	r3, #1
 8007860:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 8007864:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007866:	881b      	ldrh	r3, [r3, #0]
 8007868:	b29a      	uxth	r2, r3
 800786a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800786e:	b29b      	uxth	r3, r3
 8007870:	029b      	lsls	r3, r3, #10
 8007872:	b29b      	uxth	r3, r3
 8007874:	4313      	orrs	r3, r2
 8007876:	b29b      	uxth	r3, r3
 8007878:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800787c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007880:	b29a      	uxth	r2, r3
 8007882:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007884:	801a      	strh	r2, [r3, #0]
 8007886:	e024      	b.n	80078d2 <USB_EPStartXfer+0x8a8>
 8007888:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800788c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007890:	681b      	ldr	r3, [r3, #0]
 8007892:	785b      	ldrb	r3, [r3, #1]
 8007894:	2b01      	cmp	r3, #1
 8007896:	d11c      	bne.n	80078d2 <USB_EPStartXfer+0x8a8>
 8007898:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800789c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80078a6:	b29b      	uxth	r3, r3
 80078a8:	461a      	mov	r2, r3
 80078aa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80078ac:	4413      	add	r3, r2
 80078ae:	643b      	str	r3, [r7, #64]	@ 0x40
 80078b0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80078b4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80078b8:	681b      	ldr	r3, [r3, #0]
 80078ba:	781b      	ldrb	r3, [r3, #0]
 80078bc:	00da      	lsls	r2, r3, #3
 80078be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80078c0:	4413      	add	r3, r2
 80078c2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80078c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80078c8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80078cc:	b29a      	uxth	r2, r3
 80078ce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80078d0:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 80078d2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80078d6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	895b      	ldrh	r3, [r3, #10]
 80078de:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80078e2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80078e6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	6959      	ldr	r1, [r3, #20]
 80078ee:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80078f2:	b29b      	uxth	r3, r3
 80078f4:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80078f8:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 80078fc:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8007900:	6800      	ldr	r0, [r0, #0]
 8007902:	f001 f872 	bl	80089ea <USB_WritePMA>
 8007906:	e227      	b.n	8007d58 <USB_EPStartXfer+0xd2e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 8007908:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800790c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007910:	681b      	ldr	r3, [r3, #0]
 8007912:	6a1b      	ldr	r3, [r3, #32]
 8007914:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8007918:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800791c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007920:	681a      	ldr	r2, [r3, #0]
 8007922:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007926:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	781b      	ldrb	r3, [r3, #0]
 800792e:	009b      	lsls	r3, r3, #2
 8007930:	4413      	add	r3, r2
 8007932:	881b      	ldrh	r3, [r3, #0]
 8007934:	b29b      	uxth	r3, r3
 8007936:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800793a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800793e:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 8007942:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007946:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800794a:	681a      	ldr	r2, [r3, #0]
 800794c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007950:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007954:	681b      	ldr	r3, [r3, #0]
 8007956:	781b      	ldrb	r3, [r3, #0]
 8007958:	009b      	lsls	r3, r3, #2
 800795a:	441a      	add	r2, r3
 800795c:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 8007960:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007964:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007968:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800796c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007970:	b29b      	uxth	r3, r3
 8007972:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8007974:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007978:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800797c:	681b      	ldr	r3, [r3, #0]
 800797e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007980:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007984:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800798e:	b29b      	uxth	r3, r3
 8007990:	461a      	mov	r2, r3
 8007992:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007994:	4413      	add	r3, r2
 8007996:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007998:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800799c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80079a0:	681b      	ldr	r3, [r3, #0]
 80079a2:	781b      	ldrb	r3, [r3, #0]
 80079a4:	00da      	lsls	r2, r3, #3
 80079a6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80079a8:	4413      	add	r3, r2
 80079aa:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80079ae:	65bb      	str	r3, [r7, #88]	@ 0x58
 80079b0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80079b4:	b29a      	uxth	r2, r3
 80079b6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80079b8:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 80079ba:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80079be:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80079c2:	681b      	ldr	r3, [r3, #0]
 80079c4:	891b      	ldrh	r3, [r3, #8]
 80079c6:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 80079ca:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80079ce:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80079d2:	681b      	ldr	r3, [r3, #0]
 80079d4:	6959      	ldr	r1, [r3, #20]
 80079d6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80079da:	b29b      	uxth	r3, r3
 80079dc:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 80079e0:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 80079e4:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 80079e8:	6800      	ldr	r0, [r0, #0]
 80079ea:	f000 fffe 	bl	80089ea <USB_WritePMA>
 80079ee:	e1b3      	b.n	8007d58 <USB_EPStartXfer+0xd2e>
        }
      }
      else /* manage isochronous double buffer IN mode */
      {
        /* each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 80079f0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80079f4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80079f8:	681b      	ldr	r3, [r3, #0]
 80079fa:	6a1a      	ldr	r2, [r3, #32]
 80079fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007a00:	1ad2      	subs	r2, r2, r3
 8007a02:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007a06:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007a0a:	681b      	ldr	r3, [r3, #0]
 8007a0c:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8007a0e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007a12:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007a16:	681a      	ldr	r2, [r3, #0]
 8007a18:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007a1c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	781b      	ldrb	r3, [r3, #0]
 8007a24:	009b      	lsls	r3, r3, #2
 8007a26:	4413      	add	r3, r2
 8007a28:	881b      	ldrh	r3, [r3, #0]
 8007a2a:	b29b      	uxth	r3, r3
 8007a2c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	f000 80c6 	beq.w	8007bc2 <USB_EPStartXfer+0xb98>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8007a36:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007a3a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	673b      	str	r3, [r7, #112]	@ 0x70
 8007a42:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007a46:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007a4a:	681b      	ldr	r3, [r3, #0]
 8007a4c:	785b      	ldrb	r3, [r3, #1]
 8007a4e:	2b00      	cmp	r3, #0
 8007a50:	d177      	bne.n	8007b42 <USB_EPStartXfer+0xb18>
 8007a52:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007a56:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007a5a:	681b      	ldr	r3, [r3, #0]
 8007a5c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007a5e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007a62:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007a6c:	b29b      	uxth	r3, r3
 8007a6e:	461a      	mov	r2, r3
 8007a70:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007a72:	4413      	add	r3, r2
 8007a74:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007a76:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007a7a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007a7e:	681b      	ldr	r3, [r3, #0]
 8007a80:	781b      	ldrb	r3, [r3, #0]
 8007a82:	00da      	lsls	r2, r3, #3
 8007a84:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007a86:	4413      	add	r3, r2
 8007a88:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007a8c:	667b      	str	r3, [r7, #100]	@ 0x64
 8007a8e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007a90:	881b      	ldrh	r3, [r3, #0]
 8007a92:	b29b      	uxth	r3, r3
 8007a94:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007a98:	b29a      	uxth	r2, r3
 8007a9a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007a9c:	801a      	strh	r2, [r3, #0]
 8007a9e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007aa2:	2b00      	cmp	r3, #0
 8007aa4:	d10a      	bne.n	8007abc <USB_EPStartXfer+0xa92>
 8007aa6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007aa8:	881b      	ldrh	r3, [r3, #0]
 8007aaa:	b29b      	uxth	r3, r3
 8007aac:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007ab0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007ab4:	b29a      	uxth	r2, r3
 8007ab6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007ab8:	801a      	strh	r2, [r3, #0]
 8007aba:	e067      	b.n	8007b8c <USB_EPStartXfer+0xb62>
 8007abc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ac0:	2b3e      	cmp	r3, #62	@ 0x3e
 8007ac2:	d81c      	bhi.n	8007afe <USB_EPStartXfer+0xad4>
 8007ac4:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ac8:	085b      	lsrs	r3, r3, #1
 8007aca:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8007ace:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ad2:	f003 0301 	and.w	r3, r3, #1
 8007ad6:	2b00      	cmp	r3, #0
 8007ad8:	d004      	beq.n	8007ae4 <USB_EPStartXfer+0xaba>
 8007ada:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8007ade:	3301      	adds	r3, #1
 8007ae0:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8007ae4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007ae6:	881b      	ldrh	r3, [r3, #0]
 8007ae8:	b29a      	uxth	r2, r3
 8007aea:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8007aee:	b29b      	uxth	r3, r3
 8007af0:	029b      	lsls	r3, r3, #10
 8007af2:	b29b      	uxth	r3, r3
 8007af4:	4313      	orrs	r3, r2
 8007af6:	b29a      	uxth	r2, r3
 8007af8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007afa:	801a      	strh	r2, [r3, #0]
 8007afc:	e046      	b.n	8007b8c <USB_EPStartXfer+0xb62>
 8007afe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b02:	095b      	lsrs	r3, r3, #5
 8007b04:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8007b08:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b0c:	f003 031f 	and.w	r3, r3, #31
 8007b10:	2b00      	cmp	r3, #0
 8007b12:	d104      	bne.n	8007b1e <USB_EPStartXfer+0xaf4>
 8007b14:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8007b18:	3b01      	subs	r3, #1
 8007b1a:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 8007b1e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007b20:	881b      	ldrh	r3, [r3, #0]
 8007b22:	b29a      	uxth	r2, r3
 8007b24:	f8d7 30f0 	ldr.w	r3, [r7, #240]	@ 0xf0
 8007b28:	b29b      	uxth	r3, r3
 8007b2a:	029b      	lsls	r3, r3, #10
 8007b2c:	b29b      	uxth	r3, r3
 8007b2e:	4313      	orrs	r3, r2
 8007b30:	b29b      	uxth	r3, r3
 8007b32:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007b36:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007b3a:	b29a      	uxth	r2, r3
 8007b3c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007b3e:	801a      	strh	r2, [r3, #0]
 8007b40:	e024      	b.n	8007b8c <USB_EPStartXfer+0xb62>
 8007b42:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007b46:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007b4a:	681b      	ldr	r3, [r3, #0]
 8007b4c:	785b      	ldrb	r3, [r3, #1]
 8007b4e:	2b01      	cmp	r3, #1
 8007b50:	d11c      	bne.n	8007b8c <USB_EPStartXfer+0xb62>
 8007b52:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007b56:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007b60:	b29b      	uxth	r3, r3
 8007b62:	461a      	mov	r2, r3
 8007b64:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007b66:	4413      	add	r3, r2
 8007b68:	673b      	str	r3, [r7, #112]	@ 0x70
 8007b6a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007b6e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007b72:	681b      	ldr	r3, [r3, #0]
 8007b74:	781b      	ldrb	r3, [r3, #0]
 8007b76:	00da      	lsls	r2, r3, #3
 8007b78:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007b7a:	4413      	add	r3, r2
 8007b7c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007b80:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8007b82:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007b86:	b29a      	uxth	r2, r3
 8007b88:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007b8a:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 8007b8c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007b90:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	895b      	ldrh	r3, [r3, #10]
 8007b98:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007b9c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007ba0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007ba4:	681b      	ldr	r3, [r3, #0]
 8007ba6:	6959      	ldr	r1, [r3, #20]
 8007ba8:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007bac:	b29b      	uxth	r3, r3
 8007bae:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8007bb2:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8007bb6:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8007bba:	6800      	ldr	r0, [r0, #0]
 8007bbc:	f000 ff15 	bl	80089ea <USB_WritePMA>
 8007bc0:	e0ca      	b.n	8007d58 <USB_EPStartXfer+0xd2e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8007bc2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007bc6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	785b      	ldrb	r3, [r3, #1]
 8007bce:	2b00      	cmp	r3, #0
 8007bd0:	d177      	bne.n	8007cc2 <USB_EPStartXfer+0xc98>
 8007bd2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007bd6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007bda:	681b      	ldr	r3, [r3, #0]
 8007bdc:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007bde:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007be2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007bec:	b29b      	uxth	r3, r3
 8007bee:	461a      	mov	r2, r3
 8007bf0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007bf2:	4413      	add	r3, r2
 8007bf4:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8007bf6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007bfa:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	781b      	ldrb	r3, [r3, #0]
 8007c02:	00da      	lsls	r2, r3, #3
 8007c04:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8007c06:	4413      	add	r3, r2
 8007c08:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007c0c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8007c0e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007c10:	881b      	ldrh	r3, [r3, #0]
 8007c12:	b29b      	uxth	r3, r3
 8007c14:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007c18:	b29a      	uxth	r2, r3
 8007c1a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007c1c:	801a      	strh	r2, [r3, #0]
 8007c1e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d10a      	bne.n	8007c3c <USB_EPStartXfer+0xc12>
 8007c26:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007c28:	881b      	ldrh	r3, [r3, #0]
 8007c2a:	b29b      	uxth	r3, r3
 8007c2c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007c30:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007c34:	b29a      	uxth	r2, r3
 8007c36:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007c38:	801a      	strh	r2, [r3, #0]
 8007c3a:	e073      	b.n	8007d24 <USB_EPStartXfer+0xcfa>
 8007c3c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c40:	2b3e      	cmp	r3, #62	@ 0x3e
 8007c42:	d81c      	bhi.n	8007c7e <USB_EPStartXfer+0xc54>
 8007c44:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c48:	085b      	lsrs	r3, r3, #1
 8007c4a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8007c4e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c52:	f003 0301 	and.w	r3, r3, #1
 8007c56:	2b00      	cmp	r3, #0
 8007c58:	d004      	beq.n	8007c64 <USB_EPStartXfer+0xc3a>
 8007c5a:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8007c5e:	3301      	adds	r3, #1
 8007c60:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8007c64:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007c66:	881b      	ldrh	r3, [r3, #0]
 8007c68:	b29a      	uxth	r2, r3
 8007c6a:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8007c6e:	b29b      	uxth	r3, r3
 8007c70:	029b      	lsls	r3, r3, #10
 8007c72:	b29b      	uxth	r3, r3
 8007c74:	4313      	orrs	r3, r2
 8007c76:	b29a      	uxth	r2, r3
 8007c78:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007c7a:	801a      	strh	r2, [r3, #0]
 8007c7c:	e052      	b.n	8007d24 <USB_EPStartXfer+0xcfa>
 8007c7e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c82:	095b      	lsrs	r3, r3, #5
 8007c84:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8007c88:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007c8c:	f003 031f 	and.w	r3, r3, #31
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d104      	bne.n	8007c9e <USB_EPStartXfer+0xc74>
 8007c94:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8007c98:	3b01      	subs	r3, #1
 8007c9a:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8007c9e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007ca0:	881b      	ldrh	r3, [r3, #0]
 8007ca2:	b29a      	uxth	r2, r3
 8007ca4:	f8d7 30ec 	ldr.w	r3, [r7, #236]	@ 0xec
 8007ca8:	b29b      	uxth	r3, r3
 8007caa:	029b      	lsls	r3, r3, #10
 8007cac:	b29b      	uxth	r3, r3
 8007cae:	4313      	orrs	r3, r2
 8007cb0:	b29b      	uxth	r3, r3
 8007cb2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007cb6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007cba:	b29a      	uxth	r2, r3
 8007cbc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007cbe:	801a      	strh	r2, [r3, #0]
 8007cc0:	e030      	b.n	8007d24 <USB_EPStartXfer+0xcfa>
 8007cc2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007cc6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	785b      	ldrb	r3, [r3, #1]
 8007cce:	2b01      	cmp	r3, #1
 8007cd0:	d128      	bne.n	8007d24 <USB_EPStartXfer+0xcfa>
 8007cd2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007cd6:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007ce0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007ce4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007ce8:	681b      	ldr	r3, [r3, #0]
 8007cea:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007cee:	b29b      	uxth	r3, r3
 8007cf0:	461a      	mov	r2, r3
 8007cf2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007cf6:	4413      	add	r3, r2
 8007cf8:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8007cfc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007d00:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007d04:	681b      	ldr	r3, [r3, #0]
 8007d06:	781b      	ldrb	r3, [r3, #0]
 8007d08:	00da      	lsls	r2, r3, #3
 8007d0a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007d0e:	4413      	add	r3, r2
 8007d10:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007d14:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8007d18:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007d1c:	b29a      	uxth	r2, r3
 8007d1e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8007d22:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 8007d24:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007d28:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007d2c:	681b      	ldr	r3, [r3, #0]
 8007d2e:	891b      	ldrh	r3, [r3, #8]
 8007d30:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8007d34:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007d38:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007d3c:	681b      	ldr	r3, [r3, #0]
 8007d3e:	6959      	ldr	r1, [r3, #20]
 8007d40:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007d44:	b29b      	uxth	r3, r3
 8007d46:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 8007d4a:	f507 7084 	add.w	r0, r7, #264	@ 0x108
 8007d4e:	f5a0 7082 	sub.w	r0, r0, #260	@ 0x104
 8007d52:	6800      	ldr	r0, [r0, #0]
 8007d54:	f000 fe49 	bl	80089ea <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8007d58:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007d5c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007d60:	681a      	ldr	r2, [r3, #0]
 8007d62:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007d66:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	781b      	ldrb	r3, [r3, #0]
 8007d6e:	009b      	lsls	r3, r3, #2
 8007d70:	4413      	add	r3, r2
 8007d72:	881b      	ldrh	r3, [r3, #0]
 8007d74:	b29b      	uxth	r3, r3
 8007d76:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007d7a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007d7e:	817b      	strh	r3, [r7, #10]
 8007d80:	897b      	ldrh	r3, [r7, #10]
 8007d82:	f083 0310 	eor.w	r3, r3, #16
 8007d86:	817b      	strh	r3, [r7, #10]
 8007d88:	897b      	ldrh	r3, [r7, #10]
 8007d8a:	f083 0320 	eor.w	r3, r3, #32
 8007d8e:	817b      	strh	r3, [r7, #10]
 8007d90:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007d94:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007d98:	681a      	ldr	r2, [r3, #0]
 8007d9a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007d9e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	781b      	ldrb	r3, [r3, #0]
 8007da6:	009b      	lsls	r3, r3, #2
 8007da8:	441a      	add	r2, r3
 8007daa:	897b      	ldrh	r3, [r7, #10]
 8007dac:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8007db0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8007db4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007db8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007dbc:	b29b      	uxth	r3, r3
 8007dbe:	8013      	strh	r3, [r2, #0]
 8007dc0:	f000 bcdf 	b.w	8008782 <USB_EPStartXfer+0x1758>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 8007dc4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007dc8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007dcc:	681b      	ldr	r3, [r3, #0]
 8007dce:	7b1b      	ldrb	r3, [r3, #12]
 8007dd0:	2b00      	cmp	r3, #0
 8007dd2:	f040 80bc 	bne.w	8007f4e <USB_EPStartXfer+0xf24>
    {
      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 8007dd6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007dda:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	699a      	ldr	r2, [r3, #24]
 8007de2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007de6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	691b      	ldr	r3, [r3, #16]
 8007dee:	429a      	cmp	r2, r3
 8007df0:	d917      	bls.n	8007e22 <USB_EPStartXfer+0xdf8>
      {
        len = ep->maxpacket;
 8007df2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007df6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007dfa:	681b      	ldr	r3, [r3, #0]
 8007dfc:	691b      	ldr	r3, [r3, #16]
 8007dfe:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        ep->xfer_len -= len;
 8007e02:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007e06:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	699a      	ldr	r2, [r3, #24]
 8007e0e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e12:	1ad2      	subs	r2, r2, r3
 8007e14:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007e18:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007e1c:	681b      	ldr	r3, [r3, #0]
 8007e1e:	619a      	str	r2, [r3, #24]
 8007e20:	e00e      	b.n	8007e40 <USB_EPStartXfer+0xe16>
      }
      else
      {
        len = ep->xfer_len;
 8007e22:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007e26:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	699b      	ldr	r3, [r3, #24]
 8007e2e:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
        ep->xfer_len = 0U;
 8007e32:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007e36:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	2200      	movs	r2, #0
 8007e3e:	619a      	str	r2, [r3, #24]
      }
      /* configure and validate Rx endpoint */
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8007e40:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007e44:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007e48:	681b      	ldr	r3, [r3, #0]
 8007e4a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007e4e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007e52:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007e56:	681b      	ldr	r3, [r3, #0]
 8007e58:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007e5c:	b29b      	uxth	r3, r3
 8007e5e:	461a      	mov	r2, r3
 8007e60:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8007e64:	4413      	add	r3, r2
 8007e66:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8007e6a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007e6e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	781b      	ldrb	r3, [r3, #0]
 8007e76:	00da      	lsls	r2, r3, #3
 8007e78:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8007e7c:	4413      	add	r3, r2
 8007e7e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8007e82:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8007e86:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007e8a:	881b      	ldrh	r3, [r3, #0]
 8007e8c:	b29b      	uxth	r3, r3
 8007e8e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007e92:	b29a      	uxth	r2, r3
 8007e94:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007e98:	801a      	strh	r2, [r3, #0]
 8007e9a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	d10d      	bne.n	8007ebe <USB_EPStartXfer+0xe94>
 8007ea2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007ea6:	881b      	ldrh	r3, [r3, #0]
 8007ea8:	b29b      	uxth	r3, r3
 8007eaa:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007eae:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007eb2:	b29a      	uxth	r2, r3
 8007eb4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007eb8:	801a      	strh	r2, [r3, #0]
 8007eba:	f000 bc28 	b.w	800870e <USB_EPStartXfer+0x16e4>
 8007ebe:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ec2:	2b3e      	cmp	r3, #62	@ 0x3e
 8007ec4:	d81f      	bhi.n	8007f06 <USB_EPStartXfer+0xedc>
 8007ec6:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007eca:	085b      	lsrs	r3, r3, #1
 8007ecc:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007ed0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007ed4:	f003 0301 	and.w	r3, r3, #1
 8007ed8:	2b00      	cmp	r3, #0
 8007eda:	d004      	beq.n	8007ee6 <USB_EPStartXfer+0xebc>
 8007edc:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8007ee0:	3301      	adds	r3, #1
 8007ee2:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007ee6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007eea:	881b      	ldrh	r3, [r3, #0]
 8007eec:	b29a      	uxth	r2, r3
 8007eee:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8007ef2:	b29b      	uxth	r3, r3
 8007ef4:	029b      	lsls	r3, r3, #10
 8007ef6:	b29b      	uxth	r3, r3
 8007ef8:	4313      	orrs	r3, r2
 8007efa:	b29a      	uxth	r2, r3
 8007efc:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007f00:	801a      	strh	r2, [r3, #0]
 8007f02:	f000 bc04 	b.w	800870e <USB_EPStartXfer+0x16e4>
 8007f06:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f0a:	095b      	lsrs	r3, r3, #5
 8007f0c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007f10:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8007f14:	f003 031f 	and.w	r3, r3, #31
 8007f18:	2b00      	cmp	r3, #0
 8007f1a:	d104      	bne.n	8007f26 <USB_EPStartXfer+0xefc>
 8007f1c:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8007f20:	3b01      	subs	r3, #1
 8007f22:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8007f26:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007f2a:	881b      	ldrh	r3, [r3, #0]
 8007f2c:	b29a      	uxth	r2, r3
 8007f2e:	f8d7 30e8 	ldr.w	r3, [r7, #232]	@ 0xe8
 8007f32:	b29b      	uxth	r3, r3
 8007f34:	029b      	lsls	r3, r3, #10
 8007f36:	b29b      	uxth	r3, r3
 8007f38:	4313      	orrs	r3, r2
 8007f3a:	b29b      	uxth	r3, r3
 8007f3c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007f40:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007f44:	b29a      	uxth	r2, r3
 8007f46:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007f4a:	801a      	strh	r2, [r3, #0]
 8007f4c:	e3df      	b.n	800870e <USB_EPStartXfer+0x16e4>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8007f4e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007f52:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007f56:	681b      	ldr	r3, [r3, #0]
 8007f58:	78db      	ldrb	r3, [r3, #3]
 8007f5a:	2b02      	cmp	r3, #2
 8007f5c:	f040 8218 	bne.w	8008390 <USB_EPStartXfer+0x1366>
      {
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8007f60:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007f64:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007f68:	681b      	ldr	r3, [r3, #0]
 8007f6a:	785b      	ldrb	r3, [r3, #1]
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	f040 809d 	bne.w	80080ac <USB_EPStartXfer+0x1082>
 8007f72:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007f76:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007f80:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007f84:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8007f8e:	b29b      	uxth	r3, r3
 8007f90:	461a      	mov	r2, r3
 8007f92:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007f96:	4413      	add	r3, r2
 8007f98:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007f9c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007fa0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	781b      	ldrb	r3, [r3, #0]
 8007fa8:	00da      	lsls	r2, r3, #3
 8007faa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007fae:	4413      	add	r3, r2
 8007fb0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8007fb4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8007fb8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007fbc:	881b      	ldrh	r3, [r3, #0]
 8007fbe:	b29b      	uxth	r3, r3
 8007fc0:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8007fc4:	b29a      	uxth	r2, r3
 8007fc6:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007fca:	801a      	strh	r2, [r3, #0]
 8007fcc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007fd0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	691b      	ldr	r3, [r3, #16]
 8007fd8:	2b00      	cmp	r3, #0
 8007fda:	d10c      	bne.n	8007ff6 <USB_EPStartXfer+0xfcc>
 8007fdc:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007fe0:	881b      	ldrh	r3, [r3, #0]
 8007fe2:	b29b      	uxth	r3, r3
 8007fe4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8007fe8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8007fec:	b29a      	uxth	r2, r3
 8007fee:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8007ff2:	801a      	strh	r2, [r3, #0]
 8007ff4:	e08f      	b.n	8008116 <USB_EPStartXfer+0x10ec>
 8007ff6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8007ffa:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8007ffe:	681b      	ldr	r3, [r3, #0]
 8008000:	691b      	ldr	r3, [r3, #16]
 8008002:	2b3e      	cmp	r3, #62	@ 0x3e
 8008004:	d826      	bhi.n	8008054 <USB_EPStartXfer+0x102a>
 8008006:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800800a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800800e:	681b      	ldr	r3, [r3, #0]
 8008010:	691b      	ldr	r3, [r3, #16]
 8008012:	085b      	lsrs	r3, r3, #1
 8008014:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008018:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800801c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	691b      	ldr	r3, [r3, #16]
 8008024:	f003 0301 	and.w	r3, r3, #1
 8008028:	2b00      	cmp	r3, #0
 800802a:	d004      	beq.n	8008036 <USB_EPStartXfer+0x100c>
 800802c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008030:	3301      	adds	r3, #1
 8008032:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008036:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800803a:	881b      	ldrh	r3, [r3, #0]
 800803c:	b29a      	uxth	r2, r3
 800803e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008042:	b29b      	uxth	r3, r3
 8008044:	029b      	lsls	r3, r3, #10
 8008046:	b29b      	uxth	r3, r3
 8008048:	4313      	orrs	r3, r2
 800804a:	b29a      	uxth	r2, r3
 800804c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008050:	801a      	strh	r2, [r3, #0]
 8008052:	e060      	b.n	8008116 <USB_EPStartXfer+0x10ec>
 8008054:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008058:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800805c:	681b      	ldr	r3, [r3, #0]
 800805e:	691b      	ldr	r3, [r3, #16]
 8008060:	095b      	lsrs	r3, r3, #5
 8008062:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008066:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800806a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	691b      	ldr	r3, [r3, #16]
 8008072:	f003 031f 	and.w	r3, r3, #31
 8008076:	2b00      	cmp	r3, #0
 8008078:	d104      	bne.n	8008084 <USB_EPStartXfer+0x105a>
 800807a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800807e:	3b01      	subs	r3, #1
 8008080:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008084:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8008088:	881b      	ldrh	r3, [r3, #0]
 800808a:	b29a      	uxth	r2, r3
 800808c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008090:	b29b      	uxth	r3, r3
 8008092:	029b      	lsls	r3, r3, #10
 8008094:	b29b      	uxth	r3, r3
 8008096:	4313      	orrs	r3, r2
 8008098:	b29b      	uxth	r3, r3
 800809a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800809e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80080a2:	b29a      	uxth	r2, r3
 80080a4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 80080a8:	801a      	strh	r2, [r3, #0]
 80080aa:	e034      	b.n	8008116 <USB_EPStartXfer+0x10ec>
 80080ac:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80080b0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80080b4:	681b      	ldr	r3, [r3, #0]
 80080b6:	785b      	ldrb	r3, [r3, #1]
 80080b8:	2b01      	cmp	r3, #1
 80080ba:	d12c      	bne.n	8008116 <USB_EPStartXfer+0x10ec>
 80080bc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80080c0:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80080ca:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80080ce:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80080d8:	b29b      	uxth	r3, r3
 80080da:	461a      	mov	r2, r3
 80080dc:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80080e0:	4413      	add	r3, r2
 80080e2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80080e6:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80080ea:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80080ee:	681b      	ldr	r3, [r3, #0]
 80080f0:	781b      	ldrb	r3, [r3, #0]
 80080f2:	00da      	lsls	r2, r3, #3
 80080f4:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80080f8:	4413      	add	r3, r2
 80080fa:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80080fe:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008102:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008106:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800810a:	681b      	ldr	r3, [r3, #0]
 800810c:	691b      	ldr	r3, [r3, #16]
 800810e:	b29a      	uxth	r2, r3
 8008110:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8008114:	801a      	strh	r2, [r3, #0]
 8008116:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800811a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800811e:	681b      	ldr	r3, [r3, #0]
 8008120:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8008124:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008128:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800812c:	681b      	ldr	r3, [r3, #0]
 800812e:	785b      	ldrb	r3, [r3, #1]
 8008130:	2b00      	cmp	r3, #0
 8008132:	f040 809d 	bne.w	8008270 <USB_EPStartXfer+0x1246>
 8008136:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800813a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800813e:	681b      	ldr	r3, [r3, #0]
 8008140:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008144:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008148:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800814c:	681b      	ldr	r3, [r3, #0]
 800814e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008152:	b29b      	uxth	r3, r3
 8008154:	461a      	mov	r2, r3
 8008156:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800815a:	4413      	add	r3, r2
 800815c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008160:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008164:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008168:	681b      	ldr	r3, [r3, #0]
 800816a:	781b      	ldrb	r3, [r3, #0]
 800816c:	00da      	lsls	r2, r3, #3
 800816e:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008172:	4413      	add	r3, r2
 8008174:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008178:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800817c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008180:	881b      	ldrh	r3, [r3, #0]
 8008182:	b29b      	uxth	r3, r3
 8008184:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008188:	b29a      	uxth	r2, r3
 800818a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800818e:	801a      	strh	r2, [r3, #0]
 8008190:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008194:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008198:	681b      	ldr	r3, [r3, #0]
 800819a:	691b      	ldr	r3, [r3, #16]
 800819c:	2b00      	cmp	r3, #0
 800819e:	d10c      	bne.n	80081ba <USB_EPStartXfer+0x1190>
 80081a0:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80081a4:	881b      	ldrh	r3, [r3, #0]
 80081a6:	b29b      	uxth	r3, r3
 80081a8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80081ac:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80081b0:	b29a      	uxth	r2, r3
 80081b2:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80081b6:	801a      	strh	r2, [r3, #0]
 80081b8:	e088      	b.n	80082cc <USB_EPStartXfer+0x12a2>
 80081ba:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80081be:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80081c2:	681b      	ldr	r3, [r3, #0]
 80081c4:	691b      	ldr	r3, [r3, #16]
 80081c6:	2b3e      	cmp	r3, #62	@ 0x3e
 80081c8:	d826      	bhi.n	8008218 <USB_EPStartXfer+0x11ee>
 80081ca:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80081ce:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	691b      	ldr	r3, [r3, #16]
 80081d6:	085b      	lsrs	r3, r3, #1
 80081d8:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80081dc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80081e0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80081e4:	681b      	ldr	r3, [r3, #0]
 80081e6:	691b      	ldr	r3, [r3, #16]
 80081e8:	f003 0301 	and.w	r3, r3, #1
 80081ec:	2b00      	cmp	r3, #0
 80081ee:	d004      	beq.n	80081fa <USB_EPStartXfer+0x11d0>
 80081f0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80081f4:	3301      	adds	r3, #1
 80081f6:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 80081fa:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 80081fe:	881b      	ldrh	r3, [r3, #0]
 8008200:	b29a      	uxth	r2, r3
 8008202:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008206:	b29b      	uxth	r3, r3
 8008208:	029b      	lsls	r3, r3, #10
 800820a:	b29b      	uxth	r3, r3
 800820c:	4313      	orrs	r3, r2
 800820e:	b29a      	uxth	r2, r3
 8008210:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008214:	801a      	strh	r2, [r3, #0]
 8008216:	e059      	b.n	80082cc <USB_EPStartXfer+0x12a2>
 8008218:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800821c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008220:	681b      	ldr	r3, [r3, #0]
 8008222:	691b      	ldr	r3, [r3, #16]
 8008224:	095b      	lsrs	r3, r3, #5
 8008226:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 800822a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800822e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008232:	681b      	ldr	r3, [r3, #0]
 8008234:	691b      	ldr	r3, [r3, #16]
 8008236:	f003 031f 	and.w	r3, r3, #31
 800823a:	2b00      	cmp	r3, #0
 800823c:	d104      	bne.n	8008248 <USB_EPStartXfer+0x121e>
 800823e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008242:	3b01      	subs	r3, #1
 8008244:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008248:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800824c:	881b      	ldrh	r3, [r3, #0]
 800824e:	b29a      	uxth	r2, r3
 8008250:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008254:	b29b      	uxth	r3, r3
 8008256:	029b      	lsls	r3, r3, #10
 8008258:	b29b      	uxth	r3, r3
 800825a:	4313      	orrs	r3, r2
 800825c:	b29b      	uxth	r3, r3
 800825e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008262:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008266:	b29a      	uxth	r2, r3
 8008268:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800826c:	801a      	strh	r2, [r3, #0]
 800826e:	e02d      	b.n	80082cc <USB_EPStartXfer+0x12a2>
 8008270:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008274:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008278:	681b      	ldr	r3, [r3, #0]
 800827a:	785b      	ldrb	r3, [r3, #1]
 800827c:	2b01      	cmp	r3, #1
 800827e:	d125      	bne.n	80082cc <USB_EPStartXfer+0x12a2>
 8008280:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008284:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800828e:	b29b      	uxth	r3, r3
 8008290:	461a      	mov	r2, r3
 8008292:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8008296:	4413      	add	r3, r2
 8008298:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800829c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80082a0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	781b      	ldrb	r3, [r3, #0]
 80082a8:	00da      	lsls	r2, r3, #3
 80082aa:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80082ae:	4413      	add	r3, r2
 80082b0:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80082b4:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 80082b8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80082bc:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	691b      	ldr	r3, [r3, #16]
 80082c4:	b29a      	uxth	r2, r3
 80082c6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80082ca:	801a      	strh	r2, [r3, #0]

        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 80082cc:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80082d0:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80082d4:	681b      	ldr	r3, [r3, #0]
 80082d6:	69db      	ldr	r3, [r3, #28]
 80082d8:	2b00      	cmp	r3, #0
 80082da:	f000 8218 	beq.w	800870e <USB_EPStartXfer+0x16e4>
        {
          /* update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 80082de:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80082e2:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80082e6:	681a      	ldr	r2, [r3, #0]
 80082e8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80082ec:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80082f0:	681b      	ldr	r3, [r3, #0]
 80082f2:	781b      	ldrb	r3, [r3, #0]
 80082f4:	009b      	lsls	r3, r3, #2
 80082f6:	4413      	add	r3, r2
 80082f8:	881b      	ldrh	r3, [r3, #0]
 80082fa:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

          /*Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 80082fe:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008302:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008306:	2b00      	cmp	r3, #0
 8008308:	d005      	beq.n	8008316 <USB_EPStartXfer+0x12ec>
 800830a:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800830e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008312:	2b00      	cmp	r3, #0
 8008314:	d10d      	bne.n	8008332 <USB_EPStartXfer+0x1308>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8008316:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800831a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 800831e:	2b00      	cmp	r3, #0
 8008320:	f040 81f5 	bne.w	800870e <USB_EPStartXfer+0x16e4>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 8008324:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8008328:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800832c:	2b00      	cmp	r3, #0
 800832e:	f040 81ee 	bne.w	800870e <USB_EPStartXfer+0x16e4>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8008332:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008336:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800833a:	681a      	ldr	r2, [r3, #0]
 800833c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008340:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008344:	681b      	ldr	r3, [r3, #0]
 8008346:	781b      	ldrb	r3, [r3, #0]
 8008348:	009b      	lsls	r3, r3, #2
 800834a:	4413      	add	r3, r2
 800834c:	881b      	ldrh	r3, [r3, #0]
 800834e:	b29b      	uxth	r3, r3
 8008350:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008354:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008358:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 800835c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008360:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008364:	681a      	ldr	r2, [r3, #0]
 8008366:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800836a:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800836e:	681b      	ldr	r3, [r3, #0]
 8008370:	781b      	ldrb	r3, [r3, #0]
 8008372:	009b      	lsls	r3, r3, #2
 8008374:	441a      	add	r2, r3
 8008376:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800837a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800837e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008382:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008386:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800838a:	b29b      	uxth	r3, r3
 800838c:	8013      	strh	r3, [r2, #0]
 800838e:	e1be      	b.n	800870e <USB_EPStartXfer+0x16e4>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 8008390:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008394:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008398:	681b      	ldr	r3, [r3, #0]
 800839a:	78db      	ldrb	r3, [r3, #3]
 800839c:	2b01      	cmp	r3, #1
 800839e:	f040 81b4 	bne.w	800870a <USB_EPStartXfer+0x16e0>
      {
        /* Multi packet transfer */
        if (ep->xfer_len > ep->maxpacket)
 80083a2:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80083a6:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	699a      	ldr	r2, [r3, #24]
 80083ae:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80083b2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80083b6:	681b      	ldr	r3, [r3, #0]
 80083b8:	691b      	ldr	r3, [r3, #16]
 80083ba:	429a      	cmp	r2, r3
 80083bc:	d917      	bls.n	80083ee <USB_EPStartXfer+0x13c4>
        {
          len = ep->maxpacket;
 80083be:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80083c2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80083c6:	681b      	ldr	r3, [r3, #0]
 80083c8:	691b      	ldr	r3, [r3, #16]
 80083ca:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          ep->xfer_len -= len;
 80083ce:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80083d2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80083d6:	681b      	ldr	r3, [r3, #0]
 80083d8:	699a      	ldr	r2, [r3, #24]
 80083da:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80083de:	1ad2      	subs	r2, r2, r3
 80083e0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80083e4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80083e8:	681b      	ldr	r3, [r3, #0]
 80083ea:	619a      	str	r2, [r3, #24]
 80083ec:	e00e      	b.n	800840c <USB_EPStartXfer+0x13e2>
        }
        else
        {
          len = ep->xfer_len;
 80083ee:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80083f2:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	699b      	ldr	r3, [r3, #24]
 80083fa:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
          ep->xfer_len = 0U;
 80083fe:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008402:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008406:	681b      	ldr	r3, [r3, #0]
 8008408:	2200      	movs	r2, #0
 800840a:	619a      	str	r2, [r3, #24]
        }
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 800840c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008410:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008414:	681b      	ldr	r3, [r3, #0]
 8008416:	785b      	ldrb	r3, [r3, #1]
 8008418:	2b00      	cmp	r3, #0
 800841a:	f040 8085 	bne.w	8008528 <USB_EPStartXfer+0x14fe>
 800841e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008422:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008426:	681b      	ldr	r3, [r3, #0]
 8008428:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800842c:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008430:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008434:	681b      	ldr	r3, [r3, #0]
 8008436:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800843a:	b29b      	uxth	r3, r3
 800843c:	461a      	mov	r2, r3
 800843e:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8008442:	4413      	add	r3, r2
 8008444:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8008448:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800844c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008450:	681b      	ldr	r3, [r3, #0]
 8008452:	781b      	ldrb	r3, [r3, #0]
 8008454:	00da      	lsls	r2, r3, #3
 8008456:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 800845a:	4413      	add	r3, r2
 800845c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008460:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008464:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008468:	881b      	ldrh	r3, [r3, #0]
 800846a:	b29b      	uxth	r3, r3
 800846c:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008470:	b29a      	uxth	r2, r3
 8008472:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008476:	801a      	strh	r2, [r3, #0]
 8008478:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800847c:	2b00      	cmp	r3, #0
 800847e:	d10c      	bne.n	800849a <USB_EPStartXfer+0x1470>
 8008480:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008484:	881b      	ldrh	r3, [r3, #0]
 8008486:	b29b      	uxth	r3, r3
 8008488:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800848c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008490:	b29a      	uxth	r2, r3
 8008492:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008496:	801a      	strh	r2, [r3, #0]
 8008498:	e077      	b.n	800858a <USB_EPStartXfer+0x1560>
 800849a:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800849e:	2b3e      	cmp	r3, #62	@ 0x3e
 80084a0:	d81e      	bhi.n	80084e0 <USB_EPStartXfer+0x14b6>
 80084a2:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80084a6:	085b      	lsrs	r3, r3, #1
 80084a8:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80084ac:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80084b0:	f003 0301 	and.w	r3, r3, #1
 80084b4:	2b00      	cmp	r3, #0
 80084b6:	d004      	beq.n	80084c2 <USB_EPStartXfer+0x1498>
 80084b8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80084bc:	3301      	adds	r3, #1
 80084be:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80084c2:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80084c6:	881b      	ldrh	r3, [r3, #0]
 80084c8:	b29a      	uxth	r2, r3
 80084ca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80084ce:	b29b      	uxth	r3, r3
 80084d0:	029b      	lsls	r3, r3, #10
 80084d2:	b29b      	uxth	r3, r3
 80084d4:	4313      	orrs	r3, r2
 80084d6:	b29a      	uxth	r2, r3
 80084d8:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 80084dc:	801a      	strh	r2, [r3, #0]
 80084de:	e054      	b.n	800858a <USB_EPStartXfer+0x1560>
 80084e0:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80084e4:	095b      	lsrs	r3, r3, #5
 80084e6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 80084ea:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 80084ee:	f003 031f 	and.w	r3, r3, #31
 80084f2:	2b00      	cmp	r3, #0
 80084f4:	d104      	bne.n	8008500 <USB_EPStartXfer+0x14d6>
 80084f6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80084fa:	3b01      	subs	r3, #1
 80084fc:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 8008500:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008504:	881b      	ldrh	r3, [r3, #0]
 8008506:	b29a      	uxth	r2, r3
 8008508:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800850c:	b29b      	uxth	r3, r3
 800850e:	029b      	lsls	r3, r3, #10
 8008510:	b29b      	uxth	r3, r3
 8008512:	4313      	orrs	r3, r2
 8008514:	b29b      	uxth	r3, r3
 8008516:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800851a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800851e:	b29a      	uxth	r2, r3
 8008520:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8008524:	801a      	strh	r2, [r3, #0]
 8008526:	e030      	b.n	800858a <USB_EPStartXfer+0x1560>
 8008528:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800852c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008530:	681b      	ldr	r3, [r3, #0]
 8008532:	785b      	ldrb	r3, [r3, #1]
 8008534:	2b01      	cmp	r3, #1
 8008536:	d128      	bne.n	800858a <USB_EPStartXfer+0x1560>
 8008538:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800853c:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008540:	681b      	ldr	r3, [r3, #0]
 8008542:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8008546:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800854a:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 800854e:	681b      	ldr	r3, [r3, #0]
 8008550:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008554:	b29b      	uxth	r3, r3
 8008556:	461a      	mov	r2, r3
 8008558:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800855c:	4413      	add	r3, r2
 800855e:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 8008562:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008566:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	781b      	ldrb	r3, [r3, #0]
 800856e:	00da      	lsls	r2, r3, #3
 8008570:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008574:	4413      	add	r3, r2
 8008576:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800857a:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800857e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008582:	b29a      	uxth	r2, r3
 8008584:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8008588:	801a      	strh	r2, [r3, #0]
 800858a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800858e:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008592:	681b      	ldr	r3, [r3, #0]
 8008594:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008598:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800859c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80085a0:	681b      	ldr	r3, [r3, #0]
 80085a2:	785b      	ldrb	r3, [r3, #1]
 80085a4:	2b00      	cmp	r3, #0
 80085a6:	f040 8085 	bne.w	80086b4 <USB_EPStartXfer+0x168a>
 80085aa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80085ae:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80085b2:	681b      	ldr	r3, [r3, #0]
 80085b4:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80085b8:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80085bc:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80085c6:	b29b      	uxth	r3, r3
 80085c8:	461a      	mov	r2, r3
 80085ca:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80085ce:	4413      	add	r3, r2
 80085d0:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 80085d4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80085d8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80085dc:	681b      	ldr	r3, [r3, #0]
 80085de:	781b      	ldrb	r3, [r3, #0]
 80085e0:	00da      	lsls	r2, r3, #3
 80085e2:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80085e6:	4413      	add	r3, r2
 80085e8:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80085ec:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 80085f0:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80085f4:	881b      	ldrh	r3, [r3, #0]
 80085f6:	b29b      	uxth	r3, r3
 80085f8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80085fc:	b29a      	uxth	r2, r3
 80085fe:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008602:	801a      	strh	r2, [r3, #0]
 8008604:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008608:	2b00      	cmp	r3, #0
 800860a:	d10c      	bne.n	8008626 <USB_EPStartXfer+0x15fc>
 800860c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008610:	881b      	ldrh	r3, [r3, #0]
 8008612:	b29b      	uxth	r3, r3
 8008614:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008618:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800861c:	b29a      	uxth	r2, r3
 800861e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008622:	801a      	strh	r2, [r3, #0]
 8008624:	e073      	b.n	800870e <USB_EPStartXfer+0x16e4>
 8008626:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800862a:	2b3e      	cmp	r3, #62	@ 0x3e
 800862c:	d81e      	bhi.n	800866c <USB_EPStartXfer+0x1642>
 800862e:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008632:	085b      	lsrs	r3, r3, #1
 8008634:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8008638:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800863c:	f003 0301 	and.w	r3, r3, #1
 8008640:	2b00      	cmp	r3, #0
 8008642:	d004      	beq.n	800864e <USB_EPStartXfer+0x1624>
 8008644:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008648:	3301      	adds	r3, #1
 800864a:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800864e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008652:	881b      	ldrh	r3, [r3, #0]
 8008654:	b29a      	uxth	r2, r3
 8008656:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800865a:	b29b      	uxth	r3, r3
 800865c:	029b      	lsls	r3, r3, #10
 800865e:	b29b      	uxth	r3, r3
 8008660:	4313      	orrs	r3, r2
 8008662:	b29a      	uxth	r2, r3
 8008664:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008668:	801a      	strh	r2, [r3, #0]
 800866a:	e050      	b.n	800870e <USB_EPStartXfer+0x16e4>
 800866c:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008670:	095b      	lsrs	r3, r3, #5
 8008672:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8008676:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 800867a:	f003 031f 	and.w	r3, r3, #31
 800867e:	2b00      	cmp	r3, #0
 8008680:	d104      	bne.n	800868c <USB_EPStartXfer+0x1662>
 8008682:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008686:	3b01      	subs	r3, #1
 8008688:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800868c:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8008690:	881b      	ldrh	r3, [r3, #0]
 8008692:	b29a      	uxth	r2, r3
 8008694:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008698:	b29b      	uxth	r3, r3
 800869a:	029b      	lsls	r3, r3, #10
 800869c:	b29b      	uxth	r3, r3
 800869e:	4313      	orrs	r3, r2
 80086a0:	b29b      	uxth	r3, r3
 80086a2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80086a6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80086aa:	b29a      	uxth	r2, r3
 80086ac:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80086b0:	801a      	strh	r2, [r3, #0]
 80086b2:	e02c      	b.n	800870e <USB_EPStartXfer+0x16e4>
 80086b4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80086b8:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	785b      	ldrb	r3, [r3, #1]
 80086c0:	2b01      	cmp	r3, #1
 80086c2:	d124      	bne.n	800870e <USB_EPStartXfer+0x16e4>
 80086c4:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80086c8:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80086cc:	681b      	ldr	r3, [r3, #0]
 80086ce:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80086d2:	b29b      	uxth	r3, r3
 80086d4:	461a      	mov	r2, r3
 80086d6:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80086da:	4413      	add	r3, r2
 80086dc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 80086e0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80086e4:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 80086e8:	681b      	ldr	r3, [r3, #0]
 80086ea:	781b      	ldrb	r3, [r3, #0]
 80086ec:	00da      	lsls	r2, r3, #3
 80086ee:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80086f2:	4413      	add	r3, r2
 80086f4:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80086f8:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80086fc:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8008700:	b29a      	uxth	r2, r3
 8008702:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8008706:	801a      	strh	r2, [r3, #0]
 8008708:	e001      	b.n	800870e <USB_EPStartXfer+0x16e4>
      }
      else
      {
        return HAL_ERROR;
 800870a:	2301      	movs	r3, #1
 800870c:	e03a      	b.n	8008784 <USB_EPStartXfer+0x175a>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800870e:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008712:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008716:	681a      	ldr	r2, [r3, #0]
 8008718:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800871c:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008720:	681b      	ldr	r3, [r3, #0]
 8008722:	781b      	ldrb	r3, [r3, #0]
 8008724:	009b      	lsls	r3, r3, #2
 8008726:	4413      	add	r3, r2
 8008728:	881b      	ldrh	r3, [r3, #0]
 800872a:	b29b      	uxth	r3, r3
 800872c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008730:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008734:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8008738:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800873c:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8008740:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8008744:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8008748:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800874c:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8008750:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 8008754:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8008758:	681a      	ldr	r2, [r3, #0]
 800875a:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 800875e:	f5a3 7384 	sub.w	r3, r3, #264	@ 0x108
 8008762:	681b      	ldr	r3, [r3, #0]
 8008764:	781b      	ldrb	r3, [r3, #0]
 8008766:	009b      	lsls	r3, r3, #2
 8008768:	441a      	add	r2, r3
 800876a:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800876e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008772:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008776:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800877a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800877e:	b29b      	uxth	r3, r3
 8008780:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8008782:	2300      	movs	r3, #0
}
 8008784:	4618      	mov	r0, r3
 8008786:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 800878a:	46bd      	mov	sp, r7
 800878c:	bd80      	pop	{r7, pc}

0800878e <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800878e:	b480      	push	{r7}
 8008790:	b085      	sub	sp, #20
 8008792:	af00      	add	r7, sp, #0
 8008794:	6078      	str	r0, [r7, #4]
 8008796:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 8008798:	683b      	ldr	r3, [r7, #0]
 800879a:	785b      	ldrb	r3, [r3, #1]
 800879c:	2b00      	cmp	r3, #0
 800879e:	d020      	beq.n	80087e2 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 80087a0:	687a      	ldr	r2, [r7, #4]
 80087a2:	683b      	ldr	r3, [r7, #0]
 80087a4:	781b      	ldrb	r3, [r3, #0]
 80087a6:	009b      	lsls	r3, r3, #2
 80087a8:	4413      	add	r3, r2
 80087aa:	881b      	ldrh	r3, [r3, #0]
 80087ac:	b29b      	uxth	r3, r3
 80087ae:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80087b2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80087b6:	81bb      	strh	r3, [r7, #12]
 80087b8:	89bb      	ldrh	r3, [r7, #12]
 80087ba:	f083 0310 	eor.w	r3, r3, #16
 80087be:	81bb      	strh	r3, [r7, #12]
 80087c0:	687a      	ldr	r2, [r7, #4]
 80087c2:	683b      	ldr	r3, [r7, #0]
 80087c4:	781b      	ldrb	r3, [r3, #0]
 80087c6:	009b      	lsls	r3, r3, #2
 80087c8:	441a      	add	r2, r3
 80087ca:	89bb      	ldrh	r3, [r7, #12]
 80087cc:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80087d0:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80087d4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80087d8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80087dc:	b29b      	uxth	r3, r3
 80087de:	8013      	strh	r3, [r2, #0]
 80087e0:	e01f      	b.n	8008822 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 80087e2:	687a      	ldr	r2, [r7, #4]
 80087e4:	683b      	ldr	r3, [r7, #0]
 80087e6:	781b      	ldrb	r3, [r3, #0]
 80087e8:	009b      	lsls	r3, r3, #2
 80087ea:	4413      	add	r3, r2
 80087ec:	881b      	ldrh	r3, [r3, #0]
 80087ee:	b29b      	uxth	r3, r3
 80087f0:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80087f4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80087f8:	81fb      	strh	r3, [r7, #14]
 80087fa:	89fb      	ldrh	r3, [r7, #14]
 80087fc:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8008800:	81fb      	strh	r3, [r7, #14]
 8008802:	687a      	ldr	r2, [r7, #4]
 8008804:	683b      	ldr	r3, [r7, #0]
 8008806:	781b      	ldrb	r3, [r3, #0]
 8008808:	009b      	lsls	r3, r3, #2
 800880a:	441a      	add	r2, r3
 800880c:	89fb      	ldrh	r3, [r7, #14]
 800880e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008812:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008816:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800881a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800881e:	b29b      	uxth	r3, r3
 8008820:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8008822:	2300      	movs	r3, #0
}
 8008824:	4618      	mov	r0, r3
 8008826:	3714      	adds	r7, #20
 8008828:	46bd      	mov	sp, r7
 800882a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800882e:	4770      	bx	lr

08008830 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8008830:	b480      	push	{r7}
 8008832:	b087      	sub	sp, #28
 8008834:	af00      	add	r7, sp, #0
 8008836:	6078      	str	r0, [r7, #4]
 8008838:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800883a:	683b      	ldr	r3, [r7, #0]
 800883c:	7b1b      	ldrb	r3, [r3, #12]
 800883e:	2b00      	cmp	r3, #0
 8008840:	f040 809d 	bne.w	800897e <USB_EPClearStall+0x14e>
  {
    if (ep->is_in != 0U)
 8008844:	683b      	ldr	r3, [r7, #0]
 8008846:	785b      	ldrb	r3, [r3, #1]
 8008848:	2b00      	cmp	r3, #0
 800884a:	d04c      	beq.n	80088e6 <USB_EPClearStall+0xb6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800884c:	687a      	ldr	r2, [r7, #4]
 800884e:	683b      	ldr	r3, [r7, #0]
 8008850:	781b      	ldrb	r3, [r3, #0]
 8008852:	009b      	lsls	r3, r3, #2
 8008854:	4413      	add	r3, r2
 8008856:	881b      	ldrh	r3, [r3, #0]
 8008858:	823b      	strh	r3, [r7, #16]
 800885a:	8a3b      	ldrh	r3, [r7, #16]
 800885c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008860:	2b00      	cmp	r3, #0
 8008862:	d01b      	beq.n	800889c <USB_EPClearStall+0x6c>
 8008864:	687a      	ldr	r2, [r7, #4]
 8008866:	683b      	ldr	r3, [r7, #0]
 8008868:	781b      	ldrb	r3, [r3, #0]
 800886a:	009b      	lsls	r3, r3, #2
 800886c:	4413      	add	r3, r2
 800886e:	881b      	ldrh	r3, [r3, #0]
 8008870:	b29b      	uxth	r3, r3
 8008872:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008876:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800887a:	81fb      	strh	r3, [r7, #14]
 800887c:	687a      	ldr	r2, [r7, #4]
 800887e:	683b      	ldr	r3, [r7, #0]
 8008880:	781b      	ldrb	r3, [r3, #0]
 8008882:	009b      	lsls	r3, r3, #2
 8008884:	441a      	add	r2, r3
 8008886:	89fb      	ldrh	r3, [r7, #14]
 8008888:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800888c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008890:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008894:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008898:	b29b      	uxth	r3, r3
 800889a:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800889c:	683b      	ldr	r3, [r7, #0]
 800889e:	78db      	ldrb	r3, [r3, #3]
 80088a0:	2b01      	cmp	r3, #1
 80088a2:	d06c      	beq.n	800897e <USB_EPClearStall+0x14e>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 80088a4:	687a      	ldr	r2, [r7, #4]
 80088a6:	683b      	ldr	r3, [r7, #0]
 80088a8:	781b      	ldrb	r3, [r3, #0]
 80088aa:	009b      	lsls	r3, r3, #2
 80088ac:	4413      	add	r3, r2
 80088ae:	881b      	ldrh	r3, [r3, #0]
 80088b0:	b29b      	uxth	r3, r3
 80088b2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80088b6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80088ba:	81bb      	strh	r3, [r7, #12]
 80088bc:	89bb      	ldrh	r3, [r7, #12]
 80088be:	f083 0320 	eor.w	r3, r3, #32
 80088c2:	81bb      	strh	r3, [r7, #12]
 80088c4:	687a      	ldr	r2, [r7, #4]
 80088c6:	683b      	ldr	r3, [r7, #0]
 80088c8:	781b      	ldrb	r3, [r3, #0]
 80088ca:	009b      	lsls	r3, r3, #2
 80088cc:	441a      	add	r2, r3
 80088ce:	89bb      	ldrh	r3, [r7, #12]
 80088d0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80088d4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80088d8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80088dc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80088e0:	b29b      	uxth	r3, r3
 80088e2:	8013      	strh	r3, [r2, #0]
 80088e4:	e04b      	b.n	800897e <USB_EPClearStall+0x14e>
      }
    }
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80088e6:	687a      	ldr	r2, [r7, #4]
 80088e8:	683b      	ldr	r3, [r7, #0]
 80088ea:	781b      	ldrb	r3, [r3, #0]
 80088ec:	009b      	lsls	r3, r3, #2
 80088ee:	4413      	add	r3, r2
 80088f0:	881b      	ldrh	r3, [r3, #0]
 80088f2:	82fb      	strh	r3, [r7, #22]
 80088f4:	8afb      	ldrh	r3, [r7, #22]
 80088f6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80088fa:	2b00      	cmp	r3, #0
 80088fc:	d01b      	beq.n	8008936 <USB_EPClearStall+0x106>
 80088fe:	687a      	ldr	r2, [r7, #4]
 8008900:	683b      	ldr	r3, [r7, #0]
 8008902:	781b      	ldrb	r3, [r3, #0]
 8008904:	009b      	lsls	r3, r3, #2
 8008906:	4413      	add	r3, r2
 8008908:	881b      	ldrh	r3, [r3, #0]
 800890a:	b29b      	uxth	r3, r3
 800890c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008910:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008914:	82bb      	strh	r3, [r7, #20]
 8008916:	687a      	ldr	r2, [r7, #4]
 8008918:	683b      	ldr	r3, [r7, #0]
 800891a:	781b      	ldrb	r3, [r3, #0]
 800891c:	009b      	lsls	r3, r3, #2
 800891e:	441a      	add	r2, r3
 8008920:	8abb      	ldrh	r3, [r7, #20]
 8008922:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008926:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800892a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800892e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008932:	b29b      	uxth	r3, r3
 8008934:	8013      	strh	r3, [r2, #0]

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8008936:	687a      	ldr	r2, [r7, #4]
 8008938:	683b      	ldr	r3, [r7, #0]
 800893a:	781b      	ldrb	r3, [r3, #0]
 800893c:	009b      	lsls	r3, r3, #2
 800893e:	4413      	add	r3, r2
 8008940:	881b      	ldrh	r3, [r3, #0]
 8008942:	b29b      	uxth	r3, r3
 8008944:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008948:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800894c:	827b      	strh	r3, [r7, #18]
 800894e:	8a7b      	ldrh	r3, [r7, #18]
 8008950:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8008954:	827b      	strh	r3, [r7, #18]
 8008956:	8a7b      	ldrh	r3, [r7, #18]
 8008958:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800895c:	827b      	strh	r3, [r7, #18]
 800895e:	687a      	ldr	r2, [r7, #4]
 8008960:	683b      	ldr	r3, [r7, #0]
 8008962:	781b      	ldrb	r3, [r3, #0]
 8008964:	009b      	lsls	r3, r3, #2
 8008966:	441a      	add	r2, r3
 8008968:	8a7b      	ldrh	r3, [r7, #18]
 800896a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800896e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008972:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008976:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800897a:	b29b      	uxth	r3, r3
 800897c:	8013      	strh	r3, [r2, #0]
    }
  }

  return HAL_OK;
 800897e:	2300      	movs	r3, #0
}
 8008980:	4618      	mov	r0, r3
 8008982:	371c      	adds	r7, #28
 8008984:	46bd      	mov	sp, r7
 8008986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800898a:	4770      	bx	lr

0800898c <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 800898c:	b480      	push	{r7}
 800898e:	b083      	sub	sp, #12
 8008990:	af00      	add	r7, sp, #0
 8008992:	6078      	str	r0, [r7, #4]
 8008994:	460b      	mov	r3, r1
 8008996:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8008998:	78fb      	ldrb	r3, [r7, #3]
 800899a:	2b00      	cmp	r3, #0
 800899c:	d103      	bne.n	80089a6 <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 800899e:	687b      	ldr	r3, [r7, #4]
 80089a0:	2280      	movs	r2, #128	@ 0x80
 80089a2:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 80089a6:	2300      	movs	r3, #0
}
 80089a8:	4618      	mov	r0, r3
 80089aa:	370c      	adds	r7, #12
 80089ac:	46bd      	mov	sp, r7
 80089ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089b2:	4770      	bx	lr

080089b4 <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 80089b4:	b480      	push	{r7}
 80089b6:	b083      	sub	sp, #12
 80089b8:	af00      	add	r7, sp, #0
 80089ba:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 80089bc:	2300      	movs	r3, #0
}
 80089be:	4618      	mov	r0, r3
 80089c0:	370c      	adds	r7, #12
 80089c2:	46bd      	mov	sp, r7
 80089c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089c8:	4770      	bx	lr

080089ca <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 80089ca:	b480      	push	{r7}
 80089cc:	b085      	sub	sp, #20
 80089ce:	af00      	add	r7, sp, #0
 80089d0:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 80089d2:	687b      	ldr	r3, [r7, #4]
 80089d4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80089d8:	b29b      	uxth	r3, r3
 80089da:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 80089dc:	68fb      	ldr	r3, [r7, #12]
}
 80089de:	4618      	mov	r0, r3
 80089e0:	3714      	adds	r7, #20
 80089e2:	46bd      	mov	sp, r7
 80089e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089e8:	4770      	bx	lr

080089ea <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80089ea:	b480      	push	{r7}
 80089ec:	b08b      	sub	sp, #44	@ 0x2c
 80089ee:	af00      	add	r7, sp, #0
 80089f0:	60f8      	str	r0, [r7, #12]
 80089f2:	60b9      	str	r1, [r7, #8]
 80089f4:	4611      	mov	r1, r2
 80089f6:	461a      	mov	r2, r3
 80089f8:	460b      	mov	r3, r1
 80089fa:	80fb      	strh	r3, [r7, #6]
 80089fc:	4613      	mov	r3, r2
 80089fe:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8008a00:	88bb      	ldrh	r3, [r7, #4]
 8008a02:	3301      	adds	r3, #1
 8008a04:	085b      	lsrs	r3, r3, #1
 8008a06:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8008a08:	68fb      	ldr	r3, [r7, #12]
 8008a0a:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8008a0c:	68bb      	ldr	r3, [r7, #8]
 8008a0e:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8008a10:	88fa      	ldrh	r2, [r7, #6]
 8008a12:	697b      	ldr	r3, [r7, #20]
 8008a14:	4413      	add	r3, r2
 8008a16:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008a1a:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8008a1c:	69bb      	ldr	r3, [r7, #24]
 8008a1e:	627b      	str	r3, [r7, #36]	@ 0x24
 8008a20:	e01c      	b.n	8008a5c <USB_WritePMA+0x72>
  {
    WrVal = pBuf[0];
 8008a22:	69fb      	ldr	r3, [r7, #28]
 8008a24:	781b      	ldrb	r3, [r3, #0]
 8008a26:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 8008a28:	69fb      	ldr	r3, [r7, #28]
 8008a2a:	3301      	adds	r3, #1
 8008a2c:	781b      	ldrb	r3, [r3, #0]
 8008a2e:	b21b      	sxth	r3, r3
 8008a30:	021b      	lsls	r3, r3, #8
 8008a32:	b21a      	sxth	r2, r3
 8008a34:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8008a38:	4313      	orrs	r3, r2
 8008a3a:	b21b      	sxth	r3, r3
 8008a3c:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 8008a3e:	6a3b      	ldr	r3, [r7, #32]
 8008a40:	8a7a      	ldrh	r2, [r7, #18]
 8008a42:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8008a44:	6a3b      	ldr	r3, [r7, #32]
 8008a46:	3302      	adds	r3, #2
 8008a48:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 8008a4a:	69fb      	ldr	r3, [r7, #28]
 8008a4c:	3301      	adds	r3, #1
 8008a4e:	61fb      	str	r3, [r7, #28]
    pBuf++;
 8008a50:	69fb      	ldr	r3, [r7, #28]
 8008a52:	3301      	adds	r3, #1
 8008a54:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8008a56:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a58:	3b01      	subs	r3, #1
 8008a5a:	627b      	str	r3, [r7, #36]	@ 0x24
 8008a5c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a5e:	2b00      	cmp	r3, #0
 8008a60:	d1df      	bne.n	8008a22 <USB_WritePMA+0x38>
  }
}
 8008a62:	bf00      	nop
 8008a64:	bf00      	nop
 8008a66:	372c      	adds	r7, #44	@ 0x2c
 8008a68:	46bd      	mov	sp, r7
 8008a6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a6e:	4770      	bx	lr

08008a70 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8008a70:	b480      	push	{r7}
 8008a72:	b08b      	sub	sp, #44	@ 0x2c
 8008a74:	af00      	add	r7, sp, #0
 8008a76:	60f8      	str	r0, [r7, #12]
 8008a78:	60b9      	str	r1, [r7, #8]
 8008a7a:	4611      	mov	r1, r2
 8008a7c:	461a      	mov	r2, r3
 8008a7e:	460b      	mov	r3, r1
 8008a80:	80fb      	strh	r3, [r7, #6]
 8008a82:	4613      	mov	r3, r2
 8008a84:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8008a86:	88bb      	ldrh	r3, [r7, #4]
 8008a88:	085b      	lsrs	r3, r3, #1
 8008a8a:	b29b      	uxth	r3, r3
 8008a8c:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8008a8e:	68fb      	ldr	r3, [r7, #12]
 8008a90:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 8008a92:	68bb      	ldr	r3, [r7, #8]
 8008a94:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8008a96:	88fa      	ldrh	r2, [r7, #6]
 8008a98:	697b      	ldr	r3, [r7, #20]
 8008a9a:	4413      	add	r3, r2
 8008a9c:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 8008aa0:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 8008aa2:	69bb      	ldr	r3, [r7, #24]
 8008aa4:	627b      	str	r3, [r7, #36]	@ 0x24
 8008aa6:	e018      	b.n	8008ada <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 8008aa8:	6a3b      	ldr	r3, [r7, #32]
 8008aaa:	881b      	ldrh	r3, [r3, #0]
 8008aac:	b29b      	uxth	r3, r3
 8008aae:	613b      	str	r3, [r7, #16]
    pdwVal++;
 8008ab0:	6a3b      	ldr	r3, [r7, #32]
 8008ab2:	3302      	adds	r3, #2
 8008ab4:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8008ab6:	693b      	ldr	r3, [r7, #16]
 8008ab8:	b2da      	uxtb	r2, r3
 8008aba:	69fb      	ldr	r3, [r7, #28]
 8008abc:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8008abe:	69fb      	ldr	r3, [r7, #28]
 8008ac0:	3301      	adds	r3, #1
 8008ac2:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 8008ac4:	693b      	ldr	r3, [r7, #16]
 8008ac6:	0a1b      	lsrs	r3, r3, #8
 8008ac8:	b2da      	uxtb	r2, r3
 8008aca:	69fb      	ldr	r3, [r7, #28]
 8008acc:	701a      	strb	r2, [r3, #0]
    pBuf++;
 8008ace:	69fb      	ldr	r3, [r7, #28]
 8008ad0:	3301      	adds	r3, #1
 8008ad2:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8008ad4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ad6:	3b01      	subs	r3, #1
 8008ad8:	627b      	str	r3, [r7, #36]	@ 0x24
 8008ada:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008adc:	2b00      	cmp	r3, #0
 8008ade:	d1e3      	bne.n	8008aa8 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 8008ae0:	88bb      	ldrh	r3, [r7, #4]
 8008ae2:	f003 0301 	and.w	r3, r3, #1
 8008ae6:	b29b      	uxth	r3, r3
 8008ae8:	2b00      	cmp	r3, #0
 8008aea:	d007      	beq.n	8008afc <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 8008aec:	6a3b      	ldr	r3, [r7, #32]
 8008aee:	881b      	ldrh	r3, [r3, #0]
 8008af0:	b29b      	uxth	r3, r3
 8008af2:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8008af4:	693b      	ldr	r3, [r7, #16]
 8008af6:	b2da      	uxtb	r2, r3
 8008af8:	69fb      	ldr	r3, [r7, #28]
 8008afa:	701a      	strb	r2, [r3, #0]
  }
}
 8008afc:	bf00      	nop
 8008afe:	372c      	adds	r7, #44	@ 0x2c
 8008b00:	46bd      	mov	sp, r7
 8008b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b06:	4770      	bx	lr

08008b08 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008b08:	b580      	push	{r7, lr}
 8008b0a:	b084      	sub	sp, #16
 8008b0c:	af00      	add	r7, sp, #0
 8008b0e:	6078      	str	r0, [r7, #4]
 8008b10:	460b      	mov	r3, r1
 8008b12:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8008b14:	2300      	movs	r3, #0
 8008b16:	73fb      	strb	r3, [r7, #15]
  USBD_CDC_HandleTypeDef   *hcdc;

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008b18:	687b      	ldr	r3, [r7, #4]
 8008b1a:	7c1b      	ldrb	r3, [r3, #16]
 8008b1c:	2b00      	cmp	r3, #0
 8008b1e:	d115      	bne.n	8008b4c <USBD_CDC_Init+0x44>
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8008b20:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008b24:	2202      	movs	r2, #2
 8008b26:	2181      	movs	r1, #129	@ 0x81
 8008b28:	6878      	ldr	r0, [r7, #4]
 8008b2a:	f001 fe90 	bl	800a84e <USBD_LL_OpenEP>
                   CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	2201      	movs	r2, #1
 8008b32:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8008b34:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008b38:	2202      	movs	r2, #2
 8008b3a:	2101      	movs	r1, #1
 8008b3c:	6878      	ldr	r0, [r7, #4]
 8008b3e:	f001 fe86 	bl	800a84e <USBD_LL_OpenEP>
                   CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8008b42:	687b      	ldr	r3, [r7, #4]
 8008b44:	2201      	movs	r2, #1
 8008b46:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
 8008b4a:	e012      	b.n	8008b72 <USBD_CDC_Init+0x6a>

  }
  else
  {
    /* Open EP IN */
    USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 8008b4c:	2340      	movs	r3, #64	@ 0x40
 8008b4e:	2202      	movs	r2, #2
 8008b50:	2181      	movs	r1, #129	@ 0x81
 8008b52:	6878      	ldr	r0, [r7, #4]
 8008b54:	f001 fe7b 	bl	800a84e <USBD_LL_OpenEP>
                   CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	2201      	movs	r2, #1
 8008b5c:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Open EP OUT */
    USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 8008b5e:	2340      	movs	r3, #64	@ 0x40
 8008b60:	2202      	movs	r2, #2
 8008b62:	2101      	movs	r1, #1
 8008b64:	6878      	ldr	r0, [r7, #4]
 8008b66:	f001 fe72 	bl	800a84e <USBD_LL_OpenEP>
                   CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 8008b6a:	687b      	ldr	r3, [r7, #4]
 8008b6c:	2201      	movs	r2, #1
 8008b6e:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c
  }
  /* Open Command IN EP */
  USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8008b72:	2308      	movs	r3, #8
 8008b74:	2203      	movs	r2, #3
 8008b76:	2182      	movs	r1, #130	@ 0x82
 8008b78:	6878      	ldr	r0, [r7, #4]
 8008b7a:	f001 fe68 	bl	800a84e <USBD_LL_OpenEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 8008b7e:	687b      	ldr	r3, [r7, #4]
 8008b80:	2201      	movs	r2, #1
 8008b82:	641a      	str	r2, [r3, #64]	@ 0x40

  pdev->pClassData = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 8008b84:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 8008b88:	f001 ff88 	bl	800aa9c <USBD_static_malloc>
 8008b8c:	4602      	mov	r2, r0
 8008b8e:	687b      	ldr	r3, [r7, #4]
 8008b90:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8

  if (pdev->pClassData == NULL)
 8008b94:	687b      	ldr	r3, [r7, #4]
 8008b96:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008b9a:	2b00      	cmp	r3, #0
 8008b9c:	d102      	bne.n	8008ba4 <USBD_CDC_Init+0x9c>
  {
    ret = 1U;
 8008b9e:	2301      	movs	r3, #1
 8008ba0:	73fb      	strb	r3, [r7, #15]
 8008ba2:	e026      	b.n	8008bf2 <USBD_CDC_Init+0xea>
  }
  else
  {
    hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008ba4:	687b      	ldr	r3, [r7, #4]
 8008ba6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008baa:	60bb      	str	r3, [r7, #8]

    /* Init  physical Interface components */
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 8008bac:	687b      	ldr	r3, [r7, #4]
 8008bae:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	4798      	blx	r3

    /* Init Xfer states */
    hcdc->TxState = 0U;
 8008bb6:	68bb      	ldr	r3, [r7, #8]
 8008bb8:	2200      	movs	r2, #0
 8008bba:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    hcdc->RxState = 0U;
 8008bbe:	68bb      	ldr	r3, [r7, #8]
 8008bc0:	2200      	movs	r2, #0
 8008bc2:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

    if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008bc6:	687b      	ldr	r3, [r7, #4]
 8008bc8:	7c1b      	ldrb	r3, [r3, #16]
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	d109      	bne.n	8008be2 <USBD_CDC_Init+0xda>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8008bce:	68bb      	ldr	r3, [r7, #8]
 8008bd0:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008bd4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008bd8:	2101      	movs	r1, #1
 8008bda:	6878      	ldr	r0, [r7, #4]
 8008bdc:	f001 ff28 	bl	800aa30 <USBD_LL_PrepareReceive>
 8008be0:	e007      	b.n	8008bf2 <USBD_CDC_Init+0xea>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 8008be2:	68bb      	ldr	r3, [r7, #8]
 8008be4:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008be8:	2340      	movs	r3, #64	@ 0x40
 8008bea:	2101      	movs	r1, #1
 8008bec:	6878      	ldr	r0, [r7, #4]
 8008bee:	f001 ff1f 	bl	800aa30 <USBD_LL_PrepareReceive>
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
  }
  return ret;
 8008bf2:	7bfb      	ldrb	r3, [r7, #15]
}
 8008bf4:	4618      	mov	r0, r3
 8008bf6:	3710      	adds	r7, #16
 8008bf8:	46bd      	mov	sp, r7
 8008bfa:	bd80      	pop	{r7, pc}

08008bfc <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t  USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008bfc:	b580      	push	{r7, lr}
 8008bfe:	b084      	sub	sp, #16
 8008c00:	af00      	add	r7, sp, #0
 8008c02:	6078      	str	r0, [r7, #4]
 8008c04:	460b      	mov	r3, r1
 8008c06:	70fb      	strb	r3, [r7, #3]
  uint8_t ret = 0U;
 8008c08:	2300      	movs	r3, #0
 8008c0a:	73fb      	strb	r3, [r7, #15]

  /* Close EP IN */
  USBD_LL_CloseEP(pdev, CDC_IN_EP);
 8008c0c:	2181      	movs	r1, #129	@ 0x81
 8008c0e:	6878      	ldr	r0, [r7, #4]
 8008c10:	f001 fe43 	bl	800a89a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	2200      	movs	r2, #0
 8008c18:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Close EP OUT */
  USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 8008c1a:	2101      	movs	r1, #1
 8008c1c:	6878      	ldr	r0, [r7, #4]
 8008c1e:	f001 fe3c 	bl	800a89a <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	2200      	movs	r2, #0
 8008c26:	f8c3 216c 	str.w	r2, [r3, #364]	@ 0x16c

  /* Close Command IN EP */
  USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 8008c2a:	2182      	movs	r1, #130	@ 0x82
 8008c2c:	6878      	ldr	r0, [r7, #4]
 8008c2e:	f001 fe34 	bl	800a89a <USBD_LL_CloseEP>
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	2200      	movs	r2, #0
 8008c36:	641a      	str	r2, [r3, #64]	@ 0x40

  /* DeInit  physical Interface components */
  if (pdev->pClassData != NULL)
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008c3e:	2b00      	cmp	r3, #0
 8008c40:	d00e      	beq.n	8008c60 <USBD_CDC_DeInit+0x64>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008c48:	685b      	ldr	r3, [r3, #4]
 8008c4a:	4798      	blx	r3
    USBD_free(pdev->pClassData);
 8008c4c:	687b      	ldr	r3, [r7, #4]
 8008c4e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008c52:	4618      	mov	r0, r3
 8008c54:	f001 ff30 	bl	800aab8 <USBD_static_free>
    pdev->pClassData = NULL;
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	2200      	movs	r2, #0
 8008c5c:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  }

  return ret;
 8008c60:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c62:	4618      	mov	r0, r3
 8008c64:	3710      	adds	r7, #16
 8008c66:	46bd      	mov	sp, r7
 8008c68:	bd80      	pop	{r7, pc}

08008c6a <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t  USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 8008c6a:	b580      	push	{r7, lr}
 8008c6c:	b086      	sub	sp, #24
 8008c6e:	af00      	add	r7, sp, #0
 8008c70:	6078      	str	r0, [r7, #4]
 8008c72:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008c7a:	613b      	str	r3, [r7, #16]
  uint8_t ifalt = 0U;
 8008c7c:	2300      	movs	r3, #0
 8008c7e:	73fb      	strb	r3, [r7, #15]
  uint16_t status_info = 0U;
 8008c80:	2300      	movs	r3, #0
 8008c82:	81bb      	strh	r3, [r7, #12]
  uint8_t ret = USBD_OK;
 8008c84:	2300      	movs	r3, #0
 8008c86:	75fb      	strb	r3, [r7, #23]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8008c88:	683b      	ldr	r3, [r7, #0]
 8008c8a:	781b      	ldrb	r3, [r3, #0]
 8008c8c:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8008c90:	2b00      	cmp	r3, #0
 8008c92:	d039      	beq.n	8008d08 <USBD_CDC_Setup+0x9e>
 8008c94:	2b20      	cmp	r3, #32
 8008c96:	d17f      	bne.n	8008d98 <USBD_CDC_Setup+0x12e>
  {
    case USB_REQ_TYPE_CLASS :
      if (req->wLength)
 8008c98:	683b      	ldr	r3, [r7, #0]
 8008c9a:	88db      	ldrh	r3, [r3, #6]
 8008c9c:	2b00      	cmp	r3, #0
 8008c9e:	d029      	beq.n	8008cf4 <USBD_CDC_Setup+0x8a>
      {
        if (req->bmRequest & 0x80U)
 8008ca0:	683b      	ldr	r3, [r7, #0]
 8008ca2:	781b      	ldrb	r3, [r3, #0]
 8008ca4:	b25b      	sxtb	r3, r3
 8008ca6:	2b00      	cmp	r3, #0
 8008ca8:	da11      	bge.n	8008cce <USBD_CDC_Setup+0x64>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008cb0:	689b      	ldr	r3, [r3, #8]
 8008cb2:	683a      	ldr	r2, [r7, #0]
 8008cb4:	7850      	ldrb	r0, [r2, #1]
                                                            (uint8_t *)(void *)hcdc->data,
 8008cb6:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8008cb8:	683a      	ldr	r2, [r7, #0]
 8008cba:	88d2      	ldrh	r2, [r2, #6]
 8008cbc:	4798      	blx	r3
                                                            req->wLength);

          USBD_CtlSendData(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8008cbe:	6939      	ldr	r1, [r7, #16]
 8008cc0:	683b      	ldr	r3, [r7, #0]
 8008cc2:	88db      	ldrh	r3, [r3, #6]
 8008cc4:	461a      	mov	r2, r3
 8008cc6:	6878      	ldr	r0, [r7, #4]
 8008cc8:	f001 fa10 	bl	800a0ec <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
                                                          (uint8_t *)(void *)req, 0U);
      }
      break;
 8008ccc:	e06b      	b.n	8008da6 <USBD_CDC_Setup+0x13c>
          hcdc->CmdOpCode = req->bRequest;
 8008cce:	683b      	ldr	r3, [r7, #0]
 8008cd0:	785a      	ldrb	r2, [r3, #1]
 8008cd2:	693b      	ldr	r3, [r7, #16]
 8008cd4:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 8008cd8:	683b      	ldr	r3, [r7, #0]
 8008cda:	88db      	ldrh	r3, [r3, #6]
 8008cdc:	b2da      	uxtb	r2, r3
 8008cde:	693b      	ldr	r3, [r7, #16]
 8008ce0:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          USBD_CtlPrepareRx(pdev, (uint8_t *)(void *)hcdc->data, req->wLength);
 8008ce4:	6939      	ldr	r1, [r7, #16]
 8008ce6:	683b      	ldr	r3, [r7, #0]
 8008ce8:	88db      	ldrh	r3, [r3, #6]
 8008cea:	461a      	mov	r2, r3
 8008cec:	6878      	ldr	r0, [r7, #4]
 8008cee:	f001 fa2b 	bl	800a148 <USBD_CtlPrepareRx>
      break;
 8008cf2:	e058      	b.n	8008da6 <USBD_CDC_Setup+0x13c>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008cfa:	689b      	ldr	r3, [r3, #8]
 8008cfc:	683a      	ldr	r2, [r7, #0]
 8008cfe:	7850      	ldrb	r0, [r2, #1]
 8008d00:	2200      	movs	r2, #0
 8008d02:	6839      	ldr	r1, [r7, #0]
 8008d04:	4798      	blx	r3
      break;
 8008d06:	e04e      	b.n	8008da6 <USBD_CDC_Setup+0x13c>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008d08:	683b      	ldr	r3, [r7, #0]
 8008d0a:	785b      	ldrb	r3, [r3, #1]
 8008d0c:	2b0b      	cmp	r3, #11
 8008d0e:	d02e      	beq.n	8008d6e <USBD_CDC_Setup+0x104>
 8008d10:	2b0b      	cmp	r3, #11
 8008d12:	dc38      	bgt.n	8008d86 <USBD_CDC_Setup+0x11c>
 8008d14:	2b00      	cmp	r3, #0
 8008d16:	d002      	beq.n	8008d1e <USBD_CDC_Setup+0xb4>
 8008d18:	2b0a      	cmp	r3, #10
 8008d1a:	d014      	beq.n	8008d46 <USBD_CDC_Setup+0xdc>
 8008d1c:	e033      	b.n	8008d86 <USBD_CDC_Setup+0x11c>
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008d1e:	687b      	ldr	r3, [r7, #4]
 8008d20:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008d24:	2b03      	cmp	r3, #3
 8008d26:	d107      	bne.n	8008d38 <USBD_CDC_Setup+0xce>
          {
            USBD_CtlSendData(pdev, (uint8_t *)(void *)&status_info, 2U);
 8008d28:	f107 030c 	add.w	r3, r7, #12
 8008d2c:	2202      	movs	r2, #2
 8008d2e:	4619      	mov	r1, r3
 8008d30:	6878      	ldr	r0, [r7, #4]
 8008d32:	f001 f9db 	bl	800a0ec <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008d36:	e02e      	b.n	8008d96 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8008d38:	6839      	ldr	r1, [r7, #0]
 8008d3a:	6878      	ldr	r0, [r7, #4]
 8008d3c:	f001 f96b 	bl	800a016 <USBD_CtlError>
            ret = USBD_FAIL;
 8008d40:	2302      	movs	r3, #2
 8008d42:	75fb      	strb	r3, [r7, #23]
          break;
 8008d44:	e027      	b.n	8008d96 <USBD_CDC_Setup+0x12c>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008d4c:	2b03      	cmp	r3, #3
 8008d4e:	d107      	bne.n	8008d60 <USBD_CDC_Setup+0xf6>
          {
            USBD_CtlSendData(pdev, &ifalt, 1U);
 8008d50:	f107 030f 	add.w	r3, r7, #15
 8008d54:	2201      	movs	r2, #1
 8008d56:	4619      	mov	r1, r3
 8008d58:	6878      	ldr	r0, [r7, #4]
 8008d5a:	f001 f9c7 	bl	800a0ec <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8008d5e:	e01a      	b.n	8008d96 <USBD_CDC_Setup+0x12c>
            USBD_CtlError(pdev, req);
 8008d60:	6839      	ldr	r1, [r7, #0]
 8008d62:	6878      	ldr	r0, [r7, #4]
 8008d64:	f001 f957 	bl	800a016 <USBD_CtlError>
            ret = USBD_FAIL;
 8008d68:	2302      	movs	r3, #2
 8008d6a:	75fb      	strb	r3, [r7, #23]
          break;
 8008d6c:	e013      	b.n	8008d96 <USBD_CDC_Setup+0x12c>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8008d6e:	687b      	ldr	r3, [r7, #4]
 8008d70:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008d74:	2b03      	cmp	r3, #3
 8008d76:	d00d      	beq.n	8008d94 <USBD_CDC_Setup+0x12a>
          {
            USBD_CtlError(pdev, req);
 8008d78:	6839      	ldr	r1, [r7, #0]
 8008d7a:	6878      	ldr	r0, [r7, #4]
 8008d7c:	f001 f94b 	bl	800a016 <USBD_CtlError>
            ret = USBD_FAIL;
 8008d80:	2302      	movs	r3, #2
 8008d82:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8008d84:	e006      	b.n	8008d94 <USBD_CDC_Setup+0x12a>

        default:
          USBD_CtlError(pdev, req);
 8008d86:	6839      	ldr	r1, [r7, #0]
 8008d88:	6878      	ldr	r0, [r7, #4]
 8008d8a:	f001 f944 	bl	800a016 <USBD_CtlError>
          ret = USBD_FAIL;
 8008d8e:	2302      	movs	r3, #2
 8008d90:	75fb      	strb	r3, [r7, #23]
          break;
 8008d92:	e000      	b.n	8008d96 <USBD_CDC_Setup+0x12c>
          break;
 8008d94:	bf00      	nop
      }
      break;
 8008d96:	e006      	b.n	8008da6 <USBD_CDC_Setup+0x13c>

    default:
      USBD_CtlError(pdev, req);
 8008d98:	6839      	ldr	r1, [r7, #0]
 8008d9a:	6878      	ldr	r0, [r7, #4]
 8008d9c:	f001 f93b 	bl	800a016 <USBD_CtlError>
      ret = USBD_FAIL;
 8008da0:	2302      	movs	r3, #2
 8008da2:	75fb      	strb	r3, [r7, #23]
      break;
 8008da4:	bf00      	nop
  }

  return ret;
 8008da6:	7dfb      	ldrb	r3, [r7, #23]
}
 8008da8:	4618      	mov	r0, r3
 8008daa:	3718      	adds	r7, #24
 8008dac:	46bd      	mov	sp, r7
 8008dae:	bd80      	pop	{r7, pc}

08008db0 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008db0:	b580      	push	{r7, lr}
 8008db2:	b084      	sub	sp, #16
 8008db4:	af00      	add	r7, sp, #0
 8008db6:	6078      	str	r0, [r7, #4]
 8008db8:	460b      	mov	r3, r1
 8008dba:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008dc2:	60fb      	str	r3, [r7, #12]
  PCD_HandleTypeDef *hpcd = pdev->pData;
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 8008dca:	60bb      	str	r3, [r7, #8]

  if (pdev->pClassData != NULL)
 8008dcc:	687b      	ldr	r3, [r7, #4]
 8008dce:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008dd2:	2b00      	cmp	r3, #0
 8008dd4:	d03a      	beq.n	8008e4c <USBD_CDC_DataIn+0x9c>
  {
    if ((pdev->ep_in[epnum].total_length > 0U) && ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 8008dd6:	78fa      	ldrb	r2, [r7, #3]
 8008dd8:	6879      	ldr	r1, [r7, #4]
 8008dda:	4613      	mov	r3, r2
 8008ddc:	009b      	lsls	r3, r3, #2
 8008dde:	4413      	add	r3, r2
 8008de0:	009b      	lsls	r3, r3, #2
 8008de2:	440b      	add	r3, r1
 8008de4:	331c      	adds	r3, #28
 8008de6:	681b      	ldr	r3, [r3, #0]
 8008de8:	2b00      	cmp	r3, #0
 8008dea:	d029      	beq.n	8008e40 <USBD_CDC_DataIn+0x90>
 8008dec:	78fa      	ldrb	r2, [r7, #3]
 8008dee:	6879      	ldr	r1, [r7, #4]
 8008df0:	4613      	mov	r3, r2
 8008df2:	009b      	lsls	r3, r3, #2
 8008df4:	4413      	add	r3, r2
 8008df6:	009b      	lsls	r3, r3, #2
 8008df8:	440b      	add	r3, r1
 8008dfa:	331c      	adds	r3, #28
 8008dfc:	681a      	ldr	r2, [r3, #0]
 8008dfe:	78f9      	ldrb	r1, [r7, #3]
 8008e00:	68b8      	ldr	r0, [r7, #8]
 8008e02:	460b      	mov	r3, r1
 8008e04:	009b      	lsls	r3, r3, #2
 8008e06:	440b      	add	r3, r1
 8008e08:	00db      	lsls	r3, r3, #3
 8008e0a:	4403      	add	r3, r0
 8008e0c:	3320      	adds	r3, #32
 8008e0e:	681b      	ldr	r3, [r3, #0]
 8008e10:	fbb2 f1f3 	udiv	r1, r2, r3
 8008e14:	fb01 f303 	mul.w	r3, r1, r3
 8008e18:	1ad3      	subs	r3, r2, r3
 8008e1a:	2b00      	cmp	r3, #0
 8008e1c:	d110      	bne.n	8008e40 <USBD_CDC_DataIn+0x90>
    {
      /* Update the packet total length */
      pdev->ep_in[epnum].total_length = 0U;
 8008e1e:	78fa      	ldrb	r2, [r7, #3]
 8008e20:	6879      	ldr	r1, [r7, #4]
 8008e22:	4613      	mov	r3, r2
 8008e24:	009b      	lsls	r3, r3, #2
 8008e26:	4413      	add	r3, r2
 8008e28:	009b      	lsls	r3, r3, #2
 8008e2a:	440b      	add	r3, r1
 8008e2c:	331c      	adds	r3, #28
 8008e2e:	2200      	movs	r2, #0
 8008e30:	601a      	str	r2, [r3, #0]

      /* Send ZLP */
      USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8008e32:	78f9      	ldrb	r1, [r7, #3]
 8008e34:	2300      	movs	r3, #0
 8008e36:	2200      	movs	r2, #0
 8008e38:	6878      	ldr	r0, [r7, #4]
 8008e3a:	f001 fdd6 	bl	800a9ea <USBD_LL_Transmit>
 8008e3e:	e003      	b.n	8008e48 <USBD_CDC_DataIn+0x98>
    }
    else
    {
      hcdc->TxState = 0U;
 8008e40:	68fb      	ldr	r3, [r7, #12]
 8008e42:	2200      	movs	r2, #0
 8008e44:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
    }
    return USBD_OK;
 8008e48:	2300      	movs	r3, #0
 8008e4a:	e000      	b.n	8008e4e <USBD_CDC_DataIn+0x9e>
  }
  else
  {
    return USBD_FAIL;
 8008e4c:	2302      	movs	r3, #2
  }
}
 8008e4e:	4618      	mov	r0, r3
 8008e50:	3710      	adds	r7, #16
 8008e52:	46bd      	mov	sp, r7
 8008e54:	bd80      	pop	{r7, pc}

08008e56 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t  USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008e56:	b580      	push	{r7, lr}
 8008e58:	b084      	sub	sp, #16
 8008e5a:	af00      	add	r7, sp, #0
 8008e5c:	6078      	str	r0, [r7, #4]
 8008e5e:	460b      	mov	r3, r1
 8008e60:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008e62:	687b      	ldr	r3, [r7, #4]
 8008e64:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008e68:	60fb      	str	r3, [r7, #12]

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8008e6a:	78fb      	ldrb	r3, [r7, #3]
 8008e6c:	4619      	mov	r1, r3
 8008e6e:	6878      	ldr	r0, [r7, #4]
 8008e70:	f001 fe01 	bl	800aa76 <USBD_LL_GetRxDataSize>
 8008e74:	4602      	mov	r2, r0
 8008e76:	68fb      	ldr	r3, [r7, #12]
 8008e78:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */
  if (pdev->pClassData != NULL)
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008e82:	2b00      	cmp	r3, #0
 8008e84:	d00d      	beq.n	8008ea2 <USBD_CDC_DataOut+0x4c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8008e86:	687b      	ldr	r3, [r7, #4]
 8008e88:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008e8c:	68db      	ldr	r3, [r3, #12]
 8008e8e:	68fa      	ldr	r2, [r7, #12]
 8008e90:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 8008e94:	68fa      	ldr	r2, [r7, #12]
 8008e96:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 8008e9a:	4611      	mov	r1, r2
 8008e9c:	4798      	blx	r3

    return USBD_OK;
 8008e9e:	2300      	movs	r3, #0
 8008ea0:	e000      	b.n	8008ea4 <USBD_CDC_DataOut+0x4e>
  }
  else
  {
    return USBD_FAIL;
 8008ea2:	2302      	movs	r3, #2
  }
}
 8008ea4:	4618      	mov	r0, r3
 8008ea6:	3710      	adds	r7, #16
 8008ea8:	46bd      	mov	sp, r7
 8008eaa:	bd80      	pop	{r7, pc}

08008eac <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t  USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8008eac:	b580      	push	{r7, lr}
 8008eae:	b084      	sub	sp, #16
 8008eb0:	af00      	add	r7, sp, #0
 8008eb2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008eb4:	687b      	ldr	r3, [r7, #4]
 8008eb6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008eba:	60fb      	str	r3, [r7, #12]

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8008ebc:	687b      	ldr	r3, [r7, #4]
 8008ebe:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008ec2:	2b00      	cmp	r3, #0
 8008ec4:	d014      	beq.n	8008ef0 <USBD_CDC_EP0_RxReady+0x44>
 8008ec6:	68fb      	ldr	r3, [r7, #12]
 8008ec8:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 8008ecc:	2bff      	cmp	r3, #255	@ 0xff
 8008ece:	d00f      	beq.n	8008ef0 <USBD_CDC_EP0_RxReady+0x44>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8008ed0:	687b      	ldr	r3, [r7, #4]
 8008ed2:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 8008ed6:	689b      	ldr	r3, [r3, #8]
 8008ed8:	68fa      	ldr	r2, [r7, #12]
 8008eda:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                      (uint8_t *)(void *)hcdc->data,
 8008ede:	68f9      	ldr	r1, [r7, #12]
                                                      (uint16_t)hcdc->CmdLength);
 8008ee0:	68fa      	ldr	r2, [r7, #12]
 8008ee2:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8008ee6:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8008ee8:	68fb      	ldr	r3, [r7, #12]
 8008eea:	22ff      	movs	r2, #255	@ 0xff
 8008eec:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200

  }
  return USBD_OK;
 8008ef0:	2300      	movs	r3, #0
}
 8008ef2:	4618      	mov	r0, r3
 8008ef4:	3710      	adds	r7, #16
 8008ef6:	46bd      	mov	sp, r7
 8008ef8:	bd80      	pop	{r7, pc}
	...

08008efc <USBD_CDC_GetFSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8008efc:	b480      	push	{r7}
 8008efe:	b083      	sub	sp, #12
 8008f00:	af00      	add	r7, sp, #0
 8008f02:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgFSDesc);
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	2243      	movs	r2, #67	@ 0x43
 8008f08:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgFSDesc;
 8008f0a:	4b03      	ldr	r3, [pc, #12]	@ (8008f18 <USBD_CDC_GetFSCfgDesc+0x1c>)
}
 8008f0c:	4618      	mov	r0, r3
 8008f0e:	370c      	adds	r7, #12
 8008f10:	46bd      	mov	sp, r7
 8008f12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f16:	4770      	bx	lr
 8008f18:	20000094 	.word	0x20000094

08008f1c <USBD_CDC_GetHSCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 8008f1c:	b480      	push	{r7}
 8008f1e:	b083      	sub	sp, #12
 8008f20:	af00      	add	r7, sp, #0
 8008f22:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_CfgHSDesc);
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	2243      	movs	r2, #67	@ 0x43
 8008f28:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgHSDesc;
 8008f2a:	4b03      	ldr	r3, [pc, #12]	@ (8008f38 <USBD_CDC_GetHSCfgDesc+0x1c>)
}
 8008f2c:	4618      	mov	r0, r3
 8008f2e:	370c      	adds	r7, #12
 8008f30:	46bd      	mov	sp, r7
 8008f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f36:	4770      	bx	lr
 8008f38:	20000050 	.word	0x20000050

08008f3c <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  speed : current device speed
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t  *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8008f3c:	b480      	push	{r7}
 8008f3e:	b083      	sub	sp, #12
 8008f40:	af00      	add	r7, sp, #0
 8008f42:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8008f44:	687b      	ldr	r3, [r7, #4]
 8008f46:	2243      	movs	r2, #67	@ 0x43
 8008f48:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_OtherSpeedCfgDesc;
 8008f4a:	4b03      	ldr	r3, [pc, #12]	@ (8008f58 <USBD_CDC_GetOtherSpeedCfgDesc+0x1c>)
}
 8008f4c:	4618      	mov	r0, r3
 8008f4e:	370c      	adds	r7, #12
 8008f50:	46bd      	mov	sp, r7
 8008f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f56:	4770      	bx	lr
 8008f58:	200000d8 	.word	0x200000d8

08008f5c <USBD_CDC_GetDeviceQualifierDescriptor>:
*         return Device Qualifier descriptor
* @param  length : pointer data length
* @retval pointer to descriptor buffer
*/
uint8_t  *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8008f5c:	b480      	push	{r7}
 8008f5e:	b083      	sub	sp, #12
 8008f60:	af00      	add	r7, sp, #0
 8008f62:	6078      	str	r0, [r7, #4]
  *length = sizeof(USBD_CDC_DeviceQualifierDesc);
 8008f64:	687b      	ldr	r3, [r7, #4]
 8008f66:	220a      	movs	r2, #10
 8008f68:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_DeviceQualifierDesc;
 8008f6a:	4b03      	ldr	r3, [pc, #12]	@ (8008f78 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8008f6c:	4618      	mov	r0, r3
 8008f6e:	370c      	adds	r7, #12
 8008f70:	46bd      	mov	sp, r7
 8008f72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f76:	4770      	bx	lr
 8008f78:	2000000c 	.word	0x2000000c

08008f7c <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t  USBD_CDC_RegisterInterface(USBD_HandleTypeDef   *pdev,
                                    USBD_CDC_ItfTypeDef *fops)
{
 8008f7c:	b480      	push	{r7}
 8008f7e:	b085      	sub	sp, #20
 8008f80:	af00      	add	r7, sp, #0
 8008f82:	6078      	str	r0, [r7, #4]
 8008f84:	6039      	str	r1, [r7, #0]
  uint8_t  ret = USBD_FAIL;
 8008f86:	2302      	movs	r3, #2
 8008f88:	73fb      	strb	r3, [r7, #15]

  if (fops != NULL)
 8008f8a:	683b      	ldr	r3, [r7, #0]
 8008f8c:	2b00      	cmp	r3, #0
 8008f8e:	d005      	beq.n	8008f9c <USBD_CDC_RegisterInterface+0x20>
  {
    pdev->pUserData = fops;
 8008f90:	687b      	ldr	r3, [r7, #4]
 8008f92:	683a      	ldr	r2, [r7, #0]
 8008f94:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
    ret = USBD_OK;
 8008f98:	2300      	movs	r3, #0
 8008f9a:	73fb      	strb	r3, [r7, #15]
  }

  return ret;
 8008f9c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008f9e:	4618      	mov	r0, r3
 8008fa0:	3714      	adds	r7, #20
 8008fa2:	46bd      	mov	sp, r7
 8008fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fa8:	4770      	bx	lr

08008faa <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t  USBD_CDC_SetTxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff,
                              uint16_t length)
{
 8008faa:	b480      	push	{r7}
 8008fac:	b087      	sub	sp, #28
 8008fae:	af00      	add	r7, sp, #0
 8008fb0:	60f8      	str	r0, [r7, #12]
 8008fb2:	60b9      	str	r1, [r7, #8]
 8008fb4:	4613      	mov	r3, r2
 8008fb6:	80fb      	strh	r3, [r7, #6]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008fb8:	68fb      	ldr	r3, [r7, #12]
 8008fba:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008fbe:	617b      	str	r3, [r7, #20]

  hcdc->TxBuffer = pbuff;
 8008fc0:	697b      	ldr	r3, [r7, #20]
 8008fc2:	68ba      	ldr	r2, [r7, #8]
 8008fc4:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8008fc8:	88fa      	ldrh	r2, [r7, #6]
 8008fca:	697b      	ldr	r3, [r7, #20]
 8008fcc:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return USBD_OK;
 8008fd0:	2300      	movs	r3, #0
}
 8008fd2:	4618      	mov	r0, r3
 8008fd4:	371c      	adds	r7, #28
 8008fd6:	46bd      	mov	sp, r7
 8008fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fdc:	4770      	bx	lr

08008fde <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t  USBD_CDC_SetRxBuffer(USBD_HandleTypeDef   *pdev,
                              uint8_t  *pbuff)
{
 8008fde:	b480      	push	{r7}
 8008fe0:	b085      	sub	sp, #20
 8008fe2:	af00      	add	r7, sp, #0
 8008fe4:	6078      	str	r0, [r7, #4]
 8008fe6:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 8008fe8:	687b      	ldr	r3, [r7, #4]
 8008fea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008fee:	60fb      	str	r3, [r7, #12]

  hcdc->RxBuffer = pbuff;
 8008ff0:	68fb      	ldr	r3, [r7, #12]
 8008ff2:	683a      	ldr	r2, [r7, #0]
 8008ff4:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return USBD_OK;
 8008ff8:	2300      	movs	r3, #0
}
 8008ffa:	4618      	mov	r0, r3
 8008ffc:	3714      	adds	r7, #20
 8008ffe:	46bd      	mov	sp, r7
 8009000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009004:	4770      	bx	lr

08009006 <USBD_CDC_TransmitPacket>:
  *         Transmit packet on IN endpoint
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8009006:	b580      	push	{r7, lr}
 8009008:	b084      	sub	sp, #16
 800900a:	af00      	add	r7, sp, #0
 800900c:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800900e:	687b      	ldr	r3, [r7, #4]
 8009010:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009014:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassData != NULL)
 8009016:	687b      	ldr	r3, [r7, #4]
 8009018:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800901c:	2b00      	cmp	r3, #0
 800901e:	d01c      	beq.n	800905a <USBD_CDC_TransmitPacket+0x54>
  {
    if (hcdc->TxState == 0U)
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8009026:	2b00      	cmp	r3, #0
 8009028:	d115      	bne.n	8009056 <USBD_CDC_TransmitPacket+0x50>
    {
      /* Tx Transfer in progress */
      hcdc->TxState = 1U;
 800902a:	68fb      	ldr	r3, [r7, #12]
 800902c:	2201      	movs	r2, #1
 800902e:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

      /* Update the packet total length */
      pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 8009032:	68fb      	ldr	r3, [r7, #12]
 8009034:	f8d3 2210 	ldr.w	r2, [r3, #528]	@ 0x210
 8009038:	687b      	ldr	r3, [r7, #4]
 800903a:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Transmit next packet */
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 800903c:	68fb      	ldr	r3, [r7, #12]
 800903e:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
                       (uint16_t)hcdc->TxLength);
 8009042:	68fb      	ldr	r3, [r7, #12]
 8009044:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
      USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer,
 8009048:	b29b      	uxth	r3, r3
 800904a:	2181      	movs	r1, #129	@ 0x81
 800904c:	6878      	ldr	r0, [r7, #4]
 800904e:	f001 fccc 	bl	800a9ea <USBD_LL_Transmit>

      return USBD_OK;
 8009052:	2300      	movs	r3, #0
 8009054:	e002      	b.n	800905c <USBD_CDC_TransmitPacket+0x56>
    }
    else
    {
      return USBD_BUSY;
 8009056:	2301      	movs	r3, #1
 8009058:	e000      	b.n	800905c <USBD_CDC_TransmitPacket+0x56>
    }
  }
  else
  {
    return USBD_FAIL;
 800905a:	2302      	movs	r3, #2
  }
}
 800905c:	4618      	mov	r0, r3
 800905e:	3710      	adds	r7, #16
 8009060:	46bd      	mov	sp, r7
 8009062:	bd80      	pop	{r7, pc}

08009064 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t  USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8009064:	b580      	push	{r7, lr}
 8009066:	b084      	sub	sp, #16
 8009068:	af00      	add	r7, sp, #0
 800906a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef   *hcdc = (USBD_CDC_HandleTypeDef *) pdev->pClassData;
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009072:	60fb      	str	r3, [r7, #12]

  /* Suspend or Resume USB Out process */
  if (pdev->pClassData != NULL)
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800907a:	2b00      	cmp	r3, #0
 800907c:	d017      	beq.n	80090ae <USBD_CDC_ReceivePacket+0x4a>
  {
    if (pdev->dev_speed == USBD_SPEED_HIGH)
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	7c1b      	ldrb	r3, [r3, #16]
 8009082:	2b00      	cmp	r3, #0
 8009084:	d109      	bne.n	800909a <USBD_CDC_ReceivePacket+0x36>
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 8009086:	68fb      	ldr	r3, [r7, #12]
 8009088:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800908c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8009090:	2101      	movs	r1, #1
 8009092:	6878      	ldr	r0, [r7, #4]
 8009094:	f001 fccc 	bl	800aa30 <USBD_LL_PrepareReceive>
 8009098:	e007      	b.n	80090aa <USBD_CDC_ReceivePacket+0x46>
                             CDC_DATA_HS_OUT_PACKET_SIZE);
    }
    else
    {
      /* Prepare Out endpoint to receive next packet */
      USBD_LL_PrepareReceive(pdev,
 800909a:	68fb      	ldr	r3, [r7, #12]
 800909c:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 80090a0:	2340      	movs	r3, #64	@ 0x40
 80090a2:	2101      	movs	r1, #1
 80090a4:	6878      	ldr	r0, [r7, #4]
 80090a6:	f001 fcc3 	bl	800aa30 <USBD_LL_PrepareReceive>
                             CDC_OUT_EP,
                             hcdc->RxBuffer,
                             CDC_DATA_FS_OUT_PACKET_SIZE);
    }
    return USBD_OK;
 80090aa:	2300      	movs	r3, #0
 80090ac:	e000      	b.n	80090b0 <USBD_CDC_ReceivePacket+0x4c>
  }
  else
  {
    return USBD_FAIL;
 80090ae:	2302      	movs	r3, #2
  }
}
 80090b0:	4618      	mov	r0, r3
 80090b2:	3710      	adds	r7, #16
 80090b4:	46bd      	mov	sp, r7
 80090b6:	bd80      	pop	{r7, pc}

080090b8 <USBD_Init>:
* @param  id: Low level core index
* @retval None
*/
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 80090b8:	b580      	push	{r7, lr}
 80090ba:	b084      	sub	sp, #16
 80090bc:	af00      	add	r7, sp, #0
 80090be:	60f8      	str	r0, [r7, #12]
 80090c0:	60b9      	str	r1, [r7, #8]
 80090c2:	4613      	mov	r3, r2
 80090c4:	71fb      	strb	r3, [r7, #7]
  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 80090c6:	68fb      	ldr	r3, [r7, #12]
 80090c8:	2b00      	cmp	r3, #0
 80090ca:	d101      	bne.n	80090d0 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif
    return USBD_FAIL;
 80090cc:	2302      	movs	r3, #2
 80090ce:	e01a      	b.n	8009106 <USBD_Init+0x4e>
  }

  /* Unlink previous class*/
  if (pdev->pClass != NULL)
 80090d0:	68fb      	ldr	r3, [r7, #12]
 80090d2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80090d6:	2b00      	cmp	r3, #0
 80090d8:	d003      	beq.n	80090e2 <USBD_Init+0x2a>
  {
    pdev->pClass = NULL;
 80090da:	68fb      	ldr	r3, [r7, #12]
 80090dc:	2200      	movs	r2, #0
 80090de:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 80090e2:	68bb      	ldr	r3, [r7, #8]
 80090e4:	2b00      	cmp	r3, #0
 80090e6:	d003      	beq.n	80090f0 <USBD_Init+0x38>
  {
    pdev->pDesc = pdesc;
 80090e8:	68fb      	ldr	r3, [r7, #12]
 80090ea:	68ba      	ldr	r2, [r7, #8]
 80090ec:	f8c3 22b0 	str.w	r2, [r3, #688]	@ 0x2b0
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80090f0:	68fb      	ldr	r3, [r7, #12]
 80090f2:	2201      	movs	r2, #1
 80090f4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 80090f8:	68fb      	ldr	r3, [r7, #12]
 80090fa:	79fa      	ldrb	r2, [r7, #7]
 80090fc:	701a      	strb	r2, [r3, #0]
  /* Initialize low level driver */
  USBD_LL_Init(pdev);
 80090fe:	68f8      	ldr	r0, [r7, #12]
 8009100:	f001 fb2e 	bl	800a760 <USBD_LL_Init>

  return USBD_OK;
 8009104:	2300      	movs	r3, #0
}
 8009106:	4618      	mov	r0, r3
 8009108:	3710      	adds	r7, #16
 800910a:	46bd      	mov	sp, r7
 800910c:	bd80      	pop	{r7, pc}

0800910e <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800910e:	b480      	push	{r7}
 8009110:	b085      	sub	sp, #20
 8009112:	af00      	add	r7, sp, #0
 8009114:	6078      	str	r0, [r7, #4]
 8009116:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef status = USBD_OK;
 8009118:	2300      	movs	r3, #0
 800911a:	73fb      	strb	r3, [r7, #15]
  if (pclass != NULL)
 800911c:	683b      	ldr	r3, [r7, #0]
 800911e:	2b00      	cmp	r3, #0
 8009120:	d006      	beq.n	8009130 <USBD_RegisterClass+0x22>
  {
    /* link the class to the USB Device handle */
    pdev->pClass = pclass;
 8009122:	687b      	ldr	r3, [r7, #4]
 8009124:	683a      	ldr	r2, [r7, #0]
 8009126:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
    status = USBD_OK;
 800912a:	2300      	movs	r3, #0
 800912c:	73fb      	strb	r3, [r7, #15]
 800912e:	e001      	b.n	8009134 <USBD_RegisterClass+0x26>
  else
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif
    status = USBD_FAIL;
 8009130:	2302      	movs	r3, #2
 8009132:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 8009134:	7bfb      	ldrb	r3, [r7, #15]
}
 8009136:	4618      	mov	r0, r3
 8009138:	3714      	adds	r7, #20
 800913a:	46bd      	mov	sp, r7
 800913c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009140:	4770      	bx	lr

08009142 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef  USBD_Start(USBD_HandleTypeDef *pdev)
{
 8009142:	b580      	push	{r7, lr}
 8009144:	b082      	sub	sp, #8
 8009146:	af00      	add	r7, sp, #0
 8009148:	6078      	str	r0, [r7, #4]
  /* Start the low level driver  */
  USBD_LL_Start(pdev);
 800914a:	6878      	ldr	r0, [r7, #4]
 800914c:	f001 fb64 	bl	800a818 <USBD_LL_Start>

  return USBD_OK;
 8009150:	2300      	movs	r3, #0
}
 8009152:	4618      	mov	r0, r3
 8009154:	3708      	adds	r7, #8
 8009156:	46bd      	mov	sp, r7
 8009158:	bd80      	pop	{r7, pc}

0800915a <USBD_RunTestMode>:
*         Launch test mode process
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef  USBD_RunTestMode(USBD_HandleTypeDef  *pdev)
{
 800915a:	b480      	push	{r7}
 800915c:	b083      	sub	sp, #12
 800915e:	af00      	add	r7, sp, #0
 8009160:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009162:	2300      	movs	r3, #0
}
 8009164:	4618      	mov	r0, r3
 8009166:	370c      	adds	r7, #12
 8009168:	46bd      	mov	sp, r7
 800916a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800916e:	4770      	bx	lr

08009170 <USBD_SetClassConfig>:
* @param  cfgidx: configuration index
* @retval status
*/

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 8009170:	b580      	push	{r7, lr}
 8009172:	b084      	sub	sp, #16
 8009174:	af00      	add	r7, sp, #0
 8009176:	6078      	str	r0, [r7, #4]
 8009178:	460b      	mov	r3, r1
 800917a:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_FAIL;
 800917c:	2302      	movs	r3, #2
 800917e:	73fb      	strb	r3, [r7, #15]

  if (pdev->pClass != NULL)
 8009180:	687b      	ldr	r3, [r7, #4]
 8009182:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009186:	2b00      	cmp	r3, #0
 8009188:	d00c      	beq.n	80091a4 <USBD_SetClassConfig+0x34>
  {
    /* Set configuration  and Start the Class*/
    if (pdev->pClass->Init(pdev, cfgidx) == 0U)
 800918a:	687b      	ldr	r3, [r7, #4]
 800918c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009190:	681b      	ldr	r3, [r3, #0]
 8009192:	78fa      	ldrb	r2, [r7, #3]
 8009194:	4611      	mov	r1, r2
 8009196:	6878      	ldr	r0, [r7, #4]
 8009198:	4798      	blx	r3
 800919a:	4603      	mov	r3, r0
 800919c:	2b00      	cmp	r3, #0
 800919e:	d101      	bne.n	80091a4 <USBD_SetClassConfig+0x34>
    {
      ret = USBD_OK;
 80091a0:	2300      	movs	r3, #0
 80091a2:	73fb      	strb	r3, [r7, #15]
    }
  }

  return ret;
 80091a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80091a6:	4618      	mov	r0, r3
 80091a8:	3710      	adds	r7, #16
 80091aa:	46bd      	mov	sp, r7
 80091ac:	bd80      	pop	{r7, pc}

080091ae <USBD_ClrClassConfig>:
* @param  pdev: device instance
* @param  cfgidx: configuration index
* @retval status: USBD_StatusTypeDef
*/
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef  *pdev, uint8_t cfgidx)
{
 80091ae:	b580      	push	{r7, lr}
 80091b0:	b082      	sub	sp, #8
 80091b2:	af00      	add	r7, sp, #0
 80091b4:	6078      	str	r0, [r7, #4]
 80091b6:	460b      	mov	r3, r1
 80091b8:	70fb      	strb	r3, [r7, #3]
  /* Clear configuration  and De-initialize the Class process*/
  pdev->pClass->DeInit(pdev, cfgidx);
 80091ba:	687b      	ldr	r3, [r7, #4]
 80091bc:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80091c0:	685b      	ldr	r3, [r3, #4]
 80091c2:	78fa      	ldrb	r2, [r7, #3]
 80091c4:	4611      	mov	r1, r2
 80091c6:	6878      	ldr	r0, [r7, #4]
 80091c8:	4798      	blx	r3

  return USBD_OK;
 80091ca:	2300      	movs	r3, #0
}
 80091cc:	4618      	mov	r0, r3
 80091ce:	3708      	adds	r7, #8
 80091d0:	46bd      	mov	sp, r7
 80091d2:	bd80      	pop	{r7, pc}

080091d4 <USBD_LL_SetupStage>:
*         Handle the setup stage
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80091d4:	b580      	push	{r7, lr}
 80091d6:	b082      	sub	sp, #8
 80091d8:	af00      	add	r7, sp, #0
 80091da:	6078      	str	r0, [r7, #4]
 80091dc:	6039      	str	r1, [r7, #0]
  USBD_ParseSetupRequest(&pdev->request, psetup);
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 80091e4:	6839      	ldr	r1, [r7, #0]
 80091e6:	4618      	mov	r0, r3
 80091e8:	f000 fedb 	bl	8009fa2 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80091ec:	687b      	ldr	r3, [r7, #4]
 80091ee:	2201      	movs	r2, #1
 80091f0:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 80091fa:	461a      	mov	r2, r3
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8009202:	687b      	ldr	r3, [r7, #4]
 8009204:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 8009208:	f003 031f 	and.w	r3, r3, #31
 800920c:	2b02      	cmp	r3, #2
 800920e:	d016      	beq.n	800923e <USBD_LL_SetupStage+0x6a>
 8009210:	2b02      	cmp	r3, #2
 8009212:	d81c      	bhi.n	800924e <USBD_LL_SetupStage+0x7a>
 8009214:	2b00      	cmp	r3, #0
 8009216:	d002      	beq.n	800921e <USBD_LL_SetupStage+0x4a>
 8009218:	2b01      	cmp	r3, #1
 800921a:	d008      	beq.n	800922e <USBD_LL_SetupStage+0x5a>
 800921c:	e017      	b.n	800924e <USBD_LL_SetupStage+0x7a>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      USBD_StdDevReq(pdev, &pdev->request);
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8009224:	4619      	mov	r1, r3
 8009226:	6878      	ldr	r0, [r7, #4]
 8009228:	f000 f9ce 	bl	80095c8 <USBD_StdDevReq>
      break;
 800922c:	e01a      	b.n	8009264 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_INTERFACE:
      USBD_StdItfReq(pdev, &pdev->request);
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8009234:	4619      	mov	r1, r3
 8009236:	6878      	ldr	r0, [r7, #4]
 8009238:	f000 fa30 	bl	800969c <USBD_StdItfReq>
      break;
 800923c:	e012      	b.n	8009264 <USBD_LL_SetupStage+0x90>

    case USB_REQ_RECIPIENT_ENDPOINT:
      USBD_StdEPReq(pdev, &pdev->request);
 800923e:	687b      	ldr	r3, [r7, #4]
 8009240:	f503 732a 	add.w	r3, r3, #680	@ 0x2a8
 8009244:	4619      	mov	r1, r3
 8009246:	6878      	ldr	r0, [r7, #4]
 8009248:	f000 fa70 	bl	800972c <USBD_StdEPReq>
      break;
 800924c:	e00a      	b.n	8009264 <USBD_LL_SetupStage+0x90>

    default:
      USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800924e:	687b      	ldr	r3, [r7, #4]
 8009250:	f893 32a8 	ldrb.w	r3, [r3, #680]	@ 0x2a8
 8009254:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8009258:	b2db      	uxtb	r3, r3
 800925a:	4619      	mov	r1, r3
 800925c:	6878      	ldr	r0, [r7, #4]
 800925e:	f001 fb3b 	bl	800a8d8 <USBD_LL_StallEP>
      break;
 8009262:	bf00      	nop
  }

  return USBD_OK;
 8009264:	2300      	movs	r3, #0
}
 8009266:	4618      	mov	r0, r3
 8009268:	3708      	adds	r7, #8
 800926a:	46bd      	mov	sp, r7
 800926c:	bd80      	pop	{r7, pc}

0800926e <USBD_LL_DataOutStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800926e:	b580      	push	{r7, lr}
 8009270:	b086      	sub	sp, #24
 8009272:	af00      	add	r7, sp, #0
 8009274:	60f8      	str	r0, [r7, #12]
 8009276:	460b      	mov	r3, r1
 8009278:	607a      	str	r2, [r7, #4]
 800927a:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800927c:	7afb      	ldrb	r3, [r7, #11]
 800927e:	2b00      	cmp	r3, #0
 8009280:	d14b      	bne.n	800931a <USBD_LL_DataOutStage+0xac>
  {
    pep = &pdev->ep_out[0];
 8009282:	68fb      	ldr	r3, [r7, #12]
 8009284:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8009288:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800928a:	68fb      	ldr	r3, [r7, #12]
 800928c:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8009290:	2b03      	cmp	r3, #3
 8009292:	d134      	bne.n	80092fe <USBD_LL_DataOutStage+0x90>
    {
      if (pep->rem_length > pep->maxpacket)
 8009294:	697b      	ldr	r3, [r7, #20]
 8009296:	68da      	ldr	r2, [r3, #12]
 8009298:	697b      	ldr	r3, [r7, #20]
 800929a:	691b      	ldr	r3, [r3, #16]
 800929c:	429a      	cmp	r2, r3
 800929e:	d919      	bls.n	80092d4 <USBD_LL_DataOutStage+0x66>
      {
        pep->rem_length -= pep->maxpacket;
 80092a0:	697b      	ldr	r3, [r7, #20]
 80092a2:	68da      	ldr	r2, [r3, #12]
 80092a4:	697b      	ldr	r3, [r7, #20]
 80092a6:	691b      	ldr	r3, [r3, #16]
 80092a8:	1ad2      	subs	r2, r2, r3
 80092aa:	697b      	ldr	r3, [r7, #20]
 80092ac:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueRx(pdev, pdata,
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 80092ae:	697b      	ldr	r3, [r7, #20]
 80092b0:	68da      	ldr	r2, [r3, #12]
 80092b2:	697b      	ldr	r3, [r7, #20]
 80092b4:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 80092b6:	429a      	cmp	r2, r3
 80092b8:	d203      	bcs.n	80092c2 <USBD_LL_DataOutStage+0x54>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 80092ba:	697b      	ldr	r3, [r7, #20]
 80092bc:	68db      	ldr	r3, [r3, #12]
        USBD_CtlContinueRx(pdev, pdata,
 80092be:	b29b      	uxth	r3, r3
 80092c0:	e002      	b.n	80092c8 <USBD_LL_DataOutStage+0x5a>
                           (uint16_t)MIN(pep->rem_length, pep->maxpacket));
 80092c2:	697b      	ldr	r3, [r7, #20]
 80092c4:	691b      	ldr	r3, [r3, #16]
        USBD_CtlContinueRx(pdev, pdata,
 80092c6:	b29b      	uxth	r3, r3
 80092c8:	461a      	mov	r2, r3
 80092ca:	6879      	ldr	r1, [r7, #4]
 80092cc:	68f8      	ldr	r0, [r7, #12]
 80092ce:	f000 ff59 	bl	800a184 <USBD_CtlContinueRx>
 80092d2:	e038      	b.n	8009346 <USBD_LL_DataOutStage+0xd8>
      }
      else
      {
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 80092d4:	68fb      	ldr	r3, [r7, #12]
 80092d6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80092da:	691b      	ldr	r3, [r3, #16]
 80092dc:	2b00      	cmp	r3, #0
 80092de:	d00a      	beq.n	80092f6 <USBD_LL_DataOutStage+0x88>
            (pdev->dev_state == USBD_STATE_CONFIGURED))
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
        if ((pdev->pClass->EP0_RxReady != NULL) &&
 80092e6:	2b03      	cmp	r3, #3
 80092e8:	d105      	bne.n	80092f6 <USBD_LL_DataOutStage+0x88>
        {
          pdev->pClass->EP0_RxReady(pdev);
 80092ea:	68fb      	ldr	r3, [r7, #12]
 80092ec:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80092f0:	691b      	ldr	r3, [r3, #16]
 80092f2:	68f8      	ldr	r0, [r7, #12]
 80092f4:	4798      	blx	r3
        }
        USBD_CtlSendStatus(pdev);
 80092f6:	68f8      	ldr	r0, [r7, #12]
 80092f8:	f000 ff56 	bl	800a1a8 <USBD_CtlSendStatus>
 80092fc:	e023      	b.n	8009346 <USBD_LL_DataOutStage+0xd8>
      }
    }
    else
    {
      if (pdev->ep0_state == USBD_EP0_STATUS_OUT)
 80092fe:	68fb      	ldr	r3, [r7, #12]
 8009300:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8009304:	2b05      	cmp	r3, #5
 8009306:	d11e      	bne.n	8009346 <USBD_LL_DataOutStage+0xd8>
      {
        /*
         * STATUS PHASE completed, update ep0_state to idle
         */
        pdev->ep0_state = USBD_EP0_IDLE;
 8009308:	68fb      	ldr	r3, [r7, #12]
 800930a:	2200      	movs	r2, #0
 800930c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
        USBD_LL_StallEP(pdev, 0U);
 8009310:	2100      	movs	r1, #0
 8009312:	68f8      	ldr	r0, [r7, #12]
 8009314:	f001 fae0 	bl	800a8d8 <USBD_LL_StallEP>
 8009318:	e015      	b.n	8009346 <USBD_LL_DataOutStage+0xd8>
      }
    }
  }
  else if ((pdev->pClass->DataOut != NULL) &&
 800931a:	68fb      	ldr	r3, [r7, #12]
 800931c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009320:	699b      	ldr	r3, [r3, #24]
 8009322:	2b00      	cmp	r3, #0
 8009324:	d00d      	beq.n	8009342 <USBD_LL_DataOutStage+0xd4>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009326:	68fb      	ldr	r3, [r7, #12]
 8009328:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataOut != NULL) &&
 800932c:	2b03      	cmp	r3, #3
 800932e:	d108      	bne.n	8009342 <USBD_LL_DataOutStage+0xd4>
  {
    pdev->pClass->DataOut(pdev, epnum);
 8009330:	68fb      	ldr	r3, [r7, #12]
 8009332:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009336:	699b      	ldr	r3, [r3, #24]
 8009338:	7afa      	ldrb	r2, [r7, #11]
 800933a:	4611      	mov	r1, r2
 800933c:	68f8      	ldr	r0, [r7, #12]
 800933e:	4798      	blx	r3
 8009340:	e001      	b.n	8009346 <USBD_LL_DataOutStage+0xd8>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 8009342:	2302      	movs	r3, #2
 8009344:	e000      	b.n	8009348 <USBD_LL_DataOutStage+0xda>
  }

  return USBD_OK;
 8009346:	2300      	movs	r3, #0
}
 8009348:	4618      	mov	r0, r3
 800934a:	3718      	adds	r7, #24
 800934c:	46bd      	mov	sp, r7
 800934e:	bd80      	pop	{r7, pc}

08009350 <USBD_LL_DataInStage>:
* @param  epnum: endpoint index
* @retval status
*/
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8009350:	b580      	push	{r7, lr}
 8009352:	b086      	sub	sp, #24
 8009354:	af00      	add	r7, sp, #0
 8009356:	60f8      	str	r0, [r7, #12]
 8009358:	460b      	mov	r3, r1
 800935a:	607a      	str	r2, [r7, #4]
 800935c:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;

  if (epnum == 0U)
 800935e:	7afb      	ldrb	r3, [r7, #11]
 8009360:	2b00      	cmp	r3, #0
 8009362:	d17f      	bne.n	8009464 <USBD_LL_DataInStage+0x114>
  {
    pep = &pdev->ep_in[0];
 8009364:	68fb      	ldr	r3, [r7, #12]
 8009366:	3314      	adds	r3, #20
 8009368:	617b      	str	r3, [r7, #20]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800936a:	68fb      	ldr	r3, [r7, #12]
 800936c:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8009370:	2b02      	cmp	r3, #2
 8009372:	d15c      	bne.n	800942e <USBD_LL_DataInStage+0xde>
    {
      if (pep->rem_length > pep->maxpacket)
 8009374:	697b      	ldr	r3, [r7, #20]
 8009376:	68da      	ldr	r2, [r3, #12]
 8009378:	697b      	ldr	r3, [r7, #20]
 800937a:	691b      	ldr	r3, [r3, #16]
 800937c:	429a      	cmp	r2, r3
 800937e:	d915      	bls.n	80093ac <USBD_LL_DataInStage+0x5c>
      {
        pep->rem_length -= pep->maxpacket;
 8009380:	697b      	ldr	r3, [r7, #20]
 8009382:	68da      	ldr	r2, [r3, #12]
 8009384:	697b      	ldr	r3, [r7, #20]
 8009386:	691b      	ldr	r3, [r3, #16]
 8009388:	1ad2      	subs	r2, r2, r3
 800938a:	697b      	ldr	r3, [r7, #20]
 800938c:	60da      	str	r2, [r3, #12]

        USBD_CtlContinueSendData(pdev, pdata, (uint16_t)pep->rem_length);
 800938e:	697b      	ldr	r3, [r7, #20]
 8009390:	68db      	ldr	r3, [r3, #12]
 8009392:	b29b      	uxth	r3, r3
 8009394:	461a      	mov	r2, r3
 8009396:	6879      	ldr	r1, [r7, #4]
 8009398:	68f8      	ldr	r0, [r7, #12]
 800939a:	f000 fec3 	bl	800a124 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800939e:	2300      	movs	r3, #0
 80093a0:	2200      	movs	r2, #0
 80093a2:	2100      	movs	r1, #0
 80093a4:	68f8      	ldr	r0, [r7, #12]
 80093a6:	f001 fb43 	bl	800aa30 <USBD_LL_PrepareReceive>
 80093aa:	e04e      	b.n	800944a <USBD_LL_DataInStage+0xfa>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->total_length % pep->maxpacket == 0U) &&
 80093ac:	697b      	ldr	r3, [r7, #20]
 80093ae:	689b      	ldr	r3, [r3, #8]
 80093b0:	697a      	ldr	r2, [r7, #20]
 80093b2:	6912      	ldr	r2, [r2, #16]
 80093b4:	fbb3 f1f2 	udiv	r1, r3, r2
 80093b8:	fb01 f202 	mul.w	r2, r1, r2
 80093bc:	1a9b      	subs	r3, r3, r2
 80093be:	2b00      	cmp	r3, #0
 80093c0:	d11c      	bne.n	80093fc <USBD_LL_DataInStage+0xac>
            (pep->total_length >= pep->maxpacket) &&
 80093c2:	697b      	ldr	r3, [r7, #20]
 80093c4:	689a      	ldr	r2, [r3, #8]
 80093c6:	697b      	ldr	r3, [r7, #20]
 80093c8:	691b      	ldr	r3, [r3, #16]
        if ((pep->total_length % pep->maxpacket == 0U) &&
 80093ca:	429a      	cmp	r2, r3
 80093cc:	d316      	bcc.n	80093fc <USBD_LL_DataInStage+0xac>
            (pep->total_length < pdev->ep0_data_len))
 80093ce:	697b      	ldr	r3, [r7, #20]
 80093d0:	689a      	ldr	r2, [r3, #8]
 80093d2:	68fb      	ldr	r3, [r7, #12]
 80093d4:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 80093d8:	429a      	cmp	r2, r3
 80093da:	d20f      	bcs.n	80093fc <USBD_LL_DataInStage+0xac>
        {
          USBD_CtlContinueSendData(pdev, NULL, 0U);
 80093dc:	2200      	movs	r2, #0
 80093de:	2100      	movs	r1, #0
 80093e0:	68f8      	ldr	r0, [r7, #12]
 80093e2:	f000 fe9f 	bl	800a124 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 80093e6:	68fb      	ldr	r3, [r7, #12]
 80093e8:	2200      	movs	r2, #0
 80093ea:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 80093ee:	2300      	movs	r3, #0
 80093f0:	2200      	movs	r2, #0
 80093f2:	2100      	movs	r1, #0
 80093f4:	68f8      	ldr	r0, [r7, #12]
 80093f6:	f001 fb1b 	bl	800aa30 <USBD_LL_PrepareReceive>
 80093fa:	e026      	b.n	800944a <USBD_LL_DataInStage+0xfa>
        }
        else
        {
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 80093fc:	68fb      	ldr	r3, [r7, #12]
 80093fe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009402:	68db      	ldr	r3, [r3, #12]
 8009404:	2b00      	cmp	r3, #0
 8009406:	d00a      	beq.n	800941e <USBD_LL_DataInStage+0xce>
              (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009408:	68fb      	ldr	r3, [r7, #12]
 800940a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
          if ((pdev->pClass->EP0_TxSent != NULL) &&
 800940e:	2b03      	cmp	r3, #3
 8009410:	d105      	bne.n	800941e <USBD_LL_DataInStage+0xce>
          {
            pdev->pClass->EP0_TxSent(pdev);
 8009412:	68fb      	ldr	r3, [r7, #12]
 8009414:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009418:	68db      	ldr	r3, [r3, #12]
 800941a:	68f8      	ldr	r0, [r7, #12]
 800941c:	4798      	blx	r3
          }
          USBD_LL_StallEP(pdev, 0x80U);
 800941e:	2180      	movs	r1, #128	@ 0x80
 8009420:	68f8      	ldr	r0, [r7, #12]
 8009422:	f001 fa59 	bl	800a8d8 <USBD_LL_StallEP>
          USBD_CtlReceiveStatus(pdev);
 8009426:	68f8      	ldr	r0, [r7, #12]
 8009428:	f000 fed1 	bl	800a1ce <USBD_CtlReceiveStatus>
 800942c:	e00d      	b.n	800944a <USBD_LL_DataInStage+0xfa>
        }
      }
    }
    else
    {
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800942e:	68fb      	ldr	r3, [r7, #12]
 8009430:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8009434:	2b04      	cmp	r3, #4
 8009436:	d004      	beq.n	8009442 <USBD_LL_DataInStage+0xf2>
          (pdev->ep0_state == USBD_EP0_IDLE))
 8009438:	68fb      	ldr	r3, [r7, #12]
 800943a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
      if ((pdev->ep0_state == USBD_EP0_STATUS_IN) ||
 800943e:	2b00      	cmp	r3, #0
 8009440:	d103      	bne.n	800944a <USBD_LL_DataInStage+0xfa>
      {
        USBD_LL_StallEP(pdev, 0x80U);
 8009442:	2180      	movs	r1, #128	@ 0x80
 8009444:	68f8      	ldr	r0, [r7, #12]
 8009446:	f001 fa47 	bl	800a8d8 <USBD_LL_StallEP>
      }
    }

    if (pdev->dev_test_mode == 1U)
 800944a:	68fb      	ldr	r3, [r7, #12]
 800944c:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8009450:	2b01      	cmp	r3, #1
 8009452:	d11d      	bne.n	8009490 <USBD_LL_DataInStage+0x140>
    {
      USBD_RunTestMode(pdev);
 8009454:	68f8      	ldr	r0, [r7, #12]
 8009456:	f7ff fe80 	bl	800915a <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800945a:	68fb      	ldr	r3, [r7, #12]
 800945c:	2200      	movs	r2, #0
 800945e:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8009462:	e015      	b.n	8009490 <USBD_LL_DataInStage+0x140>
    }
  }
  else if ((pdev->pClass->DataIn != NULL) &&
 8009464:	68fb      	ldr	r3, [r7, #12]
 8009466:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800946a:	695b      	ldr	r3, [r3, #20]
 800946c:	2b00      	cmp	r3, #0
 800946e:	d00d      	beq.n	800948c <USBD_LL_DataInStage+0x13c>
           (pdev->dev_state == USBD_STATE_CONFIGURED))
 8009470:	68fb      	ldr	r3, [r7, #12]
 8009472:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
  else if ((pdev->pClass->DataIn != NULL) &&
 8009476:	2b03      	cmp	r3, #3
 8009478:	d108      	bne.n	800948c <USBD_LL_DataInStage+0x13c>
  {
    pdev->pClass->DataIn(pdev, epnum);
 800947a:	68fb      	ldr	r3, [r7, #12]
 800947c:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009480:	695b      	ldr	r3, [r3, #20]
 8009482:	7afa      	ldrb	r2, [r7, #11]
 8009484:	4611      	mov	r1, r2
 8009486:	68f8      	ldr	r0, [r7, #12]
 8009488:	4798      	blx	r3
 800948a:	e001      	b.n	8009490 <USBD_LL_DataInStage+0x140>
  }
  else
  {
    /* should never be in this condition */
    return USBD_FAIL;
 800948c:	2302      	movs	r3, #2
 800948e:	e000      	b.n	8009492 <USBD_LL_DataInStage+0x142>
  }

  return USBD_OK;
 8009490:	2300      	movs	r3, #0
}
 8009492:	4618      	mov	r0, r3
 8009494:	3718      	adds	r7, #24
 8009496:	46bd      	mov	sp, r7
 8009498:	bd80      	pop	{r7, pc}

0800949a <USBD_LL_Reset>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800949a:	b580      	push	{r7, lr}
 800949c:	b082      	sub	sp, #8
 800949e:	af00      	add	r7, sp, #0
 80094a0:	6078      	str	r0, [r7, #4]
  /* Open EP0 OUT */
  USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80094a2:	2340      	movs	r3, #64	@ 0x40
 80094a4:	2200      	movs	r2, #0
 80094a6:	2100      	movs	r1, #0
 80094a8:	6878      	ldr	r0, [r7, #4]
 80094aa:	f001 f9d0 	bl	800a84e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80094ae:	687b      	ldr	r3, [r7, #4]
 80094b0:	2201      	movs	r2, #1
 80094b2:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80094b6:	687b      	ldr	r3, [r7, #4]
 80094b8:	2240      	movs	r2, #64	@ 0x40
 80094ba:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

  /* Open EP0 IN */
  USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80094be:	2340      	movs	r3, #64	@ 0x40
 80094c0:	2200      	movs	r2, #0
 80094c2:	2180      	movs	r1, #128	@ 0x80
 80094c4:	6878      	ldr	r0, [r7, #4]
 80094c6:	f001 f9c2 	bl	800a84e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80094ca:	687b      	ldr	r3, [r7, #4]
 80094cc:	2201      	movs	r2, #1
 80094ce:	619a      	str	r2, [r3, #24]

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80094d0:	687b      	ldr	r3, [r7, #4]
 80094d2:	2240      	movs	r2, #64	@ 0x40
 80094d4:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80094d6:	687b      	ldr	r3, [r7, #4]
 80094d8:	2201      	movs	r2, #1
 80094da:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	2200      	movs	r2, #0
 80094e2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 80094e6:	687b      	ldr	r3, [r7, #4]
 80094e8:	2200      	movs	r2, #0
 80094ea:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 80094ec:	687b      	ldr	r3, [r7, #4]
 80094ee:	2200      	movs	r2, #0
 80094f0:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4

  if (pdev->pClassData)
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80094fa:	2b00      	cmp	r3, #0
 80094fc:	d009      	beq.n	8009512 <USBD_LL_Reset+0x78>
  {
    pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 80094fe:	687b      	ldr	r3, [r7, #4]
 8009500:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009504:	685b      	ldr	r3, [r3, #4]
 8009506:	687a      	ldr	r2, [r7, #4]
 8009508:	6852      	ldr	r2, [r2, #4]
 800950a:	b2d2      	uxtb	r2, r2
 800950c:	4611      	mov	r1, r2
 800950e:	6878      	ldr	r0, [r7, #4]
 8009510:	4798      	blx	r3
  }

  return USBD_OK;
 8009512:	2300      	movs	r3, #0
}
 8009514:	4618      	mov	r0, r3
 8009516:	3708      	adds	r7, #8
 8009518:	46bd      	mov	sp, r7
 800951a:	bd80      	pop	{r7, pc}

0800951c <USBD_LL_SetSpeed>:
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800951c:	b480      	push	{r7}
 800951e:	b083      	sub	sp, #12
 8009520:	af00      	add	r7, sp, #0
 8009522:	6078      	str	r0, [r7, #4]
 8009524:	460b      	mov	r3, r1
 8009526:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	78fa      	ldrb	r2, [r7, #3]
 800952c:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800952e:	2300      	movs	r3, #0
}
 8009530:	4618      	mov	r0, r3
 8009532:	370c      	adds	r7, #12
 8009534:	46bd      	mov	sp, r7
 8009536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800953a:	4770      	bx	lr

0800953c <USBD_LL_Suspend>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800953c:	b480      	push	{r7}
 800953e:	b083      	sub	sp, #12
 8009540:	af00      	add	r7, sp, #0
 8009542:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state =  pdev->dev_state;
 8009544:	687b      	ldr	r3, [r7, #4]
 8009546:	f893 229c 	ldrb.w	r2, [r3, #668]	@ 0x29c
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  pdev->dev_state  = USBD_STATE_SUSPENDED;
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	2204      	movs	r2, #4
 8009554:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8009558:	2300      	movs	r3, #0
}
 800955a:	4618      	mov	r0, r3
 800955c:	370c      	adds	r7, #12
 800955e:	46bd      	mov	sp, r7
 8009560:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009564:	4770      	bx	lr

08009566 <USBD_LL_Resume>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8009566:	b480      	push	{r7}
 8009568:	b083      	sub	sp, #12
 800956a:	af00      	add	r7, sp, #0
 800956c:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800956e:	687b      	ldr	r3, [r7, #4]
 8009570:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009574:	2b04      	cmp	r3, #4
 8009576:	d105      	bne.n	8009584 <USBD_LL_Resume+0x1e>
  {
    pdev->dev_state = pdev->dev_old_state;
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	f893 229d 	ldrb.w	r2, [r3, #669]	@ 0x29d
 800957e:	687b      	ldr	r3, [r7, #4]
 8009580:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8009584:	2300      	movs	r3, #0
}
 8009586:	4618      	mov	r0, r3
 8009588:	370c      	adds	r7, #12
 800958a:	46bd      	mov	sp, r7
 800958c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009590:	4770      	bx	lr

08009592 <USBD_LL_SOF>:
* @param  pdev: device instance
* @retval status
*/

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8009592:	b580      	push	{r7, lr}
 8009594:	b082      	sub	sp, #8
 8009596:	af00      	add	r7, sp, #0
 8009598:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80095a0:	2b03      	cmp	r3, #3
 80095a2:	d10b      	bne.n	80095bc <USBD_LL_SOF+0x2a>
  {
    if (pdev->pClass->SOF != NULL)
 80095a4:	687b      	ldr	r3, [r7, #4]
 80095a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80095aa:	69db      	ldr	r3, [r3, #28]
 80095ac:	2b00      	cmp	r3, #0
 80095ae:	d005      	beq.n	80095bc <USBD_LL_SOF+0x2a>
    {
      pdev->pClass->SOF(pdev);
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80095b6:	69db      	ldr	r3, [r3, #28]
 80095b8:	6878      	ldr	r0, [r7, #4]
 80095ba:	4798      	blx	r3
    }
  }

  return USBD_OK;
 80095bc:	2300      	movs	r3, #0
}
 80095be:	4618      	mov	r0, r3
 80095c0:	3708      	adds	r7, #8
 80095c2:	46bd      	mov	sp, r7
 80095c4:	bd80      	pop	{r7, pc}
	...

080095c8 <USBD_StdDevReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdDevReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef *req)
{
 80095c8:	b580      	push	{r7, lr}
 80095ca:	b084      	sub	sp, #16
 80095cc:	af00      	add	r7, sp, #0
 80095ce:	6078      	str	r0, [r7, #4]
 80095d0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80095d2:	2300      	movs	r3, #0
 80095d4:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80095d6:	683b      	ldr	r3, [r7, #0]
 80095d8:	781b      	ldrb	r3, [r3, #0]
 80095da:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80095de:	2b40      	cmp	r3, #64	@ 0x40
 80095e0:	d005      	beq.n	80095ee <USBD_StdDevReq+0x26>
 80095e2:	2b40      	cmp	r3, #64	@ 0x40
 80095e4:	d84f      	bhi.n	8009686 <USBD_StdDevReq+0xbe>
 80095e6:	2b00      	cmp	r3, #0
 80095e8:	d009      	beq.n	80095fe <USBD_StdDevReq+0x36>
 80095ea:	2b20      	cmp	r3, #32
 80095ec:	d14b      	bne.n	8009686 <USBD_StdDevReq+0xbe>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80095f4:	689b      	ldr	r3, [r3, #8]
 80095f6:	6839      	ldr	r1, [r7, #0]
 80095f8:	6878      	ldr	r0, [r7, #4]
 80095fa:	4798      	blx	r3
      break;
 80095fc:	e048      	b.n	8009690 <USBD_StdDevReq+0xc8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80095fe:	683b      	ldr	r3, [r7, #0]
 8009600:	785b      	ldrb	r3, [r3, #1]
 8009602:	2b09      	cmp	r3, #9
 8009604:	d839      	bhi.n	800967a <USBD_StdDevReq+0xb2>
 8009606:	a201      	add	r2, pc, #4	@ (adr r2, 800960c <USBD_StdDevReq+0x44>)
 8009608:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800960c:	0800965d 	.word	0x0800965d
 8009610:	08009671 	.word	0x08009671
 8009614:	0800967b 	.word	0x0800967b
 8009618:	08009667 	.word	0x08009667
 800961c:	0800967b 	.word	0x0800967b
 8009620:	0800963f 	.word	0x0800963f
 8009624:	08009635 	.word	0x08009635
 8009628:	0800967b 	.word	0x0800967b
 800962c:	08009653 	.word	0x08009653
 8009630:	08009649 	.word	0x08009649
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8009634:	6839      	ldr	r1, [r7, #0]
 8009636:	6878      	ldr	r0, [r7, #4]
 8009638:	f000 f9dc 	bl	80099f4 <USBD_GetDescriptor>
          break;
 800963c:	e022      	b.n	8009684 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800963e:	6839      	ldr	r1, [r7, #0]
 8009640:	6878      	ldr	r0, [r7, #4]
 8009642:	f000 fb3f 	bl	8009cc4 <USBD_SetAddress>
          break;
 8009646:	e01d      	b.n	8009684 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_CONFIGURATION:
          USBD_SetConfig(pdev, req);
 8009648:	6839      	ldr	r1, [r7, #0]
 800964a:	6878      	ldr	r0, [r7, #4]
 800964c:	f000 fb7e 	bl	8009d4c <USBD_SetConfig>
          break;
 8009650:	e018      	b.n	8009684 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8009652:	6839      	ldr	r1, [r7, #0]
 8009654:	6878      	ldr	r0, [r7, #4]
 8009656:	f000 fc07 	bl	8009e68 <USBD_GetConfig>
          break;
 800965a:	e013      	b.n	8009684 <USBD_StdDevReq+0xbc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800965c:	6839      	ldr	r1, [r7, #0]
 800965e:	6878      	ldr	r0, [r7, #4]
 8009660:	f000 fc37 	bl	8009ed2 <USBD_GetStatus>
          break;
 8009664:	e00e      	b.n	8009684 <USBD_StdDevReq+0xbc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8009666:	6839      	ldr	r1, [r7, #0]
 8009668:	6878      	ldr	r0, [r7, #4]
 800966a:	f000 fc65 	bl	8009f38 <USBD_SetFeature>
          break;
 800966e:	e009      	b.n	8009684 <USBD_StdDevReq+0xbc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8009670:	6839      	ldr	r1, [r7, #0]
 8009672:	6878      	ldr	r0, [r7, #4]
 8009674:	f000 fc74 	bl	8009f60 <USBD_ClrFeature>
          break;
 8009678:	e004      	b.n	8009684 <USBD_StdDevReq+0xbc>

        default:
          USBD_CtlError(pdev, req);
 800967a:	6839      	ldr	r1, [r7, #0]
 800967c:	6878      	ldr	r0, [r7, #4]
 800967e:	f000 fcca 	bl	800a016 <USBD_CtlError>
          break;
 8009682:	bf00      	nop
      }
      break;
 8009684:	e004      	b.n	8009690 <USBD_StdDevReq+0xc8>

    default:
      USBD_CtlError(pdev, req);
 8009686:	6839      	ldr	r1, [r7, #0]
 8009688:	6878      	ldr	r0, [r7, #4]
 800968a:	f000 fcc4 	bl	800a016 <USBD_CtlError>
      break;
 800968e:	bf00      	nop
  }

  return ret;
 8009690:	7bfb      	ldrb	r3, [r7, #15]
}
 8009692:	4618      	mov	r0, r3
 8009694:	3710      	adds	r7, #16
 8009696:	46bd      	mov	sp, r7
 8009698:	bd80      	pop	{r7, pc}
 800969a:	bf00      	nop

0800969c <USBD_StdItfReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdItfReq(USBD_HandleTypeDef *pdev,
                                   USBD_SetupReqTypedef  *req)
{
 800969c:	b580      	push	{r7, lr}
 800969e:	b084      	sub	sp, #16
 80096a0:	af00      	add	r7, sp, #0
 80096a2:	6078      	str	r0, [r7, #4]
 80096a4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80096a6:	2300      	movs	r3, #0
 80096a8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80096aa:	683b      	ldr	r3, [r7, #0]
 80096ac:	781b      	ldrb	r3, [r3, #0]
 80096ae:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80096b2:	2b40      	cmp	r3, #64	@ 0x40
 80096b4:	d005      	beq.n	80096c2 <USBD_StdItfReq+0x26>
 80096b6:	2b40      	cmp	r3, #64	@ 0x40
 80096b8:	d82e      	bhi.n	8009718 <USBD_StdItfReq+0x7c>
 80096ba:	2b00      	cmp	r3, #0
 80096bc:	d001      	beq.n	80096c2 <USBD_StdItfReq+0x26>
 80096be:	2b20      	cmp	r3, #32
 80096c0:	d12a      	bne.n	8009718 <USBD_StdItfReq+0x7c>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80096c8:	3b01      	subs	r3, #1
 80096ca:	2b02      	cmp	r3, #2
 80096cc:	d81d      	bhi.n	800970a <USBD_StdItfReq+0x6e>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 80096ce:	683b      	ldr	r3, [r7, #0]
 80096d0:	889b      	ldrh	r3, [r3, #4]
 80096d2:	b2db      	uxtb	r3, r3
 80096d4:	2b01      	cmp	r3, #1
 80096d6:	d813      	bhi.n	8009700 <USBD_StdItfReq+0x64>
          {
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80096de:	689b      	ldr	r3, [r3, #8]
 80096e0:	6839      	ldr	r1, [r7, #0]
 80096e2:	6878      	ldr	r0, [r7, #4]
 80096e4:	4798      	blx	r3
 80096e6:	4603      	mov	r3, r0
 80096e8:	73fb      	strb	r3, [r7, #15]

            if ((req->wLength == 0U) && (ret == USBD_OK))
 80096ea:	683b      	ldr	r3, [r7, #0]
 80096ec:	88db      	ldrh	r3, [r3, #6]
 80096ee:	2b00      	cmp	r3, #0
 80096f0:	d110      	bne.n	8009714 <USBD_StdItfReq+0x78>
 80096f2:	7bfb      	ldrb	r3, [r7, #15]
 80096f4:	2b00      	cmp	r3, #0
 80096f6:	d10d      	bne.n	8009714 <USBD_StdItfReq+0x78>
            {
              USBD_CtlSendStatus(pdev);
 80096f8:	6878      	ldr	r0, [r7, #4]
 80096fa:	f000 fd55 	bl	800a1a8 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 80096fe:	e009      	b.n	8009714 <USBD_StdItfReq+0x78>
            USBD_CtlError(pdev, req);
 8009700:	6839      	ldr	r1, [r7, #0]
 8009702:	6878      	ldr	r0, [r7, #4]
 8009704:	f000 fc87 	bl	800a016 <USBD_CtlError>
          break;
 8009708:	e004      	b.n	8009714 <USBD_StdItfReq+0x78>

        default:
          USBD_CtlError(pdev, req);
 800970a:	6839      	ldr	r1, [r7, #0]
 800970c:	6878      	ldr	r0, [r7, #4]
 800970e:	f000 fc82 	bl	800a016 <USBD_CtlError>
          break;
 8009712:	e000      	b.n	8009716 <USBD_StdItfReq+0x7a>
          break;
 8009714:	bf00      	nop
      }
      break;
 8009716:	e004      	b.n	8009722 <USBD_StdItfReq+0x86>

    default:
      USBD_CtlError(pdev, req);
 8009718:	6839      	ldr	r1, [r7, #0]
 800971a:	6878      	ldr	r0, [r7, #4]
 800971c:	f000 fc7b 	bl	800a016 <USBD_CtlError>
      break;
 8009720:	bf00      	nop
  }

  return USBD_OK;
 8009722:	2300      	movs	r3, #0
}
 8009724:	4618      	mov	r0, r3
 8009726:	3710      	adds	r7, #16
 8009728:	46bd      	mov	sp, r7
 800972a:	bd80      	pop	{r7, pc}

0800972c <USBD_StdEPReq>:
* @param  req: usb request
* @retval status
*/
USBD_StatusTypeDef  USBD_StdEPReq(USBD_HandleTypeDef *pdev,
                                  USBD_SetupReqTypedef  *req)
{
 800972c:	b580      	push	{r7, lr}
 800972e:	b084      	sub	sp, #16
 8009730:	af00      	add	r7, sp, #0
 8009732:	6078      	str	r0, [r7, #4]
 8009734:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t   ep_addr;
  USBD_StatusTypeDef ret = USBD_OK;
 8009736:	2300      	movs	r3, #0
 8009738:	73fb      	strb	r3, [r7, #15]
  ep_addr  = LOBYTE(req->wIndex);
 800973a:	683b      	ldr	r3, [r7, #0]
 800973c:	889b      	ldrh	r3, [r3, #4]
 800973e:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009740:	683b      	ldr	r3, [r7, #0]
 8009742:	781b      	ldrb	r3, [r3, #0]
 8009744:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009748:	2b40      	cmp	r3, #64	@ 0x40
 800974a:	d007      	beq.n	800975c <USBD_StdEPReq+0x30>
 800974c:	2b40      	cmp	r3, #64	@ 0x40
 800974e:	f200 8146 	bhi.w	80099de <USBD_StdEPReq+0x2b2>
 8009752:	2b00      	cmp	r3, #0
 8009754:	d00a      	beq.n	800976c <USBD_StdEPReq+0x40>
 8009756:	2b20      	cmp	r3, #32
 8009758:	f040 8141 	bne.w	80099de <USBD_StdEPReq+0x2b2>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      pdev->pClass->Setup(pdev, req);
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009762:	689b      	ldr	r3, [r3, #8]
 8009764:	6839      	ldr	r1, [r7, #0]
 8009766:	6878      	ldr	r0, [r7, #4]
 8009768:	4798      	blx	r3
      break;
 800976a:	e13d      	b.n	80099e8 <USBD_StdEPReq+0x2bc>

    case USB_REQ_TYPE_STANDARD:
      /* Check if it is a class request */
      if ((req->bmRequest & 0x60U) == 0x20U)
 800976c:	683b      	ldr	r3, [r7, #0]
 800976e:	781b      	ldrb	r3, [r3, #0]
 8009770:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009774:	2b20      	cmp	r3, #32
 8009776:	d10a      	bne.n	800978e <USBD_StdEPReq+0x62>
      {
        ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 8009778:	687b      	ldr	r3, [r7, #4]
 800977a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800977e:	689b      	ldr	r3, [r3, #8]
 8009780:	6839      	ldr	r1, [r7, #0]
 8009782:	6878      	ldr	r0, [r7, #4]
 8009784:	4798      	blx	r3
 8009786:	4603      	mov	r3, r0
 8009788:	73fb      	strb	r3, [r7, #15]

        return ret;
 800978a:	7bfb      	ldrb	r3, [r7, #15]
 800978c:	e12d      	b.n	80099ea <USBD_StdEPReq+0x2be>
      }

      switch (req->bRequest)
 800978e:	683b      	ldr	r3, [r7, #0]
 8009790:	785b      	ldrb	r3, [r3, #1]
 8009792:	2b03      	cmp	r3, #3
 8009794:	d007      	beq.n	80097a6 <USBD_StdEPReq+0x7a>
 8009796:	2b03      	cmp	r3, #3
 8009798:	f300 811b 	bgt.w	80099d2 <USBD_StdEPReq+0x2a6>
 800979c:	2b00      	cmp	r3, #0
 800979e:	d072      	beq.n	8009886 <USBD_StdEPReq+0x15a>
 80097a0:	2b01      	cmp	r3, #1
 80097a2:	d03a      	beq.n	800981a <USBD_StdEPReq+0xee>
 80097a4:	e115      	b.n	80099d2 <USBD_StdEPReq+0x2a6>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80097ac:	2b02      	cmp	r3, #2
 80097ae:	d002      	beq.n	80097b6 <USBD_StdEPReq+0x8a>
 80097b0:	2b03      	cmp	r3, #3
 80097b2:	d015      	beq.n	80097e0 <USBD_StdEPReq+0xb4>
 80097b4:	e02b      	b.n	800980e <USBD_StdEPReq+0xe2>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80097b6:	7bbb      	ldrb	r3, [r7, #14]
 80097b8:	2b00      	cmp	r3, #0
 80097ba:	d00c      	beq.n	80097d6 <USBD_StdEPReq+0xaa>
 80097bc:	7bbb      	ldrb	r3, [r7, #14]
 80097be:	2b80      	cmp	r3, #128	@ 0x80
 80097c0:	d009      	beq.n	80097d6 <USBD_StdEPReq+0xaa>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 80097c2:	7bbb      	ldrb	r3, [r7, #14]
 80097c4:	4619      	mov	r1, r3
 80097c6:	6878      	ldr	r0, [r7, #4]
 80097c8:	f001 f886 	bl	800a8d8 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 80097cc:	2180      	movs	r1, #128	@ 0x80
 80097ce:	6878      	ldr	r0, [r7, #4]
 80097d0:	f001 f882 	bl	800a8d8 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80097d4:	e020      	b.n	8009818 <USBD_StdEPReq+0xec>
                USBD_CtlError(pdev, req);
 80097d6:	6839      	ldr	r1, [r7, #0]
 80097d8:	6878      	ldr	r0, [r7, #4]
 80097da:	f000 fc1c 	bl	800a016 <USBD_CtlError>
              break;
 80097de:	e01b      	b.n	8009818 <USBD_StdEPReq+0xec>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80097e0:	683b      	ldr	r3, [r7, #0]
 80097e2:	885b      	ldrh	r3, [r3, #2]
 80097e4:	2b00      	cmp	r3, #0
 80097e6:	d10e      	bne.n	8009806 <USBD_StdEPReq+0xda>
              {
                if ((ep_addr != 0x00U) &&
 80097e8:	7bbb      	ldrb	r3, [r7, #14]
 80097ea:	2b00      	cmp	r3, #0
 80097ec:	d00b      	beq.n	8009806 <USBD_StdEPReq+0xda>
 80097ee:	7bbb      	ldrb	r3, [r7, #14]
 80097f0:	2b80      	cmp	r3, #128	@ 0x80
 80097f2:	d008      	beq.n	8009806 <USBD_StdEPReq+0xda>
                    (ep_addr != 0x80U) && (req->wLength == 0x00U))
 80097f4:	683b      	ldr	r3, [r7, #0]
 80097f6:	88db      	ldrh	r3, [r3, #6]
 80097f8:	2b00      	cmp	r3, #0
 80097fa:	d104      	bne.n	8009806 <USBD_StdEPReq+0xda>
                {
                  USBD_LL_StallEP(pdev, ep_addr);
 80097fc:	7bbb      	ldrb	r3, [r7, #14]
 80097fe:	4619      	mov	r1, r3
 8009800:	6878      	ldr	r0, [r7, #4]
 8009802:	f001 f869 	bl	800a8d8 <USBD_LL_StallEP>
                }
              }
              USBD_CtlSendStatus(pdev);
 8009806:	6878      	ldr	r0, [r7, #4]
 8009808:	f000 fcce 	bl	800a1a8 <USBD_CtlSendStatus>

              break;
 800980c:	e004      	b.n	8009818 <USBD_StdEPReq+0xec>

            default:
              USBD_CtlError(pdev, req);
 800980e:	6839      	ldr	r1, [r7, #0]
 8009810:	6878      	ldr	r0, [r7, #4]
 8009812:	f000 fc00 	bl	800a016 <USBD_CtlError>
              break;
 8009816:	bf00      	nop
          }
          break;
 8009818:	e0e0      	b.n	80099dc <USBD_StdEPReq+0x2b0>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800981a:	687b      	ldr	r3, [r7, #4]
 800981c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009820:	2b02      	cmp	r3, #2
 8009822:	d002      	beq.n	800982a <USBD_StdEPReq+0xfe>
 8009824:	2b03      	cmp	r3, #3
 8009826:	d015      	beq.n	8009854 <USBD_StdEPReq+0x128>
 8009828:	e026      	b.n	8009878 <USBD_StdEPReq+0x14c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800982a:	7bbb      	ldrb	r3, [r7, #14]
 800982c:	2b00      	cmp	r3, #0
 800982e:	d00c      	beq.n	800984a <USBD_StdEPReq+0x11e>
 8009830:	7bbb      	ldrb	r3, [r7, #14]
 8009832:	2b80      	cmp	r3, #128	@ 0x80
 8009834:	d009      	beq.n	800984a <USBD_StdEPReq+0x11e>
              {
                USBD_LL_StallEP(pdev, ep_addr);
 8009836:	7bbb      	ldrb	r3, [r7, #14]
 8009838:	4619      	mov	r1, r3
 800983a:	6878      	ldr	r0, [r7, #4]
 800983c:	f001 f84c 	bl	800a8d8 <USBD_LL_StallEP>
                USBD_LL_StallEP(pdev, 0x80U);
 8009840:	2180      	movs	r1, #128	@ 0x80
 8009842:	6878      	ldr	r0, [r7, #4]
 8009844:	f001 f848 	bl	800a8d8 <USBD_LL_StallEP>
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009848:	e01c      	b.n	8009884 <USBD_StdEPReq+0x158>
                USBD_CtlError(pdev, req);
 800984a:	6839      	ldr	r1, [r7, #0]
 800984c:	6878      	ldr	r0, [r7, #4]
 800984e:	f000 fbe2 	bl	800a016 <USBD_CtlError>
              break;
 8009852:	e017      	b.n	8009884 <USBD_StdEPReq+0x158>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009854:	683b      	ldr	r3, [r7, #0]
 8009856:	885b      	ldrh	r3, [r3, #2]
 8009858:	2b00      	cmp	r3, #0
 800985a:	d112      	bne.n	8009882 <USBD_StdEPReq+0x156>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800985c:	7bbb      	ldrb	r3, [r7, #14]
 800985e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009862:	2b00      	cmp	r3, #0
 8009864:	d004      	beq.n	8009870 <USBD_StdEPReq+0x144>
                {
                  USBD_LL_ClearStallEP(pdev, ep_addr);
 8009866:	7bbb      	ldrb	r3, [r7, #14]
 8009868:	4619      	mov	r1, r3
 800986a:	6878      	ldr	r0, [r7, #4]
 800986c:	f001 f853 	bl	800a916 <USBD_LL_ClearStallEP>
                }
                USBD_CtlSendStatus(pdev);
 8009870:	6878      	ldr	r0, [r7, #4]
 8009872:	f000 fc99 	bl	800a1a8 <USBD_CtlSendStatus>
              }
              break;
 8009876:	e004      	b.n	8009882 <USBD_StdEPReq+0x156>

            default:
              USBD_CtlError(pdev, req);
 8009878:	6839      	ldr	r1, [r7, #0]
 800987a:	6878      	ldr	r0, [r7, #4]
 800987c:	f000 fbcb 	bl	800a016 <USBD_CtlError>
              break;
 8009880:	e000      	b.n	8009884 <USBD_StdEPReq+0x158>
              break;
 8009882:	bf00      	nop
          }
          break;
 8009884:	e0aa      	b.n	80099dc <USBD_StdEPReq+0x2b0>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8009886:	687b      	ldr	r3, [r7, #4]
 8009888:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800988c:	2b02      	cmp	r3, #2
 800988e:	d002      	beq.n	8009896 <USBD_StdEPReq+0x16a>
 8009890:	2b03      	cmp	r3, #3
 8009892:	d032      	beq.n	80098fa <USBD_StdEPReq+0x1ce>
 8009894:	e097      	b.n	80099c6 <USBD_StdEPReq+0x29a>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009896:	7bbb      	ldrb	r3, [r7, #14]
 8009898:	2b00      	cmp	r3, #0
 800989a:	d007      	beq.n	80098ac <USBD_StdEPReq+0x180>
 800989c:	7bbb      	ldrb	r3, [r7, #14]
 800989e:	2b80      	cmp	r3, #128	@ 0x80
 80098a0:	d004      	beq.n	80098ac <USBD_StdEPReq+0x180>
              {
                USBD_CtlError(pdev, req);
 80098a2:	6839      	ldr	r1, [r7, #0]
 80098a4:	6878      	ldr	r0, [r7, #4]
 80098a6:	f000 fbb6 	bl	800a016 <USBD_CtlError>
                break;
 80098aa:	e091      	b.n	80099d0 <USBD_StdEPReq+0x2a4>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80098ac:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80098b0:	2b00      	cmp	r3, #0
 80098b2:	da0b      	bge.n	80098cc <USBD_StdEPReq+0x1a0>
 80098b4:	7bbb      	ldrb	r3, [r7, #14]
 80098b6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80098ba:	4613      	mov	r3, r2
 80098bc:	009b      	lsls	r3, r3, #2
 80098be:	4413      	add	r3, r2
 80098c0:	009b      	lsls	r3, r3, #2
 80098c2:	3310      	adds	r3, #16
 80098c4:	687a      	ldr	r2, [r7, #4]
 80098c6:	4413      	add	r3, r2
 80098c8:	3304      	adds	r3, #4
 80098ca:	e00b      	b.n	80098e4 <USBD_StdEPReq+0x1b8>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80098cc:	7bbb      	ldrb	r3, [r7, #14]
 80098ce:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80098d2:	4613      	mov	r3, r2
 80098d4:	009b      	lsls	r3, r3, #2
 80098d6:	4413      	add	r3, r2
 80098d8:	009b      	lsls	r3, r3, #2
 80098da:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80098de:	687a      	ldr	r2, [r7, #4]
 80098e0:	4413      	add	r3, r2
 80098e2:	3304      	adds	r3, #4
 80098e4:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80098e6:	68bb      	ldr	r3, [r7, #8]
 80098e8:	2200      	movs	r2, #0
 80098ea:	601a      	str	r2, [r3, #0]

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 80098ec:	68bb      	ldr	r3, [r7, #8]
 80098ee:	2202      	movs	r2, #2
 80098f0:	4619      	mov	r1, r3
 80098f2:	6878      	ldr	r0, [r7, #4]
 80098f4:	f000 fbfa 	bl	800a0ec <USBD_CtlSendData>
              break;
 80098f8:	e06a      	b.n	80099d0 <USBD_StdEPReq+0x2a4>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80098fa:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80098fe:	2b00      	cmp	r3, #0
 8009900:	da11      	bge.n	8009926 <USBD_StdEPReq+0x1fa>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 8009902:	7bbb      	ldrb	r3, [r7, #14]
 8009904:	f003 020f 	and.w	r2, r3, #15
 8009908:	6879      	ldr	r1, [r7, #4]
 800990a:	4613      	mov	r3, r2
 800990c:	009b      	lsls	r3, r3, #2
 800990e:	4413      	add	r3, r2
 8009910:	009b      	lsls	r3, r3, #2
 8009912:	440b      	add	r3, r1
 8009914:	3318      	adds	r3, #24
 8009916:	681b      	ldr	r3, [r3, #0]
 8009918:	2b00      	cmp	r3, #0
 800991a:	d117      	bne.n	800994c <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 800991c:	6839      	ldr	r1, [r7, #0]
 800991e:	6878      	ldr	r0, [r7, #4]
 8009920:	f000 fb79 	bl	800a016 <USBD_CtlError>
                  break;
 8009924:	e054      	b.n	80099d0 <USBD_StdEPReq+0x2a4>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8009926:	7bbb      	ldrb	r3, [r7, #14]
 8009928:	f003 020f 	and.w	r2, r3, #15
 800992c:	6879      	ldr	r1, [r7, #4]
 800992e:	4613      	mov	r3, r2
 8009930:	009b      	lsls	r3, r3, #2
 8009932:	4413      	add	r3, r2
 8009934:	009b      	lsls	r3, r3, #2
 8009936:	440b      	add	r3, r1
 8009938:	f503 73ac 	add.w	r3, r3, #344	@ 0x158
 800993c:	681b      	ldr	r3, [r3, #0]
 800993e:	2b00      	cmp	r3, #0
 8009940:	d104      	bne.n	800994c <USBD_StdEPReq+0x220>
                {
                  USBD_CtlError(pdev, req);
 8009942:	6839      	ldr	r1, [r7, #0]
 8009944:	6878      	ldr	r0, [r7, #4]
 8009946:	f000 fb66 	bl	800a016 <USBD_CtlError>
                  break;
 800994a:	e041      	b.n	80099d0 <USBD_StdEPReq+0x2a4>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800994c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009950:	2b00      	cmp	r3, #0
 8009952:	da0b      	bge.n	800996c <USBD_StdEPReq+0x240>
 8009954:	7bbb      	ldrb	r3, [r7, #14]
 8009956:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800995a:	4613      	mov	r3, r2
 800995c:	009b      	lsls	r3, r3, #2
 800995e:	4413      	add	r3, r2
 8009960:	009b      	lsls	r3, r3, #2
 8009962:	3310      	adds	r3, #16
 8009964:	687a      	ldr	r2, [r7, #4]
 8009966:	4413      	add	r3, r2
 8009968:	3304      	adds	r3, #4
 800996a:	e00b      	b.n	8009984 <USBD_StdEPReq+0x258>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800996c:	7bbb      	ldrb	r3, [r7, #14]
 800996e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009972:	4613      	mov	r3, r2
 8009974:	009b      	lsls	r3, r3, #2
 8009976:	4413      	add	r3, r2
 8009978:	009b      	lsls	r3, r3, #2
 800997a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800997e:	687a      	ldr	r2, [r7, #4]
 8009980:	4413      	add	r3, r2
 8009982:	3304      	adds	r3, #4
 8009984:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8009986:	7bbb      	ldrb	r3, [r7, #14]
 8009988:	2b00      	cmp	r3, #0
 800998a:	d002      	beq.n	8009992 <USBD_StdEPReq+0x266>
 800998c:	7bbb      	ldrb	r3, [r7, #14]
 800998e:	2b80      	cmp	r3, #128	@ 0x80
 8009990:	d103      	bne.n	800999a <USBD_StdEPReq+0x26e>
              {
                pep->status = 0x0000U;
 8009992:	68bb      	ldr	r3, [r7, #8]
 8009994:	2200      	movs	r2, #0
 8009996:	601a      	str	r2, [r3, #0]
 8009998:	e00e      	b.n	80099b8 <USBD_StdEPReq+0x28c>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr))
 800999a:	7bbb      	ldrb	r3, [r7, #14]
 800999c:	4619      	mov	r1, r3
 800999e:	6878      	ldr	r0, [r7, #4]
 80099a0:	f000 ffd8 	bl	800a954 <USBD_LL_IsStallEP>
 80099a4:	4603      	mov	r3, r0
 80099a6:	2b00      	cmp	r3, #0
 80099a8:	d003      	beq.n	80099b2 <USBD_StdEPReq+0x286>
              {
                pep->status = 0x0001U;
 80099aa:	68bb      	ldr	r3, [r7, #8]
 80099ac:	2201      	movs	r2, #1
 80099ae:	601a      	str	r2, [r3, #0]
 80099b0:	e002      	b.n	80099b8 <USBD_StdEPReq+0x28c>
              }
              else
              {
                pep->status = 0x0000U;
 80099b2:	68bb      	ldr	r3, [r7, #8]
 80099b4:	2200      	movs	r2, #0
 80099b6:	601a      	str	r2, [r3, #0]
              }

              USBD_CtlSendData(pdev, (uint8_t *)(void *)&pep->status, 2U);
 80099b8:	68bb      	ldr	r3, [r7, #8]
 80099ba:	2202      	movs	r2, #2
 80099bc:	4619      	mov	r1, r3
 80099be:	6878      	ldr	r0, [r7, #4]
 80099c0:	f000 fb94 	bl	800a0ec <USBD_CtlSendData>
              break;
 80099c4:	e004      	b.n	80099d0 <USBD_StdEPReq+0x2a4>

            default:
              USBD_CtlError(pdev, req);
 80099c6:	6839      	ldr	r1, [r7, #0]
 80099c8:	6878      	ldr	r0, [r7, #4]
 80099ca:	f000 fb24 	bl	800a016 <USBD_CtlError>
              break;
 80099ce:	bf00      	nop
          }
          break;
 80099d0:	e004      	b.n	80099dc <USBD_StdEPReq+0x2b0>

        default:
          USBD_CtlError(pdev, req);
 80099d2:	6839      	ldr	r1, [r7, #0]
 80099d4:	6878      	ldr	r0, [r7, #4]
 80099d6:	f000 fb1e 	bl	800a016 <USBD_CtlError>
          break;
 80099da:	bf00      	nop
      }
      break;
 80099dc:	e004      	b.n	80099e8 <USBD_StdEPReq+0x2bc>

    default:
      USBD_CtlError(pdev, req);
 80099de:	6839      	ldr	r1, [r7, #0]
 80099e0:	6878      	ldr	r0, [r7, #4]
 80099e2:	f000 fb18 	bl	800a016 <USBD_CtlError>
      break;
 80099e6:	bf00      	nop
  }

  return ret;
 80099e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80099ea:	4618      	mov	r0, r3
 80099ec:	3710      	adds	r7, #16
 80099ee:	46bd      	mov	sp, r7
 80099f0:	bd80      	pop	{r7, pc}
	...

080099f4 <USBD_GetDescriptor>:
* @param  req: usb request
* @retval status
*/
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev,
                               USBD_SetupReqTypedef *req)
{
 80099f4:	b580      	push	{r7, lr}
 80099f6:	b084      	sub	sp, #16
 80099f8:	af00      	add	r7, sp, #0
 80099fa:	6078      	str	r0, [r7, #4]
 80099fc:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80099fe:	2300      	movs	r3, #0
 8009a00:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 8009a02:	2300      	movs	r3, #0
 8009a04:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 8009a06:	2300      	movs	r3, #0
 8009a08:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8009a0a:	683b      	ldr	r3, [r7, #0]
 8009a0c:	885b      	ldrh	r3, [r3, #2]
 8009a0e:	0a1b      	lsrs	r3, r3, #8
 8009a10:	b29b      	uxth	r3, r3
 8009a12:	3b01      	subs	r3, #1
 8009a14:	2b06      	cmp	r3, #6
 8009a16:	f200 8128 	bhi.w	8009c6a <USBD_GetDescriptor+0x276>
 8009a1a:	a201      	add	r2, pc, #4	@ (adr r2, 8009a20 <USBD_GetDescriptor+0x2c>)
 8009a1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009a20:	08009a3d 	.word	0x08009a3d
 8009a24:	08009a55 	.word	0x08009a55
 8009a28:	08009a95 	.word	0x08009a95
 8009a2c:	08009c6b 	.word	0x08009c6b
 8009a30:	08009c6b 	.word	0x08009c6b
 8009a34:	08009c0b 	.word	0x08009c0b
 8009a38:	08009c37 	.word	0x08009c37
        err++;
      }
      break;
#endif
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8009a3c:	687b      	ldr	r3, [r7, #4]
 8009a3e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8009a42:	681b      	ldr	r3, [r3, #0]
 8009a44:	687a      	ldr	r2, [r7, #4]
 8009a46:	7c12      	ldrb	r2, [r2, #16]
 8009a48:	f107 0108 	add.w	r1, r7, #8
 8009a4c:	4610      	mov	r0, r2
 8009a4e:	4798      	blx	r3
 8009a50:	60f8      	str	r0, [r7, #12]
      break;
 8009a52:	e112      	b.n	8009c7a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	7c1b      	ldrb	r3, [r3, #16]
 8009a58:	2b00      	cmp	r3, #0
 8009a5a:	d10d      	bne.n	8009a78 <USBD_GetDescriptor+0x84>
      {
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009a62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009a64:	f107 0208 	add.w	r2, r7, #8
 8009a68:	4610      	mov	r0, r2
 8009a6a:	4798      	blx	r3
 8009a6c:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009a6e:	68fb      	ldr	r3, [r7, #12]
 8009a70:	3301      	adds	r3, #1
 8009a72:	2202      	movs	r2, #2
 8009a74:	701a      	strb	r2, [r3, #0]
      else
      {
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 8009a76:	e100      	b.n	8009c7a <USBD_GetDescriptor+0x286>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 8009a78:	687b      	ldr	r3, [r7, #4]
 8009a7a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009a7e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a80:	f107 0208 	add.w	r2, r7, #8
 8009a84:	4610      	mov	r0, r2
 8009a86:	4798      	blx	r3
 8009a88:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009a8a:	68fb      	ldr	r3, [r7, #12]
 8009a8c:	3301      	adds	r3, #1
 8009a8e:	2202      	movs	r2, #2
 8009a90:	701a      	strb	r2, [r3, #0]
      break;
 8009a92:	e0f2      	b.n	8009c7a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 8009a94:	683b      	ldr	r3, [r7, #0]
 8009a96:	885b      	ldrh	r3, [r3, #2]
 8009a98:	b2db      	uxtb	r3, r3
 8009a9a:	2b05      	cmp	r3, #5
 8009a9c:	f200 80ac 	bhi.w	8009bf8 <USBD_GetDescriptor+0x204>
 8009aa0:	a201      	add	r2, pc, #4	@ (adr r2, 8009aa8 <USBD_GetDescriptor+0xb4>)
 8009aa2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009aa6:	bf00      	nop
 8009aa8:	08009ac1 	.word	0x08009ac1
 8009aac:	08009af5 	.word	0x08009af5
 8009ab0:	08009b29 	.word	0x08009b29
 8009ab4:	08009b5d 	.word	0x08009b5d
 8009ab8:	08009b91 	.word	0x08009b91
 8009abc:	08009bc5 	.word	0x08009bc5
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8009ac6:	685b      	ldr	r3, [r3, #4]
 8009ac8:	2b00      	cmp	r3, #0
 8009aca:	d00b      	beq.n	8009ae4 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8009acc:	687b      	ldr	r3, [r7, #4]
 8009ace:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8009ad2:	685b      	ldr	r3, [r3, #4]
 8009ad4:	687a      	ldr	r2, [r7, #4]
 8009ad6:	7c12      	ldrb	r2, [r2, #16]
 8009ad8:	f107 0108 	add.w	r1, r7, #8
 8009adc:	4610      	mov	r0, r2
 8009ade:	4798      	blx	r3
 8009ae0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009ae2:	e091      	b.n	8009c08 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009ae4:	6839      	ldr	r1, [r7, #0]
 8009ae6:	6878      	ldr	r0, [r7, #4]
 8009ae8:	f000 fa95 	bl	800a016 <USBD_CtlError>
            err++;
 8009aec:	7afb      	ldrb	r3, [r7, #11]
 8009aee:	3301      	adds	r3, #1
 8009af0:	72fb      	strb	r3, [r7, #11]
          break;
 8009af2:	e089      	b.n	8009c08 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8009afa:	689b      	ldr	r3, [r3, #8]
 8009afc:	2b00      	cmp	r3, #0
 8009afe:	d00b      	beq.n	8009b18 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8009b00:	687b      	ldr	r3, [r7, #4]
 8009b02:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8009b06:	689b      	ldr	r3, [r3, #8]
 8009b08:	687a      	ldr	r2, [r7, #4]
 8009b0a:	7c12      	ldrb	r2, [r2, #16]
 8009b0c:	f107 0108 	add.w	r1, r7, #8
 8009b10:	4610      	mov	r0, r2
 8009b12:	4798      	blx	r3
 8009b14:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009b16:	e077      	b.n	8009c08 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009b18:	6839      	ldr	r1, [r7, #0]
 8009b1a:	6878      	ldr	r0, [r7, #4]
 8009b1c:	f000 fa7b 	bl	800a016 <USBD_CtlError>
            err++;
 8009b20:	7afb      	ldrb	r3, [r7, #11]
 8009b22:	3301      	adds	r3, #1
 8009b24:	72fb      	strb	r3, [r7, #11]
          break;
 8009b26:	e06f      	b.n	8009c08 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8009b2e:	68db      	ldr	r3, [r3, #12]
 8009b30:	2b00      	cmp	r3, #0
 8009b32:	d00b      	beq.n	8009b4c <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8009b34:	687b      	ldr	r3, [r7, #4]
 8009b36:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8009b3a:	68db      	ldr	r3, [r3, #12]
 8009b3c:	687a      	ldr	r2, [r7, #4]
 8009b3e:	7c12      	ldrb	r2, [r2, #16]
 8009b40:	f107 0108 	add.w	r1, r7, #8
 8009b44:	4610      	mov	r0, r2
 8009b46:	4798      	blx	r3
 8009b48:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009b4a:	e05d      	b.n	8009c08 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009b4c:	6839      	ldr	r1, [r7, #0]
 8009b4e:	6878      	ldr	r0, [r7, #4]
 8009b50:	f000 fa61 	bl	800a016 <USBD_CtlError>
            err++;
 8009b54:	7afb      	ldrb	r3, [r7, #11]
 8009b56:	3301      	adds	r3, #1
 8009b58:	72fb      	strb	r3, [r7, #11]
          break;
 8009b5a:	e055      	b.n	8009c08 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8009b5c:	687b      	ldr	r3, [r7, #4]
 8009b5e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8009b62:	691b      	ldr	r3, [r3, #16]
 8009b64:	2b00      	cmp	r3, #0
 8009b66:	d00b      	beq.n	8009b80 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8009b6e:	691b      	ldr	r3, [r3, #16]
 8009b70:	687a      	ldr	r2, [r7, #4]
 8009b72:	7c12      	ldrb	r2, [r2, #16]
 8009b74:	f107 0108 	add.w	r1, r7, #8
 8009b78:	4610      	mov	r0, r2
 8009b7a:	4798      	blx	r3
 8009b7c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009b7e:	e043      	b.n	8009c08 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009b80:	6839      	ldr	r1, [r7, #0]
 8009b82:	6878      	ldr	r0, [r7, #4]
 8009b84:	f000 fa47 	bl	800a016 <USBD_CtlError>
            err++;
 8009b88:	7afb      	ldrb	r3, [r7, #11]
 8009b8a:	3301      	adds	r3, #1
 8009b8c:	72fb      	strb	r3, [r7, #11]
          break;
 8009b8e:	e03b      	b.n	8009c08 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8009b90:	687b      	ldr	r3, [r7, #4]
 8009b92:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8009b96:	695b      	ldr	r3, [r3, #20]
 8009b98:	2b00      	cmp	r3, #0
 8009b9a:	d00b      	beq.n	8009bb4 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8009ba2:	695b      	ldr	r3, [r3, #20]
 8009ba4:	687a      	ldr	r2, [r7, #4]
 8009ba6:	7c12      	ldrb	r2, [r2, #16]
 8009ba8:	f107 0108 	add.w	r1, r7, #8
 8009bac:	4610      	mov	r0, r2
 8009bae:	4798      	blx	r3
 8009bb0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009bb2:	e029      	b.n	8009c08 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009bb4:	6839      	ldr	r1, [r7, #0]
 8009bb6:	6878      	ldr	r0, [r7, #4]
 8009bb8:	f000 fa2d 	bl	800a016 <USBD_CtlError>
            err++;
 8009bbc:	7afb      	ldrb	r3, [r7, #11]
 8009bbe:	3301      	adds	r3, #1
 8009bc0:	72fb      	strb	r3, [r7, #11]
          break;
 8009bc2:	e021      	b.n	8009c08 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8009bc4:	687b      	ldr	r3, [r7, #4]
 8009bc6:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8009bca:	699b      	ldr	r3, [r3, #24]
 8009bcc:	2b00      	cmp	r3, #0
 8009bce:	d00b      	beq.n	8009be8 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8009bd0:	687b      	ldr	r3, [r7, #4]
 8009bd2:	f8d3 32b0 	ldr.w	r3, [r3, #688]	@ 0x2b0
 8009bd6:	699b      	ldr	r3, [r3, #24]
 8009bd8:	687a      	ldr	r2, [r7, #4]
 8009bda:	7c12      	ldrb	r2, [r2, #16]
 8009bdc:	f107 0108 	add.w	r1, r7, #8
 8009be0:	4610      	mov	r0, r2
 8009be2:	4798      	blx	r3
 8009be4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009be6:	e00f      	b.n	8009c08 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009be8:	6839      	ldr	r1, [r7, #0]
 8009bea:	6878      	ldr	r0, [r7, #4]
 8009bec:	f000 fa13 	bl	800a016 <USBD_CtlError>
            err++;
 8009bf0:	7afb      	ldrb	r3, [r7, #11]
 8009bf2:	3301      	adds	r3, #1
 8009bf4:	72fb      	strb	r3, [r7, #11]
          break;
 8009bf6:	e007      	b.n	8009c08 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
#else
          USBD_CtlError(pdev, req);
 8009bf8:	6839      	ldr	r1, [r7, #0]
 8009bfa:	6878      	ldr	r0, [r7, #4]
 8009bfc:	f000 fa0b 	bl	800a016 <USBD_CtlError>
          err++;
 8009c00:	7afb      	ldrb	r3, [r7, #11]
 8009c02:	3301      	adds	r3, #1
 8009c04:	72fb      	strb	r3, [r7, #11]
#endif
      }
      break;
 8009c06:	e038      	b.n	8009c7a <USBD_GetDescriptor+0x286>
 8009c08:	e037      	b.n	8009c7a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009c0a:	687b      	ldr	r3, [r7, #4]
 8009c0c:	7c1b      	ldrb	r3, [r3, #16]
 8009c0e:	2b00      	cmp	r3, #0
 8009c10:	d109      	bne.n	8009c26 <USBD_GetDescriptor+0x232>
      {
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 8009c12:	687b      	ldr	r3, [r7, #4]
 8009c14:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009c18:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009c1a:	f107 0208 	add.w	r2, r7, #8
 8009c1e:	4610      	mov	r0, r2
 8009c20:	4798      	blx	r3
 8009c22:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009c24:	e029      	b.n	8009c7a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009c26:	6839      	ldr	r1, [r7, #0]
 8009c28:	6878      	ldr	r0, [r7, #4]
 8009c2a:	f000 f9f4 	bl	800a016 <USBD_CtlError>
        err++;
 8009c2e:	7afb      	ldrb	r3, [r7, #11]
 8009c30:	3301      	adds	r3, #1
 8009c32:	72fb      	strb	r3, [r7, #11]
      break;
 8009c34:	e021      	b.n	8009c7a <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009c36:	687b      	ldr	r3, [r7, #4]
 8009c38:	7c1b      	ldrb	r3, [r3, #16]
 8009c3a:	2b00      	cmp	r3, #0
 8009c3c:	d10d      	bne.n	8009c5a <USBD_GetDescriptor+0x266>
      {
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 8009c3e:	687b      	ldr	r3, [r7, #4]
 8009c40:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009c44:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009c46:	f107 0208 	add.w	r2, r7, #8
 8009c4a:	4610      	mov	r0, r2
 8009c4c:	4798      	blx	r3
 8009c4e:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8009c50:	68fb      	ldr	r3, [r7, #12]
 8009c52:	3301      	adds	r3, #1
 8009c54:	2207      	movs	r2, #7
 8009c56:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009c58:	e00f      	b.n	8009c7a <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009c5a:	6839      	ldr	r1, [r7, #0]
 8009c5c:	6878      	ldr	r0, [r7, #4]
 8009c5e:	f000 f9da 	bl	800a016 <USBD_CtlError>
        err++;
 8009c62:	7afb      	ldrb	r3, [r7, #11]
 8009c64:	3301      	adds	r3, #1
 8009c66:	72fb      	strb	r3, [r7, #11]
      break;
 8009c68:	e007      	b.n	8009c7a <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8009c6a:	6839      	ldr	r1, [r7, #0]
 8009c6c:	6878      	ldr	r0, [r7, #4]
 8009c6e:	f000 f9d2 	bl	800a016 <USBD_CtlError>
      err++;
 8009c72:	7afb      	ldrb	r3, [r7, #11]
 8009c74:	3301      	adds	r3, #1
 8009c76:	72fb      	strb	r3, [r7, #11]
      break;
 8009c78:	bf00      	nop
  }

  if (err != 0U)
 8009c7a:	7afb      	ldrb	r3, [r7, #11]
 8009c7c:	2b00      	cmp	r3, #0
 8009c7e:	d11c      	bne.n	8009cba <USBD_GetDescriptor+0x2c6>
  {
    return;
  }
  else
  {
    if ((len != 0U) && (req->wLength != 0U))
 8009c80:	893b      	ldrh	r3, [r7, #8]
 8009c82:	2b00      	cmp	r3, #0
 8009c84:	d011      	beq.n	8009caa <USBD_GetDescriptor+0x2b6>
 8009c86:	683b      	ldr	r3, [r7, #0]
 8009c88:	88db      	ldrh	r3, [r3, #6]
 8009c8a:	2b00      	cmp	r3, #0
 8009c8c:	d00d      	beq.n	8009caa <USBD_GetDescriptor+0x2b6>
    {
      len = MIN(len, req->wLength);
 8009c8e:	683b      	ldr	r3, [r7, #0]
 8009c90:	88da      	ldrh	r2, [r3, #6]
 8009c92:	893b      	ldrh	r3, [r7, #8]
 8009c94:	4293      	cmp	r3, r2
 8009c96:	bf28      	it	cs
 8009c98:	4613      	movcs	r3, r2
 8009c9a:	b29b      	uxth	r3, r3
 8009c9c:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8009c9e:	893b      	ldrh	r3, [r7, #8]
 8009ca0:	461a      	mov	r2, r3
 8009ca2:	68f9      	ldr	r1, [r7, #12]
 8009ca4:	6878      	ldr	r0, [r7, #4]
 8009ca6:	f000 fa21 	bl	800a0ec <USBD_CtlSendData>
    }

    if (req->wLength == 0U)
 8009caa:	683b      	ldr	r3, [r7, #0]
 8009cac:	88db      	ldrh	r3, [r3, #6]
 8009cae:	2b00      	cmp	r3, #0
 8009cb0:	d104      	bne.n	8009cbc <USBD_GetDescriptor+0x2c8>
    {
      (void)USBD_CtlSendStatus(pdev);
 8009cb2:	6878      	ldr	r0, [r7, #4]
 8009cb4:	f000 fa78 	bl	800a1a8 <USBD_CtlSendStatus>
 8009cb8:	e000      	b.n	8009cbc <USBD_GetDescriptor+0x2c8>
    return;
 8009cba:	bf00      	nop
    }
  }
}
 8009cbc:	3710      	adds	r7, #16
 8009cbe:	46bd      	mov	sp, r7
 8009cc0:	bd80      	pop	{r7, pc}
 8009cc2:	bf00      	nop

08009cc4 <USBD_SetAddress>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetAddress(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8009cc4:	b580      	push	{r7, lr}
 8009cc6:	b084      	sub	sp, #16
 8009cc8:	af00      	add	r7, sp, #0
 8009cca:	6078      	str	r0, [r7, #4]
 8009ccc:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8009cce:	683b      	ldr	r3, [r7, #0]
 8009cd0:	889b      	ldrh	r3, [r3, #4]
 8009cd2:	2b00      	cmp	r3, #0
 8009cd4:	d130      	bne.n	8009d38 <USBD_SetAddress+0x74>
 8009cd6:	683b      	ldr	r3, [r7, #0]
 8009cd8:	88db      	ldrh	r3, [r3, #6]
 8009cda:	2b00      	cmp	r3, #0
 8009cdc:	d12c      	bne.n	8009d38 <USBD_SetAddress+0x74>
 8009cde:	683b      	ldr	r3, [r7, #0]
 8009ce0:	885b      	ldrh	r3, [r3, #2]
 8009ce2:	2b7f      	cmp	r3, #127	@ 0x7f
 8009ce4:	d828      	bhi.n	8009d38 <USBD_SetAddress+0x74>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8009ce6:	683b      	ldr	r3, [r7, #0]
 8009ce8:	885b      	ldrh	r3, [r3, #2]
 8009cea:	b2db      	uxtb	r3, r3
 8009cec:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009cf0:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009cf8:	2b03      	cmp	r3, #3
 8009cfa:	d104      	bne.n	8009d06 <USBD_SetAddress+0x42>
    {
      USBD_CtlError(pdev, req);
 8009cfc:	6839      	ldr	r1, [r7, #0]
 8009cfe:	6878      	ldr	r0, [r7, #4]
 8009d00:	f000 f989 	bl	800a016 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009d04:	e01d      	b.n	8009d42 <USBD_SetAddress+0x7e>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8009d06:	687b      	ldr	r3, [r7, #4]
 8009d08:	7bfa      	ldrb	r2, [r7, #15]
 8009d0a:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      USBD_LL_SetUSBAddress(pdev, dev_addr);
 8009d0e:	7bfb      	ldrb	r3, [r7, #15]
 8009d10:	4619      	mov	r1, r3
 8009d12:	6878      	ldr	r0, [r7, #4]
 8009d14:	f000 fe4a 	bl	800a9ac <USBD_LL_SetUSBAddress>
      USBD_CtlSendStatus(pdev);
 8009d18:	6878      	ldr	r0, [r7, #4]
 8009d1a:	f000 fa45 	bl	800a1a8 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8009d1e:	7bfb      	ldrb	r3, [r7, #15]
 8009d20:	2b00      	cmp	r3, #0
 8009d22:	d004      	beq.n	8009d2e <USBD_SetAddress+0x6a>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	2202      	movs	r2, #2
 8009d28:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009d2c:	e009      	b.n	8009d42 <USBD_SetAddress+0x7e>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	2201      	movs	r2, #1
 8009d32:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009d36:	e004      	b.n	8009d42 <USBD_SetAddress+0x7e>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8009d38:	6839      	ldr	r1, [r7, #0]
 8009d3a:	6878      	ldr	r0, [r7, #4]
 8009d3c:	f000 f96b 	bl	800a016 <USBD_CtlError>
  }
}
 8009d40:	bf00      	nop
 8009d42:	bf00      	nop
 8009d44:	3710      	adds	r7, #16
 8009d46:	46bd      	mov	sp, r7
 8009d48:	bd80      	pop	{r7, pc}
	...

08009d4c <USBD_SetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009d4c:	b580      	push	{r7, lr}
 8009d4e:	b082      	sub	sp, #8
 8009d50:	af00      	add	r7, sp, #0
 8009d52:	6078      	str	r0, [r7, #4]
 8009d54:	6039      	str	r1, [r7, #0]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8009d56:	683b      	ldr	r3, [r7, #0]
 8009d58:	885b      	ldrh	r3, [r3, #2]
 8009d5a:	b2da      	uxtb	r2, r3
 8009d5c:	4b41      	ldr	r3, [pc, #260]	@ (8009e64 <USBD_SetConfig+0x118>)
 8009d5e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8009d60:	4b40      	ldr	r3, [pc, #256]	@ (8009e64 <USBD_SetConfig+0x118>)
 8009d62:	781b      	ldrb	r3, [r3, #0]
 8009d64:	2b01      	cmp	r3, #1
 8009d66:	d904      	bls.n	8009d72 <USBD_SetConfig+0x26>
  {
    USBD_CtlError(pdev, req);
 8009d68:	6839      	ldr	r1, [r7, #0]
 8009d6a:	6878      	ldr	r0, [r7, #4]
 8009d6c:	f000 f953 	bl	800a016 <USBD_CtlError>
 8009d70:	e075      	b.n	8009e5e <USBD_SetConfig+0x112>
  }
  else
  {
    switch (pdev->dev_state)
 8009d72:	687b      	ldr	r3, [r7, #4]
 8009d74:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009d78:	2b02      	cmp	r3, #2
 8009d7a:	d002      	beq.n	8009d82 <USBD_SetConfig+0x36>
 8009d7c:	2b03      	cmp	r3, #3
 8009d7e:	d023      	beq.n	8009dc8 <USBD_SetConfig+0x7c>
 8009d80:	e062      	b.n	8009e48 <USBD_SetConfig+0xfc>
    {
      case USBD_STATE_ADDRESSED:
        if (cfgidx)
 8009d82:	4b38      	ldr	r3, [pc, #224]	@ (8009e64 <USBD_SetConfig+0x118>)
 8009d84:	781b      	ldrb	r3, [r3, #0]
 8009d86:	2b00      	cmp	r3, #0
 8009d88:	d01a      	beq.n	8009dc0 <USBD_SetConfig+0x74>
        {
          pdev->dev_config = cfgidx;
 8009d8a:	4b36      	ldr	r3, [pc, #216]	@ (8009e64 <USBD_SetConfig+0x118>)
 8009d8c:	781b      	ldrb	r3, [r3, #0]
 8009d8e:	461a      	mov	r2, r3
 8009d90:	687b      	ldr	r3, [r7, #4]
 8009d92:	605a      	str	r2, [r3, #4]
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8009d94:	687b      	ldr	r3, [r7, #4]
 8009d96:	2203      	movs	r2, #3
 8009d98:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8009d9c:	4b31      	ldr	r3, [pc, #196]	@ (8009e64 <USBD_SetConfig+0x118>)
 8009d9e:	781b      	ldrb	r3, [r3, #0]
 8009da0:	4619      	mov	r1, r3
 8009da2:	6878      	ldr	r0, [r7, #4]
 8009da4:	f7ff f9e4 	bl	8009170 <USBD_SetClassConfig>
 8009da8:	4603      	mov	r3, r0
 8009daa:	2b02      	cmp	r3, #2
 8009dac:	d104      	bne.n	8009db8 <USBD_SetConfig+0x6c>
          {
            USBD_CtlError(pdev, req);
 8009dae:	6839      	ldr	r1, [r7, #0]
 8009db0:	6878      	ldr	r0, [r7, #4]
 8009db2:	f000 f930 	bl	800a016 <USBD_CtlError>
            return;
 8009db6:	e052      	b.n	8009e5e <USBD_SetConfig+0x112>
          }
          USBD_CtlSendStatus(pdev);
 8009db8:	6878      	ldr	r0, [r7, #4]
 8009dba:	f000 f9f5 	bl	800a1a8 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8009dbe:	e04e      	b.n	8009e5e <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8009dc0:	6878      	ldr	r0, [r7, #4]
 8009dc2:	f000 f9f1 	bl	800a1a8 <USBD_CtlSendStatus>
        break;
 8009dc6:	e04a      	b.n	8009e5e <USBD_SetConfig+0x112>

      case USBD_STATE_CONFIGURED:
        if (cfgidx == 0U)
 8009dc8:	4b26      	ldr	r3, [pc, #152]	@ (8009e64 <USBD_SetConfig+0x118>)
 8009dca:	781b      	ldrb	r3, [r3, #0]
 8009dcc:	2b00      	cmp	r3, #0
 8009dce:	d112      	bne.n	8009df6 <USBD_SetConfig+0xaa>
        {
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	2202      	movs	r2, #2
 8009dd4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
          pdev->dev_config = cfgidx;
 8009dd8:	4b22      	ldr	r3, [pc, #136]	@ (8009e64 <USBD_SetConfig+0x118>)
 8009dda:	781b      	ldrb	r3, [r3, #0]
 8009ddc:	461a      	mov	r2, r3
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	605a      	str	r2, [r3, #4]
          USBD_ClrClassConfig(pdev, cfgidx);
 8009de2:	4b20      	ldr	r3, [pc, #128]	@ (8009e64 <USBD_SetConfig+0x118>)
 8009de4:	781b      	ldrb	r3, [r3, #0]
 8009de6:	4619      	mov	r1, r3
 8009de8:	6878      	ldr	r0, [r7, #4]
 8009dea:	f7ff f9e0 	bl	80091ae <USBD_ClrClassConfig>
          USBD_CtlSendStatus(pdev);
 8009dee:	6878      	ldr	r0, [r7, #4]
 8009df0:	f000 f9da 	bl	800a1a8 <USBD_CtlSendStatus>
        }
        else
        {
          USBD_CtlSendStatus(pdev);
        }
        break;
 8009df4:	e033      	b.n	8009e5e <USBD_SetConfig+0x112>
        else if (cfgidx != pdev->dev_config)
 8009df6:	4b1b      	ldr	r3, [pc, #108]	@ (8009e64 <USBD_SetConfig+0x118>)
 8009df8:	781b      	ldrb	r3, [r3, #0]
 8009dfa:	461a      	mov	r2, r3
 8009dfc:	687b      	ldr	r3, [r7, #4]
 8009dfe:	685b      	ldr	r3, [r3, #4]
 8009e00:	429a      	cmp	r2, r3
 8009e02:	d01d      	beq.n	8009e40 <USBD_SetConfig+0xf4>
          USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009e04:	687b      	ldr	r3, [r7, #4]
 8009e06:	685b      	ldr	r3, [r3, #4]
 8009e08:	b2db      	uxtb	r3, r3
 8009e0a:	4619      	mov	r1, r3
 8009e0c:	6878      	ldr	r0, [r7, #4]
 8009e0e:	f7ff f9ce 	bl	80091ae <USBD_ClrClassConfig>
          pdev->dev_config = cfgidx;
 8009e12:	4b14      	ldr	r3, [pc, #80]	@ (8009e64 <USBD_SetConfig+0x118>)
 8009e14:	781b      	ldrb	r3, [r3, #0]
 8009e16:	461a      	mov	r2, r3
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	605a      	str	r2, [r3, #4]
          if (USBD_SetClassConfig(pdev, cfgidx) == USBD_FAIL)
 8009e1c:	4b11      	ldr	r3, [pc, #68]	@ (8009e64 <USBD_SetConfig+0x118>)
 8009e1e:	781b      	ldrb	r3, [r3, #0]
 8009e20:	4619      	mov	r1, r3
 8009e22:	6878      	ldr	r0, [r7, #4]
 8009e24:	f7ff f9a4 	bl	8009170 <USBD_SetClassConfig>
 8009e28:	4603      	mov	r3, r0
 8009e2a:	2b02      	cmp	r3, #2
 8009e2c:	d104      	bne.n	8009e38 <USBD_SetConfig+0xec>
            USBD_CtlError(pdev, req);
 8009e2e:	6839      	ldr	r1, [r7, #0]
 8009e30:	6878      	ldr	r0, [r7, #4]
 8009e32:	f000 f8f0 	bl	800a016 <USBD_CtlError>
            return;
 8009e36:	e012      	b.n	8009e5e <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8009e38:	6878      	ldr	r0, [r7, #4]
 8009e3a:	f000 f9b5 	bl	800a1a8 <USBD_CtlSendStatus>
        break;
 8009e3e:	e00e      	b.n	8009e5e <USBD_SetConfig+0x112>
          USBD_CtlSendStatus(pdev);
 8009e40:	6878      	ldr	r0, [r7, #4]
 8009e42:	f000 f9b1 	bl	800a1a8 <USBD_CtlSendStatus>
        break;
 8009e46:	e00a      	b.n	8009e5e <USBD_SetConfig+0x112>

      default:
        USBD_CtlError(pdev, req);
 8009e48:	6839      	ldr	r1, [r7, #0]
 8009e4a:	6878      	ldr	r0, [r7, #4]
 8009e4c:	f000 f8e3 	bl	800a016 <USBD_CtlError>
        USBD_ClrClassConfig(pdev, cfgidx);
 8009e50:	4b04      	ldr	r3, [pc, #16]	@ (8009e64 <USBD_SetConfig+0x118>)
 8009e52:	781b      	ldrb	r3, [r3, #0]
 8009e54:	4619      	mov	r1, r3
 8009e56:	6878      	ldr	r0, [r7, #4]
 8009e58:	f7ff f9a9 	bl	80091ae <USBD_ClrClassConfig>
        break;
 8009e5c:	bf00      	nop
    }
  }
}
 8009e5e:	3708      	adds	r7, #8
 8009e60:	46bd      	mov	sp, r7
 8009e62:	bd80      	pop	{r7, pc}
 8009e64:	200003cc 	.word	0x200003cc

08009e68 <USBD_GetConfig>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009e68:	b580      	push	{r7, lr}
 8009e6a:	b082      	sub	sp, #8
 8009e6c:	af00      	add	r7, sp, #0
 8009e6e:	6078      	str	r0, [r7, #4]
 8009e70:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8009e72:	683b      	ldr	r3, [r7, #0]
 8009e74:	88db      	ldrh	r3, [r3, #6]
 8009e76:	2b01      	cmp	r3, #1
 8009e78:	d004      	beq.n	8009e84 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8009e7a:	6839      	ldr	r1, [r7, #0]
 8009e7c:	6878      	ldr	r0, [r7, #4]
 8009e7e:	f000 f8ca 	bl	800a016 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8009e82:	e022      	b.n	8009eca <USBD_GetConfig+0x62>
    switch (pdev->dev_state)
 8009e84:	687b      	ldr	r3, [r7, #4]
 8009e86:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009e8a:	2b02      	cmp	r3, #2
 8009e8c:	dc02      	bgt.n	8009e94 <USBD_GetConfig+0x2c>
 8009e8e:	2b00      	cmp	r3, #0
 8009e90:	dc03      	bgt.n	8009e9a <USBD_GetConfig+0x32>
 8009e92:	e015      	b.n	8009ec0 <USBD_GetConfig+0x58>
 8009e94:	2b03      	cmp	r3, #3
 8009e96:	d00b      	beq.n	8009eb0 <USBD_GetConfig+0x48>
 8009e98:	e012      	b.n	8009ec0 <USBD_GetConfig+0x58>
        pdev->dev_default_config = 0U;
 8009e9a:	687b      	ldr	r3, [r7, #4]
 8009e9c:	2200      	movs	r2, #0
 8009e9e:	609a      	str	r2, [r3, #8]
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_default_config, 1U);
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	3308      	adds	r3, #8
 8009ea4:	2201      	movs	r2, #1
 8009ea6:	4619      	mov	r1, r3
 8009ea8:	6878      	ldr	r0, [r7, #4]
 8009eaa:	f000 f91f 	bl	800a0ec <USBD_CtlSendData>
        break;
 8009eae:	e00c      	b.n	8009eca <USBD_GetConfig+0x62>
        USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config, 1U);
 8009eb0:	687b      	ldr	r3, [r7, #4]
 8009eb2:	3304      	adds	r3, #4
 8009eb4:	2201      	movs	r2, #1
 8009eb6:	4619      	mov	r1, r3
 8009eb8:	6878      	ldr	r0, [r7, #4]
 8009eba:	f000 f917 	bl	800a0ec <USBD_CtlSendData>
        break;
 8009ebe:	e004      	b.n	8009eca <USBD_GetConfig+0x62>
        USBD_CtlError(pdev, req);
 8009ec0:	6839      	ldr	r1, [r7, #0]
 8009ec2:	6878      	ldr	r0, [r7, #4]
 8009ec4:	f000 f8a7 	bl	800a016 <USBD_CtlError>
        break;
 8009ec8:	bf00      	nop
}
 8009eca:	bf00      	nop
 8009ecc:	3708      	adds	r7, #8
 8009ece:	46bd      	mov	sp, r7
 8009ed0:	bd80      	pop	{r7, pc}

08009ed2 <USBD_GetStatus>:
* @param  pdev: device instance
* @param  req: usb request
* @retval status
*/
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009ed2:	b580      	push	{r7, lr}
 8009ed4:	b082      	sub	sp, #8
 8009ed6:	af00      	add	r7, sp, #0
 8009ed8:	6078      	str	r0, [r7, #4]
 8009eda:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009edc:	687b      	ldr	r3, [r7, #4]
 8009ede:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009ee2:	3b01      	subs	r3, #1
 8009ee4:	2b02      	cmp	r3, #2
 8009ee6:	d81e      	bhi.n	8009f26 <USBD_GetStatus+0x54>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8009ee8:	683b      	ldr	r3, [r7, #0]
 8009eea:	88db      	ldrh	r3, [r3, #6]
 8009eec:	2b02      	cmp	r3, #2
 8009eee:	d004      	beq.n	8009efa <USBD_GetStatus+0x28>
      {
        USBD_CtlError(pdev, req);
 8009ef0:	6839      	ldr	r1, [r7, #0]
 8009ef2:	6878      	ldr	r0, [r7, #4]
 8009ef4:	f000 f88f 	bl	800a016 <USBD_CtlError>
        break;
 8009ef8:	e01a      	b.n	8009f30 <USBD_GetStatus+0x5e>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8009efa:	687b      	ldr	r3, [r7, #4]
 8009efc:	2201      	movs	r2, #1
 8009efe:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif

      if (pdev->dev_remote_wakeup)
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8009f06:	2b00      	cmp	r3, #0
 8009f08:	d005      	beq.n	8009f16 <USBD_GetStatus+0x44>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8009f0a:	687b      	ldr	r3, [r7, #4]
 8009f0c:	68db      	ldr	r3, [r3, #12]
 8009f0e:	f043 0202 	orr.w	r2, r3, #2
 8009f12:	687b      	ldr	r3, [r7, #4]
 8009f14:	60da      	str	r2, [r3, #12]
      }

      USBD_CtlSendData(pdev, (uint8_t *)(void *)&pdev->dev_config_status, 2U);
 8009f16:	687b      	ldr	r3, [r7, #4]
 8009f18:	330c      	adds	r3, #12
 8009f1a:	2202      	movs	r2, #2
 8009f1c:	4619      	mov	r1, r3
 8009f1e:	6878      	ldr	r0, [r7, #4]
 8009f20:	f000 f8e4 	bl	800a0ec <USBD_CtlSendData>
      break;
 8009f24:	e004      	b.n	8009f30 <USBD_GetStatus+0x5e>

    default:
      USBD_CtlError(pdev, req);
 8009f26:	6839      	ldr	r1, [r7, #0]
 8009f28:	6878      	ldr	r0, [r7, #4]
 8009f2a:	f000 f874 	bl	800a016 <USBD_CtlError>
      break;
 8009f2e:	bf00      	nop
  }
}
 8009f30:	bf00      	nop
 8009f32:	3708      	adds	r7, #8
 8009f34:	46bd      	mov	sp, r7
 8009f36:	bd80      	pop	{r7, pc}

08009f38 <USBD_SetFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_SetFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8009f38:	b580      	push	{r7, lr}
 8009f3a:	b082      	sub	sp, #8
 8009f3c:	af00      	add	r7, sp, #0
 8009f3e:	6078      	str	r0, [r7, #4]
 8009f40:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009f42:	683b      	ldr	r3, [r7, #0]
 8009f44:	885b      	ldrh	r3, [r3, #2]
 8009f46:	2b01      	cmp	r3, #1
 8009f48:	d106      	bne.n	8009f58 <USBD_SetFeature+0x20>
  {
    pdev->dev_remote_wakeup = 1U;
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	2201      	movs	r2, #1
 8009f4e:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    USBD_CtlSendStatus(pdev);
 8009f52:	6878      	ldr	r0, [r7, #4]
 8009f54:	f000 f928 	bl	800a1a8 <USBD_CtlSendStatus>
  }
}
 8009f58:	bf00      	nop
 8009f5a:	3708      	adds	r7, #8
 8009f5c:	46bd      	mov	sp, r7
 8009f5e:	bd80      	pop	{r7, pc}

08009f60 <USBD_ClrFeature>:
* @param  req: usb request
* @retval status
*/
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev,
                            USBD_SetupReqTypedef *req)
{
 8009f60:	b580      	push	{r7, lr}
 8009f62:	b082      	sub	sp, #8
 8009f64:	af00      	add	r7, sp, #0
 8009f66:	6078      	str	r0, [r7, #4]
 8009f68:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009f6a:	687b      	ldr	r3, [r7, #4]
 8009f6c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009f70:	3b01      	subs	r3, #1
 8009f72:	2b02      	cmp	r3, #2
 8009f74:	d80b      	bhi.n	8009f8e <USBD_ClrFeature+0x2e>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009f76:	683b      	ldr	r3, [r7, #0]
 8009f78:	885b      	ldrh	r3, [r3, #2]
 8009f7a:	2b01      	cmp	r3, #1
 8009f7c:	d10c      	bne.n	8009f98 <USBD_ClrFeature+0x38>
      {
        pdev->dev_remote_wakeup = 0U;
 8009f7e:	687b      	ldr	r3, [r7, #4]
 8009f80:	2200      	movs	r2, #0
 8009f82:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        USBD_CtlSendStatus(pdev);
 8009f86:	6878      	ldr	r0, [r7, #4]
 8009f88:	f000 f90e 	bl	800a1a8 <USBD_CtlSendStatus>
      }
      break;
 8009f8c:	e004      	b.n	8009f98 <USBD_ClrFeature+0x38>

    default:
      USBD_CtlError(pdev, req);
 8009f8e:	6839      	ldr	r1, [r7, #0]
 8009f90:	6878      	ldr	r0, [r7, #4]
 8009f92:	f000 f840 	bl	800a016 <USBD_CtlError>
      break;
 8009f96:	e000      	b.n	8009f9a <USBD_ClrFeature+0x3a>
      break;
 8009f98:	bf00      	nop
  }
}
 8009f9a:	bf00      	nop
 8009f9c:	3708      	adds	r7, #8
 8009f9e:	46bd      	mov	sp, r7
 8009fa0:	bd80      	pop	{r7, pc}

08009fa2 <USBD_ParseSetupRequest>:
* @param  req: usb request
* @retval None
*/

void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8009fa2:	b480      	push	{r7}
 8009fa4:	b083      	sub	sp, #12
 8009fa6:	af00      	add	r7, sp, #0
 8009fa8:	6078      	str	r0, [r7, #4]
 8009faa:	6039      	str	r1, [r7, #0]
  req->bmRequest = *(uint8_t *)(pdata);
 8009fac:	683b      	ldr	r3, [r7, #0]
 8009fae:	781a      	ldrb	r2, [r3, #0]
 8009fb0:	687b      	ldr	r3, [r7, #4]
 8009fb2:	701a      	strb	r2, [r3, #0]
  req->bRequest = *(uint8_t *)(pdata + 1U);
 8009fb4:	683b      	ldr	r3, [r7, #0]
 8009fb6:	785a      	ldrb	r2, [r3, #1]
 8009fb8:	687b      	ldr	r3, [r7, #4]
 8009fba:	705a      	strb	r2, [r3, #1]
  req->wValue = SWAPBYTE(pdata + 2U);
 8009fbc:	683b      	ldr	r3, [r7, #0]
 8009fbe:	3302      	adds	r3, #2
 8009fc0:	781b      	ldrb	r3, [r3, #0]
 8009fc2:	461a      	mov	r2, r3
 8009fc4:	683b      	ldr	r3, [r7, #0]
 8009fc6:	3303      	adds	r3, #3
 8009fc8:	781b      	ldrb	r3, [r3, #0]
 8009fca:	021b      	lsls	r3, r3, #8
 8009fcc:	b29b      	uxth	r3, r3
 8009fce:	4413      	add	r3, r2
 8009fd0:	b29a      	uxth	r2, r3
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	805a      	strh	r2, [r3, #2]
  req->wIndex = SWAPBYTE(pdata + 4U);
 8009fd6:	683b      	ldr	r3, [r7, #0]
 8009fd8:	3304      	adds	r3, #4
 8009fda:	781b      	ldrb	r3, [r3, #0]
 8009fdc:	461a      	mov	r2, r3
 8009fde:	683b      	ldr	r3, [r7, #0]
 8009fe0:	3305      	adds	r3, #5
 8009fe2:	781b      	ldrb	r3, [r3, #0]
 8009fe4:	021b      	lsls	r3, r3, #8
 8009fe6:	b29b      	uxth	r3, r3
 8009fe8:	4413      	add	r3, r2
 8009fea:	b29a      	uxth	r2, r3
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	809a      	strh	r2, [r3, #4]
  req->wLength = SWAPBYTE(pdata + 6U);
 8009ff0:	683b      	ldr	r3, [r7, #0]
 8009ff2:	3306      	adds	r3, #6
 8009ff4:	781b      	ldrb	r3, [r3, #0]
 8009ff6:	461a      	mov	r2, r3
 8009ff8:	683b      	ldr	r3, [r7, #0]
 8009ffa:	3307      	adds	r3, #7
 8009ffc:	781b      	ldrb	r3, [r3, #0]
 8009ffe:	021b      	lsls	r3, r3, #8
 800a000:	b29b      	uxth	r3, r3
 800a002:	4413      	add	r3, r2
 800a004:	b29a      	uxth	r2, r3
 800a006:	687b      	ldr	r3, [r7, #4]
 800a008:	80da      	strh	r2, [r3, #6]

}
 800a00a:	bf00      	nop
 800a00c:	370c      	adds	r7, #12
 800a00e:	46bd      	mov	sp, r7
 800a010:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a014:	4770      	bx	lr

0800a016 <USBD_CtlError>:
* @retval None
*/

void USBD_CtlError(USBD_HandleTypeDef *pdev,
                   USBD_SetupReqTypedef *req)
{
 800a016:	b580      	push	{r7, lr}
 800a018:	b082      	sub	sp, #8
 800a01a:	af00      	add	r7, sp, #0
 800a01c:	6078      	str	r0, [r7, #4]
 800a01e:	6039      	str	r1, [r7, #0]
  USBD_LL_StallEP(pdev, 0x80U);
 800a020:	2180      	movs	r1, #128	@ 0x80
 800a022:	6878      	ldr	r0, [r7, #4]
 800a024:	f000 fc58 	bl	800a8d8 <USBD_LL_StallEP>
  USBD_LL_StallEP(pdev, 0U);
 800a028:	2100      	movs	r1, #0
 800a02a:	6878      	ldr	r0, [r7, #4]
 800a02c:	f000 fc54 	bl	800a8d8 <USBD_LL_StallEP>
}
 800a030:	bf00      	nop
 800a032:	3708      	adds	r7, #8
 800a034:	46bd      	mov	sp, r7
 800a036:	bd80      	pop	{r7, pc}

0800a038 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800a038:	b580      	push	{r7, lr}
 800a03a:	b086      	sub	sp, #24
 800a03c:	af00      	add	r7, sp, #0
 800a03e:	60f8      	str	r0, [r7, #12]
 800a040:	60b9      	str	r1, [r7, #8]
 800a042:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800a044:	2300      	movs	r3, #0
 800a046:	75fb      	strb	r3, [r7, #23]

  if (desc != NULL)
 800a048:	68fb      	ldr	r3, [r7, #12]
 800a04a:	2b00      	cmp	r3, #0
 800a04c:	d032      	beq.n	800a0b4 <USBD_GetString+0x7c>
  {
    *len = (uint16_t)USBD_GetLen(desc) * 2U + 2U;
 800a04e:	68f8      	ldr	r0, [r7, #12]
 800a050:	f000 f834 	bl	800a0bc <USBD_GetLen>
 800a054:	4603      	mov	r3, r0
 800a056:	3301      	adds	r3, #1
 800a058:	b29b      	uxth	r3, r3
 800a05a:	005b      	lsls	r3, r3, #1
 800a05c:	b29a      	uxth	r2, r3
 800a05e:	687b      	ldr	r3, [r7, #4]
 800a060:	801a      	strh	r2, [r3, #0]
    unicode[idx++] = *(uint8_t *)(void *)len;
 800a062:	7dfb      	ldrb	r3, [r7, #23]
 800a064:	1c5a      	adds	r2, r3, #1
 800a066:	75fa      	strb	r2, [r7, #23]
 800a068:	461a      	mov	r2, r3
 800a06a:	68bb      	ldr	r3, [r7, #8]
 800a06c:	4413      	add	r3, r2
 800a06e:	687a      	ldr	r2, [r7, #4]
 800a070:	7812      	ldrb	r2, [r2, #0]
 800a072:	701a      	strb	r2, [r3, #0]
    unicode[idx++] = USB_DESC_TYPE_STRING;
 800a074:	7dfb      	ldrb	r3, [r7, #23]
 800a076:	1c5a      	adds	r2, r3, #1
 800a078:	75fa      	strb	r2, [r7, #23]
 800a07a:	461a      	mov	r2, r3
 800a07c:	68bb      	ldr	r3, [r7, #8]
 800a07e:	4413      	add	r3, r2
 800a080:	2203      	movs	r2, #3
 800a082:	701a      	strb	r2, [r3, #0]

    while (*desc != '\0')
 800a084:	e012      	b.n	800a0ac <USBD_GetString+0x74>
    {
      unicode[idx++] = *desc++;
 800a086:	68fb      	ldr	r3, [r7, #12]
 800a088:	1c5a      	adds	r2, r3, #1
 800a08a:	60fa      	str	r2, [r7, #12]
 800a08c:	7dfa      	ldrb	r2, [r7, #23]
 800a08e:	1c51      	adds	r1, r2, #1
 800a090:	75f9      	strb	r1, [r7, #23]
 800a092:	4611      	mov	r1, r2
 800a094:	68ba      	ldr	r2, [r7, #8]
 800a096:	440a      	add	r2, r1
 800a098:	781b      	ldrb	r3, [r3, #0]
 800a09a:	7013      	strb	r3, [r2, #0]
      unicode[idx++] =  0U;
 800a09c:	7dfb      	ldrb	r3, [r7, #23]
 800a09e:	1c5a      	adds	r2, r3, #1
 800a0a0:	75fa      	strb	r2, [r7, #23]
 800a0a2:	461a      	mov	r2, r3
 800a0a4:	68bb      	ldr	r3, [r7, #8]
 800a0a6:	4413      	add	r3, r2
 800a0a8:	2200      	movs	r2, #0
 800a0aa:	701a      	strb	r2, [r3, #0]
    while (*desc != '\0')
 800a0ac:	68fb      	ldr	r3, [r7, #12]
 800a0ae:	781b      	ldrb	r3, [r3, #0]
 800a0b0:	2b00      	cmp	r3, #0
 800a0b2:	d1e8      	bne.n	800a086 <USBD_GetString+0x4e>
    }
  }
}
 800a0b4:	bf00      	nop
 800a0b6:	3718      	adds	r7, #24
 800a0b8:	46bd      	mov	sp, r7
 800a0ba:	bd80      	pop	{r7, pc}

0800a0bc <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800a0bc:	b480      	push	{r7}
 800a0be:	b085      	sub	sp, #20
 800a0c0:	af00      	add	r7, sp, #0
 800a0c2:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800a0c4:	2300      	movs	r3, #0
 800a0c6:	73fb      	strb	r3, [r7, #15]

  while (*buf != '\0')
 800a0c8:	e005      	b.n	800a0d6 <USBD_GetLen+0x1a>
  {
    len++;
 800a0ca:	7bfb      	ldrb	r3, [r7, #15]
 800a0cc:	3301      	adds	r3, #1
 800a0ce:	73fb      	strb	r3, [r7, #15]
    buf++;
 800a0d0:	687b      	ldr	r3, [r7, #4]
 800a0d2:	3301      	adds	r3, #1
 800a0d4:	607b      	str	r3, [r7, #4]
  while (*buf != '\0')
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	781b      	ldrb	r3, [r3, #0]
 800a0da:	2b00      	cmp	r3, #0
 800a0dc:	d1f5      	bne.n	800a0ca <USBD_GetLen+0xe>
  }

  return len;
 800a0de:	7bfb      	ldrb	r3, [r7, #15]
}
 800a0e0:	4618      	mov	r0, r3
 800a0e2:	3714      	adds	r7, #20
 800a0e4:	46bd      	mov	sp, r7
 800a0e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0ea:	4770      	bx	lr

0800a0ec <USBD_CtlSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint16_t len)
{
 800a0ec:	b580      	push	{r7, lr}
 800a0ee:	b084      	sub	sp, #16
 800a0f0:	af00      	add	r7, sp, #0
 800a0f2:	60f8      	str	r0, [r7, #12]
 800a0f4:	60b9      	str	r1, [r7, #8]
 800a0f6:	4613      	mov	r3, r2
 800a0f8:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800a0fa:	68fb      	ldr	r3, [r7, #12]
 800a0fc:	2202      	movs	r2, #2
 800a0fe:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800a102:	88fa      	ldrh	r2, [r7, #6]
 800a104:	68fb      	ldr	r3, [r7, #12]
 800a106:	61da      	str	r2, [r3, #28]
  pdev->ep_in[0].rem_length   = len;
 800a108:	88fa      	ldrh	r2, [r7, #6]
 800a10a:	68fb      	ldr	r3, [r7, #12]
 800a10c:	621a      	str	r2, [r3, #32]

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a10e:	88fb      	ldrh	r3, [r7, #6]
 800a110:	68ba      	ldr	r2, [r7, #8]
 800a112:	2100      	movs	r1, #0
 800a114:	68f8      	ldr	r0, [r7, #12]
 800a116:	f000 fc68 	bl	800a9ea <USBD_LL_Transmit>

  return USBD_OK;
 800a11a:	2300      	movs	r3, #0
}
 800a11c:	4618      	mov	r0, r3
 800a11e:	3710      	adds	r7, #16
 800a120:	46bd      	mov	sp, r7
 800a122:	bd80      	pop	{r7, pc}

0800a124 <USBD_CtlContinueSendData>:
* @param  len: length of data to be sent
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint16_t len)
{
 800a124:	b580      	push	{r7, lr}
 800a126:	b084      	sub	sp, #16
 800a128:	af00      	add	r7, sp, #0
 800a12a:	60f8      	str	r0, [r7, #12]
 800a12c:	60b9      	str	r1, [r7, #8]
 800a12e:	4613      	mov	r3, r2
 800a130:	80fb      	strh	r3, [r7, #6]
  /* Start the next transfer */
  USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a132:	88fb      	ldrh	r3, [r7, #6]
 800a134:	68ba      	ldr	r2, [r7, #8]
 800a136:	2100      	movs	r1, #0
 800a138:	68f8      	ldr	r0, [r7, #12]
 800a13a:	f000 fc56 	bl	800a9ea <USBD_LL_Transmit>

  return USBD_OK;
 800a13e:	2300      	movs	r3, #0
}
 800a140:	4618      	mov	r0, r3
 800a142:	3710      	adds	r7, #16
 800a144:	46bd      	mov	sp, r7
 800a146:	bd80      	pop	{r7, pc}

0800a148 <USBD_CtlPrepareRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint16_t len)
{
 800a148:	b580      	push	{r7, lr}
 800a14a:	b084      	sub	sp, #16
 800a14c:	af00      	add	r7, sp, #0
 800a14e:	60f8      	str	r0, [r7, #12]
 800a150:	60b9      	str	r1, [r7, #8]
 800a152:	4613      	mov	r3, r2
 800a154:	80fb      	strh	r3, [r7, #6]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800a156:	68fb      	ldr	r3, [r7, #12]
 800a158:	2203      	movs	r2, #3
 800a15a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800a15e:	88fa      	ldrh	r2, [r7, #6]
 800a160:	68fb      	ldr	r3, [r7, #12]
 800a162:	f8c3 215c 	str.w	r2, [r3, #348]	@ 0x15c
  pdev->ep_out[0].rem_length   = len;
 800a166:	88fa      	ldrh	r2, [r7, #6]
 800a168:	68fb      	ldr	r3, [r7, #12]
 800a16a:	f8c3 2160 	str.w	r2, [r3, #352]	@ 0x160

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a16e:	88fb      	ldrh	r3, [r7, #6]
 800a170:	68ba      	ldr	r2, [r7, #8]
 800a172:	2100      	movs	r1, #0
 800a174:	68f8      	ldr	r0, [r7, #12]
 800a176:	f000 fc5b 	bl	800aa30 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a17a:	2300      	movs	r3, #0
}
 800a17c:	4618      	mov	r0, r3
 800a17e:	3710      	adds	r7, #16
 800a180:	46bd      	mov	sp, r7
 800a182:	bd80      	pop	{r7, pc}

0800a184 <USBD_CtlContinueRx>:
* @param  len: length of data to be received
* @retval status
*/
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint16_t len)
{
 800a184:	b580      	push	{r7, lr}
 800a186:	b084      	sub	sp, #16
 800a188:	af00      	add	r7, sp, #0
 800a18a:	60f8      	str	r0, [r7, #12]
 800a18c:	60b9      	str	r1, [r7, #8]
 800a18e:	4613      	mov	r3, r2
 800a190:	80fb      	strh	r3, [r7, #6]
  USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a192:	88fb      	ldrh	r3, [r7, #6]
 800a194:	68ba      	ldr	r2, [r7, #8]
 800a196:	2100      	movs	r1, #0
 800a198:	68f8      	ldr	r0, [r7, #12]
 800a19a:	f000 fc49 	bl	800aa30 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a19e:	2300      	movs	r3, #0
}
 800a1a0:	4618      	mov	r0, r3
 800a1a2:	3710      	adds	r7, #16
 800a1a4:	46bd      	mov	sp, r7
 800a1a6:	bd80      	pop	{r7, pc}

0800a1a8 <USBD_CtlSendStatus>:
*         send zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800a1a8:	b580      	push	{r7, lr}
 800a1aa:	b082      	sub	sp, #8
 800a1ac:	af00      	add	r7, sp, #0
 800a1ae:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800a1b0:	687b      	ldr	r3, [r7, #4]
 800a1b2:	2204      	movs	r2, #4
 800a1b4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800a1b8:	2300      	movs	r3, #0
 800a1ba:	2200      	movs	r2, #0
 800a1bc:	2100      	movs	r1, #0
 800a1be:	6878      	ldr	r0, [r7, #4]
 800a1c0:	f000 fc13 	bl	800a9ea <USBD_LL_Transmit>

  return USBD_OK;
 800a1c4:	2300      	movs	r3, #0
}
 800a1c6:	4618      	mov	r0, r3
 800a1c8:	3708      	adds	r7, #8
 800a1ca:	46bd      	mov	sp, r7
 800a1cc:	bd80      	pop	{r7, pc}

0800a1ce <USBD_CtlReceiveStatus>:
*         receive zero lzngth packet on the ctl pipe
* @param  pdev: device instance
* @retval status
*/
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800a1ce:	b580      	push	{r7, lr}
 800a1d0:	b082      	sub	sp, #8
 800a1d2:	af00      	add	r7, sp, #0
 800a1d4:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	2205      	movs	r2, #5
 800a1da:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a1de:	2300      	movs	r3, #0
 800a1e0:	2200      	movs	r2, #0
 800a1e2:	2100      	movs	r1, #0
 800a1e4:	6878      	ldr	r0, [r7, #4]
 800a1e6:	f000 fc23 	bl	800aa30 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a1ea:	2300      	movs	r3, #0
}
 800a1ec:	4618      	mov	r0, r3
 800a1ee:	3708      	adds	r7, #8
 800a1f0:	46bd      	mov	sp, r7
 800a1f2:	bd80      	pop	{r7, pc}

0800a1f4 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800a1f4:	b580      	push	{r7, lr}
 800a1f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800a1f8:	2200      	movs	r2, #0
 800a1fa:	4912      	ldr	r1, [pc, #72]	@ (800a244 <MX_USB_DEVICE_Init+0x50>)
 800a1fc:	4812      	ldr	r0, [pc, #72]	@ (800a248 <MX_USB_DEVICE_Init+0x54>)
 800a1fe:	f7fe ff5b 	bl	80090b8 <USBD_Init>
 800a202:	4603      	mov	r3, r0
 800a204:	2b00      	cmp	r3, #0
 800a206:	d001      	beq.n	800a20c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800a208:	f7f6 f978 	bl	80004fc <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800a20c:	490f      	ldr	r1, [pc, #60]	@ (800a24c <MX_USB_DEVICE_Init+0x58>)
 800a20e:	480e      	ldr	r0, [pc, #56]	@ (800a248 <MX_USB_DEVICE_Init+0x54>)
 800a210:	f7fe ff7d 	bl	800910e <USBD_RegisterClass>
 800a214:	4603      	mov	r3, r0
 800a216:	2b00      	cmp	r3, #0
 800a218:	d001      	beq.n	800a21e <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800a21a:	f7f6 f96f 	bl	80004fc <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800a21e:	490c      	ldr	r1, [pc, #48]	@ (800a250 <MX_USB_DEVICE_Init+0x5c>)
 800a220:	4809      	ldr	r0, [pc, #36]	@ (800a248 <MX_USB_DEVICE_Init+0x54>)
 800a222:	f7fe feab 	bl	8008f7c <USBD_CDC_RegisterInterface>
 800a226:	4603      	mov	r3, r0
 800a228:	2b00      	cmp	r3, #0
 800a22a:	d001      	beq.n	800a230 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800a22c:	f7f6 f966 	bl	80004fc <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800a230:	4805      	ldr	r0, [pc, #20]	@ (800a248 <MX_USB_DEVICE_Init+0x54>)
 800a232:	f7fe ff86 	bl	8009142 <USBD_Start>
 800a236:	4603      	mov	r3, r0
 800a238:	2b00      	cmp	r3, #0
 800a23a:	d001      	beq.n	800a240 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800a23c:	f7f6 f95e 	bl	80004fc <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800a240:	bf00      	nop
 800a242:	bd80      	pop	{r7, pc}
 800a244:	2000012c 	.word	0x2000012c
 800a248:	200003d0 	.word	0x200003d0
 800a24c:	20000018 	.word	0x20000018
 800a250:	2000011c 	.word	0x2000011c

0800a254 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800a254:	b580      	push	{r7, lr}
 800a256:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800a258:	2200      	movs	r2, #0
 800a25a:	4905      	ldr	r1, [pc, #20]	@ (800a270 <CDC_Init_FS+0x1c>)
 800a25c:	4805      	ldr	r0, [pc, #20]	@ (800a274 <CDC_Init_FS+0x20>)
 800a25e:	f7fe fea4 	bl	8008faa <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800a262:	4905      	ldr	r1, [pc, #20]	@ (800a278 <CDC_Init_FS+0x24>)
 800a264:	4803      	ldr	r0, [pc, #12]	@ (800a274 <CDC_Init_FS+0x20>)
 800a266:	f7fe feba 	bl	8008fde <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800a26a:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800a26c:	4618      	mov	r0, r3
 800a26e:	bd80      	pop	{r7, pc}
 800a270:	20000a94 	.word	0x20000a94
 800a274:	200003d0 	.word	0x200003d0
 800a278:	20000694 	.word	0x20000694

0800a27c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800a27c:	b480      	push	{r7}
 800a27e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800a280:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800a282:	4618      	mov	r0, r3
 800a284:	46bd      	mov	sp, r7
 800a286:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a28a:	4770      	bx	lr

0800a28c <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800a28c:	b480      	push	{r7}
 800a28e:	b083      	sub	sp, #12
 800a290:	af00      	add	r7, sp, #0
 800a292:	4603      	mov	r3, r0
 800a294:	6039      	str	r1, [r7, #0]
 800a296:	71fb      	strb	r3, [r7, #7]
 800a298:	4613      	mov	r3, r2
 800a29a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800a29c:	79fb      	ldrb	r3, [r7, #7]
 800a29e:	2b23      	cmp	r3, #35	@ 0x23
 800a2a0:	d84a      	bhi.n	800a338 <CDC_Control_FS+0xac>
 800a2a2:	a201      	add	r2, pc, #4	@ (adr r2, 800a2a8 <CDC_Control_FS+0x1c>)
 800a2a4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a2a8:	0800a339 	.word	0x0800a339
 800a2ac:	0800a339 	.word	0x0800a339
 800a2b0:	0800a339 	.word	0x0800a339
 800a2b4:	0800a339 	.word	0x0800a339
 800a2b8:	0800a339 	.word	0x0800a339
 800a2bc:	0800a339 	.word	0x0800a339
 800a2c0:	0800a339 	.word	0x0800a339
 800a2c4:	0800a339 	.word	0x0800a339
 800a2c8:	0800a339 	.word	0x0800a339
 800a2cc:	0800a339 	.word	0x0800a339
 800a2d0:	0800a339 	.word	0x0800a339
 800a2d4:	0800a339 	.word	0x0800a339
 800a2d8:	0800a339 	.word	0x0800a339
 800a2dc:	0800a339 	.word	0x0800a339
 800a2e0:	0800a339 	.word	0x0800a339
 800a2e4:	0800a339 	.word	0x0800a339
 800a2e8:	0800a339 	.word	0x0800a339
 800a2ec:	0800a339 	.word	0x0800a339
 800a2f0:	0800a339 	.word	0x0800a339
 800a2f4:	0800a339 	.word	0x0800a339
 800a2f8:	0800a339 	.word	0x0800a339
 800a2fc:	0800a339 	.word	0x0800a339
 800a300:	0800a339 	.word	0x0800a339
 800a304:	0800a339 	.word	0x0800a339
 800a308:	0800a339 	.word	0x0800a339
 800a30c:	0800a339 	.word	0x0800a339
 800a310:	0800a339 	.word	0x0800a339
 800a314:	0800a339 	.word	0x0800a339
 800a318:	0800a339 	.word	0x0800a339
 800a31c:	0800a339 	.word	0x0800a339
 800a320:	0800a339 	.word	0x0800a339
 800a324:	0800a339 	.word	0x0800a339
 800a328:	0800a339 	.word	0x0800a339
 800a32c:	0800a339 	.word	0x0800a339
 800a330:	0800a339 	.word	0x0800a339
 800a334:	0800a339 	.word	0x0800a339
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800a338:	bf00      	nop
  }

  return (USBD_OK);
 800a33a:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800a33c:	4618      	mov	r0, r3
 800a33e:	370c      	adds	r7, #12
 800a340:	46bd      	mov	sp, r7
 800a342:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a346:	4770      	bx	lr

0800a348 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800a348:	b580      	push	{r7, lr}
 800a34a:	b082      	sub	sp, #8
 800a34c:	af00      	add	r7, sp, #0
 800a34e:	6078      	str	r0, [r7, #4]
 800a350:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800a352:	6879      	ldr	r1, [r7, #4]
 800a354:	4805      	ldr	r0, [pc, #20]	@ (800a36c <CDC_Receive_FS+0x24>)
 800a356:	f7fe fe42 	bl	8008fde <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800a35a:	4804      	ldr	r0, [pc, #16]	@ (800a36c <CDC_Receive_FS+0x24>)
 800a35c:	f7fe fe82 	bl	8009064 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800a360:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800a362:	4618      	mov	r0, r3
 800a364:	3708      	adds	r7, #8
 800a366:	46bd      	mov	sp, r7
 800a368:	bd80      	pop	{r7, pc}
 800a36a:	bf00      	nop
 800a36c:	200003d0 	.word	0x200003d0

0800a370 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800a370:	b580      	push	{r7, lr}
 800a372:	b084      	sub	sp, #16
 800a374:	af00      	add	r7, sp, #0
 800a376:	6078      	str	r0, [r7, #4]
 800a378:	460b      	mov	r3, r1
 800a37a:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800a37c:	2300      	movs	r3, #0
 800a37e:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800a380:	4b0d      	ldr	r3, [pc, #52]	@ (800a3b8 <CDC_Transmit_FS+0x48>)
 800a382:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800a386:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800a388:	68bb      	ldr	r3, [r7, #8]
 800a38a:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800a38e:	2b00      	cmp	r3, #0
 800a390:	d001      	beq.n	800a396 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800a392:	2301      	movs	r3, #1
 800a394:	e00b      	b.n	800a3ae <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800a396:	887b      	ldrh	r3, [r7, #2]
 800a398:	461a      	mov	r2, r3
 800a39a:	6879      	ldr	r1, [r7, #4]
 800a39c:	4806      	ldr	r0, [pc, #24]	@ (800a3b8 <CDC_Transmit_FS+0x48>)
 800a39e:	f7fe fe04 	bl	8008faa <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800a3a2:	4805      	ldr	r0, [pc, #20]	@ (800a3b8 <CDC_Transmit_FS+0x48>)
 800a3a4:	f7fe fe2f 	bl	8009006 <USBD_CDC_TransmitPacket>
 800a3a8:	4603      	mov	r3, r0
 800a3aa:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800a3ac:	7bfb      	ldrb	r3, [r7, #15]
}
 800a3ae:	4618      	mov	r0, r3
 800a3b0:	3710      	adds	r7, #16
 800a3b2:	46bd      	mov	sp, r7
 800a3b4:	bd80      	pop	{r7, pc}
 800a3b6:	bf00      	nop
 800a3b8:	200003d0 	.word	0x200003d0

0800a3bc <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a3bc:	b480      	push	{r7}
 800a3be:	b083      	sub	sp, #12
 800a3c0:	af00      	add	r7, sp, #0
 800a3c2:	4603      	mov	r3, r0
 800a3c4:	6039      	str	r1, [r7, #0]
 800a3c6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800a3c8:	683b      	ldr	r3, [r7, #0]
 800a3ca:	2212      	movs	r2, #18
 800a3cc:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800a3ce:	4b03      	ldr	r3, [pc, #12]	@ (800a3dc <USBD_FS_DeviceDescriptor+0x20>)
}
 800a3d0:	4618      	mov	r0, r3
 800a3d2:	370c      	adds	r7, #12
 800a3d4:	46bd      	mov	sp, r7
 800a3d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3da:	4770      	bx	lr
 800a3dc:	20000148 	.word	0x20000148

0800a3e0 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a3e0:	b480      	push	{r7}
 800a3e2:	b083      	sub	sp, #12
 800a3e4:	af00      	add	r7, sp, #0
 800a3e6:	4603      	mov	r3, r0
 800a3e8:	6039      	str	r1, [r7, #0]
 800a3ea:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800a3ec:	683b      	ldr	r3, [r7, #0]
 800a3ee:	2204      	movs	r2, #4
 800a3f0:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800a3f2:	4b03      	ldr	r3, [pc, #12]	@ (800a400 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800a3f4:	4618      	mov	r0, r3
 800a3f6:	370c      	adds	r7, #12
 800a3f8:	46bd      	mov	sp, r7
 800a3fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3fe:	4770      	bx	lr
 800a400:	2000015c 	.word	0x2000015c

0800a404 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a404:	b580      	push	{r7, lr}
 800a406:	b082      	sub	sp, #8
 800a408:	af00      	add	r7, sp, #0
 800a40a:	4603      	mov	r3, r0
 800a40c:	6039      	str	r1, [r7, #0]
 800a40e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a410:	79fb      	ldrb	r3, [r7, #7]
 800a412:	2b00      	cmp	r3, #0
 800a414:	d105      	bne.n	800a422 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a416:	683a      	ldr	r2, [r7, #0]
 800a418:	4907      	ldr	r1, [pc, #28]	@ (800a438 <USBD_FS_ProductStrDescriptor+0x34>)
 800a41a:	4808      	ldr	r0, [pc, #32]	@ (800a43c <USBD_FS_ProductStrDescriptor+0x38>)
 800a41c:	f7ff fe0c 	bl	800a038 <USBD_GetString>
 800a420:	e004      	b.n	800a42c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a422:	683a      	ldr	r2, [r7, #0]
 800a424:	4904      	ldr	r1, [pc, #16]	@ (800a438 <USBD_FS_ProductStrDescriptor+0x34>)
 800a426:	4805      	ldr	r0, [pc, #20]	@ (800a43c <USBD_FS_ProductStrDescriptor+0x38>)
 800a428:	f7ff fe06 	bl	800a038 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a42c:	4b02      	ldr	r3, [pc, #8]	@ (800a438 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800a42e:	4618      	mov	r0, r3
 800a430:	3708      	adds	r7, #8
 800a432:	46bd      	mov	sp, r7
 800a434:	bd80      	pop	{r7, pc}
 800a436:	bf00      	nop
 800a438:	20000e94 	.word	0x20000e94
 800a43c:	0800bf00 	.word	0x0800bf00

0800a440 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a440:	b580      	push	{r7, lr}
 800a442:	b082      	sub	sp, #8
 800a444:	af00      	add	r7, sp, #0
 800a446:	4603      	mov	r3, r0
 800a448:	6039      	str	r1, [r7, #0]
 800a44a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800a44c:	683a      	ldr	r2, [r7, #0]
 800a44e:	4904      	ldr	r1, [pc, #16]	@ (800a460 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800a450:	4804      	ldr	r0, [pc, #16]	@ (800a464 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800a452:	f7ff fdf1 	bl	800a038 <USBD_GetString>
  return USBD_StrDesc;
 800a456:	4b02      	ldr	r3, [pc, #8]	@ (800a460 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800a458:	4618      	mov	r0, r3
 800a45a:	3708      	adds	r7, #8
 800a45c:	46bd      	mov	sp, r7
 800a45e:	bd80      	pop	{r7, pc}
 800a460:	20000e94 	.word	0x20000e94
 800a464:	0800bf18 	.word	0x0800bf18

0800a468 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a468:	b580      	push	{r7, lr}
 800a46a:	b082      	sub	sp, #8
 800a46c:	af00      	add	r7, sp, #0
 800a46e:	4603      	mov	r3, r0
 800a470:	6039      	str	r1, [r7, #0]
 800a472:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800a474:	683b      	ldr	r3, [r7, #0]
 800a476:	221a      	movs	r2, #26
 800a478:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800a47a:	f000 f843 	bl	800a504 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800a47e:	4b02      	ldr	r3, [pc, #8]	@ (800a488 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800a480:	4618      	mov	r0, r3
 800a482:	3708      	adds	r7, #8
 800a484:	46bd      	mov	sp, r7
 800a486:	bd80      	pop	{r7, pc}
 800a488:	20000160 	.word	0x20000160

0800a48c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a48c:	b580      	push	{r7, lr}
 800a48e:	b082      	sub	sp, #8
 800a490:	af00      	add	r7, sp, #0
 800a492:	4603      	mov	r3, r0
 800a494:	6039      	str	r1, [r7, #0]
 800a496:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800a498:	79fb      	ldrb	r3, [r7, #7]
 800a49a:	2b00      	cmp	r3, #0
 800a49c:	d105      	bne.n	800a4aa <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a49e:	683a      	ldr	r2, [r7, #0]
 800a4a0:	4907      	ldr	r1, [pc, #28]	@ (800a4c0 <USBD_FS_ConfigStrDescriptor+0x34>)
 800a4a2:	4808      	ldr	r0, [pc, #32]	@ (800a4c4 <USBD_FS_ConfigStrDescriptor+0x38>)
 800a4a4:	f7ff fdc8 	bl	800a038 <USBD_GetString>
 800a4a8:	e004      	b.n	800a4b4 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a4aa:	683a      	ldr	r2, [r7, #0]
 800a4ac:	4904      	ldr	r1, [pc, #16]	@ (800a4c0 <USBD_FS_ConfigStrDescriptor+0x34>)
 800a4ae:	4805      	ldr	r0, [pc, #20]	@ (800a4c4 <USBD_FS_ConfigStrDescriptor+0x38>)
 800a4b0:	f7ff fdc2 	bl	800a038 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a4b4:	4b02      	ldr	r3, [pc, #8]	@ (800a4c0 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800a4b6:	4618      	mov	r0, r3
 800a4b8:	3708      	adds	r7, #8
 800a4ba:	46bd      	mov	sp, r7
 800a4bc:	bd80      	pop	{r7, pc}
 800a4be:	bf00      	nop
 800a4c0:	20000e94 	.word	0x20000e94
 800a4c4:	0800bf2c 	.word	0x0800bf2c

0800a4c8 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a4c8:	b580      	push	{r7, lr}
 800a4ca:	b082      	sub	sp, #8
 800a4cc:	af00      	add	r7, sp, #0
 800a4ce:	4603      	mov	r3, r0
 800a4d0:	6039      	str	r1, [r7, #0]
 800a4d2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a4d4:	79fb      	ldrb	r3, [r7, #7]
 800a4d6:	2b00      	cmp	r3, #0
 800a4d8:	d105      	bne.n	800a4e6 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a4da:	683a      	ldr	r2, [r7, #0]
 800a4dc:	4907      	ldr	r1, [pc, #28]	@ (800a4fc <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a4de:	4808      	ldr	r0, [pc, #32]	@ (800a500 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a4e0:	f7ff fdaa 	bl	800a038 <USBD_GetString>
 800a4e4:	e004      	b.n	800a4f0 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a4e6:	683a      	ldr	r2, [r7, #0]
 800a4e8:	4904      	ldr	r1, [pc, #16]	@ (800a4fc <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a4ea:	4805      	ldr	r0, [pc, #20]	@ (800a500 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a4ec:	f7ff fda4 	bl	800a038 <USBD_GetString>
  }
  return USBD_StrDesc;
 800a4f0:	4b02      	ldr	r3, [pc, #8]	@ (800a4fc <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800a4f2:	4618      	mov	r0, r3
 800a4f4:	3708      	adds	r7, #8
 800a4f6:	46bd      	mov	sp, r7
 800a4f8:	bd80      	pop	{r7, pc}
 800a4fa:	bf00      	nop
 800a4fc:	20000e94 	.word	0x20000e94
 800a500:	0800bf38 	.word	0x0800bf38

0800a504 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800a504:	b580      	push	{r7, lr}
 800a506:	b084      	sub	sp, #16
 800a508:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800a50a:	4b0f      	ldr	r3, [pc, #60]	@ (800a548 <Get_SerialNum+0x44>)
 800a50c:	681b      	ldr	r3, [r3, #0]
 800a50e:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800a510:	4b0e      	ldr	r3, [pc, #56]	@ (800a54c <Get_SerialNum+0x48>)
 800a512:	681b      	ldr	r3, [r3, #0]
 800a514:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800a516:	4b0e      	ldr	r3, [pc, #56]	@ (800a550 <Get_SerialNum+0x4c>)
 800a518:	681b      	ldr	r3, [r3, #0]
 800a51a:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800a51c:	68fa      	ldr	r2, [r7, #12]
 800a51e:	687b      	ldr	r3, [r7, #4]
 800a520:	4413      	add	r3, r2
 800a522:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800a524:	68fb      	ldr	r3, [r7, #12]
 800a526:	2b00      	cmp	r3, #0
 800a528:	d009      	beq.n	800a53e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800a52a:	2208      	movs	r2, #8
 800a52c:	4909      	ldr	r1, [pc, #36]	@ (800a554 <Get_SerialNum+0x50>)
 800a52e:	68f8      	ldr	r0, [r7, #12]
 800a530:	f000 f814 	bl	800a55c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800a534:	2204      	movs	r2, #4
 800a536:	4908      	ldr	r1, [pc, #32]	@ (800a558 <Get_SerialNum+0x54>)
 800a538:	68b8      	ldr	r0, [r7, #8]
 800a53a:	f000 f80f 	bl	800a55c <IntToUnicode>
  }
}
 800a53e:	bf00      	nop
 800a540:	3710      	adds	r7, #16
 800a542:	46bd      	mov	sp, r7
 800a544:	bd80      	pop	{r7, pc}
 800a546:	bf00      	nop
 800a548:	1ffff7ac 	.word	0x1ffff7ac
 800a54c:	1ffff7b0 	.word	0x1ffff7b0
 800a550:	1ffff7b4 	.word	0x1ffff7b4
 800a554:	20000162 	.word	0x20000162
 800a558:	20000172 	.word	0x20000172

0800a55c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800a55c:	b480      	push	{r7}
 800a55e:	b087      	sub	sp, #28
 800a560:	af00      	add	r7, sp, #0
 800a562:	60f8      	str	r0, [r7, #12]
 800a564:	60b9      	str	r1, [r7, #8]
 800a566:	4613      	mov	r3, r2
 800a568:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800a56a:	2300      	movs	r3, #0
 800a56c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800a56e:	2300      	movs	r3, #0
 800a570:	75fb      	strb	r3, [r7, #23]
 800a572:	e027      	b.n	800a5c4 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800a574:	68fb      	ldr	r3, [r7, #12]
 800a576:	0f1b      	lsrs	r3, r3, #28
 800a578:	2b09      	cmp	r3, #9
 800a57a:	d80b      	bhi.n	800a594 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800a57c:	68fb      	ldr	r3, [r7, #12]
 800a57e:	0f1b      	lsrs	r3, r3, #28
 800a580:	b2da      	uxtb	r2, r3
 800a582:	7dfb      	ldrb	r3, [r7, #23]
 800a584:	005b      	lsls	r3, r3, #1
 800a586:	4619      	mov	r1, r3
 800a588:	68bb      	ldr	r3, [r7, #8]
 800a58a:	440b      	add	r3, r1
 800a58c:	3230      	adds	r2, #48	@ 0x30
 800a58e:	b2d2      	uxtb	r2, r2
 800a590:	701a      	strb	r2, [r3, #0]
 800a592:	e00a      	b.n	800a5aa <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800a594:	68fb      	ldr	r3, [r7, #12]
 800a596:	0f1b      	lsrs	r3, r3, #28
 800a598:	b2da      	uxtb	r2, r3
 800a59a:	7dfb      	ldrb	r3, [r7, #23]
 800a59c:	005b      	lsls	r3, r3, #1
 800a59e:	4619      	mov	r1, r3
 800a5a0:	68bb      	ldr	r3, [r7, #8]
 800a5a2:	440b      	add	r3, r1
 800a5a4:	3237      	adds	r2, #55	@ 0x37
 800a5a6:	b2d2      	uxtb	r2, r2
 800a5a8:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800a5aa:	68fb      	ldr	r3, [r7, #12]
 800a5ac:	011b      	lsls	r3, r3, #4
 800a5ae:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800a5b0:	7dfb      	ldrb	r3, [r7, #23]
 800a5b2:	005b      	lsls	r3, r3, #1
 800a5b4:	3301      	adds	r3, #1
 800a5b6:	68ba      	ldr	r2, [r7, #8]
 800a5b8:	4413      	add	r3, r2
 800a5ba:	2200      	movs	r2, #0
 800a5bc:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800a5be:	7dfb      	ldrb	r3, [r7, #23]
 800a5c0:	3301      	adds	r3, #1
 800a5c2:	75fb      	strb	r3, [r7, #23]
 800a5c4:	7dfa      	ldrb	r2, [r7, #23]
 800a5c6:	79fb      	ldrb	r3, [r7, #7]
 800a5c8:	429a      	cmp	r2, r3
 800a5ca:	d3d3      	bcc.n	800a574 <IntToUnicode+0x18>
  }
}
 800a5cc:	bf00      	nop
 800a5ce:	bf00      	nop
 800a5d0:	371c      	adds	r7, #28
 800a5d2:	46bd      	mov	sp, r7
 800a5d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5d8:	4770      	bx	lr
	...

0800a5dc <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800a5dc:	b580      	push	{r7, lr}
 800a5de:	b084      	sub	sp, #16
 800a5e0:	af00      	add	r7, sp, #0
 800a5e2:	6078      	str	r0, [r7, #4]
  if(pcdHandle->Instance==USB)
 800a5e4:	687b      	ldr	r3, [r7, #4]
 800a5e6:	681b      	ldr	r3, [r3, #0]
 800a5e8:	4a0d      	ldr	r2, [pc, #52]	@ (800a620 <HAL_PCD_MspInit+0x44>)
 800a5ea:	4293      	cmp	r3, r2
 800a5ec:	d113      	bne.n	800a616 <HAL_PCD_MspInit+0x3a>
  {
  /* USER CODE BEGIN USB_MspInit 0 */

  /* USER CODE END USB_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 800a5ee:	4b0d      	ldr	r3, [pc, #52]	@ (800a624 <HAL_PCD_MspInit+0x48>)
 800a5f0:	69db      	ldr	r3, [r3, #28]
 800a5f2:	4a0c      	ldr	r2, [pc, #48]	@ (800a624 <HAL_PCD_MspInit+0x48>)
 800a5f4:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 800a5f8:	61d3      	str	r3, [r2, #28]
 800a5fa:	4b0a      	ldr	r3, [pc, #40]	@ (800a624 <HAL_PCD_MspInit+0x48>)
 800a5fc:	69db      	ldr	r3, [r3, #28]
 800a5fe:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a602:	60fb      	str	r3, [r7, #12]
 800a604:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_CAN_RX0_IRQn, 0, 0);
 800a606:	2200      	movs	r2, #0
 800a608:	2100      	movs	r1, #0
 800a60a:	2014      	movs	r0, #20
 800a60c:	f7f6 fd2f 	bl	800106e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_CAN_RX0_IRQn);
 800a610:	2014      	movs	r0, #20
 800a612:	f7f6 fd48 	bl	80010a6 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 800a616:	bf00      	nop
 800a618:	3710      	adds	r7, #16
 800a61a:	46bd      	mov	sp, r7
 800a61c:	bd80      	pop	{r7, pc}
 800a61e:	bf00      	nop
 800a620:	40005c00 	.word	0x40005c00
 800a624:	40021000 	.word	0x40021000

0800a628 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a628:	b580      	push	{r7, lr}
 800a62a:	b082      	sub	sp, #8
 800a62c:	af00      	add	r7, sp, #0
 800a62e:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	f8d3 22d0 	ldr.w	r2, [r3, #720]	@ 0x2d0
 800a636:	687b      	ldr	r3, [r7, #4]
 800a638:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 800a63c:	4619      	mov	r1, r3
 800a63e:	4610      	mov	r0, r2
 800a640:	f7fe fdc8 	bl	80091d4 <USBD_LL_SetupStage>
}
 800a644:	bf00      	nop
 800a646:	3708      	adds	r7, #8
 800a648:	46bd      	mov	sp, r7
 800a64a:	bd80      	pop	{r7, pc}

0800a64c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a64c:	b580      	push	{r7, lr}
 800a64e:	b082      	sub	sp, #8
 800a650:	af00      	add	r7, sp, #0
 800a652:	6078      	str	r0, [r7, #4]
 800a654:	460b      	mov	r3, r1
 800a656:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800a658:	687b      	ldr	r3, [r7, #4]
 800a65a:	f8d3 02d0 	ldr.w	r0, [r3, #720]	@ 0x2d0
 800a65e:	78fa      	ldrb	r2, [r7, #3]
 800a660:	6879      	ldr	r1, [r7, #4]
 800a662:	4613      	mov	r3, r2
 800a664:	009b      	lsls	r3, r3, #2
 800a666:	4413      	add	r3, r2
 800a668:	00db      	lsls	r3, r3, #3
 800a66a:	440b      	add	r3, r1
 800a66c:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 800a670:	681a      	ldr	r2, [r3, #0]
 800a672:	78fb      	ldrb	r3, [r7, #3]
 800a674:	4619      	mov	r1, r3
 800a676:	f7fe fdfa 	bl	800926e <USBD_LL_DataOutStage>
}
 800a67a:	bf00      	nop
 800a67c:	3708      	adds	r7, #8
 800a67e:	46bd      	mov	sp, r7
 800a680:	bd80      	pop	{r7, pc}

0800a682 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a682:	b580      	push	{r7, lr}
 800a684:	b082      	sub	sp, #8
 800a686:	af00      	add	r7, sp, #0
 800a688:	6078      	str	r0, [r7, #4]
 800a68a:	460b      	mov	r3, r1
 800a68c:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800a68e:	687b      	ldr	r3, [r7, #4]
 800a690:	f8d3 02d0 	ldr.w	r0, [r3, #720]	@ 0x2d0
 800a694:	78fa      	ldrb	r2, [r7, #3]
 800a696:	6879      	ldr	r1, [r7, #4]
 800a698:	4613      	mov	r3, r2
 800a69a:	009b      	lsls	r3, r3, #2
 800a69c:	4413      	add	r3, r2
 800a69e:	00db      	lsls	r3, r3, #3
 800a6a0:	440b      	add	r3, r1
 800a6a2:	3324      	adds	r3, #36	@ 0x24
 800a6a4:	681a      	ldr	r2, [r3, #0]
 800a6a6:	78fb      	ldrb	r3, [r7, #3]
 800a6a8:	4619      	mov	r1, r3
 800a6aa:	f7fe fe51 	bl	8009350 <USBD_LL_DataInStage>
}
 800a6ae:	bf00      	nop
 800a6b0:	3708      	adds	r7, #8
 800a6b2:	46bd      	mov	sp, r7
 800a6b4:	bd80      	pop	{r7, pc}

0800a6b6 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a6b6:	b580      	push	{r7, lr}
 800a6b8:	b082      	sub	sp, #8
 800a6ba:	af00      	add	r7, sp, #0
 800a6bc:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800a6be:	687b      	ldr	r3, [r7, #4]
 800a6c0:	f8d3 32d0 	ldr.w	r3, [r3, #720]	@ 0x2d0
 800a6c4:	4618      	mov	r0, r3
 800a6c6:	f7fe ff64 	bl	8009592 <USBD_LL_SOF>
}
 800a6ca:	bf00      	nop
 800a6cc:	3708      	adds	r7, #8
 800a6ce:	46bd      	mov	sp, r7
 800a6d0:	bd80      	pop	{r7, pc}

0800a6d2 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a6d2:	b580      	push	{r7, lr}
 800a6d4:	b084      	sub	sp, #16
 800a6d6:	af00      	add	r7, sp, #0
 800a6d8:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800a6da:	2301      	movs	r3, #1
 800a6dc:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800a6de:	687b      	ldr	r3, [r7, #4]
 800a6e0:	795b      	ldrb	r3, [r3, #5]
 800a6e2:	2b02      	cmp	r3, #2
 800a6e4:	d001      	beq.n	800a6ea <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 800a6e6:	f7f5 ff09 	bl	80004fc <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	f8d3 32d0 	ldr.w	r3, [r3, #720]	@ 0x2d0
 800a6f0:	7bfa      	ldrb	r2, [r7, #15]
 800a6f2:	4611      	mov	r1, r2
 800a6f4:	4618      	mov	r0, r3
 800a6f6:	f7fe ff11 	bl	800951c <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	f8d3 32d0 	ldr.w	r3, [r3, #720]	@ 0x2d0
 800a700:	4618      	mov	r0, r3
 800a702:	f7fe feca 	bl	800949a <USBD_LL_Reset>
}
 800a706:	bf00      	nop
 800a708:	3710      	adds	r7, #16
 800a70a:	46bd      	mov	sp, r7
 800a70c:	bd80      	pop	{r7, pc}
	...

0800a710 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a710:	b580      	push	{r7, lr}
 800a712:	b082      	sub	sp, #8
 800a714:	af00      	add	r7, sp, #0
 800a716:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800a718:	687b      	ldr	r3, [r7, #4]
 800a71a:	f8d3 32d0 	ldr.w	r3, [r3, #720]	@ 0x2d0
 800a71e:	4618      	mov	r0, r3
 800a720:	f7fe ff0c 	bl	800953c <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	7a5b      	ldrb	r3, [r3, #9]
 800a728:	2b00      	cmp	r3, #0
 800a72a:	d005      	beq.n	800a738 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800a72c:	4b04      	ldr	r3, [pc, #16]	@ (800a740 <HAL_PCD_SuspendCallback+0x30>)
 800a72e:	691b      	ldr	r3, [r3, #16]
 800a730:	4a03      	ldr	r2, [pc, #12]	@ (800a740 <HAL_PCD_SuspendCallback+0x30>)
 800a732:	f043 0306 	orr.w	r3, r3, #6
 800a736:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800a738:	bf00      	nop
 800a73a:	3708      	adds	r7, #8
 800a73c:	46bd      	mov	sp, r7
 800a73e:	bd80      	pop	{r7, pc}
 800a740:	e000ed00 	.word	0xe000ed00

0800a744 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a744:	b580      	push	{r7, lr}
 800a746:	b082      	sub	sp, #8
 800a748:	af00      	add	r7, sp, #0
 800a74a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800a74c:	687b      	ldr	r3, [r7, #4]
 800a74e:	f8d3 32d0 	ldr.w	r3, [r3, #720]	@ 0x2d0
 800a752:	4618      	mov	r0, r3
 800a754:	f7fe ff07 	bl	8009566 <USBD_LL_Resume>
}
 800a758:	bf00      	nop
 800a75a:	3708      	adds	r7, #8
 800a75c:	46bd      	mov	sp, r7
 800a75e:	bd80      	pop	{r7, pc}

0800a760 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800a760:	b580      	push	{r7, lr}
 800a762:	b082      	sub	sp, #8
 800a764:	af00      	add	r7, sp, #0
 800a766:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  /* Link the driver to the stack. */
  hpcd_USB_FS.pData = pdev;
 800a768:	4a29      	ldr	r2, [pc, #164]	@ (800a810 <USBD_LL_Init+0xb0>)
 800a76a:	687b      	ldr	r3, [r7, #4]
 800a76c:	f8c2 32d0 	str.w	r3, [r2, #720]	@ 0x2d0
  pdev->pData = &hpcd_USB_FS;
 800a770:	687b      	ldr	r3, [r7, #4]
 800a772:	4a27      	ldr	r2, [pc, #156]	@ (800a810 <USBD_LL_Init+0xb0>)
 800a774:	f8c3 22c0 	str.w	r2, [r3, #704]	@ 0x2c0

  hpcd_USB_FS.Instance = USB;
 800a778:	4b25      	ldr	r3, [pc, #148]	@ (800a810 <USBD_LL_Init+0xb0>)
 800a77a:	4a26      	ldr	r2, [pc, #152]	@ (800a814 <USBD_LL_Init+0xb4>)
 800a77c:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800a77e:	4b24      	ldr	r3, [pc, #144]	@ (800a810 <USBD_LL_Init+0xb0>)
 800a780:	2208      	movs	r2, #8
 800a782:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800a784:	4b22      	ldr	r3, [pc, #136]	@ (800a810 <USBD_LL_Init+0xb0>)
 800a786:	2202      	movs	r2, #2
 800a788:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800a78a:	4b21      	ldr	r3, [pc, #132]	@ (800a810 <USBD_LL_Init+0xb0>)
 800a78c:	2202      	movs	r2, #2
 800a78e:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800a790:	4b1f      	ldr	r3, [pc, #124]	@ (800a810 <USBD_LL_Init+0xb0>)
 800a792:	2200      	movs	r2, #0
 800a794:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 800a796:	4b1e      	ldr	r3, [pc, #120]	@ (800a810 <USBD_LL_Init+0xb0>)
 800a798:	2200      	movs	r2, #0
 800a79a:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800a79c:	4b1c      	ldr	r3, [pc, #112]	@ (800a810 <USBD_LL_Init+0xb0>)
 800a79e:	2200      	movs	r2, #0
 800a7a0:	72da      	strb	r2, [r3, #11]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800a7a2:	481b      	ldr	r0, [pc, #108]	@ (800a810 <USBD_LL_Init+0xb0>)
 800a7a4:	f7f6 fed2 	bl	800154c <HAL_PCD_Init>
 800a7a8:	4603      	mov	r3, r0
 800a7aa:	2b00      	cmp	r3, #0
 800a7ac:	d001      	beq.n	800a7b2 <USBD_LL_Init+0x52>
  {
    Error_Handler( );
 800a7ae:	f7f5 fea5 	bl	80004fc <Error_Handler>
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800a7b8:	2318      	movs	r3, #24
 800a7ba:	2200      	movs	r2, #0
 800a7bc:	2100      	movs	r1, #0
 800a7be:	f7f8 fb35 	bl	8002e2c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800a7c8:	2358      	movs	r3, #88	@ 0x58
 800a7ca:	2200      	movs	r2, #0
 800a7cc:	2180      	movs	r1, #128	@ 0x80
 800a7ce:	f7f8 fb2d 	bl	8002e2c <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_CDC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800a7d8:	23c0      	movs	r3, #192	@ 0xc0
 800a7da:	2200      	movs	r2, #0
 800a7dc:	2181      	movs	r1, #129	@ 0x81
 800a7de:	f7f8 fb25 	bl	8002e2c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800a7e8:	f44f 7388 	mov.w	r3, #272	@ 0x110
 800a7ec:	2200      	movs	r2, #0
 800a7ee:	2101      	movs	r1, #1
 800a7f0:	f7f8 fb1c 	bl	8002e2c <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800a7f4:	687b      	ldr	r3, [r7, #4]
 800a7f6:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800a7fa:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800a7fe:	2200      	movs	r2, #0
 800a800:	2182      	movs	r1, #130	@ 0x82
 800a802:	f7f8 fb13 	bl	8002e2c <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_CDC */
  return USBD_OK;
 800a806:	2300      	movs	r3, #0
}
 800a808:	4618      	mov	r0, r3
 800a80a:	3708      	adds	r7, #8
 800a80c:	46bd      	mov	sp, r7
 800a80e:	bd80      	pop	{r7, pc}
 800a810:	20001094 	.word	0x20001094
 800a814:	40005c00 	.word	0x40005c00

0800a818 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800a818:	b580      	push	{r7, lr}
 800a81a:	b084      	sub	sp, #16
 800a81c:	af00      	add	r7, sp, #0
 800a81e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a820:	2300      	movs	r3, #0
 800a822:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a824:	2300      	movs	r3, #0
 800a826:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800a828:	687b      	ldr	r3, [r7, #4]
 800a82a:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800a82e:	4618      	mov	r0, r3
 800a830:	f7f6 ff53 	bl	80016da <HAL_PCD_Start>
 800a834:	4603      	mov	r3, r0
 800a836:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a838:	7bfb      	ldrb	r3, [r7, #15]
 800a83a:	4618      	mov	r0, r3
 800a83c:	f000 f952 	bl	800aae4 <USBD_Get_USB_Status>
 800a840:	4603      	mov	r3, r0
 800a842:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a844:	7bbb      	ldrb	r3, [r7, #14]
}
 800a846:	4618      	mov	r0, r3
 800a848:	3710      	adds	r7, #16
 800a84a:	46bd      	mov	sp, r7
 800a84c:	bd80      	pop	{r7, pc}

0800a84e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800a84e:	b580      	push	{r7, lr}
 800a850:	b084      	sub	sp, #16
 800a852:	af00      	add	r7, sp, #0
 800a854:	6078      	str	r0, [r7, #4]
 800a856:	4608      	mov	r0, r1
 800a858:	4611      	mov	r1, r2
 800a85a:	461a      	mov	r2, r3
 800a85c:	4603      	mov	r3, r0
 800a85e:	70fb      	strb	r3, [r7, #3]
 800a860:	460b      	mov	r3, r1
 800a862:	70bb      	strb	r3, [r7, #2]
 800a864:	4613      	mov	r3, r2
 800a866:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a868:	2300      	movs	r3, #0
 800a86a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a86c:	2300      	movs	r3, #0
 800a86e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800a876:	78bb      	ldrb	r3, [r7, #2]
 800a878:	883a      	ldrh	r2, [r7, #0]
 800a87a:	78f9      	ldrb	r1, [r7, #3]
 800a87c:	f7f7 f84b 	bl	8001916 <HAL_PCD_EP_Open>
 800a880:	4603      	mov	r3, r0
 800a882:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a884:	7bfb      	ldrb	r3, [r7, #15]
 800a886:	4618      	mov	r0, r3
 800a888:	f000 f92c 	bl	800aae4 <USBD_Get_USB_Status>
 800a88c:	4603      	mov	r3, r0
 800a88e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a890:	7bbb      	ldrb	r3, [r7, #14]
}
 800a892:	4618      	mov	r0, r3
 800a894:	3710      	adds	r7, #16
 800a896:	46bd      	mov	sp, r7
 800a898:	bd80      	pop	{r7, pc}

0800a89a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a89a:	b580      	push	{r7, lr}
 800a89c:	b084      	sub	sp, #16
 800a89e:	af00      	add	r7, sp, #0
 800a8a0:	6078      	str	r0, [r7, #4]
 800a8a2:	460b      	mov	r3, r1
 800a8a4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a8a6:	2300      	movs	r3, #0
 800a8a8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a8aa:	2300      	movs	r3, #0
 800a8ac:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800a8b4:	78fa      	ldrb	r2, [r7, #3]
 800a8b6:	4611      	mov	r1, r2
 800a8b8:	4618      	mov	r0, r3
 800a8ba:	f7f7 f889 	bl	80019d0 <HAL_PCD_EP_Close>
 800a8be:	4603      	mov	r3, r0
 800a8c0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a8c2:	7bfb      	ldrb	r3, [r7, #15]
 800a8c4:	4618      	mov	r0, r3
 800a8c6:	f000 f90d 	bl	800aae4 <USBD_Get_USB_Status>
 800a8ca:	4603      	mov	r3, r0
 800a8cc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a8ce:	7bbb      	ldrb	r3, [r7, #14]
}
 800a8d0:	4618      	mov	r0, r3
 800a8d2:	3710      	adds	r7, #16
 800a8d4:	46bd      	mov	sp, r7
 800a8d6:	bd80      	pop	{r7, pc}

0800a8d8 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a8d8:	b580      	push	{r7, lr}
 800a8da:	b084      	sub	sp, #16
 800a8dc:	af00      	add	r7, sp, #0
 800a8de:	6078      	str	r0, [r7, #4]
 800a8e0:	460b      	mov	r3, r1
 800a8e2:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a8e4:	2300      	movs	r3, #0
 800a8e6:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a8e8:	2300      	movs	r3, #0
 800a8ea:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800a8f2:	78fa      	ldrb	r2, [r7, #3]
 800a8f4:	4611      	mov	r1, r2
 800a8f6:	4618      	mov	r0, r3
 800a8f8:	f7f7 f932 	bl	8001b60 <HAL_PCD_EP_SetStall>
 800a8fc:	4603      	mov	r3, r0
 800a8fe:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a900:	7bfb      	ldrb	r3, [r7, #15]
 800a902:	4618      	mov	r0, r3
 800a904:	f000 f8ee 	bl	800aae4 <USBD_Get_USB_Status>
 800a908:	4603      	mov	r3, r0
 800a90a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a90c:	7bbb      	ldrb	r3, [r7, #14]
}
 800a90e:	4618      	mov	r0, r3
 800a910:	3710      	adds	r7, #16
 800a912:	46bd      	mov	sp, r7
 800a914:	bd80      	pop	{r7, pc}

0800a916 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a916:	b580      	push	{r7, lr}
 800a918:	b084      	sub	sp, #16
 800a91a:	af00      	add	r7, sp, #0
 800a91c:	6078      	str	r0, [r7, #4]
 800a91e:	460b      	mov	r3, r1
 800a920:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a922:	2300      	movs	r3, #0
 800a924:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a926:	2300      	movs	r3, #0
 800a928:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800a930:	78fa      	ldrb	r2, [r7, #3]
 800a932:	4611      	mov	r1, r2
 800a934:	4618      	mov	r0, r3
 800a936:	f7f7 f965 	bl	8001c04 <HAL_PCD_EP_ClrStall>
 800a93a:	4603      	mov	r3, r0
 800a93c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a93e:	7bfb      	ldrb	r3, [r7, #15]
 800a940:	4618      	mov	r0, r3
 800a942:	f000 f8cf 	bl	800aae4 <USBD_Get_USB_Status>
 800a946:	4603      	mov	r3, r0
 800a948:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a94a:	7bbb      	ldrb	r3, [r7, #14]
}
 800a94c:	4618      	mov	r0, r3
 800a94e:	3710      	adds	r7, #16
 800a950:	46bd      	mov	sp, r7
 800a952:	bd80      	pop	{r7, pc}

0800a954 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a954:	b480      	push	{r7}
 800a956:	b085      	sub	sp, #20
 800a958:	af00      	add	r7, sp, #0
 800a95a:	6078      	str	r0, [r7, #4]
 800a95c:	460b      	mov	r3, r1
 800a95e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800a966:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800a968:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800a96c:	2b00      	cmp	r3, #0
 800a96e:	da0b      	bge.n	800a988 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800a970:	78fb      	ldrb	r3, [r7, #3]
 800a972:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a976:	68f9      	ldr	r1, [r7, #12]
 800a978:	4613      	mov	r3, r2
 800a97a:	009b      	lsls	r3, r3, #2
 800a97c:	4413      	add	r3, r2
 800a97e:	00db      	lsls	r3, r3, #3
 800a980:	440b      	add	r3, r1
 800a982:	3312      	adds	r3, #18
 800a984:	781b      	ldrb	r3, [r3, #0]
 800a986:	e00b      	b.n	800a9a0 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800a988:	78fb      	ldrb	r3, [r7, #3]
 800a98a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a98e:	68f9      	ldr	r1, [r7, #12]
 800a990:	4613      	mov	r3, r2
 800a992:	009b      	lsls	r3, r3, #2
 800a994:	4413      	add	r3, r2
 800a996:	00db      	lsls	r3, r3, #3
 800a998:	440b      	add	r3, r1
 800a99a:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 800a99e:	781b      	ldrb	r3, [r3, #0]
  }
}
 800a9a0:	4618      	mov	r0, r3
 800a9a2:	3714      	adds	r7, #20
 800a9a4:	46bd      	mov	sp, r7
 800a9a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9aa:	4770      	bx	lr

0800a9ac <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800a9ac:	b580      	push	{r7, lr}
 800a9ae:	b084      	sub	sp, #16
 800a9b0:	af00      	add	r7, sp, #0
 800a9b2:	6078      	str	r0, [r7, #4]
 800a9b4:	460b      	mov	r3, r1
 800a9b6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a9b8:	2300      	movs	r3, #0
 800a9ba:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a9bc:	2300      	movs	r3, #0
 800a9be:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800a9c0:	687b      	ldr	r3, [r7, #4]
 800a9c2:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800a9c6:	78fa      	ldrb	r2, [r7, #3]
 800a9c8:	4611      	mov	r1, r2
 800a9ca:	4618      	mov	r0, r3
 800a9cc:	f7f6 ff7f 	bl	80018ce <HAL_PCD_SetAddress>
 800a9d0:	4603      	mov	r3, r0
 800a9d2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a9d4:	7bfb      	ldrb	r3, [r7, #15]
 800a9d6:	4618      	mov	r0, r3
 800a9d8:	f000 f884 	bl	800aae4 <USBD_Get_USB_Status>
 800a9dc:	4603      	mov	r3, r0
 800a9de:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a9e0:	7bbb      	ldrb	r3, [r7, #14]
}
 800a9e2:	4618      	mov	r0, r3
 800a9e4:	3710      	adds	r7, #16
 800a9e6:	46bd      	mov	sp, r7
 800a9e8:	bd80      	pop	{r7, pc}

0800a9ea <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800a9ea:	b580      	push	{r7, lr}
 800a9ec:	b086      	sub	sp, #24
 800a9ee:	af00      	add	r7, sp, #0
 800a9f0:	60f8      	str	r0, [r7, #12]
 800a9f2:	607a      	str	r2, [r7, #4]
 800a9f4:	461a      	mov	r2, r3
 800a9f6:	460b      	mov	r3, r1
 800a9f8:	72fb      	strb	r3, [r7, #11]
 800a9fa:	4613      	mov	r3, r2
 800a9fc:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a9fe:	2300      	movs	r3, #0
 800aa00:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aa02:	2300      	movs	r3, #0
 800aa04:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800aa06:	68fb      	ldr	r3, [r7, #12]
 800aa08:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800aa0c:	893b      	ldrh	r3, [r7, #8]
 800aa0e:	7af9      	ldrb	r1, [r7, #11]
 800aa10:	687a      	ldr	r2, [r7, #4]
 800aa12:	f7f7 f86e 	bl	8001af2 <HAL_PCD_EP_Transmit>
 800aa16:	4603      	mov	r3, r0
 800aa18:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800aa1a:	7dfb      	ldrb	r3, [r7, #23]
 800aa1c:	4618      	mov	r0, r3
 800aa1e:	f000 f861 	bl	800aae4 <USBD_Get_USB_Status>
 800aa22:	4603      	mov	r3, r0
 800aa24:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800aa26:	7dbb      	ldrb	r3, [r7, #22]
}
 800aa28:	4618      	mov	r0, r3
 800aa2a:	3718      	adds	r7, #24
 800aa2c:	46bd      	mov	sp, r7
 800aa2e:	bd80      	pop	{r7, pc}

0800aa30 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint16_t size)
{
 800aa30:	b580      	push	{r7, lr}
 800aa32:	b086      	sub	sp, #24
 800aa34:	af00      	add	r7, sp, #0
 800aa36:	60f8      	str	r0, [r7, #12]
 800aa38:	607a      	str	r2, [r7, #4]
 800aa3a:	461a      	mov	r2, r3
 800aa3c:	460b      	mov	r3, r1
 800aa3e:	72fb      	strb	r3, [r7, #11]
 800aa40:	4613      	mov	r3, r2
 800aa42:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aa44:	2300      	movs	r3, #0
 800aa46:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aa48:	2300      	movs	r3, #0
 800aa4a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800aa4c:	68fb      	ldr	r3, [r7, #12]
 800aa4e:	f8d3 02c0 	ldr.w	r0, [r3, #704]	@ 0x2c0
 800aa52:	893b      	ldrh	r3, [r7, #8]
 800aa54:	7af9      	ldrb	r1, [r7, #11]
 800aa56:	687a      	ldr	r2, [r7, #4]
 800aa58:	f7f7 f802 	bl	8001a60 <HAL_PCD_EP_Receive>
 800aa5c:	4603      	mov	r3, r0
 800aa5e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800aa60:	7dfb      	ldrb	r3, [r7, #23]
 800aa62:	4618      	mov	r0, r3
 800aa64:	f000 f83e 	bl	800aae4 <USBD_Get_USB_Status>
 800aa68:	4603      	mov	r3, r0
 800aa6a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800aa6c:	7dbb      	ldrb	r3, [r7, #22]
}
 800aa6e:	4618      	mov	r0, r3
 800aa70:	3718      	adds	r7, #24
 800aa72:	46bd      	mov	sp, r7
 800aa74:	bd80      	pop	{r7, pc}

0800aa76 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800aa76:	b580      	push	{r7, lr}
 800aa78:	b082      	sub	sp, #8
 800aa7a:	af00      	add	r7, sp, #0
 800aa7c:	6078      	str	r0, [r7, #4]
 800aa7e:	460b      	mov	r3, r1
 800aa80:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800aa82:	687b      	ldr	r3, [r7, #4]
 800aa84:	f8d3 32c0 	ldr.w	r3, [r3, #704]	@ 0x2c0
 800aa88:	78fa      	ldrb	r2, [r7, #3]
 800aa8a:	4611      	mov	r1, r2
 800aa8c:	4618      	mov	r0, r3
 800aa8e:	f7f7 f818 	bl	8001ac2 <HAL_PCD_EP_GetRxCount>
 800aa92:	4603      	mov	r3, r0
}
 800aa94:	4618      	mov	r0, r3
 800aa96:	3708      	adds	r7, #8
 800aa98:	46bd      	mov	sp, r7
 800aa9a:	bd80      	pop	{r7, pc}

0800aa9c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800aa9c:	b480      	push	{r7}
 800aa9e:	b083      	sub	sp, #12
 800aaa0:	af00      	add	r7, sp, #0
 800aaa2:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800aaa4:	4b03      	ldr	r3, [pc, #12]	@ (800aab4 <USBD_static_malloc+0x18>)
}
 800aaa6:	4618      	mov	r0, r3
 800aaa8:	370c      	adds	r7, #12
 800aaaa:	46bd      	mov	sp, r7
 800aaac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aab0:	4770      	bx	lr
 800aab2:	bf00      	nop
 800aab4:	20001368 	.word	0x20001368

0800aab8 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800aab8:	b480      	push	{r7}
 800aaba:	b083      	sub	sp, #12
 800aabc:	af00      	add	r7, sp, #0
 800aabe:	6078      	str	r0, [r7, #4]

}
 800aac0:	bf00      	nop
 800aac2:	370c      	adds	r7, #12
 800aac4:	46bd      	mov	sp, r7
 800aac6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaca:	4770      	bx	lr

0800aacc <HAL_PCDEx_SetConnectionState>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
void PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#else
void HAL_PCDEx_SetConnectionState(PCD_HandleTypeDef *hpcd, uint8_t state)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800aacc:	b480      	push	{r7}
 800aace:	b083      	sub	sp, #12
 800aad0:	af00      	add	r7, sp, #0
 800aad2:	6078      	str	r0, [r7, #4]
 800aad4:	460b      	mov	r3, r1
 800aad6:	70fb      	strb	r3, [r7, #3]
  {
    /* Configure High connection state. */

  }
  /* USER CODE END 6 */
}
 800aad8:	bf00      	nop
 800aada:	370c      	adds	r7, #12
 800aadc:	46bd      	mov	sp, r7
 800aade:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aae2:	4770      	bx	lr

0800aae4 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800aae4:	b480      	push	{r7}
 800aae6:	b085      	sub	sp, #20
 800aae8:	af00      	add	r7, sp, #0
 800aaea:	4603      	mov	r3, r0
 800aaec:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aaee:	2300      	movs	r3, #0
 800aaf0:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800aaf2:	79fb      	ldrb	r3, [r7, #7]
 800aaf4:	2b03      	cmp	r3, #3
 800aaf6:	d817      	bhi.n	800ab28 <USBD_Get_USB_Status+0x44>
 800aaf8:	a201      	add	r2, pc, #4	@ (adr r2, 800ab00 <USBD_Get_USB_Status+0x1c>)
 800aafa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aafe:	bf00      	nop
 800ab00:	0800ab11 	.word	0x0800ab11
 800ab04:	0800ab17 	.word	0x0800ab17
 800ab08:	0800ab1d 	.word	0x0800ab1d
 800ab0c:	0800ab23 	.word	0x0800ab23
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800ab10:	2300      	movs	r3, #0
 800ab12:	73fb      	strb	r3, [r7, #15]
    break;
 800ab14:	e00b      	b.n	800ab2e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800ab16:	2302      	movs	r3, #2
 800ab18:	73fb      	strb	r3, [r7, #15]
    break;
 800ab1a:	e008      	b.n	800ab2e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800ab1c:	2301      	movs	r3, #1
 800ab1e:	73fb      	strb	r3, [r7, #15]
    break;
 800ab20:	e005      	b.n	800ab2e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800ab22:	2302      	movs	r3, #2
 800ab24:	73fb      	strb	r3, [r7, #15]
    break;
 800ab26:	e002      	b.n	800ab2e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800ab28:	2302      	movs	r3, #2
 800ab2a:	73fb      	strb	r3, [r7, #15]
    break;
 800ab2c:	bf00      	nop
  }
  return usb_status;
 800ab2e:	7bfb      	ldrb	r3, [r7, #15]
}
 800ab30:	4618      	mov	r0, r3
 800ab32:	3714      	adds	r7, #20
 800ab34:	46bd      	mov	sp, r7
 800ab36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab3a:	4770      	bx	lr

0800ab3c <rand>:
 800ab3c:	4b16      	ldr	r3, [pc, #88]	@ (800ab98 <rand+0x5c>)
 800ab3e:	b510      	push	{r4, lr}
 800ab40:	681c      	ldr	r4, [r3, #0]
 800ab42:	6b23      	ldr	r3, [r4, #48]	@ 0x30
 800ab44:	b9b3      	cbnz	r3, 800ab74 <rand+0x38>
 800ab46:	2018      	movs	r0, #24
 800ab48:	f000 fa56 	bl	800aff8 <malloc>
 800ab4c:	4602      	mov	r2, r0
 800ab4e:	6320      	str	r0, [r4, #48]	@ 0x30
 800ab50:	b920      	cbnz	r0, 800ab5c <rand+0x20>
 800ab52:	4b12      	ldr	r3, [pc, #72]	@ (800ab9c <rand+0x60>)
 800ab54:	4812      	ldr	r0, [pc, #72]	@ (800aba0 <rand+0x64>)
 800ab56:	2152      	movs	r1, #82	@ 0x52
 800ab58:	f000 f9e6 	bl	800af28 <__assert_func>
 800ab5c:	4911      	ldr	r1, [pc, #68]	@ (800aba4 <rand+0x68>)
 800ab5e:	4b12      	ldr	r3, [pc, #72]	@ (800aba8 <rand+0x6c>)
 800ab60:	e9c0 1300 	strd	r1, r3, [r0]
 800ab64:	4b11      	ldr	r3, [pc, #68]	@ (800abac <rand+0x70>)
 800ab66:	6083      	str	r3, [r0, #8]
 800ab68:	230b      	movs	r3, #11
 800ab6a:	8183      	strh	r3, [r0, #12]
 800ab6c:	2100      	movs	r1, #0
 800ab6e:	2001      	movs	r0, #1
 800ab70:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800ab74:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800ab76:	480e      	ldr	r0, [pc, #56]	@ (800abb0 <rand+0x74>)
 800ab78:	690b      	ldr	r3, [r1, #16]
 800ab7a:	694c      	ldr	r4, [r1, #20]
 800ab7c:	4a0d      	ldr	r2, [pc, #52]	@ (800abb4 <rand+0x78>)
 800ab7e:	4358      	muls	r0, r3
 800ab80:	fb02 0004 	mla	r0, r2, r4, r0
 800ab84:	fba3 3202 	umull	r3, r2, r3, r2
 800ab88:	3301      	adds	r3, #1
 800ab8a:	eb40 0002 	adc.w	r0, r0, r2
 800ab8e:	e9c1 3004 	strd	r3, r0, [r1, #16]
 800ab92:	f020 4000 	bic.w	r0, r0, #2147483648	@ 0x80000000
 800ab96:	bd10      	pop	{r4, pc}
 800ab98:	20000188 	.word	0x20000188
 800ab9c:	0800bf80 	.word	0x0800bf80
 800aba0:	0800bf97 	.word	0x0800bf97
 800aba4:	abcd330e 	.word	0xabcd330e
 800aba8:	e66d1234 	.word	0xe66d1234
 800abac:	0005deec 	.word	0x0005deec
 800abb0:	5851f42d 	.word	0x5851f42d
 800abb4:	4c957f2d 	.word	0x4c957f2d

0800abb8 <std>:
 800abb8:	2300      	movs	r3, #0
 800abba:	b510      	push	{r4, lr}
 800abbc:	4604      	mov	r4, r0
 800abbe:	e9c0 3300 	strd	r3, r3, [r0]
 800abc2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800abc6:	6083      	str	r3, [r0, #8]
 800abc8:	8181      	strh	r1, [r0, #12]
 800abca:	6643      	str	r3, [r0, #100]	@ 0x64
 800abcc:	81c2      	strh	r2, [r0, #14]
 800abce:	6183      	str	r3, [r0, #24]
 800abd0:	4619      	mov	r1, r3
 800abd2:	2208      	movs	r2, #8
 800abd4:	305c      	adds	r0, #92	@ 0x5c
 800abd6:	f000 f92a 	bl	800ae2e <memset>
 800abda:	4b0d      	ldr	r3, [pc, #52]	@ (800ac10 <std+0x58>)
 800abdc:	6263      	str	r3, [r4, #36]	@ 0x24
 800abde:	4b0d      	ldr	r3, [pc, #52]	@ (800ac14 <std+0x5c>)
 800abe0:	62a3      	str	r3, [r4, #40]	@ 0x28
 800abe2:	4b0d      	ldr	r3, [pc, #52]	@ (800ac18 <std+0x60>)
 800abe4:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800abe6:	4b0d      	ldr	r3, [pc, #52]	@ (800ac1c <std+0x64>)
 800abe8:	6323      	str	r3, [r4, #48]	@ 0x30
 800abea:	4b0d      	ldr	r3, [pc, #52]	@ (800ac20 <std+0x68>)
 800abec:	6224      	str	r4, [r4, #32]
 800abee:	429c      	cmp	r4, r3
 800abf0:	d006      	beq.n	800ac00 <std+0x48>
 800abf2:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800abf6:	4294      	cmp	r4, r2
 800abf8:	d002      	beq.n	800ac00 <std+0x48>
 800abfa:	33d0      	adds	r3, #208	@ 0xd0
 800abfc:	429c      	cmp	r4, r3
 800abfe:	d105      	bne.n	800ac0c <std+0x54>
 800ac00:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800ac04:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ac08:	f000 b98a 	b.w	800af20 <__retarget_lock_init_recursive>
 800ac0c:	bd10      	pop	{r4, pc}
 800ac0e:	bf00      	nop
 800ac10:	0800ada9 	.word	0x0800ada9
 800ac14:	0800adcb 	.word	0x0800adcb
 800ac18:	0800ae03 	.word	0x0800ae03
 800ac1c:	0800ae27 	.word	0x0800ae27
 800ac20:	20001588 	.word	0x20001588

0800ac24 <stdio_exit_handler>:
 800ac24:	4a02      	ldr	r2, [pc, #8]	@ (800ac30 <stdio_exit_handler+0xc>)
 800ac26:	4903      	ldr	r1, [pc, #12]	@ (800ac34 <stdio_exit_handler+0x10>)
 800ac28:	4803      	ldr	r0, [pc, #12]	@ (800ac38 <stdio_exit_handler+0x14>)
 800ac2a:	f000 b869 	b.w	800ad00 <_fwalk_sglue>
 800ac2e:	bf00      	nop
 800ac30:	2000017c 	.word	0x2000017c
 800ac34:	0800b835 	.word	0x0800b835
 800ac38:	2000018c 	.word	0x2000018c

0800ac3c <cleanup_stdio>:
 800ac3c:	6841      	ldr	r1, [r0, #4]
 800ac3e:	4b0c      	ldr	r3, [pc, #48]	@ (800ac70 <cleanup_stdio+0x34>)
 800ac40:	4299      	cmp	r1, r3
 800ac42:	b510      	push	{r4, lr}
 800ac44:	4604      	mov	r4, r0
 800ac46:	d001      	beq.n	800ac4c <cleanup_stdio+0x10>
 800ac48:	f000 fdf4 	bl	800b834 <_fflush_r>
 800ac4c:	68a1      	ldr	r1, [r4, #8]
 800ac4e:	4b09      	ldr	r3, [pc, #36]	@ (800ac74 <cleanup_stdio+0x38>)
 800ac50:	4299      	cmp	r1, r3
 800ac52:	d002      	beq.n	800ac5a <cleanup_stdio+0x1e>
 800ac54:	4620      	mov	r0, r4
 800ac56:	f000 fded 	bl	800b834 <_fflush_r>
 800ac5a:	68e1      	ldr	r1, [r4, #12]
 800ac5c:	4b06      	ldr	r3, [pc, #24]	@ (800ac78 <cleanup_stdio+0x3c>)
 800ac5e:	4299      	cmp	r1, r3
 800ac60:	d004      	beq.n	800ac6c <cleanup_stdio+0x30>
 800ac62:	4620      	mov	r0, r4
 800ac64:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ac68:	f000 bde4 	b.w	800b834 <_fflush_r>
 800ac6c:	bd10      	pop	{r4, pc}
 800ac6e:	bf00      	nop
 800ac70:	20001588 	.word	0x20001588
 800ac74:	200015f0 	.word	0x200015f0
 800ac78:	20001658 	.word	0x20001658

0800ac7c <global_stdio_init.part.0>:
 800ac7c:	b510      	push	{r4, lr}
 800ac7e:	4b0b      	ldr	r3, [pc, #44]	@ (800acac <global_stdio_init.part.0+0x30>)
 800ac80:	4c0b      	ldr	r4, [pc, #44]	@ (800acb0 <global_stdio_init.part.0+0x34>)
 800ac82:	4a0c      	ldr	r2, [pc, #48]	@ (800acb4 <global_stdio_init.part.0+0x38>)
 800ac84:	601a      	str	r2, [r3, #0]
 800ac86:	4620      	mov	r0, r4
 800ac88:	2200      	movs	r2, #0
 800ac8a:	2104      	movs	r1, #4
 800ac8c:	f7ff ff94 	bl	800abb8 <std>
 800ac90:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800ac94:	2201      	movs	r2, #1
 800ac96:	2109      	movs	r1, #9
 800ac98:	f7ff ff8e 	bl	800abb8 <std>
 800ac9c:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800aca0:	2202      	movs	r2, #2
 800aca2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800aca6:	2112      	movs	r1, #18
 800aca8:	f7ff bf86 	b.w	800abb8 <std>
 800acac:	200016c0 	.word	0x200016c0
 800acb0:	20001588 	.word	0x20001588
 800acb4:	0800ac25 	.word	0x0800ac25

0800acb8 <__sfp_lock_acquire>:
 800acb8:	4801      	ldr	r0, [pc, #4]	@ (800acc0 <__sfp_lock_acquire+0x8>)
 800acba:	f000 b932 	b.w	800af22 <__retarget_lock_acquire_recursive>
 800acbe:	bf00      	nop
 800acc0:	200016c9 	.word	0x200016c9

0800acc4 <__sfp_lock_release>:
 800acc4:	4801      	ldr	r0, [pc, #4]	@ (800accc <__sfp_lock_release+0x8>)
 800acc6:	f000 b92d 	b.w	800af24 <__retarget_lock_release_recursive>
 800acca:	bf00      	nop
 800accc:	200016c9 	.word	0x200016c9

0800acd0 <__sinit>:
 800acd0:	b510      	push	{r4, lr}
 800acd2:	4604      	mov	r4, r0
 800acd4:	f7ff fff0 	bl	800acb8 <__sfp_lock_acquire>
 800acd8:	6a23      	ldr	r3, [r4, #32]
 800acda:	b11b      	cbz	r3, 800ace4 <__sinit+0x14>
 800acdc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ace0:	f7ff bff0 	b.w	800acc4 <__sfp_lock_release>
 800ace4:	4b04      	ldr	r3, [pc, #16]	@ (800acf8 <__sinit+0x28>)
 800ace6:	6223      	str	r3, [r4, #32]
 800ace8:	4b04      	ldr	r3, [pc, #16]	@ (800acfc <__sinit+0x2c>)
 800acea:	681b      	ldr	r3, [r3, #0]
 800acec:	2b00      	cmp	r3, #0
 800acee:	d1f5      	bne.n	800acdc <__sinit+0xc>
 800acf0:	f7ff ffc4 	bl	800ac7c <global_stdio_init.part.0>
 800acf4:	e7f2      	b.n	800acdc <__sinit+0xc>
 800acf6:	bf00      	nop
 800acf8:	0800ac3d 	.word	0x0800ac3d
 800acfc:	200016c0 	.word	0x200016c0

0800ad00 <_fwalk_sglue>:
 800ad00:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ad04:	4607      	mov	r7, r0
 800ad06:	4688      	mov	r8, r1
 800ad08:	4614      	mov	r4, r2
 800ad0a:	2600      	movs	r6, #0
 800ad0c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ad10:	f1b9 0901 	subs.w	r9, r9, #1
 800ad14:	d505      	bpl.n	800ad22 <_fwalk_sglue+0x22>
 800ad16:	6824      	ldr	r4, [r4, #0]
 800ad18:	2c00      	cmp	r4, #0
 800ad1a:	d1f7      	bne.n	800ad0c <_fwalk_sglue+0xc>
 800ad1c:	4630      	mov	r0, r6
 800ad1e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ad22:	89ab      	ldrh	r3, [r5, #12]
 800ad24:	2b01      	cmp	r3, #1
 800ad26:	d907      	bls.n	800ad38 <_fwalk_sglue+0x38>
 800ad28:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ad2c:	3301      	adds	r3, #1
 800ad2e:	d003      	beq.n	800ad38 <_fwalk_sglue+0x38>
 800ad30:	4629      	mov	r1, r5
 800ad32:	4638      	mov	r0, r7
 800ad34:	47c0      	blx	r8
 800ad36:	4306      	orrs	r6, r0
 800ad38:	3568      	adds	r5, #104	@ 0x68
 800ad3a:	e7e9      	b.n	800ad10 <_fwalk_sglue+0x10>

0800ad3c <sniprintf>:
 800ad3c:	b40c      	push	{r2, r3}
 800ad3e:	b530      	push	{r4, r5, lr}
 800ad40:	4b18      	ldr	r3, [pc, #96]	@ (800ada4 <sniprintf+0x68>)
 800ad42:	1e0c      	subs	r4, r1, #0
 800ad44:	681d      	ldr	r5, [r3, #0]
 800ad46:	b09d      	sub	sp, #116	@ 0x74
 800ad48:	da08      	bge.n	800ad5c <sniprintf+0x20>
 800ad4a:	238b      	movs	r3, #139	@ 0x8b
 800ad4c:	602b      	str	r3, [r5, #0]
 800ad4e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ad52:	b01d      	add	sp, #116	@ 0x74
 800ad54:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800ad58:	b002      	add	sp, #8
 800ad5a:	4770      	bx	lr
 800ad5c:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800ad60:	f8ad 3014 	strh.w	r3, [sp, #20]
 800ad64:	f04f 0300 	mov.w	r3, #0
 800ad68:	931b      	str	r3, [sp, #108]	@ 0x6c
 800ad6a:	bf14      	ite	ne
 800ad6c:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800ad70:	4623      	moveq	r3, r4
 800ad72:	9304      	str	r3, [sp, #16]
 800ad74:	9307      	str	r3, [sp, #28]
 800ad76:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800ad7a:	9002      	str	r0, [sp, #8]
 800ad7c:	9006      	str	r0, [sp, #24]
 800ad7e:	f8ad 3016 	strh.w	r3, [sp, #22]
 800ad82:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800ad84:	ab21      	add	r3, sp, #132	@ 0x84
 800ad86:	a902      	add	r1, sp, #8
 800ad88:	4628      	mov	r0, r5
 800ad8a:	9301      	str	r3, [sp, #4]
 800ad8c:	f000 fa46 	bl	800b21c <_svfiprintf_r>
 800ad90:	1c43      	adds	r3, r0, #1
 800ad92:	bfbc      	itt	lt
 800ad94:	238b      	movlt	r3, #139	@ 0x8b
 800ad96:	602b      	strlt	r3, [r5, #0]
 800ad98:	2c00      	cmp	r4, #0
 800ad9a:	d0da      	beq.n	800ad52 <sniprintf+0x16>
 800ad9c:	9b02      	ldr	r3, [sp, #8]
 800ad9e:	2200      	movs	r2, #0
 800ada0:	701a      	strb	r2, [r3, #0]
 800ada2:	e7d6      	b.n	800ad52 <sniprintf+0x16>
 800ada4:	20000188 	.word	0x20000188

0800ada8 <__sread>:
 800ada8:	b510      	push	{r4, lr}
 800adaa:	460c      	mov	r4, r1
 800adac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800adb0:	f000 f868 	bl	800ae84 <_read_r>
 800adb4:	2800      	cmp	r0, #0
 800adb6:	bfab      	itete	ge
 800adb8:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800adba:	89a3      	ldrhlt	r3, [r4, #12]
 800adbc:	181b      	addge	r3, r3, r0
 800adbe:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800adc2:	bfac      	ite	ge
 800adc4:	6563      	strge	r3, [r4, #84]	@ 0x54
 800adc6:	81a3      	strhlt	r3, [r4, #12]
 800adc8:	bd10      	pop	{r4, pc}

0800adca <__swrite>:
 800adca:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800adce:	461f      	mov	r7, r3
 800add0:	898b      	ldrh	r3, [r1, #12]
 800add2:	05db      	lsls	r3, r3, #23
 800add4:	4605      	mov	r5, r0
 800add6:	460c      	mov	r4, r1
 800add8:	4616      	mov	r6, r2
 800adda:	d505      	bpl.n	800ade8 <__swrite+0x1e>
 800addc:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ade0:	2302      	movs	r3, #2
 800ade2:	2200      	movs	r2, #0
 800ade4:	f000 f83c 	bl	800ae60 <_lseek_r>
 800ade8:	89a3      	ldrh	r3, [r4, #12]
 800adea:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800adee:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800adf2:	81a3      	strh	r3, [r4, #12]
 800adf4:	4632      	mov	r2, r6
 800adf6:	463b      	mov	r3, r7
 800adf8:	4628      	mov	r0, r5
 800adfa:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800adfe:	f000 b853 	b.w	800aea8 <_write_r>

0800ae02 <__sseek>:
 800ae02:	b510      	push	{r4, lr}
 800ae04:	460c      	mov	r4, r1
 800ae06:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ae0a:	f000 f829 	bl	800ae60 <_lseek_r>
 800ae0e:	1c43      	adds	r3, r0, #1
 800ae10:	89a3      	ldrh	r3, [r4, #12]
 800ae12:	bf15      	itete	ne
 800ae14:	6560      	strne	r0, [r4, #84]	@ 0x54
 800ae16:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800ae1a:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800ae1e:	81a3      	strheq	r3, [r4, #12]
 800ae20:	bf18      	it	ne
 800ae22:	81a3      	strhne	r3, [r4, #12]
 800ae24:	bd10      	pop	{r4, pc}

0800ae26 <__sclose>:
 800ae26:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800ae2a:	f000 b809 	b.w	800ae40 <_close_r>

0800ae2e <memset>:
 800ae2e:	4402      	add	r2, r0
 800ae30:	4603      	mov	r3, r0
 800ae32:	4293      	cmp	r3, r2
 800ae34:	d100      	bne.n	800ae38 <memset+0xa>
 800ae36:	4770      	bx	lr
 800ae38:	f803 1b01 	strb.w	r1, [r3], #1
 800ae3c:	e7f9      	b.n	800ae32 <memset+0x4>
	...

0800ae40 <_close_r>:
 800ae40:	b538      	push	{r3, r4, r5, lr}
 800ae42:	4d06      	ldr	r5, [pc, #24]	@ (800ae5c <_close_r+0x1c>)
 800ae44:	2300      	movs	r3, #0
 800ae46:	4604      	mov	r4, r0
 800ae48:	4608      	mov	r0, r1
 800ae4a:	602b      	str	r3, [r5, #0]
 800ae4c:	f7f5 fca2 	bl	8000794 <_close>
 800ae50:	1c43      	adds	r3, r0, #1
 800ae52:	d102      	bne.n	800ae5a <_close_r+0x1a>
 800ae54:	682b      	ldr	r3, [r5, #0]
 800ae56:	b103      	cbz	r3, 800ae5a <_close_r+0x1a>
 800ae58:	6023      	str	r3, [r4, #0]
 800ae5a:	bd38      	pop	{r3, r4, r5, pc}
 800ae5c:	200016c4 	.word	0x200016c4

0800ae60 <_lseek_r>:
 800ae60:	b538      	push	{r3, r4, r5, lr}
 800ae62:	4d07      	ldr	r5, [pc, #28]	@ (800ae80 <_lseek_r+0x20>)
 800ae64:	4604      	mov	r4, r0
 800ae66:	4608      	mov	r0, r1
 800ae68:	4611      	mov	r1, r2
 800ae6a:	2200      	movs	r2, #0
 800ae6c:	602a      	str	r2, [r5, #0]
 800ae6e:	461a      	mov	r2, r3
 800ae70:	f7f5 fcb7 	bl	80007e2 <_lseek>
 800ae74:	1c43      	adds	r3, r0, #1
 800ae76:	d102      	bne.n	800ae7e <_lseek_r+0x1e>
 800ae78:	682b      	ldr	r3, [r5, #0]
 800ae7a:	b103      	cbz	r3, 800ae7e <_lseek_r+0x1e>
 800ae7c:	6023      	str	r3, [r4, #0]
 800ae7e:	bd38      	pop	{r3, r4, r5, pc}
 800ae80:	200016c4 	.word	0x200016c4

0800ae84 <_read_r>:
 800ae84:	b538      	push	{r3, r4, r5, lr}
 800ae86:	4d07      	ldr	r5, [pc, #28]	@ (800aea4 <_read_r+0x20>)
 800ae88:	4604      	mov	r4, r0
 800ae8a:	4608      	mov	r0, r1
 800ae8c:	4611      	mov	r1, r2
 800ae8e:	2200      	movs	r2, #0
 800ae90:	602a      	str	r2, [r5, #0]
 800ae92:	461a      	mov	r2, r3
 800ae94:	f7f5 fc45 	bl	8000722 <_read>
 800ae98:	1c43      	adds	r3, r0, #1
 800ae9a:	d102      	bne.n	800aea2 <_read_r+0x1e>
 800ae9c:	682b      	ldr	r3, [r5, #0]
 800ae9e:	b103      	cbz	r3, 800aea2 <_read_r+0x1e>
 800aea0:	6023      	str	r3, [r4, #0]
 800aea2:	bd38      	pop	{r3, r4, r5, pc}
 800aea4:	200016c4 	.word	0x200016c4

0800aea8 <_write_r>:
 800aea8:	b538      	push	{r3, r4, r5, lr}
 800aeaa:	4d07      	ldr	r5, [pc, #28]	@ (800aec8 <_write_r+0x20>)
 800aeac:	4604      	mov	r4, r0
 800aeae:	4608      	mov	r0, r1
 800aeb0:	4611      	mov	r1, r2
 800aeb2:	2200      	movs	r2, #0
 800aeb4:	602a      	str	r2, [r5, #0]
 800aeb6:	461a      	mov	r2, r3
 800aeb8:	f7f5 fc50 	bl	800075c <_write>
 800aebc:	1c43      	adds	r3, r0, #1
 800aebe:	d102      	bne.n	800aec6 <_write_r+0x1e>
 800aec0:	682b      	ldr	r3, [r5, #0]
 800aec2:	b103      	cbz	r3, 800aec6 <_write_r+0x1e>
 800aec4:	6023      	str	r3, [r4, #0]
 800aec6:	bd38      	pop	{r3, r4, r5, pc}
 800aec8:	200016c4 	.word	0x200016c4

0800aecc <__errno>:
 800aecc:	4b01      	ldr	r3, [pc, #4]	@ (800aed4 <__errno+0x8>)
 800aece:	6818      	ldr	r0, [r3, #0]
 800aed0:	4770      	bx	lr
 800aed2:	bf00      	nop
 800aed4:	20000188 	.word	0x20000188

0800aed8 <__libc_init_array>:
 800aed8:	b570      	push	{r4, r5, r6, lr}
 800aeda:	4d0d      	ldr	r5, [pc, #52]	@ (800af10 <__libc_init_array+0x38>)
 800aedc:	4c0d      	ldr	r4, [pc, #52]	@ (800af14 <__libc_init_array+0x3c>)
 800aede:	1b64      	subs	r4, r4, r5
 800aee0:	10a4      	asrs	r4, r4, #2
 800aee2:	2600      	movs	r6, #0
 800aee4:	42a6      	cmp	r6, r4
 800aee6:	d109      	bne.n	800aefc <__libc_init_array+0x24>
 800aee8:	4d0b      	ldr	r5, [pc, #44]	@ (800af18 <__libc_init_array+0x40>)
 800aeea:	4c0c      	ldr	r4, [pc, #48]	@ (800af1c <__libc_init_array+0x44>)
 800aeec:	f000 ffee 	bl	800becc <_init>
 800aef0:	1b64      	subs	r4, r4, r5
 800aef2:	10a4      	asrs	r4, r4, #2
 800aef4:	2600      	movs	r6, #0
 800aef6:	42a6      	cmp	r6, r4
 800aef8:	d105      	bne.n	800af06 <__libc_init_array+0x2e>
 800aefa:	bd70      	pop	{r4, r5, r6, pc}
 800aefc:	f855 3b04 	ldr.w	r3, [r5], #4
 800af00:	4798      	blx	r3
 800af02:	3601      	adds	r6, #1
 800af04:	e7ee      	b.n	800aee4 <__libc_init_array+0xc>
 800af06:	f855 3b04 	ldr.w	r3, [r5], #4
 800af0a:	4798      	blx	r3
 800af0c:	3601      	adds	r6, #1
 800af0e:	e7f2      	b.n	800aef6 <__libc_init_array+0x1e>
 800af10:	0800c068 	.word	0x0800c068
 800af14:	0800c068 	.word	0x0800c068
 800af18:	0800c068 	.word	0x0800c068
 800af1c:	0800c06c 	.word	0x0800c06c

0800af20 <__retarget_lock_init_recursive>:
 800af20:	4770      	bx	lr

0800af22 <__retarget_lock_acquire_recursive>:
 800af22:	4770      	bx	lr

0800af24 <__retarget_lock_release_recursive>:
 800af24:	4770      	bx	lr
	...

0800af28 <__assert_func>:
 800af28:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800af2a:	4614      	mov	r4, r2
 800af2c:	461a      	mov	r2, r3
 800af2e:	4b09      	ldr	r3, [pc, #36]	@ (800af54 <__assert_func+0x2c>)
 800af30:	681b      	ldr	r3, [r3, #0]
 800af32:	4605      	mov	r5, r0
 800af34:	68d8      	ldr	r0, [r3, #12]
 800af36:	b14c      	cbz	r4, 800af4c <__assert_func+0x24>
 800af38:	4b07      	ldr	r3, [pc, #28]	@ (800af58 <__assert_func+0x30>)
 800af3a:	9100      	str	r1, [sp, #0]
 800af3c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800af40:	4906      	ldr	r1, [pc, #24]	@ (800af5c <__assert_func+0x34>)
 800af42:	462b      	mov	r3, r5
 800af44:	f000 fc9e 	bl	800b884 <fiprintf>
 800af48:	f000 fce6 	bl	800b918 <abort>
 800af4c:	4b04      	ldr	r3, [pc, #16]	@ (800af60 <__assert_func+0x38>)
 800af4e:	461c      	mov	r4, r3
 800af50:	e7f3      	b.n	800af3a <__assert_func+0x12>
 800af52:	bf00      	nop
 800af54:	20000188 	.word	0x20000188
 800af58:	0800bfef 	.word	0x0800bfef
 800af5c:	0800bffc 	.word	0x0800bffc
 800af60:	0800c02a 	.word	0x0800c02a

0800af64 <_free_r>:
 800af64:	b538      	push	{r3, r4, r5, lr}
 800af66:	4605      	mov	r5, r0
 800af68:	2900      	cmp	r1, #0
 800af6a:	d041      	beq.n	800aff0 <_free_r+0x8c>
 800af6c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800af70:	1f0c      	subs	r4, r1, #4
 800af72:	2b00      	cmp	r3, #0
 800af74:	bfb8      	it	lt
 800af76:	18e4      	addlt	r4, r4, r3
 800af78:	f000 f8e8 	bl	800b14c <__malloc_lock>
 800af7c:	4a1d      	ldr	r2, [pc, #116]	@ (800aff4 <_free_r+0x90>)
 800af7e:	6813      	ldr	r3, [r2, #0]
 800af80:	b933      	cbnz	r3, 800af90 <_free_r+0x2c>
 800af82:	6063      	str	r3, [r4, #4]
 800af84:	6014      	str	r4, [r2, #0]
 800af86:	4628      	mov	r0, r5
 800af88:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800af8c:	f000 b8e4 	b.w	800b158 <__malloc_unlock>
 800af90:	42a3      	cmp	r3, r4
 800af92:	d908      	bls.n	800afa6 <_free_r+0x42>
 800af94:	6820      	ldr	r0, [r4, #0]
 800af96:	1821      	adds	r1, r4, r0
 800af98:	428b      	cmp	r3, r1
 800af9a:	bf01      	itttt	eq
 800af9c:	6819      	ldreq	r1, [r3, #0]
 800af9e:	685b      	ldreq	r3, [r3, #4]
 800afa0:	1809      	addeq	r1, r1, r0
 800afa2:	6021      	streq	r1, [r4, #0]
 800afa4:	e7ed      	b.n	800af82 <_free_r+0x1e>
 800afa6:	461a      	mov	r2, r3
 800afa8:	685b      	ldr	r3, [r3, #4]
 800afaa:	b10b      	cbz	r3, 800afb0 <_free_r+0x4c>
 800afac:	42a3      	cmp	r3, r4
 800afae:	d9fa      	bls.n	800afa6 <_free_r+0x42>
 800afb0:	6811      	ldr	r1, [r2, #0]
 800afb2:	1850      	adds	r0, r2, r1
 800afb4:	42a0      	cmp	r0, r4
 800afb6:	d10b      	bne.n	800afd0 <_free_r+0x6c>
 800afb8:	6820      	ldr	r0, [r4, #0]
 800afba:	4401      	add	r1, r0
 800afbc:	1850      	adds	r0, r2, r1
 800afbe:	4283      	cmp	r3, r0
 800afc0:	6011      	str	r1, [r2, #0]
 800afc2:	d1e0      	bne.n	800af86 <_free_r+0x22>
 800afc4:	6818      	ldr	r0, [r3, #0]
 800afc6:	685b      	ldr	r3, [r3, #4]
 800afc8:	6053      	str	r3, [r2, #4]
 800afca:	4408      	add	r0, r1
 800afcc:	6010      	str	r0, [r2, #0]
 800afce:	e7da      	b.n	800af86 <_free_r+0x22>
 800afd0:	d902      	bls.n	800afd8 <_free_r+0x74>
 800afd2:	230c      	movs	r3, #12
 800afd4:	602b      	str	r3, [r5, #0]
 800afd6:	e7d6      	b.n	800af86 <_free_r+0x22>
 800afd8:	6820      	ldr	r0, [r4, #0]
 800afda:	1821      	adds	r1, r4, r0
 800afdc:	428b      	cmp	r3, r1
 800afde:	bf04      	itt	eq
 800afe0:	6819      	ldreq	r1, [r3, #0]
 800afe2:	685b      	ldreq	r3, [r3, #4]
 800afe4:	6063      	str	r3, [r4, #4]
 800afe6:	bf04      	itt	eq
 800afe8:	1809      	addeq	r1, r1, r0
 800afea:	6021      	streq	r1, [r4, #0]
 800afec:	6054      	str	r4, [r2, #4]
 800afee:	e7ca      	b.n	800af86 <_free_r+0x22>
 800aff0:	bd38      	pop	{r3, r4, r5, pc}
 800aff2:	bf00      	nop
 800aff4:	200016d0 	.word	0x200016d0

0800aff8 <malloc>:
 800aff8:	4b02      	ldr	r3, [pc, #8]	@ (800b004 <malloc+0xc>)
 800affa:	4601      	mov	r1, r0
 800affc:	6818      	ldr	r0, [r3, #0]
 800affe:	f000 b825 	b.w	800b04c <_malloc_r>
 800b002:	bf00      	nop
 800b004:	20000188 	.word	0x20000188

0800b008 <sbrk_aligned>:
 800b008:	b570      	push	{r4, r5, r6, lr}
 800b00a:	4e0f      	ldr	r6, [pc, #60]	@ (800b048 <sbrk_aligned+0x40>)
 800b00c:	460c      	mov	r4, r1
 800b00e:	6831      	ldr	r1, [r6, #0]
 800b010:	4605      	mov	r5, r0
 800b012:	b911      	cbnz	r1, 800b01a <sbrk_aligned+0x12>
 800b014:	f000 fc62 	bl	800b8dc <_sbrk_r>
 800b018:	6030      	str	r0, [r6, #0]
 800b01a:	4621      	mov	r1, r4
 800b01c:	4628      	mov	r0, r5
 800b01e:	f000 fc5d 	bl	800b8dc <_sbrk_r>
 800b022:	1c43      	adds	r3, r0, #1
 800b024:	d103      	bne.n	800b02e <sbrk_aligned+0x26>
 800b026:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800b02a:	4620      	mov	r0, r4
 800b02c:	bd70      	pop	{r4, r5, r6, pc}
 800b02e:	1cc4      	adds	r4, r0, #3
 800b030:	f024 0403 	bic.w	r4, r4, #3
 800b034:	42a0      	cmp	r0, r4
 800b036:	d0f8      	beq.n	800b02a <sbrk_aligned+0x22>
 800b038:	1a21      	subs	r1, r4, r0
 800b03a:	4628      	mov	r0, r5
 800b03c:	f000 fc4e 	bl	800b8dc <_sbrk_r>
 800b040:	3001      	adds	r0, #1
 800b042:	d1f2      	bne.n	800b02a <sbrk_aligned+0x22>
 800b044:	e7ef      	b.n	800b026 <sbrk_aligned+0x1e>
 800b046:	bf00      	nop
 800b048:	200016cc 	.word	0x200016cc

0800b04c <_malloc_r>:
 800b04c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b050:	1ccd      	adds	r5, r1, #3
 800b052:	f025 0503 	bic.w	r5, r5, #3
 800b056:	3508      	adds	r5, #8
 800b058:	2d0c      	cmp	r5, #12
 800b05a:	bf38      	it	cc
 800b05c:	250c      	movcc	r5, #12
 800b05e:	2d00      	cmp	r5, #0
 800b060:	4606      	mov	r6, r0
 800b062:	db01      	blt.n	800b068 <_malloc_r+0x1c>
 800b064:	42a9      	cmp	r1, r5
 800b066:	d904      	bls.n	800b072 <_malloc_r+0x26>
 800b068:	230c      	movs	r3, #12
 800b06a:	6033      	str	r3, [r6, #0]
 800b06c:	2000      	movs	r0, #0
 800b06e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b072:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b148 <_malloc_r+0xfc>
 800b076:	f000 f869 	bl	800b14c <__malloc_lock>
 800b07a:	f8d8 3000 	ldr.w	r3, [r8]
 800b07e:	461c      	mov	r4, r3
 800b080:	bb44      	cbnz	r4, 800b0d4 <_malloc_r+0x88>
 800b082:	4629      	mov	r1, r5
 800b084:	4630      	mov	r0, r6
 800b086:	f7ff ffbf 	bl	800b008 <sbrk_aligned>
 800b08a:	1c43      	adds	r3, r0, #1
 800b08c:	4604      	mov	r4, r0
 800b08e:	d158      	bne.n	800b142 <_malloc_r+0xf6>
 800b090:	f8d8 4000 	ldr.w	r4, [r8]
 800b094:	4627      	mov	r7, r4
 800b096:	2f00      	cmp	r7, #0
 800b098:	d143      	bne.n	800b122 <_malloc_r+0xd6>
 800b09a:	2c00      	cmp	r4, #0
 800b09c:	d04b      	beq.n	800b136 <_malloc_r+0xea>
 800b09e:	6823      	ldr	r3, [r4, #0]
 800b0a0:	4639      	mov	r1, r7
 800b0a2:	4630      	mov	r0, r6
 800b0a4:	eb04 0903 	add.w	r9, r4, r3
 800b0a8:	f000 fc18 	bl	800b8dc <_sbrk_r>
 800b0ac:	4581      	cmp	r9, r0
 800b0ae:	d142      	bne.n	800b136 <_malloc_r+0xea>
 800b0b0:	6821      	ldr	r1, [r4, #0]
 800b0b2:	1a6d      	subs	r5, r5, r1
 800b0b4:	4629      	mov	r1, r5
 800b0b6:	4630      	mov	r0, r6
 800b0b8:	f7ff ffa6 	bl	800b008 <sbrk_aligned>
 800b0bc:	3001      	adds	r0, #1
 800b0be:	d03a      	beq.n	800b136 <_malloc_r+0xea>
 800b0c0:	6823      	ldr	r3, [r4, #0]
 800b0c2:	442b      	add	r3, r5
 800b0c4:	6023      	str	r3, [r4, #0]
 800b0c6:	f8d8 3000 	ldr.w	r3, [r8]
 800b0ca:	685a      	ldr	r2, [r3, #4]
 800b0cc:	bb62      	cbnz	r2, 800b128 <_malloc_r+0xdc>
 800b0ce:	f8c8 7000 	str.w	r7, [r8]
 800b0d2:	e00f      	b.n	800b0f4 <_malloc_r+0xa8>
 800b0d4:	6822      	ldr	r2, [r4, #0]
 800b0d6:	1b52      	subs	r2, r2, r5
 800b0d8:	d420      	bmi.n	800b11c <_malloc_r+0xd0>
 800b0da:	2a0b      	cmp	r2, #11
 800b0dc:	d917      	bls.n	800b10e <_malloc_r+0xc2>
 800b0de:	1961      	adds	r1, r4, r5
 800b0e0:	42a3      	cmp	r3, r4
 800b0e2:	6025      	str	r5, [r4, #0]
 800b0e4:	bf18      	it	ne
 800b0e6:	6059      	strne	r1, [r3, #4]
 800b0e8:	6863      	ldr	r3, [r4, #4]
 800b0ea:	bf08      	it	eq
 800b0ec:	f8c8 1000 	streq.w	r1, [r8]
 800b0f0:	5162      	str	r2, [r4, r5]
 800b0f2:	604b      	str	r3, [r1, #4]
 800b0f4:	4630      	mov	r0, r6
 800b0f6:	f000 f82f 	bl	800b158 <__malloc_unlock>
 800b0fa:	f104 000b 	add.w	r0, r4, #11
 800b0fe:	1d23      	adds	r3, r4, #4
 800b100:	f020 0007 	bic.w	r0, r0, #7
 800b104:	1ac2      	subs	r2, r0, r3
 800b106:	bf1c      	itt	ne
 800b108:	1a1b      	subne	r3, r3, r0
 800b10a:	50a3      	strne	r3, [r4, r2]
 800b10c:	e7af      	b.n	800b06e <_malloc_r+0x22>
 800b10e:	6862      	ldr	r2, [r4, #4]
 800b110:	42a3      	cmp	r3, r4
 800b112:	bf0c      	ite	eq
 800b114:	f8c8 2000 	streq.w	r2, [r8]
 800b118:	605a      	strne	r2, [r3, #4]
 800b11a:	e7eb      	b.n	800b0f4 <_malloc_r+0xa8>
 800b11c:	4623      	mov	r3, r4
 800b11e:	6864      	ldr	r4, [r4, #4]
 800b120:	e7ae      	b.n	800b080 <_malloc_r+0x34>
 800b122:	463c      	mov	r4, r7
 800b124:	687f      	ldr	r7, [r7, #4]
 800b126:	e7b6      	b.n	800b096 <_malloc_r+0x4a>
 800b128:	461a      	mov	r2, r3
 800b12a:	685b      	ldr	r3, [r3, #4]
 800b12c:	42a3      	cmp	r3, r4
 800b12e:	d1fb      	bne.n	800b128 <_malloc_r+0xdc>
 800b130:	2300      	movs	r3, #0
 800b132:	6053      	str	r3, [r2, #4]
 800b134:	e7de      	b.n	800b0f4 <_malloc_r+0xa8>
 800b136:	230c      	movs	r3, #12
 800b138:	6033      	str	r3, [r6, #0]
 800b13a:	4630      	mov	r0, r6
 800b13c:	f000 f80c 	bl	800b158 <__malloc_unlock>
 800b140:	e794      	b.n	800b06c <_malloc_r+0x20>
 800b142:	6005      	str	r5, [r0, #0]
 800b144:	e7d6      	b.n	800b0f4 <_malloc_r+0xa8>
 800b146:	bf00      	nop
 800b148:	200016d0 	.word	0x200016d0

0800b14c <__malloc_lock>:
 800b14c:	4801      	ldr	r0, [pc, #4]	@ (800b154 <__malloc_lock+0x8>)
 800b14e:	f7ff bee8 	b.w	800af22 <__retarget_lock_acquire_recursive>
 800b152:	bf00      	nop
 800b154:	200016c8 	.word	0x200016c8

0800b158 <__malloc_unlock>:
 800b158:	4801      	ldr	r0, [pc, #4]	@ (800b160 <__malloc_unlock+0x8>)
 800b15a:	f7ff bee3 	b.w	800af24 <__retarget_lock_release_recursive>
 800b15e:	bf00      	nop
 800b160:	200016c8 	.word	0x200016c8

0800b164 <__ssputs_r>:
 800b164:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b168:	688e      	ldr	r6, [r1, #8]
 800b16a:	461f      	mov	r7, r3
 800b16c:	42be      	cmp	r6, r7
 800b16e:	680b      	ldr	r3, [r1, #0]
 800b170:	4682      	mov	sl, r0
 800b172:	460c      	mov	r4, r1
 800b174:	4690      	mov	r8, r2
 800b176:	d82d      	bhi.n	800b1d4 <__ssputs_r+0x70>
 800b178:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b17c:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800b180:	d026      	beq.n	800b1d0 <__ssputs_r+0x6c>
 800b182:	6965      	ldr	r5, [r4, #20]
 800b184:	6909      	ldr	r1, [r1, #16]
 800b186:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b18a:	eba3 0901 	sub.w	r9, r3, r1
 800b18e:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b192:	1c7b      	adds	r3, r7, #1
 800b194:	444b      	add	r3, r9
 800b196:	106d      	asrs	r5, r5, #1
 800b198:	429d      	cmp	r5, r3
 800b19a:	bf38      	it	cc
 800b19c:	461d      	movcc	r5, r3
 800b19e:	0553      	lsls	r3, r2, #21
 800b1a0:	d527      	bpl.n	800b1f2 <__ssputs_r+0x8e>
 800b1a2:	4629      	mov	r1, r5
 800b1a4:	f7ff ff52 	bl	800b04c <_malloc_r>
 800b1a8:	4606      	mov	r6, r0
 800b1aa:	b360      	cbz	r0, 800b206 <__ssputs_r+0xa2>
 800b1ac:	6921      	ldr	r1, [r4, #16]
 800b1ae:	464a      	mov	r2, r9
 800b1b0:	f000 fba4 	bl	800b8fc <memcpy>
 800b1b4:	89a3      	ldrh	r3, [r4, #12]
 800b1b6:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800b1ba:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b1be:	81a3      	strh	r3, [r4, #12]
 800b1c0:	6126      	str	r6, [r4, #16]
 800b1c2:	6165      	str	r5, [r4, #20]
 800b1c4:	444e      	add	r6, r9
 800b1c6:	eba5 0509 	sub.w	r5, r5, r9
 800b1ca:	6026      	str	r6, [r4, #0]
 800b1cc:	60a5      	str	r5, [r4, #8]
 800b1ce:	463e      	mov	r6, r7
 800b1d0:	42be      	cmp	r6, r7
 800b1d2:	d900      	bls.n	800b1d6 <__ssputs_r+0x72>
 800b1d4:	463e      	mov	r6, r7
 800b1d6:	6820      	ldr	r0, [r4, #0]
 800b1d8:	4632      	mov	r2, r6
 800b1da:	4641      	mov	r1, r8
 800b1dc:	f000 fb64 	bl	800b8a8 <memmove>
 800b1e0:	68a3      	ldr	r3, [r4, #8]
 800b1e2:	1b9b      	subs	r3, r3, r6
 800b1e4:	60a3      	str	r3, [r4, #8]
 800b1e6:	6823      	ldr	r3, [r4, #0]
 800b1e8:	4433      	add	r3, r6
 800b1ea:	6023      	str	r3, [r4, #0]
 800b1ec:	2000      	movs	r0, #0
 800b1ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b1f2:	462a      	mov	r2, r5
 800b1f4:	f000 fb97 	bl	800b926 <_realloc_r>
 800b1f8:	4606      	mov	r6, r0
 800b1fa:	2800      	cmp	r0, #0
 800b1fc:	d1e0      	bne.n	800b1c0 <__ssputs_r+0x5c>
 800b1fe:	6921      	ldr	r1, [r4, #16]
 800b200:	4650      	mov	r0, sl
 800b202:	f7ff feaf 	bl	800af64 <_free_r>
 800b206:	230c      	movs	r3, #12
 800b208:	f8ca 3000 	str.w	r3, [sl]
 800b20c:	89a3      	ldrh	r3, [r4, #12]
 800b20e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b212:	81a3      	strh	r3, [r4, #12]
 800b214:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b218:	e7e9      	b.n	800b1ee <__ssputs_r+0x8a>
	...

0800b21c <_svfiprintf_r>:
 800b21c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b220:	4698      	mov	r8, r3
 800b222:	898b      	ldrh	r3, [r1, #12]
 800b224:	061b      	lsls	r3, r3, #24
 800b226:	b09d      	sub	sp, #116	@ 0x74
 800b228:	4607      	mov	r7, r0
 800b22a:	460d      	mov	r5, r1
 800b22c:	4614      	mov	r4, r2
 800b22e:	d510      	bpl.n	800b252 <_svfiprintf_r+0x36>
 800b230:	690b      	ldr	r3, [r1, #16]
 800b232:	b973      	cbnz	r3, 800b252 <_svfiprintf_r+0x36>
 800b234:	2140      	movs	r1, #64	@ 0x40
 800b236:	f7ff ff09 	bl	800b04c <_malloc_r>
 800b23a:	6028      	str	r0, [r5, #0]
 800b23c:	6128      	str	r0, [r5, #16]
 800b23e:	b930      	cbnz	r0, 800b24e <_svfiprintf_r+0x32>
 800b240:	230c      	movs	r3, #12
 800b242:	603b      	str	r3, [r7, #0]
 800b244:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b248:	b01d      	add	sp, #116	@ 0x74
 800b24a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b24e:	2340      	movs	r3, #64	@ 0x40
 800b250:	616b      	str	r3, [r5, #20]
 800b252:	2300      	movs	r3, #0
 800b254:	9309      	str	r3, [sp, #36]	@ 0x24
 800b256:	2320      	movs	r3, #32
 800b258:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b25c:	f8cd 800c 	str.w	r8, [sp, #12]
 800b260:	2330      	movs	r3, #48	@ 0x30
 800b262:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800b400 <_svfiprintf_r+0x1e4>
 800b266:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b26a:	f04f 0901 	mov.w	r9, #1
 800b26e:	4623      	mov	r3, r4
 800b270:	469a      	mov	sl, r3
 800b272:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b276:	b10a      	cbz	r2, 800b27c <_svfiprintf_r+0x60>
 800b278:	2a25      	cmp	r2, #37	@ 0x25
 800b27a:	d1f9      	bne.n	800b270 <_svfiprintf_r+0x54>
 800b27c:	ebba 0b04 	subs.w	fp, sl, r4
 800b280:	d00b      	beq.n	800b29a <_svfiprintf_r+0x7e>
 800b282:	465b      	mov	r3, fp
 800b284:	4622      	mov	r2, r4
 800b286:	4629      	mov	r1, r5
 800b288:	4638      	mov	r0, r7
 800b28a:	f7ff ff6b 	bl	800b164 <__ssputs_r>
 800b28e:	3001      	adds	r0, #1
 800b290:	f000 80a7 	beq.w	800b3e2 <_svfiprintf_r+0x1c6>
 800b294:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b296:	445a      	add	r2, fp
 800b298:	9209      	str	r2, [sp, #36]	@ 0x24
 800b29a:	f89a 3000 	ldrb.w	r3, [sl]
 800b29e:	2b00      	cmp	r3, #0
 800b2a0:	f000 809f 	beq.w	800b3e2 <_svfiprintf_r+0x1c6>
 800b2a4:	2300      	movs	r3, #0
 800b2a6:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800b2aa:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b2ae:	f10a 0a01 	add.w	sl, sl, #1
 800b2b2:	9304      	str	r3, [sp, #16]
 800b2b4:	9307      	str	r3, [sp, #28]
 800b2b6:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b2ba:	931a      	str	r3, [sp, #104]	@ 0x68
 800b2bc:	4654      	mov	r4, sl
 800b2be:	2205      	movs	r2, #5
 800b2c0:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b2c4:	484e      	ldr	r0, [pc, #312]	@ (800b400 <_svfiprintf_r+0x1e4>)
 800b2c6:	f7f4 ff8b 	bl	80001e0 <memchr>
 800b2ca:	9a04      	ldr	r2, [sp, #16]
 800b2cc:	b9d8      	cbnz	r0, 800b306 <_svfiprintf_r+0xea>
 800b2ce:	06d0      	lsls	r0, r2, #27
 800b2d0:	bf44      	itt	mi
 800b2d2:	2320      	movmi	r3, #32
 800b2d4:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b2d8:	0711      	lsls	r1, r2, #28
 800b2da:	bf44      	itt	mi
 800b2dc:	232b      	movmi	r3, #43	@ 0x2b
 800b2de:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b2e2:	f89a 3000 	ldrb.w	r3, [sl]
 800b2e6:	2b2a      	cmp	r3, #42	@ 0x2a
 800b2e8:	d015      	beq.n	800b316 <_svfiprintf_r+0xfa>
 800b2ea:	9a07      	ldr	r2, [sp, #28]
 800b2ec:	4654      	mov	r4, sl
 800b2ee:	2000      	movs	r0, #0
 800b2f0:	f04f 0c0a 	mov.w	ip, #10
 800b2f4:	4621      	mov	r1, r4
 800b2f6:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b2fa:	3b30      	subs	r3, #48	@ 0x30
 800b2fc:	2b09      	cmp	r3, #9
 800b2fe:	d94b      	bls.n	800b398 <_svfiprintf_r+0x17c>
 800b300:	b1b0      	cbz	r0, 800b330 <_svfiprintf_r+0x114>
 800b302:	9207      	str	r2, [sp, #28]
 800b304:	e014      	b.n	800b330 <_svfiprintf_r+0x114>
 800b306:	eba0 0308 	sub.w	r3, r0, r8
 800b30a:	fa09 f303 	lsl.w	r3, r9, r3
 800b30e:	4313      	orrs	r3, r2
 800b310:	9304      	str	r3, [sp, #16]
 800b312:	46a2      	mov	sl, r4
 800b314:	e7d2      	b.n	800b2bc <_svfiprintf_r+0xa0>
 800b316:	9b03      	ldr	r3, [sp, #12]
 800b318:	1d19      	adds	r1, r3, #4
 800b31a:	681b      	ldr	r3, [r3, #0]
 800b31c:	9103      	str	r1, [sp, #12]
 800b31e:	2b00      	cmp	r3, #0
 800b320:	bfbb      	ittet	lt
 800b322:	425b      	neglt	r3, r3
 800b324:	f042 0202 	orrlt.w	r2, r2, #2
 800b328:	9307      	strge	r3, [sp, #28]
 800b32a:	9307      	strlt	r3, [sp, #28]
 800b32c:	bfb8      	it	lt
 800b32e:	9204      	strlt	r2, [sp, #16]
 800b330:	7823      	ldrb	r3, [r4, #0]
 800b332:	2b2e      	cmp	r3, #46	@ 0x2e
 800b334:	d10a      	bne.n	800b34c <_svfiprintf_r+0x130>
 800b336:	7863      	ldrb	r3, [r4, #1]
 800b338:	2b2a      	cmp	r3, #42	@ 0x2a
 800b33a:	d132      	bne.n	800b3a2 <_svfiprintf_r+0x186>
 800b33c:	9b03      	ldr	r3, [sp, #12]
 800b33e:	1d1a      	adds	r2, r3, #4
 800b340:	681b      	ldr	r3, [r3, #0]
 800b342:	9203      	str	r2, [sp, #12]
 800b344:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b348:	3402      	adds	r4, #2
 800b34a:	9305      	str	r3, [sp, #20]
 800b34c:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800b410 <_svfiprintf_r+0x1f4>
 800b350:	7821      	ldrb	r1, [r4, #0]
 800b352:	2203      	movs	r2, #3
 800b354:	4650      	mov	r0, sl
 800b356:	f7f4 ff43 	bl	80001e0 <memchr>
 800b35a:	b138      	cbz	r0, 800b36c <_svfiprintf_r+0x150>
 800b35c:	9b04      	ldr	r3, [sp, #16]
 800b35e:	eba0 000a 	sub.w	r0, r0, sl
 800b362:	2240      	movs	r2, #64	@ 0x40
 800b364:	4082      	lsls	r2, r0
 800b366:	4313      	orrs	r3, r2
 800b368:	3401      	adds	r4, #1
 800b36a:	9304      	str	r3, [sp, #16]
 800b36c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b370:	4824      	ldr	r0, [pc, #144]	@ (800b404 <_svfiprintf_r+0x1e8>)
 800b372:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b376:	2206      	movs	r2, #6
 800b378:	f7f4 ff32 	bl	80001e0 <memchr>
 800b37c:	2800      	cmp	r0, #0
 800b37e:	d036      	beq.n	800b3ee <_svfiprintf_r+0x1d2>
 800b380:	4b21      	ldr	r3, [pc, #132]	@ (800b408 <_svfiprintf_r+0x1ec>)
 800b382:	bb1b      	cbnz	r3, 800b3cc <_svfiprintf_r+0x1b0>
 800b384:	9b03      	ldr	r3, [sp, #12]
 800b386:	3307      	adds	r3, #7
 800b388:	f023 0307 	bic.w	r3, r3, #7
 800b38c:	3308      	adds	r3, #8
 800b38e:	9303      	str	r3, [sp, #12]
 800b390:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b392:	4433      	add	r3, r6
 800b394:	9309      	str	r3, [sp, #36]	@ 0x24
 800b396:	e76a      	b.n	800b26e <_svfiprintf_r+0x52>
 800b398:	fb0c 3202 	mla	r2, ip, r2, r3
 800b39c:	460c      	mov	r4, r1
 800b39e:	2001      	movs	r0, #1
 800b3a0:	e7a8      	b.n	800b2f4 <_svfiprintf_r+0xd8>
 800b3a2:	2300      	movs	r3, #0
 800b3a4:	3401      	adds	r4, #1
 800b3a6:	9305      	str	r3, [sp, #20]
 800b3a8:	4619      	mov	r1, r3
 800b3aa:	f04f 0c0a 	mov.w	ip, #10
 800b3ae:	4620      	mov	r0, r4
 800b3b0:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b3b4:	3a30      	subs	r2, #48	@ 0x30
 800b3b6:	2a09      	cmp	r2, #9
 800b3b8:	d903      	bls.n	800b3c2 <_svfiprintf_r+0x1a6>
 800b3ba:	2b00      	cmp	r3, #0
 800b3bc:	d0c6      	beq.n	800b34c <_svfiprintf_r+0x130>
 800b3be:	9105      	str	r1, [sp, #20]
 800b3c0:	e7c4      	b.n	800b34c <_svfiprintf_r+0x130>
 800b3c2:	fb0c 2101 	mla	r1, ip, r1, r2
 800b3c6:	4604      	mov	r4, r0
 800b3c8:	2301      	movs	r3, #1
 800b3ca:	e7f0      	b.n	800b3ae <_svfiprintf_r+0x192>
 800b3cc:	ab03      	add	r3, sp, #12
 800b3ce:	9300      	str	r3, [sp, #0]
 800b3d0:	462a      	mov	r2, r5
 800b3d2:	4b0e      	ldr	r3, [pc, #56]	@ (800b40c <_svfiprintf_r+0x1f0>)
 800b3d4:	a904      	add	r1, sp, #16
 800b3d6:	4638      	mov	r0, r7
 800b3d8:	f3af 8000 	nop.w
 800b3dc:	1c42      	adds	r2, r0, #1
 800b3de:	4606      	mov	r6, r0
 800b3e0:	d1d6      	bne.n	800b390 <_svfiprintf_r+0x174>
 800b3e2:	89ab      	ldrh	r3, [r5, #12]
 800b3e4:	065b      	lsls	r3, r3, #25
 800b3e6:	f53f af2d 	bmi.w	800b244 <_svfiprintf_r+0x28>
 800b3ea:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b3ec:	e72c      	b.n	800b248 <_svfiprintf_r+0x2c>
 800b3ee:	ab03      	add	r3, sp, #12
 800b3f0:	9300      	str	r3, [sp, #0]
 800b3f2:	462a      	mov	r2, r5
 800b3f4:	4b05      	ldr	r3, [pc, #20]	@ (800b40c <_svfiprintf_r+0x1f0>)
 800b3f6:	a904      	add	r1, sp, #16
 800b3f8:	4638      	mov	r0, r7
 800b3fa:	f000 f879 	bl	800b4f0 <_printf_i>
 800b3fe:	e7ed      	b.n	800b3dc <_svfiprintf_r+0x1c0>
 800b400:	0800c02b 	.word	0x0800c02b
 800b404:	0800c035 	.word	0x0800c035
 800b408:	00000000 	.word	0x00000000
 800b40c:	0800b165 	.word	0x0800b165
 800b410:	0800c031 	.word	0x0800c031

0800b414 <_printf_common>:
 800b414:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b418:	4616      	mov	r6, r2
 800b41a:	4698      	mov	r8, r3
 800b41c:	688a      	ldr	r2, [r1, #8]
 800b41e:	690b      	ldr	r3, [r1, #16]
 800b420:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b424:	4293      	cmp	r3, r2
 800b426:	bfb8      	it	lt
 800b428:	4613      	movlt	r3, r2
 800b42a:	6033      	str	r3, [r6, #0]
 800b42c:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b430:	4607      	mov	r7, r0
 800b432:	460c      	mov	r4, r1
 800b434:	b10a      	cbz	r2, 800b43a <_printf_common+0x26>
 800b436:	3301      	adds	r3, #1
 800b438:	6033      	str	r3, [r6, #0]
 800b43a:	6823      	ldr	r3, [r4, #0]
 800b43c:	0699      	lsls	r1, r3, #26
 800b43e:	bf42      	ittt	mi
 800b440:	6833      	ldrmi	r3, [r6, #0]
 800b442:	3302      	addmi	r3, #2
 800b444:	6033      	strmi	r3, [r6, #0]
 800b446:	6825      	ldr	r5, [r4, #0]
 800b448:	f015 0506 	ands.w	r5, r5, #6
 800b44c:	d106      	bne.n	800b45c <_printf_common+0x48>
 800b44e:	f104 0a19 	add.w	sl, r4, #25
 800b452:	68e3      	ldr	r3, [r4, #12]
 800b454:	6832      	ldr	r2, [r6, #0]
 800b456:	1a9b      	subs	r3, r3, r2
 800b458:	42ab      	cmp	r3, r5
 800b45a:	dc26      	bgt.n	800b4aa <_printf_common+0x96>
 800b45c:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b460:	6822      	ldr	r2, [r4, #0]
 800b462:	3b00      	subs	r3, #0
 800b464:	bf18      	it	ne
 800b466:	2301      	movne	r3, #1
 800b468:	0692      	lsls	r2, r2, #26
 800b46a:	d42b      	bmi.n	800b4c4 <_printf_common+0xb0>
 800b46c:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b470:	4641      	mov	r1, r8
 800b472:	4638      	mov	r0, r7
 800b474:	47c8      	blx	r9
 800b476:	3001      	adds	r0, #1
 800b478:	d01e      	beq.n	800b4b8 <_printf_common+0xa4>
 800b47a:	6823      	ldr	r3, [r4, #0]
 800b47c:	6922      	ldr	r2, [r4, #16]
 800b47e:	f003 0306 	and.w	r3, r3, #6
 800b482:	2b04      	cmp	r3, #4
 800b484:	bf02      	ittt	eq
 800b486:	68e5      	ldreq	r5, [r4, #12]
 800b488:	6833      	ldreq	r3, [r6, #0]
 800b48a:	1aed      	subeq	r5, r5, r3
 800b48c:	68a3      	ldr	r3, [r4, #8]
 800b48e:	bf0c      	ite	eq
 800b490:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b494:	2500      	movne	r5, #0
 800b496:	4293      	cmp	r3, r2
 800b498:	bfc4      	itt	gt
 800b49a:	1a9b      	subgt	r3, r3, r2
 800b49c:	18ed      	addgt	r5, r5, r3
 800b49e:	2600      	movs	r6, #0
 800b4a0:	341a      	adds	r4, #26
 800b4a2:	42b5      	cmp	r5, r6
 800b4a4:	d11a      	bne.n	800b4dc <_printf_common+0xc8>
 800b4a6:	2000      	movs	r0, #0
 800b4a8:	e008      	b.n	800b4bc <_printf_common+0xa8>
 800b4aa:	2301      	movs	r3, #1
 800b4ac:	4652      	mov	r2, sl
 800b4ae:	4641      	mov	r1, r8
 800b4b0:	4638      	mov	r0, r7
 800b4b2:	47c8      	blx	r9
 800b4b4:	3001      	adds	r0, #1
 800b4b6:	d103      	bne.n	800b4c0 <_printf_common+0xac>
 800b4b8:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b4bc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b4c0:	3501      	adds	r5, #1
 800b4c2:	e7c6      	b.n	800b452 <_printf_common+0x3e>
 800b4c4:	18e1      	adds	r1, r4, r3
 800b4c6:	1c5a      	adds	r2, r3, #1
 800b4c8:	2030      	movs	r0, #48	@ 0x30
 800b4ca:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b4ce:	4422      	add	r2, r4
 800b4d0:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b4d4:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b4d8:	3302      	adds	r3, #2
 800b4da:	e7c7      	b.n	800b46c <_printf_common+0x58>
 800b4dc:	2301      	movs	r3, #1
 800b4de:	4622      	mov	r2, r4
 800b4e0:	4641      	mov	r1, r8
 800b4e2:	4638      	mov	r0, r7
 800b4e4:	47c8      	blx	r9
 800b4e6:	3001      	adds	r0, #1
 800b4e8:	d0e6      	beq.n	800b4b8 <_printf_common+0xa4>
 800b4ea:	3601      	adds	r6, #1
 800b4ec:	e7d9      	b.n	800b4a2 <_printf_common+0x8e>
	...

0800b4f0 <_printf_i>:
 800b4f0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b4f4:	7e0f      	ldrb	r7, [r1, #24]
 800b4f6:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b4f8:	2f78      	cmp	r7, #120	@ 0x78
 800b4fa:	4691      	mov	r9, r2
 800b4fc:	4680      	mov	r8, r0
 800b4fe:	460c      	mov	r4, r1
 800b500:	469a      	mov	sl, r3
 800b502:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b506:	d807      	bhi.n	800b518 <_printf_i+0x28>
 800b508:	2f62      	cmp	r7, #98	@ 0x62
 800b50a:	d80a      	bhi.n	800b522 <_printf_i+0x32>
 800b50c:	2f00      	cmp	r7, #0
 800b50e:	f000 80d1 	beq.w	800b6b4 <_printf_i+0x1c4>
 800b512:	2f58      	cmp	r7, #88	@ 0x58
 800b514:	f000 80b8 	beq.w	800b688 <_printf_i+0x198>
 800b518:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b51c:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b520:	e03a      	b.n	800b598 <_printf_i+0xa8>
 800b522:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b526:	2b15      	cmp	r3, #21
 800b528:	d8f6      	bhi.n	800b518 <_printf_i+0x28>
 800b52a:	a101      	add	r1, pc, #4	@ (adr r1, 800b530 <_printf_i+0x40>)
 800b52c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b530:	0800b589 	.word	0x0800b589
 800b534:	0800b59d 	.word	0x0800b59d
 800b538:	0800b519 	.word	0x0800b519
 800b53c:	0800b519 	.word	0x0800b519
 800b540:	0800b519 	.word	0x0800b519
 800b544:	0800b519 	.word	0x0800b519
 800b548:	0800b59d 	.word	0x0800b59d
 800b54c:	0800b519 	.word	0x0800b519
 800b550:	0800b519 	.word	0x0800b519
 800b554:	0800b519 	.word	0x0800b519
 800b558:	0800b519 	.word	0x0800b519
 800b55c:	0800b69b 	.word	0x0800b69b
 800b560:	0800b5c7 	.word	0x0800b5c7
 800b564:	0800b655 	.word	0x0800b655
 800b568:	0800b519 	.word	0x0800b519
 800b56c:	0800b519 	.word	0x0800b519
 800b570:	0800b6bd 	.word	0x0800b6bd
 800b574:	0800b519 	.word	0x0800b519
 800b578:	0800b5c7 	.word	0x0800b5c7
 800b57c:	0800b519 	.word	0x0800b519
 800b580:	0800b519 	.word	0x0800b519
 800b584:	0800b65d 	.word	0x0800b65d
 800b588:	6833      	ldr	r3, [r6, #0]
 800b58a:	1d1a      	adds	r2, r3, #4
 800b58c:	681b      	ldr	r3, [r3, #0]
 800b58e:	6032      	str	r2, [r6, #0]
 800b590:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b594:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b598:	2301      	movs	r3, #1
 800b59a:	e09c      	b.n	800b6d6 <_printf_i+0x1e6>
 800b59c:	6833      	ldr	r3, [r6, #0]
 800b59e:	6820      	ldr	r0, [r4, #0]
 800b5a0:	1d19      	adds	r1, r3, #4
 800b5a2:	6031      	str	r1, [r6, #0]
 800b5a4:	0606      	lsls	r6, r0, #24
 800b5a6:	d501      	bpl.n	800b5ac <_printf_i+0xbc>
 800b5a8:	681d      	ldr	r5, [r3, #0]
 800b5aa:	e003      	b.n	800b5b4 <_printf_i+0xc4>
 800b5ac:	0645      	lsls	r5, r0, #25
 800b5ae:	d5fb      	bpl.n	800b5a8 <_printf_i+0xb8>
 800b5b0:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b5b4:	2d00      	cmp	r5, #0
 800b5b6:	da03      	bge.n	800b5c0 <_printf_i+0xd0>
 800b5b8:	232d      	movs	r3, #45	@ 0x2d
 800b5ba:	426d      	negs	r5, r5
 800b5bc:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b5c0:	4858      	ldr	r0, [pc, #352]	@ (800b724 <_printf_i+0x234>)
 800b5c2:	230a      	movs	r3, #10
 800b5c4:	e011      	b.n	800b5ea <_printf_i+0xfa>
 800b5c6:	6821      	ldr	r1, [r4, #0]
 800b5c8:	6833      	ldr	r3, [r6, #0]
 800b5ca:	0608      	lsls	r0, r1, #24
 800b5cc:	f853 5b04 	ldr.w	r5, [r3], #4
 800b5d0:	d402      	bmi.n	800b5d8 <_printf_i+0xe8>
 800b5d2:	0649      	lsls	r1, r1, #25
 800b5d4:	bf48      	it	mi
 800b5d6:	b2ad      	uxthmi	r5, r5
 800b5d8:	2f6f      	cmp	r7, #111	@ 0x6f
 800b5da:	4852      	ldr	r0, [pc, #328]	@ (800b724 <_printf_i+0x234>)
 800b5dc:	6033      	str	r3, [r6, #0]
 800b5de:	bf14      	ite	ne
 800b5e0:	230a      	movne	r3, #10
 800b5e2:	2308      	moveq	r3, #8
 800b5e4:	2100      	movs	r1, #0
 800b5e6:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b5ea:	6866      	ldr	r6, [r4, #4]
 800b5ec:	60a6      	str	r6, [r4, #8]
 800b5ee:	2e00      	cmp	r6, #0
 800b5f0:	db05      	blt.n	800b5fe <_printf_i+0x10e>
 800b5f2:	6821      	ldr	r1, [r4, #0]
 800b5f4:	432e      	orrs	r6, r5
 800b5f6:	f021 0104 	bic.w	r1, r1, #4
 800b5fa:	6021      	str	r1, [r4, #0]
 800b5fc:	d04b      	beq.n	800b696 <_printf_i+0x1a6>
 800b5fe:	4616      	mov	r6, r2
 800b600:	fbb5 f1f3 	udiv	r1, r5, r3
 800b604:	fb03 5711 	mls	r7, r3, r1, r5
 800b608:	5dc7      	ldrb	r7, [r0, r7]
 800b60a:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b60e:	462f      	mov	r7, r5
 800b610:	42bb      	cmp	r3, r7
 800b612:	460d      	mov	r5, r1
 800b614:	d9f4      	bls.n	800b600 <_printf_i+0x110>
 800b616:	2b08      	cmp	r3, #8
 800b618:	d10b      	bne.n	800b632 <_printf_i+0x142>
 800b61a:	6823      	ldr	r3, [r4, #0]
 800b61c:	07df      	lsls	r7, r3, #31
 800b61e:	d508      	bpl.n	800b632 <_printf_i+0x142>
 800b620:	6923      	ldr	r3, [r4, #16]
 800b622:	6861      	ldr	r1, [r4, #4]
 800b624:	4299      	cmp	r1, r3
 800b626:	bfde      	ittt	le
 800b628:	2330      	movle	r3, #48	@ 0x30
 800b62a:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b62e:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800b632:	1b92      	subs	r2, r2, r6
 800b634:	6122      	str	r2, [r4, #16]
 800b636:	f8cd a000 	str.w	sl, [sp]
 800b63a:	464b      	mov	r3, r9
 800b63c:	aa03      	add	r2, sp, #12
 800b63e:	4621      	mov	r1, r4
 800b640:	4640      	mov	r0, r8
 800b642:	f7ff fee7 	bl	800b414 <_printf_common>
 800b646:	3001      	adds	r0, #1
 800b648:	d14a      	bne.n	800b6e0 <_printf_i+0x1f0>
 800b64a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b64e:	b004      	add	sp, #16
 800b650:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b654:	6823      	ldr	r3, [r4, #0]
 800b656:	f043 0320 	orr.w	r3, r3, #32
 800b65a:	6023      	str	r3, [r4, #0]
 800b65c:	4832      	ldr	r0, [pc, #200]	@ (800b728 <_printf_i+0x238>)
 800b65e:	2778      	movs	r7, #120	@ 0x78
 800b660:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b664:	6823      	ldr	r3, [r4, #0]
 800b666:	6831      	ldr	r1, [r6, #0]
 800b668:	061f      	lsls	r7, r3, #24
 800b66a:	f851 5b04 	ldr.w	r5, [r1], #4
 800b66e:	d402      	bmi.n	800b676 <_printf_i+0x186>
 800b670:	065f      	lsls	r7, r3, #25
 800b672:	bf48      	it	mi
 800b674:	b2ad      	uxthmi	r5, r5
 800b676:	6031      	str	r1, [r6, #0]
 800b678:	07d9      	lsls	r1, r3, #31
 800b67a:	bf44      	itt	mi
 800b67c:	f043 0320 	orrmi.w	r3, r3, #32
 800b680:	6023      	strmi	r3, [r4, #0]
 800b682:	b11d      	cbz	r5, 800b68c <_printf_i+0x19c>
 800b684:	2310      	movs	r3, #16
 800b686:	e7ad      	b.n	800b5e4 <_printf_i+0xf4>
 800b688:	4826      	ldr	r0, [pc, #152]	@ (800b724 <_printf_i+0x234>)
 800b68a:	e7e9      	b.n	800b660 <_printf_i+0x170>
 800b68c:	6823      	ldr	r3, [r4, #0]
 800b68e:	f023 0320 	bic.w	r3, r3, #32
 800b692:	6023      	str	r3, [r4, #0]
 800b694:	e7f6      	b.n	800b684 <_printf_i+0x194>
 800b696:	4616      	mov	r6, r2
 800b698:	e7bd      	b.n	800b616 <_printf_i+0x126>
 800b69a:	6833      	ldr	r3, [r6, #0]
 800b69c:	6825      	ldr	r5, [r4, #0]
 800b69e:	6961      	ldr	r1, [r4, #20]
 800b6a0:	1d18      	adds	r0, r3, #4
 800b6a2:	6030      	str	r0, [r6, #0]
 800b6a4:	062e      	lsls	r6, r5, #24
 800b6a6:	681b      	ldr	r3, [r3, #0]
 800b6a8:	d501      	bpl.n	800b6ae <_printf_i+0x1be>
 800b6aa:	6019      	str	r1, [r3, #0]
 800b6ac:	e002      	b.n	800b6b4 <_printf_i+0x1c4>
 800b6ae:	0668      	lsls	r0, r5, #25
 800b6b0:	d5fb      	bpl.n	800b6aa <_printf_i+0x1ba>
 800b6b2:	8019      	strh	r1, [r3, #0]
 800b6b4:	2300      	movs	r3, #0
 800b6b6:	6123      	str	r3, [r4, #16]
 800b6b8:	4616      	mov	r6, r2
 800b6ba:	e7bc      	b.n	800b636 <_printf_i+0x146>
 800b6bc:	6833      	ldr	r3, [r6, #0]
 800b6be:	1d1a      	adds	r2, r3, #4
 800b6c0:	6032      	str	r2, [r6, #0]
 800b6c2:	681e      	ldr	r6, [r3, #0]
 800b6c4:	6862      	ldr	r2, [r4, #4]
 800b6c6:	2100      	movs	r1, #0
 800b6c8:	4630      	mov	r0, r6
 800b6ca:	f7f4 fd89 	bl	80001e0 <memchr>
 800b6ce:	b108      	cbz	r0, 800b6d4 <_printf_i+0x1e4>
 800b6d0:	1b80      	subs	r0, r0, r6
 800b6d2:	6060      	str	r0, [r4, #4]
 800b6d4:	6863      	ldr	r3, [r4, #4]
 800b6d6:	6123      	str	r3, [r4, #16]
 800b6d8:	2300      	movs	r3, #0
 800b6da:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b6de:	e7aa      	b.n	800b636 <_printf_i+0x146>
 800b6e0:	6923      	ldr	r3, [r4, #16]
 800b6e2:	4632      	mov	r2, r6
 800b6e4:	4649      	mov	r1, r9
 800b6e6:	4640      	mov	r0, r8
 800b6e8:	47d0      	blx	sl
 800b6ea:	3001      	adds	r0, #1
 800b6ec:	d0ad      	beq.n	800b64a <_printf_i+0x15a>
 800b6ee:	6823      	ldr	r3, [r4, #0]
 800b6f0:	079b      	lsls	r3, r3, #30
 800b6f2:	d413      	bmi.n	800b71c <_printf_i+0x22c>
 800b6f4:	68e0      	ldr	r0, [r4, #12]
 800b6f6:	9b03      	ldr	r3, [sp, #12]
 800b6f8:	4298      	cmp	r0, r3
 800b6fa:	bfb8      	it	lt
 800b6fc:	4618      	movlt	r0, r3
 800b6fe:	e7a6      	b.n	800b64e <_printf_i+0x15e>
 800b700:	2301      	movs	r3, #1
 800b702:	4632      	mov	r2, r6
 800b704:	4649      	mov	r1, r9
 800b706:	4640      	mov	r0, r8
 800b708:	47d0      	blx	sl
 800b70a:	3001      	adds	r0, #1
 800b70c:	d09d      	beq.n	800b64a <_printf_i+0x15a>
 800b70e:	3501      	adds	r5, #1
 800b710:	68e3      	ldr	r3, [r4, #12]
 800b712:	9903      	ldr	r1, [sp, #12]
 800b714:	1a5b      	subs	r3, r3, r1
 800b716:	42ab      	cmp	r3, r5
 800b718:	dcf2      	bgt.n	800b700 <_printf_i+0x210>
 800b71a:	e7eb      	b.n	800b6f4 <_printf_i+0x204>
 800b71c:	2500      	movs	r5, #0
 800b71e:	f104 0619 	add.w	r6, r4, #25
 800b722:	e7f5      	b.n	800b710 <_printf_i+0x220>
 800b724:	0800c03c 	.word	0x0800c03c
 800b728:	0800c04d 	.word	0x0800c04d

0800b72c <__sflush_r>:
 800b72c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b730:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b734:	0716      	lsls	r6, r2, #28
 800b736:	4605      	mov	r5, r0
 800b738:	460c      	mov	r4, r1
 800b73a:	d454      	bmi.n	800b7e6 <__sflush_r+0xba>
 800b73c:	684b      	ldr	r3, [r1, #4]
 800b73e:	2b00      	cmp	r3, #0
 800b740:	dc02      	bgt.n	800b748 <__sflush_r+0x1c>
 800b742:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800b744:	2b00      	cmp	r3, #0
 800b746:	dd48      	ble.n	800b7da <__sflush_r+0xae>
 800b748:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b74a:	2e00      	cmp	r6, #0
 800b74c:	d045      	beq.n	800b7da <__sflush_r+0xae>
 800b74e:	2300      	movs	r3, #0
 800b750:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800b754:	682f      	ldr	r7, [r5, #0]
 800b756:	6a21      	ldr	r1, [r4, #32]
 800b758:	602b      	str	r3, [r5, #0]
 800b75a:	d030      	beq.n	800b7be <__sflush_r+0x92>
 800b75c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800b75e:	89a3      	ldrh	r3, [r4, #12]
 800b760:	0759      	lsls	r1, r3, #29
 800b762:	d505      	bpl.n	800b770 <__sflush_r+0x44>
 800b764:	6863      	ldr	r3, [r4, #4]
 800b766:	1ad2      	subs	r2, r2, r3
 800b768:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800b76a:	b10b      	cbz	r3, 800b770 <__sflush_r+0x44>
 800b76c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800b76e:	1ad2      	subs	r2, r2, r3
 800b770:	2300      	movs	r3, #0
 800b772:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800b774:	6a21      	ldr	r1, [r4, #32]
 800b776:	4628      	mov	r0, r5
 800b778:	47b0      	blx	r6
 800b77a:	1c43      	adds	r3, r0, #1
 800b77c:	89a3      	ldrh	r3, [r4, #12]
 800b77e:	d106      	bne.n	800b78e <__sflush_r+0x62>
 800b780:	6829      	ldr	r1, [r5, #0]
 800b782:	291d      	cmp	r1, #29
 800b784:	d82b      	bhi.n	800b7de <__sflush_r+0xb2>
 800b786:	4a2a      	ldr	r2, [pc, #168]	@ (800b830 <__sflush_r+0x104>)
 800b788:	40ca      	lsrs	r2, r1
 800b78a:	07d6      	lsls	r6, r2, #31
 800b78c:	d527      	bpl.n	800b7de <__sflush_r+0xb2>
 800b78e:	2200      	movs	r2, #0
 800b790:	6062      	str	r2, [r4, #4]
 800b792:	04d9      	lsls	r1, r3, #19
 800b794:	6922      	ldr	r2, [r4, #16]
 800b796:	6022      	str	r2, [r4, #0]
 800b798:	d504      	bpl.n	800b7a4 <__sflush_r+0x78>
 800b79a:	1c42      	adds	r2, r0, #1
 800b79c:	d101      	bne.n	800b7a2 <__sflush_r+0x76>
 800b79e:	682b      	ldr	r3, [r5, #0]
 800b7a0:	b903      	cbnz	r3, 800b7a4 <__sflush_r+0x78>
 800b7a2:	6560      	str	r0, [r4, #84]	@ 0x54
 800b7a4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b7a6:	602f      	str	r7, [r5, #0]
 800b7a8:	b1b9      	cbz	r1, 800b7da <__sflush_r+0xae>
 800b7aa:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800b7ae:	4299      	cmp	r1, r3
 800b7b0:	d002      	beq.n	800b7b8 <__sflush_r+0x8c>
 800b7b2:	4628      	mov	r0, r5
 800b7b4:	f7ff fbd6 	bl	800af64 <_free_r>
 800b7b8:	2300      	movs	r3, #0
 800b7ba:	6363      	str	r3, [r4, #52]	@ 0x34
 800b7bc:	e00d      	b.n	800b7da <__sflush_r+0xae>
 800b7be:	2301      	movs	r3, #1
 800b7c0:	4628      	mov	r0, r5
 800b7c2:	47b0      	blx	r6
 800b7c4:	4602      	mov	r2, r0
 800b7c6:	1c50      	adds	r0, r2, #1
 800b7c8:	d1c9      	bne.n	800b75e <__sflush_r+0x32>
 800b7ca:	682b      	ldr	r3, [r5, #0]
 800b7cc:	2b00      	cmp	r3, #0
 800b7ce:	d0c6      	beq.n	800b75e <__sflush_r+0x32>
 800b7d0:	2b1d      	cmp	r3, #29
 800b7d2:	d001      	beq.n	800b7d8 <__sflush_r+0xac>
 800b7d4:	2b16      	cmp	r3, #22
 800b7d6:	d11e      	bne.n	800b816 <__sflush_r+0xea>
 800b7d8:	602f      	str	r7, [r5, #0]
 800b7da:	2000      	movs	r0, #0
 800b7dc:	e022      	b.n	800b824 <__sflush_r+0xf8>
 800b7de:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b7e2:	b21b      	sxth	r3, r3
 800b7e4:	e01b      	b.n	800b81e <__sflush_r+0xf2>
 800b7e6:	690f      	ldr	r7, [r1, #16]
 800b7e8:	2f00      	cmp	r7, #0
 800b7ea:	d0f6      	beq.n	800b7da <__sflush_r+0xae>
 800b7ec:	0793      	lsls	r3, r2, #30
 800b7ee:	680e      	ldr	r6, [r1, #0]
 800b7f0:	bf08      	it	eq
 800b7f2:	694b      	ldreq	r3, [r1, #20]
 800b7f4:	600f      	str	r7, [r1, #0]
 800b7f6:	bf18      	it	ne
 800b7f8:	2300      	movne	r3, #0
 800b7fa:	eba6 0807 	sub.w	r8, r6, r7
 800b7fe:	608b      	str	r3, [r1, #8]
 800b800:	f1b8 0f00 	cmp.w	r8, #0
 800b804:	dde9      	ble.n	800b7da <__sflush_r+0xae>
 800b806:	6a21      	ldr	r1, [r4, #32]
 800b808:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800b80a:	4643      	mov	r3, r8
 800b80c:	463a      	mov	r2, r7
 800b80e:	4628      	mov	r0, r5
 800b810:	47b0      	blx	r6
 800b812:	2800      	cmp	r0, #0
 800b814:	dc08      	bgt.n	800b828 <__sflush_r+0xfc>
 800b816:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b81a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b81e:	81a3      	strh	r3, [r4, #12]
 800b820:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b824:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b828:	4407      	add	r7, r0
 800b82a:	eba8 0800 	sub.w	r8, r8, r0
 800b82e:	e7e7      	b.n	800b800 <__sflush_r+0xd4>
 800b830:	20400001 	.word	0x20400001

0800b834 <_fflush_r>:
 800b834:	b538      	push	{r3, r4, r5, lr}
 800b836:	690b      	ldr	r3, [r1, #16]
 800b838:	4605      	mov	r5, r0
 800b83a:	460c      	mov	r4, r1
 800b83c:	b913      	cbnz	r3, 800b844 <_fflush_r+0x10>
 800b83e:	2500      	movs	r5, #0
 800b840:	4628      	mov	r0, r5
 800b842:	bd38      	pop	{r3, r4, r5, pc}
 800b844:	b118      	cbz	r0, 800b84e <_fflush_r+0x1a>
 800b846:	6a03      	ldr	r3, [r0, #32]
 800b848:	b90b      	cbnz	r3, 800b84e <_fflush_r+0x1a>
 800b84a:	f7ff fa41 	bl	800acd0 <__sinit>
 800b84e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800b852:	2b00      	cmp	r3, #0
 800b854:	d0f3      	beq.n	800b83e <_fflush_r+0xa>
 800b856:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800b858:	07d0      	lsls	r0, r2, #31
 800b85a:	d404      	bmi.n	800b866 <_fflush_r+0x32>
 800b85c:	0599      	lsls	r1, r3, #22
 800b85e:	d402      	bmi.n	800b866 <_fflush_r+0x32>
 800b860:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b862:	f7ff fb5e 	bl	800af22 <__retarget_lock_acquire_recursive>
 800b866:	4628      	mov	r0, r5
 800b868:	4621      	mov	r1, r4
 800b86a:	f7ff ff5f 	bl	800b72c <__sflush_r>
 800b86e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b870:	07da      	lsls	r2, r3, #31
 800b872:	4605      	mov	r5, r0
 800b874:	d4e4      	bmi.n	800b840 <_fflush_r+0xc>
 800b876:	89a3      	ldrh	r3, [r4, #12]
 800b878:	059b      	lsls	r3, r3, #22
 800b87a:	d4e1      	bmi.n	800b840 <_fflush_r+0xc>
 800b87c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b87e:	f7ff fb51 	bl	800af24 <__retarget_lock_release_recursive>
 800b882:	e7dd      	b.n	800b840 <_fflush_r+0xc>

0800b884 <fiprintf>:
 800b884:	b40e      	push	{r1, r2, r3}
 800b886:	b503      	push	{r0, r1, lr}
 800b888:	4601      	mov	r1, r0
 800b88a:	ab03      	add	r3, sp, #12
 800b88c:	4805      	ldr	r0, [pc, #20]	@ (800b8a4 <fiprintf+0x20>)
 800b88e:	f853 2b04 	ldr.w	r2, [r3], #4
 800b892:	6800      	ldr	r0, [r0, #0]
 800b894:	9301      	str	r3, [sp, #4]
 800b896:	f000 f89d 	bl	800b9d4 <_vfiprintf_r>
 800b89a:	b002      	add	sp, #8
 800b89c:	f85d eb04 	ldr.w	lr, [sp], #4
 800b8a0:	b003      	add	sp, #12
 800b8a2:	4770      	bx	lr
 800b8a4:	20000188 	.word	0x20000188

0800b8a8 <memmove>:
 800b8a8:	4288      	cmp	r0, r1
 800b8aa:	b510      	push	{r4, lr}
 800b8ac:	eb01 0402 	add.w	r4, r1, r2
 800b8b0:	d902      	bls.n	800b8b8 <memmove+0x10>
 800b8b2:	4284      	cmp	r4, r0
 800b8b4:	4623      	mov	r3, r4
 800b8b6:	d807      	bhi.n	800b8c8 <memmove+0x20>
 800b8b8:	1e43      	subs	r3, r0, #1
 800b8ba:	42a1      	cmp	r1, r4
 800b8bc:	d008      	beq.n	800b8d0 <memmove+0x28>
 800b8be:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b8c2:	f803 2f01 	strb.w	r2, [r3, #1]!
 800b8c6:	e7f8      	b.n	800b8ba <memmove+0x12>
 800b8c8:	4402      	add	r2, r0
 800b8ca:	4601      	mov	r1, r0
 800b8cc:	428a      	cmp	r2, r1
 800b8ce:	d100      	bne.n	800b8d2 <memmove+0x2a>
 800b8d0:	bd10      	pop	{r4, pc}
 800b8d2:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800b8d6:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800b8da:	e7f7      	b.n	800b8cc <memmove+0x24>

0800b8dc <_sbrk_r>:
 800b8dc:	b538      	push	{r3, r4, r5, lr}
 800b8de:	4d06      	ldr	r5, [pc, #24]	@ (800b8f8 <_sbrk_r+0x1c>)
 800b8e0:	2300      	movs	r3, #0
 800b8e2:	4604      	mov	r4, r0
 800b8e4:	4608      	mov	r0, r1
 800b8e6:	602b      	str	r3, [r5, #0]
 800b8e8:	f7f4 ff88 	bl	80007fc <_sbrk>
 800b8ec:	1c43      	adds	r3, r0, #1
 800b8ee:	d102      	bne.n	800b8f6 <_sbrk_r+0x1a>
 800b8f0:	682b      	ldr	r3, [r5, #0]
 800b8f2:	b103      	cbz	r3, 800b8f6 <_sbrk_r+0x1a>
 800b8f4:	6023      	str	r3, [r4, #0]
 800b8f6:	bd38      	pop	{r3, r4, r5, pc}
 800b8f8:	200016c4 	.word	0x200016c4

0800b8fc <memcpy>:
 800b8fc:	440a      	add	r2, r1
 800b8fe:	4291      	cmp	r1, r2
 800b900:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800b904:	d100      	bne.n	800b908 <memcpy+0xc>
 800b906:	4770      	bx	lr
 800b908:	b510      	push	{r4, lr}
 800b90a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b90e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b912:	4291      	cmp	r1, r2
 800b914:	d1f9      	bne.n	800b90a <memcpy+0xe>
 800b916:	bd10      	pop	{r4, pc}

0800b918 <abort>:
 800b918:	b508      	push	{r3, lr}
 800b91a:	2006      	movs	r0, #6
 800b91c:	f000 fa2e 	bl	800bd7c <raise>
 800b920:	2001      	movs	r0, #1
 800b922:	f7f4 fef3 	bl	800070c <_exit>

0800b926 <_realloc_r>:
 800b926:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b92a:	4607      	mov	r7, r0
 800b92c:	4614      	mov	r4, r2
 800b92e:	460d      	mov	r5, r1
 800b930:	b921      	cbnz	r1, 800b93c <_realloc_r+0x16>
 800b932:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800b936:	4611      	mov	r1, r2
 800b938:	f7ff bb88 	b.w	800b04c <_malloc_r>
 800b93c:	b92a      	cbnz	r2, 800b94a <_realloc_r+0x24>
 800b93e:	f7ff fb11 	bl	800af64 <_free_r>
 800b942:	4625      	mov	r5, r4
 800b944:	4628      	mov	r0, r5
 800b946:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b94a:	f000 fa33 	bl	800bdb4 <_malloc_usable_size_r>
 800b94e:	4284      	cmp	r4, r0
 800b950:	4606      	mov	r6, r0
 800b952:	d802      	bhi.n	800b95a <_realloc_r+0x34>
 800b954:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800b958:	d8f4      	bhi.n	800b944 <_realloc_r+0x1e>
 800b95a:	4621      	mov	r1, r4
 800b95c:	4638      	mov	r0, r7
 800b95e:	f7ff fb75 	bl	800b04c <_malloc_r>
 800b962:	4680      	mov	r8, r0
 800b964:	b908      	cbnz	r0, 800b96a <_realloc_r+0x44>
 800b966:	4645      	mov	r5, r8
 800b968:	e7ec      	b.n	800b944 <_realloc_r+0x1e>
 800b96a:	42b4      	cmp	r4, r6
 800b96c:	4622      	mov	r2, r4
 800b96e:	4629      	mov	r1, r5
 800b970:	bf28      	it	cs
 800b972:	4632      	movcs	r2, r6
 800b974:	f7ff ffc2 	bl	800b8fc <memcpy>
 800b978:	4629      	mov	r1, r5
 800b97a:	4638      	mov	r0, r7
 800b97c:	f7ff faf2 	bl	800af64 <_free_r>
 800b980:	e7f1      	b.n	800b966 <_realloc_r+0x40>

0800b982 <__sfputc_r>:
 800b982:	6893      	ldr	r3, [r2, #8]
 800b984:	3b01      	subs	r3, #1
 800b986:	2b00      	cmp	r3, #0
 800b988:	b410      	push	{r4}
 800b98a:	6093      	str	r3, [r2, #8]
 800b98c:	da08      	bge.n	800b9a0 <__sfputc_r+0x1e>
 800b98e:	6994      	ldr	r4, [r2, #24]
 800b990:	42a3      	cmp	r3, r4
 800b992:	db01      	blt.n	800b998 <__sfputc_r+0x16>
 800b994:	290a      	cmp	r1, #10
 800b996:	d103      	bne.n	800b9a0 <__sfputc_r+0x1e>
 800b998:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b99c:	f000 b932 	b.w	800bc04 <__swbuf_r>
 800b9a0:	6813      	ldr	r3, [r2, #0]
 800b9a2:	1c58      	adds	r0, r3, #1
 800b9a4:	6010      	str	r0, [r2, #0]
 800b9a6:	7019      	strb	r1, [r3, #0]
 800b9a8:	4608      	mov	r0, r1
 800b9aa:	f85d 4b04 	ldr.w	r4, [sp], #4
 800b9ae:	4770      	bx	lr

0800b9b0 <__sfputs_r>:
 800b9b0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800b9b2:	4606      	mov	r6, r0
 800b9b4:	460f      	mov	r7, r1
 800b9b6:	4614      	mov	r4, r2
 800b9b8:	18d5      	adds	r5, r2, r3
 800b9ba:	42ac      	cmp	r4, r5
 800b9bc:	d101      	bne.n	800b9c2 <__sfputs_r+0x12>
 800b9be:	2000      	movs	r0, #0
 800b9c0:	e007      	b.n	800b9d2 <__sfputs_r+0x22>
 800b9c2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b9c6:	463a      	mov	r2, r7
 800b9c8:	4630      	mov	r0, r6
 800b9ca:	f7ff ffda 	bl	800b982 <__sfputc_r>
 800b9ce:	1c43      	adds	r3, r0, #1
 800b9d0:	d1f3      	bne.n	800b9ba <__sfputs_r+0xa>
 800b9d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800b9d4 <_vfiprintf_r>:
 800b9d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b9d8:	460d      	mov	r5, r1
 800b9da:	b09d      	sub	sp, #116	@ 0x74
 800b9dc:	4614      	mov	r4, r2
 800b9de:	4698      	mov	r8, r3
 800b9e0:	4606      	mov	r6, r0
 800b9e2:	b118      	cbz	r0, 800b9ec <_vfiprintf_r+0x18>
 800b9e4:	6a03      	ldr	r3, [r0, #32]
 800b9e6:	b90b      	cbnz	r3, 800b9ec <_vfiprintf_r+0x18>
 800b9e8:	f7ff f972 	bl	800acd0 <__sinit>
 800b9ec:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800b9ee:	07d9      	lsls	r1, r3, #31
 800b9f0:	d405      	bmi.n	800b9fe <_vfiprintf_r+0x2a>
 800b9f2:	89ab      	ldrh	r3, [r5, #12]
 800b9f4:	059a      	lsls	r2, r3, #22
 800b9f6:	d402      	bmi.n	800b9fe <_vfiprintf_r+0x2a>
 800b9f8:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800b9fa:	f7ff fa92 	bl	800af22 <__retarget_lock_acquire_recursive>
 800b9fe:	89ab      	ldrh	r3, [r5, #12]
 800ba00:	071b      	lsls	r3, r3, #28
 800ba02:	d501      	bpl.n	800ba08 <_vfiprintf_r+0x34>
 800ba04:	692b      	ldr	r3, [r5, #16]
 800ba06:	b99b      	cbnz	r3, 800ba30 <_vfiprintf_r+0x5c>
 800ba08:	4629      	mov	r1, r5
 800ba0a:	4630      	mov	r0, r6
 800ba0c:	f000 f938 	bl	800bc80 <__swsetup_r>
 800ba10:	b170      	cbz	r0, 800ba30 <_vfiprintf_r+0x5c>
 800ba12:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800ba14:	07dc      	lsls	r4, r3, #31
 800ba16:	d504      	bpl.n	800ba22 <_vfiprintf_r+0x4e>
 800ba18:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ba1c:	b01d      	add	sp, #116	@ 0x74
 800ba1e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba22:	89ab      	ldrh	r3, [r5, #12]
 800ba24:	0598      	lsls	r0, r3, #22
 800ba26:	d4f7      	bmi.n	800ba18 <_vfiprintf_r+0x44>
 800ba28:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800ba2a:	f7ff fa7b 	bl	800af24 <__retarget_lock_release_recursive>
 800ba2e:	e7f3      	b.n	800ba18 <_vfiprintf_r+0x44>
 800ba30:	2300      	movs	r3, #0
 800ba32:	9309      	str	r3, [sp, #36]	@ 0x24
 800ba34:	2320      	movs	r3, #32
 800ba36:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800ba3a:	f8cd 800c 	str.w	r8, [sp, #12]
 800ba3e:	2330      	movs	r3, #48	@ 0x30
 800ba40:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800bbf0 <_vfiprintf_r+0x21c>
 800ba44:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800ba48:	f04f 0901 	mov.w	r9, #1
 800ba4c:	4623      	mov	r3, r4
 800ba4e:	469a      	mov	sl, r3
 800ba50:	f813 2b01 	ldrb.w	r2, [r3], #1
 800ba54:	b10a      	cbz	r2, 800ba5a <_vfiprintf_r+0x86>
 800ba56:	2a25      	cmp	r2, #37	@ 0x25
 800ba58:	d1f9      	bne.n	800ba4e <_vfiprintf_r+0x7a>
 800ba5a:	ebba 0b04 	subs.w	fp, sl, r4
 800ba5e:	d00b      	beq.n	800ba78 <_vfiprintf_r+0xa4>
 800ba60:	465b      	mov	r3, fp
 800ba62:	4622      	mov	r2, r4
 800ba64:	4629      	mov	r1, r5
 800ba66:	4630      	mov	r0, r6
 800ba68:	f7ff ffa2 	bl	800b9b0 <__sfputs_r>
 800ba6c:	3001      	adds	r0, #1
 800ba6e:	f000 80a7 	beq.w	800bbc0 <_vfiprintf_r+0x1ec>
 800ba72:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800ba74:	445a      	add	r2, fp
 800ba76:	9209      	str	r2, [sp, #36]	@ 0x24
 800ba78:	f89a 3000 	ldrb.w	r3, [sl]
 800ba7c:	2b00      	cmp	r3, #0
 800ba7e:	f000 809f 	beq.w	800bbc0 <_vfiprintf_r+0x1ec>
 800ba82:	2300      	movs	r3, #0
 800ba84:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800ba88:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800ba8c:	f10a 0a01 	add.w	sl, sl, #1
 800ba90:	9304      	str	r3, [sp, #16]
 800ba92:	9307      	str	r3, [sp, #28]
 800ba94:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800ba98:	931a      	str	r3, [sp, #104]	@ 0x68
 800ba9a:	4654      	mov	r4, sl
 800ba9c:	2205      	movs	r2, #5
 800ba9e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800baa2:	4853      	ldr	r0, [pc, #332]	@ (800bbf0 <_vfiprintf_r+0x21c>)
 800baa4:	f7f4 fb9c 	bl	80001e0 <memchr>
 800baa8:	9a04      	ldr	r2, [sp, #16]
 800baaa:	b9d8      	cbnz	r0, 800bae4 <_vfiprintf_r+0x110>
 800baac:	06d1      	lsls	r1, r2, #27
 800baae:	bf44      	itt	mi
 800bab0:	2320      	movmi	r3, #32
 800bab2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bab6:	0713      	lsls	r3, r2, #28
 800bab8:	bf44      	itt	mi
 800baba:	232b      	movmi	r3, #43	@ 0x2b
 800babc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800bac0:	f89a 3000 	ldrb.w	r3, [sl]
 800bac4:	2b2a      	cmp	r3, #42	@ 0x2a
 800bac6:	d015      	beq.n	800baf4 <_vfiprintf_r+0x120>
 800bac8:	9a07      	ldr	r2, [sp, #28]
 800baca:	4654      	mov	r4, sl
 800bacc:	2000      	movs	r0, #0
 800bace:	f04f 0c0a 	mov.w	ip, #10
 800bad2:	4621      	mov	r1, r4
 800bad4:	f811 3b01 	ldrb.w	r3, [r1], #1
 800bad8:	3b30      	subs	r3, #48	@ 0x30
 800bada:	2b09      	cmp	r3, #9
 800badc:	d94b      	bls.n	800bb76 <_vfiprintf_r+0x1a2>
 800bade:	b1b0      	cbz	r0, 800bb0e <_vfiprintf_r+0x13a>
 800bae0:	9207      	str	r2, [sp, #28]
 800bae2:	e014      	b.n	800bb0e <_vfiprintf_r+0x13a>
 800bae4:	eba0 0308 	sub.w	r3, r0, r8
 800bae8:	fa09 f303 	lsl.w	r3, r9, r3
 800baec:	4313      	orrs	r3, r2
 800baee:	9304      	str	r3, [sp, #16]
 800baf0:	46a2      	mov	sl, r4
 800baf2:	e7d2      	b.n	800ba9a <_vfiprintf_r+0xc6>
 800baf4:	9b03      	ldr	r3, [sp, #12]
 800baf6:	1d19      	adds	r1, r3, #4
 800baf8:	681b      	ldr	r3, [r3, #0]
 800bafa:	9103      	str	r1, [sp, #12]
 800bafc:	2b00      	cmp	r3, #0
 800bafe:	bfbb      	ittet	lt
 800bb00:	425b      	neglt	r3, r3
 800bb02:	f042 0202 	orrlt.w	r2, r2, #2
 800bb06:	9307      	strge	r3, [sp, #28]
 800bb08:	9307      	strlt	r3, [sp, #28]
 800bb0a:	bfb8      	it	lt
 800bb0c:	9204      	strlt	r2, [sp, #16]
 800bb0e:	7823      	ldrb	r3, [r4, #0]
 800bb10:	2b2e      	cmp	r3, #46	@ 0x2e
 800bb12:	d10a      	bne.n	800bb2a <_vfiprintf_r+0x156>
 800bb14:	7863      	ldrb	r3, [r4, #1]
 800bb16:	2b2a      	cmp	r3, #42	@ 0x2a
 800bb18:	d132      	bne.n	800bb80 <_vfiprintf_r+0x1ac>
 800bb1a:	9b03      	ldr	r3, [sp, #12]
 800bb1c:	1d1a      	adds	r2, r3, #4
 800bb1e:	681b      	ldr	r3, [r3, #0]
 800bb20:	9203      	str	r2, [sp, #12]
 800bb22:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800bb26:	3402      	adds	r4, #2
 800bb28:	9305      	str	r3, [sp, #20]
 800bb2a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800bc00 <_vfiprintf_r+0x22c>
 800bb2e:	7821      	ldrb	r1, [r4, #0]
 800bb30:	2203      	movs	r2, #3
 800bb32:	4650      	mov	r0, sl
 800bb34:	f7f4 fb54 	bl	80001e0 <memchr>
 800bb38:	b138      	cbz	r0, 800bb4a <_vfiprintf_r+0x176>
 800bb3a:	9b04      	ldr	r3, [sp, #16]
 800bb3c:	eba0 000a 	sub.w	r0, r0, sl
 800bb40:	2240      	movs	r2, #64	@ 0x40
 800bb42:	4082      	lsls	r2, r0
 800bb44:	4313      	orrs	r3, r2
 800bb46:	3401      	adds	r4, #1
 800bb48:	9304      	str	r3, [sp, #16]
 800bb4a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800bb4e:	4829      	ldr	r0, [pc, #164]	@ (800bbf4 <_vfiprintf_r+0x220>)
 800bb50:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800bb54:	2206      	movs	r2, #6
 800bb56:	f7f4 fb43 	bl	80001e0 <memchr>
 800bb5a:	2800      	cmp	r0, #0
 800bb5c:	d03f      	beq.n	800bbde <_vfiprintf_r+0x20a>
 800bb5e:	4b26      	ldr	r3, [pc, #152]	@ (800bbf8 <_vfiprintf_r+0x224>)
 800bb60:	bb1b      	cbnz	r3, 800bbaa <_vfiprintf_r+0x1d6>
 800bb62:	9b03      	ldr	r3, [sp, #12]
 800bb64:	3307      	adds	r3, #7
 800bb66:	f023 0307 	bic.w	r3, r3, #7
 800bb6a:	3308      	adds	r3, #8
 800bb6c:	9303      	str	r3, [sp, #12]
 800bb6e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bb70:	443b      	add	r3, r7
 800bb72:	9309      	str	r3, [sp, #36]	@ 0x24
 800bb74:	e76a      	b.n	800ba4c <_vfiprintf_r+0x78>
 800bb76:	fb0c 3202 	mla	r2, ip, r2, r3
 800bb7a:	460c      	mov	r4, r1
 800bb7c:	2001      	movs	r0, #1
 800bb7e:	e7a8      	b.n	800bad2 <_vfiprintf_r+0xfe>
 800bb80:	2300      	movs	r3, #0
 800bb82:	3401      	adds	r4, #1
 800bb84:	9305      	str	r3, [sp, #20]
 800bb86:	4619      	mov	r1, r3
 800bb88:	f04f 0c0a 	mov.w	ip, #10
 800bb8c:	4620      	mov	r0, r4
 800bb8e:	f810 2b01 	ldrb.w	r2, [r0], #1
 800bb92:	3a30      	subs	r2, #48	@ 0x30
 800bb94:	2a09      	cmp	r2, #9
 800bb96:	d903      	bls.n	800bba0 <_vfiprintf_r+0x1cc>
 800bb98:	2b00      	cmp	r3, #0
 800bb9a:	d0c6      	beq.n	800bb2a <_vfiprintf_r+0x156>
 800bb9c:	9105      	str	r1, [sp, #20]
 800bb9e:	e7c4      	b.n	800bb2a <_vfiprintf_r+0x156>
 800bba0:	fb0c 2101 	mla	r1, ip, r1, r2
 800bba4:	4604      	mov	r4, r0
 800bba6:	2301      	movs	r3, #1
 800bba8:	e7f0      	b.n	800bb8c <_vfiprintf_r+0x1b8>
 800bbaa:	ab03      	add	r3, sp, #12
 800bbac:	9300      	str	r3, [sp, #0]
 800bbae:	462a      	mov	r2, r5
 800bbb0:	4b12      	ldr	r3, [pc, #72]	@ (800bbfc <_vfiprintf_r+0x228>)
 800bbb2:	a904      	add	r1, sp, #16
 800bbb4:	4630      	mov	r0, r6
 800bbb6:	f3af 8000 	nop.w
 800bbba:	4607      	mov	r7, r0
 800bbbc:	1c78      	adds	r0, r7, #1
 800bbbe:	d1d6      	bne.n	800bb6e <_vfiprintf_r+0x19a>
 800bbc0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800bbc2:	07d9      	lsls	r1, r3, #31
 800bbc4:	d405      	bmi.n	800bbd2 <_vfiprintf_r+0x1fe>
 800bbc6:	89ab      	ldrh	r3, [r5, #12]
 800bbc8:	059a      	lsls	r2, r3, #22
 800bbca:	d402      	bmi.n	800bbd2 <_vfiprintf_r+0x1fe>
 800bbcc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800bbce:	f7ff f9a9 	bl	800af24 <__retarget_lock_release_recursive>
 800bbd2:	89ab      	ldrh	r3, [r5, #12]
 800bbd4:	065b      	lsls	r3, r3, #25
 800bbd6:	f53f af1f 	bmi.w	800ba18 <_vfiprintf_r+0x44>
 800bbda:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800bbdc:	e71e      	b.n	800ba1c <_vfiprintf_r+0x48>
 800bbde:	ab03      	add	r3, sp, #12
 800bbe0:	9300      	str	r3, [sp, #0]
 800bbe2:	462a      	mov	r2, r5
 800bbe4:	4b05      	ldr	r3, [pc, #20]	@ (800bbfc <_vfiprintf_r+0x228>)
 800bbe6:	a904      	add	r1, sp, #16
 800bbe8:	4630      	mov	r0, r6
 800bbea:	f7ff fc81 	bl	800b4f0 <_printf_i>
 800bbee:	e7e4      	b.n	800bbba <_vfiprintf_r+0x1e6>
 800bbf0:	0800c02b 	.word	0x0800c02b
 800bbf4:	0800c035 	.word	0x0800c035
 800bbf8:	00000000 	.word	0x00000000
 800bbfc:	0800b9b1 	.word	0x0800b9b1
 800bc00:	0800c031 	.word	0x0800c031

0800bc04 <__swbuf_r>:
 800bc04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bc06:	460e      	mov	r6, r1
 800bc08:	4614      	mov	r4, r2
 800bc0a:	4605      	mov	r5, r0
 800bc0c:	b118      	cbz	r0, 800bc16 <__swbuf_r+0x12>
 800bc0e:	6a03      	ldr	r3, [r0, #32]
 800bc10:	b90b      	cbnz	r3, 800bc16 <__swbuf_r+0x12>
 800bc12:	f7ff f85d 	bl	800acd0 <__sinit>
 800bc16:	69a3      	ldr	r3, [r4, #24]
 800bc18:	60a3      	str	r3, [r4, #8]
 800bc1a:	89a3      	ldrh	r3, [r4, #12]
 800bc1c:	071a      	lsls	r2, r3, #28
 800bc1e:	d501      	bpl.n	800bc24 <__swbuf_r+0x20>
 800bc20:	6923      	ldr	r3, [r4, #16]
 800bc22:	b943      	cbnz	r3, 800bc36 <__swbuf_r+0x32>
 800bc24:	4621      	mov	r1, r4
 800bc26:	4628      	mov	r0, r5
 800bc28:	f000 f82a 	bl	800bc80 <__swsetup_r>
 800bc2c:	b118      	cbz	r0, 800bc36 <__swbuf_r+0x32>
 800bc2e:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800bc32:	4638      	mov	r0, r7
 800bc34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800bc36:	6823      	ldr	r3, [r4, #0]
 800bc38:	6922      	ldr	r2, [r4, #16]
 800bc3a:	1a98      	subs	r0, r3, r2
 800bc3c:	6963      	ldr	r3, [r4, #20]
 800bc3e:	b2f6      	uxtb	r6, r6
 800bc40:	4283      	cmp	r3, r0
 800bc42:	4637      	mov	r7, r6
 800bc44:	dc05      	bgt.n	800bc52 <__swbuf_r+0x4e>
 800bc46:	4621      	mov	r1, r4
 800bc48:	4628      	mov	r0, r5
 800bc4a:	f7ff fdf3 	bl	800b834 <_fflush_r>
 800bc4e:	2800      	cmp	r0, #0
 800bc50:	d1ed      	bne.n	800bc2e <__swbuf_r+0x2a>
 800bc52:	68a3      	ldr	r3, [r4, #8]
 800bc54:	3b01      	subs	r3, #1
 800bc56:	60a3      	str	r3, [r4, #8]
 800bc58:	6823      	ldr	r3, [r4, #0]
 800bc5a:	1c5a      	adds	r2, r3, #1
 800bc5c:	6022      	str	r2, [r4, #0]
 800bc5e:	701e      	strb	r6, [r3, #0]
 800bc60:	6962      	ldr	r2, [r4, #20]
 800bc62:	1c43      	adds	r3, r0, #1
 800bc64:	429a      	cmp	r2, r3
 800bc66:	d004      	beq.n	800bc72 <__swbuf_r+0x6e>
 800bc68:	89a3      	ldrh	r3, [r4, #12]
 800bc6a:	07db      	lsls	r3, r3, #31
 800bc6c:	d5e1      	bpl.n	800bc32 <__swbuf_r+0x2e>
 800bc6e:	2e0a      	cmp	r6, #10
 800bc70:	d1df      	bne.n	800bc32 <__swbuf_r+0x2e>
 800bc72:	4621      	mov	r1, r4
 800bc74:	4628      	mov	r0, r5
 800bc76:	f7ff fddd 	bl	800b834 <_fflush_r>
 800bc7a:	2800      	cmp	r0, #0
 800bc7c:	d0d9      	beq.n	800bc32 <__swbuf_r+0x2e>
 800bc7e:	e7d6      	b.n	800bc2e <__swbuf_r+0x2a>

0800bc80 <__swsetup_r>:
 800bc80:	b538      	push	{r3, r4, r5, lr}
 800bc82:	4b29      	ldr	r3, [pc, #164]	@ (800bd28 <__swsetup_r+0xa8>)
 800bc84:	4605      	mov	r5, r0
 800bc86:	6818      	ldr	r0, [r3, #0]
 800bc88:	460c      	mov	r4, r1
 800bc8a:	b118      	cbz	r0, 800bc94 <__swsetup_r+0x14>
 800bc8c:	6a03      	ldr	r3, [r0, #32]
 800bc8e:	b90b      	cbnz	r3, 800bc94 <__swsetup_r+0x14>
 800bc90:	f7ff f81e 	bl	800acd0 <__sinit>
 800bc94:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bc98:	0719      	lsls	r1, r3, #28
 800bc9a:	d422      	bmi.n	800bce2 <__swsetup_r+0x62>
 800bc9c:	06da      	lsls	r2, r3, #27
 800bc9e:	d407      	bmi.n	800bcb0 <__swsetup_r+0x30>
 800bca0:	2209      	movs	r2, #9
 800bca2:	602a      	str	r2, [r5, #0]
 800bca4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800bca8:	81a3      	strh	r3, [r4, #12]
 800bcaa:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bcae:	e033      	b.n	800bd18 <__swsetup_r+0x98>
 800bcb0:	0758      	lsls	r0, r3, #29
 800bcb2:	d512      	bpl.n	800bcda <__swsetup_r+0x5a>
 800bcb4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800bcb6:	b141      	cbz	r1, 800bcca <__swsetup_r+0x4a>
 800bcb8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800bcbc:	4299      	cmp	r1, r3
 800bcbe:	d002      	beq.n	800bcc6 <__swsetup_r+0x46>
 800bcc0:	4628      	mov	r0, r5
 800bcc2:	f7ff f94f 	bl	800af64 <_free_r>
 800bcc6:	2300      	movs	r3, #0
 800bcc8:	6363      	str	r3, [r4, #52]	@ 0x34
 800bcca:	89a3      	ldrh	r3, [r4, #12]
 800bccc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800bcd0:	81a3      	strh	r3, [r4, #12]
 800bcd2:	2300      	movs	r3, #0
 800bcd4:	6063      	str	r3, [r4, #4]
 800bcd6:	6923      	ldr	r3, [r4, #16]
 800bcd8:	6023      	str	r3, [r4, #0]
 800bcda:	89a3      	ldrh	r3, [r4, #12]
 800bcdc:	f043 0308 	orr.w	r3, r3, #8
 800bce0:	81a3      	strh	r3, [r4, #12]
 800bce2:	6923      	ldr	r3, [r4, #16]
 800bce4:	b94b      	cbnz	r3, 800bcfa <__swsetup_r+0x7a>
 800bce6:	89a3      	ldrh	r3, [r4, #12]
 800bce8:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800bcec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bcf0:	d003      	beq.n	800bcfa <__swsetup_r+0x7a>
 800bcf2:	4621      	mov	r1, r4
 800bcf4:	4628      	mov	r0, r5
 800bcf6:	f000 f88b 	bl	800be10 <__smakebuf_r>
 800bcfa:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800bcfe:	f013 0201 	ands.w	r2, r3, #1
 800bd02:	d00a      	beq.n	800bd1a <__swsetup_r+0x9a>
 800bd04:	2200      	movs	r2, #0
 800bd06:	60a2      	str	r2, [r4, #8]
 800bd08:	6962      	ldr	r2, [r4, #20]
 800bd0a:	4252      	negs	r2, r2
 800bd0c:	61a2      	str	r2, [r4, #24]
 800bd0e:	6922      	ldr	r2, [r4, #16]
 800bd10:	b942      	cbnz	r2, 800bd24 <__swsetup_r+0xa4>
 800bd12:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800bd16:	d1c5      	bne.n	800bca4 <__swsetup_r+0x24>
 800bd18:	bd38      	pop	{r3, r4, r5, pc}
 800bd1a:	0799      	lsls	r1, r3, #30
 800bd1c:	bf58      	it	pl
 800bd1e:	6962      	ldrpl	r2, [r4, #20]
 800bd20:	60a2      	str	r2, [r4, #8]
 800bd22:	e7f4      	b.n	800bd0e <__swsetup_r+0x8e>
 800bd24:	2000      	movs	r0, #0
 800bd26:	e7f7      	b.n	800bd18 <__swsetup_r+0x98>
 800bd28:	20000188 	.word	0x20000188

0800bd2c <_raise_r>:
 800bd2c:	291f      	cmp	r1, #31
 800bd2e:	b538      	push	{r3, r4, r5, lr}
 800bd30:	4605      	mov	r5, r0
 800bd32:	460c      	mov	r4, r1
 800bd34:	d904      	bls.n	800bd40 <_raise_r+0x14>
 800bd36:	2316      	movs	r3, #22
 800bd38:	6003      	str	r3, [r0, #0]
 800bd3a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800bd3e:	bd38      	pop	{r3, r4, r5, pc}
 800bd40:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800bd42:	b112      	cbz	r2, 800bd4a <_raise_r+0x1e>
 800bd44:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800bd48:	b94b      	cbnz	r3, 800bd5e <_raise_r+0x32>
 800bd4a:	4628      	mov	r0, r5
 800bd4c:	f000 f830 	bl	800bdb0 <_getpid_r>
 800bd50:	4622      	mov	r2, r4
 800bd52:	4601      	mov	r1, r0
 800bd54:	4628      	mov	r0, r5
 800bd56:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bd5a:	f000 b817 	b.w	800bd8c <_kill_r>
 800bd5e:	2b01      	cmp	r3, #1
 800bd60:	d00a      	beq.n	800bd78 <_raise_r+0x4c>
 800bd62:	1c59      	adds	r1, r3, #1
 800bd64:	d103      	bne.n	800bd6e <_raise_r+0x42>
 800bd66:	2316      	movs	r3, #22
 800bd68:	6003      	str	r3, [r0, #0]
 800bd6a:	2001      	movs	r0, #1
 800bd6c:	e7e7      	b.n	800bd3e <_raise_r+0x12>
 800bd6e:	2100      	movs	r1, #0
 800bd70:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800bd74:	4620      	mov	r0, r4
 800bd76:	4798      	blx	r3
 800bd78:	2000      	movs	r0, #0
 800bd7a:	e7e0      	b.n	800bd3e <_raise_r+0x12>

0800bd7c <raise>:
 800bd7c:	4b02      	ldr	r3, [pc, #8]	@ (800bd88 <raise+0xc>)
 800bd7e:	4601      	mov	r1, r0
 800bd80:	6818      	ldr	r0, [r3, #0]
 800bd82:	f7ff bfd3 	b.w	800bd2c <_raise_r>
 800bd86:	bf00      	nop
 800bd88:	20000188 	.word	0x20000188

0800bd8c <_kill_r>:
 800bd8c:	b538      	push	{r3, r4, r5, lr}
 800bd8e:	4d07      	ldr	r5, [pc, #28]	@ (800bdac <_kill_r+0x20>)
 800bd90:	2300      	movs	r3, #0
 800bd92:	4604      	mov	r4, r0
 800bd94:	4608      	mov	r0, r1
 800bd96:	4611      	mov	r1, r2
 800bd98:	602b      	str	r3, [r5, #0]
 800bd9a:	f7f4 fca7 	bl	80006ec <_kill>
 800bd9e:	1c43      	adds	r3, r0, #1
 800bda0:	d102      	bne.n	800bda8 <_kill_r+0x1c>
 800bda2:	682b      	ldr	r3, [r5, #0]
 800bda4:	b103      	cbz	r3, 800bda8 <_kill_r+0x1c>
 800bda6:	6023      	str	r3, [r4, #0]
 800bda8:	bd38      	pop	{r3, r4, r5, pc}
 800bdaa:	bf00      	nop
 800bdac:	200016c4 	.word	0x200016c4

0800bdb0 <_getpid_r>:
 800bdb0:	f7f4 bc94 	b.w	80006dc <_getpid>

0800bdb4 <_malloc_usable_size_r>:
 800bdb4:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bdb8:	1f18      	subs	r0, r3, #4
 800bdba:	2b00      	cmp	r3, #0
 800bdbc:	bfbc      	itt	lt
 800bdbe:	580b      	ldrlt	r3, [r1, r0]
 800bdc0:	18c0      	addlt	r0, r0, r3
 800bdc2:	4770      	bx	lr

0800bdc4 <__swhatbuf_r>:
 800bdc4:	b570      	push	{r4, r5, r6, lr}
 800bdc6:	460c      	mov	r4, r1
 800bdc8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bdcc:	2900      	cmp	r1, #0
 800bdce:	b096      	sub	sp, #88	@ 0x58
 800bdd0:	4615      	mov	r5, r2
 800bdd2:	461e      	mov	r6, r3
 800bdd4:	da0d      	bge.n	800bdf2 <__swhatbuf_r+0x2e>
 800bdd6:	89a3      	ldrh	r3, [r4, #12]
 800bdd8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800bddc:	f04f 0100 	mov.w	r1, #0
 800bde0:	bf14      	ite	ne
 800bde2:	2340      	movne	r3, #64	@ 0x40
 800bde4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800bde8:	2000      	movs	r0, #0
 800bdea:	6031      	str	r1, [r6, #0]
 800bdec:	602b      	str	r3, [r5, #0]
 800bdee:	b016      	add	sp, #88	@ 0x58
 800bdf0:	bd70      	pop	{r4, r5, r6, pc}
 800bdf2:	466a      	mov	r2, sp
 800bdf4:	f000 f848 	bl	800be88 <_fstat_r>
 800bdf8:	2800      	cmp	r0, #0
 800bdfa:	dbec      	blt.n	800bdd6 <__swhatbuf_r+0x12>
 800bdfc:	9901      	ldr	r1, [sp, #4]
 800bdfe:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800be02:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800be06:	4259      	negs	r1, r3
 800be08:	4159      	adcs	r1, r3
 800be0a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800be0e:	e7eb      	b.n	800bde8 <__swhatbuf_r+0x24>

0800be10 <__smakebuf_r>:
 800be10:	898b      	ldrh	r3, [r1, #12]
 800be12:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800be14:	079d      	lsls	r5, r3, #30
 800be16:	4606      	mov	r6, r0
 800be18:	460c      	mov	r4, r1
 800be1a:	d507      	bpl.n	800be2c <__smakebuf_r+0x1c>
 800be1c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800be20:	6023      	str	r3, [r4, #0]
 800be22:	6123      	str	r3, [r4, #16]
 800be24:	2301      	movs	r3, #1
 800be26:	6163      	str	r3, [r4, #20]
 800be28:	b003      	add	sp, #12
 800be2a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800be2c:	ab01      	add	r3, sp, #4
 800be2e:	466a      	mov	r2, sp
 800be30:	f7ff ffc8 	bl	800bdc4 <__swhatbuf_r>
 800be34:	9f00      	ldr	r7, [sp, #0]
 800be36:	4605      	mov	r5, r0
 800be38:	4639      	mov	r1, r7
 800be3a:	4630      	mov	r0, r6
 800be3c:	f7ff f906 	bl	800b04c <_malloc_r>
 800be40:	b948      	cbnz	r0, 800be56 <__smakebuf_r+0x46>
 800be42:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800be46:	059a      	lsls	r2, r3, #22
 800be48:	d4ee      	bmi.n	800be28 <__smakebuf_r+0x18>
 800be4a:	f023 0303 	bic.w	r3, r3, #3
 800be4e:	f043 0302 	orr.w	r3, r3, #2
 800be52:	81a3      	strh	r3, [r4, #12]
 800be54:	e7e2      	b.n	800be1c <__smakebuf_r+0xc>
 800be56:	89a3      	ldrh	r3, [r4, #12]
 800be58:	6020      	str	r0, [r4, #0]
 800be5a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800be5e:	81a3      	strh	r3, [r4, #12]
 800be60:	9b01      	ldr	r3, [sp, #4]
 800be62:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800be66:	b15b      	cbz	r3, 800be80 <__smakebuf_r+0x70>
 800be68:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800be6c:	4630      	mov	r0, r6
 800be6e:	f000 f81d 	bl	800beac <_isatty_r>
 800be72:	b128      	cbz	r0, 800be80 <__smakebuf_r+0x70>
 800be74:	89a3      	ldrh	r3, [r4, #12]
 800be76:	f023 0303 	bic.w	r3, r3, #3
 800be7a:	f043 0301 	orr.w	r3, r3, #1
 800be7e:	81a3      	strh	r3, [r4, #12]
 800be80:	89a3      	ldrh	r3, [r4, #12]
 800be82:	431d      	orrs	r5, r3
 800be84:	81a5      	strh	r5, [r4, #12]
 800be86:	e7cf      	b.n	800be28 <__smakebuf_r+0x18>

0800be88 <_fstat_r>:
 800be88:	b538      	push	{r3, r4, r5, lr}
 800be8a:	4d07      	ldr	r5, [pc, #28]	@ (800bea8 <_fstat_r+0x20>)
 800be8c:	2300      	movs	r3, #0
 800be8e:	4604      	mov	r4, r0
 800be90:	4608      	mov	r0, r1
 800be92:	4611      	mov	r1, r2
 800be94:	602b      	str	r3, [r5, #0]
 800be96:	f7f4 fc89 	bl	80007ac <_fstat>
 800be9a:	1c43      	adds	r3, r0, #1
 800be9c:	d102      	bne.n	800bea4 <_fstat_r+0x1c>
 800be9e:	682b      	ldr	r3, [r5, #0]
 800bea0:	b103      	cbz	r3, 800bea4 <_fstat_r+0x1c>
 800bea2:	6023      	str	r3, [r4, #0]
 800bea4:	bd38      	pop	{r3, r4, r5, pc}
 800bea6:	bf00      	nop
 800bea8:	200016c4 	.word	0x200016c4

0800beac <_isatty_r>:
 800beac:	b538      	push	{r3, r4, r5, lr}
 800beae:	4d06      	ldr	r5, [pc, #24]	@ (800bec8 <_isatty_r+0x1c>)
 800beb0:	2300      	movs	r3, #0
 800beb2:	4604      	mov	r4, r0
 800beb4:	4608      	mov	r0, r1
 800beb6:	602b      	str	r3, [r5, #0]
 800beb8:	f7f4 fc88 	bl	80007cc <_isatty>
 800bebc:	1c43      	adds	r3, r0, #1
 800bebe:	d102      	bne.n	800bec6 <_isatty_r+0x1a>
 800bec0:	682b      	ldr	r3, [r5, #0]
 800bec2:	b103      	cbz	r3, 800bec6 <_isatty_r+0x1a>
 800bec4:	6023      	str	r3, [r4, #0]
 800bec6:	bd38      	pop	{r3, r4, r5, pc}
 800bec8:	200016c4 	.word	0x200016c4

0800becc <_init>:
 800becc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bece:	bf00      	nop
 800bed0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bed2:	bc08      	pop	{r3}
 800bed4:	469e      	mov	lr, r3
 800bed6:	4770      	bx	lr

0800bed8 <_fini>:
 800bed8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800beda:	bf00      	nop
 800bedc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bede:	bc08      	pop	{r3}
 800bee0:	469e      	mov	lr, r3
 800bee2:	4770      	bx	lr
