\begin{table}[t]
\caption{Hardware Complexity Comparison between the Proposed DBE Architectures}
\label{tab: Synthesis Results}
\centering
\resizebox{\columnwidth}{!}{
\begin{tabular}{C{4.3cm} | C{2cm} | C{2cm} | C{2cm}}\hline\hline
                                                                           & \textbf{Baseline} & \textbf{Type 1} & \textbf{Type 2} \\\hline\hline
\begin{tabular}[c]{@{}c@{}}Gate Count\\(Including F/F Buffer)\end{tabular} & 
\begin{tabular}[c]{@{}c@{}}603,525\\(1,656 B)\end{tabular} &
\begin{tabular}[c]{@{}c@{}}574,072\\(1,400 B)\end{tabular} & 
\begin{tabular}[c]{@{}c@{}}401,850\\(376 B)\end{tabular} \\\hline
\begin{tabular}[c]{@{}c@{}}SRAM Size {[}KB{]}\\(\# of Bank x Bank Size)\end{tabular}                                                     
&3x15.36  
& 2x15.36  
& 4x7.68 \\\hline\hline
\end{tabular}}
\end{table}