

================================================================
== Vivado HLS Report for 'Biquadv2coeffs'
================================================================
* Date:           Sun Dec 22 21:49:54 2024

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        Biquadv2Coeffs
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z010clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      1.00|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    0|    0|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|      -|      -|
|FIFO             |        -|      -|      -|      -|
|Instance         |        0|      -|    195|    310|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|      -|
|Register         |        -|      -|      -|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|    195|    310|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|   ~0  |      1|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    +-------------------------------+-----------------------------+---------+-------+-----+-----+
    |            Instance           |            Module           | BRAM_18K| DSP48E|  FF | LUT |
    +-------------------------------+-----------------------------+---------+-------+-----+-----+
    |Biquadv2coeffs_coeffs_s_axi_U  |Biquadv2coeffs_coeffs_s_axi  |        0|      0|  195|  310|
    +-------------------------------+-----------------------------+---------+-------+-----+-----+
    |Total                          |                             |        0|      0|  195|  310|
    +-------------------------------+-----------------------------+---------+-------+-----+-----+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+----------------------+-----+-----+------------+----------------+--------------+
|s_axi_coeffs_AWVALID  |  in |    1|    s_axi   |     coeffs     |    scalar    |
|s_axi_coeffs_AWREADY  | out |    1|    s_axi   |     coeffs     |    scalar    |
|s_axi_coeffs_AWADDR   |  in |    6|    s_axi   |     coeffs     |    scalar    |
|s_axi_coeffs_WVALID   |  in |    1|    s_axi   |     coeffs     |    scalar    |
|s_axi_coeffs_WREADY   | out |    1|    s_axi   |     coeffs     |    scalar    |
|s_axi_coeffs_WDATA    |  in |   32|    s_axi   |     coeffs     |    scalar    |
|s_axi_coeffs_WSTRB    |  in |    4|    s_axi   |     coeffs     |    scalar    |
|s_axi_coeffs_ARVALID  |  in |    1|    s_axi   |     coeffs     |    scalar    |
|s_axi_coeffs_ARREADY  | out |    1|    s_axi   |     coeffs     |    scalar    |
|s_axi_coeffs_ARADDR   |  in |    6|    s_axi   |     coeffs     |    scalar    |
|s_axi_coeffs_RVALID   | out |    1|    s_axi   |     coeffs     |    scalar    |
|s_axi_coeffs_RREADY   |  in |    1|    s_axi   |     coeffs     |    scalar    |
|s_axi_coeffs_RDATA    | out |   32|    s_axi   |     coeffs     |    scalar    |
|s_axi_coeffs_RRESP    | out |    2|    s_axi   |     coeffs     |    scalar    |
|s_axi_coeffs_BVALID   | out |    1|    s_axi   |     coeffs     |    scalar    |
|s_axi_coeffs_BREADY   |  in |    1|    s_axi   |     coeffs     |    scalar    |
|s_axi_coeffs_BRESP    | out |    2|    s_axi   |     coeffs     |    scalar    |
|ap_start              |  in |    1| ap_ctrl_hs | Biquadv2coeffs | return value |
|ap_done               | out |    1| ap_ctrl_hs | Biquadv2coeffs | return value |
|ap_idle               | out |    1| ap_ctrl_hs | Biquadv2coeffs | return value |
|ap_ready              | out |    1| ap_ctrl_hs | Biquadv2coeffs | return value |
|ap_clk                |  in |    1| ap_ctrl_hs | Biquadv2coeffs | return value |
|ap_rst_n              |  in |    1| ap_ctrl_hs | Biquadv2coeffs | return value |
|out0b0_a0_V           | out |   27|   ap_vld   |   out0b0_a0_V  |    pointer   |
|out0b0_a0_V_ap_vld    | out |    1|   ap_vld   |   out0b0_a0_V  |    pointer   |
|out0b1_a0_V           | out |   27|   ap_vld   |   out0b1_a0_V  |    pointer   |
|out0b1_a0_V_ap_vld    | out |    1|   ap_vld   |   out0b1_a0_V  |    pointer   |
|out0b2_a0_V           | out |   27|   ap_vld   |   out0b2_a0_V  |    pointer   |
|out0b2_a0_V_ap_vld    | out |    1|   ap_vld   |   out0b2_a0_V  |    pointer   |
|out0a1_a0_V           | out |   27|   ap_vld   |   out0a1_a0_V  |    pointer   |
|out0a1_a0_V_ap_vld    | out |    1|   ap_vld   |   out0a1_a0_V  |    pointer   |
|out0a2_a0_V           | out |   27|   ap_vld   |   out0a2_a0_V  |    pointer   |
|out0a2_a0_V_ap_vld    | out |    1|   ap_vld   |   out0a2_a0_V  |    pointer   |
+----------------------+-----+-----+------------+----------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 1
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 0
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 1
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
* FSM state operations: 

 <State 1>: 1.00ns
ST_1: StgValue_2 (11)  [1/1] 0.00ns
.preheader.preheader:0  call void (...)* @_ssdm_op_SpecBitsMap(i27 %in0b0_a0_V), !map !26

ST_1: StgValue_3 (12)  [1/1] 0.00ns
.preheader.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap(i27 %in0b1_a0_V), !map !32

ST_1: StgValue_4 (13)  [1/1] 0.00ns
.preheader.preheader:2  call void (...)* @_ssdm_op_SpecBitsMap(i27 %in0b2_a0_V), !map !36

ST_1: StgValue_5 (14)  [1/1] 0.00ns
.preheader.preheader:3  call void (...)* @_ssdm_op_SpecBitsMap(i27 %in0a1_a0_V), !map !40

ST_1: StgValue_6 (15)  [1/1] 0.00ns
.preheader.preheader:4  call void (...)* @_ssdm_op_SpecBitsMap(i27 %in0a2_a0_V), !map !44

ST_1: StgValue_7 (16)  [1/1] 0.00ns
.preheader.preheader:5  call void (...)* @_ssdm_op_SpecBitsMap(i27* %out0b0_a0_V), !map !48

ST_1: StgValue_8 (17)  [1/1] 0.00ns
.preheader.preheader:6  call void (...)* @_ssdm_op_SpecBitsMap(i27* %out0b1_a0_V), !map !52

ST_1: StgValue_9 (18)  [1/1] 0.00ns
.preheader.preheader:7  call void (...)* @_ssdm_op_SpecBitsMap(i27* %out0b2_a0_V), !map !56

ST_1: StgValue_10 (19)  [1/1] 0.00ns
.preheader.preheader:8  call void (...)* @_ssdm_op_SpecBitsMap(i27* %out0a1_a0_V), !map !60

ST_1: StgValue_11 (20)  [1/1] 0.00ns
.preheader.preheader:9  call void (...)* @_ssdm_op_SpecBitsMap(i27* %out0a2_a0_V), !map !64

ST_1: StgValue_12 (21)  [1/1] 0.00ns
.preheader.preheader:10  call void (...)* @_ssdm_op_SpecTopModule([15 x i8]* @Biquadv2coeffs_str) nounwind

ST_1: in0a2_a0_V_read (22)  [1/1] 1.00ns
.preheader.preheader:11  %in0a2_a0_V_read = call i27 @_ssdm_op_Read.s_axilite.i27(i27 %in0a2_a0_V)

ST_1: in0a1_a0_V_read (23)  [1/1] 1.00ns
.preheader.preheader:12  %in0a1_a0_V_read = call i27 @_ssdm_op_Read.s_axilite.i27(i27 %in0a1_a0_V)

ST_1: in0b2_a0_V_read (24)  [1/1] 1.00ns
.preheader.preheader:13  %in0b2_a0_V_read = call i27 @_ssdm_op_Read.s_axilite.i27(i27 %in0b2_a0_V)

ST_1: in0b1_a0_V_read (25)  [1/1] 1.00ns
.preheader.preheader:14  %in0b1_a0_V_read = call i27 @_ssdm_op_Read.s_axilite.i27(i27 %in0b1_a0_V)

ST_1: in0b0_a0_V_read (26)  [1/1] 1.00ns
.preheader.preheader:15  %in0b0_a0_V_read = call i27 @_ssdm_op_Read.s_axilite.i27(i27 %in0b0_a0_V)

ST_1: StgValue_18 (27)  [1/1] 0.00ns  loc: Biquadv2Coeffs/biquadv2coeffs.cpp:4
.preheader.preheader:16  call void (...)* @_ssdm_op_SpecInterface(i27 %in0b0_a0_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [7 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_19 (28)  [1/1] 0.00ns  loc: Biquadv2Coeffs/biquadv2coeffs.cpp:5
.preheader.preheader:17  call void (...)* @_ssdm_op_SpecInterface(i27 %in0b1_a0_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [7 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_20 (29)  [1/1] 0.00ns  loc: Biquadv2Coeffs/biquadv2coeffs.cpp:6
.preheader.preheader:18  call void (...)* @_ssdm_op_SpecInterface(i27 %in0b2_a0_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [7 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_21 (30)  [1/1] 0.00ns  loc: Biquadv2Coeffs/biquadv2coeffs.cpp:7
.preheader.preheader:19  call void (...)* @_ssdm_op_SpecInterface(i27 %in0a1_a0_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [7 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_22 (31)  [1/1] 0.00ns  loc: Biquadv2Coeffs/biquadv2coeffs.cpp:8
.preheader.preheader:20  call void (...)* @_ssdm_op_SpecInterface(i27 %in0a2_a0_V, [10 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str1, i32 0, i32 0, [7 x i8]* @p_str2, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: StgValue_23 (32)  [1/1] 0.00ns  loc: Biquadv2Coeffs/biquadv2coeffs.cpp:16
.preheader.preheader:21  call void @_ssdm_op_Write.ap_auto.i27P(i27* %out0b0_a0_V, i27 %in0b0_a0_V_read)

ST_1: StgValue_24 (33)  [1/1] 0.00ns  loc: Biquadv2Coeffs/biquadv2coeffs.cpp:17
.preheader.preheader:22  call void @_ssdm_op_Write.ap_auto.i27P(i27* %out0b1_a0_V, i27 %in0b1_a0_V_read)

ST_1: StgValue_25 (34)  [1/1] 0.00ns  loc: Biquadv2Coeffs/biquadv2coeffs.cpp:18
.preheader.preheader:23  call void @_ssdm_op_Write.ap_auto.i27P(i27* %out0b2_a0_V, i27 %in0b2_a0_V_read)

ST_1: StgValue_26 (35)  [1/1] 0.00ns  loc: Biquadv2Coeffs/biquadv2coeffs.cpp:19
.preheader.preheader:24  call void @_ssdm_op_Write.ap_auto.i27P(i27* %out0a1_a0_V, i27 %in0a1_a0_V_read)

ST_1: StgValue_27 (36)  [1/1] 0.00ns  loc: Biquadv2Coeffs/biquadv2coeffs.cpp:20
.preheader.preheader:25  call void @_ssdm_op_Write.ap_auto.i27P(i27* %out0a2_a0_V, i27 %in0a2_a0_V_read)

ST_1: StgValue_28 (37)  [1/1] 0.00ns  loc: Biquadv2Coeffs/biquadv2coeffs.cpp:21
.preheader.preheader:26  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 1
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in0b0_a0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in0b1_a0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in0b2_a0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in0a1_a0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ in0a2_a0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out0b0_a0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ out0b1_a0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ out0b2_a0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ out0a1_a0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ out0a2_a0_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_2      (specbitsmap  ) [ 00]
StgValue_3      (specbitsmap  ) [ 00]
StgValue_4      (specbitsmap  ) [ 00]
StgValue_5      (specbitsmap  ) [ 00]
StgValue_6      (specbitsmap  ) [ 00]
StgValue_7      (specbitsmap  ) [ 00]
StgValue_8      (specbitsmap  ) [ 00]
StgValue_9      (specbitsmap  ) [ 00]
StgValue_10     (specbitsmap  ) [ 00]
StgValue_11     (specbitsmap  ) [ 00]
StgValue_12     (spectopmodule) [ 00]
in0a2_a0_V_read (read         ) [ 00]
in0a1_a0_V_read (read         ) [ 00]
in0b2_a0_V_read (read         ) [ 00]
in0b1_a0_V_read (read         ) [ 00]
in0b0_a0_V_read (read         ) [ 00]
StgValue_18     (specinterface) [ 00]
StgValue_19     (specinterface) [ 00]
StgValue_20     (specinterface) [ 00]
StgValue_21     (specinterface) [ 00]
StgValue_22     (specinterface) [ 00]
StgValue_23     (write        ) [ 00]
StgValue_24     (write        ) [ 00]
StgValue_25     (write        ) [ 00]
StgValue_26     (write        ) [ 00]
StgValue_27     (write        ) [ 00]
StgValue_28     (ret          ) [ 00]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in0b0_a0_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in0b0_a0_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in0b1_a0_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in0b1_a0_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in0b2_a0_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in0b2_a0_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="in0a1_a0_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in0a1_a0_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="in0a2_a0_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in0a2_a0_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="out0b0_a0_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out0b0_a0_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="out0b1_a0_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out0b1_a0_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="out0b2_a0_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out0b2_a0_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="out0a1_a0_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out0a1_a0_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="out0a2_a0_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out0a2_a0_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="Biquadv2coeffs_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i27"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i27P"/></StgValue>
</bind>
</comp>

<comp id="40" class="1004" name="in0a2_a0_V_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="27" slack="0"/>
<pin id="42" dir="0" index="1" bw="27" slack="0"/>
<pin id="43" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in0a2_a0_V_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="in0a1_a0_V_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="27" slack="0"/>
<pin id="48" dir="0" index="1" bw="27" slack="0"/>
<pin id="49" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in0a1_a0_V_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="in0b2_a0_V_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="27" slack="0"/>
<pin id="54" dir="0" index="1" bw="27" slack="0"/>
<pin id="55" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in0b2_a0_V_read/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="in0b1_a0_V_read_read_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="27" slack="0"/>
<pin id="60" dir="0" index="1" bw="27" slack="0"/>
<pin id="61" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in0b1_a0_V_read/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="in0b0_a0_V_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="27" slack="0"/>
<pin id="66" dir="0" index="1" bw="27" slack="0"/>
<pin id="67" dir="1" index="2" bw="27" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in0b0_a0_V_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="StgValue_23_write_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="0" slack="0"/>
<pin id="72" dir="0" index="1" bw="27" slack="0"/>
<pin id="73" dir="0" index="2" bw="27" slack="0"/>
<pin id="74" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_23/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="StgValue_24_write_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="27" slack="0"/>
<pin id="81" dir="0" index="2" bw="27" slack="0"/>
<pin id="82" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_24/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="StgValue_25_write_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="27" slack="0"/>
<pin id="89" dir="0" index="2" bw="27" slack="0"/>
<pin id="90" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_25/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="StgValue_26_write_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="0" slack="0"/>
<pin id="96" dir="0" index="1" bw="27" slack="0"/>
<pin id="97" dir="0" index="2" bw="27" slack="0"/>
<pin id="98" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_26/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="StgValue_27_write_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="0" slack="0"/>
<pin id="104" dir="0" index="1" bw="27" slack="0"/>
<pin id="105" dir="0" index="2" bw="27" slack="0"/>
<pin id="106" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_27/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="44"><net_src comp="26" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="8" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="50"><net_src comp="26" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="6" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="26" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="4" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="62"><net_src comp="26" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="68"><net_src comp="26" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="0" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="38" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="10" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="77"><net_src comp="64" pin="2"/><net_sink comp="70" pin=2"/></net>

<net id="83"><net_src comp="38" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="12" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="85"><net_src comp="58" pin="2"/><net_sink comp="78" pin=2"/></net>

<net id="91"><net_src comp="38" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="92"><net_src comp="14" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="93"><net_src comp="52" pin="2"/><net_sink comp="86" pin=2"/></net>

<net id="99"><net_src comp="38" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="100"><net_src comp="16" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="101"><net_src comp="46" pin="2"/><net_sink comp="94" pin=2"/></net>

<net id="107"><net_src comp="38" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="18" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="40" pin="2"/><net_sink comp="102" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out0b0_a0_V | {1 }
	Port: out0b1_a0_V | {1 }
	Port: out0b2_a0_V | {1 }
	Port: out0a1_a0_V | {1 }
	Port: out0a2_a0_V | {1 }
 - Input state : 
	Port: Biquadv2coeffs : in0b0_a0_V | {1 }
	Port: Biquadv2coeffs : in0b1_a0_V | {1 }
	Port: Biquadv2coeffs : in0b2_a0_V | {1 }
	Port: Biquadv2coeffs : in0a1_a0_V | {1 }
	Port: Biquadv2coeffs : in0a2_a0_V | {1 }
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|
| Operation|       Functional Unit      |
|----------|----------------------------|
|          | in0a2_a0_V_read_read_fu_40 |
|          | in0a1_a0_V_read_read_fu_46 |
|   read   | in0b2_a0_V_read_read_fu_52 |
|          | in0b1_a0_V_read_read_fu_58 |
|          | in0b0_a0_V_read_read_fu_64 |
|----------|----------------------------|
|          |   StgValue_23_write_fu_70  |
|          |   StgValue_24_write_fu_78  |
|   write  |   StgValue_25_write_fu_86  |
|          |   StgValue_26_write_fu_94  |
|          |  StgValue_27_write_fu_102  |
|----------|----------------------------|
|   Total  |                            |
|----------|----------------------------|

Memories:
N/A

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+
|           |
+-----------+
|  Function |
|   Memory  |
|Multiplexer|
|  Register |
+-----------+
|   Total   |
+-----------+
