module testcase5_imp
initial : s0
input but : {s0 -> s1}
output liq : {s1 -> s2}
output choc : {s1 -> s3}
endmodule

