# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../SOC.srcs/sources_1/ip/Block_RAM/Block_RAM_sim_netlist.v" \

sv xil_defaultlib  \
"../../../../SOC.srcs/sources_1/new/BRAM_Test.sv" \
"../../../../SOC.srcs/sim_1/new/BRAM_Test_tb.sv" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
