# SP-1

An extremely simple processor in a single Verilog file, circa December 2016.

