Computer Structures: Readings and Examples
C. Gordon Bell Professor of Computer Science and Electrical Engineering
Carnegie-Mellon University Allen Newell
University Professor Carnegie-Mellon University
Uachnisthe Hochschule Darmstadt FACHBEREiCH INFORMATIK
B I B L I O T. H E K
Inventar-Nr.: Sachgebiete: Standort:
McGraw-Hill Book Company New York St. Louis San Francisco Diisseldorf
London Mexico Panama Rio de Janeiro Singapore Sydney Toronto

Preface Contributors

V Acknowledgments xiii

Contents1

Part 1 The Structure of Computers

Chapter 1 Chapter 2

Introduction The PMS and ISP Descriptive Systems

15

Chapter 3 The Computer Space

37

Part 2 The Instruction-set Processor: Main-line computers

Section 1 Processors with One Address per Instruction 89

Chapter 4
Chapter 5 Chapter 6 Chapter 33 Chapter 7
Chapter 42

Preliminary Discussion of the Logical Design of an Electronic Computing Instrument--Arthur W. Burks, Herman H. Goldstine, and John von Neumann The DEC PDP-8 The Whirlwind I Computer-- R. R. Everett The IBM 1800 Some Aspects of the Logical Design of a Control Computer: A Case Study--R. L. Alonso, H. Blair-Smith, and A. L. Hopkins The SDS 910-9300 Series

92 120 137
146

Section 2 Processors with a General-register State

Chapter 9 Chapter 43

The Design Philosophy of Pegasus, A Quantity-production Computer-- W. S. Elliott, C. E. Owen, C. H. Devonald, and B. G. Maudsley The Structure of System/360, Part I--Outline of the Logical

171

Chapter 16 Chapter 17 Chapter 41 Chapter 8
Chapter 23
Chapter 34

The LGP-30 and LGP-21 IBM 650 Instruction Logic--John W. Can III The IBM 7094 I, II The UNIVAC System--J. Presper Eckert, Jr., James B. Weiner, H. Frazer Welsh, and Herbert F. Mitchell One-level Storage System--T. Kilburn, D. B. G. Edwards, M. J. Lanigan, and F. H. Summer The Engineering Design of the Stretch Computer--Erich Bloch

157

Chapter 10 Chapter 39

Structure--G. A. Blaauw and F. P. Brooks, Jr. An 8-bit-character Computer Parallel Operation in the Control Data 6600--James E. Thornton

184

'This is a "virtual" contents, which means that because many of the computers are relevant to more than one part and section, we have used italic type to indicate a nonsequential mapping for computers placed out of "physical" order. The reader might read (reference) the book according to the virtual order.

xvi Contents

Part 3 The Instruction-set Processor Level: Variations in the Processor

Section 1 Processors with Greater than One Address per Instruction 191

Chapter 11 Chapter 12
Chapter 13
Chapter 38

The Pilot ACE--J. H. Wilkinson ZEBRA, A Simple Binary Computer --W. L. van der Poel UNIVAC Scientific (1103A) Instruction Logic--John W. Carr III The RW-400: A New Polymorphic Data System--B. E. Porter

193 200 205

Chapter 14 Chapter 15

Instruction Logic of the MIDAC-- John W. Carr III Instruction Logic of the Soviet Strela (Arrow)--John W. Carr III

209 213

Section 2 Processors Constrained by a Cyclic, Primary Memory 216

Chapter 19
Chapter 12
Chapter 16 Chapter 11 Chapter 8

The OLIVETTI Programma 101 Desk Calculator ZEBRA, A Simple Binary Computer --W. L. van der Poel The LGP-30 and LGP-21 The Pilot ACE--J. H. Wilkinson The UNIVAC System--J. Presper Eckert, Jr., James R. Weiner, H. Frazer Welsh, and Herbert F. Mitchell

217

Chapter 9
Chapter 17 Chapter 26

The Design Philosophy of Pegasus, A Quantity-production Computer-- W. S. Elliott, C. E. Owen, C. H. Devonald, and B. G. Maudsley IBM 650 Instruction L o g i c John W. Carr III NOVA: A List-oriented Computer-- Joseph E. Wirsching

220

Section 3 Processors for Variable-length-string Data 224

Chapter 18 The IBM 1401

225

Chapter 10 An 8-bit-character Computer

Section 4 Desk Calculator Computers: Keyboard Programmable Processors with Small Memories 235

Chapter 19 The OLIVETTI Programma 101

Desk Calculator

237

Chapter 20 The HP Model 9100A Computing

Calculator--Richard E. Monnier,

Thomas E. Osborne, and David S.

Cochran

243

Section 5 Processors with Stack Memories (Zero Addresses per Instruction) 257

Chapter 21
Chapter 22 Chapter 36

Design of an Arithmetic Unit Incorporating a Nesting Store--R. H. Allmark and J. R. Lucking Design of the B 5000 SystemWilliam Lonergan and Paul King D825--A Multiple-computer System for Command and Control--James P. Anderson, Samuel A. Hoffman,

262 267

Chapter 30 Chapter 32

Joseph Shifman, and Robert J. Williams A Command Structure for Complex Information Processing--/. C. Shaw, A. Newell, H. A. Simon, T. O. Ellis Microprogrammed Implementation of EULER on IBM System/360 Model 30--Helmut Weber

Contents xvii

Section 6 Processors with Multiprogramming Ability 274

Chapter 23 Chapter 21

One-level Storage System--T. Kilburn, D. B. G. Edwards, M. J. Lanigan, and F. H. Sumner Design of the B 5000 System--

276

Chapter 24

William Lonergan and Paul King A User Machine in a Time-sharing System--B. W. Lampson, W. W. Lichtenberger, and M. W. Pirtle

291

Part 4 The Instruction-set Processor Level: Special-function Processors

Section 1 Processors to Control Terminals and Secondary Memories (Input-output Processors) 303

Chapter 41 Chapter 43

The IBM 7094 I, II The Structure of System/360, Part I--Outline of the Logical Structure/G. A. Blaauw and F. P. Brooks, Jr.

Chapter 33 The IBM 1800 Chapter 25 The DEC 338 Display Processor

305

Section 2 Processors for Array Data 315

Chapter 26 Chapter 27

NOVA: A List-oriented C o m p u t e r Joseph E. Wirsching The ILLIAC IV C o m p u t e r George H. Barnes, Richard M.

316

Brown, Maso Kato, David J. Kuck,

Daniel L. Slotnick, and Richard E.

Stokes

320

Section 3 Processors Defined by a Microprogram 334

Chapter 28 Chapter 29

Microprogramming and the Design of the Control Circuits in an Electronic Computer--M. V. Wilkes and J. B. Stringer The Design of a General-purpose Microprogram-controlled Computer with Elementary Structure-- Thomas W. Kampe

335 341

Chapter 20 Chapter 32

The HP Model 9100A Computing Calculator--Richard E. Monnier, Thomas E. Osborne, and David S. Cochran
A Microprogrammed Implementation of EULER on IBM System/360 Model 30--Helmut Weber'

Section 4 Processors Based on a Programming Language 348

Chapter 30 Chapter 31

A Command Structure for Complex Information Processing--J. C. Shaw, A. Newell, H. A. Simon, and T. O. Ellis 349 System Design of a FORTRAN Machine--Theodore R. Bashkow,

Chapter 32

Azra Sasson, and Arnold Kronfeld A Microprogrammed Implementation of EULER on IBM System/360 Model 30--Helmut Weber

363 382

xviii Contents

Part 5 The PMS Level

Section 1 Computers with One Central Processor 395
Chapter 6 The Whirlwind / Computer--R. R. Everett

Chapter 42 The SDS 910-9300 Series

Section 2 Computers with One Central Processor and Multiple Input/Output Processors 396

Chapter 5 Chapter 33 Chapter 41 Chapter 43

The DEC PDP-8 The IBM 1800 The IBM 7094 I, II The Structure of System/360, Part I--Outline of the Logical Structure--G. A. Blaauw and F. P. Brooks, Jr.

399

Chapter 34 Chapter 35

The ' Engineering Design of the

Stretch Computer--Erich Bloch - 421

PILOT, The NBS Multicomputer

System--A. L. Leiner, W. A. Notz,

J. L. Smith, and A. Weinberger

440

Section 3 Computers for Multiprocessing and Parallel Processing 446

Chapter 36 Chapter 22

D825--A Multiple-computer System for Command and Control-- James P. Anderson, Samuel A. Hoffman, Joseph Shifman, and Robert J. Williams Design of the B 5000 System--

447

Chapter 37

William Lonergan and Paul King A Survey of Problems and Preliminary Results Concerning Parallel Processing and Parallel Processors-- M. Lehman

Section 4 Network Computers and Computer Networks 470

Chapter 38 The RW-400: A New Polymorphic

Data System--R. E. Porter

477

Chapter 39 Parallel Operation in the Control

Data 6600--James E. Thornton Chapter 40 Computer Network Examples

Part 6 Computer 1Families

Section 1 The IBM 701-7094 II Sequence, a Family by Evolution 515

Chapter 41 The IBM 7094 I, I I

517

Section 2 The SDS 910-9300 Series, a Planned Family 542

Chapter 42\ The SDS 910-9300 Series

543

Section 3 The IBM System/360-A Series of Planned Machines Which Span a Wide Performance Range 561

Chapter 43

The Structure of System/360, Part I--Outline of the Logical Structure--G. A. Blaauw and F. P. Brooks, Jr.

588

Chapter 44 The Structure of System/360,

Part II--System Implementations

--W. Y. Stevens

602

Appendix PMS and ISP Notations 607

General Conventions 607

1 Basic Semantics

608

2 Metanotation

608

3 Basic Syntax

609

4 Commands: Assignments, Abbrevia-

tion, Variables, Forms

609

5 Indefinite Expressions

610

6 Lists and Sets

611

7 Definite Expressions

611

PMS Conventions 6i5
1 Dimensions 2 General Units 3 Information Units 4 Component 5 Link (L) 6 Memory (M)

616 616 616 617 619 620

ISP Conventions 628
1 Data-types 2 Instruction Bibliography Name Index Machine and Organization Index Subject Index

629 631 638 653 656 661

Contents xix

8 Attributes

612

9 Null Symbol and Optional Ex-

pression

613

10 Names

613

11 Numbers

614

12 Quantities, Dimensions, and Units 615

13 Boolean and Relations

615

7 Switch (S) 8 Control (K) 9 Transducer (T) 10 Data-operations (D) 11 Processor (P) 12 Computer (C)
3 Operations 4 Processors

623 624 625 626 626 628
632 635

