{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1725987940411 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition " "Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1725987940412 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 10 11:05:40 2024 " "Processing started: Tue Sep 10 11:05:40 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1725987940412 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725987940412 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Sumador_nbits -c Sumador_nbits " "Command: quartus_map --read_settings_files=on --write_settings_files=off Sumador_nbits -c Sumador_nbits" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725987940412 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1725987940657 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1725987940657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_nbits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumador_nbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sumador_nbits-Sumador_nbits " "Found design unit 1: Sumador_nbits-Sumador_nbits" {  } { { "Sumador_nbits.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/4/2_Sumador/Sumador_nbits.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725987946568 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sumador_nbits " "Found entity 1: Sumador_nbits" {  } { { "Sumador_nbits.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/4/2_Sumador/Sumador_nbits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725987946568 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725987946568 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sumador_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sumador_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Sumador_1bit-Sumador_1bit " "Found design unit 1: Sumador_1bit-Sumador_1bit" {  } { { "Sumador_1bit.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/4/2_Sumador/Sumador_1bit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725987946569 ""} { "Info" "ISGN_ENTITY_NAME" "1 Sumador_1bit " "Found entity 1: Sumador_1bit" {  } { { "Sumador_1bit.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/4/2_Sumador/Sumador_1bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1725987946569 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1725987946569 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Sumador_nbits " "Elaborating entity \"Sumador_nbits\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1725987946596 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "LEDS Sumador_nbits.vhd(13) " "VHDL Signal Declaration warning at Sumador_nbits.vhd(13): used implicit default value for signal \"LEDS\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Sumador_nbits.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/4/2_Sumador/Sumador_nbits.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1725987946602 "|Sumador_nbits"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Sumador_1bit Sumador_1bit:Sum0 " "Elaborating entity \"Sumador_1bit\" for hierarchy \"Sumador_1bit:Sum0\"" {  } { { "Sumador_nbits.vhd" "Sum0" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/4/2_Sumador/Sumador_nbits.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725987946622 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDS\[0\] GND " "Pin \"LEDS\[0\]\" is stuck at GND" {  } { { "Sumador_nbits.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/4/2_Sumador/Sumador_nbits.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725987946959 "|Sumador_nbits|LEDS[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDS\[1\] GND " "Pin \"LEDS\[1\]\" is stuck at GND" {  } { { "Sumador_nbits.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/4/2_Sumador/Sumador_nbits.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725987946959 "|Sumador_nbits|LEDS[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDS\[2\] GND " "Pin \"LEDS\[2\]\" is stuck at GND" {  } { { "Sumador_nbits.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/4/2_Sumador/Sumador_nbits.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725987946959 "|Sumador_nbits|LEDS[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "display\[7\] VCC " "Pin \"display\[7\]\" is stuck at VCC" {  } { { "Sumador_nbits.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/4/2_Sumador/Sumador_nbits.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725987946959 "|Sumador_nbits|display[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "common\[0\] GND " "Pin \"common\[0\]\" is stuck at GND" {  } { { "Sumador_nbits.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/4/2_Sumador/Sumador_nbits.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725987946959 "|Sumador_nbits|common[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "common\[1\] VCC " "Pin \"common\[1\]\" is stuck at VCC" {  } { { "Sumador_nbits.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/4/2_Sumador/Sumador_nbits.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725987946959 "|Sumador_nbits|common[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "common\[2\] VCC " "Pin \"common\[2\]\" is stuck at VCC" {  } { { "Sumador_nbits.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/4/2_Sumador/Sumador_nbits.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725987946959 "|Sumador_nbits|common[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "common\[3\] VCC " "Pin \"common\[3\]\" is stuck at VCC" {  } { { "Sumador_nbits.vhd" "" { Text "C:/Users/diego/Desktop/Ing_en_automatizacion/5_Semestre/Sistemas_Digitales_I/Practicas/4/2_Sumador/Sumador_nbits.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1725987946959 "|Sumador_nbits|common[3]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1725987946959 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1725987947022 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1725987947378 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1725987947378 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "26 " "Implemented 26 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1725987947440 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1725987947440 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7 " "Implemented 7 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1725987947440 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1725987947440 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4817 " "Peak virtual memory: 4817 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1725987947449 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 10 11:05:47 2024 " "Processing ended: Tue Sep 10 11:05:47 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1725987947449 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1725987947449 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1725987947449 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1725987947449 ""}
