module Architecture(
	input clk);
	
	wire RegWrite;
	wire ALUSrc;
	wire [1:0] ALUOp;
	wire [3:0] ALUControl;
	wire MemWrite;
	wire MemRead;
	wire MemToReg;
	wire [6:0] funct7;
	wire [2:0] funct3;
	wire [4:0] ReadReg1;
	wire [4:0] ReadReg2;
	wire [4:0] WriteReg;
	wire [31:0] id;
	wire signed [31:0] imm;
	wire [31:0] WriteData, ReadData1, ReadData2, MuxOut;
	wire [31:0] ALUResult;
	wire [31:0] ReadDataMem;
	wire Zero;
	
	InstructionMemory(.A(instruction), .ID(id));
	ControlUnit(.OpCode(instruction[31:25]), .MemRead(MemRead), .MemWrite(MemWrite), .MemToReg(MemToReg), .ALUSrc(ALUSrc), .RegWrite(WriteReg), .ALUOp(ALUOp));
	ImmGen(.ID(id), .funct7(funct7), .funct3(funct3), .WriteReg(WriteReg), .ReadReg1(ReadReg1), .ReadReg2(ReadReg2), .immediate(imm));
	RegisterFile regFile(.CLK(clk), .RegWrite(RegWrite), .ReadReg1(ReadReg1), .ReadReg2(ReadReg2), .WriteReg(WriteReg), 
								.WriteData(WriteData), .ReadData1(ReadData1), .ReadData2(ReadData2));
	Mux2to1(.A(ReadData2), .B(imm), .select(ALUSrc), .MuxOut(MuxOut));
	ALUControl(.funct7(funct7), .funct3(funct3), .ALUOp(ALUOp), .ALUControl(ALUControl));
	ALU(.A(ReadData1), .B(MuxOut), .ALUControl(ALUControl), .Result(ALUResult), .Zero(Zero));
	DataMemory(.CLK(clk), .MemWrite(MemWrite), .MemRead(MemRead), .Address(ALUResult), .WriteData(ReadData2), .ReadData(ReadDataMem));
	Mux2to1(.A(ALUResult), .B(ReadDataMem), .select(MemtoReg), .MuxOut(WriteData));
	
endmodule