
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 6.07

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: busy$_DFFE_PN0P_ (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.05    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    49    0.47    0.20    0.19    0.39 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         net1 (net)
                  0.20    0.00    0.39 ^ busy$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.39   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ busy$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.24    0.24   library removal time
                                  0.24   data required time
-----------------------------------------------------------------------------
                                  0.24   data required time
                                 -0.39   data arrival time
-----------------------------------------------------------------------------
                                  0.15   slack (MET)


Startpoint: start (input port clocked by core_clock)
Endpoint: state[1]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     4    0.05    0.00    0.00    0.20 ^ start (in)
                                         start (net)
                  0.00    0.00    0.20 ^ _400_/A1 (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
     1    0.00    0.06    0.04    0.24 v _400_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai31_2)
                                         _047_ (net)
                  0.06    0.00    0.24 v state[1]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.24   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ state[1]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.04    0.04   library hold time
                                  0.04   data required time
-----------------------------------------------------------------------------
                                  0.04   data required time
                                 -0.24   data arrival time
-----------------------------------------------------------------------------
                                  0.20   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: busy$_DFFE_PN0P_ (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.05    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    49    0.47    0.20    0.19    0.39 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         net1 (net)
                  0.20    0.00    0.39 ^ busy$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.39   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ busy$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.10   10.10   library recovery time
                                 10.10   data required time
-----------------------------------------------------------------------------
                                 10.10   data required time
                                 -0.39   data arrival time
-----------------------------------------------------------------------------
                                  9.70   slack (MET)


Startpoint: iter[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rem[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ iter[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     5    0.07    0.27    0.55    0.55 ^ iter[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         iter[0] (net)
                  0.27    0.00    0.55 ^ _230_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.02    0.14    0.12    0.66 v _230_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _170_ (net)
                  0.14    0.00    0.66 v _405_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     3    0.03    0.28    0.47    1.14 ^ _405_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _173_ (net)
                  0.28    0.00    1.14 ^ _223_/S1 (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
     3    0.02    0.16    0.26    1.39 v _223_/Z (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
                                         _052_ (net)
                  0.16    0.00    1.39 v _226_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.07    0.20    1.60 v _226_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _055_ (net)
                  0.07    0.00    1.60 v _229_/A2 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.01    0.11    0.26    1.86 v _229_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _058_ (net)
                  0.11    0.00    1.86 v _235_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     3    0.02    0.27    0.18    2.04 ^ _235_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _180_ (net)
                  0.27    0.00    2.04 ^ _408_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     3    0.04    0.30    0.36    2.40 ^ _408_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _167_ (net)
                  0.30    0.00    2.40 ^ _404_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     2    0.02    0.21    0.34    2.74 ^ _404_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _168_ (net)
                  0.21    0.00    2.74 ^ _355_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.03    0.14    0.12    2.86 v _355_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _131_ (net)
                  0.14    0.00    2.86 v _356_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.23    0.13    2.99 ^ _356_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _132_ (net)
                  0.23    0.00    2.99 ^ _358_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.12    0.09    3.07 v _358_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _134_ (net)
                  0.12    0.00    3.07 v _359_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_4)
     1    0.01    0.07    0.45    3.52 ^ _359_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_4)
                                         _135_ (net)
                  0.07    0.00    3.52 ^ _360_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.09    0.17    3.70 ^ _360_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _136_ (net)
                  0.09    0.00    3.70 ^ _361_/B1 (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
     1    0.00    0.19    0.08    3.78 v _361_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
                                         _034_ (net)
                  0.19    0.00    3.78 v rem[4]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  3.78   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ rem[4]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.16    9.84   library setup time
                                  9.84   data required time
-----------------------------------------------------------------------------
                                  9.84   data required time
                                 -3.78   data arrival time
-----------------------------------------------------------------------------
                                  6.07   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_n (input port clocked by core_clock)
Endpoint: busy$_DFFE_PN0P_ (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.20    0.20 ^ input external delay
     1    0.05    0.00    0.00    0.20 ^ rst_n (in)
                                         rst_n (net)
                  0.00    0.00    0.20 ^ hold1/I (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
    49    0.47    0.20    0.19    0.39 ^ hold1/Z (gf180mcu_fd_sc_mcu9t5v0__clkbuf_20)
                                         net1 (net)
                  0.20    0.00    0.39 ^ busy$_DFFE_PN0P_/RN (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  0.39   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ busy$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                          0.10   10.10   library recovery time
                                 10.10   data required time
-----------------------------------------------------------------------------
                                 10.10   data required time
                                 -0.39   data arrival time
-----------------------------------------------------------------------------
                                  9.70   slack (MET)


Startpoint: iter[0]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: rem[4]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ iter[0]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
     5    0.07    0.27    0.55    0.55 ^ iter[0]$_DFFE_PN0P_/Q (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                         iter[0] (net)
                  0.27    0.00    0.55 ^ _230_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     3    0.02    0.14    0.12    0.66 v _230_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _170_ (net)
                  0.14    0.00    0.66 v _405_/A (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     3    0.03    0.28    0.47    1.14 ^ _405_/S (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _173_ (net)
                  0.28    0.00    1.14 ^ _223_/S1 (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
     3    0.02    0.16    0.26    1.39 v _223_/Z (gf180mcu_fd_sc_mcu9t5v0__mux4_2)
                                         _052_ (net)
                  0.16    0.00    1.39 v _226_/A3 (gf180mcu_fd_sc_mcu9t5v0__and3_2)
     1    0.01    0.07    0.20    1.60 v _226_/Z (gf180mcu_fd_sc_mcu9t5v0__and3_2)
                                         _055_ (net)
                  0.07    0.00    1.60 v _229_/A2 (gf180mcu_fd_sc_mcu9t5v0__or3_2)
     1    0.01    0.11    0.26    1.86 v _229_/Z (gf180mcu_fd_sc_mcu9t5v0__or3_2)
                                         _058_ (net)
                  0.11    0.00    1.86 v _235_/A2 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     3    0.02    0.27    0.18    2.04 ^ _235_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _180_ (net)
                  0.27    0.00    2.04 ^ _408_/B (gf180mcu_fd_sc_mcu9t5v0__addh_1)
     3    0.04    0.30    0.36    2.40 ^ _408_/CO (gf180mcu_fd_sc_mcu9t5v0__addh_1)
                                         _167_ (net)
                  0.30    0.00    2.40 ^ _404_/CI (gf180mcu_fd_sc_mcu9t5v0__addf_1)
     2    0.02    0.21    0.34    2.74 ^ _404_/CO (gf180mcu_fd_sc_mcu9t5v0__addf_1)
                                         _168_ (net)
                  0.21    0.00    2.74 ^ _355_/I (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
     2    0.03    0.14    0.12    2.86 v _355_/ZN (gf180mcu_fd_sc_mcu9t5v0__clkinv_2)
                                         _131_ (net)
                  0.14    0.00    2.86 v _356_/A1 (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
     1    0.01    0.23    0.13    2.99 ^ _356_/ZN (gf180mcu_fd_sc_mcu9t5v0__aoi21_2)
                                         _132_ (net)
                  0.23    0.00    2.99 ^ _358_/A2 (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
     1    0.01    0.12    0.09    3.07 v _358_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai21_2)
                                         _134_ (net)
                  0.12    0.00    3.07 v _359_/A2 (gf180mcu_fd_sc_mcu9t5v0__xnor2_4)
     1    0.01    0.07    0.45    3.52 ^ _359_/ZN (gf180mcu_fd_sc_mcu9t5v0__xnor2_4)
                                         _135_ (net)
                  0.07    0.00    3.52 ^ _360_/I1 (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
     1    0.01    0.09    0.17    3.70 ^ _360_/Z (gf180mcu_fd_sc_mcu9t5v0__mux2_2)
                                         _136_ (net)
                  0.09    0.00    3.70 ^ _361_/B1 (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
     1    0.00    0.19    0.08    3.78 v _361_/ZN (gf180mcu_fd_sc_mcu9t5v0__oai22_2)
                                         _034_ (net)
                  0.19    0.00    3.78 v rem[4]$_DFFE_PN0P_/D (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                                  3.78   data arrival time

                  0.00   10.00   10.00   clock core_clock (rise edge)
                          0.00   10.00   clock network delay (ideal)
                          0.00   10.00   clock reconvergence pessimism
                                 10.00 ^ rem[4]$_DFFE_PN0P_/CLK (gf180mcu_fd_sc_mcu9t5v0__dffrnq_2)
                         -0.16    9.84   library setup time
                                  9.84   data required time
-----------------------------------------------------------------------------
                                  9.84   data required time
                                 -3.78   data arrival time
-----------------------------------------------------------------------------
                                  6.07   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.07e-02   1.52e-03   2.88e-08   1.23e-02  30.2%
Combinational          1.85e-02   9.84e-03   4.50e-08   2.84e-02  69.8%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.93e-02   1.14e-02   7.38e-08   4.06e-02 100.0%
                          72.0%      28.0%       0.0%
