{"Source Block": ["verilog-ethernet/rtl/axis_eth_fcs_insert.v@76:86@HdlIdDef", "\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg busy_reg = 0;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\nwire [31:0] crc_next;\n\n// internal datapath\n"], "Clone Blocks": [["verilog-ethernet/rtl/axis_eth_fcs_insert.v@78:88", "\nreg busy_reg = 0;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\nwire [31:0] crc_next;\n\n// internal datapath\nreg [7:0]  output_axis_tdata_int;\nreg        output_axis_tvalid_int;\n"], ["verilog-ethernet/rtl/axis_eth_fcs_insert.v@72:82", "\n// datapath control signals\nreg reset_crc;\nreg update_crc;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg busy_reg = 0;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\n"], ["verilog-ethernet/rtl/axis_eth_fcs_insert.v@72:82", "\n// datapath control signals\nreg reset_crc;\nreg update_crc;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg busy_reg = 0;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check.v@84:94", "reg input_axis_tvalid_d3 = 0;\n\nreg busy_reg = 0;\nreg error_bad_fcs_reg = 0, error_bad_fcs_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\nwire [31:0] crc_next;\n\n// internal datapath\n"], ["verilog-ethernet/rtl/axis_eth_fcs_check.v@84:94", "reg input_axis_tvalid_d3 = 0;\n\nreg busy_reg = 0;\nreg error_bad_fcs_reg = 0, error_bad_fcs_next;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\nwire [31:0] crc_next;\n\n// internal datapath\n"], ["verilog-ethernet/rtl/axis_eth_fcs_insert.v@76:86", "\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg busy_reg = 0;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\nwire [31:0] crc_next;\n\n// internal datapath\n"], ["verilog-ethernet/rtl/axis_eth_fcs_insert.v@74:84", "reg reset_crc;\nreg update_crc;\n\nreg [7:0] frame_ptr_reg = 0, frame_ptr_next;\n\nreg busy_reg = 0;\n\nreg input_axis_tready_reg = 0, input_axis_tready_next;\n\nreg [31:0] crc_state = 32'hFFFFFFFF;\nwire [31:0] crc_next;\n"]], "Diff Content": {"Delete": [[81, "reg input_axis_tready_reg = 0, input_axis_tready_next;\n"]], "Add": [[81, "reg input_axis_tready_reg = 1'b0, input_axis_tready_next;\n"]]}}