{"publications": [{"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&citation_for_view=pQ5i4LIAAAAJ:RHpTSmoSYBkC", "title": "The EPFL combinational benchmark suite", "published_by": "Proceedings of the 24th International Workshop on Logic & Synthesis (IWLS), 2015", "authors": ["L Amar\u00fa", "PE Gaillardon", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17564789240662658364", "cited_by": 282.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&citation_for_view=pQ5i4LIAAAAJ:bEWYMUwI8FkC", "title": "Majority-inverter graph: A new paradigm for logic optimization", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and\u00a0\u2026, 2015", "authors": ["L Amaru", "PE Gaillardon", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=306361841710331843", "cited_by": 212.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&citation_for_view=pQ5i4LIAAAAJ:ULOm3_A8WrAC", "title": "Majority-inverter graph: A novel data-structure and algorithms for efficient logic optimization", "published_by": "Proceedings of the 51st Annual Design Automation Conference, 1-6, 2014", "authors": ["L Amar\u00fa", "PE Gaillardon", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13647596286162884060", "cited_by": 210.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&citation_for_view=pQ5i4LIAAAAJ:k_IJM867U9cC", "title": "The programmable logic-in-memory (PLiM) computer", "published_by": "2016 Design, Automation & Test in Europe Conference & Exhibition (DATE), 427-432, 2016", "authors": ["PE Gaillardon", "L Amar\u00fa", "A Siemon", "E Linn", "R Waser", "A Chattopadhyay", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18041869407208023439", "cited_by": 175.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&citation_for_view=pQ5i4LIAAAAJ:ufrVoPGSRksC", "title": "A successive cancellation decoder ASIC for a 1024-bit polar code in 180nm CMOS", "published_by": "2012 IEEE Asian solid state circuits conference (A-SSCC), 205-208, 2012", "authors": ["A Mishra", "AJ Raymond", "LG Amaru", "G Sarkis", "C Leroux", "P Meinerzhagen", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12717213576542142107", "cited_by": 108.0, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&citation_for_view=pQ5i4LIAAAAJ:HoB7MX3m0LUC", "title": "Exact synthesis of majority-inverter graphs and its applications", "published_by": "IEEE Transactions on Computer-Aided Design of Integrated Circuits and\u00a0\u2026, 2017", "authors": ["M Soeken", "LG Amaru", "PE Gaillardon", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9994239264674293193", "cited_by": 90.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&citation_for_view=pQ5i4LIAAAAJ:r0BpntZqJG4C", "title": "New logic synthesis as nanotechnology enabler", "published_by": "Proceedings of the IEEE 103 (11), 2168-2195, 2015", "authors": ["L Amar\u00fa", "PE Gaillardon", "S Mitra", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17930325426587015755", "cited_by": 71.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&citation_for_view=pQ5i4LIAAAAJ:Y0pCki6q_DkC", "title": "High speed architectures for finding the first two maximum/minimum values", "published_by": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems 20 (12\u00a0\u2026, 2011", "authors": ["LG Amaru", "M Martina", "G Masera"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4672548683279865728", "cited_by": 65.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&citation_for_view=pQ5i4LIAAAAJ:g5m5HwL7SMYC", "title": "A novel basis for logic rewriting", "published_by": "2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC), 151-156, 2017", "authors": ["W Haaswijk", "M Soeken", "L Amar\u00fa", "PE Gaillardon", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16818278505418596294", "cited_by": 61.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&citation_for_view=pQ5i4LIAAAAJ:iH-uZ7U-co4C", "title": "Design and benchmarking of hybrid CMOS-spin wave device circuits compared to 10nm CMOS", "published_by": "2015 IEEE 15th International Conference on Nanotechnology (IEEE-NANO), 686-689, 2015", "authors": ["O Zografos", "B Sor\u00e9e", "A Vaysset", "S Cosemans", "L Amaru", "PE Gaillardon", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1395798256874148627", "cited_by": 59.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&citation_for_view=pQ5i4LIAAAAJ:UebtZRa9Y70C", "title": "Advanced system on a chip design based on controllable-polarity FETs", "published_by": "2014 Design, Automation & Test in Europe Conference & Exhibition (DATE), 1-6, 2014", "authors": ["PE Gaillardon", "L Amaru", "J Zhang", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9883232993960927869", "cited_by": 48.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&citation_for_view=pQ5i4LIAAAAJ:hMod-77fHWUC", "title": "An MIG-based compiler for programmable logic-in-memory architectures", "published_by": "Proceedings of the 53rd Annual Design Automation Conference, 1-6, 2016", "authors": ["M Soeken", "S Shirinzadeh", "PE Gaillardon", "LG Amar\u00fa", "R Drechsler", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14829225295776002888", "cited_by": 47.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&citation_for_view=pQ5i4LIAAAAJ:mB3voiENLucC", "title": "Boolean logic optimization in majority-inverter graphs", "published_by": "Proceedings of the 52nd Annual Design Automation Conference, 1-6, 2015", "authors": ["L Amar\u00fa", "PE Gaillardon", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=755386733461747404,2493424102326172639", "cited_by": 47.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&citation_for_view=pQ5i4LIAAAAJ:d1gkVwhDpl0C", "title": "BDS-MAJ: a BDD-based logic synthesis tool exploiting majority logic decomposition.", "published_by": "50th Design Automation Conference (DAC 2013), Austin, Texas (USA)., 2013", "authors": ["LG Amar\u00f9", "PE Gaillardon", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18214755909351888138", "cited_by": 46.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&citation_for_view=pQ5i4LIAAAAJ:tOudhMTPpwUC", "title": "LSOracle: A logic synthesis framework driven by artificial intelligence", "published_by": "2019 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 1-6, 2019", "authors": ["WL Neto", "M Austin", "S Temple", "L Amaru", "X Tang", "PE Gaillardon"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6374911766770379690", "cited_by": 44.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&citation_for_view=pQ5i4LIAAAAJ:HDshCWvjkbEC", "title": "A Sound and Complete Axiomatization of Majority- Logic", "published_by": "IEEE Transactions on Computers 65 (9), 2889-2895, 2015", "authors": ["L Amar\u00fa", "PE Gaillardon", "A Chattopadhyay", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5128005248361151436", "cited_by": 44.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&citation_for_view=pQ5i4LIAAAAJ:Tyk-4Ss8FVUC", "title": "Biconditional BDD: A novel canonical BDD for logic synthesis targeting XOR-rich circuits", "published_by": "2013 Design, Automation & Test in Europe Conference & Exhibition (DATE\u00a0\u2026, 2013", "authors": ["L Amar\u00fa", "PE Gaillardon", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15579187704912536287", "cited_by": 42.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&citation_for_view=pQ5i4LIAAAAJ:eQOLeE2rZwMC", "title": "Power-Gated Differential Logic Style Based on Double-Gate Controllable Polarity Transistors", "published_by": "IEEE Transactions on Circuits and Systems II: Express Briefs, 2013", "authors": ["L Amaru", "PE Gaillardon", "J Zhang", "GD Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11273215607172110012", "cited_by": 42.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&citation_for_view=pQ5i4LIAAAAJ:xtRiw3GOFMkC", "title": "Logic synthesis for established and emerging computing", "published_by": "Proceedings of the IEEE 107 (1), 165-184, 2018", "authors": ["E Testa", "M Soeken", "LG Amar", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13266018775609472508", "cited_by": 39.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&citation_for_view=pQ5i4LIAAAAJ:KlAtU1dfN6UC", "title": "Nanowire systems: Technology and design", "published_by": "Philosophical Transactions of the Royal Society A: Mathematical, Physical\u00a0\u2026, 2014", "authors": ["PE Gaillardon", "LG Amar\u00f9", "S Bobba", "M De Marchi", "D Sacchetto", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5986573557813259844", "cited_by": 39.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=20&pagesize=80&citation_for_view=pQ5i4LIAAAAJ:OU6Ihb5iCvQC", "title": "Reducing the multiplicative complexity in logic networks for cryptography and security applications", "published_by": "Proceedings of the 56th Annual Design Automation Conference 2019, 1-6, 2019", "authors": ["E Testa", "M Soeken", "L Amar\u00f9", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=310813841069666213", "cited_by": 38.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=20&pagesize=80&citation_for_view=pQ5i4LIAAAAJ:TFP_iSt0sucC", "title": "Spintronic majority gates", "published_by": "2015 IEEE International Electron Devices Meeting (IEDM), 32.5. 1-32.5. 4, 2015", "authors": ["IP Radu", "O Zografos", "A Vaysset", "F Ciubotaru", "J Yan", "J Swerts", "D Radisic", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3493285299913600180", "cited_by": 37.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=20&pagesize=80&citation_for_view=pQ5i4LIAAAAJ:isC4tDSrTZIC", "title": "Optimizing majority-inverter graphs with functional hashing", "published_by": "2016 Design, Automation & Test in Europe Conference & Exhibition (DATE\u00a0\u2026, 2016", "authors": ["M Soeken", "LG Amar\u00f9", "PE Gaillardon", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9714532938769543362", "cited_by": 35.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=20&pagesize=80&citation_for_view=pQ5i4LIAAAAJ:u5HHmVD_uO8C", "title": "Vertically-stacked double-gate nanowire FETs with controllable polarity: From devices to regular ASICs", "published_by": "2013 Design, Automation & Test in Europe Conference & Exhibition (DATE), 625-630, 2013", "authors": ["PE Gaillardon", "LG Amar\u00f9", "S Bobba", "M De Marchi", "D Sacchetto", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7449592858422429285", "cited_by": 33.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=20&pagesize=80&citation_for_view=pQ5i4LIAAAAJ:zYLM7Y9cAGgC", "title": "MIXSyn: An efficient logic synthesis methodology for mixed XOR-AND/OR dominated circuits.", "published_by": "Asia and South Pacific Design Automation Conference (ASP-DAC 2013), Yokohama\u00a0\u2026, 2013", "authors": ["LG Amar\u00f9", "PE Gaillardon", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14341338988168519042", "cited_by": 33.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=20&pagesize=80&citation_for_view=pQ5i4LIAAAAJ:p2g8aNsByqUC", "title": "Scalable generic logic synthesis: One approach to rule them all", "published_by": "Proceedings of the 56th Annual Design Automation Conference 2019, 1-6, 2019", "authors": ["H Riener", "E Testa", "W Haaswijk", "A Mishchenko", "L Amar\u00f9", "G De Micheli", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17177222064133005310", "cited_by": 32.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=20&pagesize=80&citation_for_view=pQ5i4LIAAAAJ:D03iK_w7-QYC", "title": "Practical exact synthesis", "published_by": "2018 Design, Automation & Test in Europe Conference & Exhibition (DATE), 309-314, 2018", "authors": ["M Soeken", "W Haaswijk", "E Testa", "A Mishchenko", "LG Amar\u00f9", "RK Brayton", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4122085274357401937", "cited_by": 27.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=20&pagesize=80&citation_for_view=pQ5i4LIAAAAJ:lSLTfruPkqcC", "title": "Inversion optimization in majority-inverter graphs", "published_by": "2016 IEEE/ACM International Symposium on Nanoscale Architectures (NANOARCH\u00a0\u2026, 2016", "authors": ["E Testa", "M Soeken", "O Zografos", "L Amaru", "P Raghavan", "R Lauwereins", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13261750582964147447", "cited_by": 26.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=20&pagesize=80&citation_for_view=pQ5i4LIAAAAJ:maZDTaKrznsC", "title": "Exploiting inherent characteristics of reversible circuits for faster combinational equivalence checking", "published_by": "2016 Design, Automation & Test in Europe Conference & Exhibition (DATE), 175-180, 2016", "authors": ["L Amar\u00fa", "PE Gaillardon", "R Wille", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7774683441740114511", "cited_by": 26.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=20&pagesize=80&citation_for_view=pQ5i4LIAAAAJ:M3NEmzRMIkIC", "title": "New Data Structures and Algorithms for Logic Synthesis and Verification", "published_by": "Springer International Publishing, 2017", "authors": ["LG Amaru"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4336063554748195147", "cited_by": 25.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=20&pagesize=80&citation_for_view=pQ5i4LIAAAAJ:IjCSPb-OGe4C", "title": "Efficient Arithmetic Logic Gates Using Double-Gate Silicon Nanowire FETs", "published_by": "11th IEEE NEWCAS Conference (NEWCAS 2013), Paris, France, 2013, 2013", "authors": ["L Amar\u00f9", "PE Gaillardon", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14116693912090087846", "cited_by": 25.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=20&pagesize=80&citation_for_view=pQ5i4LIAAAAJ:u-x6o8ySG0sC", "title": "Self-checking ripple-carry adder with ambipolar silicon nanowire FET", "published_by": "2013 IEEE International Symposium on Circuits and Systems (ISCAS), 2127-2130, 2013", "authors": ["O Turkyilmaz", "F Clermidy", "LG Amar\u00f9", "PE Gaillardon", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11071964614435564465", "cited_by": 23.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=20&pagesize=80&citation_for_view=pQ5i4LIAAAAJ:08ZZubdj9fEC", "title": "A logic synthesis toolbox for reducing the multiplicative complexity in logic networks", "published_by": "2020 Design, Automation & Test in Europe Conference & Exhibition (DATE), 568-573, 2020", "authors": ["E Testa", "M Soeken", "H Riener", "L Amaru", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=776697467438290542", "cited_by": 22.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=20&pagesize=80&citation_for_view=pQ5i4LIAAAAJ:cFHS6HbyZ2cC", "title": "Improvements to Boolean resynthesis", "published_by": "2018 Design, Automation & Test in Europe Conference & Exhibition (DATE), 755-760, 2018", "authors": ["L Amar\u00fa", "M Soeken", "P Vuillod", "J Luo", "A Mishchenko", "J Olson", "R Brayton", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6059084204701112946", "cited_by": 21.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=20&pagesize=80&citation_for_view=pQ5i4LIAAAAJ:blknAaTinKkC", "title": "Notes on majority Boolean algebra", "published_by": "2016 IEEE 46th International Symposium on Multiple-Valued Logic (ISMVL), 50-55, 2016", "authors": ["A Chattopadhyay", "L Amar\u00fa", "M Soeken", "PE Gaillardon", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9485562548487738916", "cited_by": 21.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=20&pagesize=80&citation_for_view=pQ5i4LIAAAAJ:mVmsd5A6BfQC", "title": "Biconditional binary decision diagrams: A novel canonical logic representation form", "published_by": "IEEE Journal on Emerging and Selected Topics in Circuits and Systems 4 (4\u00a0\u2026, 2014", "authors": ["L Amar\u00fa", "PE Gaillardon", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1846348771525441833", "cited_by": 21.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=20&pagesize=80&citation_for_view=pQ5i4LIAAAAJ:P5F9QuxV20EC", "title": "Size optimization of MIGs with an application to QCA and STMG technologies", "published_by": "Proceedings of the 14th IEEE/ACM International Symposium on Nanoscale\u00a0\u2026, 2018", "authors": ["H Riener", "E Testa", "L Amaru", "M Soeken", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17663413939216534313", "cited_by": 20.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=20&pagesize=80&citation_for_view=pQ5i4LIAAAAJ:fPk4N6BV_jEC", "title": "Enabling exact delay synthesis", "published_by": "2017 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 352-359, 2017", "authors": ["L Amar\u00fa", "M Soeken", "P Vuillod", "J Luo", "A Mishchenko", "PE Gaillardon", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17483887138263706044", "cited_by": 19.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=20&pagesize=80&citation_for_view=pQ5i4LIAAAAJ:ldfaerwXgEUC", "title": "Wave pipelining for majority-based beyond-CMOS technologies", "published_by": "Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017\u00a0\u2026, 2017", "authors": ["O Zografos", "A De Meester", "E Testa", "M Soeken", "PE Gaillardon", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9014908949722044707", "cited_by": 18.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=20&pagesize=80&citation_for_view=pQ5i4LIAAAAJ:M05iB0D1s5AC", "title": "LUT mapping and optimization for majority-inverter graphs", "published_by": "Proceedings of the 25th International Workshop on Logic & Synthesis (IWLS), 2016", "authors": ["WJ Haaswijk", "M Soeken", "L Amaru", "PE Gaillardon", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9098181575966727347", "cited_by": 18.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=20&pagesize=80&citation_for_view=pQ5i4LIAAAAJ:4DMP91E08xMC", "title": "System-level assessment and area evaluation of spin wave logic circuits", "published_by": "Proceedings of the 2014 IEEE/ACM International Symposium on Nanoscale\u00a0\u2026, 2014", "authors": ["O Zografos", "P Raghavan", "L Amaru", "B Sor\u00e9e", "R Lauwereins", "I Radu", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7414261593256241018", "cited_by": 18.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=20&pagesize=80&citation_for_view=pQ5i4LIAAAAJ:1sJd4Hv_s6UC", "title": "Mapping monotone Boolean functions into majority", "published_by": "IEEE Transactions on Computers 68 (5), 791-797, 2018", "authors": ["E Testa", "M Soeken", "LG Amar\u00f9", "W Haaswijk", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11901999224220573355", "cited_by": 16.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=20&pagesize=80&citation_for_view=pQ5i4LIAAAAJ:CHSYGLWDkRkC", "title": "Majority logic synthesis", "published_by": "2018 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), 1-6, 2018", "authors": ["L Amaru", "E Testa", "M Couceiro", "O Zografos", "G De Micheli", "M Soeken"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16021215821957947442", "cited_by": 16.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=20&pagesize=80&citation_for_view=pQ5i4LIAAAAJ:rO6llkc54NcC", "title": "Logic optimization and synthesis: Trends and directions in industry", "published_by": "Design, Automation & Test in Europe Conference & Exhibition (DATE), 2017\u00a0\u2026, 2017", "authors": ["L Amar\u00fa", "P Vuillod", "J Luo", "J Olson"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11538747732199551719", "cited_by": 16.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=20&pagesize=80&citation_for_view=pQ5i4LIAAAAJ:hFOr9nPyWt4C", "title": "Reversible logic synthesis via biconditional binary decision diagrams", "published_by": "2015 IEEE International Symposium on Multiple-Valued Logic, 2-7, 2015", "authors": ["A Chattopadhyay", "A Littarru", "L Amar\u00fa", "PE Gaillardon", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16345197347476447952", "cited_by": 16.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=20&pagesize=80&citation_for_view=pQ5i4LIAAAAJ:Se3iqnhoufwC", "title": "An efficient manipulation package for biconditional binary decision diagrams", "published_by": "2014 Design, Automation & Test in Europe Conference & Exhibition (DATE), 1-6, 2014", "authors": ["L Amar\u00fa", "PE Gaillardon", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13834196403853556702", "cited_by": 16.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=20&pagesize=80&citation_for_view=pQ5i4LIAAAAJ:fQNAKQ3IYiAC", "title": "Read your circuit: leveraging word embedding to guide logic optimization", "published_by": "Proceedings of the 26th Asia and South Pacific Design Automation Conference\u00a0\u2026, 2021", "authors": ["WL Neto", "MT Moreira", "L Amaru", "C Yu", "PE Gaillardon"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16088872901066320157", "cited_by": 14.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=20&pagesize=80&citation_for_view=pQ5i4LIAAAAJ:Wp0gIr-vW9MC", "title": "Majority logic synthesis for spin wave technology", "published_by": "2014 17th Euromicro Conference on Digital System Design, 691-694, 2014", "authors": ["O Zografos", "L Amaru", "PE Gaillardon", "P Raghavan", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14481894559170871090", "cited_by": 13.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=20&pagesize=80&citation_for_view=pQ5i4LIAAAAJ:KxtntwgDAa4C", "title": "Scalable Boolean methods in a modern synthesis flow", "published_by": "2019 Design, Automation & Test in Europe Conference & Exhibition (DATE\u00a0\u2026, 2019", "authors": ["E Testa", "L Amar\u00fa", "M Soeken", "A Mishchenko", "P Vuillod", "J Luo", "C Casares", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8881841341448725083", "cited_by": 12.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=20&pagesize=80&citation_for_view=pQ5i4LIAAAAJ:GnPB-g6toBAC", "title": "Three-Independent-Gate Transistors: Opportunities in digital, analog and RF applications", "published_by": "2016 17th Latin-American Test Symposium (LATS), 195-200, 2016", "authors": ["PE Gaillardon", "R Magni", "L Amar\u00fa", "M Hasan", "R Walker", "BS Rodriguez", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12580878725496183096", "cited_by": 12.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=20&pagesize=80&citation_for_view=pQ5i4LIAAAAJ:NMxIlDl6LWMC", "title": "Majority-based synthesis for nanotechnologies", "published_by": "2016 21st Asia and South Pacific Design Automation Conference (ASP-DAC), 499-502, 2016", "authors": ["L Amar\u00fa", "PE Gaillardon", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9579123939132257246", "cited_by": 11.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=20&pagesize=80&citation_for_view=pQ5i4LIAAAAJ:9ZlFYXVOiuMC", "title": "Multiple independent gate FETs: How many gates do we need?", "published_by": "The 20th Asia and South Pacific Design Automation Conference, 243-248, 2015", "authors": ["L Amar\u00f2", "G Hills", "PE Gaillardon", "S Mitra", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5807422636124927095", "cited_by": 11.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=20&pagesize=80&citation_for_view=pQ5i4LIAAAAJ:W7OEmFMy1HYC", "title": "Magnetic QCA majority voter feasibility analysis", "published_by": "2011 7th Conference on Ph. D. Research in Microelectronics and Electronics\u00a0\u2026, 2011", "authors": ["M Vacca", "D Vighetti", "M Mascarino", "LG Amaru", "M Graziano", "M Zamboni"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17225329811662636872", "cited_by": 11.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=20&pagesize=80&citation_for_view=pQ5i4LIAAAAJ:RYcK_YlVTxYC", "title": "Digital, analog and RF design opportunities of three-independent-gate transistors", "published_by": "2016 IEEE international symposium on circuits and systems (ISCAS), 405-408, 2016", "authors": ["PE Gaillardon", "M Hasan", "A Saha", "L Amar\u00fa", "R Walker", "BS Rodriguez"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=16370251974800198820", "cited_by": 9.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=20&pagesize=80&citation_for_view=pQ5i4LIAAAAJ:7PzlFSSx8tAC", "title": "Majority-inverter graph for FPGA synthesis", "published_by": "Proceedings of the 19th Workshop on Synthesis and System Integration of\u00a0\u2026, 2015", "authors": ["L Amar\u00fa", "A Petkovska", "PE Gaillardon", "D Novo", "P Ienne", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=14677671284070811928", "cited_by": 9.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=20&pagesize=80&citation_for_view=pQ5i4LIAAAAJ:eJXPG6dFmWUC", "title": "SLAP: A supervised learning approach for priority cuts technology mapping", "published_by": "2021 58th ACM/IEEE Design Automation Conference (DAC), 859-864, 2021", "authors": ["WL Neto", "MT Moreira", "Y Li", "L Amar\u00f9", "C Yu", "PE Gaillardon"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4571127240154714569", "cited_by": 8.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=20&pagesize=80&citation_for_view=pQ5i4LIAAAAJ:qxL8FJ1GzNcC", "title": "A circuit synthesis flow for controllable-polarity transistors", "published_by": "IEEE Transactions on Nanotechnology 13 (6), 1074-1083, 2014", "authors": ["L Amar\u00fa", "PE Gaillardon", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5549807725211993147", "cited_by": 8.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=20&pagesize=80&citation_for_view=pQ5i4LIAAAAJ:eflP2zaiRacC", "title": "Deep integration of circuit simulator and SAT solver", "published_by": "2021 58th ACM/IEEE Design Automation Conference (DAC), 877-882, 2021", "authors": ["HT Zhang", "JHR Jiang", "L Amar\u00fa", "A Mishchenko", "R Brayton"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15246776378139162121", "cited_by": 7.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=20&pagesize=80&citation_for_view=pQ5i4LIAAAAJ:5Ul4iDaHHb8C", "title": "Extending Boolean Methods for Scalable Logic Synthesis", "published_by": "IEEE Access 8, 226828-226844, 2020", "authors": ["E Testa", "L Amaru", "M Soeken", "A Mishchenko", "P Vuillod", "PE Gaillardon", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7053063187780827825", "cited_by": 7.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=20&pagesize=80&citation_for_view=pQ5i4LIAAAAJ:zA6iFVUQeVQC", "title": "Improving circuit mapping performance through mig-based synthesis for carry chains", "published_by": "Proceedings of the on Great Lakes Symposium on VLSI 2017, 131-136, 2017", "authors": ["Z Chu", "X Tang", "M Soeken", "A Petkovska", "G Zgheib", "L Amar\u00f9", "Y Xia", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3357882676759998742", "cited_by": 7.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=20&pagesize=80&citation_for_view=pQ5i4LIAAAAJ:_Qo2XoVZTnwC", "title": "Exploiting the expressive power of graphene reconfigurable gates via post-synthesis optimization", "published_by": "Proceedings of the 25th edition on Great Lakes Symposium on VLSI, 39-44, 2015", "authors": ["S Miryala", "V Tenace", "A Calimera", "E Macii", "M Poncino", "L Amar\u00fa", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6427400815555783118", "cited_by": 7.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=20&pagesize=80&citation_for_view=pQ5i4LIAAAAJ:ZeXyd9-uunAC", "title": "A fast pruning technique for low-power inexact circuit design", "published_by": "2015 IEEE 6th Latin American Symposium on Circuits & Systems (LASCAS), 1-4, 2015", "authors": ["J Broc", "PE Gaillardon", "L Amar\u00fa", "JJ Murillo", "K Palem", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5483799906702281444", "cited_by": 7.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=20&pagesize=80&citation_for_view=pQ5i4LIAAAAJ:aqlVkmm33-oC", "title": "Biconditional BDD: A novel canonical representation form targeting the synthesis of XOR-rich circuits", "published_by": "Proc. DATE, 2013", "authors": ["L Amaru", "PE Gaillardon", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3415189810713794118", "cited_by": 7.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=20&pagesize=80&citation_for_view=pQ5i4LIAAAAJ:M3ejUd6NZC8C", "title": "Majority logic representation and satisfiability", "published_by": "23rd International Workshop on Logic & Synthesis (IWLS), 2014", "authors": ["L Amar\u00fa", "PE Gaillardon", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=1947228590939288322", "cited_by": 6.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=20&pagesize=80&citation_for_view=pQ5i4LIAAAAJ:hC7cP41nSMkC", "title": "Biconditional BDD: A new canonical BDD for logic synthesis targeting ambipolar transistors", "published_by": "DATE Tech. Dig, 2013", "authors": ["L Amar\u00f9", "PE Gaillardon", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8993133074808118417", "cited_by": 6.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=20&pagesize=80&citation_for_view=pQ5i4LIAAAAJ:qjMakFHDy7sC", "title": "Towards structured ASICs using polarity-tunable Si nanowire transistors", "published_by": "50th Design Automation Conference (DAC 2013), Austin, Texas (USA)., 2013", "authors": ["PE Gaillardon", "M De Marchi", "L Amar\u00f9", "S Bobba", "D Sacchetto", "Y Leblebici", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=7568426761553650491", "cited_by": 6.0, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=20&pagesize=80&citation_for_view=pQ5i4LIAAAAJ:WF5omc3nYNoC", "title": "Nanofabric power analysis: Biosequence alignment case study", "published_by": "2011 IEEE/ACM International Symposium on Nanoscale Architectures, 91-98, 2011", "authors": ["S Frache", "LG Amaru", "M Graziano", "M Zamboni"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13929693768807947005", "cited_by": 6.0, "year": 2011.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=20&pagesize=80&citation_for_view=pQ5i4LIAAAAJ:geHnlv5EZngC", "title": "SAT-sweeping enhanced for logic synthesis", "published_by": "2020 57th ACM/IEEE Design Automation Conference (DAC), 1-6, 2020", "authors": ["L Amar\u00fa", "F Marranghello", "E Testa", "C Casares", "V Possani", "J Luo", "P Vuillod", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9651908138568251567", "cited_by": 5.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=20&pagesize=80&citation_for_view=pQ5i4LIAAAAJ:pqnbT2bcN3wC", "title": "Multi-level logic benchmarks: An exactness study", "published_by": "2017 22nd Asia and South Pacific Design Automation Conference (ASP-DAC), 157-162, 2017", "authors": ["L Amar\u00fa", "M Soeken", "W Haaswijk", "E Testa", "P Vuillod", "J Luo", "PE Gaillardon", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3798848281553589612", "cited_by": 5.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=20&pagesize=80&citation_for_view=pQ5i4LIAAAAJ:IWHjjKOFINEC", "title": "Controllable polarity FET based arithmetic and differential logic", "published_by": "US Patent 9,130,568, 2015", "authors": ["LG Amaru", "PJM Gaillardon", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6361461518113599417", "cited_by": 5.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=20&pagesize=80&citation_for_view=pQ5i4LIAAAAJ:ZHo1McVdvXMC", "title": "Computing secrets on a resistive memory array", "published_by": "Proc. DAC 15, 2015", "authors": ["PE Gaillardon", "L Amaru", "A Siemon", "E Linn", "A Chattopadhyay", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=654539519015417218", "cited_by": 5.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=20&pagesize=80&citation_for_view=pQ5i4LIAAAAJ:D_sINldO8mEC", "title": "LUT-based optimization for ASIC design flow", "published_by": "2021 58th ACM/IEEE Design Automation Conference (DAC), 871-876, 2021", "authors": ["L Amar\u00fa", "V Possani", "E Testa", "F Marranghello", "C Casares", "J Luo", "P Vuillod", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=13671393915673844331", "cited_by": 4.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=20&pagesize=80&citation_for_view=pQ5i4LIAAAAJ:f2IySw72cVMC", "title": "Canonical computation without canonical representation", "published_by": "Proceedings of the 55th Annual Design Automation Conference, 1-6, 2018", "authors": ["A Mishchenko", "R Brayton", "A Petkovska", "M Soeken", "L Amar\u00fa", "A Domic"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2052823459782660588", "cited_by": 4.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=20&pagesize=80&citation_for_view=pQ5i4LIAAAAJ:j3f4tGmQtD8C", "title": "NEM relay design with biconditional binary decision diagrams", "published_by": "Proceedings of the 2015 IEEE/ACM International Symposium on Nanoscale\u00a0\u2026, 2015", "authors": ["W Haaswijk", "L Amaru", "PE Gaillardon", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3629522637917196033", "cited_by": 4.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=20&pagesize=80&citation_for_view=pQ5i4LIAAAAJ:4JMBOYKVnBMC", "title": "Exploiting circuit duality to speed Up SAT", "published_by": "2015 IEEE Computer Society Annual Symposium on VLSI, 101-106, 2015", "authors": ["L Amaru", "PE Gaillardon", "A Mishchenko", "M Ciesielski", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5864553918453705907", "cited_by": 4.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=20&pagesize=80&citation_for_view=pQ5i4LIAAAAJ:bFI3QPDXJZMC", "title": "New Data Structures and Algorithms for Logic Synthesis and Verification", "published_by": "EPFL, 2015", "authors": ["LG Amaru"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15892191840771684690", "cited_by": 4.0, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=20&pagesize=80&citation_for_view=pQ5i4LIAAAAJ:4TOpqqG69KYC", "title": "Unlocking controllable-polarity transistors opportunities by exclusive-OR and majority logic synthesis", "published_by": "2014 IEEE Computer Society Annual Symposium on VLSI, 403-405, 2014", "authors": ["PE Gaillardon", "LG Amar\u00f9", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3514537327131896838", "cited_by": 4.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=20&pagesize=80&citation_for_view=pQ5i4LIAAAAJ:roLk4NBRz8UC", "title": "Data compression via logic synthesis", "published_by": "2014 19th Asia and South Pacific Design Automation Conference (ASP-DAC), 628-633, 2014", "authors": ["L Amar\u00fa", "PE Gaillardon", "A Burg", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=3681562325860242114", "cited_by": 4.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=20&pagesize=80&citation_for_view=pQ5i4LIAAAAJ:V3AGJWp-ZtQC", "title": "Majority-based design flow for AQFP superconducting family", "published_by": "2022 Design, Automation & Test in Europe Conference & Exhibition (DATE), 34-39, 2022", "authors": ["G Meuli", "V Possani", "R Singh", "SY Lee", "AT Calvino", "DS Marakkalage", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=2493273085853807247", "cited_by": 3.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=20&pagesize=80&citation_for_view=pQ5i4LIAAAAJ:B3FOqHPlNUQC", "title": "Integrated circuit (IC) optimization using Boolean resynthesis", "published_by": "US Patent 10,740,517, 2020", "authors": ["LG Amaru", "P Vuillod", "J Luo"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6581211016847453466", "cited_by": 3.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=20&pagesize=80&citation_for_view=pQ5i4LIAAAAJ:4fKUyHm3Qg0C", "title": "A scalable mixed synthesis framework for heterogeneous networks", "published_by": "2020 Design, Automation & Test in Europe Conference & Exhibition (DATE), 670-673, 2020", "authors": ["M Austin", "S Temple", "WL Neto", "L Amar\u00f9", "X Tang", "PE Gaillardon"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=12051520639741097108", "cited_by": 3.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=20&pagesize=80&citation_for_view=pQ5i4LIAAAAJ:u_35RYKgDlwC", "title": "Majority logic synthesis", "published_by": "US Patent 10,394,988, 2019", "authors": ["PEJ Gaillardon", "LG Amar\u00f9", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=4992418962602623443", "cited_by": 3.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=20&pagesize=80&citation_for_view=pQ5i4LIAAAAJ:u9iWguZQMMsC", "title": "Logic optimization of majority-inverter graphs", "published_by": "MBMV 2019; 22nd Workshop-Methods and Description Languages for Modelling and\u00a0\u2026, 2019", "authors": ["H Riener", "E Testa", "W Haaswijk", "A Mishchenko", "L Amar\u00fa", "G De Micheli", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=8029635434883519259", "cited_by": 3.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=20&pagesize=80&citation_for_view=pQ5i4LIAAAAJ:nb7KW1ujOQ8C", "title": "Integrated ESOP refactoring for industrial designs", "published_by": "2018 25th IEEE International Conference on Electronics, Circuits and Systems\u00a0\u2026, 2018", "authors": ["W Haaswijk", "LG Amaru", "P Vuillod", "J Luo", "M Soeken", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5015861105710516480", "cited_by": 3.0, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=20&pagesize=80&citation_for_view=pQ5i4LIAAAAJ:wbdj-CoPYUoC", "title": "Improving LUT-based optimization for ASICs", "published_by": "Proceedings of the 59th ACM/IEEE Design Automation Conference, 421-426, 2022", "authors": ["WL Neto", "L Amar\u00fa", "V Possani", "P Vuillod", "J Luo", "A Mishchenko", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=989523630913105614", "cited_by": 2.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=20&pagesize=80&citation_for_view=pQ5i4LIAAAAJ:WbkHhVStYXYC", "title": "Improving logic optimization in sequential circuits using majority-inverter graphs", "published_by": "2019 IEEE Computer Society Annual Symposium on VLSI (ISVLSI), 224-229, 2019", "authors": ["WL Neto", "X Tang", "M Austin", "L Amaru", "PE Gaillardon"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15581109540250125322", "cited_by": 2.0, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=20&pagesize=80&citation_for_view=pQ5i4LIAAAAJ:YFjsv_pBGBYC", "title": "Method for speeding up boolean satisfiability", "published_by": "US Patent 9,685,959, 2017", "authors": ["LG Amar\u00fa", "PJM Gaillardon", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=5093937898847476108", "cited_by": 2.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=20&pagesize=80&citation_for_view=pQ5i4LIAAAAJ:XiVPGOgt02cC", "title": "An RTL-to-GDSII Flow for Single Flux Quantum Circuits Based on an Industrial EDA Toolchain", "published_by": "IEEE Transactions on Applied Superconductivity 33 (5), 1-7, 2023", "authors": ["E Mlinar", "S Whiteley", "A Belov", "S Chen", "L Amaru", "T Liu", "Y Zhang", "T Arifin", "..."], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=11327201485553207957", "cited_by": 1.0, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=20&pagesize=80&citation_for_view=pQ5i4LIAAAAJ:bnK-pcrLprsC", "title": "Fast synthesis of logical circuit design with predictive timing", "published_by": "US Patent App. 17/693,236, 2022", "authors": ["P Moceyunas", "J Luo", "L Amaru", "JC Vujkovic", "P Vuillod"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=15776004573309504016", "cited_by": 1.0, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=20&pagesize=80&citation_for_view=pQ5i4LIAAAAJ:LPZeul_q3PIC", "title": "Satisfiability sweeping for synthesis", "published_by": "US Patent 11,120,184, 2021", "authors": ["LG Amaru", "J Luo", "P Vuillod"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=6206091668137380354", "cited_by": 1.0, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=20&pagesize=80&citation_for_view=pQ5i4LIAAAAJ:8AbLer7MMksC", "title": "Robust exclusive sum-of-product (ESOP) refactoring", "published_by": "US Patent 10,839,117, 2020", "authors": ["LG Amaru", "P Vuillod", "J Luo", "WJ Haaswijk"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=18253457453634648367", "cited_by": 1.0, "year": 2020.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=20&pagesize=80&citation_for_view=pQ5i4LIAAAAJ:ns9cj8rnVeAC", "title": "Improvements to the equivalence checking of reversible circuits", "published_by": "New Data Structures and Algorithms for Logic Synthesis and Verification, 135-149, 2017", "authors": ["LG Amaru", "LG Amaru"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=10360992142295351776", "cited_by": 1.0, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=20&pagesize=80&citation_for_view=pQ5i4LIAAAAJ:SeFeTyx0c_EC", "title": "Inversion Minimization in Majority-Inverter Graphs", "published_by": "Proceedings of the 25th International Workshop on Logic & Synthesis (IWLS), 2016", "authors": ["E Testa", "M Soeken", "L Amaru", "PE Gaillardon", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=9548278269422442522", "cited_by": 1.0, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=20&pagesize=80&citation_for_view=pQ5i4LIAAAAJ:3fE2CSJIrl8C", "title": "A new basic logic structure for data-path computation", "published_by": "Proceedings of the 2014 ACM/SIGDA international symposium on Field\u00a0\u2026, 2014", "authors": ["PE Gaillardon", "L Amar\u00f9", "G De Micheli"], "cited_by_link": "https://scholar.google.com/scholar?oi=bibs&hl=en&cites=17762023280784580139", "cited_by": 1.0, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=20&pagesize=80&citation_for_view=pQ5i4LIAAAAJ:olpn-zPbct0C", "title": "Application-specific integrated circuit (ASIC) synthesis based on lookup table (LUT) mapping and optimization", "published_by": "US Patent 11,669,665, 2023", "authors": ["LG Amaru", "VN Possani", "E Testa", "F dos Santos Marranghello", "C Casares", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2023.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=20&pagesize=80&citation_for_view=pQ5i4LIAAAAJ:1qzjygNMrQYC", "title": "Boolean methods for engineering change order (eco) patch identification", "published_by": "US Patent App. 17/558,952, 2022", "authors": ["L Amaru", "M Chandrasekar", "D Anastasakis", "M Patil"], "cited_by_link": NaN, "cited_by": NaN, "year": 2022.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=20&pagesize=80&citation_for_view=pQ5i4LIAAAAJ:tS2w5q8j5-wC", "title": "Scalable boolean methods in a modern synthesis flow", "published_by": "US Patent 11,010,511, 2021", "authors": ["LG Amaru", "E Testa", "P Vuillod", "J Luo"], "cited_by_link": NaN, "cited_by": NaN, "year": 2021.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=20&pagesize=80&citation_for_view=pQ5i4LIAAAAJ:738O_yMBCRsC", "title": "Exact delay synthesis", "published_by": "US Patent 10,325,051, 2019", "authors": ["LG Amaru", "P Vuillod", "J Luo"], "cited_by_link": NaN, "cited_by": NaN, "year": 2019.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=20&pagesize=80&citation_for_view=pQ5i4LIAAAAJ:_xSYboBqXhAC", "title": "Exact delay synthesis", "published_by": "US Patent 10,049,174, 2018", "authors": ["LG Amaru", "P Vuillod", "J Luo"], "cited_by_link": NaN, "cited_by": NaN, "year": 2018.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=20&pagesize=80&citation_for_view=pQ5i4LIAAAAJ:J_g5lzvAfSwC", "title": "Exploiting Logic Properties to Speedup SAT", "published_by": "New Data Structures and Algorithms for Logic Synthesis and Verification, 105-119, 2017", "authors": ["LG Amaru", "LG Amaru"], "cited_by_link": NaN, "cited_by": NaN, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=100&pagesize=100&citation_for_view=pQ5i4LIAAAAJ:NaGl4SEjCO4C", "title": "Majority Normal Form Representation and Satisfiability", "published_by": "New Data Structures and Algorithms for Logic Synthesis and Verification, 121-133, 2017", "authors": ["LG Amaru", "LG Amaru"], "cited_by_link": NaN, "cited_by": NaN, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=100&pagesize=100&citation_for_view=pQ5i4LIAAAAJ:RGFaLdJalmkC", "title": "Majority Logic", "published_by": "New Data Structures and Algorithms for Logic Synthesis and Verification, 57-102, 2017", "authors": ["LG Amaru", "LG Amaru"], "cited_by_link": NaN, "cited_by": NaN, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=100&pagesize=100&citation_for_view=pQ5i4LIAAAAJ:O3NaXMp0MMsC", "title": "Biconditional Logic", "published_by": "New Data Structures and Algorithms for Logic Synthesis and Verification, 15-55, 2017", "authors": ["LG Amaru", "LG Amaru"], "cited_by_link": NaN, "cited_by": NaN, "year": 2017.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=100&pagesize=100&citation_for_view=pQ5i4LIAAAAJ:a0OBvERweLwC", "title": "Method for speeding up boolean satisfiability", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=100&pagesize=100&citation_for_view=pQ5i4LIAAAAJ:2P1L_qKh6hAC", "title": "2016 Index IEEE Transactions on Computers Vol. 65", "published_by": "Networks 315, 321, 2016", "authors": ["N Abbas", "EAH Abdulrahman", "N Abu-Ghazaleh", "M Abusultan", "O Acevedo", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2016.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=100&pagesize=100&citation_for_view=pQ5i4LIAAAAJ:yD5IFk8b50cC", "title": "Majority logic synthesis", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=100&pagesize=100&citation_for_view=pQ5i4LIAAAAJ:L8Ckcad2t8MC", "title": "Towards More Efficient Logic Blocks By Exploiting Biconditional Expansion", "published_by": "Proceedings of the 2015 ACM/SIGDA International Symposium on Field\u00a0\u2026, 2015", "authors": ["PE Gallardon", "G Kim", "X Tang", "L Amaru", "G De Micheli"], "cited_by_link": NaN, "cited_by": NaN, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=100&pagesize=100&citation_for_view=pQ5i4LIAAAAJ:e5wmG9Sq2KIC", "title": "Multiple-Independent-Gate Nanowire Transistors: From Technology to Advanced SoC Design", "published_by": "Nano-CMOS and Post-CMOS Electronics: Devices and Modeling, 2015", "authors": ["PE Gaillardon", "J Zhang", "L Amar\u00f9", "G De Micheli"], "cited_by_link": NaN, "cited_by": NaN, "year": 2015.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=100&pagesize=100&citation_for_view=pQ5i4LIAAAAJ:TQgYirikUcIC", "title": "2014 Index IEEE Journal on Emerging and Selected Topics in Circuits and Systems Vol. 4", "published_by": "IEEE Journal on Emerging and Selected Topics in Circuits and Systems 4 (4), 501, 2014", "authors": ["T Acharya", "AJ Acosta", "R Aitken", "E Alarcon", "M Alhawari", "L Amaru", "UE Avci", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=100&pagesize=100&citation_for_view=pQ5i4LIAAAAJ:R3hNpaxXUhUC", "title": "2014 Index IEEE Transactions on Nanotechnology Vol. 13", "published_by": "IEEE Transactions on Nanotechnology 13 (6), 1273, 2014", "authors": ["KE Aasmundtveit", "A Abdellah", "MA Abdulsattar", "S Adhikari", "S Agarwal", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=100&pagesize=100&citation_for_view=pQ5i4LIAAAAJ:YOwf2qJgpHMC", "title": "Restructuring of Arithmetic Circuits with Biconditional Binary Decision Diagrams", "published_by": "University Booth at DATE 2014, 2014", "authors": ["L Amar\u00fa", "A Balatsoukas Stimming", "PE Gaillardon", "A Burg", "G De Micheli"], "cited_by_link": NaN, "cited_by": NaN, "year": 2014.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=100&pagesize=100&citation_for_view=pQ5i4LIAAAAJ:qUcmZB5y_30C", "title": "2013 Index IEEE Transactions on Circuits and Systems II: Express Briefs Vol. 60", "published_by": "IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS\u2014II: EXPRESS BRIEFS 60 (12), 909, 2013", "authors": ["SH Abdelhalem", "JA Abraham", "H Adrang", "F Aezinia", "J Aguado-Ruiz", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=100&pagesize=100&citation_for_view=pQ5i4LIAAAAJ:_FxGoFyzp5QC", "title": "Logic Synthesis for Emerging Technologies", "published_by": "FETCH Conference (FETCH 2013), poster session, Leysin, Switzerland, 2013", "authors": ["L Amaru", "PE Gaillardon", "GD Micheli"], "cited_by_link": NaN, "cited_by": NaN, "year": 2013.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=100&pagesize=100&citation_for_view=pQ5i4LIAAAAJ:-f6ydRqryjwC", "title": "2012 Index IEEE Transactions on Very Large Scale Integration (VLSI) Systems Vol. 20", "published_by": "IEEE Transactions on Very Large Scale Integration (VLSI) Systems 20 (12), 2357, 2012", "authors": ["TM Aamodt", "D Abramson", "J Adikari", "S Aggarwal", "M Ahmadi", "F Ahmed", "..."], "cited_by_link": NaN, "cited_by": NaN, "year": 2012.0}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=100&pagesize=100&citation_for_view=pQ5i4LIAAAAJ:5ugPr518TE4C", "title": "Control Logic Restructuring for Area Optimization", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=100&pagesize=100&citation_for_view=pQ5i4LIAAAAJ:kRWSkSYxWN8C", "title": "Editor-at-Large board", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=100&pagesize=100&citation_for_view=pQ5i4LIAAAAJ:mvPsJ3kp5DgC", "title": "LSI1", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=100&pagesize=100&citation_for_view=pQ5i4LIAAAAJ:q3oQSFYPqjQC", "title": "TCL", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=100&pagesize=100&citation_for_view=pQ5i4LIAAAAJ:BrmTIyaxlBUC", "title": "58th DAC TECHNICAL PROGRAM COMMITTEE", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=100&pagesize=100&citation_for_view=pQ5i4LIAAAAJ:sSrBHYA8nusC", "title": "Technical Program Chair J\u00f6rg Henkel Karlsruhe Institute of Technology.", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=100&pagesize=100&citation_for_view=pQ5i4LIAAAAJ:vRqMK49ujn8C", "title": "7.3 Advances in Logic Synthesis and Technology Mapping", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=100&pagesize=100&citation_for_view=pQ5i4LIAAAAJ:K3LRdlH-MEoC", "title": "9.4 Optimization for Logic and Physical Design", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=100&pagesize=100&citation_for_view=pQ5i4LIAAAAJ:XiSMed-E-HIC", "title": "Symposium Committees", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=100&pagesize=100&citation_for_view=pQ5i4LIAAAAJ:4OULZ7Gr8RgC", "title": "Analog, Mixed-Signal, and RF Circuits Topological Approach to Symbolic Pole\u2013Zero Extraction Incorporating Design Knowledge............................. G. Shi 1765 Embedded\u00a0\u2026", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}, {"title_link": "https://scholar.google.com/citations?view_op=view_citation&hl=en&user=pQ5i4LIAAAAJ&cstart=100&pagesize=100&citation_for_view=pQ5i4LIAAAAJ:hqOjcs7Dif8C", "title": "Logic Synthesis for Ambipolar FETs", "published_by": NaN, "authors": [""], "cited_by_link": NaN, "cited_by": NaN, "year": NaN}], "citation_statistics": {"table": {"": ["Citations", "h-index", "i10-index"], "All": ["2652", "27", "53"], "Since 2018": ["1904", "22", "45"]}, "chart": {"2012": 8, "2013": 33, "2014": 81, "2015": 118, "2016": 171, "2017": 302, "2018": 260, "2019": 264, "2020": 335, "2021": 345, "2022": 407, "2023": 289}}, "co_authors": [{"link": "https://scholar.google.com/citations?hl=en&user=7SUnVDsAAAAJ", "name": "Giovanni De Micheli", "ext": "EPFL, Stanford"}, {"link": "https://scholar.google.com/citations?hl=en&user=Hlc_2eEAAAAJ", "name": "Pierre - Emmanuel GAILLARDON", "ext": "Associate Professor, University of Utah"}, {"link": "https://scholar.google.com/citations?hl=en&user=_J9JPrAAAAAJ", "name": "Mathias Soeken", "ext": "Microsoft"}, {"link": "https://scholar.google.com/citations?hl=en&user=J-csjXoAAAAJ", "name": "Eleonora Testa", "ext": "Synopsys Inc"}, {"link": "https://scholar.google.com/citations?hl=en&user=Pu_46G0AAAAJ", "name": "Patrick Vuillod", "ext": "Synopsys Fellow"}, {"link": "https://scholar.google.com/citations?hl=en&user=dR04kGYAAAAJ", "name": "Winston Haaswijk", "ext": "EPFL"}, {"link": "https://scholar.google.com/citations?hl=en&user=c11Y9wkAAAAJ", "name": "Odysseas Zografos", "ext": "R&D team leader, imec, Leuven, Belgium"}, {"link": "https://scholar.google.com/citations?hl=en&user=TIt4ggwAAAAJ", "name": "Anupam Chattopadhyay", "ext": "Associate Professor, SCSE, SPMS, NTU, Singapore"}, {"link": "https://scholar.google.com/citations?hl=en&user=dxKLP-oAAAAJ", "name": "Rudy Lauwereins", "ext": "Vice president imec and professor computer architectures, KU Leuven, Belgium"}, {"link": "https://scholar.google.com/citations?hl=en&user=8xx9aw0AAAAJ", "name": "Xifan TANG", "ext": "LNIS, The University of Utah"}, {"link": "https://scholar.google.com/citations?hl=en&user=PuF93WQAAAAJ", "name": "Bart Soree", "ext": "Principal scientist @ imec and part-time professor University Antwerp  & KULeuven"}, {"link": "https://scholar.google.com/citations?hl=en&user=W6JItNUAAAAJ", "name": "Aaron Thean", "ext": "National University of Singapore"}, {"link": "https://scholar.google.com/citations?hl=en&user=im-TzKwAAAAJ", "name": "Iuliana Radu", "ext": "TSMC"}, {"link": "https://scholar.google.com/citations?hl=en&user=Uf6DIFMAAAAJ", "name": "Andreas Burg", "ext": "EPFL - Telecommunications Circuits Laboratory"}, {"link": "https://scholar.google.com/citations?hl=en&user=E-qhIrwAAAAJ", "name": "Jian Zhang", "ext": "HiSilicon, EPFL"}, {"link": "https://scholar.google.com/citations?hl=en&user=fKnmRpMAAAAJ", "name": "Shashikanth Bobba", "ext": "Mindmaze, EPFL, Stanford, 3D-EDA, Ericsson AB, Agilent Technologies"}, {"link": "https://scholar.google.com/citations?hl=en&user=AsXOTg8AAAAJ", "name": "Michele De Marchi", "ext": "SynSense AG"}, {"link": "https://scholar.google.com/citations?hl=en&user=luWS63YAAAAJ", "name": "Davide Sacchetto", "ext": "LIGENTEC SA"}, {"link": "https://scholar.google.com/citations?hl=en&user=b9Fy1qMAAAAJ", "name": "Adrien Vaysset", "ext": "CEA-Leti"}, {"link": "https://scholar.google.com/citations?hl=en&user=Sd82LwQAAAAJ", "name": "Eike Linn", "ext": "IWE II, RWTH Aachen University"}, {"link": "https://scholar.google.com/citations?hl=en&user=nT_D8NAAAAAJ", "name": "Rainer Waser", "ext": "Professur Elektronische Materialien, RWTH Aachen University"}, {"link": "https://scholar.google.com/citations?hl=en&user=WNeypREAAAAJ", "name": "Pascal Meinerzhagen", "ext": "Staff Research Scientist, Intel Labs"}, {"link": "https://scholar.google.com/citations?hl=en&user=EBYOGZAAAAAJ", "name": "camille leroux", "ext": "Professor at Institut Polytechnique de Bordeaux"}, {"link": "https://scholar.google.com/citations?hl=en&user=Mf_u9vMAAAAJ", "name": "Gabi Sarkis", "ext": "Qualcomm"}, {"link": "https://scholar.google.com/citations?hl=en&user=rogztnMAAAAJ", "name": "Alexandre Raymond", "ext": ""}, {"link": "https://scholar.google.com/citations?hl=en&user=xSvOcF8AAAAJ", "name": "Warren Gross", "ext": "Professor of Electrical and Computer Engineering, McGill University"}, {"link": "https://scholar.google.com/citations?hl=en&user=9v_MAAIAAAAJ", "name": "Rolf Drechsler", "ext": "Professor at University of Bremen, Director DFKI Bremen, Germany"}, {"link": "https://scholar.google.com/citations?hl=en&user=TyMAGtYAAAAJ", "name": "Yusuf Leblebici", "ext": "Professor of Electrical Engineering, EPFL"}, {"link": "https://scholar.google.com/citations?hl=en&user=ILqazZoAAAAJ", "name": "Ana Petkovska", "ext": "Nexthink"}, {"link": "https://scholar.google.com/citations?hl=en&user=jzkvKywAAAAJ", "name": "Guido Masera", "ext": "Professor of Electronics, Politecnico di Torino"}, {"link": "https://scholar.google.com/citations?hl=en&user=mtYbZOUAAAAJ", "name": "Maurizio Martina", "ext": "Dipartimento di Elettronica e Telecomunicazioni, Politecnico di Torino"}, {"link": "https://scholar.google.com/citations?hl=en&user=rVzsIgcAAAAJ", "name": "Stefan Cosemans", "ext": "Axelera AI"}, {"link": "https://scholar.google.com/citations?hl=en&user=ai5VhpAAAAAJ", "name": "Mehdi Hasan", "ext": "Wolfspeed by CREE"}, {"link": "https://scholar.google.com/citations?hl=en&user=igaF7VoAAAAJ", "name": "Berardi Sensale Rodriguez", "ext": "The University of Utah"}, {"link": "https://scholar.google.com/citations?hl=en&user=BbEshoYAAAAJ", "name": "Ross Walker", "ext": "Associate Prof. at University of Utah"}, {"link": "https://scholar.google.com/citations?hl=en&user=kBdm9ZIAAAAJ", "name": "Saeideh Shirinzadeh", "ext": "University of Bremen"}, {"link": "https://scholar.google.com/citations?hl=en&user=tz9scxwAAAAJ", "name": "Maurizio Zamboni", "ext": "Politecnico di Torino"}, {"link": "https://scholar.google.com/citations?hl=en&user=BKCxqZUAAAAJ", "name": "mariagrazia graziano", "ext": "Associate Professor, Nanoelectronics Politecnico di Torino; Lecturer Nanocomputing EPFL"}, {"link": "https://scholar.google.com/citations?hl=en&user=oB0wsDcAAAAJ", "name": "Paolo Ienne", "ext": "Professor, EPFL"}, {"link": "https://scholar.google.com/citations?hl=en&user=i_wa4gQAAAAJ", "name": "Dmitri E. Nikonov", "ext": "Principal Engineer, Intel"}, {"link": "https://scholar.google.com/citations?hl=en&user=CFyEBQIAAAAJ", "name": "Sasikanth Manipatruni", "ext": "Kepler/Intel/Cornell"}, {"link": "https://scholar.google.com/citations?hl=en&user=8FLiKGcAAAAJ", "name": "Mauricio Manfrini", "ext": "Kepler Computing"}, {"link": "https://scholar.google.com/citations?hl=en&user=zZ3AqKwAAAAJ", "name": "Christoph Adelmann", "ext": "Imec"}, {"link": "https://scholar.google.com/citations?hl=en&user=y1tvkRwAAAAJ", "name": "Florin Ciubotaru", "ext": "Imec"}, {"link": "https://scholar.google.com/citations?hl=en&user=dkAkwEIAAAAJ", "name": "Johan Swerts", "ext": "Imec"}, {"link": "https://scholar.google.com/citations?hl=en&user=dWkUqVsAAAAJ", "name": "Robert Wille", "ext": "Technical University of Munich and SCCH GmbH"}, {"link": "https://scholar.google.com/citations?hl=en&user=mr-DwkYAAAAJ", "name": "Edith BEIGNE", "ext": "CEA"}, {"link": "https://scholar.google.com/citations?hl=en&user=aakIQUMAAAAJ", "name": "Gage Hills", "ext": "Assistant Professor at Harvard SEAS"}, {"link": "https://scholar.google.com/citations?hl=en&user=9U2rzRQAAAAJ", "name": "NOVO David", "ext": "LIRMM,University of Montpellier, and CNRS"}, {"link": "https://scholar.google.com/citations?hl=en&user=TW6dnZUAAAAJ", "name": "Krishna Palem", "ext": "Ken and Audrey Kennedy Professor"}, {"link": "https://scholar.google.com/citations?hl=en&user=oWWvjBkAAAAJ", "name": "Massimo Poncino", "ext": "Professor, Computing Engineering"}, {"link": "https://scholar.google.com/citations?hl=en&user=8Qtcr1UAAAAJ", "name": "Sandeep Miryala", "ext": "Apple Inc., Austin, Texas, USA"}, {"link": "https://scholar.google.com/citations?hl=en&user=0spez40AAAAJ", "name": "Zhufei Chu (\u50a8\u8457\u98de)", "ext": "Ningbo University"}, {"link": "https://scholar.google.com/citations?hl=en&user=1PQxN8UAAAAJ", "name": "Grace Zgheib", "ext": "Processor Architecture Lab, EPFL"}, {"link": "https://scholar.google.com/citations?hl=en&user=JZMnhfQAAAAJ", "name": "Valerio Tenace", "ext": "University of Utah"}, {"link": "https://scholar.google.com/citations?hl=en&user=B35eC7sAAAAJ", "name": "Enrico Macii", "ext": "Politecnico di Torino"}, {"link": "https://scholar.google.com/citations?hl=en&user=x9tumOsAAAAJ", "name": "Maciej Ciesielski", "ext": "Professor of ELectrical and Computer Engineering"}, {"link": "https://scholar.google.com/citations?hl=en&user=xfi9RosAAAAJ", "name": "Gain Kim", "ext": "DGIST"}, {"link": "https://scholar.google.com/citations?hl=en&user=JDctypMAAAAJ", "name": "Padma Raghavan", "ext": "Professor of Computer Science and Computer Engineering, Vanderbilt University"}, {"link": "https://scholar.google.com/citations?hl=en&user=1deOKekAAAAJ", "name": "Praveen Raghavan", "ext": "Apple"}, {"link": "https://scholar.google.com/citations?hl=en&user=AAHA4oUAAAAJ", "name": "Pritish Narayanan", "ext": "IBM Research - Almaden"}], "interests": ["Electronic Design Automation", "Logic Synthesis", "Formal Verification", "Logic in Computer Science", "Beyond CMOS"], "link": "https://scholar.google.com/citations?hl=en&user=pQ5i4LIAAAAJ", "name": "Luca Amar\u00f9", "affiliates": [{"name": "Synopsys Inc", "link": "https://scholar.google.com/citations?view_op=view_org&hl=en&org=17662939037717654259"}]}