

================================================================
== Vitis HLS Report for 'cyclicPrefixRemoval'
================================================================
* Date:           Fri May 26 13:15:56 2023

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        a82
* Solution:       solution_cpr (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.463 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    17002|    17002|  0.170 ms|  0.170 ms|  17003|  17003|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +--------------------------------------------------------+----------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |                                                        |                                              |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
        |                        Instance                        |                    Module                    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
        +--------------------------------------------------------+----------------------------------------------+---------+---------+-----------+-----------+------+------+---------+
        |grp_cyclicPrefixRemoval_Pipeline_VITIS_LOOP_12_1_fu_55  |cyclicPrefixRemoval_Pipeline_VITIS_LOOP_12_1  |     8802|     8802|  88.020 us|  88.020 us|  8802|  8802|       no|
        |grp_cyclicPrefixRemoval_Pipeline_VITIS_LOOP_17_2_fu_63  |cyclicPrefixRemoval_Pipeline_VITIS_LOOP_17_2  |     8194|     8194|  81.940 us|  81.940 us|  8194|  8194|       no|
        +--------------------------------------------------------+----------------------------------------------+---------+---------+-----------+-----------+------+------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|      4|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|      35|    259|    -|
|Memory           |       64|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       -|    134|    -|
|Register         |        -|    -|       9|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |       64|    0|      44|    397|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       22|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------------------------+----------------------------------------------+---------+----+----+-----+-----+
    |                        Instance                        |                    Module                    | BRAM_18K| DSP| FF | LUT | URAM|
    +--------------------------------------------------------+----------------------------------------------+---------+----+----+-----+-----+
    |grp_cyclicPrefixRemoval_Pipeline_VITIS_LOOP_12_1_fu_55  |cyclicPrefixRemoval_Pipeline_VITIS_LOOP_12_1  |        0|   0|  16|   69|    0|
    |grp_cyclicPrefixRemoval_Pipeline_VITIS_LOOP_17_2_fu_63  |cyclicPrefixRemoval_Pipeline_VITIS_LOOP_17_2  |        0|   0|  19|  190|    0|
    +--------------------------------------------------------+----------------------------------------------+---------+----+----+-----+-----+
    |Total                                                   |                                              |        0|   0|  35|  259|    0|
    +--------------------------------------------------------+----------------------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    +----------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory  |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +----------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |x_real_U  |x_real_RAM_AUTO_1R1W  |       32|  0|   0|    0|  8800|   32|     1|       281600|
    |x_imag_U  |x_real_RAM_AUTO_1R1W  |       32|  0|   0|    0|  8800|   32|     1|       281600|
    +----------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total     |                      |       64|  0|   0|    0| 17600|   64|     2|       563200|
    +----------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                              Variable Name                              | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |grp_cyclicPrefixRemoval_Pipeline_VITIS_LOOP_17_2_fu_63_oupstream_TREADY  |       and|   0|  0|   2|           1|           1|
    |ap_block_state7                                                          |        or|   0|  0|   2|           1|           1|
    +-------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                    |          |   0|  0|   4|           2|           2|
    +-------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                      |  42|          8|    1|          8|
    |inpstream_TREADY_int_regslice  |   9|          2|    1|          2|
    |x_imag_address0                |  14|          3|   14|         42|
    |x_imag_ce0                     |  14|          3|    1|          3|
    |x_imag_we0                     |   9|          2|    1|          2|
    |x_real_address0                |  14|          3|   14|         42|
    |x_real_ce0                     |  14|          3|    1|          3|
    |x_real_we0                     |   9|          2|    1|          2|
    |z_TDATA_blk_n                  |   9|          2|    1|          2|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          | 134|         28|   35|        106|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------------------------------+---+----+-----+-----------+
    |                                 Name                                | FF| LUT| Bits| Const Bits|
    +---------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                            |  7|   0|    7|          0|
    |grp_cyclicPrefixRemoval_Pipeline_VITIS_LOOP_12_1_fu_55_ap_start_reg  |  1|   0|    1|          0|
    |grp_cyclicPrefixRemoval_Pipeline_VITIS_LOOP_17_2_fu_63_ap_start_reg  |  1|   0|    1|          0|
    +---------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                |  9|   0|    9|          0|
    +---------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+---------------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+------------------+-----+-----+------------+---------------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|  cyclicPrefixRemoval|  return value|
|ap_rst_n          |   in|    1|  ap_ctrl_hs|  cyclicPrefixRemoval|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|  cyclicPrefixRemoval|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|  cyclicPrefixRemoval|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|  cyclicPrefixRemoval|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|  cyclicPrefixRemoval|  return value|
|inpstream_TDATA   |   in|   64|        axis|            inpstream|       pointer|
|inpstream_TVALID  |   in|    1|        axis|            inpstream|       pointer|
|inpstream_TREADY  |  out|    1|        axis|            inpstream|       pointer|
|oupstream_TDATA   |  out|   64|        axis|            oupstream|       pointer|
|oupstream_TVALID  |  out|    1|        axis|            oupstream|       pointer|
|oupstream_TREADY  |   in|    1|        axis|            oupstream|       pointer|
|z_TDATA           |  out|    8|        axis|                    z|       pointer|
|z_TVALID          |  out|    1|        axis|                    z|       pointer|
|z_TREADY          |   in|    1|        axis|                    z|       pointer|
+------------------+-----+-----+------------+---------------------+--------------+

