// Seed: 3444718842
module module_0 (
    input tri0 id_0,
    input uwire id_1,
    input wire id_2,
    output supply0 id_3,
    output tri1 id_4,
    output tri id_5,
    input supply0 id_6
);
  wire id_8;
  wire id_9;
  assign id_4 = id_0;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    output supply0 id_2,
    input wand id_3,
    input tri0 id_4,
    input wand id_5,
    output tri id_6,
    output wire id_7,
    input tri1 id_8,
    output tri1 id_9,
    output wor id_10,
    inout tri id_11,
    output wire id_12,
    output uwire id_13,
    input wand id_14,
    input tri0 id_15,
    output tri0 id_16,
    input tri0 id_17,
    output wand id_18,
    output uwire id_19,
    input wor id_20,
    input uwire id_21,
    output tri0 id_22,
    input tri id_23
    , id_25
);
  module_0(
      id_20, id_1, id_3, id_19, id_22, id_18, id_0
  );
endmodule
