0.6
2017.3
Oct  4 2017
20:11:37
C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.sim/sim_1/behav/xsim/glbl.v,1507081072,verilog,,,,glbl,,,,,,,,
C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.srcs/sim_1/new/Sync_245_Test_Bench.v,1518170659,verilog,,,,Sync_245_Test_Bench,,,../../../../FT232H.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.srcs/sim_1/new/TmpImage_Test_bench.v,1518172885,verilog,,,,TmpImage_Test_bench,,,,,,,,
C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.srcs/sources_1/new/Sync_245_Controller.v,1518224004,verilog,,C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/Loopback-FPGA/fpga_usb_sync_245.srcs/sources_1/new/async_fifo.v,,Sync_245_Controller,,,../../../../FT232H.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.srcs/sources_1/new/TempImgCreator.v,1518172491,verilog,,C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.srcs/sim_1/new/TmpImage_Test_bench.v,,TempImgCreator,,,,,,,,
C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/Loopback-FPGA/fpga_usb_sync_245.srcs/sources_1/new/async_fifo.v,1518222620,verilog,,C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/Loopback-FPGA/fpga_usb_sync_245.srcs/sources_1/new/graycounter.v,,async_fifo,,,../../../../FT232H.srcs/sources_1/ip/clk_wiz_0,,,,,
C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/Loopback-FPGA/fpga_usb_sync_245.srcs/sources_1/new/graycounter.v,1518223344,verilog,,C:/Users/Gogol/Desktop/ClassWork/EE175/FPGA/USB/Sync245/FT232H/FT232H.srcs/sim_1/new/Sync_245_Test_Bench.v,,graycounter,,,../../../../FT232H.srcs/sources_1/ip/clk_wiz_0,,,,,
