rom3.v,verilog,xil_defaultlib,../../../../UART_DDS.srcs/sources_1/ip/rom3/sim/rom3.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
