# Reading E:/Quartus_Prime/app/modelsim_ase/tcl/vsim/pref.tcl
# do chip_top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying E:/Quartus_Prime/app/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/rom/ip_core/rom {E:/FPGA/code/xSoc/chip_top/chip/rom/ip_core/rom/ip_rom_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:47 on Aug 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA/code/xSoc/chip_top/chip/rom/ip_core/rom" E:/FPGA/code/xSoc/chip_top/chip/rom/ip_core/rom/ip_rom_1.v 
# -- Compiling module ip_rom_1
# 
# Top level modules:
# 	ip_rom_1
# End time: 15:27:47 on Aug 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/memu/memu_top {E:/FPGA/code/xSoc/chip_top/chip/cpu/memu/memu_top/memu_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:47 on Aug 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/memu/memu_top" E:/FPGA/code/xSoc/chip_top/chip/cpu/memu/memu_top/memu_top.v 
# -- Compiling module memu_top
# 
# Top level modules:
# 	memu_top
# End time: 15:27:47 on Aug 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top {E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:47 on Aug 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top" E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v 
# -- Compiling module idu_top
# 
# Top level modules:
# 	idu_top
# End time: 15:27:47 on Aug 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/exu_top {E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/exu_top/exu_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:47 on Aug 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/exu_top" E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/exu_top/exu_top.v 
# -- Compiling module exu_top
# 
# Top level modules:
# 	exu_top
# End time: 15:27:47 on Aug 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm {E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:47 on Aug 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm" E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v 
# -- Compiling module dual_port_ram
# 
# Top level modules:
# 	dual_port_ram
# End time: 15:27:47 on Aug 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top {E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:47 on Aug 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top" E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v 
# -- Compiling module cpu_top
# 
# Top level modules:
# 	cpu_top
# End time: 15:27:47 on Aug 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/bus/top {E:/FPGA/code/xSoc/chip_top/chip/bus/top/bus_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:47 on Aug 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA/code/xSoc/chip_top/chip/bus/top" E:/FPGA/code/xSoc/chip_top/chip/bus/top/bus_top.v 
# -- Compiling module bus_top
# 
# Top level modules:
# 	bus_top
# End time: 15:27:47 on Aug 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/spm {E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:47 on Aug 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/spm" E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v 
# -- Compiling module spm
# 
# Top level modules:
# 	spm
# End time: 15:27:47 on Aug 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/gpio {E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:47 on Aug 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA/code/xSoc/chip_top/chip/gpio" E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v 
# -- Compiling module gpio
# 
# Top level modules:
# 	gpio
# End time: 15:27:47 on Aug 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/timer {E:/FPGA/code/xSoc/chip_top/chip/timer/timer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:47 on Aug 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA/code/xSoc/chip_top/chip/timer" E:/FPGA/code/xSoc/chip_top/chip/timer/timer.v 
# -- Compiling module timer
# 
# Top level modules:
# 	timer
# End time: 15:27:47 on Aug 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/rom {E:/FPGA/code/xSoc/chip_top/chip/rom/rom.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:47 on Aug 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA/code/xSoc/chip_top/chip/rom" E:/FPGA/code/xSoc/chip_top/chip/rom/rom.v 
# -- Compiling module rom
# 
# Top level modules:
# 	rom
# End time: 15:27:47 on Aug 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/memu/mem_ctrl {E:/FPGA/code/xSoc/chip_top/chip/cpu/memu/mem_ctrl/mem_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:48 on Aug 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/memu/mem_ctrl" E:/FPGA/code/xSoc/chip_top/chip/cpu/memu/mem_ctrl/mem_ctrl.v 
# -- Compiling module mem_ctrl
# 
# Top level modules:
# 	mem_ctrl
# End time: 15:27:48 on Aug 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/memu/mem_reg {E:/FPGA/code/xSoc/chip_top/chip/cpu/memu/mem_reg/mem_reg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:48 on Aug 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/memu/mem_reg" E:/FPGA/code/xSoc/chip_top/chip/cpu/memu/mem_reg/mem_reg.v 
# -- Compiling module mem_reg
# 
# Top level modules:
# 	mem_reg
# End time: 15:27:48 on Aug 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/bus_if {E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/bus_if/bus_if.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:48 on Aug 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/bus_if" E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/bus_if/bus_if.v 
# -- Compiling module bus_if
# 
# Top level modules:
# 	bus_if
# End time: 15:27:48 on Aug 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/if_reg {E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/if_reg/if_reg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:48 on Aug 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/if_reg" E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/if_reg/if_reg.v 
# -- Compiling module if_reg
# 
# Top level modules:
# 	if_reg
# End time: 15:27:48 on Aug 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top {E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:48 on Aug 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top" E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v 
# -- Compiling module ifu_top
# 
# Top level modules:
# 	ifu_top
# End time: 15:27:48 on Aug 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/decoder {E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/decoder/decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:48 on Aug 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/decoder" E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/decoder/decoder.v 
# -- Compiling module decoder
# 
# Top level modules:
# 	decoder
# End time: 15:27:48 on Aug 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/id_reg {E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/id_reg/id_reg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:48 on Aug 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/id_reg" E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/id_reg/id_reg.v 
# -- Compiling module id_reg
# 
# Top level modules:
# 	id_reg
# End time: 15:27:48 on Aug 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr {E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:48 on Aug 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr" E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v 
# -- Compiling module gpr
# 
# Top level modules:
# 	gpr
# End time: 15:27:48 on Aug 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/ex_reg {E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/ex_reg/ex_reg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:48 on Aug 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/ex_reg" E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/ex_reg/ex_reg.v 
# -- Compiling module ex_reg
# 
# Top level modules:
# 	ex_reg
# End time: 15:27:48 on Aug 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/alu {E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/alu/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:48 on Aug 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/alu" E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/alu/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 15:27:48 on Aug 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_ctrl {E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_ctrl/cpu_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:48 on Aug 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_ctrl" E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_ctrl/cpu_ctrl.v 
# -- Compiling module cpu_ctrl
# 
# Top level modules:
# 	cpu_ctrl
# End time: 15:27:48 on Aug 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/bus/bus_addr_dec {E:/FPGA/code/xSoc/chip_top/chip/bus/bus_addr_dec/bus_addr_dec.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:48 on Aug 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA/code/xSoc/chip_top/chip/bus/bus_addr_dec" E:/FPGA/code/xSoc/chip_top/chip/bus/bus_addr_dec/bus_addr_dec.v 
# -- Compiling module bus_addr_dec
# 
# Top level modules:
# 	bus_addr_dec
# End time: 15:27:48 on Aug 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/bus/bus_arbiter {E:/FPGA/code/xSoc/chip_top/chip/bus/bus_arbiter/bus_arbiter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:48 on Aug 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA/code/xSoc/chip_top/chip/bus/bus_arbiter" E:/FPGA/code/xSoc/chip_top/chip/bus/bus_arbiter/bus_arbiter.v 
# -- Compiling module bus_arbiter
# 
# Top level modules:
# 	bus_arbiter
# End time: 15:27:48 on Aug 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/bus/bus_master_mux {E:/FPGA/code/xSoc/chip_top/chip/bus/bus_master_mux/bus_master_mux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:48 on Aug 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA/code/xSoc/chip_top/chip/bus/bus_master_mux" E:/FPGA/code/xSoc/chip_top/chip/bus/bus_master_mux/bus_master_mux.v 
# -- Compiling module bus_master_mux
# 
# Top level modules:
# 	bus_master_mux
# End time: 15:27:48 on Aug 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/bus/bus_slave_mux {E:/FPGA/code/xSoc/chip_top/chip/bus/bus_slave_mux/bus_slave_mux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:48 on Aug 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA/code/xSoc/chip_top/chip/bus/bus_slave_mux" E:/FPGA/code/xSoc/chip_top/chip/bus/bus_slave_mux/bus_slave_mux.v 
# -- Compiling module bus_slave_mux
# 
# Top level modules:
# 	bus_slave_mux
# End time: 15:27:49 on Aug 24,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/chip_top {E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:49 on Aug 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA/code/xSoc/chip_top/chip/chip_top" E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v 
# -- Compiling module chip_top
# 
# Top level modules:
# 	chip_top
# End time: 15:27:49 on Aug 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/chip_top/simulation/modelsim {E:/FPGA/code/xSoc/chip_top/chip/chip_top/simulation/modelsim/chip_top_tb.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:49 on Aug 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA/code/xSoc/chip_top/chip/chip_top/simulation/modelsim" E:/FPGA/code/xSoc/chip_top/chip/chip_top/simulation/modelsim/chip_top_tb.vt 
# -- Compiling module chip_top_tb
# 
# Top level modules:
# 	chip_top_tb
# End time: 15:27:49 on Aug 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  chip_top_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" chip_top_tb 
# Start time: 15:27:49 on Aug 24,2020
# Loading work.chip_top_tb
# Loading work.chip_top
# Loading work.cpu_top
# Loading work.ifu_top
# Loading work.bus_if
# Loading work.if_reg
# Loading work.idu_top
# Loading work.decoder
# Loading work.id_reg
# Loading work.spm
# Loading work.dual_port_ram
# Loading altera_mf_ver.altsyncram
# Loading work.exu_top
# Loading work.ex_reg
# Loading work.alu
# Loading work.gpr
# Loading work.memu_top
# Loading work.mem_ctrl
# Loading work.mem_reg
# Loading work.cpu_ctrl
# Loading work.bus_top
# Loading work.bus_arbiter
# Loading work.bus_master_mux
# Loading work.bus_slave_mux
# Loading work.bus_addr_dec
# Loading work.rom
# Loading work.ip_rom_1
# Loading work.gpio
# Loading work.timer
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v(60): [PCDPC] - Port size (8) does not match connection size (1) for port 'irq'. The port definition is at: E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v(20).
#    Time: 0 ps  Iteration: 0  Instance: /chip_top_tb/i1/cpu_top_0 File: E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v
# ** Warning: (vsim-3015) E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v(160): [PCDPC] - Port size (30) does not match connection size (12) for port 'spm_addr'. The port definition is at: E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v(34).
#    Time: 0 ps  Iteration: 0  Instance: /chip_top_tb/i1/cpu_top_0/ifu_top_0 File: E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v
# ** Warning: (vsim-3015) E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v(332): [PCDPC] - Port size (30) does not match connection size (12) for port 'spm_addr'. The port definition is at: E:/FPGA/code/xSoc/chip_top/chip/cpu/memu/memu_top/memu_top.v(51).
#    Time: 0 ps  Iteration: 0  Instance: /chip_top_tb/i1/cpu_top_0/memu_top_0 File: E:/FPGA/code/xSoc/chip_top/chip/cpu/memu/memu_top/memu_top.v
# ** Warning: (vsim-3015) E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v(91): [PCDPC] - Port size (32) does not match connection size (30) for port 'wires_m0_addr'. The port definition is at: E:/FPGA/code/xSoc/chip_top/chip/bus/top/bus_top.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /chip_top_tb/i1/bus_top_0 File: E:/FPGA/code/xSoc/chip_top/chip/bus/top/bus_top.v
# ** Warning: (vsim-3015) E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v(91): [PCDPC] - Port size (32) does not match connection size (30) for port 'wires_m1_addr'. The port definition is at: E:/FPGA/code/xSoc/chip_top/chip/bus/top/bus_top.v(24).
#    Time: 0 ps  Iteration: 0  Instance: /chip_top_tb/i1/bus_top_0 File: E:/FPGA/code/xSoc/chip_top/chip/bus/top/bus_top.v
# ** Warning: (vsim-3015) E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v(91): [PCDPC] - Port size (32) does not match connection size (30) for port 'wires_m2_addr'. The port definition is at: E:/FPGA/code/xSoc/chip_top/chip/bus/top/bus_top.v(31).
#    Time: 0 ps  Iteration: 0  Instance: /chip_top_tb/i1/bus_top_0 File: E:/FPGA/code/xSoc/chip_top/chip/bus/top/bus_top.v
# ** Warning: (vsim-3015) E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v(91): [PCDPC] - Port size (32) does not match connection size (30) for port 'wires_m3_addr'. The port definition is at: E:/FPGA/code/xSoc/chip_top/chip/bus/top/bus_top.v(38).
#    Time: 0 ps  Iteration: 0  Instance: /chip_top_tb/i1/bus_top_0 File: E:/FPGA/code/xSoc/chip_top/chip/bus/top/bus_top.v
# ** Warning: (vsim-3015) E:/FPGA/code/xSoc/chip_top/chip/bus/top/bus_top.v(193): [PCDPC] - Port size (30) does not match connection size (32) for port 'm0_addr'. The port definition is at: E:/FPGA/code/xSoc/chip_top/chip/bus/bus_master_mux/bus_master_mux.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /chip_top_tb/i1/bus_top_0/bus_master_mux_ File: E:/FPGA/code/xSoc/chip_top/chip/bus/bus_master_mux/bus_master_mux.v
# ** Warning: (vsim-3015) E:/FPGA/code/xSoc/chip_top/chip/bus/top/bus_top.v(193): [PCDPC] - Port size (30) does not match connection size (32) for port 'm1_addr'. The port definition is at: E:/FPGA/code/xSoc/chip_top/chip/bus/bus_master_mux/bus_master_mux.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /chip_top_tb/i1/bus_top_0/bus_master_mux_ File: E:/FPGA/code/xSoc/chip_top/chip/bus/bus_master_mux/bus_master_mux.v
# ** Warning: (vsim-3015) E:/FPGA/code/xSoc/chip_top/chip/bus/top/bus_top.v(193): [PCDPC] - Port size (30) does not match connection size (32) for port 'm2_addr'. The port definition is at: E:/FPGA/code/xSoc/chip_top/chip/bus/bus_master_mux/bus_master_mux.v(20).
#    Time: 0 ps  Iteration: 0  Instance: /chip_top_tb/i1/bus_top_0/bus_master_mux_ File: E:/FPGA/code/xSoc/chip_top/chip/bus/bus_master_mux/bus_master_mux.v
# ** Warning: (vsim-3015) E:/FPGA/code/xSoc/chip_top/chip/bus/top/bus_top.v(193): [PCDPC] - Port size (30) does not match connection size (32) for port 'm3_addr'. The port definition is at: E:/FPGA/code/xSoc/chip_top/chip/bus/bus_master_mux/bus_master_mux.v(27).
#    Time: 0 ps  Iteration: 0  Instance: /chip_top_tb/i1/bus_top_0/bus_master_mux_ File: E:/FPGA/code/xSoc/chip_top/chip/bus/bus_master_mux/bus_master_mux.v
# ** Warning: (vsim-3015) E:/FPGA/code/xSoc/chip_top/chip/bus/top/bus_top.v(279): [PCDPC] - Port size (32) does not match connection size (30) for port 's_addr'. The port definition is at: E:/FPGA/code/xSoc/chip_top/chip/bus/bus_addr_dec/bus_addr_dec.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /chip_top_tb/i1/bus_top_0/bus_addr_dec_ File: E:/FPGA/code/xSoc/chip_top/chip/bus/bus_addr_dec/bus_addr_dec.v
# ** Warning: (vsim-3015) E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v(170): [PCDPC] - Port size (12) does not match connection size (30) for port 'xsoc_rom_addr'. The port definition is at: E:/FPGA/code/xSoc/chip_top/chip/rom/rom.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /chip_top_tb/i1/rom_0 File: E:/FPGA/code/xSoc/chip_top/chip/rom/rom.v
# ** Warning: (vsim-3015) E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v(183): [PCDPC] - Port size (2) does not match connection size (30) for port 'addr'. The port definition is at: E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /chip_top_tb/i1/gpio_0 File: E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v
# ** Warning: (vsim-3015) E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v(202): [PCDPC] - Port size (2) does not match connection size (30) for port 'addr'. The port definition is at: E:/FPGA/code/xSoc/chip_top/chip/timer/timer.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /chip_top_tb/i1/timer_0 File: E:/FPGA/code/xSoc/chip_top/chip/timer/timer.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: chip_top_tb.i1.cpu_top_0.spm_0.spm.altsyncram_component.m_default.altsyncram_inst
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "./mif/output.mif" for reading.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/altera_mf.v(263)
#    Time: 0 ps  Iteration: 0  Instance: /chip_top_tb/i1/rom_0/xSoc_rom/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read ./mif/output.mif.
# ** Warning: (vsim-7) Failed to open readmem file "./mif/output.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/altera_mf.v(48976)
#    Time: 0 ps  Iteration: 0  Instance: /chip_top_tb/i1/rom_0/xSoc_rom/altsyncram_component/m_default/altsyncram_inst
# Running testbench
add wave -position end  sim:/chip_top_tb/i1/cpu_top_0/cpu_ctrl_0/pre_pc
add wave -position end  sim:/chip_top_tb/i1/cpu_top_0/cpu_ctrl_0/new_pc
run 1ms
add wave -position end  sim:/chip_top_tb/i1/cpu_top_0/ifu_top_0/bus_addr
run 1ms
do chip_top_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/rom/ip_core/rom {E:/FPGA/code/xSoc/chip_top/chip/rom/ip_core/rom/ip_rom_1.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:02 on Aug 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA/code/xSoc/chip_top/chip/rom/ip_core/rom" E:/FPGA/code/xSoc/chip_top/chip/rom/ip_core/rom/ip_rom_1.v 
# -- Compiling module ip_rom_1
# 
# Top level modules:
# 	ip_rom_1
# End time: 15:35:02 on Aug 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/memu/memu_top {E:/FPGA/code/xSoc/chip_top/chip/cpu/memu/memu_top/memu_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:02 on Aug 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/memu/memu_top" E:/FPGA/code/xSoc/chip_top/chip/cpu/memu/memu_top/memu_top.v 
# -- Compiling module memu_top
# 
# Top level modules:
# 	memu_top
# End time: 15:35:02 on Aug 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top {E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:02 on Aug 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top" E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/idu_top/idu_top.v 
# -- Compiling module idu_top
# 
# Top level modules:
# 	idu_top
# End time: 15:35:02 on Aug 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/exu_top {E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/exu_top/exu_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:02 on Aug 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/exu_top" E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/exu_top/exu_top.v 
# -- Compiling module exu_top
# 
# Top level modules:
# 	exu_top
# End time: 15:35:02 on Aug 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm {E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:02 on Aug 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm" E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/spm/dual_port_ram.v 
# -- Compiling module dual_port_ram
# 
# Top level modules:
# 	dual_port_ram
# End time: 15:35:02 on Aug 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top {E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:02 on Aug 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top" E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v 
# -- Compiling module cpu_top
# 
# Top level modules:
# 	cpu_top
# End time: 15:35:02 on Aug 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/bus/top {E:/FPGA/code/xSoc/chip_top/chip/bus/top/bus_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:03 on Aug 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA/code/xSoc/chip_top/chip/bus/top" E:/FPGA/code/xSoc/chip_top/chip/bus/top/bus_top.v 
# -- Compiling module bus_top
# 
# Top level modules:
# 	bus_top
# End time: 15:35:03 on Aug 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/spm {E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:03 on Aug 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/spm" E:/FPGA/code/xSoc/chip_top/chip/cpu/spm/spm.v 
# -- Compiling module spm
# 
# Top level modules:
# 	spm
# End time: 15:35:03 on Aug 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/gpio {E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:03 on Aug 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA/code/xSoc/chip_top/chip/gpio" E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v 
# -- Compiling module gpio
# 
# Top level modules:
# 	gpio
# End time: 15:35:03 on Aug 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/timer {E:/FPGA/code/xSoc/chip_top/chip/timer/timer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:03 on Aug 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA/code/xSoc/chip_top/chip/timer" E:/FPGA/code/xSoc/chip_top/chip/timer/timer.v 
# -- Compiling module timer
# 
# Top level modules:
# 	timer
# End time: 15:35:03 on Aug 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/rom {E:/FPGA/code/xSoc/chip_top/chip/rom/rom.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:03 on Aug 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA/code/xSoc/chip_top/chip/rom" E:/FPGA/code/xSoc/chip_top/chip/rom/rom.v 
# -- Compiling module rom
# 
# Top level modules:
# 	rom
# End time: 15:35:03 on Aug 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/memu/mem_ctrl {E:/FPGA/code/xSoc/chip_top/chip/cpu/memu/mem_ctrl/mem_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:03 on Aug 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/memu/mem_ctrl" E:/FPGA/code/xSoc/chip_top/chip/cpu/memu/mem_ctrl/mem_ctrl.v 
# -- Compiling module mem_ctrl
# 
# Top level modules:
# 	mem_ctrl
# End time: 15:35:03 on Aug 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/memu/mem_reg {E:/FPGA/code/xSoc/chip_top/chip/cpu/memu/mem_reg/mem_reg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:03 on Aug 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/memu/mem_reg" E:/FPGA/code/xSoc/chip_top/chip/cpu/memu/mem_reg/mem_reg.v 
# -- Compiling module mem_reg
# 
# Top level modules:
# 	mem_reg
# End time: 15:35:03 on Aug 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/bus_if {E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/bus_if/bus_if.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:03 on Aug 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/bus_if" E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/bus_if/bus_if.v 
# -- Compiling module bus_if
# 
# Top level modules:
# 	bus_if
# End time: 15:35:03 on Aug 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/if_reg {E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/if_reg/if_reg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:03 on Aug 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/if_reg" E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/if_reg/if_reg.v 
# -- Compiling module if_reg
# 
# Top level modules:
# 	if_reg
# End time: 15:35:03 on Aug 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top {E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:03 on Aug 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top" E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v 
# -- Compiling module ifu_top
# 
# Top level modules:
# 	ifu_top
# End time: 15:35:03 on Aug 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/decoder {E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/decoder/decoder.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:03 on Aug 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/decoder" E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/decoder/decoder.v 
# -- Compiling module decoder
# 
# Top level modules:
# 	decoder
# End time: 15:35:03 on Aug 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/id_reg {E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/id_reg/id_reg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:03 on Aug 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/id_reg" E:/FPGA/code/xSoc/chip_top/chip/cpu/idu/id_reg/id_reg.v 
# -- Compiling module id_reg
# 
# Top level modules:
# 	id_reg
# End time: 15:35:03 on Aug 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr {E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:03 on Aug 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr" E:/FPGA/code/xSoc/chip_top/chip/cpu/gpr/gpr.v 
# -- Compiling module gpr
# 
# Top level modules:
# 	gpr
# End time: 15:35:03 on Aug 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/ex_reg {E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/ex_reg/ex_reg.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:03 on Aug 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/ex_reg" E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/ex_reg/ex_reg.v 
# -- Compiling module ex_reg
# 
# Top level modules:
# 	ex_reg
# End time: 15:35:04 on Aug 24,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/alu {E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/alu/alu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:04 on Aug 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/alu" E:/FPGA/code/xSoc/chip_top/chip/cpu/exu/alu/alu.v 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 15:35:04 on Aug 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_ctrl {E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_ctrl/cpu_ctrl.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:04 on Aug 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_ctrl" E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_ctrl/cpu_ctrl.v 
# -- Compiling module cpu_ctrl
# 
# Top level modules:
# 	cpu_ctrl
# End time: 15:35:04 on Aug 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/bus/bus_addr_dec {E:/FPGA/code/xSoc/chip_top/chip/bus/bus_addr_dec/bus_addr_dec.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:04 on Aug 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA/code/xSoc/chip_top/chip/bus/bus_addr_dec" E:/FPGA/code/xSoc/chip_top/chip/bus/bus_addr_dec/bus_addr_dec.v 
# -- Compiling module bus_addr_dec
# 
# Top level modules:
# 	bus_addr_dec
# End time: 15:35:04 on Aug 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/bus/bus_arbiter {E:/FPGA/code/xSoc/chip_top/chip/bus/bus_arbiter/bus_arbiter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:04 on Aug 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA/code/xSoc/chip_top/chip/bus/bus_arbiter" E:/FPGA/code/xSoc/chip_top/chip/bus/bus_arbiter/bus_arbiter.v 
# -- Compiling module bus_arbiter
# 
# Top level modules:
# 	bus_arbiter
# End time: 15:35:04 on Aug 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/bus/bus_master_mux {E:/FPGA/code/xSoc/chip_top/chip/bus/bus_master_mux/bus_master_mux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:04 on Aug 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA/code/xSoc/chip_top/chip/bus/bus_master_mux" E:/FPGA/code/xSoc/chip_top/chip/bus/bus_master_mux/bus_master_mux.v 
# -- Compiling module bus_master_mux
# 
# Top level modules:
# 	bus_master_mux
# End time: 15:35:04 on Aug 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/bus/bus_slave_mux {E:/FPGA/code/xSoc/chip_top/chip/bus/bus_slave_mux/bus_slave_mux.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:04 on Aug 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA/code/xSoc/chip_top/chip/bus/bus_slave_mux" E:/FPGA/code/xSoc/chip_top/chip/bus/bus_slave_mux/bus_slave_mux.v 
# -- Compiling module bus_slave_mux
# 
# Top level modules:
# 	bus_slave_mux
# End time: 15:35:04 on Aug 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/chip_top {E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:04 on Aug 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA/code/xSoc/chip_top/chip/chip_top" E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v 
# -- Compiling module chip_top
# 
# Top level modules:
# 	chip_top
# End time: 15:35:04 on Aug 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -vlog01compat -work work +incdir+E:/FPGA/code/xSoc/chip_top/chip/chip_top/simulation/modelsim {E:/FPGA/code/xSoc/chip_top/chip/chip_top/simulation/modelsim/chip_top_tb.vt}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:35:04 on Aug 24,2020
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+E:/FPGA/code/xSoc/chip_top/chip/chip_top/simulation/modelsim" E:/FPGA/code/xSoc/chip_top/chip/chip_top/simulation/modelsim/chip_top_tb.vt 
# -- Compiling module chip_top_tb
# 
# Top level modules:
# 	chip_top_tb
# End time: 15:35:04 on Aug 24,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  chip_top_tb
# End time: 15:35:05 on Aug 24,2020, Elapsed time: 0:07:16
# Errors: 0, Warnings: 17
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" chip_top_tb 
# Start time: 15:35:05 on Aug 24,2020
# Loading work.chip_top_tb
# Loading work.chip_top
# Loading work.cpu_top
# Loading work.ifu_top
# Loading work.bus_if
# Loading work.if_reg
# Loading work.idu_top
# Loading work.decoder
# Loading work.id_reg
# Loading work.spm
# Loading work.dual_port_ram
# Loading altera_mf_ver.altsyncram
# Loading work.exu_top
# Loading work.ex_reg
# Loading work.alu
# Loading work.gpr
# Loading work.memu_top
# Loading work.mem_ctrl
# Loading work.mem_reg
# Loading work.cpu_ctrl
# Loading work.bus_top
# Loading work.bus_arbiter
# Loading work.bus_master_mux
# Loading work.bus_slave_mux
# Loading work.bus_addr_dec
# Loading work.rom
# Loading work.ip_rom_1
# Loading work.gpio
# Loading work.timer
# Loading altera_mf_ver.altsyncram_body
# Loading altera_mf_ver.ALTERA_DEVICE_FAMILIES
# Loading altera_mf_ver.ALTERA_MF_MEMORY_INITIALIZATION
# ** Warning: (vsim-3015) E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v(60): [PCDPC] - Port size (8) does not match connection size (1) for port 'irq'. The port definition is at: E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v(20).
#    Time: 0 ps  Iteration: 0  Instance: /chip_top_tb/i1/cpu_top_0 File: E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v
# ** Warning: (vsim-3015) E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v(160): [PCDPC] - Port size (30) does not match connection size (12) for port 'spm_addr'. The port definition is at: E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v(34).
#    Time: 0 ps  Iteration: 0  Instance: /chip_top_tb/i1/cpu_top_0/ifu_top_0 File: E:/FPGA/code/xSoc/chip_top/chip/cpu/ifu/ifu_top/ifu_top.v
# ** Warning: (vsim-3015) E:/FPGA/code/xSoc/chip_top/chip/cpu/cpu_top/cpu_top.v(332): [PCDPC] - Port size (30) does not match connection size (12) for port 'spm_addr'. The port definition is at: E:/FPGA/code/xSoc/chip_top/chip/cpu/memu/memu_top/memu_top.v(51).
#    Time: 0 ps  Iteration: 0  Instance: /chip_top_tb/i1/cpu_top_0/memu_top_0 File: E:/FPGA/code/xSoc/chip_top/chip/cpu/memu/memu_top/memu_top.v
# ** Warning: (vsim-3015) E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v(91): [PCDPC] - Port size (32) does not match connection size (30) for port 'wires_m0_addr'. The port definition is at: E:/FPGA/code/xSoc/chip_top/chip/bus/top/bus_top.v(17).
#    Time: 0 ps  Iteration: 0  Instance: /chip_top_tb/i1/bus_top_0 File: E:/FPGA/code/xSoc/chip_top/chip/bus/top/bus_top.v
# ** Warning: (vsim-3015) E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v(91): [PCDPC] - Port size (32) does not match connection size (30) for port 'wires_m1_addr'. The port definition is at: E:/FPGA/code/xSoc/chip_top/chip/bus/top/bus_top.v(24).
#    Time: 0 ps  Iteration: 0  Instance: /chip_top_tb/i1/bus_top_0 File: E:/FPGA/code/xSoc/chip_top/chip/bus/top/bus_top.v
# ** Warning: (vsim-3015) E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v(91): [PCDPC] - Port size (32) does not match connection size (30) for port 'wires_m2_addr'. The port definition is at: E:/FPGA/code/xSoc/chip_top/chip/bus/top/bus_top.v(31).
#    Time: 0 ps  Iteration: 0  Instance: /chip_top_tb/i1/bus_top_0 File: E:/FPGA/code/xSoc/chip_top/chip/bus/top/bus_top.v
# ** Warning: (vsim-3015) E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v(91): [PCDPC] - Port size (32) does not match connection size (30) for port 'wires_m3_addr'. The port definition is at: E:/FPGA/code/xSoc/chip_top/chip/bus/top/bus_top.v(38).
#    Time: 0 ps  Iteration: 0  Instance: /chip_top_tb/i1/bus_top_0 File: E:/FPGA/code/xSoc/chip_top/chip/bus/top/bus_top.v
# ** Warning: (vsim-3015) E:/FPGA/code/xSoc/chip_top/chip/bus/top/bus_top.v(193): [PCDPC] - Port size (30) does not match connection size (32) for port 'm0_addr'. The port definition is at: E:/FPGA/code/xSoc/chip_top/chip/bus/bus_master_mux/bus_master_mux.v(6).
#    Time: 0 ps  Iteration: 0  Instance: /chip_top_tb/i1/bus_top_0/bus_master_mux_ File: E:/FPGA/code/xSoc/chip_top/chip/bus/bus_master_mux/bus_master_mux.v
# ** Warning: (vsim-3015) E:/FPGA/code/xSoc/chip_top/chip/bus/top/bus_top.v(193): [PCDPC] - Port size (30) does not match connection size (32) for port 'm1_addr'. The port definition is at: E:/FPGA/code/xSoc/chip_top/chip/bus/bus_master_mux/bus_master_mux.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /chip_top_tb/i1/bus_top_0/bus_master_mux_ File: E:/FPGA/code/xSoc/chip_top/chip/bus/bus_master_mux/bus_master_mux.v
# ** Warning: (vsim-3015) E:/FPGA/code/xSoc/chip_top/chip/bus/top/bus_top.v(193): [PCDPC] - Port size (30) does not match connection size (32) for port 'm2_addr'. The port definition is at: E:/FPGA/code/xSoc/chip_top/chip/bus/bus_master_mux/bus_master_mux.v(20).
#    Time: 0 ps  Iteration: 0  Instance: /chip_top_tb/i1/bus_top_0/bus_master_mux_ File: E:/FPGA/code/xSoc/chip_top/chip/bus/bus_master_mux/bus_master_mux.v
# ** Warning: (vsim-3015) E:/FPGA/code/xSoc/chip_top/chip/bus/top/bus_top.v(193): [PCDPC] - Port size (30) does not match connection size (32) for port 'm3_addr'. The port definition is at: E:/FPGA/code/xSoc/chip_top/chip/bus/bus_master_mux/bus_master_mux.v(27).
#    Time: 0 ps  Iteration: 0  Instance: /chip_top_tb/i1/bus_top_0/bus_master_mux_ File: E:/FPGA/code/xSoc/chip_top/chip/bus/bus_master_mux/bus_master_mux.v
# ** Warning: (vsim-3015) E:/FPGA/code/xSoc/chip_top/chip/bus/top/bus_top.v(279): [PCDPC] - Port size (32) does not match connection size (30) for port 's_addr'. The port definition is at: E:/FPGA/code/xSoc/chip_top/chip/bus/bus_addr_dec/bus_addr_dec.v(7).
#    Time: 0 ps  Iteration: 0  Instance: /chip_top_tb/i1/bus_top_0/bus_addr_dec_ File: E:/FPGA/code/xSoc/chip_top/chip/bus/bus_addr_dec/bus_addr_dec.v
# ** Warning: (vsim-3015) E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v(170): [PCDPC] - Port size (12) does not match connection size (30) for port 'xsoc_rom_addr'. The port definition is at: E:/FPGA/code/xSoc/chip_top/chip/rom/rom.v(10).
#    Time: 0 ps  Iteration: 0  Instance: /chip_top_tb/i1/rom_0 File: E:/FPGA/code/xSoc/chip_top/chip/rom/rom.v
# ** Warning: (vsim-3015) E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v(183): [PCDPC] - Port size (2) does not match connection size (30) for port 'addr'. The port definition is at: E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v(13).
#    Time: 0 ps  Iteration: 0  Instance: /chip_top_tb/i1/gpio_0 File: E:/FPGA/code/xSoc/chip_top/chip/gpio/gpio.v
# ** Warning: (vsim-3015) E:/FPGA/code/xSoc/chip_top/chip/chip_top/chip_top.v(202): [PCDPC] - Port size (2) does not match connection size (30) for port 'addr'. The port definition is at: E:/FPGA/code/xSoc/chip_top/chip/timer/timer.v(12).
#    Time: 0 ps  Iteration: 0  Instance: /chip_top_tb/i1/timer_0 File: E:/FPGA/code/xSoc/chip_top/chip/timer/timer.v
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Warning: read_during_write_mode_mixed_ports is assumed as               OLD_DATA
# Time: 0  Instance: chip_top_tb.i1.cpu_top_0.spm_0.spm.altsyncram_component.m_default.altsyncram_inst
# ** Warning: (vsim-3534) [FOFIR] - Failed to open file "./mif/output.mif" for reading.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/altera_mf.v(263)
#    Time: 0 ps  Iteration: 0  Instance: /chip_top_tb/i1/rom_0/xSoc_rom/altsyncram_component/m_default/altsyncram_inst
# ERROR: cannot read ./mif/output.mif.
# ** Warning: (vsim-7) Failed to open readmem file "./mif/output.ver" in read mode.
# No such file or directory. (errno = ENOENT)    : /build/swbuild/SJ/nightly/17.1std/590/l64/work/modelsim/eda/sim_lib/altera_mf.v(48976)
#    Time: 0 ps  Iteration: 0  Instance: /chip_top_tb/i1/rom_0/xSoc_rom/altsyncram_component/m_default/altsyncram_inst
# Running testbench
add wave -position end  sim:/chip_top_tb/i1/cpu_top_0/ifu_top_0/if_pc
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run 1ms
# End time: 15:38:00 on Aug 24,2020, Elapsed time: 0:02:55
# Errors: 0, Warnings: 17
