
- [x] Checkpoint Processing and Recovery: Towards Scalable Large Instruction Window Processors
- [x] Martínez, J. F., Renau, J., Huang, M. C., & Prvulovic, M. (2002, November). Cherry: Checkpointed early resource recycling in out-of-order microprocessors. In 35th Annual IEEE/ACM International Symposium on Microarchitecture, 2002.(MICRO-35). Proceedings. (pp. 3-14). IEEE.
- [3] Balasubramonian, R., Dwarkadas, S., & Albonesi, D. H. (2001, December). Reducing the complexity of the register file in dynamic superscalar processors. In Proceedings. 34th ACM/IEEE International Symposium on Microarchitecture. MICRO-34 (pp. 237-248). IEEE.

- [x] [Warped register file: A power efficient register file for GPGPUs](https://ieeexplore.ieee.org/abstract/document/6522337/) 2013

- [x] [Multiple-banked register file architectures](https://dl.acm.org/doi/abs/10.1145/339647.339708) 2000

- [x] [Register organization for media processing](https://ieeexplore.ieee.org/abstract/document/824366/)

- [x] Tseng, J. H., & Asanović, K. (2003, May). Banked multiported register files for high-frequency superscalar microprocessors. In Proceedings of the 30th annual international symposium on Computer architecture (pp. 62-71).
- [x] Virtual-Physical Registers 

- [x] Delaying Physical Register Allocation Through Virtual-Physical Registers

- [x] Monreal, T., González, A., Valero, M., González, J., & Viñals, V. (2000). Dynamic register renaming through virtual-physical registers. Journal of Instruction Level Parallelism, 2, 4-16.
- [x] Speculative Register Reclamation 2023
- [x] **SPARTAN: Speculative avoidance of register allocations to transient values for performance and energy efficiency**
- [x] **A novel register renaming technique for out-of-order processors‘**
- [x] **Register Packing: Exploiting Narrow-Width Operands for Reducing Register File Pressure**
- [x] **Increasing processor performance through early register release**
- [x] **Continual Flow Pipelines**
- [x] Out-of-Order Commit Processors
- [x] Sethumadhavan, S., Roesner, F., Emer, J. S., Burger, D., & Keckler, S. W. (2007). Late-binding: Enabling unordered load-store queues. ACM SIGARCH Computer Architecture News, 35(2), 347-357.
- [8] Jaleel, J., & Jacob, B. (2005, February). Using virtual load/store queues (VLSQs) to reduce the negative effects of reordered memory instructions. In 11th International Symposium on High-Performance Computer Architecture (pp. 191-200). IEEE.
- [9] Park, I., Ooi, C. L., & Vijaykumar, T. N. (2003, December). Reducing design complexity of the load/store queue. In Proceedings. 36th Annual IEEE/ACM International Symposium on Microarchitecture, 2003. MICRO-36. (pp. 411-422). IEEE.
- [x] [10] Fang, C., Carr, S., Önder, S., & Wang, Z. (2006, June). Feedback-directed memory disambiguation through store distance analysis. In Proceedings of the 20th annual international conference on Supercomputing (pp. 278-287).
- [x] Memory Dependence Prediction using Store Sets
- [x] [11] Subramaniam, S., & Loh, G. H. (2006, February). Store vectors for scalable memory dependence prediction and scheduling. In The Twelfth International Symposium on High-Performance Computer Architecture, 2006. (pp. 65-76). IEEE.

  

- [x] [12] Tyson, G. S., & Austin, T. M. (1999). Memory renaming: Fast, early and accurate processing of memory communication. International Journal of Parallel Programming, 27(5), 357-380.
- [x] **Dynamic Speculation and Synchronization of Data Dependences**
- [x] [13] Tyson, G. S., & Austin, T. M. (1997, December). Improving the accuracy and performance of memory communication through renaming. In Proceedings of 30th Annual International Symposium on Microarchitecture (pp. 218-227). IEEE.
- [ ] **Value locality and load value prediction**
- [ ] **[[The Predictability of Data Values]]**
- [ ] **[[Highly accurate data value prediction using hybrid predictors]]**
- [ ] **Practical data value speculation for future high-end processors**

  

- [ ] [14] Sheikh, R., Cain, H. W., & Damodaran, R. (2017, October). Load value prediction via path-based address prediction: Avoiding mispredictions due to conflicting stores. In Proceedings of the 50th Annual IEEE/ACM International Symposium on Microarchitecture (pp. 423-435).
- [ ] Probabilistic Counter Updates for Predictor Hysteresis and Stratification
- [ ] **Correlated Load-Address Predictors**
- [ ] [15] Sheikh, R., & Hower, D. (2019, February). Efficient load value prediction using multiple predictors and filters. In 2019 IEEE International Symposium on High Performance Computer Architecture (HPCA) (pp. 454-465). IEEE.

- [ ] **Exploring value prediction with the EVES predictor**
- 没看 引用次数太少了 [16] Castro, F., Chaver, D., Piñuel, L., Prieto, M., & Tirado, F. (2009). Using age registers for a simple load–store queue filtering. Journal of Systems Architecture, 55(2), 79-89. 

- [ ] [17] Sethumadhavan, S., Desikan, R., Burger, D., Moore, C. R., & Keckler, S. W. (2003, December). Scalable hardware memory disambiguation for high ILP processors. In Proceedings. 36th Annual IEEE/ACM International Symposium on Microarchitecture, 2003. MICRO-36. (pp. 399-410). IEEE.
- [ ] [18] Cain, H. W., & Lipasti, M. H. (2004). Memory ordering: A value-based approach. ACM SIGARCH Computer Architecture News, 32(2), 90.
- [ ] **Store vulnerability window (SVW): re-execution filtering for enhanced load optimization**
- [ ] **Dynamic Instruction Reuse**
- [ ] [19] Subramaniam, S., & Loh, G. H. (2006, December). Fire-and-forget: Load/store scheduling with no store queue at all. In 2006 39th Annual IEEE/ACM International Symposium on Microarchitecture (MICRO'06) (pp. 273-284). IEEE.

##  Issue Queue

- [ ] [20] Ernst, D., Hamel, A., & Austin, T. (2003). Cyclone: A broadcast-free dynamic instruction scheduler with selective replay. ACM SIGARCH Computer Architecture News, 31(2), 253-263.
- [ ] [21] Hu, J. S., Vijaykrishnan, N., & Irwin, M. J. (2004, February). Exploring wakeup-free instruction scheduling. In 10th International Symposium on High Performance Computer Architecture (HPCA'04) (pp. 232-232). IEEE.
- [ ] [22] Ernst, D., Hamel, A., & Austin, T. (2003). Cyclone: A broadcast-free dynamic instruction scheduler with selective replay. ACM SIGARCH Computer Architecture News, 31(2), 253-263.
- [ ] [23] Raasch, S. E., Binkert, N. L., & Reinhardt, S. K. (2002). A scalable instruction queue design using dependence chains. ACM SIGARCH Computer Architecture News, 30(2), 318-329.

- [ ] [24] Palacharla, S., Jouppi, N. P., & Smith, J. E. (1997, May). Complexity-effective superscalar processors. In Proceedings of the 24th annual international symposium on Computer architecture (pp. 206-218).
- [ ] [25] Jeong, I., Lee, J., Yoon, M. K., & Ro, W. W. (2022, October). Reconstructing Out-of-Order Issue Queue. In 2022 55th IEEE/ACM International Symposium on Microarchitecture (MICRO) (pp. 144-161). IEEE.
- [ ] [28] Jeong, I., Park, S., Lee, C., & Ro, W. W. (2020, February). CASINO core microarchitecture: Generating out-of-order schedules using cascaded in-order scheduling windows. In 2020 IEEE International Symposium on High Performance Computer Architecture (HPCA) (pp. 383-396). IEEE.
- [ ] [29] Hilton, A., Nagarakatte, S., & Roth, A. (2009, February). iCFP: Tolerating all-level cache misses in in-order processors. In 2009 IEEE 15th International Symposium on High Performance Computer Architecture (pp. 431-442). IEEE.
- [ ] [31] McFarlin, D. S., Tucker, C., & Zilles, C. (2013). Discerning the dominant out-of-order performance advantage: Is it speculation or dynamism?. ACM SIGARCH Computer Architecture News, 41(1), 241-252.
- [ ] CRISP: Critical Slice Prefetching 
- [ ] **Scaling to the end of silicon with EDGE architectures**
- [ ] Distributed Microarchitectural Protocols in the TRIPS Prototype Processor
- [ ] A High-Speed Dynamic Instruction Scheduling Scheme for Superscalar Processors
- [ ] **Select-free instruction scheduling logic**

## BPU

- [ ] **A case for (partially) TAgged GEometric history length branch prediction**

  

## case study
- [  ] The Alpha 21264 Microprocessor Architecture
- [ ] The Alpha 21264 Microprocessor
- [ ] The CRAY-1 computer system

  

## Memory
### Phase change memory
- [ ] PHASE-CHANGE TECHNOLOGY AND THE FUTURE OF MAIN MEMORY
- [ ] 