
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.121705                       # Number of seconds simulated
sim_ticks                                121704871071                       # Number of ticks simulated
final_tick                               1179563692384                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 121639                       # Simulator instruction rate (inst/s)
host_op_rate                                   156624                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3431038                       # Simulator tick rate (ticks/s)
host_mem_usage                               16928712                       # Number of bytes of host memory used
host_seconds                                 35471.74                       # Real time elapsed on the host
sim_insts                                  4314731627                       # Number of instructions simulated
sim_ops                                    5555715454                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1280                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      3129344                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data      2066048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data      3347584                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data      1603456                       # Number of bytes read from this memory
system.physmem.bytes_read::total             10152960                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1280                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            6528                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      2523776                       # Number of bytes written to this memory
system.physmem.bytes_written::total           2523776                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           10                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        24448                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data        16141                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data        26153                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data        12527                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 79320                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           19717                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                19717                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        10517                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     25712562                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        14724                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     16975886                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        13672                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     27505752                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst        14724                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     13174953                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                83422791                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        10517                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        14724                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        13672                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst        14724                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total              53638                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          20736853                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               20736853                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          20736853                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        10517                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     25712562                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        14724                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     16975886                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        13672                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     27505752                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst        14724                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     13174953                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              104159644                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles               146104288                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        23185106                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     19092604                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1934328                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      9428695                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         8674788                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2438957                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        87787                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles    104552112                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             128093244                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           23185106                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     11113745                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             27201271                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        6271479                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       6217566                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines         12112181                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1574801                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples    142276067                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     1.096658                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     2.538924                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0       115074796     80.88%     80.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2783817      1.96%     82.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2367103      1.66%     84.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2382581      1.67%     86.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2265510      1.59%     87.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         1126656      0.79%     88.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          779027      0.55%     89.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1979713      1.39%     90.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13516864      9.50%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total    142276067                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.158689                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.876725                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles       103370658                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      7644245                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         26852164                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       110328                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       4298663                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3732959                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         6456                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     154499169                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts        51114                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       4298663                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles       103888125                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        4909801                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles      1554365                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         26436081                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1189024                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     153044935                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents         4266                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        401570                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       626636                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.FullRegisterEvents        36028                       # Number of times there has been no free registers
system.switch_cpus0.rename.RenamedOperands    214129031                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    713344955                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    713344955                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    168259218                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        45869806                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        33596                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        17574                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          3820324                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     15192546                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      7899805                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       310232                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      1693751                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         149186589                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33593                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        139248385                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       108264                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     25215605                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     57159581                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved         1549                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples    142276067                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.978720                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.579549                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     84859447     59.64%     59.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     23742729     16.69%     76.33% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11971323      8.41%     84.75% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7815579      5.49%     90.24% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      6907169      4.85%     95.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      2699735      1.90%     96.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3067425      2.16%     99.15% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7      1116908      0.79%     99.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        95752      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total    142276067                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         976329     74.90%     74.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     74.90% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        155596     11.94%     86.83% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       171663     13.17%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    115007946     82.59%     82.59% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      2013770      1.45%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.04% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16022      0.01%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.05% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14367151     10.32%     94.37% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7843496      5.63%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     139248385                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.953075                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1303588                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.009362                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    422184689                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    174436460                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    135130848                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     140551973                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       201978                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      2980417                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         1101                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          685                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       158135                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads          592                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       4298663                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles        4183601                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles       260608                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    149220182                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts      1164759                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     15192546                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      7899805                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        17571                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents        208031                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents        13143                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          685                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1150987                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1085045                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2236032                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    136871813                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     14115692                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2376572                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21957464                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        19300557                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7841772                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.936809                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             135136492                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            135130848                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81555613                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        221224336                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.924893                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.368656                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    122421916                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     26808354                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        32044                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1959374                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples    137977404                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.887261                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.705732                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     88868069     64.41%     64.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     22517173     16.32%     80.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2     10810616      7.84%     88.56% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4814812      3.49%     92.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      3763904      2.73%     94.78% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1538288      1.11%     95.89% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1564871      1.13%     97.03% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7      1094575      0.79%     97.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3005096      2.18%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total    137977404                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     122421916                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              19953796                       # Number of memory references committed
system.switch_cpus0.commit.loads             12212126                       # Number of loads committed
system.switch_cpus0.commit.membars              16022                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17573934                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110146122                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2413416                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3005096                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           284202578                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          302759406                       # The number of ROB writes
system.switch_cpus0.timesIdled                  58731                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                3828221                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            122421916                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      1.461043                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                1.461043                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.684443                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.684443                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       618512324                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      186469511                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      145868289                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         32044                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles               146104288                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        21262547                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     18636960                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1656233                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     10538093                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        10267673                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         1478328                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        51717                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles    112154141                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             118201803                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           21262547                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     11746001                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             24040705                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        5422202                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       2185557                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines         12783040                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes      1044298                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples    142136684                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.945633                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     2.314696                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0       118095979     83.09%     83.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         1208020      0.85%     83.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         2211788      1.56%     85.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         1855309      1.31%     86.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         3406606      2.40%     89.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         3684370      2.59%     91.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          802125      0.56%     92.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          629292      0.44%     92.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        10243195      7.21%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total    142136684                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.145530                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.809024                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles       111236835                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      3285989                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         23838712                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        23801                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       3751346                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      2280408                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         4941                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     133362032                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1321                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       3751346                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles       111685462                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles        1698931                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       763324                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         23402481                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       835139                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     132407357                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           12                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents         84367                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       517545                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    175811069                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    600748547                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    600748547                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    141804785                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        34006266                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        18883                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         9450                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          2596174                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     22069911                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      4275127                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        76562                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       949785                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         130869793                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        18882                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        122959301                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        99077                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     21735527                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     46545608                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           18                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples    142136684                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.865078                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.476975                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     90948416     63.99%     63.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     20860231     14.68%     78.66% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     10464338      7.36%     86.02% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      6857607      4.82%     90.85% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7155251      5.03%     95.88% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3698358      2.60%     98.49% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      1661264      1.17%     99.65% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       412557      0.29%     99.94% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        78662      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total    142136684                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         308401     59.81%     59.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     59.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     59.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     59.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     59.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     59.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     59.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     59.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     59.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     59.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     59.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     59.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     59.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     59.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     59.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     59.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     59.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     59.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     59.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     59.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     59.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     59.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     59.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     59.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     59.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     59.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     59.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     59.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     59.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        130518     25.31%     85.12% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        76741     14.88%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     97043259     78.92%     78.92% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1028444      0.84%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.76% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         9433      0.01%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     20634499     16.78%     96.55% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      4243666      3.45%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     122959301                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.841586                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             515660                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.004194                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    388670022                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    152624510                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    120180392                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     123474961                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       228045                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      4002848                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           82                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          308                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       132364                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       3751346                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles        1187259                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        50379                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    130888675                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        46056                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     22069911                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      4275127                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         9450                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         32499                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents          193                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          308                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       800837                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       984544                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      1785381                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    121638124                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     20315710                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      1321176                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            24559194                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        18737755                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           4243484                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.832543                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             120288215                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            120180392                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         69406621                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        164713909                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.822566                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.421377                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     95291802                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    108231877                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     22657737                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        18864                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1660753                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples    138385338                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.782105                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.658759                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     98196600     70.96%     70.96% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     15592168     11.27%     82.23% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2     11271418      8.14%     90.37% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      2523087      1.82%     92.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      2867605      2.07%     94.27% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1018534      0.74%     95.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      4253492      3.07%     98.08% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       855902      0.62%     98.69% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      1806532      1.31%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total    138385338                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     95291802                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     108231877                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              22209823                       # Number of memory references committed
system.switch_cpus1.commit.loads             18067060                       # Number of loads committed
system.switch_cpus1.commit.membars               9432                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16950378                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         94475589                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      1461709                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      1806532                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           267468420                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          265530656                       # The number of ROB writes
system.switch_cpus1.timesIdled                  41463                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                3967604                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           95291802                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            108231877                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     95291802                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      1.533230                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                1.533230                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.652218                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.652218                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       562801448                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      157852723                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      139943246                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         18864                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles               146104288                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        23812872                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     19297114                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2065828                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      9615802                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         9143027                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         2545540                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        91692                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles    103873470                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             131102788                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           23812872                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     11688567                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             28641600                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        6705327                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       3526746                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines         12123581                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes      1666787                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples    140635696                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     1.138106                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     2.552612                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0       111994096     79.63%     79.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         2696865      1.92%     81.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2054820      1.46%     83.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         5041519      3.58%     86.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         1132467      0.81%     87.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         1629276      1.16%     88.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1233731      0.88%     89.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          774759      0.55%     89.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        14078163     10.01%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total    140635696                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.162985                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.897323                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles       102651304                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5120964                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         28198625                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       113599                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       4551195                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      4110219                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred        42689                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     158137455                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts        80931                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       4551195                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles       103522481                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1419650                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      2207943                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         27431302                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      1503117                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     156502125                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents        26365                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        275636                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       612018                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents       177028                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    219893903                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    728928922                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    728928922                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    173529457                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        46364441                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        37761                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        20953                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          5068691                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     15092091                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      7366560                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       123710                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      1636941                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         153719914                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        37743                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        142794412                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       194209                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     28025442                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     60750564                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         4127                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples    140635696                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.015350                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.563639                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     80820750     57.47%     57.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     25136590     17.87%     75.34% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11750791      8.36%     83.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8610278      6.12%     89.82% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7653509      5.44%     95.26% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      3038426      2.16%     97.42% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      3008943      2.14%     99.56% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       465690      0.33%     99.89% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       150719      0.11%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total    140635696                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         573416     68.89%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.89% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        114891     13.80%     82.69% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       144117     17.31%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    119853450     83.93%     83.93% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2146425      1.50%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.44% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16808      0.01%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.45% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     13482199      9.44%     94.89% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      7295530      5.11%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     142794412                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.977346                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             832424                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.005830                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    427251153                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    181783525                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    139198943                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     143626836                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       351333                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      3671683                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         1024                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          426                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       224188                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       4551195                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         832192                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        93616                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    153757657                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        51124                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     15092091                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      7366560                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        20935                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         81783                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          426                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1124969                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1175389                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2300358                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    140217983                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     12955398                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2576429                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            20249114                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        19916589                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7293716                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.959712                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             139381657                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            139198943                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         83486401                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        231283660                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.952737                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.360970                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts    101659678                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    124847758                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     28911665                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        33616                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2068494                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples    136084501                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.917428                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.691543                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     84882018     62.37%     62.37% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     23953296     17.60%     79.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2     10554922      7.76%     87.73% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      5539535      4.07%     91.80% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      4405011      3.24%     95.04% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1586444      1.17%     96.21% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1343423      0.99%     97.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7      1005605      0.74%     97.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      2814247      2.07%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total    136084501                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts    101659678                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     124847758                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18562780                       # Number of memory references committed
system.switch_cpus2.commit.loads             11420408                       # Number of loads committed
system.switch_cpus2.commit.membars              16808                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17938232                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        112492332                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2541680                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      2814247                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           287029677                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          312070308                       # The number of ROB writes
system.switch_cpus2.timesIdled                  74655                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                5468592                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts          101659678                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            124847758                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total    101659678                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      1.437190                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                1.437190                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.695802                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.695802                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       632279431                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      193898197                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      147948637                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         33616                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles               146104288                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups        22317423                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted     18397107                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect      1992360                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      9193171                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         8562840                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS         2342301                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect        88272                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles    108733056                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts             122574067                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches           22317423                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches     10905141                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles             25627578                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        5893974                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles       4048093                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines         12614979                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes      1649376                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples    142277152                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     1.057896                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     2.478231                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0       116649574     81.99%     81.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1         1336718      0.94%     82.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2         1891703      1.33%     84.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3         2475024      1.74%     86.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4         2774632      1.95%     87.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5         2066284      1.45%     89.40% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6         1191352      0.84%     90.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7         1743712      1.23%     91.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8        12148153      8.54%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total    142277152                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.152750                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.838949                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles       107533392                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles      5647971                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles         25169120                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        58478                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles       3868190                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved      3565535                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          242                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts     147915864                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1322                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles       3868190                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles       108278819                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles        1087737                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles      3225365                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles         24484892                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles      1332143                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts     146933630                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents         1101                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        268574                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       550758                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents          917                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands    204905924                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups    686442878                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups    686442878                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps    167433279                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        37472628                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts        38830                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts        22485                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts          4023804                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads     13966413                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores      7255769                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads       120132                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores      1581257                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded         142800236                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded        38787                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued        133645547                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        27273                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined     20530109                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     48445898                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved         6099                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples    142277152                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.939332                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.502523                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0     85719151     60.25%     60.25% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1     22780050     16.01%     76.26% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2     12624572      8.87%     85.13% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3      8136707      5.72%     90.85% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4      7466371      5.25%     96.10% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5      2976326      2.09%     98.19% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6      1808122      1.27%     99.46% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7       516438      0.36%     99.82% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8       249415      0.18%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total    142277152                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          64414     22.80%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     22.80% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         94215     33.34%     56.14% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite       123937     43.86%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu    112202049     83.95%     83.95% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult      2037958      1.52%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.48% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc        16345      0.01%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.49% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead     12190314      9.12%     94.61% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite      7198881      5.39%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total     133645547                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.914727                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             282566                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002114                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads    409878084                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes    163369467                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses    131091494                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses     133928113                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads       328402                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads      2917547                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          148                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          335                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       173811                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked          113                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles       3868190                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles         830394                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles       110039                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts    142839023                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts      1359429                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts     13966413                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts      7255769                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts        22443                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents         83962                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          335                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect      1171597                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect      1124419                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts      2296016                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts    131837480                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts     12024432                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts      1808066                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs            19221728                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches        18476118                       # Number of branches executed
system.switch_cpus3.iew.exec_stores           7197296                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.902352                       # Inst execution rate
system.switch_cpus3.iew.wb_sent             131091715                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count            131091494                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers         76788829                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers        208588710                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.897246                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.368135                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts     98057325                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps    120516740                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts     22331054                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls        32688                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts      2024934                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples    138408962                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.870729                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.679449                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0     89554978     64.70%     64.70% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1     23490128     16.97%     81.67% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2      9227093      6.67%     88.34% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3      4746395      3.43%     91.77% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4      4140597      2.99%     94.76% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5      1989451      1.44%     96.20% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6      1724402      1.25%     97.45% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7       810158      0.59%     98.03% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8      2725760      1.97%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total    138408962                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts     98057325                       # Number of instructions committed
system.switch_cpus3.commit.committedOps     120516740                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs              18130824                       # Number of memory references committed
system.switch_cpus3.commit.loads             11048866                       # Number of loads committed
system.switch_cpus3.commit.membars              16344                       # Number of memory barriers committed
system.switch_cpus3.commit.branches          17284907                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts        108629529                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls      2459066                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events      2725760                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads           278530996                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes          289563833                       # The number of ROB writes
system.switch_cpus3.timesIdled                  46167                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                3827136                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts           98057325                       # Number of Instructions Simulated
system.switch_cpus3.committedOps            120516740                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total     98057325                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      1.489989                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                1.489989                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.671146                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.671146                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads       594064147                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes      181883863                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads      138553461                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes         32688                       # number of misc regfile writes
system.l20.replacements                         24458                       # number of replacements
system.l20.tagsinuse                             4096                       # Cycle average of tags in use
system.l20.total_refs                          552969                       # Total number of references to valid blocks.
system.l20.sampled_refs                         28554                       # Sample count of references to valid blocks.
system.l20.avg_refs                         19.365728                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks            1.572662                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst     1.397574                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data  3125.701010                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data           967.328754                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.000384                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000341                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.763111                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.236164                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.data        74133                       # number of ReadReq hits
system.l20.ReadReq_hits::total                  74133                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks           16207                       # number of Writeback hits
system.l20.Writeback_hits::total                16207                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.data        74133                       # number of demand (read+write) hits
system.l20.demand_hits::total                   74133                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.data        74133                       # number of overall hits
system.l20.overall_hits::total                  74133                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data        24448                       # number of ReadReq misses
system.l20.ReadReq_misses::total                24458                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data        24448                       # number of demand (read+write) misses
system.l20.demand_misses::total                 24458                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data        24448                       # number of overall misses
system.l20.overall_misses::total                24458                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      2772173                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data   7357109550                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total     7359881723                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      2772173                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data   7357109550                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total      7359881723                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      2772173                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data   7357109550                       # number of overall miss cycles
system.l20.overall_miss_latency::total     7359881723                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           10                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data        98581                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total              98591                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks        16207                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total            16207                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           10                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data        98581                       # number of demand (read+write) accesses
system.l20.demand_accesses::total               98591                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           10                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data        98581                       # number of overall (read+write) accesses
system.l20.overall_accesses::total              98591                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.247999                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.248075                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.247999                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.248075                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.247999                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.248075                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 277217.300000                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 300928.891934                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 300919.197113                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 277217.300000                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 300928.891934                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 300919.197113                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 277217.300000                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 300928.891934                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 300919.197113                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                4729                       # number of writebacks
system.l20.writebacks::total                     4729                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data        24448                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total           24458                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data        24448                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total            24458                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data        24448                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total           24458                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      2132853                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data   5795499575                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total   5797632428                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      2132853                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data   5795499575                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total   5797632428                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      2132853                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data   5795499575                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total   5797632428                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.247999                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.248075                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.247999                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.248075                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.247999                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.248075                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 213285.300000                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 237054.138375                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 237044.420149                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 213285.300000                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 237054.138375                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 237044.420149                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 213285.300000                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 237054.138375                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 237044.420149                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                         16156                       # number of replacements
system.l21.tagsinuse                             4096                       # Cycle average of tags in use
system.l21.total_refs                          149190                       # Total number of references to valid blocks.
system.l21.sampled_refs                         20252                       # Sample count of references to valid blocks.
system.l21.avg_refs                          7.366680                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           67.894131                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst     2.787385                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data  3136.665618                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data           888.652866                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.016576                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000681                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.765788                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.216956                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.data        30991                       # number of ReadReq hits
system.l21.ReadReq_hits::total                  30991                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            7987                       # number of Writeback hits
system.l21.Writeback_hits::total                 7987                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.data        30991                       # number of demand (read+write) hits
system.l21.demand_hits::total                   30991                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.data        30991                       # number of overall hits
system.l21.overall_hits::total                  30991                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           14                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data        16141                       # number of ReadReq misses
system.l21.ReadReq_misses::total                16155                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           14                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data        16141                       # number of demand (read+write) misses
system.l21.demand_misses::total                 16155                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           14                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data        16141                       # number of overall misses
system.l21.overall_misses::total                16155                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      4324504                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data   5288369080                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total     5292693584                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      4324504                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data   5288369080                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total      5292693584                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      4324504                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data   5288369080                       # number of overall miss cycles
system.l21.overall_miss_latency::total     5292693584                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           14                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data        47132                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total              47146                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         7987                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             7987                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           14                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data        47132                       # number of demand (read+write) accesses
system.l21.demand_accesses::total               47146                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           14                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data        47132                       # number of overall (read+write) accesses
system.l21.overall_accesses::total              47146                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.342464                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.342659                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.342464                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.342659                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.342464                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.342659                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 308893.142857                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 327635.777213                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 327619.534757                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 308893.142857                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 327635.777213                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 327619.534757                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 308893.142857                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 327635.777213                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 327619.534757                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                2499                       # number of writebacks
system.l21.writebacks::total                     2499                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data        16141                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total           16155                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data        16141                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total            16155                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data        16141                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total           16155                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      3431066                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data   4256038637                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total   4259469703                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      3431066                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data   4256038637                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total   4259469703                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      3431066                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data   4256038637                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total   4259469703                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.342464                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.342659                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.342464                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.342659                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.342464                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.342659                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 245076.142857                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 263678.745865                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 263662.624760                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 245076.142857                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 263678.745865                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 263662.624760                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 245076.142857                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 263678.745865                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 263662.624760                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                         26167                       # number of replacements
system.l22.tagsinuse                             4096                       # Cycle average of tags in use
system.l22.total_refs                          368400                       # Total number of references to valid blocks.
system.l22.sampled_refs                         30263                       # Sample count of references to valid blocks.
system.l22.avg_refs                         12.173281                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           37.307228                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst     2.356020                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data  2680.953973                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1375.382780                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.009108                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.000575                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.654530                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.335787                       # Average percentage of cache occupancy
system.l22.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.data        48141                       # number of ReadReq hits
system.l22.ReadReq_hits::total                  48141                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks           14261                       # number of Writeback hits
system.l22.Writeback_hits::total                14261                       # number of Writeback hits
system.l22.demand_hits::switch_cpus2.data        48141                       # number of demand (read+write) hits
system.l22.demand_hits::total                   48141                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.data        48141                       # number of overall hits
system.l22.overall_hits::total                  48141                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data        26153                       # number of ReadReq misses
system.l22.ReadReq_misses::total                26166                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data        26153                       # number of demand (read+write) misses
system.l22.demand_misses::total                 26166                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data        26153                       # number of overall misses
system.l22.overall_misses::total                26166                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst      2980462                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data   7840699739                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total     7843680201                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst      2980462                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data   7840699739                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total      7843680201                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst      2980462                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data   7840699739                       # number of overall miss cycles
system.l22.overall_miss_latency::total     7843680201                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data        74294                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total              74307                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks        14261                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total            14261                       # number of Writeback accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data        74294                       # number of demand (read+write) accesses
system.l22.demand_accesses::total               74307                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data        74294                       # number of overall (read+write) accesses
system.l22.overall_accesses::total              74307                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.352020                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.352134                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.352020                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.352134                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.352020                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.352134                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 229266.307692                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 299801.160058                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 299766.116372                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 229266.307692                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 299801.160058                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 299766.116372                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 229266.307692                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 299801.160058                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 299766.116372                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                4461                       # number of writebacks
system.l22.writebacks::total                     4461                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data        26153                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total           26166                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data        26153                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total            26166                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data        26153                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total           26166                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst      2150286                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data   6169850896                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total   6172001182                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst      2150286                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data   6169850896                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total   6172001182                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst      2150286                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data   6169850896                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total   6172001182                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.352020                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.352134                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.352020                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.352134                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.352020                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.352134                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 165406.615385                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 235913.696173                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 235878.666284                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 165406.615385                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 235913.696173                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 235878.666284                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 165406.615385                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 235913.696173                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 235878.666284                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                         12543                       # number of replacements
system.l23.tagsinuse                      4095.975620                       # Cycle average of tags in use
system.l23.total_refs                          390489                       # Total number of references to valid blocks.
system.l23.sampled_refs                         16639                       # Sample count of references to valid blocks.
system.l23.avg_refs                         23.468297                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           88.035796                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst     3.162993                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data  2729.735484                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1275.041347                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.021493                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.000772                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.666439                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.311289                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999994                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data        38816                       # number of ReadReq hits
system.l23.ReadReq_hits::total                  38816                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks           22936                       # number of Writeback hits
system.l23.Writeback_hits::total                22936                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data        38816                       # number of demand (read+write) hits
system.l23.demand_hits::total                   38816                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data        38816                       # number of overall hits
system.l23.overall_hits::total                  38816                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data        12522                       # number of ReadReq misses
system.l23.ReadReq_misses::total                12536                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            5                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  5                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data        12527                       # number of demand (read+write) misses
system.l23.demand_misses::total                 12541                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data        12527                       # number of overall misses
system.l23.overall_misses::total                12541                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      3806466                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data   4061200119                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total     4065006585                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data      1807088                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total      1807088                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      3806466                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data   4063007207                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total      4066813673                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      3806466                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data   4063007207                       # number of overall miss cycles
system.l23.overall_miss_latency::total     4066813673                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data        51338                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total              51352                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks        22936                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total            22936                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            5                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                5                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data        51343                       # number of demand (read+write) accesses
system.l23.demand_accesses::total               51357                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data        51343                       # number of overall (read+write) accesses
system.l23.overall_accesses::total              51357                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.243913                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.244119                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.243987                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.244193                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.243987                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.244193                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 271890.428571                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 324325.197173                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 324266.638880                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data 361417.600000                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total 361417.600000                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 271890.428571                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 324340.002155                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 324281.450682                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 271890.428571                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 324340.002155                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 324281.450682                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                8028                       # number of writebacks
system.l23.writebacks::total                     8028                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data        12522                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total           12536                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            5                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             5                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data        12527                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total            12541                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data        12527                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total           12541                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      2912332                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data   3260789708                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total   3263702040                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data      1487077                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total      1487077                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      2912332                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data   3262276785                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total   3265189117                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      2912332                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data   3262276785                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total   3265189117                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.243913                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.244119                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.243987                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.244193                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.243987                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.244193                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 208023.714286                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 260404.864079                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 260346.365667                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data 297415.400000                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total 297415.400000                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 208023.714286                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 260419.636385                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 260361.144805                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 208023.714286                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 260419.636385                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 260361.144805                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               549.956929                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1012119832                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   550                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1840217.876364                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst     9.956929                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          540                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.015957                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.865385                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.881341                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     12112171                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       12112171                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     12112171                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        12112171                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     12112171                       # number of overall hits
system.cpu0.icache.overall_hits::total       12112171                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           10                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           10                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           10                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            10                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           10                       # number of overall misses
system.cpu0.icache.overall_misses::total           10                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      2960173                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      2960173                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      2960173                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      2960173                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      2960173                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      2960173                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     12112181                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     12112181                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     12112181                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     12112181                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     12112181                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     12112181                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 296017.300000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 296017.300000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 296017.300000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 296017.300000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 296017.300000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 296017.300000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           10                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           10                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           10                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           10                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           10                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2855173                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2855173                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2855173                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2855173                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2855173                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2855173                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 285517.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 285517.300000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 285517.300000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 285517.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 285517.300000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 285517.300000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 98581                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               191223100                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 98837                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               1934.731932                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   234.513705                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    21.486295                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.916069                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.083931                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10958656                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10958656                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7709425                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7709425                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        17175                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        17175                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16022                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16022                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     18668081                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        18668081                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     18668081                       # number of overall hits
system.cpu0.dcache.overall_hits::total       18668081                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       410601                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       410601                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          100                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          100                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       410701                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        410701                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       410701                       # number of overall misses
system.cpu0.dcache.overall_misses::total       410701                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data  51780498009                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total  51780498009                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data     12481105                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total     12481105                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data  51792979114                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  51792979114                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data  51792979114                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  51792979114                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     11369257                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     11369257                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7709525                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        17175                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        17175                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16022                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     19078782                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     19078782                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     19078782                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     19078782                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.036115                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.036115                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000013                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.021527                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.021527                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.021527                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.021527                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 126109.040185                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 126109.040185                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 124811.050000                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 124811.050000                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 126108.724142                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 126108.724142                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 126108.724142                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 126108.724142                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        16207                       # number of writebacks
system.cpu0.dcache.writebacks::total            16207                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data       312020                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total       312020                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          100                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          100                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data       312120                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       312120                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data       312120                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       312120                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        98581                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        98581                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        98581                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        98581                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        98581                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        98581                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data  12451610264                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total  12451610264                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data  12451610264                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  12451610264                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data  12451610264                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  12451610264                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.008671                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.008671                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.005167                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.005167                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.005167                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.005167                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 126308.419107                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 126308.419107                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 126308.419107                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 126308.419107                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 126308.419107                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 126308.419107                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               540.995551                       # Cycle average of tags in use
system.cpu1.icache.total_refs               924249014                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   541                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1708408.528651                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    13.995551                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          527                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.022429                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844551                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.866980                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     12783024                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       12783024                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     12783024                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        12783024                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     12783024                       # number of overall hits
system.cpu1.icache.overall_hits::total       12783024                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.cpu1.icache.overall_misses::total           16                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      5101755                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      5101755                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      5101755                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      5101755                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      5101755                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      5101755                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     12783040                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     12783040                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     12783040                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     12783040                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     12783040                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     12783040                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 318859.687500                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 318859.687500                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 318859.687500                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 318859.687500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 318859.687500                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 318859.687500                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            2                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            2                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           14                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           14                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      4440704                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      4440704                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      4440704                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      4440704                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      4440704                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      4440704                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 317193.142857                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 317193.142857                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 317193.142857                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 317193.142857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 317193.142857                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 317193.142857                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 47132                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               227493166                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 47388                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4800.649236                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   211.455656                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    44.544344                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.825999                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.174001                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     18381195                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       18381195                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      4123884                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4123884                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         9451                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         9451                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         9432                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         9432                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     22505079                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        22505079                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     22505079                       # number of overall hits
system.cpu1.dcache.overall_hits::total       22505079                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data       182043                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       182043                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data       182043                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        182043                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data       182043                       # number of overall misses
system.cpu1.dcache.overall_misses::total       182043                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data  34959798193                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total  34959798193                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data  34959798193                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total  34959798193                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data  34959798193                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total  34959798193                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     18563238                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     18563238                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      4123884                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      4123884                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         9451                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         9451                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         9432                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         9432                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     22687122                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     22687122                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     22687122                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     22687122                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.009807                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.009807                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008024                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008024                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008024                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008024                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 192041.430832                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 192041.430832                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 192041.430832                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 192041.430832                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 192041.430832                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 192041.430832                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         7987                       # number of writebacks
system.cpu1.dcache.writebacks::total             7987                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data       134911                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total       134911                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data       134911                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total       134911                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data       134911                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total       134911                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        47132                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        47132                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        47132                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        47132                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        47132                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        47132                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data   7441306886                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   7441306886                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data   7441306886                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   7441306886                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data   7441306886                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   7441306886                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.002539                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.002539                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002077                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002077                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002077                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002077                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 157882.264406                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 157882.264406                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 157882.264406                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 157882.264406                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 157882.264406                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 157882.264406                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996192                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1017204319                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2050815.159274                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996192                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020827                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794866                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     12123564                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       12123564                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     12123564                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        12123564                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     12123564                       # number of overall hits
system.cpu2.icache.overall_hits::total       12123564                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           17                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           17                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           17                       # number of overall misses
system.cpu2.icache.overall_misses::total           17                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      4061567                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      4061567                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      4061567                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      4061567                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      4061567                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      4061567                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     12123581                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     12123581                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     12123581                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     12123581                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     12123581                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     12123581                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 238915.705882                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 238915.705882                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 238915.705882                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 238915.705882                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 238915.705882                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 238915.705882                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            4                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            4                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      3088362                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      3088362                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      3088362                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      3088362                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      3088362                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      3088362                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 237566.307692                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 237566.307692                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 237566.307692                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 237566.307692                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 237566.307692                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 237566.307692                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 74294                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               180631796                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 74550                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               2422.961717                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   230.736287                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    25.263713                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.901314                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.098686                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      9751998                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        9751998                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7108756                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7108756                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        20674                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        20674                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16808                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16808                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     16860754                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        16860754                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     16860754                       # number of overall hits
system.cpu2.dcache.overall_hits::total       16860754                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       180929                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       180929                       # number of ReadReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       180929                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        180929                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       180929                       # number of overall misses
system.cpu2.dcache.overall_misses::total       180929                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data  28361867720                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total  28361867720                       # number of ReadReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data  28361867720                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total  28361867720                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data  28361867720                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total  28361867720                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      9932927                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      9932927                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7108756                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7108756                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        20674                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        20674                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16808                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16808                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17041683                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17041683                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17041683                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17041683                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.018215                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.018215                       # miss rate for ReadReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.010617                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.010617                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.010617                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.010617                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 156756.892041                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 156756.892041                       # average ReadReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 156756.892041                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 156756.892041                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 156756.892041                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 156756.892041                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        14261                       # number of writebacks
system.cpu2.dcache.writebacks::total            14261                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data       106635                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total       106635                       # number of ReadReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data       106635                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total       106635                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data       106635                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total       106635                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        74294                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        74294                       # number of ReadReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        74294                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        74294                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        74294                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        74294                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data  11202956130                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total  11202956130                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data  11202956130                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total  11202956130                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data  11202956130                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total  11202956130                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.007480                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.007480                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.004360                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.004360                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.004360                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.004360                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 150792.205696                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 150792.205696                       # average ReadReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 150792.205696                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 150792.205696                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 150792.205696                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 150792.205696                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               496.995933                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1015838383                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   497                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2043940.408451                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.995933                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          483                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.022429                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.774038                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.796468                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst     12614962                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total       12614962                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst     12614962                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total        12614962                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst     12614962                       # number of overall hits
system.cpu3.icache.overall_hits::total       12614962                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           17                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           17                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           17                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            17                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           17                       # number of overall misses
system.cpu3.icache.overall_misses::total           17                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      4560835                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      4560835                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      4560835                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      4560835                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      4560835                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      4560835                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst     12614979                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total     12614979                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst     12614979                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total     12614979                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst     12614979                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total     12614979                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000001                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 268284.411765                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 268284.411765                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 268284.411765                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 268284.411765                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 268284.411765                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 268284.411765                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            3                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            3                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      3922666                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      3922666                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      3922666                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      3922666                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      3922666                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      3922666                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 280190.428571                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 280190.428571                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 280190.428571                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 280190.428571                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 280190.428571                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 280190.428571                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                 51343                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               172499619                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                 51599                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs               3343.080660                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   233.237251                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    22.762749                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.911083                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.088917                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data      8951742                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total        8951742                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data      7045144                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total       7045144                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data        17228                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total        17228                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data        16344                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total        16344                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data     15996886                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total        15996886                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data     15996886                       # number of overall hits
system.cpu3.dcache.overall_hits::total       15996886                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data       149179                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total       149179                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data         3137                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total         3137                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data       152316                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total        152316                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data       152316                       # number of overall misses
system.cpu3.dcache.overall_misses::total       152316                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data  23285230361                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total  23285230361                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data    819864440                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total    819864440                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data  24105094801                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total  24105094801                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data  24105094801                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total  24105094801                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      9100921                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      9100921                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data      7048281                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total      7048281                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data        17228                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total        17228                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data        16344                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total        16344                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data     16149202                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total     16149202                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data     16149202                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total     16149202                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.016392                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.016392                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000445                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000445                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.009432                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.009432                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.009432                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.009432                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 156089.197280                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 156089.197280                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 261353.025183                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 261353.025183                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 158257.141738                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 158257.141738                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 158257.141738                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 158257.141738                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets      1647191                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              9                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 183021.222222                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks        22936                       # number of writebacks
system.cpu3.dcache.writebacks::total            22936                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data        97841                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total        97841                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data         3132                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total         3132                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data       100973                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total       100973                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data       100973                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total       100973                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data        51338                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total        51338                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            5                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            5                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data        51343                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total        51343                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data        51343                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total        51343                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data   6708252093                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total   6708252093                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1848588                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1848588                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data   6710100681                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total   6710100681                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data   6710100681                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total   6710100681                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005641                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005641                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003179                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003179                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003179                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003179                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 130668.356636                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 130668.356636                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 369717.600000                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 369717.600000                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 130691.636270                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 130691.636270                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 130691.636270                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 130691.636270                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
