// Seed: 21847933
`timescale 1ps / 1ps
module module_0 (
    output logic id_0,
    input id_1,
    output id_2,
    output id_3,
    input id_4,
    input logic id_5,
    input id_6,
    input logic id_7,
    input logic id_8,
    output logic id_9,
    input id_10,
    input logic id_11,
    input id_12,
    input logic id_13,
    input logic id_14,
    input logic id_15,
    output id_16,
    input logic id_17
    , id_21,
    output logic id_18,
    output id_19,
    input id_20
);
  logic id_22;
  logic id_23;
  assign id_9 = id_17;
  type_43(
      1, id_5
  );
  logic id_24 = 1, id_25, id_26, id_27, id_28 = 1;
  assign id_3 = id_24;
  logic id_29;
endmodule
