Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Wed Nov  7 16:53:20 2018
| Host         : eng204 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file VGATop_control_sets_placed.rpt
| Design       : VGATop
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    10 |
| Unused register locations in slices containing registers |    52 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            3 |
|      3 |            1 |
|      4 |            1 |
|      6 |            1 |
|     10 |            2 |
|    16+ |            2 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               8 |            5 |
| No           | No                    | Yes                    |               6 |            2 |
| No           | Yes                   | No                     |              12 |            7 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              40 |           17 |
| Yes          | Yes                   | No                     |              10 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------------------------+-----------------------------------------+------------------------------+------------------+----------------+
|              Clock Signal              |              Enable Signal              |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+----------------------------------------+-----------------------------------------+------------------------------+------------------+----------------+
|  i_clock/inst/clk_out1                 |                                         |                              |                1 |              1 |
|  i_clock/inst/clk_out1                 |                                         | i_vga_sync/hsync0            |                1 |              1 |
|  i_clock/inst/clk_out1                 |                                         | i_vga_sync/vsync0            |                1 |              1 |
|  i_vga_sync/refresh_en                 |                                         |                              |                3 |              3 |
|  i_vga_project/rom_data_reg[3]_i_2_n_0 |                                         |                              |                1 |              4 |
|  i_clock/inst/clk_out1                 |                                         | rst_IBUF                     |                2 |              6 |
|  i_clock/inst/clk_out1                 |                                         | i_vga_sync/hcount[9]_i_1_n_0 |                5 |             10 |
|  i_clock/inst/clk_out1                 | i_vga_sync/hcount[9]_i_1_n_0            | i_vga_sync/vcount            |                3 |             10 |
|  i_clock/inst/clk_out1                 | i_vga_project/circle_x_r_reg[9]_i_1_n_0 | rst_IBUF                     |                8 |             20 |
|  i_clock/inst/clk_out1                 | i_vga_project/circle_y_b_reg[9]_i_1_n_0 | rst_IBUF                     |                9 |             20 |
+----------------------------------------+-----------------------------------------+------------------------------+------------------+----------------+


