// Seed: 3168333731
module module_0 (
    input wire id_0,
    input wand id_1,
    input supply1 id_2,
    output wand id_3,
    input tri id_4
);
endmodule
module module_1 (
    output uwire id_0,
    input tri0 id_1,
    input wand id_2,
    input tri0 id_3,
    input wor id_4,
    output tri0 id_5,
    input uwire id_6,
    input tri1 id_7,
    output tri id_8,
    input tri0 id_9,
    output logic id_10,
    output wire id_11,
    input supply0 id_12,
    output uwire id_13
);
  always @(posedge id_9 or posedge 1) id_10 <= #1 -1;
  module_0 modCall_1 (
      id_3,
      id_4,
      id_6,
      id_11,
      id_9
  );
  assign modCall_1.id_4 = 0;
endmodule
