// Seed: 3861237879
module module_0 (
    input tri1 id_0,
    input tri0 id_1,
    output tri0 id_2,
    input tri0 id_3,
    input tri id_4,
    output tri id_5,
    output uwire id_6,
    input uwire id_7,
    output supply1 id_8
);
  wire id_10;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    input  tri1 id_0,
    input  tri0 id_1,
    input  wire id_2
    , id_8,
    output tri  id_3,
    input  tri0 id_4,
    input  tri  id_5,
    input  wire id_6
);
  assign id_3 = 1 + 1 & (id_0);
  id_9(
      .id_0(1 - id_5), .id_1(1'b0)
  );
  module_0 modCall_1 (
      id_0,
      id_1,
      id_3,
      id_0,
      id_5,
      id_3,
      id_3,
      id_1,
      id_3
  );
endmodule
