INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/ComputerArchitecture/Lab7/RISCV_single_cycle/RISCV_single_cycle.srcs/sources_1/new/alignment_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alignment_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/ComputerArchitecture/Lab7/RISCV_single_cycle/RISCV_single_cycle.srcs/sources_1/new/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/ComputerArchitecture/Lab7/RISCV_single_cycle/RISCV_single_cycle.srcs/sources_1/new/alu_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/ComputerArchitecture/Lab7/RISCV_single_cycle/RISCV_single_cycle.srcs/sources_1/new/branch_controller.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module branch_controller
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/ComputerArchitecture/Lab7/RISCV_single_cycle/RISCV_single_cycle.srcs/sources_1/new/control_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module control_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/ComputerArchitecture/Lab7/RISCV_single_cycle/RISCV_single_cycle.srcs/sources_1/new/data_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/ComputerArchitecture/Lab7/RISCV_single_cycle/RISCV_single_cycle.srcs/sources_1/new/data_path.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module data_path
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/ComputerArchitecture/Lab7/RISCV_single_cycle/RISCV_single_cycle.srcs/sources_1/new/imm_gen.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imm_gen
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/ComputerArchitecture/Lab7/RISCV_single_cycle/RISCV_single_cycle.srcs/sources_1/new/inst_mem.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module inst_mem
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/ComputerArchitecture/Lab7/RISCV_single_cycle/RISCV_single_cycle.srcs/sources_1/new/main_control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/ComputerArchitecture/Lab7/RISCV_single_cycle/RISCV_single_cycle.srcs/sources_1/new/program_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/ComputerArchitecture/Lab7/RISCV_single_cycle/RISCV_single_cycle.srcs/sources_1/new/reg_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg_file
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/ComputerArchitecture/Lab7/RISCV_single_cycle/RISCV_single_cycle.srcs/sources_1/new/rv32i_top.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32i_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/ComputerArchitecture/Lab7/RISCV_single_cycle/RISCV_single_cycle.srcs/sim_1/new/rv32i_top_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rv32i_top_tb
