// Seed: 4280362491
module module_0 (
    output supply0 id_0,
    output wand id_1,
    input wand id_2,
    output wor id_3
);
  wire id_5;
  assign id_1 = 1;
  logic [7:0] id_6 = !id_2;
  wire id_7;
  wire id_8;
  module_2 modCall_1 (
      id_1,
      id_0,
      id_3,
      id_0
  );
  assign modCall_1.id_3 = 0;
  assign id_6[1] = id_5;
  wire id_9;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    input  supply1 id_1
    , id_3
);
  supply1 id_4 = id_1;
  module_0 modCall_1 (
      id_4,
      id_0,
      id_4,
      id_4
  );
endmodule
macromodule module_2 (
    output uwire id_0,
    output supply0 id_1,
    output wand id_2,
    output wire id_3
);
  wire id_5;
  wire id_6;
endmodule
