# compile vhdl design source files
vhdl xil_defaultlib  \
"sa_top_tb_func_synth.vhd" \
"../../../../../ca_3.srcs/sim_2/sa_top_tb.vhd" \

# Do not sort compile order
nosort
