m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/fpga/workspace/test_design1/proj/simulation/modelsim
vmxu2
Z1 !s110 1699444394
!i10b 1
!s100 Ca@jT@V`QX84@>j3o5>=]3
I>DaHKIYX4<5F=z[1^T>ZR2
Z2 VDg1SIo80bB@j0V0VzS_@n1
R0
w1699443903
8C:/fpga/workspace/test_design1/rtl/mxu2.v
FC:/fpga/workspace/test_design1/rtl/mxu2.v
L0 1
Z3 OV;L;10.5b;63
r1
!s85 0
31
Z4 !s108 1699444394.000000
!s107 C:/fpga/workspace/test_design1/rtl/mxu2.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/fpga/workspace/test_design1/rtl|C:/fpga/workspace/test_design1/rtl/mxu2.v|
!i113 1
Z5 o-vlog01compat -work work
!s92 -vlog01compat -work work +incdir+C:/fpga/workspace/test_design1/rtl
Z6 tCvgOpt 0
vmxu2_tb
R1
!i10b 1
!s100 Vkzi0Wl:M9jBXeIjnHEcY2
IU?=1D4h[hKa:>fN3SZO2Z3
R2
R0
w1699443904
8C:/fpga/workspace/test_design1/proj/../testbench/mxu2_tb.v
FC:/fpga/workspace/test_design1/proj/../testbench/mxu2_tb.v
L0 4
R3
r1
!s85 0
31
R4
!s107 C:/fpga/workspace/test_design1/proj/../testbench/mxu2_tb.v|
!s90 -reportprogress|300|-vlog01compat|-work|work|+incdir+C:/fpga/workspace/test_design1/proj/../testbench|C:/fpga/workspace/test_design1/proj/../testbench/mxu2_tb.v|
!i113 1
R5
!s92 -vlog01compat -work work +incdir+C:/fpga/workspace/test_design1/proj/../testbench
R6
