$date
	Sun Nov 20 21:06:19 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module piso_tb $end
$scope module uut $end
$var wire 1 ! clk $end
$var wire 10 " parallel_in [9:0] $end
$var wire 1 # reset $end
$var wire 1 $ s_start $end
$var reg 1 % s_out $end
$var reg 10 & temp [9:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
x%
0$
x#
bx "
0!
$end
#1
1!
#2
0!
1#
b1010101111 "
#3
b1010101111 &
0%
1!
#4
0!
1$
0#
#5
b101011110 &
1%
1!
#6
0!
#7
b1010111100 &
0%
1!
#8
0!
#9
b101111000 &
1%
1!
#10
0!
#11
b1011110000 &
0%
1!
#12
0!
#13
b111100000 &
1%
1!
#14
0!
#15
b1111000000 &
0%
1!
#16
0!
#17
b1110000000 &
1%
1!
#18
0!
#19
b1100000000 &
1!
#20
0!
#21
b1000000000 &
1!
#22
0!
#23
b0 &
1!
#24
0!
#25
0%
1!
#26
0!
#27
1!
#28
0!
#29
1!
#30
0!
#31
1!
#32
0!
#33
1!
#34
0!
#35
1!
#36
0!
#37
1!
#38
0!
#39
1!
#40
0!
#41
1!
#42
0!
#43
1!
#44
0!
#45
1!
#46
0!
#47
1!
#48
0!
#49
1!
#50
0!
