AuthorID,Author,Date,Content,Attachments,Reactions
"803213471402688522","_luke_w_","2025-12-02T11:15:46.5550000+00:00","Huh, that's a DRC I've not seen before: `DF.6_MV : Min. COMP extend beyond gate (it also means source/drain overhang). : 0.4Âµm`.

COMP on top belongs to a `sdffrnq_4` and poly below belongs to a `nand3_4`","project-template_media/image-5BCEA.png",""
"803213471402688522","_luke_w_","2025-12-02T11:19:11.6980000+00:00","I... think it's just checking in the wrong direction? Also sorry for using cursed cells nobody else uses, in my defence they are faster","","ğŸš€ (1)"
"169786952432746498","mithro_","2025-12-02T11:35:56.3470000+00:00","Someone has to be first ğŸ™‚","",""
"323371864074485771","mole99","2025-12-02T11:53:25.3950000+00:00","Issue report please ğŸ‘","",""
"803213471402688522","_luke_w_","2025-12-02T11:53:52.9720000+00:00","Sure, can I just add it to my existing 9-track DRC issue?","",""
"803213471402688522","_luke_w_","2025-12-02T11:54:34.9880000+00:00","(being  https://github.com/wafer-space/gf180mcu-project-template/issues/34)","",""
"323371864074485771","mole99","2025-12-02T11:54:47.2630000+00:00","Yes, that's fine ğŸ‘Œ","",""
