abc command read data/library/mcnc.genlib
Entered genlib library with 23 gates from file "data/library/mcnc.genlib".
abc command read_blif data/su/c7552.blif
Line 21: Skipping line ".default_input_arrival 0.00 0.00 ".
Line 22: Skipping line ".default_output_required 0.00 0.00 ".
Line 23: Skipping line ".default_input_drive 0.10 0.10 ".
Line 24: Skipping line ".default_output_load 2.00 ".
Line 25: Skipping line ".default_max_input_load 999.00 ".
abc command print_stats
[1;37mc7552                         :[0m i/o =  207/  108  lat =    0  nd =  1125  edge =   2605  area =2756.00  delay =69.40  lev = 50
--------------- round 1 ---------------
seed = 2344229552
[92418] is replaced by [122534] with estimated error 0
error = 0
area = 2736
delay = 69.4
#gates = 1119
output circuit result/c7552_1_0_2736_69.4.blif
time = 22488062 us
--------------- round 2 ---------------
seed = 4044886434
[133800] is replaced by [122587] with estimated error 1e-05
error = 1e-05
area = 2730
delay = 69.4
#gates = 1117
output circuit result/c7552_2_1e-05_2730_69.4.blif
time = 43602533 us
--------------- round 3 ---------------
seed = 569058279
[122760] is replaced by [24292] with estimated error 7e-05
error = 7e-05
area = 2710
delay = 69.4
#gates = 1108
output circuit result/c7552_3_7e-05_2710_69.4.blif
time = 64635190 us
--------------- round 4 ---------------
seed = 1065176276
[124903] is replaced by [35716] with estimated error 5e-05
error = 5e-05
area = 2703
delay = 69.4
#gates = 1105
output circuit result/c7552_4_5e-05_2703_69.4.blif
time = 85285444 us
--------------- round 5 ---------------
seed = 342327398
[38381] is replaced by [124767] with estimated error 0.00024
error = 0.00024
area = 2701
delay = 69.4
#gates = 1104
output circuit result/c7552_5_0.00024_2701_69.4.blif
time = 105969810 us
--------------- round 6 ---------------
seed = 216671657
[125604] is replaced by [122576] with estimated error 0.00022
error = 0.00022
area = 2699
delay = 69.4
#gates = 1103
output circuit result/c7552_6_0.00022_2699_69.4.blif
time = 126609003 us
--------------- round 7 ---------------
seed = 3689946263
[122763] is replaced by one with estimated error 0.00024
error = 0.00024
area = 2694
delay = 69.4
#gates = 1101
output circuit result/c7552_7_0.00024_2694_69.4.blif
time = 147112362 us
--------------- round 8 ---------------
seed = 1738550299
[32818] is replaced by [122701] with estimated error 0.00028
error = 0.00028
area = 2689
delay = 69.4
#gates = 1099
output circuit result/c7552_8_0.00028_2689_69.4.blif
time = 167840872 us
--------------- round 9 ---------------
seed = 1201970434
10729 is replaced by one with estimated error 0.0002
error = 0.0002
area = 2680
delay = 69.4
#gates = 1096
output circuit result/c7552_9_0.0002_2680_69.4.blif
time = 188218978 us
--------------- round 10 ---------------
seed = 126389340
[126882] is replaced by [125322] with estimated error 0.00027
error = 0.00027
area = 2674
delay = 69.4
#gates = 1094
output circuit result/c7552_10_0.00027_2674_69.4.blif
time = 208746416 us
--------------- round 11 ---------------
seed = 1336321304
[116062] is replaced by [122891] with inverter with estimated error 0.00026
error = 0.00026
area = 2670
delay = 69.4
#gates = 1093
output circuit result/c7552_11_0.00026_2670_69.4.blif
time = 228970608 us
--------------- round 12 ---------------
seed = 1406596986
n1443 is replaced by [122552] with estimated error 0.00027
error = 0.00027
area = 2669
delay = 69.4
#gates = 1092
output circuit result/c7552_12_0.00027_2669_69.4.blif
time = 249204076 us
--------------- round 13 ---------------
seed = 4105245183
[119502] is replaced by [121766] with estimated error 0.00032
error = 0.00032
area = 2667
delay = 69.4
#gates = 1091
output circuit result/c7552_13_0.00032_2667_69.4.blif
time = 269379645 us
--------------- round 14 ---------------
seed = 1399733770
[121766] is replaced by zero with estimated error 0.00031
error = 0.00031
area = 2664
delay = 69.4
#gates = 1090
output circuit result/c7552_14_0.00031_2664_69.4.blif
time = 289620033 us
--------------- round 15 ---------------
seed = 4182742414
[122804] is replaced by one with estimated error 0.0003
error = 0.0003
area = 2657
delay = 69.4
#gates = 1087
output circuit result/c7552_15_0.0003_2657_69.4.blif
time = 309750203 us
--------------- round 16 ---------------
seed = 3566211501
[127134] is replaced by [122641] with estimated error 0.00039
error = 0.00039
area = 2654
delay = 69.4
#gates = 1085
output circuit result/c7552_16_0.00039_2654_69.4.blif
time = 329781169 us
--------------- round 17 ---------------
seed = 2655752667
[122794] is replaced by [123515] with estimated error 0.00029
error = 0.00029
area = 2650
delay = 69.4
#gates = 1084
output circuit result/c7552_17_0.00029_2650_69.4.blif
time = 349688601 us
--------------- round 18 ---------------
seed = 2566570731
[125290] is replaced by [124611] with estimated error 0.00031
error = 0.00031
area = 2647
delay = 69.4
#gates = 1082
output circuit result/c7552_18_0.00031_2647_69.4.blif
time = 369634663 us
--------------- round 19 ---------------
seed = 3739590011
[126564] is replaced by [125601] with estimated error 0.00043
error = 0.00043
area = 2642
delay = 69.4
#gates = 1080
output circuit result/c7552_19_0.00043_2642_69.4.blif
time = 389431196 us
--------------- round 20 ---------------
seed = 1290042334
[125601] is replaced by [122696] with estimated error 0.00038
error = 0.00038
area = 2640
delay = 69.4
#gates = 1079
output circuit result/c7552_20_0.00038_2640_69.4.blif
time = 409197286 us
--------------- round 21 ---------------
seed = 3829006297
[122966] is replaced by [124341] with estimated error 0.00043
error = 0.00043
area = 2637
delay = 69.4
#gates = 1078
output circuit result/c7552_21_0.00043_2637_69.4.blif
time = 428870630 us
--------------- round 22 ---------------
seed = 2029493475
[122795] is replaced by [126850] with inverter with estimated error 0.0004
error = 0.0004
area = 2635
delay = 69.4
#gates = 1078
output circuit result/c7552_22_0.0004_2635_69.4.blif
time = 448604635 us
--------------- round 23 ---------------
seed = 53727203
n1444 is replaced by [125951] with estimated error 0.00046
error = 0.00046
area = 2634
delay = 69.4
#gates = 1077
output circuit result/c7552_23_0.00046_2634_69.4.blif
time = 468275514 us
--------------- round 24 ---------------
seed = 1524895561
[24321] is replaced by [125087] with estimated error 0.00047
error = 0.00047
area = 2632
delay = 69.4
#gates = 1076
output circuit result/c7552_24_0.00047_2632_69.4.blif
time = 487946266 us
--------------- round 25 ---------------
seed = 934446804
[122987] is replaced by [125075] with estimated error 0.00042
error = 0.00042
area = 2630
delay = 69.4
#gates = 1075
output circuit result/c7552_25_0.00042_2630_69.4.blif
time = 507552173 us
--------------- round 26 ---------------
seed = 4043544296
[125598] is replaced by [122704] with inverter with estimated error 0.00052
error = 0.00052
area = 2629
delay = 69.4
#gates = 1075
output circuit result/c7552_26_0.00052_2629_69.4.blif
time = 527140696 us
--------------- round 27 ---------------
seed = 1065288632
[149992] is replaced by [125412] with estimated error 0.00075
error = 0.00075
area = 2620
delay = 69.4
#gates = 1071
output circuit result/c7552_27_0.00075_2620_69.4.blif
time = 546700407 us
--------------- round 28 ---------------
seed = 3229584637
[119498] is replaced by zero with estimated error 0.0008
error = 0.0008
area = 2618
delay = 69.4
#gates = 1070
output circuit result/c7552_28_0.0008_2618_69.4.blif
time = 566082460 us
--------------- round 29 ---------------
seed = 3838587852
[125449] is replaced by [122532] with estimated error 0.00074
error = 0.00074
area = 2616
delay = 69.4
#gates = 1069
output circuit result/c7552_29_0.00074_2616_69.4.blif
time = 585463886 us
--------------- round 30 ---------------
seed = 3180557339
[124064] is replaced by [122567] with estimated error 0.00071
error = 0.00071
area = 2615
delay = 65.9
#gates = 1068
output circuit result/c7552_30_0.00071_2615_65.9.blif
time = 604831001 us
--------------- round 31 ---------------
seed = 882074529
[124460] is replaced by [125087] with estimated error 0.00058
error = 0.00058
area = 2614
delay = 65.9
#gates = 1067
output circuit result/c7552_31_0.00058_2614_65.9.blif
time = 624212127 us
--------------- round 32 ---------------
seed = 1592537375
[132070] is replaced by [125974] with inverter with estimated error 0.00064
error = 0.00064
area = 2612
delay = 65.9
#gates = 1067
output circuit result/c7552_32_0.00064_2612_65.9.blif
time = 643488003 us
--------------- round 33 ---------------
seed = 3776384956
[126896] is replaced by [125951] with estimated error 0.00081
error = 0.00081
area = 2602
delay = 65.9
#gates = 1063
output circuit result/c7552_33_0.00081_2602_65.9.blif
time = 662749334 us
--------------- round 34 ---------------
seed = 3748352231
[111393] is replaced by zero with estimated error 0.00074
error = 0.00074
area = 2600
delay = 65.9
#gates = 1062
output circuit result/c7552_34_0.00074_2600_65.9.blif
time = 681812626 us
--------------- round 35 ---------------
seed = 1246291233
[126845] is replaced by [126263] with inverter with estimated error 0.00066
error = 0.00066
area = 2598
delay = 65.9
#gates = 1062
output circuit result/c7552_35_0.00066_2598_65.9.blif
time = 700850827 us
--------------- round 36 ---------------
seed = 73296036
[126069] is replaced by [267980] with estimated error 0.00087
error = 0.00087
area = 2597
delay = 65.9
#gates = 1061
output circuit result/c7552_36_0.00087_2597_65.9.blif
time = 719965946 us
--------------- round 37 ---------------
seed = 568696179
[118996] is replaced by [126263] with estimated error 0.00091
error = 0.00091
area = 2591
delay = 65.9
#gates = 1058
output circuit result/c7552_37_0.00091_2591_65.9.blif
time = 739010928 us
--------------- round 38 ---------------
seed = 1315741458
exceed error bound
