// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="event_queue_kernel_event_queue_kernel,hls_ip_2022_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu9p-flga2104-2-i,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=2.751000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=1635,HLS_SYN_LUT=2566,HLS_VERSION=2022_1}" *)

module event_queue_kernel (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        input_r,
        input_r_ap_vld,
        output_event,
        output_event_ap_vld,
        success,
        success_ap_vld
);

parameter    ap_ST_fsm_state1 = 9'd1;
parameter    ap_ST_fsm_state2 = 9'd2;
parameter    ap_ST_fsm_state3 = 9'd4;
parameter    ap_ST_fsm_state4 = 9'd8;
parameter    ap_ST_fsm_state5 = 9'd16;
parameter    ap_ST_fsm_state6 = 9'd32;
parameter    ap_ST_fsm_state7 = 9'd64;
parameter    ap_ST_fsm_state8 = 9'd128;
parameter    ap_ST_fsm_state9 = 9'd256;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [129:0] input_r;
input   input_r_ap_vld;
output  [128:0] output_event;
output   output_event_ap_vld;
output   success;
output   success_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg output_event_ap_vld;
reg success_ap_vld;

(* fsm_encoding = "none" *) reg   [8:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [129:0] input_r_preg;
reg   [129:0] input_r_in_sig;
reg    input_r_ap_vld_preg;
reg    input_r_ap_vld_in_sig;
reg   [15:0] g_event_queue_size_V;
reg   [6:0] g_event_queue_heap_send_time_V_address0;
reg    g_event_queue_heap_send_time_V_ce0;
reg    g_event_queue_heap_send_time_V_we0;
reg   [31:0] g_event_queue_heap_send_time_V_d0;
wire   [31:0] g_event_queue_heap_send_time_V_q0;
reg   [6:0] g_event_queue_heap_recv_time_V_address0;
reg    g_event_queue_heap_recv_time_V_ce0;
reg    g_event_queue_heap_recv_time_V_we0;
reg   [31:0] g_event_queue_heap_recv_time_V_d0;
wire   [31:0] g_event_queue_heap_recv_time_V_q0;
reg    g_event_queue_heap_recv_time_V_ce1;
reg    g_event_queue_heap_recv_time_V_we1;
wire   [31:0] g_event_queue_heap_recv_time_V_q1;
reg   [6:0] g_event_queue_heap_data_V_address0;
reg    g_event_queue_heap_data_V_ce0;
reg    g_event_queue_heap_data_V_we0;
reg   [31:0] g_event_queue_heap_data_V_d0;
wire   [31:0] g_event_queue_heap_data_V_q0;
reg   [6:0] g_event_queue_heap_sender_id_V_address0;
reg    g_event_queue_heap_sender_id_V_ce0;
reg    g_event_queue_heap_sender_id_V_we0;
reg   [15:0] g_event_queue_heap_sender_id_V_d0;
wire   [15:0] g_event_queue_heap_sender_id_V_q0;
reg   [6:0] g_event_queue_heap_receiver_id_V_address0;
reg    g_event_queue_heap_receiver_id_V_ce0;
reg    g_event_queue_heap_receiver_id_V_we0;
reg   [15:0] g_event_queue_heap_receiver_id_V_d0;
wire   [15:0] g_event_queue_heap_receiver_id_V_q0;
reg   [6:0] g_event_queue_heap_is_anti_message_V_address0;
reg    g_event_queue_heap_is_anti_message_V_ce0;
reg    g_event_queue_heap_is_anti_message_V_we0;
reg   [0:0] g_event_queue_heap_is_anti_message_V_d0;
wire   [0:0] g_event_queue_heap_is_anti_message_V_q0;
reg    input_r_blk_n;
wire   [0:0] trunc_ln20_fu_500_p1;
reg   [0:0] trunc_ln20_reg_733;
reg   [15:0] index_V_reg_737;
wire   [6:0] trunc_ln20_1_fu_508_p1;
reg   [6:0] trunc_ln20_1_reg_742;
wire   [0:0] icmp_ln1065_fu_516_p2;
reg   [0:0] icmp_ln1065_reg_747;
reg   [31:0] temp_send_time_V_reg_754;
wire   [0:0] icmp_ln1077_fu_532_p2;
reg   [31:0] temp_recv_time_V_reg_759;
reg   [31:0] temp_data_V_reg_765;
reg   [15:0] temp_sender_id_V_reg_770;
reg   [15:0] temp_receiver_id_V_reg_775;
reg   [0:0] temp_is_anti_message_V_reg_780;
reg   [31:0] g_event_queue_heap_send_time_V_load_reg_785;
wire    ap_CS_fsm_state2;
reg   [31:0] g_event_queue_heap_recv_time_V_load_reg_790;
reg   [31:0] g_event_queue_heap_data_V_load_reg_795;
reg   [15:0] g_event_queue_heap_sender_id_V_load_reg_800;
reg   [15:0] g_event_queue_heap_receiver_id_V_load_reg_805;
reg   [0:0] g_event_queue_heap_is_anti_message_V_load_reg_810;
wire   [15:0] add_ln887_fu_628_p2;
reg   [15:0] add_ln887_reg_815;
wire   [0:0] icmp_ln1081_fu_639_p2;
reg   [0:0] icmp_ln1081_reg_821;
reg   [31:0] temp_send_time_V_1_reg_855;
wire    ap_CS_fsm_state3;
reg   [31:0] temp_recv_time_V_1_reg_860;
reg   [31:0] temp_data_V_1_reg_866;
reg   [15:0] temp_sender_id_V_1_reg_871;
reg   [15:0] temp_receiver_id_V_1_reg_876;
reg   [0:0] temp_is_anti_message_V_1_reg_881;
wire   [0:0] grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_ap_return;
reg   [0:0] targetBlock_reg_886;
wire    ap_CS_fsm_state8;
wire    grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_ap_start;
wire    grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_ap_done;
wire    grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_ap_idle;
wire    grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_ap_ready;
wire   [6:0] grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_index_V_2_out;
wire    grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_index_V_2_out_ap_vld;
wire   [6:0] grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_send_time_V_address0;
wire    grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_send_time_V_ce0;
wire    grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_send_time_V_we0;
wire   [31:0] grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_send_time_V_d0;
wire   [6:0] grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_data_V_address0;
wire    grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_data_V_ce0;
wire    grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_data_V_we0;
wire   [31:0] grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_data_V_d0;
wire   [6:0] grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_sender_id_V_address0;
wire    grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_sender_id_V_ce0;
wire    grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_sender_id_V_we0;
wire   [15:0] grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_sender_id_V_d0;
wire   [6:0] grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_receiver_id_V_address0;
wire    grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_receiver_id_V_ce0;
wire    grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_receiver_id_V_we0;
wire   [15:0] grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_receiver_id_V_d0;
wire   [6:0] grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_is_anti_message_V_address0;
wire    grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_is_anti_message_V_ce0;
wire    grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_is_anti_message_V_we0;
wire   [0:0] grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_is_anti_message_V_d0;
wire   [6:0] grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_recv_time_V_address0;
wire    grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_recv_time_V_ce0;
wire   [6:0] grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_recv_time_V_address1;
wire    grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_recv_time_V_ce1;
wire    grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_recv_time_V_we1;
wire   [31:0] grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_recv_time_V_d1;
wire    grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_ap_start;
wire    grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_ap_done;
wire    grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_ap_idle;
wire    grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_ap_ready;
wire   [6:0] grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_index_V_1_out;
wire    grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_index_V_1_out_ap_vld;
wire   [6:0] grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_index_V_4_out;
wire    grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_index_V_4_out_ap_vld;
wire   [6:0] grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_recv_time_V_address0;
wire    grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_recv_time_V_ce0;
wire    grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_recv_time_V_we0;
wire   [31:0] grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_recv_time_V_d0;
wire   [6:0] grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_send_time_V_address0;
wire    grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_send_time_V_ce0;
wire    grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_send_time_V_we0;
wire   [31:0] grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_send_time_V_d0;
wire   [6:0] grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_data_V_address0;
wire    grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_data_V_ce0;
wire    grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_data_V_we0;
wire   [31:0] grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_data_V_d0;
wire   [6:0] grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_sender_id_V_address0;
wire    grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_sender_id_V_ce0;
wire    grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_sender_id_V_we0;
wire   [15:0] grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_sender_id_V_d0;
wire   [6:0] grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_receiver_id_V_address0;
wire    grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_receiver_id_V_ce0;
wire    grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_receiver_id_V_we0;
wire   [15:0] grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_receiver_id_V_d0;
wire   [6:0] grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_is_anti_message_V_address0;
wire    grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_is_anti_message_V_ce0;
wire    grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_is_anti_message_V_we0;
wire   [0:0] grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_is_anti_message_V_d0;
reg   [31:0] ap_phi_mux_ref_tmp_0_0_phi_fu_382_p4;
reg   [31:0] ref_tmp_0_0_reg_378;
wire    ap_CS_fsm_state6;
reg    ap_block_state1;
reg   [31:0] ap_phi_mux_ref_tmp_1_0_phi_fu_393_p4;
reg   [31:0] ref_tmp_1_0_reg_389;
reg   [31:0] ap_phi_mux_ref_tmp_2_0_phi_fu_404_p4;
reg   [31:0] ref_tmp_2_0_reg_400;
reg   [15:0] ap_phi_mux_ref_tmp_3_0_phi_fu_415_p4;
reg   [15:0] ref_tmp_3_0_reg_411;
reg   [15:0] ap_phi_mux_ref_tmp_4_0_phi_fu_426_p4;
reg   [15:0] ref_tmp_4_0_reg_422;
reg   [0:0] ap_phi_mux_ref_tmp_5_0_phi_fu_437_p4;
reg   [0:0] ref_tmp_5_0_reg_433;
wire   [0:0] icmp_ln1069_fu_685_p2;
reg   [0:0] ap_phi_mux_storemerge_phi_fu_449_p6;
reg   [0:0] storemerge_reg_444;
wire    ap_CS_fsm_state9;
reg    grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_ap_start_reg;
wire    ap_CS_fsm_state4;
wire    ap_CS_fsm_state5;
reg   [6:0] index_V_2_loc_fu_112;
reg    grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_ap_start_reg;
wire    ap_CS_fsm_state7;
reg   [6:0] index_V_1_loc_fu_120;
reg   [6:0] index_V_4_loc_fu_116;
wire   [63:0] zext_ln587_fu_538_p1;
wire   [63:0] zext_ln587_1_fu_645_p1;
wire   [63:0] zext_ln587_5_fu_658_p1;
wire   [63:0] zext_ln587_4_fu_705_p1;
wire   [15:0] zext_ln886_fu_618_p1;
wire   [8:0] tmp_fu_522_p4;
wire   [7:0] trunc_ln20_2_fu_512_p1;
wire   [7:0] add_ln886_fu_612_p2;
wire   [6:0] index_V_6_fu_698_p3;
reg   [8:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
wire    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
wire    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 9'd1;
#0 input_r_preg = 130'd0;
#0 input_r_ap_vld_preg = 1'b0;
#0 g_event_queue_size_V = 16'd0;
#0 grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_ap_start_reg = 1'b0;
#0 grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_ap_start_reg = 1'b0;
end

event_queue_kernel_g_event_queue_heap_send_time_V_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
g_event_queue_heap_send_time_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(g_event_queue_heap_send_time_V_address0),
    .ce0(g_event_queue_heap_send_time_V_ce0),
    .we0(g_event_queue_heap_send_time_V_we0),
    .d0(g_event_queue_heap_send_time_V_d0),
    .q0(g_event_queue_heap_send_time_V_q0)
);

event_queue_kernel_g_event_queue_heap_recv_time_V_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
g_event_queue_heap_recv_time_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(g_event_queue_heap_recv_time_V_address0),
    .ce0(g_event_queue_heap_recv_time_V_ce0),
    .we0(g_event_queue_heap_recv_time_V_we0),
    .d0(g_event_queue_heap_recv_time_V_d0),
    .q0(g_event_queue_heap_recv_time_V_q0),
    .address1(grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_recv_time_V_address1),
    .ce1(g_event_queue_heap_recv_time_V_ce1),
    .we1(g_event_queue_heap_recv_time_V_we1),
    .d1(grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_recv_time_V_d1),
    .q1(g_event_queue_heap_recv_time_V_q1)
);

event_queue_kernel_g_event_queue_heap_send_time_V_RAM_AUTO_1R1W #(
    .DataWidth( 32 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
g_event_queue_heap_data_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(g_event_queue_heap_data_V_address0),
    .ce0(g_event_queue_heap_data_V_ce0),
    .we0(g_event_queue_heap_data_V_we0),
    .d0(g_event_queue_heap_data_V_d0),
    .q0(g_event_queue_heap_data_V_q0)
);

event_queue_kernel_g_event_queue_heap_sender_id_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
g_event_queue_heap_sender_id_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(g_event_queue_heap_sender_id_V_address0),
    .ce0(g_event_queue_heap_sender_id_V_ce0),
    .we0(g_event_queue_heap_sender_id_V_we0),
    .d0(g_event_queue_heap_sender_id_V_d0),
    .q0(g_event_queue_heap_sender_id_V_q0)
);

event_queue_kernel_g_event_queue_heap_sender_id_V_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
g_event_queue_heap_receiver_id_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(g_event_queue_heap_receiver_id_V_address0),
    .ce0(g_event_queue_heap_receiver_id_V_ce0),
    .we0(g_event_queue_heap_receiver_id_V_we0),
    .d0(g_event_queue_heap_receiver_id_V_d0),
    .q0(g_event_queue_heap_receiver_id_V_q0)
);

event_queue_kernel_g_event_queue_heap_is_anti_message_V_RAM_AUTO_1R1W #(
    .DataWidth( 1 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
g_event_queue_heap_is_anti_message_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(g_event_queue_heap_is_anti_message_V_address0),
    .ce0(g_event_queue_heap_is_anti_message_V_ce0),
    .we0(g_event_queue_heap_is_anti_message_V_we0),
    .d0(g_event_queue_heap_is_anti_message_V_d0),
    .q0(g_event_queue_heap_is_anti_message_V_q0)
);

event_queue_kernel_event_queue_kernel_Pipeline_VITIS_LOOP_49_1 grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_ap_start),
    .ap_done(grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_ap_done),
    .ap_idle(grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_ap_idle),
    .ap_ready(grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_ap_ready),
    .add_ln887(add_ln887_reg_815),
    .zext_ln49(add_ln887_reg_815),
    .temp_recv_time_V_1(temp_recv_time_V_1_reg_860),
    .index_V_2_out(grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_index_V_2_out),
    .index_V_2_out_ap_vld(grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_index_V_2_out_ap_vld),
    .g_event_queue_heap_send_time_V_address0(grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_send_time_V_address0),
    .g_event_queue_heap_send_time_V_ce0(grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_send_time_V_ce0),
    .g_event_queue_heap_send_time_V_we0(grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_send_time_V_we0),
    .g_event_queue_heap_send_time_V_d0(grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_send_time_V_d0),
    .g_event_queue_heap_send_time_V_q0(g_event_queue_heap_send_time_V_q0),
    .g_event_queue_heap_data_V_address0(grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_data_V_address0),
    .g_event_queue_heap_data_V_ce0(grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_data_V_ce0),
    .g_event_queue_heap_data_V_we0(grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_data_V_we0),
    .g_event_queue_heap_data_V_d0(grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_data_V_d0),
    .g_event_queue_heap_data_V_q0(g_event_queue_heap_data_V_q0),
    .g_event_queue_heap_sender_id_V_address0(grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_sender_id_V_address0),
    .g_event_queue_heap_sender_id_V_ce0(grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_sender_id_V_ce0),
    .g_event_queue_heap_sender_id_V_we0(grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_sender_id_V_we0),
    .g_event_queue_heap_sender_id_V_d0(grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_sender_id_V_d0),
    .g_event_queue_heap_sender_id_V_q0(g_event_queue_heap_sender_id_V_q0),
    .g_event_queue_heap_receiver_id_V_address0(grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_receiver_id_V_address0),
    .g_event_queue_heap_receiver_id_V_ce0(grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_receiver_id_V_ce0),
    .g_event_queue_heap_receiver_id_V_we0(grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_receiver_id_V_we0),
    .g_event_queue_heap_receiver_id_V_d0(grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_receiver_id_V_d0),
    .g_event_queue_heap_receiver_id_V_q0(g_event_queue_heap_receiver_id_V_q0),
    .g_event_queue_heap_is_anti_message_V_address0(grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_is_anti_message_V_address0),
    .g_event_queue_heap_is_anti_message_V_ce0(grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_is_anti_message_V_ce0),
    .g_event_queue_heap_is_anti_message_V_we0(grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_is_anti_message_V_we0),
    .g_event_queue_heap_is_anti_message_V_d0(grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_is_anti_message_V_d0),
    .g_event_queue_heap_is_anti_message_V_q0(g_event_queue_heap_is_anti_message_V_q0),
    .g_event_queue_heap_recv_time_V_address0(grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_recv_time_V_address0),
    .g_event_queue_heap_recv_time_V_ce0(grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_recv_time_V_ce0),
    .g_event_queue_heap_recv_time_V_q0(g_event_queue_heap_recv_time_V_q0),
    .g_event_queue_heap_recv_time_V_address1(grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_recv_time_V_address1),
    .g_event_queue_heap_recv_time_V_ce1(grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_recv_time_V_ce1),
    .g_event_queue_heap_recv_time_V_we1(grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_recv_time_V_we1),
    .g_event_queue_heap_recv_time_V_d1(grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_recv_time_V_d1),
    .g_event_queue_heap_recv_time_V_q1(g_event_queue_heap_recv_time_V_q1)
);

event_queue_kernel_event_queue_kernel_Pipeline_VITIS_LOOP_33_1 grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_ap_start),
    .ap_done(grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_ap_done),
    .ap_idle(grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_ap_idle),
    .ap_ready(grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_ap_ready),
    .index_V(trunc_ln20_1_reg_742),
    .temp_recv_time_V(temp_recv_time_V_reg_759),
    .index_V_1_out(grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_index_V_1_out),
    .index_V_1_out_ap_vld(grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_index_V_1_out_ap_vld),
    .index_V_4_out(grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_index_V_4_out),
    .index_V_4_out_ap_vld(grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_index_V_4_out_ap_vld),
    .g_event_queue_heap_recv_time_V_address0(grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_recv_time_V_address0),
    .g_event_queue_heap_recv_time_V_ce0(grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_recv_time_V_ce0),
    .g_event_queue_heap_recv_time_V_we0(grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_recv_time_V_we0),
    .g_event_queue_heap_recv_time_V_d0(grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_recv_time_V_d0),
    .g_event_queue_heap_recv_time_V_q0(g_event_queue_heap_recv_time_V_q0),
    .g_event_queue_heap_send_time_V_address0(grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_send_time_V_address0),
    .g_event_queue_heap_send_time_V_ce0(grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_send_time_V_ce0),
    .g_event_queue_heap_send_time_V_we0(grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_send_time_V_we0),
    .g_event_queue_heap_send_time_V_d0(grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_send_time_V_d0),
    .g_event_queue_heap_send_time_V_q0(g_event_queue_heap_send_time_V_q0),
    .g_event_queue_heap_data_V_address0(grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_data_V_address0),
    .g_event_queue_heap_data_V_ce0(grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_data_V_ce0),
    .g_event_queue_heap_data_V_we0(grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_data_V_we0),
    .g_event_queue_heap_data_V_d0(grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_data_V_d0),
    .g_event_queue_heap_data_V_q0(g_event_queue_heap_data_V_q0),
    .g_event_queue_heap_sender_id_V_address0(grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_sender_id_V_address0),
    .g_event_queue_heap_sender_id_V_ce0(grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_sender_id_V_ce0),
    .g_event_queue_heap_sender_id_V_we0(grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_sender_id_V_we0),
    .g_event_queue_heap_sender_id_V_d0(grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_sender_id_V_d0),
    .g_event_queue_heap_sender_id_V_q0(g_event_queue_heap_sender_id_V_q0),
    .g_event_queue_heap_receiver_id_V_address0(grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_receiver_id_V_address0),
    .g_event_queue_heap_receiver_id_V_ce0(grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_receiver_id_V_ce0),
    .g_event_queue_heap_receiver_id_V_we0(grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_receiver_id_V_we0),
    .g_event_queue_heap_receiver_id_V_d0(grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_receiver_id_V_d0),
    .g_event_queue_heap_receiver_id_V_q0(g_event_queue_heap_receiver_id_V_q0),
    .g_event_queue_heap_is_anti_message_V_address0(grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_is_anti_message_V_address0),
    .g_event_queue_heap_is_anti_message_V_ce0(grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_is_anti_message_V_ce0),
    .g_event_queue_heap_is_anti_message_V_we0(grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_is_anti_message_V_we0),
    .g_event_queue_heap_is_anti_message_V_d0(grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_is_anti_message_V_d0),
    .g_event_queue_heap_is_anti_message_V_q0(g_event_queue_heap_is_anti_message_V_q0),
    .ap_return(grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_ap_return)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state7)) begin
            grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_ap_start_reg <= 1'b1;
        end else if ((grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_ap_ready == 1'b1)) begin
            grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state4)) begin
            grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_ap_start_reg <= 1'b1;
        end else if ((grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_ap_ready == 1'b1)) begin
            grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        input_r_ap_vld_preg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state6)) begin
            input_r_ap_vld_preg <= 1'b0;
        end else if ((~((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)) & (input_r_ap_vld == 1'b1))) begin
            input_r_ap_vld_preg <= input_r_ap_vld;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        input_r_preg <= 130'd0;
    end else begin
        if ((~((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0)) & (input_r_ap_vld == 1'b1))) begin
            input_r_preg <= input_r;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((input_r_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln1077_fu_532_p2 == 1'd1) & (trunc_ln20_fu_500_p1 == 1'd1))) begin
        g_event_queue_size_V <= zext_ln886_fu_618_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        g_event_queue_size_V <= add_ln887_fu_628_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((input_r_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln1065_fu_516_p2 == 1'd1) & (trunc_ln20_fu_500_p1 == 1'd0))) begin
        ref_tmp_0_0_reg_378 <= 32'd2147483647;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln1065_reg_747 == 1'd0) & (trunc_ln20_reg_733 == 1'd0))) begin
        ref_tmp_0_0_reg_378 <= g_event_queue_heap_send_time_V_load_reg_785;
    end
end

always @ (posedge ap_clk) begin
    if ((~((input_r_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln1065_fu_516_p2 == 1'd1) & (trunc_ln20_fu_500_p1 == 1'd0))) begin
        ref_tmp_1_0_reg_389 <= 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln1065_reg_747 == 1'd0) & (trunc_ln20_reg_733 == 1'd0))) begin
        ref_tmp_1_0_reg_389 <= g_event_queue_heap_recv_time_V_load_reg_790;
    end
end

always @ (posedge ap_clk) begin
    if ((~((input_r_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln1065_fu_516_p2 == 1'd1) & (trunc_ln20_fu_500_p1 == 1'd0))) begin
        ref_tmp_2_0_reg_400 <= 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln1065_reg_747 == 1'd0) & (trunc_ln20_reg_733 == 1'd0))) begin
        ref_tmp_2_0_reg_400 <= g_event_queue_heap_data_V_load_reg_795;
    end
end

always @ (posedge ap_clk) begin
    if ((~((input_r_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln1065_fu_516_p2 == 1'd1) & (trunc_ln20_fu_500_p1 == 1'd0))) begin
        ref_tmp_3_0_reg_411 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln1065_reg_747 == 1'd0) & (trunc_ln20_reg_733 == 1'd0))) begin
        ref_tmp_3_0_reg_411 <= g_event_queue_heap_sender_id_V_load_reg_800;
    end
end

always @ (posedge ap_clk) begin
    if ((~((input_r_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln1065_fu_516_p2 == 1'd1) & (trunc_ln20_fu_500_p1 == 1'd0))) begin
        ref_tmp_4_0_reg_422 <= 16'd0;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln1065_reg_747 == 1'd0) & (trunc_ln20_reg_733 == 1'd0))) begin
        ref_tmp_4_0_reg_422 <= g_event_queue_heap_receiver_id_V_load_reg_805;
    end
end

always @ (posedge ap_clk) begin
    if ((~((input_r_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln1065_fu_516_p2 == 1'd1) & (trunc_ln20_fu_500_p1 == 1'd0))) begin
        ref_tmp_5_0_reg_433 <= 1'd0;
    end else if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln1065_reg_747 == 1'd0) & (trunc_ln20_reg_733 == 1'd0))) begin
        ref_tmp_5_0_reg_433 <= g_event_queue_heap_is_anti_message_V_load_reg_810;
    end
end

always @ (posedge ap_clk) begin
    if ((~((input_r_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln1077_fu_532_p2 == 1'd0) & (trunc_ln20_fu_500_p1 == 1'd1))) begin
        storemerge_reg_444 <= 1'd0;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        storemerge_reg_444 <= 1'd1;
    end else if (((1'b1 == ap_CS_fsm_state6) & (trunc_ln20_reg_733 == 1'd0))) begin
        storemerge_reg_444 <= icmp_ln1069_fu_685_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        add_ln887_reg_815 <= add_ln887_fu_628_p2;
        g_event_queue_heap_data_V_load_reg_795 <= g_event_queue_heap_data_V_q0;
        g_event_queue_heap_is_anti_message_V_load_reg_810 <= g_event_queue_heap_is_anti_message_V_q0;
        g_event_queue_heap_receiver_id_V_load_reg_805 <= g_event_queue_heap_receiver_id_V_q0;
        g_event_queue_heap_recv_time_V_load_reg_790 <= g_event_queue_heap_recv_time_V_q0;
        g_event_queue_heap_send_time_V_load_reg_785 <= g_event_queue_heap_send_time_V_q0;
        g_event_queue_heap_sender_id_V_load_reg_800 <= g_event_queue_heap_sender_id_V_q0;
        icmp_ln1081_reg_821 <= icmp_ln1081_fu_639_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (trunc_ln20_fu_500_p1 == 1'd0))) begin
        icmp_ln1065_reg_747 <= icmp_ln1065_fu_516_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_index_V_1_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        index_V_1_loc_fu_120 <= grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_index_V_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state5) & (grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_index_V_2_out_ap_vld == 1'b1))) begin
        index_V_2_loc_fu_112 <= grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_index_V_2_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_index_V_4_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
        index_V_4_loc_fu_116 <= grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_index_V_4_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        index_V_reg_737 <= g_event_queue_size_V;
        trunc_ln20_1_reg_742 <= trunc_ln20_1_fu_508_p1;
        trunc_ln20_reg_733 <= trunc_ln20_fu_500_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        targetBlock_reg_886 <= grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        temp_data_V_1_reg_866 <= g_event_queue_heap_data_V_q0;
        temp_is_anti_message_V_1_reg_881 <= g_event_queue_heap_is_anti_message_V_q0;
        temp_receiver_id_V_1_reg_876 <= g_event_queue_heap_receiver_id_V_q0;
        temp_recv_time_V_1_reg_860 <= g_event_queue_heap_recv_time_V_q0;
        temp_send_time_V_1_reg_855 <= g_event_queue_heap_send_time_V_q0;
        temp_sender_id_V_1_reg_871 <= g_event_queue_heap_sender_id_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (icmp_ln1077_fu_532_p2 == 1'd1) & (trunc_ln20_fu_500_p1 == 1'd1))) begin
        temp_data_V_reg_765 <= {{input_r_in_sig[96:65]}};
        temp_is_anti_message_V_reg_780 <= input_r_in_sig[32'd129];
        temp_receiver_id_V_reg_775 <= {{input_r_in_sig[128:113]}};
        temp_recv_time_V_reg_759 <= {{input_r_in_sig[64:33]}};
        temp_send_time_V_reg_754 <= {{input_r_in_sig[32:1]}};
        temp_sender_id_V_reg_770 <= {{input_r_in_sig[112:97]}};
    end
end

always @ (*) begin
    if (((input_r_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state4_blk = 1'b0;

always @ (*) begin
    if ((grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_ap_done == 1'b0)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state6_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

always @ (*) begin
    if ((grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_ap_done == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln1065_reg_747 == 1'd0) & (trunc_ln20_reg_733 == 1'd0))) begin
        ap_phi_mux_ref_tmp_0_0_phi_fu_382_p4 = g_event_queue_heap_send_time_V_load_reg_785;
    end else begin
        ap_phi_mux_ref_tmp_0_0_phi_fu_382_p4 = ref_tmp_0_0_reg_378;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln1065_reg_747 == 1'd0) & (trunc_ln20_reg_733 == 1'd0))) begin
        ap_phi_mux_ref_tmp_1_0_phi_fu_393_p4 = g_event_queue_heap_recv_time_V_load_reg_790;
    end else begin
        ap_phi_mux_ref_tmp_1_0_phi_fu_393_p4 = ref_tmp_1_0_reg_389;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln1065_reg_747 == 1'd0) & (trunc_ln20_reg_733 == 1'd0))) begin
        ap_phi_mux_ref_tmp_2_0_phi_fu_404_p4 = g_event_queue_heap_data_V_load_reg_795;
    end else begin
        ap_phi_mux_ref_tmp_2_0_phi_fu_404_p4 = ref_tmp_2_0_reg_400;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln1065_reg_747 == 1'd0) & (trunc_ln20_reg_733 == 1'd0))) begin
        ap_phi_mux_ref_tmp_3_0_phi_fu_415_p4 = g_event_queue_heap_sender_id_V_load_reg_800;
    end else begin
        ap_phi_mux_ref_tmp_3_0_phi_fu_415_p4 = ref_tmp_3_0_reg_411;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln1065_reg_747 == 1'd0) & (trunc_ln20_reg_733 == 1'd0))) begin
        ap_phi_mux_ref_tmp_4_0_phi_fu_426_p4 = g_event_queue_heap_receiver_id_V_load_reg_805;
    end else begin
        ap_phi_mux_ref_tmp_4_0_phi_fu_426_p4 = ref_tmp_4_0_reg_422;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) & (icmp_ln1065_reg_747 == 1'd0) & (trunc_ln20_reg_733 == 1'd0))) begin
        ap_phi_mux_ref_tmp_5_0_phi_fu_437_p4 = g_event_queue_heap_is_anti_message_V_load_reg_810;
    end else begin
        ap_phi_mux_ref_tmp_5_0_phi_fu_437_p4 = ref_tmp_5_0_reg_433;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) & (trunc_ln20_reg_733 == 1'd0))) begin
        ap_phi_mux_storemerge_phi_fu_449_p6 = icmp_ln1069_fu_685_p2;
    end else begin
        ap_phi_mux_storemerge_phi_fu_449_p6 = storemerge_reg_444;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        g_event_queue_heap_data_V_address0 = zext_ln587_4_fu_705_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        g_event_queue_heap_data_V_address0 = zext_ln587_5_fu_658_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        g_event_queue_heap_data_V_address0 = zext_ln587_1_fu_645_p1;
    end else if (((1'b1 == ap_CS_fsm_state1) & (icmp_ln1077_fu_532_p2 == 1'd1) & (trunc_ln20_fu_500_p1 == 1'd1))) begin
        g_event_queue_heap_data_V_address0 = zext_ln587_fu_538_p1;
    end else if (((1'b1 == ap_CS_fsm_state3) | ((1'b1 == ap_CS_fsm_state1) & (icmp_ln1065_fu_516_p2 == 1'd0) & (trunc_ln20_fu_500_p1 == 1'd0)))) begin
        g_event_queue_heap_data_V_address0 = 7'd0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        g_event_queue_heap_data_V_address0 = grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_data_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        g_event_queue_heap_data_V_address0 = grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_data_V_address0;
    end else begin
        g_event_queue_heap_data_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (~((input_r_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln1065_fu_516_p2 == 1'd0) & (trunc_ln20_fu_500_p1 == 1'd0)) | (~((input_r_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln1077_fu_532_p2 == 1'd1) & (trunc_ln20_fu_500_p1 == 1'd1)))) begin
        g_event_queue_heap_data_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        g_event_queue_heap_data_V_ce0 = grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_data_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        g_event_queue_heap_data_V_ce0 = grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_data_V_ce0;
    end else begin
        g_event_queue_heap_data_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        g_event_queue_heap_data_V_d0 = temp_data_V_reg_765;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        g_event_queue_heap_data_V_d0 = temp_data_V_1_reg_866;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        g_event_queue_heap_data_V_d0 = g_event_queue_heap_data_V_q0;
    end else if (((1'b1 == ap_CS_fsm_state1) & (icmp_ln1077_fu_532_p2 == 1'd1) & (trunc_ln20_fu_500_p1 == 1'd1))) begin
        g_event_queue_heap_data_V_d0 = {{input_r_in_sig[96:65]}};
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        g_event_queue_heap_data_V_d0 = grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_data_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        g_event_queue_heap_data_V_d0 = grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_data_V_d0;
    end else begin
        g_event_queue_heap_data_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state3) | (~((input_r_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln1077_fu_532_p2 == 1'd1) & (trunc_ln20_fu_500_p1 == 1'd1)) | ((1'b1 == ap_CS_fsm_state6) & (icmp_ln1081_reg_821 == 1'd0) & (icmp_ln1065_reg_747 == 1'd0) & (trunc_ln20_reg_733 == 1'd0)))) begin
        g_event_queue_heap_data_V_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        g_event_queue_heap_data_V_we0 = grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_data_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        g_event_queue_heap_data_V_we0 = grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_data_V_we0;
    end else begin
        g_event_queue_heap_data_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        g_event_queue_heap_is_anti_message_V_address0 = zext_ln587_4_fu_705_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        g_event_queue_heap_is_anti_message_V_address0 = zext_ln587_5_fu_658_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        g_event_queue_heap_is_anti_message_V_address0 = zext_ln587_1_fu_645_p1;
    end else if (((1'b1 == ap_CS_fsm_state1) & (icmp_ln1077_fu_532_p2 == 1'd1) & (trunc_ln20_fu_500_p1 == 1'd1))) begin
        g_event_queue_heap_is_anti_message_V_address0 = zext_ln587_fu_538_p1;
    end else if (((1'b1 == ap_CS_fsm_state3) | ((1'b1 == ap_CS_fsm_state1) & (icmp_ln1065_fu_516_p2 == 1'd0) & (trunc_ln20_fu_500_p1 == 1'd0)))) begin
        g_event_queue_heap_is_anti_message_V_address0 = 7'd0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        g_event_queue_heap_is_anti_message_V_address0 = grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_is_anti_message_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        g_event_queue_heap_is_anti_message_V_address0 = grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_is_anti_message_V_address0;
    end else begin
        g_event_queue_heap_is_anti_message_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (~((input_r_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln1065_fu_516_p2 == 1'd0) & (trunc_ln20_fu_500_p1 == 1'd0)) | (~((input_r_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln1077_fu_532_p2 == 1'd1) & (trunc_ln20_fu_500_p1 == 1'd1)))) begin
        g_event_queue_heap_is_anti_message_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        g_event_queue_heap_is_anti_message_V_ce0 = grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_is_anti_message_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        g_event_queue_heap_is_anti_message_V_ce0 = grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_is_anti_message_V_ce0;
    end else begin
        g_event_queue_heap_is_anti_message_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        g_event_queue_heap_is_anti_message_V_d0 = temp_is_anti_message_V_reg_780;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        g_event_queue_heap_is_anti_message_V_d0 = temp_is_anti_message_V_1_reg_881;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        g_event_queue_heap_is_anti_message_V_d0 = g_event_queue_heap_is_anti_message_V_q0;
    end else if (((1'b1 == ap_CS_fsm_state1) & (icmp_ln1077_fu_532_p2 == 1'd1) & (trunc_ln20_fu_500_p1 == 1'd1))) begin
        g_event_queue_heap_is_anti_message_V_d0 = input_r_in_sig[32'd129];
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        g_event_queue_heap_is_anti_message_V_d0 = grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_is_anti_message_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        g_event_queue_heap_is_anti_message_V_d0 = grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_is_anti_message_V_d0;
    end else begin
        g_event_queue_heap_is_anti_message_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state3) | (~((input_r_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln1077_fu_532_p2 == 1'd1) & (trunc_ln20_fu_500_p1 == 1'd1)) | ((1'b1 == ap_CS_fsm_state6) & (icmp_ln1081_reg_821 == 1'd0) & (icmp_ln1065_reg_747 == 1'd0) & (trunc_ln20_reg_733 == 1'd0)))) begin
        g_event_queue_heap_is_anti_message_V_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        g_event_queue_heap_is_anti_message_V_we0 = grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_is_anti_message_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        g_event_queue_heap_is_anti_message_V_we0 = grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_is_anti_message_V_we0;
    end else begin
        g_event_queue_heap_is_anti_message_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        g_event_queue_heap_receiver_id_V_address0 = zext_ln587_4_fu_705_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        g_event_queue_heap_receiver_id_V_address0 = zext_ln587_5_fu_658_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        g_event_queue_heap_receiver_id_V_address0 = zext_ln587_1_fu_645_p1;
    end else if (((1'b1 == ap_CS_fsm_state1) & (icmp_ln1077_fu_532_p2 == 1'd1) & (trunc_ln20_fu_500_p1 == 1'd1))) begin
        g_event_queue_heap_receiver_id_V_address0 = zext_ln587_fu_538_p1;
    end else if (((1'b1 == ap_CS_fsm_state3) | ((1'b1 == ap_CS_fsm_state1) & (icmp_ln1065_fu_516_p2 == 1'd0) & (trunc_ln20_fu_500_p1 == 1'd0)))) begin
        g_event_queue_heap_receiver_id_V_address0 = 7'd0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        g_event_queue_heap_receiver_id_V_address0 = grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_receiver_id_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        g_event_queue_heap_receiver_id_V_address0 = grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_receiver_id_V_address0;
    end else begin
        g_event_queue_heap_receiver_id_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (~((input_r_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln1065_fu_516_p2 == 1'd0) & (trunc_ln20_fu_500_p1 == 1'd0)) | (~((input_r_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln1077_fu_532_p2 == 1'd1) & (trunc_ln20_fu_500_p1 == 1'd1)))) begin
        g_event_queue_heap_receiver_id_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        g_event_queue_heap_receiver_id_V_ce0 = grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_receiver_id_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        g_event_queue_heap_receiver_id_V_ce0 = grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_receiver_id_V_ce0;
    end else begin
        g_event_queue_heap_receiver_id_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        g_event_queue_heap_receiver_id_V_d0 = temp_receiver_id_V_reg_775;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        g_event_queue_heap_receiver_id_V_d0 = temp_receiver_id_V_1_reg_876;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        g_event_queue_heap_receiver_id_V_d0 = g_event_queue_heap_receiver_id_V_q0;
    end else if (((1'b1 == ap_CS_fsm_state1) & (icmp_ln1077_fu_532_p2 == 1'd1) & (trunc_ln20_fu_500_p1 == 1'd1))) begin
        g_event_queue_heap_receiver_id_V_d0 = {{input_r_in_sig[128:113]}};
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        g_event_queue_heap_receiver_id_V_d0 = grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_receiver_id_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        g_event_queue_heap_receiver_id_V_d0 = grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_receiver_id_V_d0;
    end else begin
        g_event_queue_heap_receiver_id_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state3) | (~((input_r_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln1077_fu_532_p2 == 1'd1) & (trunc_ln20_fu_500_p1 == 1'd1)) | ((1'b1 == ap_CS_fsm_state6) & (icmp_ln1081_reg_821 == 1'd0) & (icmp_ln1065_reg_747 == 1'd0) & (trunc_ln20_reg_733 == 1'd0)))) begin
        g_event_queue_heap_receiver_id_V_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        g_event_queue_heap_receiver_id_V_we0 = grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_receiver_id_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        g_event_queue_heap_receiver_id_V_we0 = grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_receiver_id_V_we0;
    end else begin
        g_event_queue_heap_receiver_id_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        g_event_queue_heap_recv_time_V_address0 = zext_ln587_4_fu_705_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        g_event_queue_heap_recv_time_V_address0 = zext_ln587_5_fu_658_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        g_event_queue_heap_recv_time_V_address0 = zext_ln587_1_fu_645_p1;
    end else if (((1'b1 == ap_CS_fsm_state1) & (icmp_ln1077_fu_532_p2 == 1'd1) & (trunc_ln20_fu_500_p1 == 1'd1))) begin
        g_event_queue_heap_recv_time_V_address0 = zext_ln587_fu_538_p1;
    end else if (((1'b1 == ap_CS_fsm_state3) | ((1'b1 == ap_CS_fsm_state1) & (icmp_ln1065_fu_516_p2 == 1'd0) & (trunc_ln20_fu_500_p1 == 1'd0)))) begin
        g_event_queue_heap_recv_time_V_address0 = 7'd0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        g_event_queue_heap_recv_time_V_address0 = grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_recv_time_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        g_event_queue_heap_recv_time_V_address0 = grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_recv_time_V_address0;
    end else begin
        g_event_queue_heap_recv_time_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (~((input_r_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln1065_fu_516_p2 == 1'd0) & (trunc_ln20_fu_500_p1 == 1'd0)) | (~((input_r_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln1077_fu_532_p2 == 1'd1) & (trunc_ln20_fu_500_p1 == 1'd1)))) begin
        g_event_queue_heap_recv_time_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        g_event_queue_heap_recv_time_V_ce0 = grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_recv_time_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        g_event_queue_heap_recv_time_V_ce0 = grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_recv_time_V_ce0;
    end else begin
        g_event_queue_heap_recv_time_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        g_event_queue_heap_recv_time_V_ce1 = grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_recv_time_V_ce1;
    end else begin
        g_event_queue_heap_recv_time_V_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        g_event_queue_heap_recv_time_V_d0 = temp_recv_time_V_reg_759;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        g_event_queue_heap_recv_time_V_d0 = temp_recv_time_V_1_reg_860;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        g_event_queue_heap_recv_time_V_d0 = g_event_queue_heap_recv_time_V_q0;
    end else if (((1'b1 == ap_CS_fsm_state1) & (icmp_ln1077_fu_532_p2 == 1'd1) & (trunc_ln20_fu_500_p1 == 1'd1))) begin
        g_event_queue_heap_recv_time_V_d0 = {{input_r_in_sig[64:33]}};
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        g_event_queue_heap_recv_time_V_d0 = grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_recv_time_V_d0;
    end else begin
        g_event_queue_heap_recv_time_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state3) | (~((input_r_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln1077_fu_532_p2 == 1'd1) & (trunc_ln20_fu_500_p1 == 1'd1)) | ((1'b1 == ap_CS_fsm_state6) & (icmp_ln1081_reg_821 == 1'd0) & (icmp_ln1065_reg_747 == 1'd0) & (trunc_ln20_reg_733 == 1'd0)))) begin
        g_event_queue_heap_recv_time_V_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        g_event_queue_heap_recv_time_V_we0 = grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_recv_time_V_we0;
    end else begin
        g_event_queue_heap_recv_time_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        g_event_queue_heap_recv_time_V_we1 = grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_recv_time_V_we1;
    end else begin
        g_event_queue_heap_recv_time_V_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        g_event_queue_heap_send_time_V_address0 = zext_ln587_4_fu_705_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        g_event_queue_heap_send_time_V_address0 = zext_ln587_5_fu_658_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        g_event_queue_heap_send_time_V_address0 = zext_ln587_1_fu_645_p1;
    end else if (((1'b1 == ap_CS_fsm_state1) & (icmp_ln1077_fu_532_p2 == 1'd1) & (trunc_ln20_fu_500_p1 == 1'd1))) begin
        g_event_queue_heap_send_time_V_address0 = zext_ln587_fu_538_p1;
    end else if (((1'b1 == ap_CS_fsm_state3) | ((1'b1 == ap_CS_fsm_state1) & (icmp_ln1065_fu_516_p2 == 1'd0) & (trunc_ln20_fu_500_p1 == 1'd0)))) begin
        g_event_queue_heap_send_time_V_address0 = 7'd0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        g_event_queue_heap_send_time_V_address0 = grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_send_time_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        g_event_queue_heap_send_time_V_address0 = grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_send_time_V_address0;
    end else begin
        g_event_queue_heap_send_time_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (~((input_r_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln1065_fu_516_p2 == 1'd0) & (trunc_ln20_fu_500_p1 == 1'd0)) | (~((input_r_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln1077_fu_532_p2 == 1'd1) & (trunc_ln20_fu_500_p1 == 1'd1)))) begin
        g_event_queue_heap_send_time_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        g_event_queue_heap_send_time_V_ce0 = grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_send_time_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        g_event_queue_heap_send_time_V_ce0 = grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_send_time_V_ce0;
    end else begin
        g_event_queue_heap_send_time_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        g_event_queue_heap_send_time_V_d0 = temp_send_time_V_reg_754;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        g_event_queue_heap_send_time_V_d0 = temp_send_time_V_1_reg_855;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        g_event_queue_heap_send_time_V_d0 = g_event_queue_heap_send_time_V_q0;
    end else if (((1'b1 == ap_CS_fsm_state1) & (icmp_ln1077_fu_532_p2 == 1'd1) & (trunc_ln20_fu_500_p1 == 1'd1))) begin
        g_event_queue_heap_send_time_V_d0 = {{input_r_in_sig[32:1]}};
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        g_event_queue_heap_send_time_V_d0 = grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_send_time_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        g_event_queue_heap_send_time_V_d0 = grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_send_time_V_d0;
    end else begin
        g_event_queue_heap_send_time_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state3) | (~((input_r_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln1077_fu_532_p2 == 1'd1) & (trunc_ln20_fu_500_p1 == 1'd1)) | ((1'b1 == ap_CS_fsm_state6) & (icmp_ln1081_reg_821 == 1'd0) & (icmp_ln1065_reg_747 == 1'd0) & (trunc_ln20_reg_733 == 1'd0)))) begin
        g_event_queue_heap_send_time_V_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        g_event_queue_heap_send_time_V_we0 = grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_send_time_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        g_event_queue_heap_send_time_V_we0 = grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_send_time_V_we0;
    end else begin
        g_event_queue_heap_send_time_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        g_event_queue_heap_sender_id_V_address0 = zext_ln587_4_fu_705_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        g_event_queue_heap_sender_id_V_address0 = zext_ln587_5_fu_658_p1;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        g_event_queue_heap_sender_id_V_address0 = zext_ln587_1_fu_645_p1;
    end else if (((1'b1 == ap_CS_fsm_state1) & (icmp_ln1077_fu_532_p2 == 1'd1) & (trunc_ln20_fu_500_p1 == 1'd1))) begin
        g_event_queue_heap_sender_id_V_address0 = zext_ln587_fu_538_p1;
    end else if (((1'b1 == ap_CS_fsm_state3) | ((1'b1 == ap_CS_fsm_state1) & (icmp_ln1065_fu_516_p2 == 1'd0) & (trunc_ln20_fu_500_p1 == 1'd0)))) begin
        g_event_queue_heap_sender_id_V_address0 = 7'd0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        g_event_queue_heap_sender_id_V_address0 = grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_sender_id_V_address0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        g_event_queue_heap_sender_id_V_address0 = grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_sender_id_V_address0;
    end else begin
        g_event_queue_heap_sender_id_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state2) | (~((input_r_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln1065_fu_516_p2 == 1'd0) & (trunc_ln20_fu_500_p1 == 1'd0)) | (~((input_r_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln1077_fu_532_p2 == 1'd1) & (trunc_ln20_fu_500_p1 == 1'd1)))) begin
        g_event_queue_heap_sender_id_V_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        g_event_queue_heap_sender_id_V_ce0 = grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_sender_id_V_ce0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        g_event_queue_heap_sender_id_V_ce0 = grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_sender_id_V_ce0;
    end else begin
        g_event_queue_heap_sender_id_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        g_event_queue_heap_sender_id_V_d0 = temp_sender_id_V_reg_770;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        g_event_queue_heap_sender_id_V_d0 = temp_sender_id_V_1_reg_871;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        g_event_queue_heap_sender_id_V_d0 = g_event_queue_heap_sender_id_V_q0;
    end else if (((1'b1 == ap_CS_fsm_state1) & (icmp_ln1077_fu_532_p2 == 1'd1) & (trunc_ln20_fu_500_p1 == 1'd1))) begin
        g_event_queue_heap_sender_id_V_d0 = {{input_r_in_sig[112:97]}};
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        g_event_queue_heap_sender_id_V_d0 = grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_sender_id_V_d0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        g_event_queue_heap_sender_id_V_d0 = grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_sender_id_V_d0;
    end else begin
        g_event_queue_heap_sender_id_V_d0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state3) | (~((input_r_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln1077_fu_532_p2 == 1'd1) & (trunc_ln20_fu_500_p1 == 1'd1)) | ((1'b1 == ap_CS_fsm_state6) & (icmp_ln1081_reg_821 == 1'd0) & (icmp_ln1065_reg_747 == 1'd0) & (trunc_ln20_reg_733 == 1'd0)))) begin
        g_event_queue_heap_sender_id_V_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        g_event_queue_heap_sender_id_V_we0 = grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_g_event_queue_heap_sender_id_V_we0;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        g_event_queue_heap_sender_id_V_we0 = grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_g_event_queue_heap_sender_id_V_we0;
    end else begin
        g_event_queue_heap_sender_id_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((input_r_ap_vld == 1'b1)) begin
        input_r_ap_vld_in_sig = input_r_ap_vld;
    end else begin
        input_r_ap_vld_in_sig = input_r_ap_vld_preg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        input_r_blk_n = input_r_ap_vld;
    end else begin
        input_r_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((input_r_ap_vld == 1'b1)) begin
        input_r_in_sig = input_r;
    end else begin
        input_r_in_sig = input_r_preg;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state6) & (trunc_ln20_reg_733 == 1'd0))) begin
        output_event_ap_vld = 1'b1;
    end else begin
        output_event_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        success_ap_vld = 1'b1;
    end else begin
        success_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((input_r_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln1077_fu_532_p2 == 1'd1) & (trunc_ln20_fu_500_p1 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else if ((~((input_r_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1) & (((icmp_ln1077_fu_532_p2 == 1'd0) & (trunc_ln20_fu_500_p1 == 1'd1)) | ((icmp_ln1065_fu_516_p2 == 1'd1) & (trunc_ln20_fu_500_p1 == 1'd0))))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else if ((~((input_r_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0)) & (1'b1 == ap_CS_fsm_state1) & (icmp_ln1065_fu_516_p2 == 1'd0) & (trunc_ln20_fu_500_p1 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (icmp_ln1081_fu_639_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_state5;
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_ap_done == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln886_fu_612_p2 = (trunc_ln20_2_fu_512_p1 + 8'd1);

assign add_ln887_fu_628_p2 = ($signed(index_V_reg_737) + $signed(16'd65535));

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state1 = ((input_r_ap_vld_in_sig == 1'b0) | (ap_start == 1'b0));
end

assign grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_ap_start = grp_event_queue_kernel_Pipeline_VITIS_LOOP_33_1_fu_480_ap_start_reg;

assign grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_ap_start = grp_event_queue_kernel_Pipeline_VITIS_LOOP_49_1_fu_460_ap_start_reg;

assign icmp_ln1065_fu_516_p2 = ((g_event_queue_size_V == 16'd0) ? 1'b1 : 1'b0);

assign icmp_ln1069_fu_685_p2 = ((ap_phi_mux_ref_tmp_1_0_phi_fu_393_p4 != 32'd2147483647) ? 1'b1 : 1'b0);

assign icmp_ln1077_fu_532_p2 = ((tmp_fu_522_p4 == 9'd0) ? 1'b1 : 1'b0);

assign icmp_ln1081_fu_639_p2 = ((add_ln887_fu_628_p2 == 16'd0) ? 1'b1 : 1'b0);

assign index_V_6_fu_698_p3 = ((targetBlock_reg_886[0:0] == 1'b1) ? index_V_1_loc_fu_120 : index_V_4_loc_fu_116);

assign output_event = {{{{{{ap_phi_mux_ref_tmp_5_0_phi_fu_437_p4}, {ap_phi_mux_ref_tmp_4_0_phi_fu_426_p4}}, {ap_phi_mux_ref_tmp_3_0_phi_fu_415_p4}}, {ap_phi_mux_ref_tmp_2_0_phi_fu_404_p4}}, {ap_phi_mux_ref_tmp_1_0_phi_fu_393_p4}}, {ap_phi_mux_ref_tmp_0_0_phi_fu_382_p4}};

assign success = ap_phi_mux_storemerge_phi_fu_449_p6;

assign tmp_fu_522_p4 = {{g_event_queue_size_V[15:7]}};

assign trunc_ln20_1_fu_508_p1 = g_event_queue_size_V[6:0];

assign trunc_ln20_2_fu_512_p1 = g_event_queue_size_V[7:0];

assign trunc_ln20_fu_500_p1 = input_r_in_sig[0:0];

assign zext_ln587_1_fu_645_p1 = add_ln887_fu_628_p2;

assign zext_ln587_4_fu_705_p1 = index_V_6_fu_698_p3;

assign zext_ln587_5_fu_658_p1 = index_V_2_loc_fu_112;

assign zext_ln587_fu_538_p1 = g_event_queue_size_V;

assign zext_ln886_fu_618_p1 = add_ln886_fu_612_p2;

endmodule //event_queue_kernel
