
=== Running: Checking FPGA compatibility ===

=== Running: Checking dependencies ===

=== Running: Checking synthesize license ===

=== Running: Custom Functions Integration ===

=== Running: Top Entity Generation ===

=== Running: local_synth (control) ===
WARNING: Default location for XILINX_VIVADO_HLS not found: 


****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/control/_/synth.tcl -notrace

INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/control/_'

INFO: [Project 1-313] Project file moved from 'Z:/Software_Local/dev1_Qt5/LastVersionx86/config/tool' since last save.

Scanning sources...

Finished scanning sources

Command: synth_design -mode out_of_context -flatten_hierarchy rebuilt -top control -part xc7k160tffg676-2

Starting synth_design

Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'

INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'

---------------------------------------------------------------------------------

Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 249.832 ; gain = 69.215

---------------------------------------------------------------------------------

INFO: [Synth 8-638] synthesizing module 'control' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/control/_/control.vhd:41]

	Parameter reg_number bound to: 19 - type: integer 

INFO: [Synth 8-3491] module 'Reg_xN' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/SignadyneLibraryVHDL/Reg_xN.vhd:36' bound to instance 'Reg_xN_0' of component 'Reg_xN' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/control/_/control.vhd:103]

INFO: [Synth 8-638] synthesizing module 'Reg_xN' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/SignadyneLibraryVHDL/Reg_xN.vhd:53]
	Parameter reg_number bound to: 19 - type: integer 

INFO: [Synth 8-256] done synthesizing module 'Reg_xN' (1#1) [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/SignadyneLibraryVHDL/Reg_xN.vhd:53]

	Parameter data_size bound to: 1 - type: integer 

INFO: [Synth 8-3491] module 'logic_AND' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/SignadyneLibraryVHDL/AND.vhd:4' bound to instance 'logic_AND_0' of component 'logic_AND' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/control/_/control.vhd:136]
INFO: [Synth 8-638] synthesizing module 'logic_AND' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/SignadyneLibraryVHDL/AND.vhd:14]

	Parameter data_size bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'logic_AND' (2#1) [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/SignadyneLibraryVHDL/AND.vhd:14]
	Parameter bus_in_width bound to: 32 - type: integer 
	Parameter offset_lower_bit bound to: 0 - type: integer 
	Parameter bus_out_width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Slice' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/SignadyneLibraryVHDL/Slice.vhd:32' bound to instance 'Slice_0' of component 'Slice' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/control/_/control.vhd:146]
INFO: [Synth 8-638] synthesizing module 'Slice' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/SignadyneLibraryVHDL/Slice.vhd:46]
	Parameter bus_in_width bound to: 32 - type: integer 
	Parameter offset_lower_bit bound to: 0 - type: integer 
	Parameter bus_out_width bound to: 16 - type: integer 

INFO: [Synth 8-256] done synthesizing module 'Slice' (3#1) [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/SignadyneLibraryVHDL/Slice.vhd:46]
	Parameter bus_in_width bound to: 32 - type: integer 
	Parameter offset_lower_bit bound to: 0 - type: integer 
	Parameter bus_out_width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Slice' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/SignadyneLibraryVHDL/Slice.vhd:32' bound to instance 'Slice_1' of component 'Slice' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/control/_/control.vhd:157]
	Parameter bus_in_width bound to: 32 - type: integer 
	Parameter offset_lower_bit bound to: 0 - type: integer 
	Parameter bus_out_width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Slice' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/SignadyneLibraryVHDL/Slice.vhd:32' bound to instance 'Slice_2' of component 'Slice' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/control/_/control.vhd:168]
	Parameter bus_in_width bound to: 32 - type: integer 
	Parameter offset_lower_bit bound to: 0 - type: integer 
	Parameter bus_out_width bound to: 1 - type: integer 

INFO: [Synth 8-3491] module 'Slice' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/SignadyneLibraryVHDL/Slice.vhd:32' bound to instance 'Slice_3' of component 'Slice' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/control/_/control.vhd:179]
INFO: [Synth 8-638] synthesizing module 'Slice__parameterized3' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/SignadyneLibraryVHDL/Slice.vhd:46]
	Parameter bus_in_width bound to: 32 - type: integer 
	Parameter offset_lower_bit bound to: 0 - type: integer 
	Parameter bus_out_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Slice__parameterized3' (3#1) [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/SignadyneLibraryVHDL/Slice.vhd:46]
	Parameter bus_in_width bound to: 32 - type: integer 
	Parameter offset_lower_bit bound to: 0 - type: integer 
	Parameter bus_out_width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Slice' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/SignadyneLibraryVHDL/Slice.vhd:32' bound to instance 'Slice_4' of component 'Slice' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/control/_/control.vhd:190]
	Parameter bus_in_width bound to: 32 - type: integer 
	Parameter offset_lower_bit bound to: 0 - type: integer 
	Parameter bus_out_width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Slice' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/SignadyneLibraryVHDL/Slice.vhd:32' bound to instance 'Slice_5' of component 'Slice' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/control/_/control.vhd:201]
	Parameter bus_in_width bound to: 32 - type: integer 
	Parameter offset_lower_bit bound to: 0 - type: integer 
	Parameter bus_out_width bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'Slice' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/SignadyneLibraryVHDL/Slice.vhd:32' bound to instance 'Slice_6' of component 'Slice' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/control/_/control.vhd:212]
INFO: [Synth 8-638] synthesizing module 'Slice__parameterized7' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/SignadyneLibraryVHDL/Slice.vhd:46]
	Parameter bus_in_width bound to: 32 - type: integer 
	Parameter offset_lower_bit bound to: 0 - type: integer 
	Parameter bus_out_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Slice__parameterized7' (3#1) [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/SignadyneLibraryVHDL/Slice.vhd:46]
	Parameter bus_in_width bound to: 32 - type: integer 
	Parameter offset_lower_bit bound to: 0 - type: integer 
	Parameter bus_out_width bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'Slice' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/SignadyneLibraryVHDL/Slice.vhd:32' bound to instance 'Slice_7' of component 'Slice' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/control/_/control.vhd:223]
	Parameter data_size bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'logic_AND' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/SignadyneLibraryVHDL/AND.vhd:4' bound to instance 'logic_AND_1' of component 'logic_AND' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/control/_/control.vhd:234]
	Parameter bus_in_width bound to: 32 - type: integer 
	Parameter offset_lower_bit bound to: 0 - type: integer 
	Parameter bus_out_width bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'Slice' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/SignadyneLibraryVHDL/Slice.vhd:32' bound to instance 'Slice_8' of component 'Slice' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/control/_/control.vhd:244]
INFO: [Synth 8-638] synthesizing module 'Slice__parameterized10' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/SignadyneLibraryVHDL/Slice.vhd:46]
	Parameter bus_in_width bound to: 32 - type: integer 
	Parameter offset_lower_bit bound to: 0 - type: integer 
	Parameter bus_out_width bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'Slice__parameterized10' (3#1) [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/SignadyneLibraryVHDL/Slice.vhd:46]

INFO: [Synth 8-256] done synthesizing module 'control' (4#1) [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/control/_/control.vhd:41]

---------------------------------------------------------------------------------

Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 284.227 ; gain = 103.609

---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 284.227 ; gain = 103.609

---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tffg676-2

---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 284.227 ; gain = 103.609
---------------------------------------------------------------------------------

INFO: [Device 21-403] Loading part xc7k160tffg676-2

---------------------------------------------------------------------------------

Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 300.625 ; gain = 120.008

---------------------------------------------------------------------------------


Report RTL Partitions: 

+-+--------------+------------+----------+

| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 20    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 20    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 

---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Reg_xN 
Detailed RTL Component Info : 

+---Registers : 
	               32 Bit    Registers := 20    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 20    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------

Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)

---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------

Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 438.223 ; gain = 257.605

---------------------------------------------------------------------------------

Start Cross Boundary Optimization
---------------------------------------------------------------------------------

WARNING: [Synth 8-3331] design control has unconnected port mem_address[9]

WARNING: [Synth 8-3331] design control has unconnected port mem_address[8]

WARNING: [Synth 8-3331] design control has unconnected port mem_address[7]
WARNING: [Synth 8-3331] design control has unconnected port mem_address[6]
WARNING: [Synth 8-3331] design control has unconnected port mem_address[5]

---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 439.500 ; gain = 258.883
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 439.500 ; gain = 258.883

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.

---------------------------------------------------------------------------------

Start Area Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Finished Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 462.160 ; gain = 281.543
---------------------------------------------------------------------------------

Finished Parallel Area Optimization  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 462.160 ; gain = 281.543

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 462.160 ; gain = 281.543
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------

No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 462.160 ; gain = 281.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 462.160 ; gain = 281.543

---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Finished Final Netlist Cleanup
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 462.160 ; gain = 281.543

---------------------------------------------------------------------------------


Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 462.160 ; gain = 281.543
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |

+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 462.160 ; gain = 281.543
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 462.160 ; gain = 281.543
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 462.160 ; gain = 281.543
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Start Writing Synthesis Report
---------------------------------------------------------------------------------


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+------+------+
|      |Cell  |Count |
+------+------+------+
|1     |LUT2  |     4|
|2     |LUT3  |     1|
|3     |LUT6  |   180|
|4     |MUXF7 |    64|
|5     |MUXF8 |    32|
|6     |FDRE  |   640|
+------+------+------+


Report Instance Areas: 
+------+-----------+-------+------+
|      |Instance   |Module |Cells |
+------+-----------+-------+------+
|1     |top        |       |   921|
|2     |  Reg_xN_0 |Reg_xN |   921|
+------+-----------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 462.160 ; gain = 281.543
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 5 warnings.

Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 462.160 ; gain = 265.590

Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 462.160 ; gain = 281.543

INFO: [Project 1-571] Translating synthesized netlist

INFO: [Project 1-570] Preparing netlist for logic optimization

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.


INFO: [Common 17-83] Releasing license: Synthesis

35 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.

synth_design completed successfully
synth_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 519.488 ; gain = 322.926

INFO: [Timing 38-35] Done setting XDC timing constraints.

write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 984.605 ; gain = 465.117

INFO: [Common 17-206] Exiting Vivado at Mon Feb 13 14:38:27 2017...


=== Running: Top Entity Generation ===

=== Running: local_synth (substractor) ===
WARNING: Default location for XILINX_VIVADO_HLS not found: 


****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/substractor/_/synth.tcl -notrace

INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/substractor/_'

INFO: [Project 1-313] Project file moved from 'Z:/Software_Local/dev1_Qt5/LastVersionx86/config/tool' since last save.

Scanning sources...

Finished scanning sources

Command: synth_design -mode out_of_context -flatten_hierarchy rebuilt -top substractor -part xc7k160tffg676-2

Starting synth_design

Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'

INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'

---------------------------------------------------------------------------------

Starting Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 249.352 ; gain = 68.406

---------------------------------------------------------------------------------

INFO: [Synth 8-638] synthesizing module 'substractor' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/substractor/_/substractor.vhd:24]

	Parameter bus_width bound to: 32 - type: integer 

INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/SignadyneLibraryVHDL/Reg.vhd:32' bound to instance 'Reg_0' of component 'Reg' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/substractor/_/substractor.vhd:92]

INFO: [Synth 8-638] synthesizing module 'Reg' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/SignadyneLibraryVHDL/Reg.vhd:46]

	Parameter bus_width bound to: 32 - type: integer 

INFO: [Synth 8-256] done synthesizing module 'Reg' (1#1) [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/SignadyneLibraryVHDL/Reg.vhd:46]

	Parameter bus_width bound to: 32 - type: integer 

INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/SignadyneLibraryVHDL/Reg.vhd:32' bound to instance 'Reg_1' of component 'Reg' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/substractor/_/substractor.vhd:105]
	Parameter input_length bound to: 16 - type: integer 

	Parameter output_length bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'Sign_extension' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/SignadyneLibraryVHDL/sign_extension.vhd:4' bound to instance 'Sign_Extension_0' of component 'Sign_Extension' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/substractor/_/substractor.vhd:118]
INFO: [Synth 8-638] synthesizing module 'Sign_extension' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/SignadyneLibraryVHDL/sign_extension.vhd:14]

	Parameter input_length bound to: 16 - type: integer 
	Parameter output_length bound to: 32 - type: integer 

INFO: [Synth 8-256] done synthesizing module 'Sign_extension' (2#1) [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/SignadyneLibraryVHDL/sign_extension.vhd:14]
	Parameter input_length bound to: 16 - type: integer 
	Parameter output_length bound to: 32 - type: integer 

INFO: [Synth 8-3491] module 'Sign_extension' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/SignadyneLibraryVHDL/sign_extension.vhd:4' bound to instance 'Sign_Extension_1' of component 'Sign_Extension' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/substractor/_/substractor.vhd:128]
	Parameter input_width bound to: 16 - type: integer 
	Parameter full_prec bound to: 1 - type: integer 
	Parameter latch_input bound to: 0 - type: bool 
	Parameter substract bound to: 1 - type: bool 
INFO: [Synth 8-3491] module 'Adder' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/SignadyneLibraryVHDL/Adder.vhd:33' bound to instance 'Adder_0' of component 'Adder' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/substractor/_/substractor.vhd:138]
INFO: [Synth 8-638] synthesizing module 'Adder' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/SignadyneLibraryVHDL/Adder.vhd:51]
	Parameter input_width bound to: 16 - type: integer 
	Parameter full_prec bound to: 1 - type: integer 
	Parameter latch_input bound to: 0 - type: bool 
	Parameter substract bound to: 1 - type: bool 

INFO: [Synth 8-256] done synthesizing module 'Adder' (3#1) [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/SignadyneLibraryVHDL/Adder.vhd:51]

	Parameter bus_in_width bound to: 17 - type: integer 

	Parameter offset_lower_bit bound to: 0 - type: integer 
	Parameter bus_out_width bound to: 16 - type: integer 

INFO: [Synth 8-3491] module 'Slice' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/SignadyneLibraryVHDL/Slice.vhd:32' bound to instance 'Slice_0' of component 'Slice' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/substractor/_/substractor.vhd:153]
INFO: [Synth 8-638] synthesizing module 'Slice' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/SignadyneLibraryVHDL/Slice.vhd:46]
	Parameter bus_in_width bound to: 17 - type: integer 
	Parameter offset_lower_bit bound to: 0 - type: integer 
	Parameter bus_out_width bound to: 16 - type: integer 

INFO: [Synth 8-256] done synthesizing module 'Slice' (4#1) [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/SignadyneLibraryVHDL/Slice.vhd:46]

INFO: [Synth 8-256] done synthesizing module 'substractor' (5#1) [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/substractor/_/substractor.vhd:24]

---------------------------------------------------------------------------------

Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 284.590 ; gain = 103.645

---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 284.590 ; gain = 103.645

---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tffg676-2
---------------------------------------------------------------------------------

Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 284.590 ; gain = 103.645
---------------------------------------------------------------------------------

INFO: [Device 21-403] Loading part xc7k160tffg676-2

---------------------------------------------------------------------------------

Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 291.875 ; gain = 110.930

---------------------------------------------------------------------------------


Report RTL Partitions: 

+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |

+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------

Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	               17 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Reg 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module Adder 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     17 Bit       Adders := 1     
+---Registers : 
	               17 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------

Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)

---------------------------------------------------------------------------------

Finished Part Resource Summary
---------------------------------------------------------------------------------

Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 437.648 ; gain = 256.703

---------------------------------------------------------------------------------

Start Cross Boundary Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Finished Cross Boundary Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 438.930 ; gain = 257.984
---------------------------------------------------------------------------------

Finished Parallel Reinference  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 438.930 ; gain = 257.984

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

No constraint files found.
WARNING: [Synth 8-3332] Sequential element (\Reg_0/Dout_reg[31] ) is unused and will be removed from module substractor.
WARNING: [Synth 8-3332] Sequential element (\Reg_0/Dout_reg[30] ) is unused and will be removed from module substractor.
WARNING: [Synth 8-3332] Sequential element (\Reg_0/Dout_reg[29] ) is unused and will be removed from module substractor.
WARNING: [Synth 8-3332] Sequential element (\Reg_0/Dout_reg[28] ) is unused and will be removed from module substractor.
WARNING: [Synth 8-3332] Sequential element (\Reg_0/Dout_reg[27] ) is unused and will be removed from module substractor.

WARNING: [Synth 8-3332] Sequential element (\Reg_0/Dout_reg[26] ) is unused and will be removed from module substractor.
WARNING: [Synth 8-3332] Sequential element (\Reg_0/Dout_reg[25] ) is unused and will be removed from module substractor.
WARNING: [Synth 8-3332] Sequential element (\Reg_0/Dout_reg[24] ) is unused and will be removed from module substractor.
WARNING: [Synth 8-3332] Sequential element (\Reg_0/Dout_reg[23] ) is unused and will be removed from module substractor.
WARNING: [Synth 8-3332] Sequential element (\Reg_0/Dout_reg[22] ) is unused and will be removed from module substractor.
WARNING: [Synth 8-3332] Sequential element (\Reg_0/Dout_reg[21] ) is unused and will be removed from module substractor.
WARNING: [Synth 8-3332] Sequential element (\Reg_0/Dout_reg[20] ) is unused and will be removed from module substractor.
WARNING: [Synth 8-3332] Sequential element (\Reg_0/Dout_reg[19] ) is unused and will be removed from module substractor.
WARNING: [Synth 8-3332] Sequential element (\Reg_0/Dout_reg[18] ) is unused and will be removed from module substractor.
WARNING: [Synth 8-3332] Sequential element (\Reg_0/Dout_reg[17] ) is unused and will be removed from module substractor.
WARNING: [Synth 8-3332] Sequential element (\Reg_0/Dout_reg[16] ) is unused and will be removed from module substractor.
WARNING: [Synth 8-3332] Sequential element (\Reg_1/Dout_reg[31] ) is unused and will be removed from module substractor.
WARNING: [Synth 8-3332] Sequential element (\Reg_1/Dout_reg[30] ) is unused and will be removed from module substractor.
WARNING: [Synth 8-3332] Sequential element (\Reg_1/Dout_reg[29] ) is unused and will be removed from module substractor.
WARNING: [Synth 8-3332] Sequential element (\Reg_1/Dout_reg[28] ) is unused and will be removed from module substractor.
WARNING: [Synth 8-3332] Sequential element (\Reg_1/Dout_reg[27] ) is unused and will be removed from module substractor.
WARNING: [Synth 8-3332] Sequential element (\Reg_1/Dout_reg[26] ) is unused and will be removed from module substractor.
WARNING: [Synth 8-3332] Sequential element (\Reg_1/Dout_reg[25] ) is unused and will be removed from module substractor.
WARNING: [Synth 8-3332] Sequential element (\Reg_1/Dout_reg[24] ) is unused and will be removed from module substractor.
WARNING: [Synth 8-3332] Sequential element (\Reg_1/Dout_reg[23] ) is unused and will be removed from module substractor.
WARNING: [Synth 8-3332] Sequential element (\Reg_1/Dout_reg[22] ) is unused and will be removed from module substractor.
WARNING: [Synth 8-3332] Sequential element (\Reg_1/Dout_reg[21] ) is unused and will be removed from module substractor.
WARNING: [Synth 8-3332] Sequential element (\Reg_1/Dout_reg[20] ) is unused and will be removed from module substractor.
WARNING: [Synth 8-3332] Sequential element (\Reg_1/Dout_reg[19] ) is unused and will be removed from module substractor.
WARNING: [Synth 8-3332] Sequential element (\Reg_1/Dout_reg[18] ) is unused and will be removed from module substractor.
WARNING: [Synth 8-3332] Sequential element (\Reg_1/Dout_reg[17] ) is unused and will be removed from module substractor.
WARNING: [Synth 8-3332] Sequential element (\Reg_1/Dout_reg[16] ) is unused and will be removed from module substractor.
WARNING: [Synth 8-3332] Sequential element (\Adder_0/Dout_reg[16] ) is unused and will be removed from module substractor.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Finished Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 446.895 ; gain = 265.949

---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 446.895 ; gain = 265.949

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 446.895 ; gain = 265.949
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------

No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 446.895 ; gain = 265.949
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 456.602 ; gain = 275.656

---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Start Final Netlist Cleanup
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Finished Final Netlist Cleanup

---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 456.602 ; gain = 275.656

---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+

|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 456.602 ; gain = 275.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------

Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 456.602 ; gain = 275.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 456.602 ; gain = 275.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 456.602 ; gain = 275.656
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Start Writing Synthesis Report

---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+

|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |     4|
|2     |LUT2   |    16|
|3     |FDCE   |    48|
+------+-------+------+

Report Instance Areas: 
+------+----------+-------+------+
|      |Instance  |Module |Cells |
+------+----------+-------+------+
|1     |top       |       |    68|
|2     |  Adder_0 |Adder  |    16|
|3     |  Reg_0   |Reg    |    36|
|4     |  Reg_1   |Reg_0  |    16|
+------+----------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 456.602 ; gain = 275.656
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 33 warnings.

Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 456.602 ; gain = 260.215

Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 456.602 ; gain = 275.656
INFO: [Project 1-571] Translating synthesized netlist

INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement

INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds

INFO: [Project 1-570] Preparing netlist for logic optimization

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.


INFO: [Common 17-83] Releasing license: Synthesis

27 Infos, 33 Warnings, 0 Critical Warnings and 0 Errors encountered.

synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 516.125 ; gain = 319.746

INFO: [Timing 38-35] Done setting XDC timing constraints.

write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 963.004 ; gain = 446.879

INFO: [Common 17-206] Exiting Vivado at Mon Feb 13 14:38:57 2017...


=== Running: local_synth (atan_phase_detector_x5) ===
WARNING: Default location for XILINX_VIVADO_HLS not found: 


****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/synth.tcl -notrace

INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/User/Downloads/S800Demo_Dig500AWG_FW12000/S800Demo_Dig500AWG_FW12000/FPGAflow/Vivado_projects/atan_phase_detector_x5'

Scanning sources...

Finished scanning sources

INFO: [IP_Flow 19-234] Refreshing IP repositories

INFO: [IP_Flow 19-1704] No user IP repositories specified

INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.2/data/ip'.

INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5'

[Mon Feb 13 14:39:04 2017] Launched synth_1...

Run output will be captured here: C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/synth_1/runme.log

[Mon Feb 13 14:39:04 2017] Waiting for synth_1 to finish...



*** Running vivado

    with args -log atan_phase_detector_x5.vds -m64 -mode batch -messageDb vivado.pb -notrace -source atan_phase_detector_x5.tcl

WARNING: Default location for XILINX_VIVADO_HLS not found: 

****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source atan_phase_detector_x5.tcl -notrace
Command: synth_design -top atan_phase_detector_x5 -part xc7k160tffg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'

---------------------------------------------------------------------------------

Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 249.055 ; gain = 67.988
---------------------------------------------------------------------------------

WARNING: [Synth 8-1565] actual for formal port b is neither a static name nor a globally static expression [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/avg_filter_x5.vhd:178]
WARNING: [Synth 8-1565] actual for formal port s_axis_cartesian_tvalid is neither a static name nor a globally static expression [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/atan_phase_detector_x5.vhd:242]
WARNING: [Synth 8-1565] actual for formal port s_axis_cartesian_tdata is neither a static name nor a globally static expression [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/atan_phase_detector_x5.vhd:243]
INFO: [Synth 8-638] synthesizing module 'atan_phase_detector_x5' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/atan_phase_detector_x5.vhd:69]
WARNING: [Synth 8-614] signal 'data_valid' is read in the process but is not in the sensitivity list [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/atan_phase_detector_x5.vhd:162]
WARNING: [Synth 8-614] signal 'DataIn_sdi_dataStreamFCx5_S_valid' is read in the process but is not in the sensitivity list [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/atan_phase_detector_x5.vhd:162]
INFO: [Synth 8-3491] module 'DSP_ref' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/synth_1/.Xil/Vivado-7444-Dell-T5810-Andy/realtime/DSP_ref_stub.vhdl:5' bound to instance 'sin_mult' of component 'DSP_ref' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/atan_phase_detector_x5.vhd:180]
INFO: [Synth 8-638] synthesizing module 'DSP_ref' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/synth_1/.Xil/Vivado-7444-Dell-T5810-Andy/realtime/DSP_ref_stub.vhdl:15]
INFO: [Synth 8-3491] module 'DSP_ref' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/synth_1/.Xil/Vivado-7444-Dell-T5810-Andy/realtime/DSP_ref_stub.vhdl:5' bound to instance 'cos_mult' of component 'DSP_ref' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/atan_phase_detector_x5.vhd:186]
INFO: [Synth 8-3491] module 'DSP_ref' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/synth_1/.Xil/Vivado-7444-Dell-T5810-Andy/realtime/DSP_ref_stub.vhdl:5' bound to instance 'sin_mult' of component 'DSP_ref' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/atan_phase_detector_x5.vhd:180]
INFO: [Synth 8-3491] module 'DSP_ref' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/synth_1/.Xil/Vivado-7444-Dell-T5810-Andy/realtime/DSP_ref_stub.vhdl:5' bound to instance 'cos_mult' of component 'DSP_ref' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/atan_phase_detector_x5.vhd:186]
INFO: [Synth 8-3491] module 'DSP_ref' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/synth_1/.Xil/Vivado-7444-Dell-T5810-Andy/realtime/DSP_ref_stub.vhdl:5' bound to instance 'sin_mult' of component 'DSP_ref' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/atan_phase_detector_x5.vhd:180]
INFO: [Synth 8-3491] module 'DSP_ref' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/synth_1/.Xil/Vivado-7444-Dell-T5810-Andy/realtime/DSP_ref_stub.vhdl:5' bound to instance 'cos_mult' of component 'DSP_ref' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/atan_phase_detector_x5.vhd:186]
INFO: [Synth 8-3491] module 'DSP_ref' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/synth_1/.Xil/Vivado-7444-Dell-T5810-Andy/realtime/DSP_ref_stub.vhdl:5' bound to instance 'sin_mult' of component 'DSP_ref' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/atan_phase_detector_x5.vhd:180]
INFO: [Synth 8-3491] module 'DSP_ref' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/synth_1/.Xil/Vivado-7444-Dell-T5810-Andy/realtime/DSP_ref_stub.vhdl:5' bound to instance 'cos_mult' of component 'DSP_ref' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/atan_phase_detector_x5.vhd:186]
INFO: [Synth 8-3491] module 'DSP_ref' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/synth_1/.Xil/Vivado-7444-Dell-T5810-Andy/realtime/DSP_ref_stub.vhdl:5' bound to instance 'sin_mult' of component 'DSP_ref' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/atan_phase_detector_x5.vhd:180]
INFO: [Synth 8-3491] module 'DSP_ref' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/synth_1/.Xil/Vivado-7444-Dell-T5810-Andy/realtime/DSP_ref_stub.vhdl:5' bound to instance 'cos_mult' of component 'DSP_ref' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/atan_phase_detector_x5.vhd:186]
INFO: [Synth 8-3491] module 'avg_filter_x5' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/avg_filter_x5.vhd:40' bound to instance 'I_filter' of component 'avg_filter_x5' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/atan_phase_detector_x5.vhd:203]
INFO: [Synth 8-638] synthesizing module 'avg_filter_x5' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/avg_filter_x5.vhd:53]
INFO: [Synth 8-3491] module 'mult_32_16' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/synth_1/.Xil/Vivado-7444-Dell-T5810-Andy/realtime/mult_32_16_stub.vhdl:5' bound to instance 'shift_dsp' of component 'mult_32_16' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/avg_filter_x5.vhd:150]
INFO: [Synth 8-638] synthesizing module 'mult_32_16' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/synth_1/.Xil/Vivado-7444-Dell-T5810-Andy/realtime/mult_32_16_stub.vhdl:15]
INFO: [Synth 8-3491] module 'DSP_Coeff' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/synth_1/.Xil/Vivado-7444-Dell-T5810-Andy/realtime/DSP_Coeff_stub.vhdl:5' bound to instance 'coeff_dsp' of component 'DSP_Coeff' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/avg_filter_x5.vhd:174]
INFO: [Synth 8-638] synthesizing module 'DSP_Coeff' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/synth_1/.Xil/Vivado-7444-Dell-T5810-Andy/realtime/DSP_Coeff_stub.vhdl:15]
WARNING: [Synth 8-614] signal 'valid_shift' is read in the process but is not in the sensitivity list [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/avg_filter_x5.vhd:189]
WARNING: [Synth 8-614] signal 'mult_out' is read in the process but is not in the sensitivity list [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/avg_filter_x5.vhd:189]
WARNING: [Synth 8-3936] Found unconnected internal register 'valid_shift_reg' and it is trimmed from '7' to '6' bits. [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/avg_filter_x5.vhd:185]
WARNING: [Synth 8-3936] Found unconnected internal register 'acc_shifted_valid_reg' and it is trimmed from '7' to '6' bits. [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/avg_filter_x5.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'avg_filter_x5' (1#1) [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/avg_filter_x5.vhd:53]
INFO: [Synth 8-3491] module 'avg_filter_x5' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/avg_filter_x5.vhd:40' bound to instance 'Q_filter' of component 'avg_filter_x5' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/atan_phase_detector_x5.vhd:214]
INFO: [Synth 8-3491] module 'cordic_translate' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/synth_1/.Xil/Vivado-7444-Dell-T5810-Andy/realtime/cordic_translate_stub.vhdl:5' bound to instance 'cordic_trans' of component 'cordic_translate' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/atan_phase_detector_x5.vhd:239]
INFO: [Synth 8-638] synthesizing module 'cordic_translate' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/synth_1/.Xil/Vivado-7444-Dell-T5810-Andy/realtime/cordic_translate_stub.vhdl:16]
WARNING: [Synth 8-3936] Found unconnected internal register 'data_valid_reg' and it is trimmed from '3' to '2' bits. [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/atan_phase_detector_x5.vhd:164]
INFO: [Synth 8-256] done synthesizing module 'atan_phase_detector_x5' (2#1) [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/atan_phase_detector_x5.vhd:69]
WARNING: [Synth 8-3331] design atan_phase_detector_x5 has unconnected port rst
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 283.184 ; gain = 102.117
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |

+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 283.184 ; gain = 102.117
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k160tffg676-2

INFO: [Project 1-570] Preparing netlist for logic optimization


Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints


INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 595.191 ; gain = 0.000

---------------------------------------------------------------------------------

Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 595.191 ; gain = 414.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information

---------------------------------------------------------------------------------
Loading part: xc7k160tffg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 595.191 ; gain = 414.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 595.191 ; gain = 414.125
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'valid_shift_reg' and it is trimmed from '6' to '5' bits. [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/avg_filter_x5.vhd:185]
WARNING: [Synth 8-3936] Found unconnected internal register 'acc_shifted_valid_reg' and it is trimmed from '6' to '5' bits. [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/avg_filter_x5.vhd:161]
WARNING: [Synth 8-327] inferring latch for variable 'data_out_reg' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/avg_filter_x5.vhd:193]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 595.191 ; gain = 414.125
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     32 Bit       Adders := 2     
	   6 Input     32 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 4     
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                5 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 7     
	   3 Input     16 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module atan_phase_detector_x5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 12    
	   2 Input     16 Bit        Muxes := 1     
Module avg_filter_x5 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     32 Bit       Adders := 1     
	   6 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               25 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics

---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 595.191 ; gain = 414.125
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'valid_shift_reg' and it is trimmed from '5' to '4' bits. [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/avg_filter_x5.vhd:185]
WARNING: [Synth 8-3936] Found unconnected internal register 'acc_shifted_valid_reg' and it is trimmed from '5' to '4' bits. [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/avg_filter_x5.vhd:161]
WARNING: [Synth 8-3331] design atan_phase_detector_x5 has unconnected port rst
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 595.191 ; gain = 414.125
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:13 ; elapsed = 00:00:15 . Memory (MB): peak = 595.191 ; gain = 414.125

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
WARNING: [Synth 8-3332] Sequential element (\I_filter/data_out_reg[39] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/data_out_reg[38] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/data_out_reg[37] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/data_out_reg[36] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/data_out_reg[35] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/data_out_reg[34] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/data_out_reg[33] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/data_out_reg[32] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/data_out_reg[31] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/data_out_reg[30] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/data_out_reg[12] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/data_out_reg[11] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/data_out_reg[10] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/data_out_reg[9] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/data_out_reg[8] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/data_out_reg[7] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/data_out_reg[6] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/data_out_reg[5] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/data_out_reg[4] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/data_out_reg[3] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/data_out_reg[2] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/data_out_reg[1] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/data_out_reg[0] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/coef_mult_in_reg[23] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/coef_mult_in_reg[22] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/coef_mult_in_reg[21] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/coef_mult_in_reg[20] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/coef_mult_in_reg[19] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/coef_mult_in_reg[18] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/coef_mult_in_reg[17] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/coef_mult_in_reg[16] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/data_out_reg[39] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/data_out_reg[38] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/data_out_reg[37] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/data_out_reg[36] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/data_out_reg[35] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/data_out_reg[34] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/data_out_reg[33] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/data_out_reg[32] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/data_out_reg[31] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/data_out_reg[30] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/data_out_reg[12] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/data_out_reg[11] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/data_out_reg[10] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/data_out_reg[9] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/data_out_reg[8] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/data_out_reg[7] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/data_out_reg[6] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/data_out_reg[5] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/data_out_reg[4] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/data_out_reg[3] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/data_out_reg[2] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/data_out_reg[1] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/data_out_reg[0] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/coef_mult_in_reg[23] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/coef_mult_in_reg[22] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/coef_mult_in_reg[21] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/coef_mult_in_reg[20] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/coef_mult_in_reg[19] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/coef_mult_in_reg[18] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/coef_mult_in_reg[17] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/coef_mult_in_reg[16] ) is unused and will be removed from module atan_phase_detector_x5.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 595.191 ; gain = 414.125
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 595.191 ; gain = 414.125

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 595.191 ; gain = 414.125
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Start Applying XDC Timing Constraints

---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 595.191 ; gain = 414.125
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 595.191 ; gain = 414.125
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:29 ; elapsed = 00:00:31 . Memory (MB): peak = 616.723 ; gain = 435.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 616.723 ; gain = 435.656
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+

---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 616.723 ; gain = 435.656
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 616.723 ; gain = 435.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 616.723 ; gain = 435.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 616.723 ; gain = 435.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register:
+-----------------------+-----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name            | RTL Name                          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------------+-----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|atan_phase_detector_x5 | I_filter/acc_shifted_valid_reg[3] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|atan_phase_detector_x5 | I_filter/valid_shift_reg[3]       | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|atan_phase_detector_x5 | Q_filter/acc_shifted_valid_reg[3] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|atan_phase_detector_x5 | Q_filter/valid_shift_reg[3]       | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+-----------------------+-----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |cordic_translate |         1|
|2     |DSP_ref          |        10|
|3     |mult_32_16       |         2|
|4     |DSP_Coeff        |         2|
+------+-----------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |DSP_Coeff_bbox        |     1|
|2     |DSP_Coeff_bbox__1     |     1|
|3     |DSP_ref_bbox          |     1|
|4     |DSP_ref_bbox_0        |     1|
|5     |DSP_ref_bbox_1        |     1|
|6     |DSP_ref_bbox_2        |     1|
|7     |DSP_ref_bbox_3        |     1|
|8     |DSP_ref_bbox_4        |     1|
|9     |DSP_ref_bbox_5        |     1|
|10    |DSP_ref_bbox_6        |     1|
|11    |DSP_ref_bbox_7        |     1|
|12    |DSP_ref_bbox_8        |     1|
|13    |cordic_translate_bbox |     1|
|14    |mult_32_16_bbox       |     1|
|15    |mult_32_16_bbox__1    |     1|

|16    |BUFG                  |     1|
|17    |CARRY4                |    76|
|18    |LUT1                  |    76|
|19    |LUT2                  |    66|
|20    |LUT3                  |   235|
|21    |LUT4                  |    18|
|22    |LUT5                  |   192|
|23    |LUT6                  |   149|
|24    |SRL16E                |     4|
|25    |FDRE                  |   249|
|26    |LD                    |    36|
|27    |IBUF                  |   290|
|28    |OBUF                  |    35|
+------+----------------------+------+

Report Instance Areas: 
+------+-----------+----------------+------+
|      |Instance   |Module          |Cells |
+------+-----------+----------------+------+
|1     |top        |                |  1974|
|2     |  I_filter |avg_filter_x5   |   472|
|3     |  Q_filter |avg_filter_x5_0 |   473|
+------+-----------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 616.723 ; gain = 435.656
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 68 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 616.723 ; gain = 100.086
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 616.723 ; gain = 435.656
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 402 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).

INFO: [Project 1-111] Unisim Transformation Summary:

  A total of 36 instances were transformed.
  LD => LDCE: 36 instances

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 79 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 616.723 ; gain = 413.602
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 616.723 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Feb 13 14:39:41 2017...
[Mon Feb 13 14:39:45 2017] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:40 . Memory (MB): peak = 230.215 ; gain = 1.227

Command: synth_design -mode out_of_context -flatten_hierarchy rebuilt -top atan_phase_detector_x5 -part xc7k160tffg676-2

Starting synth_design

Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'

---------------------------------------------------------------------------------

Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:49 . Memory (MB): peak = 273.160 ; gain = 91.027

---------------------------------------------------------------------------------

WARNING: [Synth 8-1565] actual for formal port b is neither a static name nor a globally static expression [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/avg_filter_x5.vhd:178]

WARNING: [Synth 8-1565] actual for formal port s_axis_cartesian_tvalid is neither a static name nor a globally static expression [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/atan_phase_detector_x5.vhd:242]

WARNING: [Synth 8-1565] actual for formal port s_axis_cartesian_tdata is neither a static name nor a globally static expression [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/atan_phase_detector_x5.vhd:243]
INFO: [Synth 8-638] synthesizing module 'atan_phase_detector_x5' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/atan_phase_detector_x5.vhd:69]
WARNING: [Synth 8-614] signal 'data_valid' is read in the process but is not in the sensitivity list [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/atan_phase_detector_x5.vhd:162]
WARNING: [Synth 8-614] signal 'DataIn_sdi_dataStreamFCx5_S_valid' is read in the process but is not in the sensitivity list [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/atan_phase_detector_x5.vhd:162]
INFO: [Synth 8-3491] module 'DSP_ref' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/.Xil/Vivado-7220-Dell-T5810-Andy/realtime/DSP_ref_stub.vhdl:5' bound to instance 'sin_mult' of component 'DSP_ref' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/atan_phase_detector_x5.vhd:180]
INFO: [Synth 8-638] synthesizing module 'DSP_ref' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/.Xil/Vivado-7220-Dell-T5810-Andy/realtime/DSP_ref_stub.vhdl:15]
INFO: [Synth 8-3491] module 'DSP_ref' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/.Xil/Vivado-7220-Dell-T5810-Andy/realtime/DSP_ref_stub.vhdl:5' bound to instance 'cos_mult' of component 'DSP_ref' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/atan_phase_detector_x5.vhd:186]
INFO: [Synth 8-3491] module 'DSP_ref' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/.Xil/Vivado-7220-Dell-T5810-Andy/realtime/DSP_ref_stub.vhdl:5' bound to instance 'sin_mult' of component 'DSP_ref' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/atan_phase_detector_x5.vhd:180]
INFO: [Synth 8-3491] module 'DSP_ref' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/.Xil/Vivado-7220-Dell-T5810-Andy/realtime/DSP_ref_stub.vhdl:5' bound to instance 'cos_mult' of component 'DSP_ref' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/atan_phase_detector_x5.vhd:186]
INFO: [Synth 8-3491] module 'DSP_ref' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/.Xil/Vivado-7220-Dell-T5810-Andy/realtime/DSP_ref_stub.vhdl:5' bound to instance 'sin_mult' of component 'DSP_ref' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/atan_phase_detector_x5.vhd:180]
INFO: [Synth 8-3491] module 'DSP_ref' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/.Xil/Vivado-7220-Dell-T5810-Andy/realtime/DSP_ref_stub.vhdl:5' bound to instance 'cos_mult' of component 'DSP_ref' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/atan_phase_detector_x5.vhd:186]
INFO: [Synth 8-3491] module 'DSP_ref' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/.Xil/Vivado-7220-Dell-T5810-Andy/realtime/DSP_ref_stub.vhdl:5' bound to instance 'sin_mult' of component 'DSP_ref' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/atan_phase_detector_x5.vhd:180]
INFO: [Synth 8-3491] module 'DSP_ref' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/.Xil/Vivado-7220-Dell-T5810-Andy/realtime/DSP_ref_stub.vhdl:5' bound to instance 'cos_mult' of component 'DSP_ref' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/atan_phase_detector_x5.vhd:186]
INFO: [Synth 8-3491] module 'DSP_ref' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/.Xil/Vivado-7220-Dell-T5810-Andy/realtime/DSP_ref_stub.vhdl:5' bound to instance 'sin_mult' of component 'DSP_ref' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/atan_phase_detector_x5.vhd:180]
INFO: [Synth 8-3491] module 'DSP_ref' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/.Xil/Vivado-7220-Dell-T5810-Andy/realtime/DSP_ref_stub.vhdl:5' bound to instance 'cos_mult' of component 'DSP_ref' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/atan_phase_detector_x5.vhd:186]
INFO: [Synth 8-3491] module 'avg_filter_x5' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/avg_filter_x5.vhd:40' bound to instance 'I_filter' of component 'avg_filter_x5' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/atan_phase_detector_x5.vhd:203]
INFO: [Synth 8-638] synthesizing module 'avg_filter_x5' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/avg_filter_x5.vhd:53]
INFO: [Synth 8-3491] module 'mult_32_16' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/.Xil/Vivado-7220-Dell-T5810-Andy/realtime/mult_32_16_stub.vhdl:5' bound to instance 'shift_dsp' of component 'mult_32_16' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/avg_filter_x5.vhd:150]
INFO: [Synth 8-638] synthesizing module 'mult_32_16' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/.Xil/Vivado-7220-Dell-T5810-Andy/realtime/mult_32_16_stub.vhdl:15]

INFO: [Synth 8-3491] module 'DSP_Coeff' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/.Xil/Vivado-7220-Dell-T5810-Andy/realtime/DSP_Coeff_stub.vhdl:5' bound to instance 'coeff_dsp' of component 'DSP_Coeff' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/avg_filter_x5.vhd:174]
INFO: [Synth 8-638] synthesizing module 'DSP_Coeff' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/.Xil/Vivado-7220-Dell-T5810-Andy/realtime/DSP_Coeff_stub.vhdl:15]
WARNING: [Synth 8-614] signal 'valid_shift' is read in the process but is not in the sensitivity list [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/avg_filter_x5.vhd:189]
WARNING: [Synth 8-614] signal 'mult_out' is read in the process but is not in the sensitivity list [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/avg_filter_x5.vhd:189]
WARNING: [Synth 8-3936] Found unconnected internal register 'valid_shift_reg' and it is trimmed from '7' to '6' bits. [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/avg_filter_x5.vhd:185]
WARNING: [Synth 8-3936] Found unconnected internal register 'acc_shifted_valid_reg' and it is trimmed from '7' to '6' bits. [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/avg_filter_x5.vhd:161]
INFO: [Synth 8-256] done synthesizing module 'avg_filter_x5' (1#1) [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/avg_filter_x5.vhd:53]
INFO: [Synth 8-3491] module 'avg_filter_x5' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/avg_filter_x5.vhd:40' bound to instance 'Q_filter' of component 'avg_filter_x5' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/atan_phase_detector_x5.vhd:214]
INFO: [Synth 8-3491] module 'cordic_translate' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/.Xil/Vivado-7220-Dell-T5810-Andy/realtime/cordic_translate_stub.vhdl:5' bound to instance 'cordic_trans' of component 'cordic_translate' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/atan_phase_detector_x5.vhd:239]
INFO: [Synth 8-638] synthesizing module 'cordic_translate' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/.Xil/Vivado-7220-Dell-T5810-Andy/realtime/cordic_translate_stub.vhdl:16]
WARNING: [Synth 8-3936] Found unconnected internal register 'data_valid_reg' and it is trimmed from '3' to '2' bits. [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/atan_phase_detector_x5.vhd:164]
INFO: [Synth 8-256] done synthesizing module 'atan_phase_detector_x5' (2#1) [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/atan_phase_detector_x5.vhd:69]

WARNING: [Synth 8-3331] design atan_phase_detector_x5 has unconnected port rst

---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:50 . Memory (MB): peak = 307.328 ; gain = 125.195
---------------------------------------------------------------------------------


Report Check Netlist: 

+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |

+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+

---------------------------------------------------------------------------------

Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:50 . Memory (MB): peak = 307.328 ; gain = 125.195

---------------------------------------------------------------------------------

INFO: [Device 21-403] Loading part xc7k160tffg676-2

INFO: [Project 1-570] Preparing netlist for logic optimization


Processing XDC Constraints

Initializing timing engine

Completed Processing XDC Constraints


INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.


Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 619.289 ; gain = 0.000

---------------------------------------------------------------------------------

Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:01:00 . Memory (MB): peak = 619.289 ; gain = 437.156

---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tffg676-2

---------------------------------------------------------------------------------

Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:01:00 . Memory (MB): peak = 619.289 ; gain = 437.156
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:01:00 . Memory (MB): peak = 619.289 ; gain = 437.156

---------------------------------------------------------------------------------

WARNING: [Synth 8-3936] Found unconnected internal register 'valid_shift_reg' and it is trimmed from '6' to '5' bits. [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/avg_filter_x5.vhd:185]

WARNING: [Synth 8-3936] Found unconnected internal register 'acc_shifted_valid_reg' and it is trimmed from '6' to '5' bits. [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/avg_filter_x5.vhd:161]

WARNING: [Synth 8-327] inferring latch for variable 'data_out_reg' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/avg_filter_x5.vhd:193]

---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:01:00 . Memory (MB): peak = 619.289 ; gain = 437.156
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     32 Bit       Adders := 2     
	   6 Input     32 Bit       Adders := 2     
	   2 Input     17 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 4     
	               25 Bit    Registers := 2     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 4     
	                5 Bit    Registers := 4     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input     16 Bit        Muxes := 7     
	   3 Input     16 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module atan_phase_detector_x5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     17 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input     16 Bit        Muxes := 12    
	   2 Input     16 Bit        Muxes := 1     
Module avg_filter_x5 
Detailed RTL Component Info : 
+---Adders : 
	   5 Input     32 Bit       Adders := 1     
	   6 Input     32 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 2     
	               25 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------

Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:18 ; elapsed = 00:01:00 . Memory (MB): peak = 619.289 ; gain = 437.156

---------------------------------------------------------------------------------

Start Cross Boundary Optimization
---------------------------------------------------------------------------------

WARNING: [Synth 8-3936] Found unconnected internal register 'valid_shift_reg' and it is trimmed from '5' to '4' bits. [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/avg_filter_x5.vhd:185]

WARNING: [Synth 8-3936] Found unconnected internal register 'acc_shifted_valid_reg' and it is trimmed from '5' to '4' bits. [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.srcs/sources_1/new/avg_filter_x5.vhd:161]

WARNING: [Synth 8-3331] design atan_phase_detector_x5 has unconnected port rst

---------------------------------------------------------------------------------

Finished Cross Boundary Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:01:01 . Memory (MB): peak = 619.289 ; gain = 437.156
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:19 ; elapsed = 00:01:01 . Memory (MB): peak = 619.289 ; gain = 437.156

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

WARNING: [Synth 8-3332] Sequential element (\I_filter/data_out_reg[39] ) is unused and will be removed from module atan_phase_detector_x5.

WARNING: [Synth 8-3332] Sequential element (\I_filter/data_out_reg[38] ) is unused and will be removed from module atan_phase_detector_x5.

WARNING: [Synth 8-3332] Sequential element (\I_filter/data_out_reg[37] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/data_out_reg[36] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/data_out_reg[35] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/data_out_reg[34] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/data_out_reg[33] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/data_out_reg[32] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/data_out_reg[31] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/data_out_reg[30] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/data_out_reg[12] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/data_out_reg[11] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/data_out_reg[10] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/data_out_reg[9] ) is unused and will be removed from module atan_phase_detector_x5.

WARNING: [Synth 8-3332] Sequential element (\I_filter/data_out_reg[8] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/data_out_reg[7] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/data_out_reg[6] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/data_out_reg[5] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/data_out_reg[4] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/data_out_reg[3] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/data_out_reg[2] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/data_out_reg[1] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/data_out_reg[0] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/coef_mult_in_reg[23] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/coef_mult_in_reg[22] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/coef_mult_in_reg[21] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/coef_mult_in_reg[20] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/coef_mult_in_reg[19] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/coef_mult_in_reg[18] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/coef_mult_in_reg[17] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\I_filter/coef_mult_in_reg[16] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/data_out_reg[39] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/data_out_reg[38] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/data_out_reg[37] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/data_out_reg[36] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/data_out_reg[35] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/data_out_reg[34] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/data_out_reg[33] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/data_out_reg[32] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/data_out_reg[31] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/data_out_reg[30] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/data_out_reg[12] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/data_out_reg[11] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/data_out_reg[10] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/data_out_reg[9] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/data_out_reg[8] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/data_out_reg[7] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/data_out_reg[6] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/data_out_reg[5] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/data_out_reg[4] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/data_out_reg[3] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/data_out_reg[2] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/data_out_reg[1] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/data_out_reg[0] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/coef_mult_in_reg[23] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/coef_mult_in_reg[22] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/coef_mult_in_reg[21] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/coef_mult_in_reg[20] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/coef_mult_in_reg[19] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/coef_mult_in_reg[18] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/coef_mult_in_reg[17] ) is unused and will be removed from module atan_phase_detector_x5.
WARNING: [Synth 8-3332] Sequential element (\Q_filter/coef_mult_in_reg[16] ) is unused and will be removed from module atan_phase_detector_x5.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Finished Area Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:01:03 . Memory (MB): peak = 619.289 ; gain = 437.156

---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:01:03 . Memory (MB): peak = 619.289 ; gain = 437.156

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:20 ; elapsed = 00:01:03 . Memory (MB): peak = 619.289 ; gain = 437.156
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Start Applying XDC Timing Constraints

---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:34 ; elapsed = 00:01:17 . Memory (MB): peak = 619.289 ; gain = 437.156
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Finished Timing Optimization : Time (s): cpu = 00:00:34 ; elapsed = 00:01:17 . Memory (MB): peak = 619.289 ; gain = 437.156

---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Finished Technology Mapping : Time (s): cpu = 00:00:36 ; elapsed = 00:01:19 . Memory (MB): peak = 640.941 ; gain = 458.809

---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Finished Final Netlist Cleanup
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Finished IO Insertion : Time (s): cpu = 00:00:37 ; elapsed = 00:01:19 . Memory (MB): peak = 640.941 ; gain = 458.809

---------------------------------------------------------------------------------


Report Check Netlist: 

+------+------------------+-------+---------+-------+------------------+

|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Finished Renaming Generated Instances : Time (s): cpu = 00:00:37 ; elapsed = 00:01:19 . Memory (MB): peak = 640.941 ; gain = 458.809

---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

---------------------------------------------------------------------------------

Start Rebuilding User Hierarchy

---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:37 ; elapsed = 00:01:19 . Memory (MB): peak = 640.941 ; gain = 458.809

---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:01:19 . Memory (MB): peak = 640.941 ; gain = 458.809
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:37 ; elapsed = 00:01:19 . Memory (MB): peak = 640.941 ; gain = 458.809
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting

---------------------------------------------------------------------------------

Static Shift Register:

+-----------------------+-----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name            | RTL Name                          | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-----------------------+-----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|atan_phase_detector_x5 | I_filter/acc_shifted_valid_reg[3] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|atan_phase_detector_x5 | I_filter/valid_shift_reg[3]       | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|atan_phase_detector_x5 | Q_filter/acc_shifted_valid_reg[3] | 5      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|atan_phase_detector_x5 | Q_filter/valid_shift_reg[3]       | 4      | 1     | NO           | NO                 | YES               | 1      | 0       | 
+-----------------------+-----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------+----------+
|      |BlackBox name    |Instances |
+------+-----------------+----------+
|1     |cordic_translate |         1|
|2     |DSP_ref          |        10|
|3     |mult_32_16       |         2|
|4     |DSP_Coeff        |         2|
+------+-----------------+----------+

Report Cell Usage: 
+------+----------------------+------+
|      |Cell                  |Count |
+------+----------------------+------+
|1     |DSP_Coeff_bbox        |     1|
|2     |DSP_Coeff_bbox__1     |     1|
|3     |DSP_ref_bbox          |     1|
|4     |DSP_ref_bbox_0        |     1|
|5     |DSP_ref_bbox_1        |     1|
|6     |DSP_ref_bbox_2        |     1|
|7     |DSP_ref_bbox_3        |     1|
|8     |DSP_ref_bbox_4        |     1|
|9     |DSP_ref_bbox_5        |     1|
|10    |DSP_ref_bbox_6        |     1|
|11    |DSP_ref_bbox_7        |     1|
|12    |DSP_ref_bbox_8        |     1|
|13    |cordic_translate_bbox |     1|
|14    |mult_32_16_bbox       |     1|
|15    |mult_32_16_bbox__1    |     1|
|16    |CARRY4                |    76|
|17    |LUT1                  |    76|
|18    |LUT2                  |    66|
|19    |LUT3                  |   235|
|20    |LUT4                  |    18|
|21    |LUT5                  |   192|
|22    |LUT6                  |   149|
|23    |SRL16E                |     4|
|24    |FDRE                  |   249|
|25    |LD                    |    36|

+------+----------------------+------+

Report Instance Areas: 
+------+-----------+----------------+------+
|      |Instance   |Module          |Cells |
+------+-----------+----------------+------+
|1     |top        |                |  1648|
|2     |  I_filter |avg_filter_x5   |   472|
|3     |  Q_filter |avg_filter_x5_0 |   473|
+------+-----------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:37 ; elapsed = 00:01:19 . Memory (MB): peak = 640.941 ; gain = 458.809
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 68 warnings.

Synthesis Optimization Runtime : Time (s): cpu = 00:00:22 ; elapsed = 00:00:27 . Memory (MB): peak = 640.941 ; gain = 98.766

Synthesis Optimization Complete : Time (s): cpu = 00:00:37 ; elapsed = 00:01:20 . Memory (MB): peak = 640.941 ; gain = 458.809

INFO: [Project 1-571] Translating synthesized netlist

INFO: [Project 1-454] Reading design checkpoint 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.runs/DSP_Coeff_synth_1/DSP_Coeff.dcp' for cell 'I_filter/coeff_dsp'

INFO: [Project 1-454] Reading design checkpoint 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.runs/DSP_Coeff_synth_1/DSP_Coeff.dcp' for cell 'Q_filter/coeff_dsp'

INFO: [Project 1-454] Reading design checkpoint 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.runs/DSP_ref_synth_1/DSP_ref.dcp' for cell 'mult_gen[0].sin_mult'

INFO: [Project 1-454] Reading design checkpoint 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.runs/DSP_ref_synth_1/DSP_ref.dcp' for cell 'mult_gen[0].cos_mult'

INFO: [Project 1-454] Reading design checkpoint 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.runs/DSP_ref_synth_1/DSP_ref.dcp' for cell 'mult_gen[1].sin_mult'

INFO: [Project 1-454] Reading design checkpoint 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.runs/DSP_ref_synth_1/DSP_ref.dcp' for cell 'mult_gen[1].cos_mult'
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.runs/DSP_ref_synth_1/DSP_ref.dcp' for cell 'mult_gen[2].sin_mult'
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.runs/DSP_ref_synth_1/DSP_ref.dcp' for cell 'mult_gen[2].cos_mult'
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.runs/DSP_ref_synth_1/DSP_ref.dcp' for cell 'mult_gen[3].sin_mult'
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.runs/DSP_ref_synth_1/DSP_ref.dcp' for cell 'mult_gen[3].cos_mult'
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.runs/DSP_ref_synth_1/DSP_ref.dcp' for cell 'mult_gen[4].sin_mult'
INFO: [Project 1-454] Reading design checkpoint 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.runs/DSP_ref_synth_1/DSP_ref.dcp' for cell 'mult_gen[4].cos_mult'

INFO: [Project 1-454] Reading design checkpoint 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.runs/mult_32_16_synth_1/mult_32_16.dcp' for cell 'I_filter/shift_dsp'

INFO: [Project 1-454] Reading design checkpoint 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.runs/mult_32_16_synth_1/mult_32_16.dcp' for cell 'Q_filter/shift_dsp'

INFO: [Project 1-454] Reading design checkpoint 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.runs/cordic_translate_synth_1/cordic_translate.dcp' for cell 'cordic_trans'

INFO: [Netlist 29-17] Analyzing 710 Unisim elements for replacement

INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds

INFO: [Project 1-479] Netlist was created with Vivado 2015.2

INFO: [Project 1-570] Preparing netlist for logic optimization

INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.runs/DSP_Coeff_synth_1/DSP_Coeff.dcp'

INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.runs/DSP_Coeff_synth_1/DSP_Coeff.dcp'

INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.runs/DSP_ref_synth_1/DSP_ref.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.runs/DSP_ref_synth_1/DSP_ref.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.runs/DSP_ref_synth_1/DSP_ref.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.runs/DSP_ref_synth_1/DSP_ref.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.runs/DSP_ref_synth_1/DSP_ref.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.runs/DSP_ref_synth_1/DSP_ref.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.runs/DSP_ref_synth_1/DSP_ref.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.runs/DSP_ref_synth_1/DSP_ref.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.runs/DSP_ref_synth_1/DSP_ref.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.runs/DSP_ref_synth_1/DSP_ref.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.runs/mult_32_16_synth_1/mult_32_16.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.runs/mult_32_16_synth_1/mult_32_16.dcp'
INFO: [Project 1-538] Using original IP XDC constraints instead of the XDC constraints in dcp 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.runs/cordic_translate_synth_1/cordic_translate.dcp'

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 36 instances were transformed.
  LD => LDCE: 36 instances


INFO: [Common 17-83] Releasing license: Synthesis

73 Infos, 79 Warnings, 0 Critical Warnings and 0 Errors encountered.

synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:39 . Memory (MB): peak = 640.941 ; gain = 410.727

INFO: [Timing 38-35] Done setting XDC timing constraints.

write_checkpoint: Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 1057.426 ; gain = 416.484

INFO: [Common 17-206] Exiting Vivado at Mon Feb 13 14:40:43 2017...


=== Running: local_synth (lo) ===
WARNING: Default location for XILINX_VIVADO_HLS not found: 


****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/lo/synth.tcl -notrace

INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/User/Downloads/S800Demo_Dig500AWG_FW12000/S800Demo_Dig500AWG_FW12000/FPGAflow/Vivado_projects/local_oscillator'

INFO: [Project 1-313] Project file moved from 'C:/Users/puertask/Documents/local_oscillator' since last save.

Scanning sources...

Finished scanning sources

INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/lo'

[Mon Feb 13 14:40:48 2017] Launched synth_1...

Run output will be captured here: C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/lo/synth_1/runme.log

[Mon Feb 13 14:40:48 2017] Waiting for synth_1 to finish...



*** Running vivado

    with args -log lo.vds -m64 -mode batch -messageDb vivado.pb -notrace -source lo.tcl

WARNING: Default location for XILINX_VIVADO_HLS not found: 

****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source lo.tcl -notrace
Command: synth_design -top lo -part xc7k160tffg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'

---------------------------------------------------------------------------------

Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 249.762 ; gain = 67.223
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lo' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/lo/lo.srcs/sources_1/imports/Source/lo.v:30]
	Parameter delay bound to: 4 - type: integer 

INFO: [Synth 8-638] synthesizing module 'phaseGen' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/lo/lo.srcs/sources_1/imports/Source/phaseGen.v:22]
	Parameter ASIZE bound to: 24 - type: integer 
	Parameter BSIZE bound to: 24 - type: integer 
	Parameter DIV5 bound to: 52428 - type: integer 
	Parameter DIV5SIZE bound to: 16 - type: integer 
	Parameter ADIV5SIZE bound to: 40 - type: integer 
INFO: [Synth 8-638] synthesizing module 'prngen' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/lo/lo.srcs/sources_1/imports/Source/prngen.v:37]
	Parameter PRNINIT bound to: 36'b000000000000000000000001111111111100 
INFO: [Synth 8-256] done synthesizing module 'prngen' (1#1) [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/lo/lo.srcs/sources_1/imports/Source/prngen.v:37]
INFO: [Synth 8-638] synthesizing module 'bitreverse' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/lo/lo.srcs/sources_1/imports/Source/phaseGen.v:183]
	Parameter size bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'bitreverse' (2#1) [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/lo/lo.srcs/sources_1/imports/Source/phaseGen.v:183]
INFO: [Synth 8-256] done synthesizing module 'phaseGen' (3#1) [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/lo/lo.srcs/sources_1/imports/Source/phaseGen.v:22]
INFO: [Synth 8-638] synthesizing module 'loChan' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/lo/lo.srcs/sources_1/new/loChan.v:22]
	Parameter size bound to: 15 - type: integer 
INFO: [Synth 8-638] synthesizing module 'loLookup' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/lo/lo.srcs/sources_1/imports/Source/loLookup.v:36]
INFO: [Synth 8-256] done synthesizing module 'loChan' (4#1) [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/lo/lo.srcs/sources_1/new/loChan.v:22]
INFO: [Synth 8-256] done synthesizing module 'lo' (5#1) [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/lo/lo.srcs/sources_1/imports/Source/lo.v:30]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 284.016 ; gain = 101.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 284.016 ; gain = 101.477
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tffg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 284.016 ; gain = 101.477
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k160tffg676-2
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 291.887 ; gain = 109.348
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     

	   3 Input     24 Bit       Adders := 6     
	   2 Input     24 Bit       Adders := 2     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
	   2 Input     11 Bit         XORs := 1     
+---Registers : 
	               36 Bit    Registers := 1     
	               24 Bit    Registers := 16    
	               23 Bit    Registers := 1     
	               16 Bit    Registers := 20    
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module prngen 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
	   2 Input     11 Bit         XORs := 1     
+---Registers : 
	               36 Bit    Registers := 1     
Module phaseGen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   3 Input     24 Bit       Adders := 6     
	   2 Input     24 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 16    
	               23 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module loChan 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------

Part Resources:

DSPs: 600 (col length:100)

BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 436.180 ; gain = 253.641
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'phaseGen/ain_d_reg[23:0]' into 'phaseGen/ain_d_reg[23:0]' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/lo/lo.srcs/sources_1/imports/Source/phaseGen.v:104]
INFO: [Synth 8-4471] merging register 'loChan1/rx_reg[15:0]' into 'loChan1/rx_reg[15:0]' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/lo/lo.srcs/sources_1/new/loChan.v:66]
INFO: [Synth 8-4471] merging register 'loChan2/rx_reg[15:0]' into 'loChan1/rx_reg[15:0]' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/lo/lo.srcs/sources_1/new/loChan.v:66]
INFO: [Synth 8-4471] merging register 'loChan2/rx_reg[15:0]' into 'loChan1/rx_reg[15:0]' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/lo/lo.srcs/sources_1/new/loChan.v:66]
INFO: [Synth 8-4471] merging register 'loChan3/rx_reg[15:0]' into 'loChan1/rx_reg[15:0]' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/lo/lo.srcs/sources_1/new/loChan.v:66]
INFO: [Synth 8-4471] merging register 'loChan3/rx_reg[15:0]' into 'loChan1/rx_reg[15:0]' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/lo/lo.srcs/sources_1/new/loChan.v:66]
INFO: [Synth 8-4471] merging register 'loChan4/rx_reg[15:0]' into 'loChan1/rx_reg[15:0]' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/lo/lo.srcs/sources_1/new/loChan.v:66]
INFO: [Synth 8-4471] merging register 'loChan4/rx_reg[15:0]' into 'loChan1/rx_reg[15:0]' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/lo/lo.srcs/sources_1/new/loChan.v:66]

INFO: [Synth 8-4471] merging register 'loChan5/rx_reg[15:0]' into 'loChan1/rx_reg[15:0]' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/lo/lo.srcs/sources_1/new/loChan.v:66]
INFO: [Synth 8-4471] merging register 'loChan5/rx_reg[15:0]' into 'loChan1/rx_reg[15:0]' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/lo/lo.srcs/sources_1/new/loChan.v:66]
INFO: [Synth 8-4471] merging register 'loChan1/rx2_reg[15:0]' into 'loChan1/rx2_reg[15:0]' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/lo/lo.srcs/sources_1/new/loChan.v:67]
INFO: [Synth 8-4471] merging register 'loChan2/rx2_reg[15:0]' into 'loChan1/rx2_reg[15:0]' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/lo/lo.srcs/sources_1/new/loChan.v:67]
INFO: [Synth 8-4471] merging register 'loChan2/rx2_reg[15:0]' into 'loChan1/rx2_reg[15:0]' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/lo/lo.srcs/sources_1/new/loChan.v:67]
INFO: [Synth 8-4471] merging register 'loChan3/rx2_reg[15:0]' into 'loChan1/rx2_reg[15:0]' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/lo/lo.srcs/sources_1/new/loChan.v:67]
INFO: [Synth 8-4471] merging register 'loChan3/rx2_reg[15:0]' into 'loChan1/rx2_reg[15:0]' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/lo/lo.srcs/sources_1/new/loChan.v:67]
INFO: [Synth 8-4471] merging register 'loChan4/rx2_reg[15:0]' into 'loChan1/rx2_reg[15:0]' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/lo/lo.srcs/sources_1/new/loChan.v:67]
INFO: [Synth 8-4471] merging register 'loChan4/rx2_reg[15:0]' into 'loChan1/rx2_reg[15:0]' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/lo/lo.srcs/sources_1/new/loChan.v:67]
INFO: [Synth 8-4471] merging register 'loChan5/rx2_reg[15:0]' into 'loChan1/rx2_reg[15:0]' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/lo/lo.srcs/sources_1/new/loChan.v:67]
INFO: [Synth 8-4471] merging register 'loChan5/rx2_reg[15:0]' into 'loChan1/rx2_reg[15:0]' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/lo/lo.srcs/sources_1/new/loChan.v:67]
DSP Report: Generating DSP loChan1/mReal_reg, operation Mode is: ((C:0x4000)+(A:0x7fff)''*B)'.
DSP Report: register loChan1/rx_reg is absorbed into DSP loChan1/mReal_reg.
DSP Report: register loChan1/rx2_reg is absorbed into DSP loChan1/mReal_reg.
DSP Report: register loChan1/mReal_reg is absorbed into DSP loChan1/mReal_reg.
DSP Report: operator loChan1/mReal0 is absorbed into DSP loChan1/mReal_reg.
DSP Report: operator loChan1/mReal1 is absorbed into DSP loChan1/mReal_reg.
DSP Report: Generating DSP loChan1/mImag_reg, operation Mode is: ((C:0x4000)+(A:0x7fff)''*B)'.
DSP Report: register loChan1/rx_reg is absorbed into DSP loChan1/mImag_reg.
DSP Report: register loChan1/rx2_reg is absorbed into DSP loChan1/mImag_reg.

DSP Report: register loChan1/mImag_reg is absorbed into DSP loChan1/mImag_reg.
DSP Report: operator loChan1/mImag0 is absorbed into DSP loChan1/mImag_reg.
DSP Report: operator loChan1/mImag1 is absorbed into DSP loChan1/mImag_reg.
DSP Report: Generating DSP loChan2/mReal_reg, operation Mode is: ((C:0x4000)+(A:0x7fff)''*B)'.
DSP Report: register loChan1/rx_reg is absorbed into DSP loChan2/mReal_reg.
DSP Report: register loChan1/rx2_reg is absorbed into DSP loChan2/mReal_reg.
DSP Report: register loChan2/mReal_reg is absorbed into DSP loChan2/mReal_reg.
DSP Report: operator loChan2/mReal0 is absorbed into DSP loChan2/mReal_reg.
DSP Report: operator loChan2/mReal1 is absorbed into DSP loChan2/mReal_reg.
DSP Report: Generating DSP loChan2/mImag_reg, operation Mode is: ((C:0x4000)+(A:0x7fff)''*B)'.
DSP Report: register loChan1/rx_reg is absorbed into DSP loChan2/mImag_reg.
DSP Report: register loChan1/rx2_reg is absorbed into DSP loChan2/mImag_reg.
DSP Report: register loChan2/mImag_reg is absorbed into DSP loChan2/mImag_reg.
DSP Report: operator loChan2/mImag0 is absorbed into DSP loChan2/mImag_reg.
DSP Report: operator loChan2/mImag1 is absorbed into DSP loChan2/mImag_reg.
DSP Report: Generating DSP loChan3/mReal_reg, operation Mode is: ((C:0x4000)+(A:0x7fff)''*B)'.
DSP Report: register loChan1/rx_reg is absorbed into DSP loChan3/mReal_reg.
DSP Report: register loChan1/rx2_reg is absorbed into DSP loChan3/mReal_reg.
DSP Report: register loChan3/mReal_reg is absorbed into DSP loChan3/mReal_reg.
DSP Report: operator loChan3/mReal0 is absorbed into DSP loChan3/mReal_reg.
DSP Report: operator loChan3/mReal1 is absorbed into DSP loChan3/mReal_reg.
DSP Report: Generating DSP loChan3/mImag_reg, operation Mode is: ((C:0x4000)+(A:0x7fff)''*B)'.
DSP Report: register loChan1/rx_reg is absorbed into DSP loChan3/mImag_reg.
DSP Report: register loChan1/rx2_reg is absorbed into DSP loChan3/mImag_reg.
DSP Report: register loChan3/mImag_reg is absorbed into DSP loChan3/mImag_reg.
DSP Report: operator loChan3/mImag0 is absorbed into DSP loChan3/mImag_reg.
DSP Report: operator loChan3/mImag1 is absorbed into DSP loChan3/mImag_reg.
DSP Report: Generating DSP loChan4/mReal_reg, operation Mode is: ((C:0x4000)+(A:0x7fff)''*B)'.
DSP Report: register loChan1/rx_reg is absorbed into DSP loChan4/mReal_reg.
DSP Report: register loChan1/rx2_reg is absorbed into DSP loChan4/mReal_reg.
DSP Report: register loChan4/mReal_reg is absorbed into DSP loChan4/mReal_reg.
DSP Report: operator loChan4/mReal0 is absorbed into DSP loChan4/mReal_reg.
DSP Report: operator loChan4/mReal1 is absorbed into DSP loChan4/mReal_reg.
DSP Report: Generating DSP loChan4/mImag_reg, operation Mode is: ((C:0x4000)+(A:0x7fff)''*B)'.
DSP Report: register loChan1/rx_reg is absorbed into DSP loChan4/mImag_reg.
DSP Report: register loChan1/rx2_reg is absorbed into DSP loChan4/mImag_reg.
DSP Report: register loChan4/mImag_reg is absorbed into DSP loChan4/mImag_reg.
DSP Report: operator loChan4/mImag0 is absorbed into DSP loChan4/mImag_reg.
DSP Report: operator loChan4/mImag1 is absorbed into DSP loChan4/mImag_reg.
DSP Report: Generating DSP loChan5/mReal_reg, operation Mode is: ((C:0x4000)+(A:0x7fff)''*B)'.
DSP Report: register loChan1/rx_reg is absorbed into DSP loChan5/mReal_reg.
DSP Report: register loChan1/rx2_reg is absorbed into DSP loChan5/mReal_reg.
DSP Report: register loChan5/mReal_reg is absorbed into DSP loChan5/mReal_reg.
DSP Report: operator loChan5/mReal0 is absorbed into DSP loChan5/mReal_reg.
DSP Report: operator loChan5/mReal1 is absorbed into DSP loChan5/mReal_reg.
DSP Report: Generating DSP loChan5/mImag_reg, operation Mode is: ((C:0x4000)+(A:0x7fff)''*B)'.
DSP Report: register loChan1/rx_reg is absorbed into DSP loChan5/mImag_reg.
DSP Report: register loChan1/rx2_reg is absorbed into DSP loChan5/mImag_reg.
DSP Report: register loChan5/mImag_reg is absorbed into DSP loChan5/mImag_reg.
DSP Report: operator loChan5/mImag0 is absorbed into DSP loChan5/mImag_reg.
DSP Report: operator loChan5/mImag1 is absorbed into DSP loChan5/mImag_reg.
DSP Report: Generating DSP phaseGen/aDiv5_reg, operation Mode is: (A2*(B:0xcccc))'.
DSP Report: register phaseGen/ain_d_reg is absorbed into DSP phaseGen/aDiv5_reg.
DSP Report: register phaseGen/aDiv5_reg is absorbed into DSP phaseGen/aDiv5_reg.
DSP Report: operator phaseGen/aDiv50 is absorbed into DSP phaseGen/aDiv5_reg.
WARNING: [Synth 8-3331] design lo has unconnected port ain[31]
WARNING: [Synth 8-3331] design lo has unconnected port ain[30]
WARNING: [Synth 8-3331] design lo has unconnected port ain[29]
WARNING: [Synth 8-3331] design lo has unconnected port ain[28]
WARNING: [Synth 8-3331] design lo has unconnected port ain[27]
WARNING: [Synth 8-3331] design lo has unconnected port ain[26]
WARNING: [Synth 8-3331] design lo has unconnected port ain[25]
WARNING: [Synth 8-3331] design lo has unconnected port ain[24]
WARNING: [Synth 8-3331] design lo has unconnected port bin[31]
WARNING: [Synth 8-3331] design lo has unconnected port bin[30]
WARNING: [Synth 8-3331] design lo has unconnected port bin[29]
WARNING: [Synth 8-3331] design lo has unconnected port bin[28]
WARNING: [Synth 8-3331] design lo has unconnected port bin[27]
WARNING: [Synth 8-3331] design lo has unconnected port bin[26]
WARNING: [Synth 8-3331] design lo has unconnected port bin[25]
WARNING: [Synth 8-3331] design lo has unconnected port bin[24]
WARNING: [Synth 8-3331] design lo has unconnected port min[31]
WARNING: [Synth 8-3331] design lo has unconnected port min[30]
WARNING: [Synth 8-3331] design lo has unconnected port min[29]
WARNING: [Synth 8-3331] design lo has unconnected port min[28]
WARNING: [Synth 8-3331] design lo has unconnected port min[27]
WARNING: [Synth 8-3331] design lo has unconnected port min[26]
WARNING: [Synth 8-3331] design lo has unconnected port min[25]
WARNING: [Synth 8-3331] design lo has unconnected port min[24]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 437.406 ; gain = 254.867
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 437.406 ; gain = 254.867

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP:
+------------+------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping                  | Neg Edge Clk | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|loChan      | ((C:0x4000)+(A:0x7fff)''*B)' | No           | 16     | 16     | 16     | 25     | 31     | 0    | 2    | 0    | 1    | 1     | 0    | 1    | 
|loChan      | ((C:0x4000)+(A:0x7fff)''*B)' | No           | 16     | 16     | 16     | 25     | 31     | 0    | 2    | 0    | 1    | 1     | 0    | 1    | 
|loChan      | ((C:0x4000)+(A:0x7fff)''*B)' | No           | 16     | 16     | 16     | 25     | 31     | 0    | 2    | 0    | 1    | 1     | 0    | 1    | 
|loChan      | ((C:0x4000)+(A:0x7fff)''*B)' | No           | 16     | 16     | 16     | 25     | 31     | 0    | 2    | 0    | 1    | 1     | 0    | 1    | 
|loChan      | ((C:0x4000)+(A:0x7fff)''*B)' | No           | 16     | 16     | 16     | 25     | 31     | 0    | 2    | 0    | 1    | 1     | 0    | 1    | 
|loChan      | ((C:0x4000)+(A:0x7fff)''*B)' | No           | 16     | 16     | 16     | 25     | 31     | 0    | 2    | 0    | 1    | 1     | 0    | 1    | 
|loChan      | ((C:0x4000)+(A:0x7fff)''*B)' | No           | 16     | 16     | 16     | 25     | 31     | 0    | 2    | 0    | 1    | 1     | 0    | 1    | 
|loChan      | ((C:0x4000)+(A:0x7fff)''*B)' | No           | 16     | 16     | 16     | 25     | 31     | 0    | 2    | 0    | 1    | 1     | 0    | 1    | 
|loChan      | ((C:0x4000)+(A:0x7fff)''*B)' | No           | 16     | 16     | 16     | 25     | 31     | 0    | 2    | 0    | 1    | 1     | 0    | 1    | 
|loChan      | ((C:0x4000)+(A:0x7fff)''*B)' | No           | 16     | 16     | 16     | 25     | 31     | 0    | 2    | 0    | 1    | 1     | 0    | 1    | 
|phaseGen    | (A2*(B:0xcccc))'             | No           | 24     | 16     | 48     | 25     | 40     | 1    | 0    | 1    | 1    | 1     | 1    | 0    | 
+------------+------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/ain_d_reg[23] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/ain_d_reg[22] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a_reg[23] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a_reg[22] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/phase_reg[23] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/phase_reg[22] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p1_reg[23] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p1_reg[22] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p1_reg[7] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p1_reg[6] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p1_reg[5] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p1_reg[4] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p1_reg[3] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p1_reg[2] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p1_reg[1] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p1_reg[0] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a3_reg[23] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a3_reg[22] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p2_reg[23] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p2_reg[22] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p2_reg[7] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p2_reg[6] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p2_reg[5] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p2_reg[4] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p2_reg[3] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p2_reg[2] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p2_reg[1] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p2_reg[0] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p3_reg[23] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p3_reg[22] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p3_reg[7] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p3_reg[6] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p3_reg[5] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p3_reg[4] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p3_reg[3] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p3_reg[2] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p3_reg[1] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p3_reg[0] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a1_reg[23] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a1_reg[22] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p4_reg[23] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p4_reg[22] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p4_reg[7] ) is unused and will be removed from module lo.

WARNING: [Synth 8-3332] Sequential element (\phaseGen/p4_reg[6] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p4_reg[5] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p4_reg[4] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p4_reg[3] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p4_reg[2] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p4_reg[1] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p4_reg[0] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p5_reg[23] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p5_reg[22] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p5_reg[7] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p5_reg[6] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p5_reg[5] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p5_reg[4] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p5_reg[3] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p5_reg[2] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p5_reg[1] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p5_reg[0] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a2_reg[1] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a1_reg[0] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a2_reg[2] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a1_reg[1] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a2_reg[3] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a1_reg[2] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a2_reg[4] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a1_reg[3] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a2_reg[5] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a1_reg[4] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a2_reg[6] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a1_reg[5] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a2_reg[7] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a1_reg[6] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a2_reg[8] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a1_reg[7] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a2_reg[9] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a1_reg[8] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a2_reg[10] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a1_reg[9] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a2_reg[11] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a1_reg[10] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a2_reg[12] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a1_reg[11] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a2_reg[13] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a1_reg[12] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a2_reg[14] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a1_reg[13] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a2_reg[15] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a1_reg[14] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a2_reg[16] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a1_reg[15] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a2_reg[17] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a1_reg[16] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a2_reg[18] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a1_reg[17] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a2_reg[19] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a1_reg[18] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a2_reg[20] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a1_reg[19] ) is unused and will be removed from module lo.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 448.047 ; gain = 265.508
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 448.047 ; gain = 265.508

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 448.047 ; gain = 265.508
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 448.047 ; gain = 265.508
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 458.273 ; gain = 275.734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 458.273 ; gain = 275.734
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 458.273 ; gain = 275.734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 458.273 ; gain = 275.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 458.273 ; gain = 275.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 458.273 ; gain = 275.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |loLookup      |         5|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |loLookup_bbox    |     1|
|2     |loLookup_bbox__1 |     1|
|3     |loLookup_bbox__2 |     1|
|4     |loLookup_bbox__3 |     1|
|5     |loLookup_bbox__4 |     1|
|6     |BUFG             |     1|
|7     |CARRY4           |    61|
|8     |DSP48E1          |    11|
|9     |LUT1             |    15|
|10    |LUT2             |   195|
|11    |LUT3             |    36|
|12    |LUT4             |   104|
|13    |LUT5             |     4|
|14    |FDRE             |   489|
|15    |FDSE             |    11|
|16    |IBUF             |    76|
|17    |OBUF             |   160|
+------+-----------------+------+

Report Instance Areas: 
+------+-----------+---------+------+
|      |Instance   |Module   |Cells |
+------+-----------+---------+------+
|1     |top        |         |  1328|
|2     |  loChan1  |loChan   |    68|
|3     |  loChan2  |loChan_0 |    67|
|4     |  loChan3  |loChan_1 |    67|
|5     |  loChan4  |loChan_2 |    67|
|6     |  loChan5  |loChan_3 |    67|
|7     |  phaseGen |phaseGen |   755|
|8     |    prngen |prngen   |   152|
+------+-----------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 458.273 ; gain = 275.734
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 129 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 458.273 ; gain = 261.695
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 458.273 ; gain = 275.734
INFO: [Project 1-571] Translating synthesized netlist

Release 14.7 - ngc2edif P_INT.20150528 (nt64)

Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Reading design loLookup.ngc ...
WARNING:NetListWriters:298 - No output is written to loLookup.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file loLookup.edif ...
ngc2edif: Total memory usage is 76416 kilobytes

Reading core file 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/lo/lo.srcs/sources_1/imports/Source/loLookup.ngc' for (cell view 'loLookup', library 'work')
Parsing EDIF File [./.ngc2edfcache/loLookup_ngc_9f81ed00.edif]
Finished Parsing EDIF File [./.ngc2edfcache/loLookup_ngc_9f81ed00.edif]
INFO: [Netlist 29-17] Analyzing 698 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Xilinx ngc2edif P_INT.20150528
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 355 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 85 instances
  FD => FDRE: 5 instances
  FDE => FDRE: 180 instances
  FDR => FDRE: 70 instances
  FDS => FDSE: 5 instances
  INV => LUT1: 10 instances

INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 124 Warnings, 0 Critical Warnings and 0 Errors encountered.

synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 528.289 ; gain = 332.953
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.101 . Memory (MB): peak = 528.289 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Feb 13 14:41:07 2017...
[Mon Feb 13 14:41:08 2017] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:00:20 . Memory (MB): peak = 210.977 ; gain = 5.109

Command: synth_design -mode out_of_context -flatten_hierarchy rebuilt -top lo -part xc7k160tffg676-2
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'

---------------------------------------------------------------------------------

Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:26 . Memory (MB): peak = 254.121 ; gain = 71.992

---------------------------------------------------------------------------------

INFO: [Synth 8-638] synthesizing module 'lo' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/lo/lo.srcs/sources_1/imports/Source/lo.v:30]

	Parameter delay bound to: 4 - type: integer 

INFO: [Synth 8-638] synthesizing module 'phaseGen' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/lo/lo.srcs/sources_1/imports/Source/phaseGen.v:22]
	Parameter ASIZE bound to: 24 - type: integer 
	Parameter BSIZE bound to: 24 - type: integer 
	Parameter DIV5 bound to: 52428 - type: integer 
	Parameter DIV5SIZE bound to: 16 - type: integer 
	Parameter ADIV5SIZE bound to: 40 - type: integer 
INFO: [Synth 8-638] synthesizing module 'prngen' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/lo/lo.srcs/sources_1/imports/Source/prngen.v:37]
	Parameter PRNINIT bound to: 36'b000000000000000000000001111111111100 

INFO: [Synth 8-256] done synthesizing module 'prngen' (1#1) [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/lo/lo.srcs/sources_1/imports/Source/prngen.v:37]

INFO: [Synth 8-638] synthesizing module 'bitreverse' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/lo/lo.srcs/sources_1/imports/Source/phaseGen.v:183]
	Parameter size bound to: 32 - type: integer 

INFO: [Synth 8-256] done synthesizing module 'bitreverse' (2#1) [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/lo/lo.srcs/sources_1/imports/Source/phaseGen.v:183]

INFO: [Synth 8-256] done synthesizing module 'phaseGen' (3#1) [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/lo/lo.srcs/sources_1/imports/Source/phaseGen.v:22]

INFO: [Synth 8-638] synthesizing module 'loChan' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/lo/lo.srcs/sources_1/new/loChan.v:22]

	Parameter size bound to: 15 - type: integer 
INFO: [Synth 8-638] synthesizing module 'loLookup' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/lo/lo.srcs/sources_1/imports/Source/loLookup.v:36]

INFO: [Synth 8-256] done synthesizing module 'loChan' (4#1) [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/lo/lo.srcs/sources_1/new/loChan.v:22]

INFO: [Synth 8-256] done synthesizing module 'lo' (5#1) [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/lo/lo.srcs/sources_1/imports/Source/lo.v:30]

---------------------------------------------------------------------------------

Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:27 . Memory (MB): peak = 288.359 ; gain = 106.230

---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:27 . Memory (MB): peak = 288.359 ; gain = 106.230

---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tffg676-2

---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:27 . Memory (MB): peak = 288.359 ; gain = 106.230
---------------------------------------------------------------------------------

INFO: [Device 21-403] Loading part xc7k160tffg676-2

---------------------------------------------------------------------------------

Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:27 . Memory (MB): peak = 297.000 ; gain = 114.871

---------------------------------------------------------------------------------


Report RTL Partitions: 

+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   3 Input     24 Bit       Adders := 6     
	   2 Input     24 Bit       Adders := 2     
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
	   2 Input     11 Bit         XORs := 1     
+---Registers : 
	               36 Bit    Registers := 1     
	               24 Bit    Registers := 16    
	               23 Bit    Registers := 1     
	               16 Bit    Registers := 20    
	                1 Bit    Registers := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------

Hierarchical RTL Component report 

Module prngen 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input     13 Bit         XORs := 1     
	   2 Input     11 Bit         XORs := 1     
+---Registers : 
	               36 Bit    Registers := 1     
Module phaseGen 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     25 Bit       Adders := 1     
	   3 Input     24 Bit       Adders := 6     
	   2 Input     24 Bit       Adders := 2     
+---Registers : 
	               24 Bit    Registers := 16    
	               23 Bit    Registers := 1     
	                1 Bit    Registers := 2     
Module loChan 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------

Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)

---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------

Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:31 . Memory (MB): peak = 442.512 ; gain = 260.383

---------------------------------------------------------------------------------

Start Cross Boundary Optimization
---------------------------------------------------------------------------------

INFO: [Synth 8-4471] merging register 'phaseGen/ain_d_reg[23:0]' into 'phaseGen/ain_d_reg[23:0]' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/lo/lo.srcs/sources_1/imports/Source/phaseGen.v:104]

INFO: [Synth 8-4471] merging register 'loChan1/rx_reg[15:0]' into 'loChan1/rx_reg[15:0]' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/lo/lo.srcs/sources_1/new/loChan.v:66]

INFO: [Synth 8-4471] merging register 'loChan2/rx_reg[15:0]' into 'loChan1/rx_reg[15:0]' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/lo/lo.srcs/sources_1/new/loChan.v:66]
INFO: [Synth 8-4471] merging register 'loChan2/rx_reg[15:0]' into 'loChan1/rx_reg[15:0]' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/lo/lo.srcs/sources_1/new/loChan.v:66]
INFO: [Synth 8-4471] merging register 'loChan3/rx_reg[15:0]' into 'loChan1/rx_reg[15:0]' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/lo/lo.srcs/sources_1/new/loChan.v:66]
INFO: [Synth 8-4471] merging register 'loChan3/rx_reg[15:0]' into 'loChan1/rx_reg[15:0]' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/lo/lo.srcs/sources_1/new/loChan.v:66]
INFO: [Synth 8-4471] merging register 'loChan4/rx_reg[15:0]' into 'loChan1/rx_reg[15:0]' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/lo/lo.srcs/sources_1/new/loChan.v:66]
INFO: [Synth 8-4471] merging register 'loChan4/rx_reg[15:0]' into 'loChan1/rx_reg[15:0]' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/lo/lo.srcs/sources_1/new/loChan.v:66]
INFO: [Synth 8-4471] merging register 'loChan5/rx_reg[15:0]' into 'loChan1/rx_reg[15:0]' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/lo/lo.srcs/sources_1/new/loChan.v:66]
INFO: [Synth 8-4471] merging register 'loChan5/rx_reg[15:0]' into 'loChan1/rx_reg[15:0]' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/lo/lo.srcs/sources_1/new/loChan.v:66]
INFO: [Synth 8-4471] merging register 'loChan1/rx2_reg[15:0]' into 'loChan1/rx2_reg[15:0]' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/lo/lo.srcs/sources_1/new/loChan.v:67]
INFO: [Synth 8-4471] merging register 'loChan2/rx2_reg[15:0]' into 'loChan1/rx2_reg[15:0]' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/lo/lo.srcs/sources_1/new/loChan.v:67]
INFO: [Synth 8-4471] merging register 'loChan2/rx2_reg[15:0]' into 'loChan1/rx2_reg[15:0]' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/lo/lo.srcs/sources_1/new/loChan.v:67]
INFO: [Synth 8-4471] merging register 'loChan3/rx2_reg[15:0]' into 'loChan1/rx2_reg[15:0]' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/lo/lo.srcs/sources_1/new/loChan.v:67]
INFO: [Synth 8-4471] merging register 'loChan3/rx2_reg[15:0]' into 'loChan1/rx2_reg[15:0]' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/lo/lo.srcs/sources_1/new/loChan.v:67]
INFO: [Synth 8-4471] merging register 'loChan4/rx2_reg[15:0]' into 'loChan1/rx2_reg[15:0]' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/lo/lo.srcs/sources_1/new/loChan.v:67]
INFO: [Synth 8-4471] merging register 'loChan4/rx2_reg[15:0]' into 'loChan1/rx2_reg[15:0]' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/lo/lo.srcs/sources_1/new/loChan.v:67]
INFO: [Synth 8-4471] merging register 'loChan5/rx2_reg[15:0]' into 'loChan1/rx2_reg[15:0]' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/lo/lo.srcs/sources_1/new/loChan.v:67]
INFO: [Synth 8-4471] merging register 'loChan5/rx2_reg[15:0]' into 'loChan1/rx2_reg[15:0]' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/lo/lo.srcs/sources_1/new/loChan.v:67]

DSP Report: Generating DSP loChan1/mReal_reg, operation Mode is: ((C:0x4000)+(A:0x7fff)''*B)'.

DSP Report: register loChan1/rx_reg is absorbed into DSP loChan1/mReal_reg.
DSP Report: register loChan1/rx2_reg is absorbed into DSP loChan1/mReal_reg.

DSP Report: register loChan1/mReal_reg is absorbed into DSP loChan1/mReal_reg.
DSP Report: operator loChan1/mReal0 is absorbed into DSP loChan1/mReal_reg.
DSP Report: operator loChan1/mReal1 is absorbed into DSP loChan1/mReal_reg.

DSP Report: Generating DSP loChan1/mImag_reg, operation Mode is: ((C:0x4000)+(A:0x7fff)''*B)'.
DSP Report: register loChan1/rx_reg is absorbed into DSP loChan1/mImag_reg.
DSP Report: register loChan1/rx2_reg is absorbed into DSP loChan1/mImag_reg.
DSP Report: register loChan1/mImag_reg is absorbed into DSP loChan1/mImag_reg.
DSP Report: operator loChan1/mImag0 is absorbed into DSP loChan1/mImag_reg.
DSP Report: operator loChan1/mImag1 is absorbed into DSP loChan1/mImag_reg.

DSP Report: Generating DSP loChan2/mReal_reg, operation Mode is: ((C:0x4000)+(A:0x7fff)''*B)'.

DSP Report: register loChan1/rx_reg is absorbed into DSP loChan2/mReal_reg.
DSP Report: register loChan1/rx2_reg is absorbed into DSP loChan2/mReal_reg.
DSP Report: register loChan2/mReal_reg is absorbed into DSP loChan2/mReal_reg.
DSP Report: operator loChan2/mReal0 is absorbed into DSP loChan2/mReal_reg.
DSP Report: operator loChan2/mReal1 is absorbed into DSP loChan2/mReal_reg.

DSP Report: Generating DSP loChan2/mImag_reg, operation Mode is: ((C:0x4000)+(A:0x7fff)''*B)'.

DSP Report: register loChan1/rx_reg is absorbed into DSP loChan2/mImag_reg.
DSP Report: register loChan1/rx2_reg is absorbed into DSP loChan2/mImag_reg.
DSP Report: register loChan2/mImag_reg is absorbed into DSP loChan2/mImag_reg.
DSP Report: operator loChan2/mImag0 is absorbed into DSP loChan2/mImag_reg.
DSP Report: operator loChan2/mImag1 is absorbed into DSP loChan2/mImag_reg.
DSP Report: Generating DSP loChan3/mReal_reg, operation Mode is: ((C:0x4000)+(A:0x7fff)''*B)'.

DSP Report: register loChan1/rx_reg is absorbed into DSP loChan3/mReal_reg.
DSP Report: register loChan1/rx2_reg is absorbed into DSP loChan3/mReal_reg.
DSP Report: register loChan3/mReal_reg is absorbed into DSP loChan3/mReal_reg.
DSP Report: operator loChan3/mReal0 is absorbed into DSP loChan3/mReal_reg.
DSP Report: operator loChan3/mReal1 is absorbed into DSP loChan3/mReal_reg.
DSP Report: Generating DSP loChan3/mImag_reg, operation Mode is: ((C:0x4000)+(A:0x7fff)''*B)'.
DSP Report: register loChan1/rx_reg is absorbed into DSP loChan3/mImag_reg.
DSP Report: register loChan1/rx2_reg is absorbed into DSP loChan3/mImag_reg.

DSP Report: register loChan3/mImag_reg is absorbed into DSP loChan3/mImag_reg.
DSP Report: operator loChan3/mImag0 is absorbed into DSP loChan3/mImag_reg.
DSP Report: operator loChan3/mImag1 is absorbed into DSP loChan3/mImag_reg.
DSP Report: Generating DSP loChan4/mReal_reg, operation Mode is: ((C:0x4000)+(A:0x7fff)''*B)'.
DSP Report: register loChan1/rx_reg is absorbed into DSP loChan4/mReal_reg.
DSP Report: register loChan1/rx2_reg is absorbed into DSP loChan4/mReal_reg.
DSP Report: register loChan4/mReal_reg is absorbed into DSP loChan4/mReal_reg.
DSP Report: operator loChan4/mReal0 is absorbed into DSP loChan4/mReal_reg.
DSP Report: operator loChan4/mReal1 is absorbed into DSP loChan4/mReal_reg.
DSP Report: Generating DSP loChan4/mImag_reg, operation Mode is: ((C:0x4000)+(A:0x7fff)''*B)'.
DSP Report: register loChan1/rx_reg is absorbed into DSP loChan4/mImag_reg.
DSP Report: register loChan1/rx2_reg is absorbed into DSP loChan4/mImag_reg.
DSP Report: register loChan4/mImag_reg is absorbed into DSP loChan4/mImag_reg.
DSP Report: operator loChan4/mImag0 is absorbed into DSP loChan4/mImag_reg.
DSP Report: operator loChan4/mImag1 is absorbed into DSP loChan4/mImag_reg.

DSP Report: Generating DSP loChan5/mReal_reg, operation Mode is: ((C:0x4000)+(A:0x7fff)''*B)'.
DSP Report: register loChan1/rx_reg is absorbed into DSP loChan5/mReal_reg.
DSP Report: register loChan1/rx2_reg is absorbed into DSP loChan5/mReal_reg.
DSP Report: register loChan5/mReal_reg is absorbed into DSP loChan5/mReal_reg.
DSP Report: operator loChan5/mReal0 is absorbed into DSP loChan5/mReal_reg.
DSP Report: operator loChan5/mReal1 is absorbed into DSP loChan5/mReal_reg.
DSP Report: Generating DSP loChan5/mImag_reg, operation Mode is: ((C:0x4000)+(A:0x7fff)''*B)'.
DSP Report: register loChan1/rx_reg is absorbed into DSP loChan5/mImag_reg.
DSP Report: register loChan1/rx2_reg is absorbed into DSP loChan5/mImag_reg.
DSP Report: register loChan5/mImag_reg is absorbed into DSP loChan5/mImag_reg.
DSP Report: operator loChan5/mImag0 is absorbed into DSP loChan5/mImag_reg.
DSP Report: operator loChan5/mImag1 is absorbed into DSP loChan5/mImag_reg.

DSP Report: Generating DSP phaseGen/aDiv5_reg, operation Mode is: (A2*(B:0xcccc))'.
DSP Report: register phaseGen/ain_d_reg is absorbed into DSP phaseGen/aDiv5_reg.
DSP Report: register phaseGen/aDiv5_reg is absorbed into DSP phaseGen/aDiv5_reg.
DSP Report: operator phaseGen/aDiv50 is absorbed into DSP phaseGen/aDiv5_reg.

WARNING: [Synth 8-3331] design lo has unconnected port ain[31]

WARNING: [Synth 8-3331] design lo has unconnected port ain[30]

WARNING: [Synth 8-3331] design lo has unconnected port ain[29]
WARNING: [Synth 8-3331] design lo has unconnected port ain[28]
WARNING: [Synth 8-3331] design lo has unconnected port ain[27]
WARNING: [Synth 8-3331] design lo has unconnected port ain[26]
WARNING: [Synth 8-3331] design lo has unconnected port ain[25]
WARNING: [Synth 8-3331] design lo has unconnected port ain[24]
WARNING: [Synth 8-3331] design lo has unconnected port bin[31]
WARNING: [Synth 8-3331] design lo has unconnected port bin[30]
WARNING: [Synth 8-3331] design lo has unconnected port bin[29]
WARNING: [Synth 8-3331] design lo has unconnected port bin[28]
WARNING: [Synth 8-3331] design lo has unconnected port bin[27]
WARNING: [Synth 8-3331] design lo has unconnected port bin[26]
WARNING: [Synth 8-3331] design lo has unconnected port bin[25]
WARNING: [Synth 8-3331] design lo has unconnected port bin[24]
WARNING: [Synth 8-3331] design lo has unconnected port min[31]
WARNING: [Synth 8-3331] design lo has unconnected port min[30]

WARNING: [Synth 8-3331] design lo has unconnected port min[29]
WARNING: [Synth 8-3331] design lo has unconnected port min[28]
WARNING: [Synth 8-3331] design lo has unconnected port min[27]
WARNING: [Synth 8-3331] design lo has unconnected port min[26]
WARNING: [Synth 8-3331] design lo has unconnected port min[25]
WARNING: [Synth 8-3331] design lo has unconnected port min[24]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:32 . Memory (MB): peak = 443.734 ; gain = 261.605
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:32 . Memory (MB): peak = 443.734 ; gain = 261.605

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP:
+------------+------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping                  | Neg Edge Clk | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|loChan      | ((C:0x4000)+(A:0x7fff)''*B)' | No           | 16     | 16     | 16     | 25     | 31     | 0    | 2    | 0    | 1    | 1     | 0    | 1    | 
|loChan      | ((C:0x4000)+(A:0x7fff)''*B)' | No           | 16     | 16     | 16     | 25     | 31     | 0    | 2    | 0    | 1    | 1     | 0    | 1    | 
|loChan      | ((C:0x4000)+(A:0x7fff)''*B)' | No           | 16     | 16     | 16     | 25     | 31     | 0    | 2    | 0    | 1    | 1     | 0    | 1    | 
|loChan      | ((C:0x4000)+(A:0x7fff)''*B)' | No           | 16     | 16     | 16     | 25     | 31     | 0    | 2    | 0    | 1    | 1     | 0    | 1    | 
|loChan      | ((C:0x4000)+(A:0x7fff)''*B)' | No           | 16     | 16     | 16     | 25     | 31     | 0    | 2    | 0    | 1    | 1     | 0    | 1    | 
|loChan      | ((C:0x4000)+(A:0x7fff)''*B)' | No           | 16     | 16     | 16     | 25     | 31     | 0    | 2    | 0    | 1    | 1     | 0    | 1    | 
|loChan      | ((C:0x4000)+(A:0x7fff)''*B)' | No           | 16     | 16     | 16     | 25     | 31     | 0    | 2    | 0    | 1    | 1     | 0    | 1    | 
|loChan      | ((C:0x4000)+(A:0x7fff)''*B)' | No           | 16     | 16     | 16     | 25     | 31     | 0    | 2    | 0    | 1    | 1     | 0    | 1    | 
|loChan      | ((C:0x4000)+(A:0x7fff)''*B)' | No           | 16     | 16     | 16     | 25     | 31     | 0    | 2    | 0    | 1    | 1     | 0    | 1    | 
|loChan      | ((C:0x4000)+(A:0x7fff)''*B)' | No           | 16     | 16     | 16     | 25     | 31     | 0    | 2    | 0    | 1    | 1     | 0    | 1    | 
|phaseGen    | (A2*(B:0xcccc))'             | No           | 24     | 16     | 48     | 25     | 40     | 1    | 0    | 1    | 1    | 1     | 1    | 0    | 
+------------+------------------------------+--------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
No constraint files found.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/ain_d_reg[23] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/ain_d_reg[22] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a_reg[23] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a_reg[22] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/phase_reg[23] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/phase_reg[22] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p1_reg[23] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p1_reg[22] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p1_reg[7] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p1_reg[6] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p1_reg[5] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p1_reg[4] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p1_reg[3] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p1_reg[2] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p1_reg[1] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p1_reg[0] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a3_reg[23] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a3_reg[22] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p2_reg[23] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p2_reg[22] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p2_reg[7] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p2_reg[6] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p2_reg[5] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p2_reg[4] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p2_reg[3] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p2_reg[2] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p2_reg[1] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p2_reg[0] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p3_reg[23] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p3_reg[22] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p3_reg[7] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p3_reg[6] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p3_reg[5] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p3_reg[4] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p3_reg[3] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p3_reg[2] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p3_reg[1] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p3_reg[0] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a1_reg[23] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a1_reg[22] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p4_reg[23] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p4_reg[22] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p4_reg[7] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p4_reg[6] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p4_reg[5] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p4_reg[4] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p4_reg[3] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p4_reg[2] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p4_reg[1] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p4_reg[0] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p5_reg[23] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p5_reg[22] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p5_reg[7] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p5_reg[6] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p5_reg[5] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p5_reg[4] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p5_reg[3] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p5_reg[2] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p5_reg[1] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/p5_reg[0] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a2_reg[1] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a1_reg[0] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a2_reg[2] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a1_reg[1] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a2_reg[3] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a1_reg[2] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a2_reg[4] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a1_reg[3] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a2_reg[5] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a1_reg[4] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a2_reg[6] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a1_reg[5] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a2_reg[7] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a1_reg[6] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a2_reg[8] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a1_reg[7] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a2_reg[9] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a1_reg[8] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a2_reg[10] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a1_reg[9] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a2_reg[11] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a1_reg[10] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a2_reg[12] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a1_reg[11] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a2_reg[13] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a1_reg[12] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a2_reg[14] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a1_reg[13] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a2_reg[15] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a1_reg[14] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a2_reg[16] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a1_reg[15] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a2_reg[17] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a1_reg[16] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a2_reg[18] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a1_reg[17] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a2_reg[19] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a1_reg[18] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a2_reg[20] ) is unused and will be removed from module lo.
WARNING: [Synth 8-3332] Sequential element (\phaseGen/a1_reg[19] ) is unused and will be removed from module lo.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Finished Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:32 . Memory (MB): peak = 454.383 ; gain = 272.254
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:32 . Memory (MB): peak = 454.383 ; gain = 272.254

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:32 . Memory (MB): peak = 454.383 ; gain = 272.254
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:32 . Memory (MB): peak = 454.383 ; gain = 272.254
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:32 . Memory (MB): peak = 465.391 ; gain = 283.262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:33 . Memory (MB): peak = 465.391 ; gain = 283.262

---------------------------------------------------------------------------------


Report Check Netlist: 

+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------

Start Renaming Generated Instances
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:33 . Memory (MB): peak = 465.391 ; gain = 283.262
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

---------------------------------------------------------------------------------

Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:33 . Memory (MB): peak = 465.391 ; gain = 283.262

---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:33 . Memory (MB): peak = 465.391 ; gain = 283.262
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:33 . Memory (MB): peak = 465.391 ; gain = 283.262
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Start Writing Synthesis Report
---------------------------------------------------------------------------------


Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |loLookup      |         5|
+------+--------------+----------+

Report Cell Usage: 
+------+-----------------+------+
|      |Cell             |Count |
+------+-----------------+------+
|1     |loLookup_bbox    |     1|
|2     |loLookup_bbox__1 |     1|
|3     |loLookup_bbox__2 |     1|
|4     |loLookup_bbox__3 |     1|
|5     |loLookup_bbox__4 |     1|
|6     |CARRY4           |    61|
|7     |DSP48E1          |    11|
|8     |LUT1             |    15|
|9     |LUT2             |   195|
|10    |LUT3             |    36|
|11    |LUT4             |   104|
|12    |LUT5             |     4|
|13    |FDRE             |   489|
|14    |FDSE             |    11|

+------+-----------------+------+

Report Instance Areas: 
+------+-----------+---------+------+
|      |Instance   |Module   |Cells |
+------+-----------+---------+------+
|1     |top        |         |  1091|
|2     |  loChan1  |loChan   |    68|
|3     |  loChan2  |loChan_0 |    67|
|4     |  loChan3  |loChan_1 |    67|
|5     |  loChan4  |loChan_2 |    67|
|6     |  loChan5  |loChan_3 |    67|
|7     |  phaseGen |phaseGen |   755|
|8     |    prngen |prngen   |   152|
+------+-----------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:33 . Memory (MB): peak = 465.391 ; gain = 283.262
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 129 warnings.

Synthesis Optimization Runtime : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 465.391 ; gain = 254.414
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:33 . Memory (MB): peak = 465.391 ; gain = 283.262
INFO: [Project 1-571] Translating synthesized netlist

Release 14.7 - ngc2edif P_INT.20150528 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design loLookup.ngc ...

WARNING:NetListWriters:298 - No output is written to loLookup.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
  finished :Prep
Writing EDIF netlist file loLookup.edif ...
ngc2edif: Total memory usage is 77056 kilobytes


Reading core file 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/lo/lo.srcs/sources_1/imports/Source/loLookup.ngc' for (cell view 'loLookup', library 'work')

Parsing EDIF File [./.ngc2edfcache/loLookup_ngc_9f81ed00.edif]
Finished Parsing EDIF File [./.ngc2edfcache/loLookup_ngc_9f81ed00.edif]

INFO: [Netlist 29-17] Analyzing 622 Unisim elements for replacement

INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds

INFO: [Project 1-479] Netlist was created with Xilinx ngc2edif P_INT.20150528

INFO: [Project 1-570] Preparing netlist for logic optimization

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).

INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 355 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 85 instances
  FD => FDRE: 5 instances
  FDE => FDRE: 180 instances
  FDR => FDRE: 70 instances
  FDS => FDSE: 5 instances
  INV => LUT1: 10 instances


INFO: [Common 17-83] Releasing license: Synthesis

49 Infos, 124 Warnings, 0 Critical Warnings and 0 Errors encountered.

synth_design completed successfully
synth_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 532.664 ; gain = 321.688

INFO: [Timing 38-35] Done setting XDC timing constraints.

write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 983.199 ; gain = 450.535

INFO: [Common 17-206] Exiting Vivado at Mon Feb 13 14:41:37 2017...


=== Running: Top Entity Generation ===

=== Running: local_synth (pr_module_ain500) ===
WARNING: Default location for XILINX_VIVADO_HLS not found: 


****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/synth.tcl -notrace

INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_'

INFO: [Project 1-313] Project file moved from 'Z:/Software_Local/dev1_Qt5/LastVersionx86/config/tool' since last save.

Scanning sources...

Finished scanning sources

Command: synth_design -mode out_of_context -flatten_hierarchy rebuilt -top pr_module_ain500 -part xc7k160tffg676-2

Starting synth_design

Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'

INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'

---------------------------------------------------------------------------------

Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 250.793 ; gain = 69.324

---------------------------------------------------------------------------------

INFO: [Synth 8-638] synthesizing module 'pr_module_ain500' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/pr_module_ain500.vhd:51]

INFO: [Synth 8-637] synthesizing blackbox instance 'Analog_trigger_0' of component 'AnalogTriggerBlock_v2' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/pr_module_ain500.vhd:363]

INFO: [Synth 8-637] synthesizing blackbox instance 'trig_sel_0' of component 'Trigger_Selector' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/pr_module_ain500.vhd:379]

INFO: [Synth 8-637] synthesizing blackbox instance 'Analog_trigger_1' of component 'AnalogTriggerBlock_v2' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/pr_module_ain500.vhd:394]
INFO: [Synth 8-637] synthesizing blackbox instance 'trig_sel_1' of component 'Trigger_Selector' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/pr_module_ain500.vhd:410]

INFO: [Synth 8-637] synthesizing blackbox instance 'Analog_trigger_2' of component 'AnalogTriggerBlock_v2' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/pr_module_ain500.vhd:425]
INFO: [Synth 8-637] synthesizing blackbox instance 'trig_sel_2' of component 'Trigger_Selector' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/pr_module_ain500.vhd:441]
INFO: [Synth 8-637] synthesizing blackbox instance 'Analog_trigger_3' of component 'AnalogTriggerBlock_v2' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/pr_module_ain500.vhd:456]
INFO: [Synth 8-637] synthesizing blackbox instance 'trig_sel_3' of component 'Trigger_Selector' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/pr_module_ain500.vhd:472]
INFO: [Synth 8-3491] module 'atan_phase_detector_x5' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/.Xil/Vivado-2740-Dell-T5810-Andy/realtime/atan_phase_detector_x5_stub.vhdl:5' bound to instance 'atan_phase_detector_x5_0' of component 'atan_phase_detector_x5' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/pr_module_ain500.vhd:487]
INFO: [Synth 8-638] synthesizing module 'atan_phase_detector_x5' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/.Xil/Vivado-2740-Dell-T5810-Andy/realtime/atan_phase_detector_x5_stub.vhdl:36]

INFO: [Synth 8-3491] module 'lo' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/.Xil/Vivado-2740-Dell-T5810-Andy/realtime/lo_stub.vhdl:5' bound to instance 'lo_0' of component 'lo' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/pr_module_ain500.vhd:516]
INFO: [Synth 8-638] synthesizing module 'lo' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/.Xil/Vivado-2740-Dell-T5810-Andy/realtime/lo_stub.vhdl:28]
INFO: [Synth 8-3491] module 'lo' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/.Xil/Vivado-2740-Dell-T5810-Andy/realtime/lo_stub.vhdl:5' bound to instance 'lo_1' of component 'lo' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/pr_module_ain500.vhd:537]

INFO: [Synth 8-3491] module 'atan_phase_detector_x5' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/.Xil/Vivado-2740-Dell-T5810-Andy/realtime/atan_phase_detector_x5_stub.vhdl:5' bound to instance 'atan_phase_detector_x5_1' of component 'atan_phase_detector_x5' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/pr_module_ain500.vhd:558]
INFO: [Synth 8-3491] module 'axi_dummy' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/SignadyneLibraryVHDL/axi_dummy.vhd:5' bound to instance 'axi_dummy_1' of component 'axi_dummy' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/pr_module_ain500.vhd:587]
INFO: [Synth 8-638] synthesizing module 'axi_dummy' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/SignadyneLibraryVHDL/axi_dummy.vhd:55]
	Parameter addr_size bound to: 18 - type: integer 
	Parameter data_size bound to: 32 - type: integer 
INFO: [Synth 8-226] default block is never used [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/SignadyneLibraryVHDL/axi_dummy.vhd:77]

INFO: [Synth 8-256] done synthesizing module 'axi_dummy' (1#1) [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/SignadyneLibraryVHDL/axi_dummy.vhd:55]

INFO: [Synth 8-3491] module 'axi_dummy' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/SignadyneLibraryVHDL/axi_dummy.vhd:5' bound to instance 'axi_dummy_2' of component 'axi_dummy' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/pr_module_ain500.vhd:628]

INFO: [Synth 8-3491] module 'axi_dummy' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/SignadyneLibraryVHDL/axi_dummy.vhd:5' bound to instance 'axi_dummy_3' of component 'axi_dummy' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/pr_module_ain500.vhd:669]

INFO: [Synth 8-3491] module 'axi_dummy' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/SignadyneLibraryVHDL/axi_dummy.vhd:5' bound to instance 'axi_dummy_0' of component 'axi_dummy' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/pr_module_ain500.vhd:710]

	Parameter data_size bound to: 1 - type: integer 

INFO: [Synth 8-3491] module 'logic_AND' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/SignadyneLibraryVHDL/AND.vhd:4' bound to instance 'logic_AND_0' of component 'logic_AND' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/pr_module_ain500.vhd:751]

INFO: [Synth 8-638] synthesizing module 'logic_AND' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/SignadyneLibraryVHDL/AND.vhd:14]
	Parameter data_size bound to: 1 - type: integer 

INFO: [Synth 8-256] done synthesizing module 'logic_AND' (2#1) [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/SignadyneLibraryVHDL/AND.vhd:14]
	Parameter data_size bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'logic_AND' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/SignadyneLibraryVHDL/AND.vhd:4' bound to instance 'logic_AND_1' of component 'logic_AND' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/pr_module_ain500.vhd:761]
	Parameter bus_width bound to: 18 - type: integer 

INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/SignadyneLibraryVHDL/Reg.vhd:32' bound to instance 'Reg_0' of component 'Reg' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/pr_module_ain500.vhd:771]
INFO: [Synth 8-638] synthesizing module 'Reg' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/SignadyneLibraryVHDL/Reg.vhd:46]
	Parameter bus_width bound to: 18 - type: integer 

INFO: [Synth 8-256] done synthesizing module 'Reg' (3#1) [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/SignadyneLibraryVHDL/Reg.vhd:46]
	Parameter bus_width bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'Reg' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/SignadyneLibraryVHDL/Reg.vhd:32' bound to instance 'Reg_1' of component 'Reg' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/pr_module_ain500.vhd:783]
	Parameter number_inputs bound to: 5 - type: integer 

INFO: [Synth 8-3491] module 'Read_Mux' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/SignadyneLibraryVHDL/Read_Mux.vhd:36' bound to instance 'Read_Mux_0' of component 'Read_Mux' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/pr_module_ain500.vhd:795]
INFO: [Synth 8-638] synthesizing module 'Read_Mux' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/SignadyneLibraryVHDL/Read_Mux.vhd:52]
	Parameter number_inputs bound to: 5 - type: integer 

WARNING: [Synth 8-614] signal 'rst' is read in the process but is not in the sensitivity list [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/SignadyneLibraryVHDL/Read_Mux.vhd:58]

INFO: [Synth 8-256] done synthesizing module 'Read_Mux' (4#1) [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/SignadyneLibraryVHDL/Read_Mux.vhd:52]

INFO: [Synth 8-3491] module 'control' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/.Xil/Vivado-2740-Dell-T5810-Andy/realtime/control_stub.vhdl:5' bound to instance 'control_0' of component 'control' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/pr_module_ain500.vhd:817]
INFO: [Synth 8-638] synthesizing module 'control' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/.Xil/Vivado-2740-Dell-T5810-Andy/realtime/control_stub.vhdl:37]
INFO: [Synth 8-3491] module 'substractor' declared at 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/.Xil/Vivado-2740-Dell-T5810-Andy/realtime/substractor_stub.vhdl:5' bound to instance 'substractor_0' of component 'substractor' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/pr_module_ain500.vhd:847]
INFO: [Synth 8-638] synthesizing module 'substractor' [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/.Xil/Vivado-2740-Dell-T5810-Andy/realtime/substractor_stub.vhdl:20]

INFO: [Synth 8-256] done synthesizing module 'pr_module_ain500' (5#1) [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/pr_module_ain500.vhd:51]

WARNING: [Synth 8-3917] design pr_module_ain500 has port \ain_in[2][trig] [4] driven by constant 0

WARNING: [Synth 8-3917] design pr_module_ain500 has port \ain_in[2][trig] [3] driven by constant 0

WARNING: [Synth 8-3917] design pr_module_ain500 has port \ain_in[2][trig] [2] driven by constant 0

WARNING: [Synth 8-3917] design pr_module_ain500 has port \ain_in[2][trig] [1] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \ain_in[2][trig] [0] driven by constant 1
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awid] [0] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awaddr] [30] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awaddr] [29] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awaddr] [28] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awaddr] [27] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awaddr] [26] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awaddr] [25] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awaddr] [24] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awaddr] [23] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awaddr] [22] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awaddr] [21] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awaddr] [20] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awaddr] [19] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awaddr] [18] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awaddr] [17] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awaddr] [16] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awaddr] [15] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awaddr] [14] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awaddr] [13] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awaddr] [12] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awaddr] [11] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awaddr] [10] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awaddr] [9] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awaddr] [8] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awaddr] [7] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awaddr] [6] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awaddr] [5] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awaddr] [4] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awaddr] [3] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awaddr] [2] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awaddr] [1] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awaddr] [0] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awlen] [7] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awlen] [6] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awlen] [5] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awlen] [4] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awlen] [3] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awlen] [2] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awlen] [1] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awlen] [0] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awsize] [2] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awsize] [1] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awsize] [0] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awburst] [1] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awburst] [0] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awlock]  driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awcache] [3] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awcache] [2] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awcache] [1] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awcache] [0] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awprot] [2] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awprot] [1] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awprot] [0] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awqos] [3] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awqos] [2] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awqos] [1] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awqos] [0] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[awvalid]  driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[wdata] [127] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[wdata] [126] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[wdata] [125] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[wdata] [124] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[wdata] [123] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[wdata] [122] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[wdata] [121] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[wdata] [120] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[wdata] [119] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[wdata] [118] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[wdata] [117] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[wdata] [116] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[wdata] [115] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[wdata] [114] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[wdata] [113] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[wdata] [112] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[wdata] [111] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[wdata] [110] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[wdata] [109] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[wdata] [108] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[wdata] [107] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[wdata] [106] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[wdata] [105] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[wdata] [104] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[wdata] [103] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[wdata] [102] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[wdata] [101] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[wdata] [100] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[wdata] [99] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[wdata] [98] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[wdata] [97] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[wdata] [96] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[wdata] [95] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[wdata] [94] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[wdata] [93] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[wdata] [92] driven by constant 0
WARNING: [Synth 8-3917] design pr_module_ain500 has port \DDR3_IF_OUT[wdata] [91] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port Clk200
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[awready] 
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[wready] 
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[bid] [0]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[bresp] [1]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[bresp] [0]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[bvalid] 
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[arready] 
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rid] [0]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [127]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [126]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [125]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [124]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [123]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [122]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [121]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [120]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [119]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [118]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [117]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [116]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [115]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [114]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [113]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [112]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [111]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [110]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [109]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [108]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [107]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [106]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [105]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [104]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [103]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [102]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [101]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [100]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [99]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [98]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [97]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [96]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [95]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [94]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [93]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [92]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [91]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [90]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [89]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [88]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [87]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [86]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [85]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [84]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [83]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [82]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [81]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [80]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [79]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [78]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [77]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [76]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [75]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [74]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [73]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [72]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [71]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [70]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [69]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [68]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [67]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [66]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [65]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [64]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [63]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [62]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [61]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [60]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [59]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [58]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [57]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [56]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [55]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [54]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [53]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [52]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [51]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [50]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [49]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [48]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [47]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [46]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [45]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [44]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [43]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [42]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [41]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [40]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [39]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [38]
WARNING: [Synth 8-3331] design pr_module_ain500 has unconnected port \DDR3_IF_IN[rdata] [37]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 286.129 ; gain = 104.660
---------------------------------------------------------------------------------


Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 286.129 ; gain = 104.660
---------------------------------------------------------------------------------

INFO: [Device 21-403] Loading part xc7k160tffg676-2

INFO: [Project 1-570] Preparing netlist for logic optimization


Processing XDC Constraints

Initializing timing engine

Completed Processing XDC Constraints


INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.


Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 598.266 ; gain = 0.000

---------------------------------------------------------------------------------

Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 598.266 ; gain = 416.797
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tffg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 598.266 ; gain = 416.797
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 598.266 ; gain = 416.797
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 598.266 ; gain = 416.797

---------------------------------------------------------------------------------


Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------

Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 4     
+---Registers : 
	               32 Bit    Registers := 1     
	               18 Bit    Registers := 2     
	                8 Bit    Registers := 4     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 28    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      2 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 28    
	   2 Input      1 Bit        Muxes := 24    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi_dummy 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 6     
Module Reg 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 1     
Module Read_Mux 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------

Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------

Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 598.266 ; gain = 416.797

---------------------------------------------------------------------------------

Start Cross Boundary Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Finished Cross Boundary Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 598.266 ; gain = 416.797

---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 598.266 ; gain = 416.797

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

---------------------------------------------------------------------------------

Start Area Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Finished Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 598.266 ; gain = 416.797
---------------------------------------------------------------------------------

Finished Parallel Area Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 598.266 ; gain = 416.797

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 598.266 ; gain = 416.797
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 598.266 ; gain = 416.797
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 598.266 ; gain = 416.797

---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 598.266 ; gain = 416.797
---------------------------------------------------------------------------------


Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Finished Final Netlist Cleanup
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 598.266 ; gain = 416.797
---------------------------------------------------------------------------------


Report Check Netlist: 

+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 598.266 ; gain = 416.797
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

---------------------------------------------------------------------------------

Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 598.266 ; gain = 416.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 598.266 ; gain = 416.797
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 598.266 ; gain = 416.797
---------------------------------------------------------------------------------

---------------------------------------------------------------------------------

Start Writing Synthesis Report
---------------------------------------------------------------------------------


Report BlackBoxes: 
+------+-----------------------+----------+
|      |BlackBox name          |Instances |
+------+-----------------------+----------+
|1     |AnalogTriggerBlock_v2  |         4|
|2     |Trigger_Selector       |         4|
|3     |atan_phase_detector_x5 |         2|
|4     |lo                     |         2|
|5     |control                |         1|
|6     |substractor            |         1|
+------+-----------------------+----------+

Report Cell Usage: 
+------+------------------------------+------+
|      |Cell                          |Count |
+------+------------------------------+------+
|1     |AnalogTriggerBlock_v2_bbox    |     1|
|2     |AnalogTriggerBlock_v2_bbox_0  |     1|
|3     |AnalogTriggerBlock_v2_bbox_2  |     1|
|4     |AnalogTriggerBlock_v2_bbox_4  |     1|
|5     |Trigger_Selector_bbox         |     1|
|6     |Trigger_Selector_bbox_1       |     1|
|7     |Trigger_Selector_bbox_3       |     1|
|8     |Trigger_Selector_bbox_5       |     1|
|9     |atan_phase_detector_x5_bbox   |     1|
|10    |atan_phase_detector_x5_bbox_7 |     1|
|11    |control_bbox                  |     1|
|12    |lo_bbox                       |     1|
|13    |lo_bbox_6                     |     1|
|14    |substractor_bbox              |     1|
|15    |LUT1                          |     1|
|16    |LUT2                          |    10|
|17    |LUT3                          |     4|

|18    |LUT4                          |    36|
|19    |LUT5                          |    40|
|20    |LUT6                          |    54|
|21    |FDCE                          |    68|
|22    |FDRE                          |    68|
+------+------------------------------+------+

Report Instance Areas: 
+------+--------------+------------+------+
|      |Instance      |Module      |Cells |
+------+--------------+------------+------+
|1     |top           |            |  1118|
|2     |  Read_Mux_0  |Read_Mux    |    46|
|3     |  Reg_0       |Reg         |    36|
|4     |  Reg_1       |Reg_0       |    36|
|5     |  axi_dummy_0 |axi_dummy   |    40|
|6     |  axi_dummy_1 |axi_dummy_1 |    40|
|7     |  axi_dummy_2 |axi_dummy_2 |    40|
|8     |  axi_dummy_3 |axi_dummy_3 |    41|
+------+--------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 598.266 ; gain = 416.797
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1258 warnings.

Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 598.266 ; gain = 80.930

Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 598.266 ; gain = 416.797

INFO: [Project 1-571] Translating synthesized netlist

INFO: [Project 1-454] Reading design checkpoint 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/control/control.dcp' for cell 'control_0'

INFO: [Project 1-454] Reading design checkpoint 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/substractor/substractor.dcp' for cell 'substractor_0'

INFO: [Project 1-454] Reading design checkpoint 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.dcp' for cell 'atan_phase_detector_x5_0'

INFO: [Project 1-454] Reading design checkpoint 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/atan_phase_detector_x5/atan_phase_detector_x5.dcp' for cell 'atan_phase_detector_x5_1'

INFO: [Project 1-454] Reading design checkpoint 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/lo/lo.dcp' for cell 'lo_0'

INFO: [Project 1-454] Reading design checkpoint 'C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/lo/lo.dcp' for cell 'lo_1'

INFO: [Netlist 29-17] Analyzing 1686 Unisim elements for replacement

INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds

INFO: [Project 1-479] Netlist was created with Vivado 2015.2

INFO: [Project 1-570] Preparing netlist for logic optimization

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).

CRITICAL WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'AnalogTriggerBlock_v2' instantiated as 'Analog_trigger_0'. 4 instances of this cell are unresolved black boxes. [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/pr_module_ain500.vhd:363]

CRITICAL WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'Trigger_Selector' instantiated as 'trig_sel_0'. 4 instances of this cell are unresolved black boxes. [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/pr_module_ain500.vhd:379]

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.


INFO: [Common 17-83] Releasing license: Synthesis
60 Infos, 201 Warnings, 2 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 598.266 ; gain = 393.066

INFO: [Timing 38-35] Done setting XDC timing constraints.

write_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1093.961 ; gain = 495.695

INFO: [Common 17-206] Exiting Vivado at Mon Feb 13 14:42:27 2017...


=== Running: Checking implementation license ===

=== Running: Check local synthesized file ===

=== Running: Connection with Server ===
Connected to Server

=== Running: Send Implementation Request to Server ===
Configuration files have been sent to server.
WARNING: Default location for XILINX_VIVADO_HLS not found: 

****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source SD_PXE_AWG_Part.tcl -notrace

=== Running: user_synth ===
Command: open_checkpoint -part xc7k410tffg676-2 pr_module_ain500.dcp
WARNING: [Project 1-591] Current part 'xc7k410tffg676-2' is different from part 'xc7k160tffg676-2' stored in the checkpoint.  Please run report_drc, report_timing and report_power.
CRITICAL WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'AnalogTriggerBlock_v2' instantiated as 'Analog_trigger_0'. 4 instances of this cell are unresolved black boxes. [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/pr_module_ain500.vhd:363]
CRITICAL WARNING: [Project 1-560] Could not resolve non-primitive black box cell 'Trigger_Selector' instantiated as 'trig_sel_0'. 4 instances of this cell are unresolved black boxes. [C:/Users/User/AppData/Local/Temp/Signadyne/FPGAflow/PhaseDetx5_HVIports_WithWrite_2017-02-13T14_37_48.tmp/_/pr_module_ain500.vhd:379]
No Unisim elements were transformed.

open_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 566.699 ; gain = 379.578
write_checkpoint: Time (s): cpu = 00:00:21 ; elapsed = 00:00:19 . Memory (MB): peak = 1133.367 ; gain = 566.668
WARNING: Default location for XILINX_VIVADO_HLS not found: 

****** Vivado v2015.2 (64-bit)
  **** SW Build 1266856 on Fri Jun 26 16:35:25 MDT 2015
  **** IP Build 1264090 on Wed Jun 24 14:22:01 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source SD_PXE_AWG_VIVADO.tcl -notrace

=== Running: prepare_project ===

=== Running: open_checkpoint ===
Command: open_checkpoint static_base.dcp
WARNING: [Constraints 18-1079] Register PCIe/app/PIO_interface/PIO_EP_ins/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rd_rst_reg and PCIe/app/PIO_interface/PIO_EP_ins/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rd_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register PCIe/app/PIO_interface/PIO_EP_ins/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_reg and PCIe/app/PIO_interface/PIO_EP_ins/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register PCIe/CONFIG_BASE_Dev1k1/PR_ctrl/U1_ICAP_ctrl/flash_data_loader/ICAP_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg and PCIe/CONFIG_BASE_Dev1k1/PR_ctrl/U1_ICAP_ctrl/flash_data_loader/ICAP_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
Parsing XDC File [D:/bitgen_tmp/impl_PhaseDetx5_HVIports_WithWrite_2017_02_13T20_42_19/.Xil/Vivado-1000-WIN-PFQSFEN4RVS/dcp/SD_PXE_AIN_H000x_early.xdc]
Finished Parsing XDC File [D:/bitgen_tmp/impl_PhaseDetx5_HVIports_WithWrite_2017_02_13T20_42_19/.Xil/Vivado-1000-WIN-PFQSFEN4RVS/dcp/SD_PXE_AIN_H000x_early.xdc]
Parsing XDC File [D:/bitgen_tmp/impl_PhaseDetx5_HVIports_WithWrite_2017_02_13T20_42_19/.Xil/Vivado-1000-WIN-PFQSFEN4RVS/dcp/SD_PXE_AIN_H000x.xdc]
CRITICAL WARNING: [Constraints 18-1056] Clock 'TXOUTCLK' completely overrides clock 'PCIe/pcie_7x_v1_11_support_i/pcie_7x_v1_11_i/inst/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].gt_wrapper_i/gtx_channel.gtxe2_channel_i/TXOUTCLK'.
Resolution: Review the constraint files and remove the redundant clock definition(s). If the clock constraints are not saved in a file, you can first save the constraints to an XDC file and reload the design once the constraints have been corrected.
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
set_false_path: Time (s): cpu = 00:00:36 ; elapsed = 00:00:24 . Memory (MB): peak = 1741.004 ; gain = 637.094
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Resolution: To avoid ambiguous patterns, provide proper objects using get commands e.g. [get_nets xyz].
Finished Parsing XDC File [D:/bitgen_tmp/impl_PhaseDetx5_HVIports_WithWrite_2017_02_13T20_42_19/.Xil/Vivado-1000-WIN-PFQSFEN4RVS/dcp/SD_PXE_AIN_H000x.xdc]
Parsing XDC File [D:/bitgen_tmp/impl_PhaseDetx5_HVIports_WithWrite_2017_02_13T20_42_19/.Xil/Vivado-1000-WIN-PFQSFEN4RVS/dcp/SD_PXE_AIN_H000x_late.xdc]
Finished Parsing XDC File [D:/bitgen_tmp/impl_PhaseDetx5_HVIports_WithWrite_2017_02_13T20_42_19/.Xil/Vivado-1000-WIN-PFQSFEN4RVS/dcp/SD_PXE_AIN_H000x_late.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1960.727 ; gain = 162.609
Restored from archive | CPU: 12.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1960.727 ; gain = 162.609
  A total of 1168 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 12 instances
  IOBUFDS_DIFF_OUT_DCIEN => IOBUFDS_DIFF_OUT_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, OBUFTDS_DCIEN, OBUFTDS_DCIEN, INV): 8 instances
  IOBUF_DCIEN => IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 64 instances
  LUT6_2 => LUT6_2 (LUT5, LUT6): 19 instances
  OBUFDS => OBUFDS: 6 instances
  OBUFDS => OBUFDS_DUAL_BUF (OBUFDS, OBUFDS, INV): 1 instances
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 1026 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 32 instances

open_checkpoint: Time (s): cpu = 00:01:55 ; elapsed = 00:01:34 . Memory (MB): peak = 1960.727 ; gain = 1773.668
Command: read_checkpoint -cell Dev/pr_module pr_base.dcp
WARNING: [Constraints 18-1079] Register PCIe/app/PIO_interface/PIO_EP_ins/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rd_rst_reg and PCIe/app/PIO_interface/PIO_EP_ins/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rd_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register PCIe/app/PIO_interface/PIO_EP_ins/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_reg and PCIe/app/PIO_interface/PIO_EP_ins/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register PCIe/CONFIG_BASE_Dev1k1/PR_ctrl/U1_ICAP_ctrl/flash_data_loader/ICAP_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg and PCIe/CONFIG_BASE_Dev1k1/PR_ctrl/U1_ICAP_ctrl/flash_data_loader/ICAP_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
read_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:14 . Memory (MB): peak = 1960.727 ; gain = 0.000
Command: read_checkpoint -cell Dev/pr_module/pr_module pr_module_ain500_410.dcp
WARNING: [Constraints 18-1079] Register PCIe/app/PIO_interface/PIO_EP_ins/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rd_rst_reg and PCIe/app/PIO_interface/PIO_EP_ins/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rd_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register PCIe/app/PIO_interface/PIO_EP_ins/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_reg and PCIe/app/PIO_interface/PIO_EP_ins/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register PCIe/CONFIG_BASE_Dev1k1/PR_ctrl/U1_ICAP_ctrl/flash_data_loader/ICAP_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg and PCIe/CONFIG_BASE_Dev1k1/PR_ctrl/U1_ICAP_ctrl/flash_data_loader/ICAP_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
read_checkpoint: Time (s): cpu = 00:00:23 ; elapsed = 00:00:22 . Memory (MB): peak = 1960.727 ; gain = 0.000
Command: read_checkpoint -cell [get_cells -filter {IS_BLACKBOX && NAME == Dev/pr_module/pr_module/Analog_trigger_0} -hierarchical] D:/bitgen/Library/xc7k410tffg676-2/hardware/AIN_H3334/AnalogTriggerBlock_v2.dcp
WARNING: [Constraints 18-1079] Register PCIe/app/PIO_interface/PIO_EP_ins/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rd_rst_reg and PCIe/app/PIO_interface/PIO_EP_ins/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rd_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register PCIe/app/PIO_interface/PIO_EP_ins/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_reg and PCIe/app/PIO_interface/PIO_EP_ins/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register PCIe/CONFIG_BASE_Dev1k1/PR_ctrl/U1_ICAP_ctrl/flash_data_loader/ICAP_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg and PCIe/CONFIG_BASE_Dev1k1/PR_ctrl/U1_ICAP_ctrl/flash_data_loader/ICAP_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
read_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1960.727 ; gain = 0.000
Command: read_checkpoint -cell [get_cells -filter {IS_BLACKBOX && NAME == Dev/pr_module/pr_module/Analog_trigger_1} -hierarchical] D:/bitgen/Library/xc7k410tffg676-2/hardware/AIN_H3334/AnalogTriggerBlock_v2.dcp
WARNING: [filemgmt 56-12] File 'D:/bitgen/Library/xc7k410tffg676-2/hardware/AIN_H3334/AnalogTriggerBlock_v2.dcp' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [Constraints 18-1079] Register PCIe/app/PIO_interface/PIO_EP_ins/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rd_rst_reg and PCIe/app/PIO_interface/PIO_EP_ins/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rd_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register PCIe/app/PIO_interface/PIO_EP_ins/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_reg and PCIe/app/PIO_interface/PIO_EP_ins/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register PCIe/CONFIG_BASE_Dev1k1/PR_ctrl/U1_ICAP_ctrl/flash_data_loader/ICAP_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg and PCIe/CONFIG_BASE_Dev1k1/PR_ctrl/U1_ICAP_ctrl/flash_data_loader/ICAP_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
read_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1960.727 ; gain = 0.000
Command: read_checkpoint -cell [get_cells -filter {IS_BLACKBOX && NAME == Dev/pr_module/pr_module/Analog_trigger_2} -hierarchical] D:/bitgen/Library/xc7k410tffg676-2/hardware/AIN_H3334/AnalogTriggerBlock_v2.dcp
WARNING: [filemgmt 56-12] File 'D:/bitgen/Library/xc7k410tffg676-2/hardware/AIN_H3334/AnalogTriggerBlock_v2.dcp' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [Constraints 18-1079] Register PCIe/app/PIO_interface/PIO_EP_ins/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rd_rst_reg and PCIe/app/PIO_interface/PIO_EP_ins/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rd_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register PCIe/app/PIO_interface/PIO_EP_ins/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_reg and PCIe/app/PIO_interface/PIO_EP_ins/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register PCIe/CONFIG_BASE_Dev1k1/PR_ctrl/U1_ICAP_ctrl/flash_data_loader/ICAP_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg and PCIe/CONFIG_BASE_Dev1k1/PR_ctrl/U1_ICAP_ctrl/flash_data_loader/ICAP_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
read_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1960.727 ; gain = 0.000
Command: read_checkpoint -cell [get_cells -filter {IS_BLACKBOX && NAME == Dev/pr_module/pr_module/Analog_trigger_3} -hierarchical] D:/bitgen/Library/xc7k410tffg676-2/hardware/AIN_H3334/AnalogTriggerBlock_v2.dcp
WARNING: [filemgmt 56-12] File 'D:/bitgen/Library/xc7k410tffg676-2/hardware/AIN_H3334/AnalogTriggerBlock_v2.dcp' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [Constraints 18-1079] Register PCIe/app/PIO_interface/PIO_EP_ins/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rd_rst_reg and PCIe/app/PIO_interface/PIO_EP_ins/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rd_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register PCIe/app/PIO_interface/PIO_EP_ins/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_reg and PCIe/app/PIO_interface/PIO_EP_ins/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register PCIe/CONFIG_BASE_Dev1k1/PR_ctrl/U1_ICAP_ctrl/flash_data_loader/ICAP_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg and PCIe/CONFIG_BASE_Dev1k1/PR_ctrl/U1_ICAP_ctrl/flash_data_loader/ICAP_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
read_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1960.727 ; gain = 0.000
Command: read_checkpoint -cell [get_cells -filter {IS_BLACKBOX && NAME == Dev/pr_module/pr_module/trig_sel_0} -hierarchical] D:/bitgen/Library/xc7k410tffg676-2/hardware/AIN_H3334/Trigger_Selector.dcp
WARNING: [Constraints 18-1079] Register PCIe/app/PIO_interface/PIO_EP_ins/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rd_rst_reg and PCIe/app/PIO_interface/PIO_EP_ins/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rd_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register PCIe/app/PIO_interface/PIO_EP_ins/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_reg and PCIe/app/PIO_interface/PIO_EP_ins/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register PCIe/CONFIG_BASE_Dev1k1/PR_ctrl/U1_ICAP_ctrl/flash_data_loader/ICAP_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg and PCIe/CONFIG_BASE_Dev1k1/PR_ctrl/U1_ICAP_ctrl/flash_data_loader/ICAP_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
read_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1960.727 ; gain = 0.000
Command: read_checkpoint -cell [get_cells -filter {IS_BLACKBOX && NAME == Dev/pr_module/pr_module/trig_sel_1} -hierarchical] D:/bitgen/Library/xc7k410tffg676-2/hardware/AIN_H3334/Trigger_Selector.dcp
WARNING: [filemgmt 56-12] File 'D:/bitgen/Library/xc7k410tffg676-2/hardware/AIN_H3334/Trigger_Selector.dcp' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [Constraints 18-1079] Register PCIe/app/PIO_interface/PIO_EP_ins/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rd_rst_reg and PCIe/app/PIO_interface/PIO_EP_ins/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rd_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register PCIe/app/PIO_interface/PIO_EP_ins/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_reg and PCIe/app/PIO_interface/PIO_EP_ins/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register PCIe/CONFIG_BASE_Dev1k1/PR_ctrl/U1_ICAP_ctrl/flash_data_loader/ICAP_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg and PCIe/CONFIG_BASE_Dev1k1/PR_ctrl/U1_ICAP_ctrl/flash_data_loader/ICAP_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
read_checkpoint: Time (s): cpu = 00:00:17 ; elapsed = 00:00:16 . Memory (MB): peak = 1960.727 ; gain = 0.000
Command: read_checkpoint -cell [get_cells -filter {IS_BLACKBOX && NAME == Dev/pr_module/pr_module/trig_sel_2} -hierarchical] D:/bitgen/Library/xc7k410tffg676-2/hardware/AIN_H3334/Trigger_Selector.dcp
WARNING: [filemgmt 56-12] File 'D:/bitgen/Library/xc7k410tffg676-2/hardware/AIN_H3334/Trigger_Selector.dcp' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [Constraints 18-1079] Register PCIe/app/PIO_interface/PIO_EP_ins/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rd_rst_reg and PCIe/app/PIO_interface/PIO_EP_ins/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rd_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register PCIe/app/PIO_interface/PIO_EP_ins/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_reg and PCIe/app/PIO_interface/PIO_EP_ins/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register PCIe/CONFIG_BASE_Dev1k1/PR_ctrl/U1_ICAP_ctrl/flash_data_loader/ICAP_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg and PCIe/CONFIG_BASE_Dev1k1/PR_ctrl/U1_ICAP_ctrl/flash_data_loader/ICAP_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
read_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1960.727 ; gain = 0.000
Command: read_checkpoint -cell [get_cells -filter {IS_BLACKBOX && NAME == Dev/pr_module/pr_module/trig_sel_3} -hierarchical] D:/bitgen/Library/xc7k410tffg676-2/hardware/AIN_H3334/Trigger_Selector.dcp
WARNING: [filemgmt 56-12] File 'D:/bitgen/Library/xc7k410tffg676-2/hardware/AIN_H3334/Trigger_Selector.dcp' cannot be added to the project because it already exists in the project, skipping this file
WARNING: [Constraints 18-1079] Register PCIe/app/PIO_interface/PIO_EP_ins/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rd_rst_reg and PCIe/app/PIO_interface/PIO_EP_ins/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rd_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register PCIe/app/PIO_interface/PIO_EP_ins/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_reg and PCIe/app/PIO_interface/PIO_EP_ins/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register PCIe/CONFIG_BASE_Dev1k1/PR_ctrl/U1_ICAP_ctrl/flash_data_loader/ICAP_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg and PCIe/CONFIG_BASE_Dev1k1/PR_ctrl/U1_ICAP_ctrl/flash_data_loader/ICAP_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
read_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1960.727 ; gain = 0.000

=== Running: opt_design ===
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k410t'
Attempting to get a license: PartialReconfiguration
Feature available: PartialReconfiguration
Running DRC as a precondition to command opt_design

Starting DRC Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1960.727 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget

Phase 1 Retarget | Checksum: 12ab27d5e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:23 . Memory (MB): peak = 2052.156 ; gain = 0.211

Phase 2 Constant Propagation
Phase 2 Constant Propagation | Checksum: 8f98871f

Time (s): cpu = 00:00:40 ; elapsed = 00:00:40 . Memory (MB): peak = 2052.156 ; gain = 0.211

Phase 3 Sweep
Phase 3 Sweep | Checksum: 9302370e

Time (s): cpu = 00:01:29 ; elapsed = 00:01:30 . Memory (MB): peak = 2052.156 ; gain = 0.211

Starting Connectivity Check Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.344 . Memory (MB): peak = 2052.156 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 9302370e

Time (s): cpu = 00:01:30 ; elapsed = 00:01:30 . Memory (MB): peak = 2052.156 ; gain = 0.211
Implement Debug Cores | Checksum: f784430a
Logic Optimization | Checksum: fb75fb21

Starting Power Optimization Task
Ending Power Optimization Task | Checksum: 9302370e

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2131.586 ; gain = 79.430
135 Infos, 39 Warnings, 2 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:02:43 ; elapsed = 00:02:30 . Memory (MB): peak = 2131.586 ; gain = 170.859
general.maxThreads

=== Running: place_design ===
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k410t'
Running DRC as a precondition to command place_design
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][5]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][6]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][7]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][8]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][9]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][0]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][1]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][2]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][3]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][4]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][5]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][6]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][7]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][8]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][9]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][0]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][1]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][2]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][3]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][4]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/Q[0]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][5]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][6]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][7]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][8]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][9]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][0]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][1]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][2]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][3]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][4]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][5]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][6]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][7]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][8]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][9]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][0]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][1]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][2]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][3]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][4]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/Q[0]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][5]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][6]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][7]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][8]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][9]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][0]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][1]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][2]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][3]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][4]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][5]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][6]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][7]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][8]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][9]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][0]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][1]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][2]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][3]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][4]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/Q[0]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][5]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][6]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][7]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][8]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][9]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][0]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][1]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][2]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][3]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/gcc0.gc0.count_d1_reg[9][4]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][5]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][6]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][7]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][8]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][9]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][0]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[6] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][1]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[7] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][2]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[8] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][3]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[9] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/gc0.count_d1_reg[9][4]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/RSTRAMB (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/Q[0]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/DiscarterSamplesMuxDDR_inst/IF_DATA_128.PackFifo128_inst/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[10] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRA[5]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[11] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRA[6]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[12] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRA[7]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[13] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRA[8]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[14] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRA[9]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[5] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRA[0]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[6] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRA[1]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[7] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRA[2]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRA[3]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[9] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRA[4]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[10] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRB[5]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[11] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRB[6]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[12] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRB[7]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[13] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRB[8]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[8]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[14] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRB[9]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[9]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.
WARNING: [DRC 23-20] Rule violation (REQP-1839) RAMB36 async control check - The RAMB36E1 Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram has an input control pin Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRBWRADDR[5] (net: Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/ADDRB[0]) which is driven by a register (Dev/Inst_AIN_Block/DAQ_gen[0].Buffer_Control_inst/FifoAdd/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]) that has an active asychronous set or reset. This may cause corruption of the memory contents and/or read values when the set/reset is asserted and is not analyzed by the default static timing analysis. It is suggested to eliminate the use of a set/reset to registers driving this RAMB pin or else use a synchronous reset in which the assertion of the reset is timed by default.

Starting Placer Task

Phase 1 Placer Runtime Estimator
Phase 1 Placer Runtime Estimator | Checksum: 41fa83cb

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2477.168 ; gain = 0.000

Phase 2 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.344 . Memory (MB): peak = 2477.168 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.359 . Memory (MB): peak = 2477.168 ; gain = 0.000

Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 2.1.1 Pre-Place Cells
Phase 2.1.1 Pre-Place Cells | Checksum: 2eb27b6e

Time (s): cpu = 00:01:21 ; elapsed = 00:01:22 . Memory (MB): peak = 2477.168 ; gain = 0.000
WARNING: [Constraints 18-1079] Register PCIe/app/PIO_interface/PIO_EP_ins/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rd_rst_reg and PCIe/app/PIO_interface/PIO_EP_ins/RX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/rd_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register PCIe/app/PIO_interface/PIO_EP_ins/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_reg and PCIe/app/PIO_interface/PIO_EP_ins/TX_FIFO/U0/xst_fifo_generator/gconvfifo.rf/gbiv5.bi/rstbt/wr_rst_fb_4 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.
WARNING: [Constraints 18-1079] Register PCIe/CONFIG_BASE_Dev1k1/PR_ctrl/U1_ICAP_ctrl/flash_data_loader/ICAP_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_reg_reg and PCIe/CONFIG_BASE_Dev1k1/PR_ctrl/U1_ICAP_ctrl/flash_data_loader/ICAP_FIFO_inst/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.rcc.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.

Phase 2.1.2 IO & Clk Clean Up
Phase 2.1.2 IO & Clk Clean Up | Checksum: 2eb27b6e

Time (s): cpu = 00:02:31 ; elapsed = 00:02:22 . Memory (MB): peak = 2653.898 ; gain = 176.730

Phase 2.1.3 Implementation Feasibility check On IDelay
Phase 2.1.3 Implementation Feasibility check On IDelay | Checksum: 2eb27b6e

Time (s): cpu = 00:02:33 ; elapsed = 00:02:23 . Memory (MB): peak = 2653.898 ; gain = 176.730

Phase 2.1.4 Commit IO Placement
Phase 2.1.4 Commit IO Placement | Checksum: 2eb27b6e

Time (s): cpu = 00:02:34 ; elapsed = 00:02:24 . Memory (MB): peak = 2653.898 ; gain = 176.730
Phase 2.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 7beda491

Time (s): cpu = 00:02:34 ; elapsed = 00:02:24 . Memory (MB): peak = 2653.898 ; gain = 176.730

Phase 2.2 Build Placer Netlist Model

Phase 2.2.1 Place Init Design

Phase 2.2.1.1 Init Lut Pin Assignment
Phase 2.2.1.1 Init Lut Pin Assignment | Checksum: cccbf9a0

Time (s): cpu = 00:02:42 ; elapsed = 00:02:33 . Memory (MB): peak = 2696.969 ; gain = 219.801
Phase 2.2.1 Place Init Design | Checksum: dd1576f7

Time (s): cpu = 00:04:06 ; elapsed = 00:03:13 . Memory (MB): peak = 3221.379 ; gain = 744.211
Phase 2.2 Build Placer Netlist Model | Checksum: dd1576f7

Time (s): cpu = 00:04:07 ; elapsed = 00:03:13 . Memory (MB): peak = 3221.379 ; gain = 744.211

Phase 2.3 Constrain Clocks/Macros

Phase 2.3.1 Constrain Global/Regional Clocks
Phase 2.3.1 Constrain Global/Regional Clocks | Checksum: dd1576f7

Time (s): cpu = 00:04:07 ; elapsed = 00:03:14 . Memory (MB): peak = 3221.379 ; gain = 744.211
Phase 2.3 Constrain Clocks/Macros | Checksum: dd1576f7

Time (s): cpu = 00:04:08 ; elapsed = 00:03:15 . Memory (MB): peak = 3221.379 ; gain = 744.211

Phase 2.4 Place HD PartPins

Phase 2.4.1 Place OOC PartPins
Phase 2.4.1 Place OOC PartPins | Checksum: dd1576f7

Time (s): cpu = 00:04:08 ; elapsed = 00:03:15 . Memory (MB): peak = 3221.379 ; gain = 744.211

Phase 2.4.2 Constrain UC2 PartPins
Phase 2.4.2 Constrain UC2 PartPins | Checksum: dd1576f7

Time (s): cpu = 00:04:08 ; elapsed = 00:03:15 . Memory (MB): peak = 3221.379 ; gain = 744.211
Phase 2.4 Place HD PartPins | Checksum: dd1576f7

Time (s): cpu = 00:04:09 ; elapsed = 00:03:15 . Memory (MB): peak = 3221.379 ; gain = 744.211
Phase 2 Placer Initialization | Checksum: dd1576f7

Time (s): cpu = 00:04:09 ; elapsed = 00:03:16 . Memory (MB): peak = 3221.379 ; gain = 744.211

Phase 3 Global Placement
Phase 3 Global Placement | Checksum: 115916ae1

Time (s): cpu = 00:06:03 ; elapsed = 00:04:41 . Memory (MB): peak = 3274.105 ; gain = 796.938

Phase 4 Detail Placement

Phase 4.1 Commit Multi Column Macros
Phase 4.1 Commit Multi Column Macros | Checksum: 115916ae1

Time (s): cpu = 00:06:05 ; elapsed = 00:04:42 . Memory (MB): peak = 3274.105 ; gain = 796.938

Phase 4.2 Commit Most Macros & LUTRAMs
Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: ed3e4a91

Time (s): cpu = 00:06:36 ; elapsed = 00:04:58 . Memory (MB): peak = 3274.105 ; gain = 796.938

Phase 4.3 Area Swap Optimization
Phase 4.3 Area Swap Optimization | Checksum: 1d03872a9

Time (s): cpu = 00:06:38 ; elapsed = 00:04:59 . Memory (MB): peak = 3274.105 ; gain = 796.938

Phase 4.4 updateClock Trees: DP
Phase 4.4 updateClock Trees: DP | Checksum: 1d03872a9

Time (s): cpu = 00:06:38 ; elapsed = 00:04:59 . Memory (MB): peak = 3274.105 ; gain = 796.938

Phase 4.5 Timing Path Optimizer
Phase 4.5 Timing Path Optimizer | Checksum: 1bdf06056

Time (s): cpu = 00:06:54 ; elapsed = 00:05:06 . Memory (MB): peak = 3274.105 ; gain = 796.938

Phase 4.6 Small Shape Detail Placement

Phase 4.6.1 Commit Small Macros & Core Logic

Phase 4.6.1.1 setBudgets
Phase 4.6.1.1 setBudgets | Checksum: 17c90a232

Time (s): cpu = 00:06:54 ; elapsed = 00:05:07 . Memory (MB): peak = 3274.105 ; gain = 796.938

Phase 4.6.1.2 Commit Slice Clusters
Phase 4.6.1.2 Commit Slice Clusters | Checksum: 127eb5ce5

Time (s): cpu = 00:07:01 ; elapsed = 00:05:12 . Memory (MB): peak = 3274.105 ; gain = 796.938
Phase 4.6.1 Commit Small Macros & Core Logic | Checksum: 127eb5ce5

Time (s): cpu = 00:07:01 ; elapsed = 00:05:12 . Memory (MB): peak = 3274.105 ; gain = 796.938

Phase 4.6.2 Clock Restriction Legalization for Leaf Columns
Phase 4.6.2 Clock Restriction Legalization for Leaf Columns | Checksum: 127eb5ce5

Time (s): cpu = 00:07:03 ; elapsed = 00:05:13 . Memory (MB): peak = 3274.105 ; gain = 796.938

Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins
Phase 4.6.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 127eb5ce5

Time (s): cpu = 00:07:04 ; elapsed = 00:05:14 . Memory (MB): peak = 3274.105 ; gain = 796.938
Phase 4.6 Small Shape Detail Placement | Checksum: 127eb5ce5

Time (s): cpu = 00:07:04 ; elapsed = 00:05:15 . Memory (MB): peak = 3274.105 ; gain = 796.938

Phase 4.7 Re-assign LUT pins
Phase 4.7 Re-assign LUT pins | Checksum: 127eb5ce5

Time (s): cpu = 00:07:06 ; elapsed = 00:05:16 . Memory (MB): peak = 3274.105 ; gain = 796.938
Phase 4 Detail Placement | Checksum: 127eb5ce5

Time (s): cpu = 00:07:06 ; elapsed = 00:05:16 . Memory (MB): peak = 3274.105 ; gain = 796.938

Phase 5 Post Placement Optimization and Clean-Up

Phase 5.1 PCOPT Shape updates
Phase 5.1 PCOPT Shape updates | Checksum: 11efccdf2

Time (s): cpu = 00:07:08 ; elapsed = 00:05:17 . Memory (MB): peak = 3274.105 ; gain = 796.938

Phase 5.2 Post Commit Optimization

Phase 5.2.1 updateClock Trees: PCOPT
Phase 5.2.1 updateClock Trees: PCOPT | Checksum: 11efccdf2

Time (s): cpu = 00:07:08 ; elapsed = 00:05:18 . Memory (MB): peak = 3274.105 ; gain = 796.938

Phase 5.2.2 Post Placement Optimization

Phase 5.2.2.1 Post Placement Timing Optimization

Phase 5.2.2.1.1 Restore Best Placement
Phase 5.2.2.1.1 Restore Best Placement | Checksum: 147e45cd5

Time (s): cpu = 00:08:15 ; elapsed = 00:05:44 . Memory (MB): peak = 3274.105 ; gain = 796.938
Phase 5.2.2.1 Post Placement Timing Optimization | Checksum: 147e45cd5

Time (s): cpu = 00:08:16 ; elapsed = 00:05:44 . Memory (MB): peak = 3274.105 ; gain = 796.938
Phase 5.2.2 Post Placement Optimization | Checksum: 147e45cd5

Time (s): cpu = 00:08:16 ; elapsed = 00:05:45 . Memory (MB): peak = 3274.105 ; gain = 796.938
Phase 5.2 Post Commit Optimization | Checksum: 147e45cd5

Time (s): cpu = 00:08:16 ; elapsed = 00:05:45 . Memory (MB): peak = 3274.105 ; gain = 796.938

Phase 5.3 Sweep Clock Roots: Post-Placement
Phase 5.3 Sweep Clock Roots: Post-Placement | Checksum: 147e45cd5

Time (s): cpu = 00:08:17 ; elapsed = 00:05:45 . Memory (MB): peak = 3274.105 ; gain = 796.938

Phase 5.4 Post Placement Cleanup
Phase 5.4 Post Placement Cleanup | Checksum: 147e45cd5

Time (s): cpu = 00:08:17 ; elapsed = 00:05:46 . Memory (MB): peak = 3274.105 ; gain = 796.938

Phase 5.5 Placer Reporting

Phase 5.5.1 Restore STA
Phase 5.5.1 Restore STA | Checksum: 147e45cd5

Time (s): cpu = 00:08:18 ; elapsed = 00:05:46 . Memory (MB): peak = 3274.105 ; gain = 796.938
Phase 5.5 Placer Reporting | Checksum: 147e45cd5

Time (s): cpu = 00:08:18 ; elapsed = 00:05:46 . Memory (MB): peak = 3274.105 ; gain = 796.938

Phase 5.6 Final Placement Cleanup
Phase 5.6 Final Placement Cleanup | Checksum: 243c64932

Time (s): cpu = 00:08:18 ; elapsed = 00:05:47 . Memory (MB): peak = 3274.105 ; gain = 796.938
Phase 5 Post Placement Optimization and Clean-Up | Checksum: 243c64932

Time (s): cpu = 00:08:19 ; elapsed = 00:05:47 . Memory (MB): peak = 3274.105 ; gain = 796.938
Ending Placer Task | Checksum: 192c1e599

Time (s): cpu = 00:08:19 ; elapsed = 00:05:48 . Memory (MB): peak = 3274.105 ; gain = 796.938
149 Infos, 142 Warnings, 2 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:09:00 ; elapsed = 00:06:10 . Memory (MB): peak = 3274.105 ; gain = 1142.520
general.maxThreads

=== Running: route_design ===
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k410t'
Running DRC as a precondition to command route_design


Starting Routing Task

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: e71212b8

Time (s): cpu = 00:04:10 ; elapsed = 00:03:13 . Memory (MB): peak = 3274.105 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1274d057f

Time (s): cpu = 00:04:19 ; elapsed = 00:03:22 . Memory (MB): peak = 3274.105 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1274d057f

Time (s): cpu = 00:04:20 ; elapsed = 00:03:23 . Memory (MB): peak = 3274.105 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1ac9bb16c

Time (s): cpu = 00:06:41 ; elapsed = 00:04:20 . Memory (MB): peak = 3274.105 ; gain = 0.000

Phase 2 Router Initialization | Checksum: 1d5f2bbee

Time (s): cpu = 00:07:41 ; elapsed = 00:04:43 . Memory (MB): peak = 3279.855 ; gain = 5.750

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 220f01c88

Time (s): cpu = 00:08:00 ; elapsed = 00:04:50 . Memory (MB): peak = 3279.855 ; gain = 5.750

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 467
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 147ba0c2b

Time (s): cpu = 00:09:16 ; elapsed = 00:05:22 . Memory (MB): peak = 3279.855 ; gain = 5.750


Phase 4.1.2 GlobIterForTiming

Phase 4.1.2.1 Update Timing
Phase 4.1.2.1 Update Timing | Checksum: 1ce0bd014

Time (s): cpu = 00:09:42 ; elapsed = 00:05:34 . Memory (MB): peak = 3279.855 ; gain = 5.750

Phase 4.1.2.2 Fast Budgeting
Phase 4.1.2.2 Fast Budgeting | Checksum: 1a31c0ebe

Time (s): cpu = 00:09:48 ; elapsed = 00:05:40 . Memory (MB): peak = 3279.855 ; gain = 5.750
Phase 4.1.2 GlobIterForTiming | Checksum: 19e115439

Time (s): cpu = 00:09:51 ; elapsed = 00:05:42 . Memory (MB): peak = 3279.855 ; gain = 5.750
Phase 4.1 Global Iteration 0 | Checksum: 19e115439

Time (s): cpu = 00:09:51 ; elapsed = 00:05:43 . Memory (MB): peak = 3279.855 ; gain = 5.750
Phase 4 Rip-up And Reroute | Checksum: 19e115439

Time (s): cpu = 00:09:52 ; elapsed = 00:05:43 . Memory (MB): peak = 3279.855 ; gain = 5.750

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 18d9330c7

Time (s): cpu = 00:10:19 ; elapsed = 00:05:56 . Memory (MB): peak = 3279.855 ; gain = 5.750

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 18d9330c7

Time (s): cpu = 00:10:22 ; elapsed = 00:05:57 . Memory (MB): peak = 3279.855 ; gain = 5.750

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 18d9330c7

Time (s): cpu = 00:10:22 ; elapsed = 00:05:57 . Memory (MB): peak = 3279.855 ; gain = 5.750
Phase 5 Delay and Skew Optimization | Checksum: 18d9330c7

Time (s): cpu = 00:10:23 ; elapsed = 00:05:57 . Memory (MB): peak = 3279.855 ; gain = 5.750

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 143658202

Time (s): cpu = 00:11:02 ; elapsed = 00:06:14 . Memory (MB): peak = 3279.855 ; gain = 5.750

Phase 6 Post Hold Fix | Checksum: 1cb610ac1

Time (s): cpu = 00:11:03 ; elapsed = 00:06:14 . Memory (MB): peak = 3279.855 ; gain = 5.750

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.642924 %
  Global Horizontal Routing Utilization  = 0.740638 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 57.6577%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 56.7568%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 67.6471%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 57.3529%, No Congested Regions.
Phase 7 Route finalize | Checksum: 11c3a421a

Time (s): cpu = 00:11:04 ; elapsed = 00:06:15 . Memory (MB): peak = 3279.855 ; gain = 5.750

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 11c3a421a

Time (s): cpu = 00:11:04 ; elapsed = 00:06:15 . Memory (MB): peak = 3279.855 ; gain = 5.750

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1aac0ad8a

Time (s): cpu = 00:11:21 ; elapsed = 00:06:32 . Memory (MB): peak = 3279.855 ; gain = 5.750

Phase 10 Post Router Timing

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1aac0ad8a

Time (s): cpu = 00:11:21 ; elapsed = 00:06:32 . Memory (MB): peak = 3279.855 ; gain = 5.750

Time (s): cpu = 00:11:56 ; elapsed = 00:07:08 . Memory (MB): peak = 3279.855 ; gain = 5.750

Routing Is Done.
163 Infos, 143 Warnings, 2 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:12:35 ; elapsed = 00:07:29 . Memory (MB): peak = 3279.855 ; gain = 5.750
general.maxThreads
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:01:18 ; elapsed = 00:00:27 . Memory (MB): peak = 3279.855 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:01:35 ; elapsed = 00:00:45 . Memory (MB): peak = 3279.855 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.328 . Memory (MB): peak = 3279.855 ; gain = 0.000

=== Running: write_bitstream ===
Attempting to get a license for feature 'Implementation' and/or device 'xc7k410t'
Running DRC as a precondition to command write_bitstream
WARNING: [DRC 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:

 set_property CFGBVS value1 [current_design]
 #where value1 is either VCCO or GND

 set_property CONFIG_VOLTAGE value2 [current_design]
 #where value2 is the voltage provided to configuration bank 0

Refer to the device configuration user guide for more information.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP Dev/Inst_Sequencer/Gen_ALU[0].inst_ALU/ALU_ADD input A B C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP Dev/Inst_Sequencer/Gen_ALU[1].inst_ALU/ALU_ADD input A B C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP Dev/pr_module/pr_module/Analog_trigger_0/Inst_Sub48_1/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input A B C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP Dev/pr_module/pr_module/Analog_trigger_0/Inst_Sub48_2/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input A B C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP Dev/pr_module/pr_module/Analog_trigger_0/Inst_Sub48_3/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input B C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP Dev/pr_module/pr_module/Analog_trigger_1/Inst_Sub48_1/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input A B C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP Dev/pr_module/pr_module/Analog_trigger_1/Inst_Sub48_2/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input A B C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP Dev/pr_module/pr_module/Analog_trigger_1/Inst_Sub48_3/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input B C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP Dev/pr_module/pr_module/Analog_trigger_2/Inst_Sub48_1/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input A B C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP Dev/pr_module/pr_module/Analog_trigger_2/Inst_Sub48_2/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input A B C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP Dev/pr_module/pr_module/Analog_trigger_2/Inst_Sub48_3/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input B C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP Dev/pr_module/pr_module/Analog_trigger_3/Inst_Sub48_1/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input A B C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP Dev/pr_module/pr_module/Analog_trigger_3/Inst_Sub48_2/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input A B C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP Dev/pr_module/pr_module/Analog_trigger_3/Inst_Sub48_3/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive input B C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP Dev/pr_module/pr_module/atan_phase_detector_x5_0/I_filter/coeff_dsp/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP Dev/pr_module/pr_module/atan_phase_detector_x5_0/Q_filter/coeff_dsp/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP Dev/pr_module/pr_module/atan_phase_detector_x5_0/mult_gen[0].cos_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP Dev/pr_module/pr_module/atan_phase_detector_x5_0/mult_gen[0].sin_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP Dev/pr_module/pr_module/atan_phase_detector_x5_0/mult_gen[1].cos_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP Dev/pr_module/pr_module/atan_phase_detector_x5_0/mult_gen[1].sin_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP Dev/pr_module/pr_module/atan_phase_detector_x5_0/mult_gen[2].cos_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP Dev/pr_module/pr_module/atan_phase_detector_x5_0/mult_gen[2].sin_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP Dev/pr_module/pr_module/atan_phase_detector_x5_0/mult_gen[3].cos_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP Dev/pr_module/pr_module/atan_phase_detector_x5_0/mult_gen[3].sin_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP Dev/pr_module/pr_module/atan_phase_detector_x5_0/mult_gen[4].cos_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP Dev/pr_module/pr_module/atan_phase_detector_x5_0/mult_gen[4].sin_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP Dev/pr_module/pr_module/atan_phase_detector_x5_1/I_filter/coeff_dsp/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP Dev/pr_module/pr_module/atan_phase_detector_x5_1/Q_filter/coeff_dsp/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP Dev/pr_module/pr_module/atan_phase_detector_x5_1/mult_gen[0].cos_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP Dev/pr_module/pr_module/atan_phase_detector_x5_1/mult_gen[0].sin_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP Dev/pr_module/pr_module/atan_phase_detector_x5_1/mult_gen[1].cos_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP Dev/pr_module/pr_module/atan_phase_detector_x5_1/mult_gen[1].sin_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP Dev/pr_module/pr_module/atan_phase_detector_x5_1/mult_gen[2].cos_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP Dev/pr_module/pr_module/atan_phase_detector_x5_1/mult_gen[2].sin_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP Dev/pr_module/pr_module/atan_phase_detector_x5_1/mult_gen[3].cos_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP Dev/pr_module/pr_module/atan_phase_detector_x5_1/mult_gen[3].sin_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP Dev/pr_module/pr_module/atan_phase_detector_x5_1/mult_gen[4].cos_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP Dev/pr_module/pr_module/atan_phase_detector_x5_1/mult_gen[4].sin_mult/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive input C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP Dev/pr_module/pr_module/lo_0/loChan1/mImag_reg input A C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP Dev/pr_module/pr_module/lo_0/loChan1/mReal_reg input A C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP Dev/pr_module/pr_module/lo_0/loChan2/mImag_reg input A C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP Dev/pr_module/pr_module/lo_0/loChan2/mReal_reg input A C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP Dev/pr_module/pr_module/lo_0/loChan3/mImag_reg input A C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP Dev/pr_module/pr_module/lo_0/loChan3/mReal_reg input A C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP Dev/pr_module/pr_module/lo_0/loChan4/mImag_reg input A C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP Dev/pr_module/pr_module/lo_0/loChan4/mReal_reg input A C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP Dev/pr_module/pr_module/lo_0/loChan5/mImag_reg input A C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP Dev/pr_module/pr_module/lo_0/loChan5/mReal_reg input A C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP Dev/pr_module/pr_module/lo_0/phaseGen/aDiv5_reg input B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP Dev/pr_module/pr_module/lo_1/loChan1/mImag_reg input A C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP Dev/pr_module/pr_module/lo_1/loChan1/mReal_reg input A C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP Dev/pr_module/pr_module/lo_1/loChan2/mImag_reg input A C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP Dev/pr_module/pr_module/lo_1/loChan2/mReal_reg input A C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP Dev/pr_module/pr_module/lo_1/loChan3/mImag_reg input A C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP Dev/pr_module/pr_module/lo_1/loChan3/mReal_reg input A C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP Dev/pr_module/pr_module/lo_1/loChan4/mImag_reg input A C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP Dev/pr_module/pr_module/lo_1/loChan4/mReal_reg input A C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP Dev/pr_module/pr_module/lo_1/loChan5/mImag_reg input A C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP Dev/pr_module/pr_module/lo_1/loChan5/mReal_reg input A C is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPIP-1) Input pipelining - DSP Dev/pr_module/pr_module/lo_1/phaseGen/aDiv5_reg input B is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP Dev/Inst_AIN_Block/Gen_GainOffsetBlock[0].Inst_AIN_GainOffsetBock/Gen_DSP_AxBpC[0].Inst_DSP_AxBpC/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP Dev/Inst_AIN_Block/Gen_GainOffsetBlock[0].Inst_AIN_GainOffsetBock/Gen_DSP_AxBpC[1].Inst_DSP_AxBpC/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP Dev/Inst_AIN_Block/Gen_GainOffsetBlock[0].Inst_AIN_GainOffsetBock/Gen_DSP_AxBpC[2].Inst_DSP_AxBpC/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP Dev/Inst_AIN_Block/Gen_GainOffsetBlock[0].Inst_AIN_GainOffsetBock/Gen_DSP_AxBpC[3].Inst_DSP_AxBpC/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP Dev/Inst_AIN_Block/Gen_GainOffsetBlock[0].Inst_AIN_GainOffsetBock/Gen_DSP_AxBpC[4].Inst_DSP_AxBpC/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP Dev/Inst_AIN_Block/Gen_GainOffsetBlock[1].Inst_AIN_GainOffsetBock/Gen_DSP_AxBpC[0].Inst_DSP_AxBpC/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP Dev/Inst_AIN_Block/Gen_GainOffsetBlock[1].Inst_AIN_GainOffsetBock/Gen_DSP_AxBpC[1].Inst_DSP_AxBpC/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP Dev/Inst_AIN_Block/Gen_GainOffsetBlock[1].Inst_AIN_GainOffsetBock/Gen_DSP_AxBpC[2].Inst_DSP_AxBpC/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP Dev/Inst_AIN_Block/Gen_GainOffsetBlock[1].Inst_AIN_GainOffsetBock/Gen_DSP_AxBpC[3].Inst_DSP_AxBpC/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP Dev/Inst_AIN_Block/Gen_GainOffsetBlock[1].Inst_AIN_GainOffsetBock/Gen_DSP_AxBpC[4].Inst_DSP_AxBpC/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP Dev/Inst_AIN_Block/Gen_GainOffsetBlock[2].Inst_AIN_GainOffsetBock/Gen_DSP_AxBpC[0].Inst_DSP_AxBpC/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP Dev/Inst_AIN_Block/Gen_GainOffsetBlock[2].Inst_AIN_GainOffsetBock/Gen_DSP_AxBpC[1].Inst_DSP_AxBpC/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP Dev/Inst_AIN_Block/Gen_GainOffsetBlock[2].Inst_AIN_GainOffsetBock/Gen_DSP_AxBpC[2].Inst_DSP_AxBpC/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP Dev/Inst_AIN_Block/Gen_GainOffsetBlock[2].Inst_AIN_GainOffsetBock/Gen_DSP_AxBpC[3].Inst_DSP_AxBpC/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP Dev/Inst_AIN_Block/Gen_GainOffsetBlock[2].Inst_AIN_GainOffsetBock/Gen_DSP_AxBpC[4].Inst_DSP_AxBpC/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP Dev/Inst_AIN_Block/Gen_GainOffsetBlock[3].Inst_AIN_GainOffsetBock/Gen_DSP_AxBpC[0].Inst_DSP_AxBpC/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP Dev/Inst_AIN_Block/Gen_GainOffsetBlock[3].Inst_AIN_GainOffsetBock/Gen_DSP_AxBpC[1].Inst_DSP_AxBpC/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP Dev/Inst_AIN_Block/Gen_GainOffsetBlock[3].Inst_AIN_GainOffsetBock/Gen_DSP_AxBpC[2].Inst_DSP_AxBpC/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP Dev/Inst_AIN_Block/Gen_GainOffsetBlock[3].Inst_AIN_GainOffsetBock/Gen_DSP_AxBpC[3].Inst_DSP_AxBpC/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP Dev/Inst_AIN_Block/Gen_GainOffsetBlock[3].Inst_AIN_GainOffsetBock/Gen_DSP_AxBpC[4].Inst_DSP_AxBpC/U0/i_synth/i_synth_option.i_synth_model/opt_7series.i_uniwrap/i_primitive output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP Dev/Inst_Sequencer/Gen_ALU[0].inst_ALU/ALU_ADD output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP Dev/Inst_Sequencer/Gen_ALU[0].inst_ALU/Gen_Div1.ALU_DIV/DSP_MULSUB0 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP Dev/Inst_Sequencer/Gen_ALU[0].inst_ALU/Gen_Div1.ALU_DIV/DSP_MULSUB1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP Dev/Inst_Sequencer/Gen_ALU[0].inst_ALU/Gen_Sqrt1.ALU_SQRT/DSP_MULSUB0 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP Dev/Inst_Sequencer/Gen_ALU[0].inst_ALU/Gen_Sqrt1.ALU_SQRT/DSP_MULSUB1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP Dev/Inst_Sequencer/Gen_ALU[1].inst_ALU/ALU_ADD output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP Dev/Inst_Sequencer/Gen_ALU[1].inst_ALU/Gen_Div1.ALU_DIV/DSP_MULSUB0 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP Dev/Inst_Sequencer/Gen_ALU[1].inst_ALU/Gen_Div1.ALU_DIV/DSP_MULSUB1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP Dev/Inst_Sequencer/Gen_ALU[1].inst_ALU/Gen_Sqrt1.ALU_SQRT/DSP_MULSUB0 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP Dev/Inst_Sequencer/Gen_ALU[1].inst_ALU/Gen_Sqrt1.ALU_SQRT/DSP_MULSUB1 output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP Dev/pr_module/pr_module/Analog_trigger_0/Inst_Sub48_1/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP Dev/pr_module/pr_module/Analog_trigger_0/Inst_Sub48_2/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP Dev/pr_module/pr_module/Analog_trigger_0/Inst_Sub48_3/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP Dev/pr_module/pr_module/Analog_trigger_1/Inst_Sub48_1/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP Dev/pr_module/pr_module/Analog_trigger_1/Inst_Sub48_2/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP Dev/pr_module/pr_module/Analog_trigger_1/Inst_Sub48_3/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP Dev/pr_module/pr_module/Analog_trigger_2/Inst_Sub48_1/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP Dev/pr_module/pr_module/Analog_trigger_2/Inst_Sub48_2/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
WARNING: [DRC 23-20] Rule violation (DPOP-1) Output pipelining - DSP Dev/pr_module/pr_module/Analog_trigger_2/Inst_Sub48_3/U0/xst_addsub/xbip_addsub.i_a_b_nogrowth.i_xbip_addsub/addsub_usecase.i_addsub/i_synth_option.i_synth_model/opt_vx7.i_uniwrap/i_primitive output P is not pipelined. Pipelining DSP48 output will improve performance. Both multiplier/adder output can be pipelined.
Partition "pblock_pr_ain500" Reconfigurable Module "Dev/pr_module"
Process Partition "pblock_pr_ain500"
Loading data files...
Loading site data...
Loading route data...
Processing options...
Partition "pblock_pr_ain500" has RESET_AFTER_RECONFIG = TRUE.
Creating bitmap...
Creating bitstream...
Writing bitstream ./firmware.bit...
Writing bitstream ./firmware.bin...
write_bitstream: Time (s): cpu = 00:03:35 ; elapsed = 00:02:59 . Memory (MB): peak = 3408.242 ; gain = 128.387
Qt: Untested Windows version 6.2 detected!
D:/bitgen_tmp/impl_PhaseDetx5_HVIports_WithWrite_2017_02_13T20_42_19/firmware.sdbin generated!

=== Completed Successfully ===

TOTAL ELAPSED TIME: 30:07

Utilization Design Information
------------------------------

+-------------------------+------+-------+-----------+-------+
|        Site Type        | Used | Fixed | Available | Util% |
+-------------------------+------+-------+-----------+-------+
| Slice                   | 2980 |     0 |     63550 |  4.69 |
| Slice LUTs              | 7941 |     0 |    254200 |  3.12 |
|   LUT as Logic          | 7925 |     0 |    254200 |  3.12 |
|   LUT as Memory         |   16 |     0 |     90600 |  0.02 |
| Slice Registers         | 8392 |     0 |    508400 |  1.65 |
|   Register as Flip Flop | 8320 |     0 |    508400 |  1.64 |
|   Register as Latch     |   72 |     0 |    508400 |  0.01 |
| Block RAM Tile          |   20 |     0 |       795 |  2.52 |
| DSPs                    |   58 |     0 |      1540 |  3.77 |
+-------------------------+------+-------+-----------+-------+


