$date
	Thu Jul 13 19:02:47 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module tb $end
$var wire 4 ! out [3:0] $end
$var reg 1 " clk $end
$var reg 1 # enable $end
$var reg 1 $ reset $end
$var reg 1 % up_down $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # enable $end
$var wire 1 $ reset $end
$var wire 1 % up_down $end
$var reg 4 & out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx &
x%
1$
0#
0"
bx !
$end
#5000
b0 !
b0 &
1"
#10000
0"
#15000
1"
#20000
0"
1%
1#
0$
#25000
b1 !
b1 &
1"
#30000
0"
#35000
b10 !
b10 &
1"
#40000
0"
#45000
b11 !
b11 &
1"
#50000
0"
#55000
b100 !
b100 &
1"
#60000
0"
#65000
b101 !
b101 &
1"
#70000
0"
#75000
b110 !
b110 &
1"
#80000
0"
#85000
b111 !
b111 &
1"
#90000
0"
#95000
b1000 !
b1000 &
1"
#100000
0"
0%
#105000
b111 !
b111 &
1"
#110000
0"
#115000
b110 !
b110 &
1"
#120000
0"
#125000
b101 !
b101 &
1"
#130000
0"
#135000
b100 !
b100 &
1"
#140000
0"
#145000
b11 !
b11 &
1"
#150000
0"
#155000
b10 !
b10 &
1"
#160000
0"
#165000
b1 !
b1 &
1"
#170000
0"
#175000
b0 !
b0 &
1"
#180000
0"
#185000
b1111 !
b1111 &
1"
#190000
0"
#195000
b1110 !
b1110 &
1"
#200000
0"
1%
#205000
b1111 !
b1111 &
1"
#210000
0"
#215000
b0 !
b0 &
1"
#220000
0"
#225000
b1 !
b1 &
1"
#230000
0"
#235000
b10 !
b10 &
1"
#240000
0"
#245000
b11 !
b11 &
1"
#250000
0"
