$date
	Sat Oct 22 20:08:09 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#126738
b1 &
b1 %
1$
b1 !
1"
#126739
0"
#126742
1#
#126746
b0 &
b0 %
0#
0$
#1118080
b10101 !
1"
#1118082
b10101 &
b10101 %
1$
#1118083
0"
#1118086
b1000000 &
b1000000 %
#1118090
b100000 &
b100000 %
#1118094
b10000 &
b10000 %
#1118098
b1000 &
b1000 %
#1118102
b100 &
b100 %
#1118106
b10 &
b10 %
#1118110
b1 &
1#
b1 %
#1118114
b0 &
b0 %
0#
0$
#2080974
b1110 &
b1110 %
1$
b1110 !
1"
#2080975
0"
#2080978
b111 &
b111 %
#2080982
b10110 &
b10110 %
#2080986
b1011 &
b1011 %
#2080990
b100010 &
b100010 %
#2080994
b10001 &
b10001 %
#2080998
b110100 &
b110100 %
#2081002
b11010 &
b11010 %
#2081006
b1101 &
b1101 %
#2081010
b101000 &
b101000 %
#2081014
b10100 &
b10100 %
#2081018
b1010 &
b1010 %
#2081022
b101 &
b101 %
#2081026
b10000 &
b10000 %
#2081030
b1000 &
b1000 %
#2081034
b100 &
b100 %
#2081038
b10 &
b10 %
#2081042
b1 &
b1 %
1#
#2081046
b0 &
0#
b0 %
0$
#4500012
