### Solutions

一

(B)(C)(B)(B)(D)  (C)(A)(C)(C)(A)

(B)(A)(D)(A)(C)  (C)(C)(A)(A)(A)

(C)(A)(C)(A)(C)  (C)(C)(B)(B)(D)

(A)(C)(D)(C)(D)

二

(1) For every 4 sequential iterations, in the first iteration, c[i], a[i], b[i] will bring a cache miss, the later three iterations have no cache misses.

$ \left[ (L + 100 + 100 + 100) + L + L + L \right] / 4 = L + 75 $
Or
$ 512L + (128 + 128 + 128) * 100 / 512 = L + 75, \quad 512 / 4 = 128 $

(2) Each block has 16 elements. For every 16 sequential iterations, in the first iteration, c[i], a[i], b[i] will bring a cache miss, the later 15 iterations have no cache misses.

$ \left[ (L + 100 + 100 + 100) + L * 15 \right] / 16 = L + 18.75 $
or
$ \left[ 512L + (32 + 32 + 32) * 100 \right] / 512 = L + 18.75 $
$ 512 / 16 = 32 $

(3) Each block has 16 elements, but small cache leads to conflict between c[i], a[i], b[i].

- a[i] miss, b[i] miss replace a[i], c[i] write miss replaced b[i], next [a[i+1] miss again replace c[i] leads to c[i] write back.

- C[0] - C[510] write back total 511 write back

$ \left[ (L + 100 + 100 + 100) * 16 + 100 * 15 \right] / 16 = L + 393.75 $
or
$ \left[ 512L + (100 + 100 + 100) * 512 + 100 * 511 \right] = L + 300 + 99.8 $
or
$ L + 400 $ a[i], b[i] read miss, c[i] write miss, c[i] write back

三

(1) （整理者注：经讨论有同学认为本题答案有误，请自行甄别）

| instruction | operand    | issue | read operand | execution | write result |
| ----------- | ---------- | ----- | ------------ | --------- | ------------ |
| div         | x2, x3, x4 | 1     | 2            | 3-42      | 43           |
| mul         | x1, x5, x6 | 2     | 3            | 4-13      | 14           |
| add         | x3, x7, x8 | 3     | 4            | 5         | 6            |
| mul         | x1, x1, x3 | 14    | 15           | 16-25     | 26           |
| sub         | x4, x1, x5 | 15    | 27           | 28        | 29           |
| sub         | x1, x4, x2 | 30    | 31           | 32        | 33           |

(2)

| instruction | operand    | issue | execution | write result | commit |
| ----------- | ---------- | ----- | --------- | ------------ | ------ |
| div         | x2, x3, x4 | 1     | 2         | 42           | 43     |
| mul         | x1, x5, x6 | 2     | 3         | 13           | 44     |
| add         | x3, x7, x8 | 3     | 4         | 5            | 45     |
| mul         | x1, x1, x3 | 14    | 15        | 25           | 46     |
| sub         | x4, x1, x5 | 15    | 26        | 27           | 47     |
| sub         | x1, x4, x2 | 28    | 43        | 44           | 48     |

四

(1)

- 200: {}, U;
- 208: {P0}, S
- 210: {P1, P2}, S
- 218: {P0}, E

(2) P2 read 218

- P2 send ReadMiss to P1
- P1 send Fetch 218 to P0
- P0 write back 218, 1218 to P1, modify cache "B3, E, 218, 1218" to "B3, S, 218, 1218"
- P1 modify directory "M1, 218, {P0}, E," to "M1, 218, {P0, P2}, S"
- P1 datareply back to P2, 218, 1218
- P2 modify cache: "B3, I, 318, 0318" to "B3, S, 218, 1218"

(3) P0 Write 210 with value 8888.

- P0 send writemiss 210 to P1
- P1 send invalidate to P1, P2,
- P1 modify cache "B2, S, 210, 0210" to "B2, I, 210, 0210", sendback ACK to P1
- P2 modify cache "B2, S, 210, 0210" to "B2, I, 210, 0210", sendback ACK to P1
- P1 modify directory "M1, 210, {P1, P2}, S" to "M1, 210, {P0}, E"
- P1 dataReply 210, 0210 to P0
- P0 modify cache "B2, S, 310, 0310" to "B2, E, 210, 8888"