{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 18 14:24:14 2017 " "Info: Processing started: Thu May 18 14:24:14 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Exp7_Top -c Exp7_Top --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Exp7_Top -c Exp7_Top --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clock " "Info: Assuming node \"Clock\" is an undefined clock" {  } { { "Exp7_Top.v" "" { Text "E:/EE342 DSD/my_codes/lab9_bus/Exp7_Top.v" 14 -1 0 } } { "c:/altera/91/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clock register Reg8bit:R2\|FFstore\[7\] register Reg8bit:R3\|FFstore\[7\] 197.67 MHz 5.059 ns Internal " "Info: Clock \"Clock\" has Internal fmax of 197.67 MHz between source register \"Reg8bit:R2\|FFstore\[7\]\" and destination register \"Reg8bit:R3\|FFstore\[7\]\" (period= 5.059 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.798 ns + Longest register register " "Info: + Longest register to register delay is 4.798 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Reg8bit:R2\|FFstore\[7\] 1 REG LC_X9_Y5_N4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y5_N4; Fanout = 1; REG Node = 'Reg8bit:R2\|FFstore\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg8bit:R2|FFstore[7] } "NODE_NAME" } } { "reg8bit.v" "" { Text "E:/EE342 DSD/my_codes/lab9_bus/reg8bit.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.270 ns) + CELL(0.114 ns) 1.384 ns Dbus\[7\]~16 2 COMB LC_X9_Y4_N0 1 " "Info: 2: + IC(1.270 ns) + CELL(0.114 ns) = 1.384 ns; Loc. = LC_X9_Y4_N0; Fanout = 1; COMB Node = 'Dbus\[7\]~16'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.384 ns" { Reg8bit:R2|FFstore[7] Dbus[7]~16 } "NODE_NAME" } } { "Exp7_Top.v" "" { Text "E:/EE342 DSD/my_codes/lab9_bus/Exp7_Top.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.213 ns) + CELL(0.114 ns) 2.711 ns Dbus\[7\]~17 3 COMB LC_X9_Y5_N7 3 " "Info: 3: + IC(1.213 ns) + CELL(0.114 ns) = 2.711 ns; Loc. = LC_X9_Y5_N7; Fanout = 3; COMB Node = 'Dbus\[7\]~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { Dbus[7]~16 Dbus[7]~17 } "NODE_NAME" } } { "Exp7_Top.v" "" { Text "E:/EE342 DSD/my_codes/lab9_bus/Exp7_Top.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.442 ns) + CELL(0.292 ns) 3.445 ns Dbus\[7\]~26 4 COMB LC_X9_Y5_N4 2 " "Info: 4: + IC(0.442 ns) + CELL(0.292 ns) = 3.445 ns; Loc. = LC_X9_Y5_N4; Fanout = 2; COMB Node = 'Dbus\[7\]~26'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.734 ns" { Dbus[7]~17 Dbus[7]~26 } "NODE_NAME" } } { "Exp7_Top.v" "" { Text "E:/EE342 DSD/my_codes/lab9_bus/Exp7_Top.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.238 ns) + CELL(0.115 ns) 4.798 ns Reg8bit:R3\|FFstore\[7\] 5 REG LC_X9_Y4_N0 1 " "Info: 5: + IC(1.238 ns) + CELL(0.115 ns) = 4.798 ns; Loc. = LC_X9_Y4_N0; Fanout = 1; REG Node = 'Reg8bit:R3\|FFstore\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.353 ns" { Dbus[7]~26 Reg8bit:R3|FFstore[7] } "NODE_NAME" } } { "reg8bit.v" "" { Text "E:/EE342 DSD/my_codes/lab9_bus/reg8bit.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.635 ns ( 13.23 % ) " "Info: Total cell delay = 0.635 ns ( 13.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.163 ns ( 86.77 % ) " "Info: Total interconnect delay = 4.163 ns ( 86.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.798 ns" { Reg8bit:R2|FFstore[7] Dbus[7]~16 Dbus[7]~17 Dbus[7]~26 Reg8bit:R3|FFstore[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.798 ns" { Reg8bit:R2|FFstore[7] {} Dbus[7]~16 {} Dbus[7]~17 {} Dbus[7]~26 {} Reg8bit:R3|FFstore[7] {} } { 0.000ns 1.270ns 1.213ns 0.442ns 1.238ns } { 0.000ns 0.114ns 0.114ns 0.292ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.730 ns + Shortest register " "Info: + Shortest clock path from clock \"Clock\" to destination register is 2.730 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Clock 1 CLK PIN_17 24 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 24; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Exp7_Top.v" "" { Text "E:/EE342 DSD/my_codes/lab9_bus/Exp7_Top.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.550 ns) + CELL(0.711 ns) 2.730 ns Reg8bit:R3\|FFstore\[7\] 2 REG LC_X9_Y4_N0 1 " "Info: 2: + IC(0.550 ns) + CELL(0.711 ns) = 2.730 ns; Loc. = LC_X9_Y4_N0; Fanout = 1; REG Node = 'Reg8bit:R3\|FFstore\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.261 ns" { Clock Reg8bit:R3|FFstore[7] } "NODE_NAME" } } { "reg8bit.v" "" { Text "E:/EE342 DSD/my_codes/lab9_bus/reg8bit.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 79.85 % ) " "Info: Total cell delay = 2.180 ns ( 79.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.550 ns ( 20.15 % ) " "Info: Total interconnect delay = 0.550 ns ( 20.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.730 ns" { Clock Reg8bit:R3|FFstore[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.730 ns" { Clock {} Clock~out0 {} Reg8bit:R3|FFstore[7] {} } { 0.000ns 0.000ns 0.550ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.730 ns - Longest register " "Info: - Longest clock path from clock \"Clock\" to source register is 2.730 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Clock 1 CLK PIN_17 24 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 24; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Exp7_Top.v" "" { Text "E:/EE342 DSD/my_codes/lab9_bus/Exp7_Top.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.550 ns) + CELL(0.711 ns) 2.730 ns Reg8bit:R2\|FFstore\[7\] 2 REG LC_X9_Y5_N4 1 " "Info: 2: + IC(0.550 ns) + CELL(0.711 ns) = 2.730 ns; Loc. = LC_X9_Y5_N4; Fanout = 1; REG Node = 'Reg8bit:R2\|FFstore\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.261 ns" { Clock Reg8bit:R2|FFstore[7] } "NODE_NAME" } } { "reg8bit.v" "" { Text "E:/EE342 DSD/my_codes/lab9_bus/reg8bit.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 79.85 % ) " "Info: Total cell delay = 2.180 ns ( 79.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.550 ns ( 20.15 % ) " "Info: Total interconnect delay = 0.550 ns ( 20.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.730 ns" { Clock Reg8bit:R2|FFstore[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.730 ns" { Clock {} Clock~out0 {} Reg8bit:R2|FFstore[7] {} } { 0.000ns 0.000ns 0.550ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.730 ns" { Clock Reg8bit:R3|FFstore[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.730 ns" { Clock {} Clock~out0 {} Reg8bit:R3|FFstore[7] {} } { 0.000ns 0.000ns 0.550ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.730 ns" { Clock Reg8bit:R2|FFstore[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.730 ns" { Clock {} Clock~out0 {} Reg8bit:R2|FFstore[7] {} } { 0.000ns 0.000ns 0.550ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "reg8bit.v" "" { Text "E:/EE342 DSD/my_codes/lab9_bus/reg8bit.v" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "reg8bit.v" "" { Text "E:/EE342 DSD/my_codes/lab9_bus/reg8bit.v" 11 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.798 ns" { Reg8bit:R2|FFstore[7] Dbus[7]~16 Dbus[7]~17 Dbus[7]~26 Reg8bit:R3|FFstore[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.798 ns" { Reg8bit:R2|FFstore[7] {} Dbus[7]~16 {} Dbus[7]~17 {} Dbus[7]~26 {} Reg8bit:R3|FFstore[7] {} } { 0.000ns 1.270ns 1.213ns 0.442ns 1.238ns } { 0.000ns 0.114ns 0.114ns 0.292ns 0.115ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.730 ns" { Clock Reg8bit:R3|FFstore[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.730 ns" { Clock {} Clock~out0 {} Reg8bit:R3|FFstore[7] {} } { 0.000ns 0.000ns 0.550ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.730 ns" { Clock Reg8bit:R2|FFstore[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.730 ns" { Clock {} Clock~out0 {} Reg8bit:R2|FFstore[7] {} } { 0.000ns 0.000ns 0.550ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Reg8bit:R3\|FFstore\[0\] Sel3 Clock 10.439 ns register " "Info: tsu for register \"Reg8bit:R3\|FFstore\[0\]\" (data pin = \"Sel3\", clock pin = \"Clock\") is 10.439 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "13.132 ns + Longest pin register " "Info: + Longest pin to register delay is 13.132 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Sel3 1 PIN PIN_26 2 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_26; Fanout = 2; PIN Node = 'Sel3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sel3 } "NODE_NAME" } } { "Exp7_Top.v" "" { Text "E:/EE342 DSD/my_codes/lab9_bus/Exp7_Top.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.027 ns) + CELL(0.442 ns) 7.938 ns Reg8bit:R3\|Dio~0 2 COMB LC_X9_Y4_N8 10 " "Info: 2: + IC(6.027 ns) + CELL(0.442 ns) = 7.938 ns; Loc. = LC_X9_Y4_N8; Fanout = 10; COMB Node = 'Reg8bit:R3\|Dio~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.469 ns" { Sel3 Reg8bit:R3|Dio~0 } "NODE_NAME" } } { "reg8bit.v" "" { Text "E:/EE342 DSD/my_codes/lab9_bus/reg8bit.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.347 ns) + CELL(0.590 ns) 9.875 ns Dbus\[0\]~0 3 COMB LC_X10_Y5_N4 1 " "Info: 3: + IC(1.347 ns) + CELL(0.590 ns) = 9.875 ns; Loc. = LC_X10_Y5_N4; Fanout = 1; COMB Node = 'Dbus\[0\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.937 ns" { Reg8bit:R3|Dio~0 Dbus[0]~0 } "NODE_NAME" } } { "Exp7_Top.v" "" { Text "E:/EE342 DSD/my_codes/lab9_bus/Exp7_Top.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.255 ns) + CELL(0.114 ns) 11.244 ns Dbus\[0\]~2 4 COMB LC_X10_Y6_N4 3 " "Info: 4: + IC(1.255 ns) + CELL(0.114 ns) = 11.244 ns; Loc. = LC_X10_Y6_N4; Fanout = 3; COMB Node = 'Dbus\[0\]~2'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.369 ns" { Dbus[0]~0 Dbus[0]~2 } "NODE_NAME" } } { "Exp7_Top.v" "" { Text "E:/EE342 DSD/my_codes/lab9_bus/Exp7_Top.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.114 ns) 11.698 ns Dbus\[0\]~19 5 COMB LC_X10_Y6_N5 2 " "Info: 5: + IC(0.340 ns) + CELL(0.114 ns) = 11.698 ns; Loc. = LC_X10_Y6_N5; Fanout = 2; COMB Node = 'Dbus\[0\]~19'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.454 ns" { Dbus[0]~2 Dbus[0]~19 } "NODE_NAME" } } { "Exp7_Top.v" "" { Text "E:/EE342 DSD/my_codes/lab9_bus/Exp7_Top.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.319 ns) + CELL(0.115 ns) 13.132 ns Reg8bit:R3\|FFstore\[0\] 6 REG LC_X10_Y5_N4 1 " "Info: 6: + IC(1.319 ns) + CELL(0.115 ns) = 13.132 ns; Loc. = LC_X10_Y5_N4; Fanout = 1; REG Node = 'Reg8bit:R3\|FFstore\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.434 ns" { Dbus[0]~19 Reg8bit:R3|FFstore[0] } "NODE_NAME" } } { "reg8bit.v" "" { Text "E:/EE342 DSD/my_codes/lab9_bus/reg8bit.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.844 ns ( 21.66 % ) " "Info: Total cell delay = 2.844 ns ( 21.66 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.288 ns ( 78.34 % ) " "Info: Total interconnect delay = 10.288 ns ( 78.34 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "13.132 ns" { Sel3 Reg8bit:R3|Dio~0 Dbus[0]~0 Dbus[0]~2 Dbus[0]~19 Reg8bit:R3|FFstore[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "13.132 ns" { Sel3 {} Sel3~out0 {} Reg8bit:R3|Dio~0 {} Dbus[0]~0 {} Dbus[0]~2 {} Dbus[0]~19 {} Reg8bit:R3|FFstore[0] {} } { 0.000ns 0.000ns 6.027ns 1.347ns 1.255ns 0.340ns 1.319ns } { 0.000ns 1.469ns 0.442ns 0.590ns 0.114ns 0.114ns 0.115ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns + " "Info: + Micro setup delay of destination is 0.037 ns" {  } { { "reg8bit.v" "" { Text "E:/EE342 DSD/my_codes/lab9_bus/reg8bit.v" 11 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.730 ns - Shortest register " "Info: - Shortest clock path from clock \"Clock\" to destination register is 2.730 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Clock 1 CLK PIN_17 24 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 24; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Exp7_Top.v" "" { Text "E:/EE342 DSD/my_codes/lab9_bus/Exp7_Top.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.550 ns) + CELL(0.711 ns) 2.730 ns Reg8bit:R3\|FFstore\[0\] 2 REG LC_X10_Y5_N4 1 " "Info: 2: + IC(0.550 ns) + CELL(0.711 ns) = 2.730 ns; Loc. = LC_X10_Y5_N4; Fanout = 1; REG Node = 'Reg8bit:R3\|FFstore\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.261 ns" { Clock Reg8bit:R3|FFstore[0] } "NODE_NAME" } } { "reg8bit.v" "" { Text "E:/EE342 DSD/my_codes/lab9_bus/reg8bit.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 79.85 % ) " "Info: Total cell delay = 2.180 ns ( 79.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.550 ns ( 20.15 % ) " "Info: Total interconnect delay = 0.550 ns ( 20.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.730 ns" { Clock Reg8bit:R3|FFstore[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.730 ns" { Clock {} Clock~out0 {} Reg8bit:R3|FFstore[0] {} } { 0.000ns 0.000ns 0.550ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "13.132 ns" { Sel3 Reg8bit:R3|Dio~0 Dbus[0]~0 Dbus[0]~2 Dbus[0]~19 Reg8bit:R3|FFstore[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "13.132 ns" { Sel3 {} Sel3~out0 {} Reg8bit:R3|Dio~0 {} Dbus[0]~0 {} Dbus[0]~2 {} Dbus[0]~19 {} Reg8bit:R3|FFstore[0] {} } { 0.000ns 0.000ns 6.027ns 1.347ns 1.255ns 0.340ns 1.319ns } { 0.000ns 1.469ns 0.442ns 0.590ns 0.114ns 0.114ns 0.115ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.730 ns" { Clock Reg8bit:R3|FFstore[0] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.730 ns" { Clock {} Clock~out0 {} Reg8bit:R3|FFstore[0] {} } { 0.000ns 0.000ns 0.550ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clock DioExt\[7\] Reg8bit:R2\|FFstore\[7\] 11.515 ns register " "Info: tco from clock \"Clock\" to destination pin \"DioExt\[7\]\" through register \"Reg8bit:R2\|FFstore\[7\]\" is 11.515 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock source 2.730 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to source register is 2.730 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Clock 1 CLK PIN_17 24 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 24; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Exp7_Top.v" "" { Text "E:/EE342 DSD/my_codes/lab9_bus/Exp7_Top.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.550 ns) + CELL(0.711 ns) 2.730 ns Reg8bit:R2\|FFstore\[7\] 2 REG LC_X9_Y5_N4 1 " "Info: 2: + IC(0.550 ns) + CELL(0.711 ns) = 2.730 ns; Loc. = LC_X9_Y5_N4; Fanout = 1; REG Node = 'Reg8bit:R2\|FFstore\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.261 ns" { Clock Reg8bit:R2|FFstore[7] } "NODE_NAME" } } { "reg8bit.v" "" { Text "E:/EE342 DSD/my_codes/lab9_bus/reg8bit.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 79.85 % ) " "Info: Total cell delay = 2.180 ns ( 79.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.550 ns ( 20.15 % ) " "Info: Total interconnect delay = 0.550 ns ( 20.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.730 ns" { Clock Reg8bit:R2|FFstore[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.730 ns" { Clock {} Clock~out0 {} Reg8bit:R2|FFstore[7] {} } { 0.000ns 0.000ns 0.550ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns + " "Info: + Micro clock to output delay of source is 0.224 ns" {  } { { "reg8bit.v" "" { Text "E:/EE342 DSD/my_codes/lab9_bus/reg8bit.v" 11 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.561 ns + Longest register pin " "Info: + Longest register to pin delay is 8.561 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Reg8bit:R2\|FFstore\[7\] 1 REG LC_X9_Y5_N4 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X9_Y5_N4; Fanout = 1; REG Node = 'Reg8bit:R2\|FFstore\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Reg8bit:R2|FFstore[7] } "NODE_NAME" } } { "reg8bit.v" "" { Text "E:/EE342 DSD/my_codes/lab9_bus/reg8bit.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.270 ns) + CELL(0.114 ns) 1.384 ns Dbus\[7\]~16 2 COMB LC_X9_Y4_N0 1 " "Info: 2: + IC(1.270 ns) + CELL(0.114 ns) = 1.384 ns; Loc. = LC_X9_Y4_N0; Fanout = 1; COMB Node = 'Dbus\[7\]~16'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.384 ns" { Reg8bit:R2|FFstore[7] Dbus[7]~16 } "NODE_NAME" } } { "Exp7_Top.v" "" { Text "E:/EE342 DSD/my_codes/lab9_bus/Exp7_Top.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.213 ns) + CELL(0.114 ns) 2.711 ns Dbus\[7\]~17 3 COMB LC_X9_Y5_N7 3 " "Info: 3: + IC(1.213 ns) + CELL(0.114 ns) = 2.711 ns; Loc. = LC_X9_Y5_N7; Fanout = 3; COMB Node = 'Dbus\[7\]~17'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { Dbus[7]~16 Dbus[7]~17 } "NODE_NAME" } } { "Exp7_Top.v" "" { Text "E:/EE342 DSD/my_codes/lab9_bus/Exp7_Top.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.726 ns) + CELL(2.124 ns) 8.561 ns DioExt\[7\] 4 PIN PIN_107 0 " "Info: 4: + IC(3.726 ns) + CELL(2.124 ns) = 8.561 ns; Loc. = PIN_107; Fanout = 0; PIN Node = 'DioExt\[7\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.850 ns" { Dbus[7]~17 DioExt[7] } "NODE_NAME" } } { "Exp7_Top.v" "" { Text "E:/EE342 DSD/my_codes/lab9_bus/Exp7_Top.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.352 ns ( 27.47 % ) " "Info: Total cell delay = 2.352 ns ( 27.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.209 ns ( 72.53 % ) " "Info: Total interconnect delay = 6.209 ns ( 72.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.561 ns" { Reg8bit:R2|FFstore[7] Dbus[7]~16 Dbus[7]~17 DioExt[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.561 ns" { Reg8bit:R2|FFstore[7] {} Dbus[7]~16 {} Dbus[7]~17 {} DioExt[7] {} } { 0.000ns 1.270ns 1.213ns 3.726ns } { 0.000ns 0.114ns 0.114ns 2.124ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.730 ns" { Clock Reg8bit:R2|FFstore[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.730 ns" { Clock {} Clock~out0 {} Reg8bit:R2|FFstore[7] {} } { 0.000ns 0.000ns 0.550ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "8.561 ns" { Reg8bit:R2|FFstore[7] Dbus[7]~16 Dbus[7]~17 DioExt[7] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "8.561 ns" { Reg8bit:R2|FFstore[7] {} Dbus[7]~16 {} Dbus[7]~17 {} DioExt[7] {} } { 0.000ns 1.270ns 1.213ns 3.726ns } { 0.000ns 0.114ns 0.114ns 2.124ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "Sel3 DioExt\[1\] 16.757 ns Longest " "Info: Longest tpd from source pin \"Sel3\" to destination pin \"DioExt\[1\]\" is 16.757 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Sel3 1 PIN PIN_26 2 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_26; Fanout = 2; PIN Node = 'Sel3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Sel3 } "NODE_NAME" } } { "Exp7_Top.v" "" { Text "E:/EE342 DSD/my_codes/lab9_bus/Exp7_Top.v" 15 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.027 ns) + CELL(0.442 ns) 7.938 ns Reg8bit:R3\|Dio~0 2 COMB LC_X9_Y4_N8 10 " "Info: 2: + IC(6.027 ns) + CELL(0.442 ns) = 7.938 ns; Loc. = LC_X9_Y4_N8; Fanout = 10; COMB Node = 'Reg8bit:R3\|Dio~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "6.469 ns" { Sel3 Reg8bit:R3|Dio~0 } "NODE_NAME" } } { "reg8bit.v" "" { Text "E:/EE342 DSD/my_codes/lab9_bus/reg8bit.v" 8 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.351 ns) + CELL(0.590 ns) 9.879 ns Dbus\[1\]~4 3 COMB LC_X10_Y5_N5 1 " "Info: 3: + IC(1.351 ns) + CELL(0.590 ns) = 9.879 ns; Loc. = LC_X10_Y5_N5; Fanout = 1; COMB Node = 'Dbus\[1\]~4'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.941 ns" { Reg8bit:R3|Dio~0 Dbus[1]~4 } "NODE_NAME" } } { "Exp7_Top.v" "" { Text "E:/EE342 DSD/my_codes/lab9_bus/Exp7_Top.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.246 ns) + CELL(0.114 ns) 11.239 ns Dbus\[1\]~5 4 COMB LC_X10_Y6_N6 3 " "Info: 4: + IC(1.246 ns) + CELL(0.114 ns) = 11.239 ns; Loc. = LC_X10_Y6_N6; Fanout = 3; COMB Node = 'Dbus\[1\]~5'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.360 ns" { Dbus[1]~4 Dbus[1]~5 } "NODE_NAME" } } { "Exp7_Top.v" "" { Text "E:/EE342 DSD/my_codes/lab9_bus/Exp7_Top.v" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.394 ns) + CELL(2.124 ns) 16.757 ns DioExt\[1\] 5 PIN PIN_106 0 " "Info: 5: + IC(3.394 ns) + CELL(2.124 ns) = 16.757 ns; Loc. = PIN_106; Fanout = 0; PIN Node = 'DioExt\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "5.518 ns" { Dbus[1]~5 DioExt[1] } "NODE_NAME" } } { "Exp7_Top.v" "" { Text "E:/EE342 DSD/my_codes/lab9_bus/Exp7_Top.v" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.739 ns ( 28.28 % ) " "Info: Total cell delay = 4.739 ns ( 28.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "12.018 ns ( 71.72 % ) " "Info: Total interconnect delay = 12.018 ns ( 71.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "16.757 ns" { Sel3 Reg8bit:R3|Dio~0 Dbus[1]~4 Dbus[1]~5 DioExt[1] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "16.757 ns" { Sel3 {} Sel3~out0 {} Reg8bit:R3|Dio~0 {} Dbus[1]~4 {} Dbus[1]~5 {} DioExt[1] {} } { 0.000ns 0.000ns 6.027ns 1.351ns 1.246ns 3.394ns } { 0.000ns 1.469ns 0.442ns 0.590ns 0.114ns 2.124ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Reg8bit:R3\|FFstore\[6\] RnW3 Clock -1.707 ns register " "Info: th for register \"Reg8bit:R3\|FFstore\[6\]\" (data pin = \"RnW3\", clock pin = \"Clock\") is -1.707 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clock destination 2.730 ns + Longest register " "Info: + Longest clock path from clock \"Clock\" to destination register is 2.730 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns Clock 1 CLK PIN_17 24 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_17; Fanout = 24; CLK Node = 'Clock'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "Exp7_Top.v" "" { Text "E:/EE342 DSD/my_codes/lab9_bus/Exp7_Top.v" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.550 ns) + CELL(0.711 ns) 2.730 ns Reg8bit:R3\|FFstore\[6\] 2 REG LC_X9_Y4_N2 1 " "Info: 2: + IC(0.550 ns) + CELL(0.711 ns) = 2.730 ns; Loc. = LC_X9_Y4_N2; Fanout = 1; REG Node = 'Reg8bit:R3\|FFstore\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.261 ns" { Clock Reg8bit:R3|FFstore[6] } "NODE_NAME" } } { "reg8bit.v" "" { Text "E:/EE342 DSD/my_codes/lab9_bus/reg8bit.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 79.85 % ) " "Info: Total cell delay = 2.180 ns ( 79.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.550 ns ( 20.15 % ) " "Info: Total interconnect delay = 0.550 ns ( 20.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.730 ns" { Clock Reg8bit:R3|FFstore[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.730 ns" { Clock {} Clock~out0 {} Reg8bit:R3|FFstore[6] {} } { 0.000ns 0.000ns 0.550ns } { 0.000ns 1.469ns 0.711ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.015 ns + " "Info: + Micro hold delay of destination is 0.015 ns" {  } { { "reg8bit.v" "" { Text "E:/EE342 DSD/my_codes/lab9_bus/reg8bit.v" 11 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.452 ns - Shortest pin register " "Info: - Shortest pin to register delay is 4.452 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns RnW3 1 PIN PIN_16 3 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_16; Fanout = 3; PIN Node = 'RnW3'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { RnW3 } "NODE_NAME" } } { "Exp7_Top.v" "" { Text "E:/EE342 DSD/my_codes/lab9_bus/Exp7_Top.v" 16 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.364 ns) + CELL(0.292 ns) 3.125 ns Reg8bit:R3\|FFstore\[0\]~0 2 COMB LC_X9_Y4_N1 8 " "Info: 2: + IC(1.364 ns) + CELL(0.292 ns) = 3.125 ns; Loc. = LC_X9_Y4_N1; Fanout = 8; COMB Node = 'Reg8bit:R3\|FFstore\[0\]~0'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.656 ns" { RnW3 Reg8bit:R3|FFstore[0]~0 } "NODE_NAME" } } { "reg8bit.v" "" { Text "E:/EE342 DSD/my_codes/lab9_bus/reg8bit.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.460 ns) + CELL(0.867 ns) 4.452 ns Reg8bit:R3\|FFstore\[6\] 3 REG LC_X9_Y4_N2 1 " "Info: 3: + IC(0.460 ns) + CELL(0.867 ns) = 4.452 ns; Loc. = LC_X9_Y4_N2; Fanout = 1; REG Node = 'Reg8bit:R3\|FFstore\[6\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { Reg8bit:R3|FFstore[0]~0 Reg8bit:R3|FFstore[6] } "NODE_NAME" } } { "reg8bit.v" "" { Text "E:/EE342 DSD/my_codes/lab9_bus/reg8bit.v" 11 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.628 ns ( 59.03 % ) " "Info: Total cell delay = 2.628 ns ( 59.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.824 ns ( 40.97 % ) " "Info: Total interconnect delay = 1.824 ns ( 40.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.452 ns" { RnW3 Reg8bit:R3|FFstore[0]~0 Reg8bit:R3|FFstore[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.452 ns" { RnW3 {} RnW3~out0 {} Reg8bit:R3|FFstore[0]~0 {} Reg8bit:R3|FFstore[6] {} } { 0.000ns 0.000ns 1.364ns 0.460ns } { 0.000ns 1.469ns 0.292ns 0.867ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.730 ns" { Clock Reg8bit:R3|FFstore[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "2.730 ns" { Clock {} Clock~out0 {} Reg8bit:R3|FFstore[6] {} } { 0.000ns 0.000ns 0.550ns } { 0.000ns 1.469ns 0.711ns } "" } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "4.452 ns" { RnW3 Reg8bit:R3|FFstore[0]~0 Reg8bit:R3|FFstore[6] } "NODE_NAME" } } { "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91/quartus/bin/Technology_Viewer.qrui" "4.452 ns" { RnW3 {} RnW3~out0 {} Reg8bit:R3|FFstore[0]~0 {} Reg8bit:R3|FFstore[6] {} } { 0.000ns 0.000ns 1.364ns 0.460ns } { 0.000ns 1.469ns 0.292ns 0.867ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "205 " "Info: Peak virtual memory: 205 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 18 14:24:14 2017 " "Info: Processing ended: Thu May 18 14:24:14 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
