ncverilog: 11.10-s072: (c) Copyright 1995-2013 Cadence Design Systems, Inc.
TOOL:	ncverilog	11.10-s072: Started on Apr 29, 2016 at 19:23:43 CST
ncverilog
	./testbench.v
	./square_root_finder.v
	+define+RTL
	+access+rw
Recompiling... reason: file './testbench.v' is newer than expected.
	expected: Fri Apr 29 19:11:22 2016
	actual:   Fri Apr 29 19:23:39 2016
file: ./testbench.v
	module worklib.testbench:v
		errors: 0, warnings: 0
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Building instance overlay tables: .................... Done
	Generating native compiled code:
		worklib.testbench:v <0x4f446aa4>
			streams:   6, words:  3349
	Loading native compiled code:     .................... Done
	Building instance specific data structures.
	Design hierarchy summary:
		                 Instances  Unique
		Modules:                 2       2
		Registers:              13      13
		Scalar wires:            2       -
		Vectored wires:          3       -
		Always blocks:           7       7
		Initial blocks:          2       2
		Cont. assignments:       1       2
		Pseudo assignments:      3       3
		Simulation timescale:  1ps
	Writing initial simulation snapshot: worklib.testbench:v
Loading snapshot worklib.testbench:v .................... Done
*Novas* Loading libsscore_ius111.so
ncsim> source /usr/cad/cadence/INCISIV/cur/tools/inca/files/ncsimrc
ncsim> run
Novas FSDB Dumper for IUS, Release 2012.01, Linux, 01/13/2012
Copyright (C) 1996 - 2012 by SpringSoft, Inc.
***********************************************************************
*  WARNING -                                                          *
*  The FSDB dumper support is still in beta stage for the simulator   *
*  version that you are running. For any abnormal behavior, please    *
*  contact SpringSoft support at support@springsoft.com for           *
*  assistance.                                                        *
***********************************************************************
*Novas* : Create FSDB file 'square_root_finder.fsdb'
*Novas* : Begin traversing the scopes, layer (0).
*Novas* : End of traversing.
Simulation complete via $finish(1) at time 4970 NS + 0
./testbench.v:28     #1500 $finish;
ncsim> exit
TOOL:	ncverilog	11.10-s072: Exiting on Apr 29, 2016 at 19:24:09 CST  (total: 00:00:26)
