Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (win64) Build 1412921 Wed Nov 18 09:43:45 MST 2015
| Date         : Sun Apr 10 13:11:36 2016
| Host         : DETI-PC0018 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file BD_counter_display_wrapper_timing_summary_routed.rpt -rpx BD_counter_display_wrapper_timing_summary_routed.rpx
| Design       : BD_counter_display_wrapper
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 32 register/latch pins with no clock driven by root clock pin: BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[26]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.431        0.000                      0                   44        0.254        0.000                      0                   44        4.500        0.000                       0                    45  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.431        0.000                      0                   44        0.254        0.000                      0                   44        4.500        0.000                       0                    45  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.431ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.254ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.431ns  (required time - arrival time)
  Source:                 BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.573ns  (logic 2.034ns (79.056%)  route 0.539ns (20.944%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.691ns = ( 14.691 - 10.000 ) 
    Source Clock Delay      (SCD):    4.983ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.624     4.983    BD_counter_display_i/TopCounterN_0/U0/clock_div/clk
    SLICE_X52Y91         FDRE                                         r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.456     5.439 r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[1]/Q
                         net (fo=1, routed)           0.539     5.978    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg_n_0_[1]
    SLICE_X52Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.652 r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.652    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[0]_i_1_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.766 r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.766    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[4]_i_1_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.880 r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.880    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[8]_i_1_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.994 r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.994    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[12]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.108 r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.108    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[16]_i_1_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.222 r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.222    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[20]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.556 r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.556    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[24]_i_1_n_6
    SLICE_X52Y97         FDRE                                         r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.505    14.691    BD_counter_display_i/TopCounterN_0/U0/clock_div/clk
    SLICE_X52Y97         FDRE                                         r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[25]/C
                         clock pessimism              0.269    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X52Y97         FDRE (Setup_fdre_C_D)        0.062    14.986    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[25]
  -------------------------------------------------------------------
                         required time                         14.986    
                         arrival time                          -7.556    
  -------------------------------------------------------------------
                         slack                                  7.431    

Slack (MET) :             7.526ns  (required time - arrival time)
  Source:                 BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.478ns  (logic 1.939ns (78.253%)  route 0.539ns (21.747%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.691ns = ( 14.691 - 10.000 ) 
    Source Clock Delay      (SCD):    4.983ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.624     4.983    BD_counter_display_i/TopCounterN_0/U0/clock_div/clk
    SLICE_X52Y91         FDRE                                         r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.456     5.439 r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[1]/Q
                         net (fo=1, routed)           0.539     5.978    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg_n_0_[1]
    SLICE_X52Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.652 r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.652    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[0]_i_1_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.766 r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.766    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[4]_i_1_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.880 r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.880    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[8]_i_1_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.994 r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.994    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[12]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.108 r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.108    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[16]_i_1_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.222 r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.222    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[20]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.461 r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.461    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[24]_i_1_n_5
    SLICE_X52Y97         FDRE                                         r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.505    14.691    BD_counter_display_i/TopCounterN_0/U0/clock_div/clk
    SLICE_X52Y97         FDRE                                         r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[26]/C
                         clock pessimism              0.269    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X52Y97         FDRE (Setup_fdre_C_D)        0.062    14.986    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[26]
  -------------------------------------------------------------------
                         required time                         14.986    
                         arrival time                          -7.461    
  -------------------------------------------------------------------
                         slack                                  7.526    

Slack (MET) :             7.542ns  (required time - arrival time)
  Source:                 BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.462ns  (logic 1.923ns (78.112%)  route 0.539ns (21.888%))
  Logic Levels:           7  (CARRY4=7)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.691ns = ( 14.691 - 10.000 ) 
    Source Clock Delay      (SCD):    4.983ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.624     4.983    BD_counter_display_i/TopCounterN_0/U0/clock_div/clk
    SLICE_X52Y91         FDRE                                         r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.456     5.439 r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[1]/Q
                         net (fo=1, routed)           0.539     5.978    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg_n_0_[1]
    SLICE_X52Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.652 r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.652    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[0]_i_1_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.766 r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.766    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[4]_i_1_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.880 r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.880    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[8]_i_1_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.994 r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.994    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[12]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.108 r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.108    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[16]_i_1_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.222 r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.222    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[20]_i_1_n_0
    SLICE_X52Y97         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.445 r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.445    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[24]_i_1_n_7
    SLICE_X52Y97         FDRE                                         r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.505    14.691    BD_counter_display_i/TopCounterN_0/U0/clock_div/clk
    SLICE_X52Y97         FDRE                                         r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[24]/C
                         clock pessimism              0.269    14.960    
                         clock uncertainty           -0.035    14.924    
    SLICE_X52Y97         FDRE (Setup_fdre_C_D)        0.062    14.986    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[24]
  -------------------------------------------------------------------
                         required time                         14.986    
                         arrival time                          -7.445    
  -------------------------------------------------------------------
                         slack                                  7.542    

Slack (MET) :             7.544ns  (required time - arrival time)
  Source:                 BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.459ns  (logic 1.920ns (78.085%)  route 0.539ns (21.915%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.690ns = ( 14.690 - 10.000 ) 
    Source Clock Delay      (SCD):    4.983ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.624     4.983    BD_counter_display_i/TopCounterN_0/U0/clock_div/clk
    SLICE_X52Y91         FDRE                                         r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.456     5.439 r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[1]/Q
                         net (fo=1, routed)           0.539     5.978    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg_n_0_[1]
    SLICE_X52Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.652 r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.652    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[0]_i_1_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.766 r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.766    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[4]_i_1_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.880 r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.880    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[8]_i_1_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.994 r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.994    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[12]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.108 r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.108    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[16]_i_1_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.442 r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.442    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[20]_i_1_n_6
    SLICE_X52Y96         FDRE                                         r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.504    14.690    BD_counter_display_i/TopCounterN_0/U0/clock_div/clk
    SLICE_X52Y96         FDRE                                         r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[21]/C
                         clock pessimism              0.269    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X52Y96         FDRE (Setup_fdre_C_D)        0.062    14.985    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[21]
  -------------------------------------------------------------------
                         required time                         14.985    
                         arrival time                          -7.442    
  -------------------------------------------------------------------
                         slack                                  7.544    

Slack (MET) :             7.565ns  (required time - arrival time)
  Source:                 BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.438ns  (logic 1.899ns (77.896%)  route 0.539ns (22.104%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.690ns = ( 14.690 - 10.000 ) 
    Source Clock Delay      (SCD):    4.983ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.624     4.983    BD_counter_display_i/TopCounterN_0/U0/clock_div/clk
    SLICE_X52Y91         FDRE                                         r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.456     5.439 r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[1]/Q
                         net (fo=1, routed)           0.539     5.978    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg_n_0_[1]
    SLICE_X52Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.652 r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.652    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[0]_i_1_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.766 r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.766    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[4]_i_1_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.880 r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.880    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[8]_i_1_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.994 r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.994    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[12]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.108 r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.108    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[16]_i_1_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.421 r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.421    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[20]_i_1_n_4
    SLICE_X52Y96         FDRE                                         r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.504    14.690    BD_counter_display_i/TopCounterN_0/U0/clock_div/clk
    SLICE_X52Y96         FDRE                                         r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[23]/C
                         clock pessimism              0.269    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X52Y96         FDRE (Setup_fdre_C_D)        0.062    14.985    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[23]
  -------------------------------------------------------------------
                         required time                         14.985    
                         arrival time                          -7.421    
  -------------------------------------------------------------------
                         slack                                  7.565    

Slack (MET) :             7.639ns  (required time - arrival time)
  Source:                 BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.364ns  (logic 1.825ns (77.204%)  route 0.539ns (22.796%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.690ns = ( 14.690 - 10.000 ) 
    Source Clock Delay      (SCD):    4.983ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.624     4.983    BD_counter_display_i/TopCounterN_0/U0/clock_div/clk
    SLICE_X52Y91         FDRE                                         r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.456     5.439 r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[1]/Q
                         net (fo=1, routed)           0.539     5.978    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg_n_0_[1]
    SLICE_X52Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.652 r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.652    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[0]_i_1_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.766 r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.766    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[4]_i_1_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.880 r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.880    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[8]_i_1_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.994 r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.994    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[12]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.108 r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.108    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[16]_i_1_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.347 r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.347    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[20]_i_1_n_5
    SLICE_X52Y96         FDRE                                         r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.504    14.690    BD_counter_display_i/TopCounterN_0/U0/clock_div/clk
    SLICE_X52Y96         FDRE                                         r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[22]/C
                         clock pessimism              0.269    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X52Y96         FDRE (Setup_fdre_C_D)        0.062    14.985    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[22]
  -------------------------------------------------------------------
                         required time                         14.985    
                         arrival time                          -7.347    
  -------------------------------------------------------------------
                         slack                                  7.639    

Slack (MET) :             7.655ns  (required time - arrival time)
  Source:                 BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.348ns  (logic 1.809ns (77.049%)  route 0.539ns (22.951%))
  Logic Levels:           6  (CARRY4=6)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.690ns = ( 14.690 - 10.000 ) 
    Source Clock Delay      (SCD):    4.983ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.624     4.983    BD_counter_display_i/TopCounterN_0/U0/clock_div/clk
    SLICE_X52Y91         FDRE                                         r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.456     5.439 r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[1]/Q
                         net (fo=1, routed)           0.539     5.978    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg_n_0_[1]
    SLICE_X52Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.652 r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.652    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[0]_i_1_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.766 r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.766    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[4]_i_1_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.880 r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.880    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[8]_i_1_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.994 r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.994    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[12]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.108 r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.108    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[16]_i_1_n_0
    SLICE_X52Y96         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.331 r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.331    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[20]_i_1_n_7
    SLICE_X52Y96         FDRE                                         r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.504    14.690    BD_counter_display_i/TopCounterN_0/U0/clock_div/clk
    SLICE_X52Y96         FDRE                                         r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[20]/C
                         clock pessimism              0.269    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X52Y96         FDRE (Setup_fdre_C_D)        0.062    14.985    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[20]
  -------------------------------------------------------------------
                         required time                         14.985    
                         arrival time                          -7.331    
  -------------------------------------------------------------------
                         slack                                  7.655    

Slack (MET) :             7.658ns  (required time - arrival time)
  Source:                 BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.345ns  (logic 1.806ns (77.020%)  route 0.539ns (22.980%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.690ns = ( 14.690 - 10.000 ) 
    Source Clock Delay      (SCD):    4.983ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.624     4.983    BD_counter_display_i/TopCounterN_0/U0/clock_div/clk
    SLICE_X52Y91         FDRE                                         r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.456     5.439 r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[1]/Q
                         net (fo=1, routed)           0.539     5.978    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg_n_0_[1]
    SLICE_X52Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.652 r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.652    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[0]_i_1_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.766 r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.766    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[4]_i_1_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.880 r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.880    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[8]_i_1_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.994 r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.994    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[12]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.328 r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.328    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[16]_i_1_n_6
    SLICE_X52Y95         FDRE                                         r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.504    14.690    BD_counter_display_i/TopCounterN_0/U0/clock_div/clk
    SLICE_X52Y95         FDRE                                         r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[17]/C
                         clock pessimism              0.269    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X52Y95         FDRE (Setup_fdre_C_D)        0.062    14.985    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[17]
  -------------------------------------------------------------------
                         required time                         14.985    
                         arrival time                          -7.328    
  -------------------------------------------------------------------
                         slack                                  7.658    

Slack (MET) :             7.679ns  (required time - arrival time)
  Source:                 BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.324ns  (logic 1.785ns (76.812%)  route 0.539ns (23.188%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.690ns = ( 14.690 - 10.000 ) 
    Source Clock Delay      (SCD):    4.983ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.624     4.983    BD_counter_display_i/TopCounterN_0/U0/clock_div/clk
    SLICE_X52Y91         FDRE                                         r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.456     5.439 r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[1]/Q
                         net (fo=1, routed)           0.539     5.978    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg_n_0_[1]
    SLICE_X52Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.652 r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.652    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[0]_i_1_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.766 r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.766    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[4]_i_1_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.880 r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.880    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[8]_i_1_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.994 r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.994    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[12]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.307 r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.307    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[16]_i_1_n_4
    SLICE_X52Y95         FDRE                                         r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.504    14.690    BD_counter_display_i/TopCounterN_0/U0/clock_div/clk
    SLICE_X52Y95         FDRE                                         r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[19]/C
                         clock pessimism              0.269    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X52Y95         FDRE (Setup_fdre_C_D)        0.062    14.985    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[19]
  -------------------------------------------------------------------
                         required time                         14.985    
                         arrival time                          -7.307    
  -------------------------------------------------------------------
                         slack                                  7.679    

Slack (MET) :             7.753ns  (required time - arrival time)
  Source:                 BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.250ns  (logic 1.711ns (76.049%)  route 0.539ns (23.951%))
  Logic Levels:           5  (CARRY4=5)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.690ns = ( 14.690 - 10.000 ) 
    Source Clock Delay      (SCD):    4.983ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.624     4.983    BD_counter_display_i/TopCounterN_0/U0/clock_div/clk
    SLICE_X52Y91         FDRE                                         r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.456     5.439 r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[1]/Q
                         net (fo=1, routed)           0.539     5.978    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg_n_0_[1]
    SLICE_X52Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     6.652 r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.652    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[0]_i_1_n_0
    SLICE_X52Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.766 r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.766    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[4]_i_1_n_0
    SLICE_X52Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.880 r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.880    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[8]_i_1_n_0
    SLICE_X52Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.994 r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.994    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[12]_i_1_n_0
    SLICE_X52Y95         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.233 r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.233    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[16]_i_1_n_5
    SLICE_X52Y95         FDRE                                         r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          1.504    14.690    BD_counter_display_i/TopCounterN_0/U0/clock_div/clk
    SLICE_X52Y95         FDRE                                         r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[18]/C
                         clock pessimism              0.269    14.959    
                         clock uncertainty           -0.035    14.923    
    SLICE_X52Y95         FDRE (Setup_fdre_C_D)        0.062    14.985    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[18]
  -------------------------------------------------------------------
                         required time                         14.985    
                         arrival time                          -7.233    
  -------------------------------------------------------------------
                         slack                                  7.753    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 BD_counter_display_i/DC32_0/U0/div_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_counter_display_i/DC32_0/U0/div_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.604     1.437    BD_counter_display_i/DC32_0/U0/clk
    SLICE_X88Y87         FDRE                                         r  BD_counter_display_i/DC32_0/U0/div_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y87         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  BD_counter_display_i/DC32_0/U0/div_reg[10]/Q
                         net (fo=1, routed)           0.114     1.716    BD_counter_display_i/DC32_0/U0/div_reg_n_0_[10]
    SLICE_X88Y87         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.826 r  BD_counter_display_i/DC32_0/U0/div_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.826    BD_counter_display_i/DC32_0/U0/div_reg[8]_i_1_n_5
    SLICE_X88Y87         FDRE                                         r  BD_counter_display_i/DC32_0/U0/div_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.875     1.944    BD_counter_display_i/DC32_0/U0/clk
    SLICE_X88Y87         FDRE                                         r  BD_counter_display_i/DC32_0/U0/div_reg[10]/C
                         clock pessimism             -0.506     1.437    
    SLICE_X88Y87         FDRE (Hold_fdre_C_D)         0.134     1.571    BD_counter_display_i/DC32_0/U0/div_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.826    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 BD_counter_display_i/DC32_0/U0/div_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_counter_display_i/DC32_0/U0/div_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.603     1.436    BD_counter_display_i/DC32_0/U0/clk
    SLICE_X88Y85         FDRE                                         r  BD_counter_display_i/DC32_0/U0/div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y85         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  BD_counter_display_i/DC32_0/U0/div_reg[2]/Q
                         net (fo=1, routed)           0.114     1.715    BD_counter_display_i/DC32_0/U0/div_reg_n_0_[2]
    SLICE_X88Y85         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.825 r  BD_counter_display_i/DC32_0/U0/div_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.825    BD_counter_display_i/DC32_0/U0/div_reg[0]_i_1_n_5
    SLICE_X88Y85         FDRE                                         r  BD_counter_display_i/DC32_0/U0/div_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.874     1.943    BD_counter_display_i/DC32_0/U0/clk
    SLICE_X88Y85         FDRE                                         r  BD_counter_display_i/DC32_0/U0/div_reg[2]/C
                         clock pessimism             -0.506     1.436    
    SLICE_X88Y85         FDRE (Hold_fdre_C_D)         0.134     1.570    BD_counter_display_i/DC32_0/U0/div_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 BD_counter_display_i/DC32_0/U0/div_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_counter_display_i/DC32_0/U0/div_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.436ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.603     1.436    BD_counter_display_i/DC32_0/U0/clk
    SLICE_X88Y86         FDRE                                         r  BD_counter_display_i/DC32_0/U0/div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y86         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  BD_counter_display_i/DC32_0/U0/div_reg[6]/Q
                         net (fo=1, routed)           0.114     1.715    BD_counter_display_i/DC32_0/U0/div_reg_n_0_[6]
    SLICE_X88Y86         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.825 r  BD_counter_display_i/DC32_0/U0/div_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.825    BD_counter_display_i/DC32_0/U0/div_reg[4]_i_1_n_5
    SLICE_X88Y86         FDRE                                         r  BD_counter_display_i/DC32_0/U0/div_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.874     1.943    BD_counter_display_i/DC32_0/U0/clk
    SLICE_X88Y86         FDRE                                         r  BD_counter_display_i/DC32_0/U0/div_reg[6]/C
                         clock pessimism             -0.506     1.436    
    SLICE_X88Y86         FDRE (Hold_fdre_C_D)         0.134     1.570    BD_counter_display_i/DC32_0/U0/div_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.902ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.563     1.396    BD_counter_display_i/TopCounterN_0/U0/clock_div/clk
    SLICE_X52Y91         FDRE                                         r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y91         FDRE (Prop_fdre_C_Q)         0.141     1.537 r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[2]/Q
                         net (fo=1, routed)           0.121     1.659    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg_n_0_[2]
    SLICE_X52Y91         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.770 r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.770    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[0]_i_1_n_5
    SLICE_X52Y91         FDRE                                         r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.833     1.902    BD_counter_display_i/TopCounterN_0/U0/clock_div/clk
    SLICE_X52Y91         FDRE                                         r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[2]/C
                         clock pessimism             -0.505     1.396    
    SLICE_X52Y91         FDRE (Hold_fdre_C_D)         0.105     1.501    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.902ns
    Source Clock Delay      (SCD):    1.396ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.563     1.396    BD_counter_display_i/TopCounterN_0/U0/clock_div/clk
    SLICE_X52Y92         FDRE                                         r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y92         FDRE (Prop_fdre_C_Q)         0.141     1.537 r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[6]/Q
                         net (fo=1, routed)           0.121     1.659    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg_n_0_[6]
    SLICE_X52Y92         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.770 r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.770    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[4]_i_1_n_5
    SLICE_X52Y92         FDRE                                         r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.833     1.902    BD_counter_display_i/TopCounterN_0/U0/clock_div/clk
    SLICE_X52Y92         FDRE                                         r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[6]/C
                         clock pessimism             -0.505     1.396    
    SLICE_X52Y92         FDRE (Hold_fdre_C_D)         0.105     1.501    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.903ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.564     1.397    BD_counter_display_i/TopCounterN_0/U0/clock_div/clk
    SLICE_X52Y93         FDRE                                         r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y93         FDRE (Prop_fdre_C_Q)         0.141     1.538 r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[10]/Q
                         net (fo=1, routed)           0.121     1.660    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg_n_0_[10]
    SLICE_X52Y93         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.771 r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.771    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[8]_i_1_n_5
    SLICE_X52Y93         FDRE                                         r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.834     1.903    BD_counter_display_i/TopCounterN_0/U0/clock_div/clk
    SLICE_X52Y93         FDRE                                         r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[10]/C
                         clock pessimism             -0.505     1.397    
    SLICE_X52Y93         FDRE (Hold_fdre_C_D)         0.105     1.502    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.903ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.564     1.397    BD_counter_display_i/TopCounterN_0/U0/clock_div/clk
    SLICE_X52Y94         FDRE                                         r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y94         FDRE (Prop_fdre_C_Q)         0.141     1.538 r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[14]/Q
                         net (fo=1, routed)           0.121     1.660    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg_n_0_[14]
    SLICE_X52Y94         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.771 r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.771    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[12]_i_1_n_5
    SLICE_X52Y94         FDRE                                         r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.834     1.903    BD_counter_display_i/TopCounterN_0/U0/clock_div/clk
    SLICE_X52Y94         FDRE                                         r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[14]/C
                         clock pessimism             -0.505     1.397    
    SLICE_X52Y94         FDRE (Hold_fdre_C_D)         0.105     1.502    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.903ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.564     1.397    BD_counter_display_i/TopCounterN_0/U0/clock_div/clk
    SLICE_X52Y95         FDRE                                         r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.141     1.538 r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[18]/Q
                         net (fo=1, routed)           0.121     1.660    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg_n_0_[18]
    SLICE_X52Y95         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.771 r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.771    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[16]_i_1_n_5
    SLICE_X52Y95         FDRE                                         r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.834     1.903    BD_counter_display_i/TopCounterN_0/U0/clock_div/clk
    SLICE_X52Y95         FDRE                                         r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[18]/C
                         clock pessimism             -0.505     1.397    
    SLICE_X52Y95         FDRE (Hold_fdre_C_D)         0.105     1.502    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.903ns
    Source Clock Delay      (SCD):    1.397ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.564     1.397    BD_counter_display_i/TopCounterN_0/U0/clock_div/clk
    SLICE_X52Y96         FDRE                                         r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.538 r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[22]/Q
                         net (fo=1, routed)           0.121     1.660    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg_n_0_[22]
    SLICE_X52Y96         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.771 r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.771    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[20]_i_1_n_5
    SLICE_X52Y96         FDRE                                         r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.834     1.903    BD_counter_display_i/TopCounterN_0/U0/clock_div/clk
    SLICE_X52Y96         FDRE                                         r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[22]/C
                         clock pessimism             -0.505     1.397    
    SLICE_X52Y96         FDRE (Hold_fdre_C_D)         0.105     1.502    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.502    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.904ns
    Source Clock Delay      (SCD):    1.398ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.565     1.398    BD_counter_display_i/TopCounterN_0/U0/clock_div/clk
    SLICE_X52Y97         FDRE                                         r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y97         FDRE (Prop_fdre_C_Q)         0.141     1.539 r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[26]/Q
                         net (fo=2, routed)           0.134     1.673    BD_counter_display_i/TopCounterN_0/U0/clock_div/out[0]
    SLICE_X52Y97         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.784 r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.784    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[24]_i_1_n_5
    SLICE_X52Y97         FDRE                                         r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=44, routed)          0.835     1.904    BD_counter_display_i/TopCounterN_0/U0/clock_div/clk
    SLICE_X52Y97         FDRE                                         r  BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[26]/C
                         clock pessimism             -0.505     1.398    
    SLICE_X52Y97         FDRE (Hold_fdre_C_D)         0.105     1.503    BD_counter_display_i/TopCounterN_0/U0/clock_div/internal_clock_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.784    
  -------------------------------------------------------------------
                         slack                                  0.281    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y85    BD_counter_display_i/DC32_0/U0/div_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y87    BD_counter_display_i/DC32_0/U0/div_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y87    BD_counter_display_i/DC32_0/U0/div_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y88    BD_counter_display_i/DC32_0/U0/div_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y88    BD_counter_display_i/DC32_0/U0/div_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y88    BD_counter_display_i/DC32_0/U0/div_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y88    BD_counter_display_i/DC32_0/U0/div_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y89    BD_counter_display_i/DC32_0/U0/div_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X88Y85    BD_counter_display_i/DC32_0/U0/div_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y85    BD_counter_display_i/DC32_0/U0/div_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y87    BD_counter_display_i/DC32_0/U0/div_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y87    BD_counter_display_i/DC32_0/U0/div_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y88    BD_counter_display_i/DC32_0/U0/div_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y88    BD_counter_display_i/DC32_0/U0/div_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y88    BD_counter_display_i/DC32_0/U0/div_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y88    BD_counter_display_i/DC32_0/U0/div_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y89    BD_counter_display_i/DC32_0/U0/div_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y85    BD_counter_display_i/DC32_0/U0/div_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y85    BD_counter_display_i/DC32_0/U0/div_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y87    BD_counter_display_i/DC32_0/U0/div_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y87    BD_counter_display_i/DC32_0/U0/div_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y87    BD_counter_display_i/DC32_0/U0/div_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y87    BD_counter_display_i/DC32_0/U0/div_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y85    BD_counter_display_i/DC32_0/U0/div_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y87    BD_counter_display_i/DC32_0/U0/div_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y87    BD_counter_display_i/DC32_0/U0/div_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y88    BD_counter_display_i/DC32_0/U0/div_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y88    BD_counter_display_i/DC32_0/U0/div_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y88    BD_counter_display_i/DC32_0/U0/div_reg[14]/C



