// Seed: 1908473207
module module_0 (
    input supply0 id_0,
    input tri1 id_1,
    input wire id_2,
    input tri0 id_3,
    input tri1 id_4,
    input tri0 id_5,
    output wor id_6,
    input supply0 id_7,
    input wand id_8
    , id_36,
    input supply1 id_9,
    input tri1 id_10,
    input wor id_11,
    input supply1 id_12,
    input supply0 id_13,
    input tri0 id_14,
    input supply1 id_15,
    input tri0 id_16,
    input tri id_17,
    output wire id_18,
    input wor id_19,
    input supply0 id_20,
    output supply1 id_21,
    input tri id_22,
    output supply1 id_23,
    input wor id_24,
    output tri id_25,
    input uwire id_26,
    input tri0 id_27,
    input wand id_28,
    output tri0 id_29,
    input wand id_30,
    input wire id_31,
    output wor id_32,
    output tri0 id_33,
    input supply1 id_34
);
  wire id_37;
  assign id_29 = id_30 * 1;
endmodule
module module_1 (
    output supply1 id_0,
    input uwire id_1,
    output wor id_2,
    input wand id_3
);
  module_0(
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_2,
      id_1,
      id_3,
      id_3,
      id_1,
      id_1,
      id_1,
      id_3,
      id_3,
      id_1,
      id_3,
      id_3,
      id_2,
      id_3,
      id_3,
      id_2,
      id_3,
      id_0,
      id_3,
      id_2,
      id_3,
      id_1,
      id_1,
      id_2,
      id_3,
      id_3,
      id_0,
      id_0,
      id_3
  );
endmodule
