#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Mon Apr 13 21:01:20 2020
# Process ID: 18182
# Current directory: /home/eecs151/cpu/hardware
# Command line: vivado -mode batch -source scripts/build_project.tcl
# Log file: /home/eecs151/cpu/hardware/vivado.log
# Journal file: /home/eecs151/cpu/hardware/vivado.jou
#-----------------------------------------------------------
source scripts/build_project.tcl
# set project_name "z1top"
# set sources_file scripts/${project_name}.tcl
# if {![file exists $sources_file]} {
#     puts "Invalid project name!"
#     exit
# }
# create_project -force ${project_name}_proj ${project_name}_proj -part xc7z020clg400-1
# set_property board_part www.digilentinc.com:pynq-z1:part0:1.0 [current_project]
# source $sources_file
## add_files -norecurse [glob src/riscv_core/*.v]
## add_files -norecurse [glob src/riscv_core/*.vh]
## add_files -norecurse [glob src/io_circuits/*.v]
## add_files -norecurse [glob src/riscv_core/ID/*.v]
## add_files -norecurse [glob src/riscv_core/EX/*.v]
## add_files -norecurse [glob src/riscv_core/WB/*.v]
## add_files -norecurse src/EECS151.v
## add_files -norecurse src/clk_wiz.v
## add_files -norecurse src/z1top.v
## add_files -norecurse ../software/bios151v3/bios151v3.mif
## set_property top z1top [get_filesets sources_1]
# add_files -fileset constrs_1 -norecurse constrs/pynq-z1.xdc
# update_compile_order -fileset sources_1
# check_syntax
INFO: [HDL 9-1065] Parsing verilog file "/home/eecs151/cpu/hardware/src/riscv_core/defines.vh" included at line 1. [/home/eecs151/cpu/hardware/src/riscv_core/Riscv151.v:1]
INFO: [HDL 9-3290] back to file '/home/eecs151/cpu/hardware/src/riscv_core/Riscv151.v' [/home/eecs151/cpu/hardware/src/riscv_core/Riscv151.v:1]
INFO: [HDL 9-1065] Parsing verilog file "/home/eecs151/cpu/hardware/src/riscv_core/Opcode.vh" included at line 2. [/home/eecs151/cpu/hardware/src/riscv_core/Riscv151.v:2]
INFO: [HDL 9-3290] back to file '/home/eecs151/cpu/hardware/src/riscv_core/Riscv151.v' [/home/eecs151/cpu/hardware/src/riscv_core/Riscv151.v:2]
INFO: [HDL 9-2728] undeclared symbol reset, assumed default net type wire [/home/eecs151/cpu/hardware/src/riscv_core/Riscv151.v:473]
INFO: [HDL 9-1065] Parsing verilog file "/home/eecs151/cpu/hardware/src/riscv_core/defines.vh" included at line 1. [/home/eecs151/cpu/hardware/src/riscv_core/Riscv151.v:1]
INFO: [HDL 9-3290] back to file '/home/eecs151/cpu/hardware/src/riscv_core/Riscv151.v' [/home/eecs151/cpu/hardware/src/riscv_core/Riscv151.v:1]
INFO: [HDL 9-1065] Parsing verilog file "/home/eecs151/cpu/hardware/src/riscv_core/Opcode.vh" included at line 2. [/home/eecs151/cpu/hardware/src/riscv_core/Riscv151.v:2]
INFO: [HDL 9-3290] back to file '/home/eecs151/cpu/hardware/src/riscv_core/Riscv151.v' [/home/eecs151/cpu/hardware/src/riscv_core/Riscv151.v:2]
INFO: [HDL 9-2728] undeclared symbol reset, assumed default net type wire [/home/eecs151/cpu/hardware/src/riscv_core/Riscv151.v:473]
WARNING: [HDL 9-3756] overwriting previous definition of module 'Riscv151' [/home/eecs151/cpu/hardware/src/riscv_core/Riscv151.v:3]
INFO: [HDL 9-1065] Parsing verilog file "/home/eecs151/cpu/hardware/src/riscv_core/../defines.vh" included at line 1. [/home/eecs151/cpu/hardware/src/riscv_core/EX/alu.v:1]
INFO: [HDL 9-3290] back to file '/home/eecs151/cpu/hardware/src/riscv_core/EX/alu.v' [/home/eecs151/cpu/hardware/src/riscv_core/EX/alu.v:1]
INFO: [HDL 9-1065] Parsing verilog file "/home/eecs151/cpu/hardware/src/riscv_core/../Opcode.vh" included at line 2. [/home/eecs151/cpu/hardware/src/riscv_core/EX/alu.v:2]
INFO: [HDL 9-3290] back to file '/home/eecs151/cpu/hardware/src/riscv_core/EX/alu.v' [/home/eecs151/cpu/hardware/src/riscv_core/EX/alu.v:2]
INFO: [HDL 9-1065] Parsing verilog file "/home/eecs151/cpu/hardware/src/riscv_core/../defines.vh" included at line 1. [/home/eecs151/cpu/hardware/src/riscv_core/EX/alu_control.v:1]
INFO: [HDL 9-3290] back to file '/home/eecs151/cpu/hardware/src/riscv_core/EX/alu_control.v' [/home/eecs151/cpu/hardware/src/riscv_core/EX/alu_control.v:1]
INFO: [HDL 9-1065] Parsing verilog file "/home/eecs151/cpu/hardware/src/riscv_core/../Opcode.vh" included at line 2. [/home/eecs151/cpu/hardware/src/riscv_core/EX/alu_control.v:2]
INFO: [HDL 9-3290] back to file '/home/eecs151/cpu/hardware/src/riscv_core/EX/alu_control.v' [/home/eecs151/cpu/hardware/src/riscv_core/EX/alu_control.v:2]
INFO: [HDL 9-1065] Parsing verilog file "/home/eecs151/cpu/hardware/src/riscv_core/../defines.vh" included at line 1. [/home/eecs151/cpu/hardware/src/riscv_core/EX/branch_comp.v:1]
INFO: [HDL 9-3290] back to file '/home/eecs151/cpu/hardware/src/riscv_core/EX/branch_comp.v' [/home/eecs151/cpu/hardware/src/riscv_core/EX/branch_comp.v:1]
INFO: [HDL 9-1065] Parsing verilog file "/home/eecs151/cpu/hardware/src/riscv_core/../Opcode.vh" included at line 2. [/home/eecs151/cpu/hardware/src/riscv_core/EX/branch_comp.v:2]
INFO: [HDL 9-3290] back to file '/home/eecs151/cpu/hardware/src/riscv_core/EX/branch_comp.v' [/home/eecs151/cpu/hardware/src/riscv_core/EX/branch_comp.v:2]
WARNING: [HDL 9-3756] overwriting previous definition of module 'button_parser' [/home/eecs151/cpu/hardware/src/io_circuits/button_parser.v:2]
INFO: [HDL 9-1065] Parsing verilog file "/home/eecs151/cpu/hardware/src/riscv_core/../defines.vh" included at line 1. [/home/eecs151/cpu/hardware/src/riscv_core/ID/control_unit.v:1]
INFO: [HDL 9-3290] back to file '/home/eecs151/cpu/hardware/src/riscv_core/ID/control_unit.v' [/home/eecs151/cpu/hardware/src/riscv_core/ID/control_unit.v:1]
INFO: [HDL 9-1065] Parsing verilog file "/home/eecs151/cpu/hardware/src/riscv_core/../Opcode.vh" included at line 2. [/home/eecs151/cpu/hardware/src/riscv_core/ID/control_unit.v:2]
INFO: [HDL 9-3290] back to file '/home/eecs151/cpu/hardware/src/riscv_core/ID/control_unit.v' [/home/eecs151/cpu/hardware/src/riscv_core/ID/control_unit.v:2]
INFO: [HDL 9-1065] Parsing verilog file "/home/eecs151/cpu/hardware/src/riscv_core/../defines.vh" included at line 1. [/home/eecs151/cpu/hardware/src/riscv_core/EX/dmem_wr.v:1]
INFO: [HDL 9-3290] back to file '/home/eecs151/cpu/hardware/src/riscv_core/EX/dmem_wr.v' [/home/eecs151/cpu/hardware/src/riscv_core/EX/dmem_wr.v:1]
INFO: [HDL 9-1065] Parsing verilog file "/home/eecs151/cpu/hardware/src/riscv_core/../Opcode.vh" included at line 2. [/home/eecs151/cpu/hardware/src/riscv_core/EX/dmem_wr.v:2]
INFO: [HDL 9-3290] back to file '/home/eecs151/cpu/hardware/src/riscv_core/EX/dmem_wr.v' [/home/eecs151/cpu/hardware/src/riscv_core/EX/dmem_wr.v:2]
INFO: [HDL 9-1065] Parsing verilog file "/home/eecs151/cpu/hardware/src/riscv_core/../defines.vh" included at line 8. [/home/eecs151/cpu/hardware/src/riscv_core/EX/ex.v:8]
INFO: [HDL 9-3290] back to file '/home/eecs151/cpu/hardware/src/riscv_core/EX/ex.v' [/home/eecs151/cpu/hardware/src/riscv_core/EX/ex.v:8]
INFO: [HDL 9-1065] Parsing verilog file "/home/eecs151/cpu/hardware/src/riscv_core/../Opcode.vh" included at line 9. [/home/eecs151/cpu/hardware/src/riscv_core/EX/ex.v:9]
INFO: [HDL 9-3290] back to file '/home/eecs151/cpu/hardware/src/riscv_core/EX/ex.v' [/home/eecs151/cpu/hardware/src/riscv_core/EX/ex.v:9]
INFO: [HDL 9-2728] undeclared symbol mem_wdata_judge, assumed default net type wire [/home/eecs151/cpu/hardware/src/riscv_core/EX/ex.v:98]
INFO: [HDL 9-1065] Parsing verilog file "/home/eecs151/cpu/hardware/src/riscv_core/../defines.vh" included at line 1. [/home/eecs151/cpu/hardware/src/riscv_core/EX/ex_wb.v:1]
INFO: [HDL 9-3290] back to file '/home/eecs151/cpu/hardware/src/riscv_core/EX/ex_wb.v' [/home/eecs151/cpu/hardware/src/riscv_core/EX/ex_wb.v:1]
INFO: [HDL 9-1065] Parsing verilog file "/home/eecs151/cpu/hardware/src/riscv_core/../Opcode.vh" included at line 2. [/home/eecs151/cpu/hardware/src/riscv_core/EX/ex_wb.v:2]
INFO: [HDL 9-3290] back to file '/home/eecs151/cpu/hardware/src/riscv_core/EX/ex_wb.v' [/home/eecs151/cpu/hardware/src/riscv_core/EX/ex_wb.v:2]
INFO: [HDL 9-1065] Parsing verilog file "/home/eecs151/cpu/hardware/src/riscv_core/../defines.vh" included at line 2. [/home/eecs151/cpu/hardware/src/riscv_core/EX/forwarding_unit.v:2]
INFO: [HDL 9-3290] back to file '/home/eecs151/cpu/hardware/src/riscv_core/EX/forwarding_unit.v' [/home/eecs151/cpu/hardware/src/riscv_core/EX/forwarding_unit.v:2]
INFO: [HDL 9-1065] Parsing verilog file "/home/eecs151/cpu/hardware/src/riscv_core/../Opcode.vh" included at line 3. [/home/eecs151/cpu/hardware/src/riscv_core/EX/forwarding_unit.v:3]
INFO: [HDL 9-3290] back to file '/home/eecs151/cpu/hardware/src/riscv_core/EX/forwarding_unit.v' [/home/eecs151/cpu/hardware/src/riscv_core/EX/forwarding_unit.v:3]
INFO: [HDL 9-1065] Parsing verilog file "/home/eecs151/cpu/hardware/src/riscv_core/../defines.vh" included at line 2. [/home/eecs151/cpu/hardware/src/riscv_core/ID/id.v:2]
INFO: [HDL 9-3290] back to file '/home/eecs151/cpu/hardware/src/riscv_core/ID/id.v' [/home/eecs151/cpu/hardware/src/riscv_core/ID/id.v:2]
INFO: [HDL 9-1065] Parsing verilog file "/home/eecs151/cpu/hardware/src/riscv_core/../Opcode.vh" included at line 3. [/home/eecs151/cpu/hardware/src/riscv_core/ID/id.v:3]
INFO: [HDL 9-3290] back to file '/home/eecs151/cpu/hardware/src/riscv_core/ID/id.v' [/home/eecs151/cpu/hardware/src/riscv_core/ID/id.v:3]
INFO: [HDL 9-1065] Parsing verilog file "/home/eecs151/cpu/hardware/src/riscv_core/../defines.vh" included at line 1. [/home/eecs151/cpu/hardware/src/riscv_core/ID/id_ex.v:1]
INFO: [HDL 9-3290] back to file '/home/eecs151/cpu/hardware/src/riscv_core/ID/id_ex.v' [/home/eecs151/cpu/hardware/src/riscv_core/ID/id_ex.v:1]
INFO: [HDL 9-1065] Parsing verilog file "/home/eecs151/cpu/hardware/src/riscv_core/../Opcode.vh" included at line 2. [/home/eecs151/cpu/hardware/src/riscv_core/ID/id_ex.v:2]
INFO: [HDL 9-3290] back to file '/home/eecs151/cpu/hardware/src/riscv_core/ID/id_ex.v' [/home/eecs151/cpu/hardware/src/riscv_core/ID/id_ex.v:2]
INFO: [HDL 9-1065] Parsing verilog file "/home/eecs151/cpu/hardware/src/riscv_core/../defines.vh" included at line 1. [/home/eecs151/cpu/hardware/src/riscv_core/ID/imm_gen.v:1]
INFO: [HDL 9-3290] back to file '/home/eecs151/cpu/hardware/src/riscv_core/ID/imm_gen.v' [/home/eecs151/cpu/hardware/src/riscv_core/ID/imm_gen.v:1]
INFO: [HDL 9-1065] Parsing verilog file "/home/eecs151/cpu/hardware/src/riscv_core/../Opcode.vh" included at line 2. [/home/eecs151/cpu/hardware/src/riscv_core/ID/imm_gen.v:2]
INFO: [HDL 9-3290] back to file '/home/eecs151/cpu/hardware/src/riscv_core/ID/imm_gen.v' [/home/eecs151/cpu/hardware/src/riscv_core/ID/imm_gen.v:2]
INFO: [HDL 9-1065] Parsing verilog file "/home/eecs151/cpu/hardware/src/riscv_core/../defines.vh" included at line 1. [/home/eecs151/cpu/hardware/src/riscv_core/WB/load_type.v:1]
INFO: [HDL 9-3290] back to file '/home/eecs151/cpu/hardware/src/riscv_core/WB/load_type.v' [/home/eecs151/cpu/hardware/src/riscv_core/WB/load_type.v:1]
INFO: [HDL 9-1065] Parsing verilog file "/home/eecs151/cpu/hardware/src/riscv_core/../Opcode.vh" included at line 2. [/home/eecs151/cpu/hardware/src/riscv_core/WB/load_type.v:2]
INFO: [HDL 9-3290] back to file '/home/eecs151/cpu/hardware/src/riscv_core/WB/load_type.v' [/home/eecs151/cpu/hardware/src/riscv_core/WB/load_type.v:2]
INFO: [HDL 9-1065] Parsing verilog file "/home/eecs151/cpu/hardware/src/riscv_core/defines.vh" included at line 3. [/home/eecs151/cpu/hardware/src/riscv_core/mux.v:3]
INFO: [HDL 9-3290] back to file '/home/eecs151/cpu/hardware/src/riscv_core/mux.v' [/home/eecs151/cpu/hardware/src/riscv_core/mux.v:3]
INFO: [HDL 9-1065] Parsing verilog file "/home/eecs151/cpu/hardware/src/riscv_core/Opcode.vh" included at line 4. [/home/eecs151/cpu/hardware/src/riscv_core/mux.v:4]
INFO: [HDL 9-3290] back to file '/home/eecs151/cpu/hardware/src/riscv_core/mux.v' [/home/eecs151/cpu/hardware/src/riscv_core/mux.v:4]
INFO: [HDL 9-1065] Parsing verilog file "/home/eecs151/cpu/hardware/src/riscv_core/../defines.vh" included at line 1. [/home/eecs151/cpu/hardware/src/riscv_core/WB/wb.v:1]
INFO: [HDL 9-3290] back to file '/home/eecs151/cpu/hardware/src/riscv_core/WB/wb.v' [/home/eecs151/cpu/hardware/src/riscv_core/WB/wb.v:1]
INFO: [HDL 9-1065] Parsing verilog file "/home/eecs151/cpu/hardware/src/riscv_core/../Opcode.vh" included at line 2. [/home/eecs151/cpu/hardware/src/riscv_core/WB/wb.v:2]
INFO: [HDL 9-3290] back to file '/home/eecs151/cpu/hardware/src/riscv_core/WB/wb.v' [/home/eecs151/cpu/hardware/src/riscv_core/WB/wb.v:2]
INFO: [HDL 9-1065] Parsing verilog file "/home/eecs151/cpu/hardware/src/riscv_core/Riscv151.v" included at line 2. [/home/eecs151/cpu/hardware/src/z1top.v:2]
INFO: [HDL 9-3290] back to file '/home/eecs151/cpu/hardware/src/z1top.v' [/home/eecs151/cpu/hardware/src/z1top.v:2]
INFO: [HDL 9-1065] Parsing verilog file "/home/eecs151/cpu/hardware/src/io_circuits/button_parser.v" included at line 3. [/home/eecs151/cpu/hardware/src/z1top.v:3]
INFO: [HDL 9-3290] back to file '/home/eecs151/cpu/hardware/src/z1top.v' [/home/eecs151/cpu/hardware/src/z1top.v:3]
WARNING: [HDL 9-3527] identifier 'enq_fire' is used before its declaration [/home/eecs151/cpu/hardware/src/io_circuits/fifo.v:28]
WARNING: [HDL 9-3527] identifier 'num1' is used before its declaration [/home/eecs151/cpu/hardware/src/io_circuits/fifo.v:28]
WARNING: [HDL 9-3527] identifier 'deq_fire' is used before its declaration [/home/eecs151/cpu/hardware/src/io_circuits/fifo.v:29]
# update_compile_order -fileset sources_1
INFO: [Common 17-206] Exiting Vivado at Mon Apr 13 21:01:35 2020...
