

================================================================
== Vitis HLS Report for 'top_kernel_Pipeline_VITIS_LOOP_46_1_VITIS_LOOP_47_2'
================================================================
* Date:           Tue Jan 27 15:47:10 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.715 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       66|       66|  0.660 us|  0.660 us|   65|   65|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_46_1_VITIS_LOOP_47_2  |       64|       64|         1|          1|          1|    64|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.71>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%b = alloca i32 1" [top.cpp:47]   --->   Operation 4 'alloca' 'b' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%u = alloca i32 1" [top.cpp:46]   --->   Operation 5 'alloca' 'u' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 6 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.48ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 8 [1/1] (0.48ns)   --->   "%store_ln46 = store i5 0, i5 %u" [top.cpp:46]   --->   Operation 8 'store' 'store_ln46' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 9 [1/1] (0.48ns)   --->   "%store_ln47 = store i3 0, i3 %b" [top.cpp:47]   --->   Operation 9 'store' 'store_ln47' <Predicate = true> <Delay = 0.48>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 10 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i7 %indvar_flatten" [top.cpp:46]   --->   Operation 11 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.89ns)   --->   "%icmp_ln46 = icmp_eq  i7 %indvar_flatten_load, i7 64" [top.cpp:46]   --->   Operation 12 'icmp' 'icmp_ln46' <Predicate = true> <Delay = 0.89> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.89ns)   --->   "%add_ln46_1 = add i7 %indvar_flatten_load, i7 1" [top.cpp:46]   --->   Operation 13 'add' 'add_ln46_1' <Predicate = true> <Delay = 0.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln46 = br i1 %icmp_ln46, void %for.inc7, void %VITIS_LOOP_62_3.exitStub" [top.cpp:46]   --->   Operation 14 'br' 'br_ln46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%b_load = load i3 %b" [top.cpp:46]   --->   Operation 15 'load' 'b_load' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%u_load = load i5 %u" [top.cpp:46]   --->   Operation 16 'load' 'u_load' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i3 %b_load" [top.cpp:46]   --->   Operation 17 'trunc' 'trunc_ln46' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.87ns)   --->   "%add_ln46 = add i5 %u_load, i5 1" [top.cpp:46]   --->   Operation 18 'add' 'add_ln46' <Predicate = (!icmp_ln46)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_46_1_VITIS_LOOP_47_2_str"   --->   Operation 19 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 64, i64 64, i64 64"   --->   Operation 20 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.74ns)   --->   "%icmp_ln47 = icmp_eq  i3 %b_load, i3 4" [top.cpp:47]   --->   Operation 21 'icmp' 'icmp_ln47' <Predicate = (!icmp_ln46)> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i2 %trunc_ln46" [top.cpp:46]   --->   Operation 22 'zext' 'zext_ln46' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.48ns)   --->   "%select_ln46 = select i1 %icmp_ln47, i5 %add_ln46, i5 %u_load" [top.cpp:46]   --->   Operation 23 'select' 'select_ln46' <Predicate = (!icmp_ln46)> <Delay = 0.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%trunc_ln46_1 = trunc i5 %select_ln46" [top.cpp:46]   --->   Operation 24 'trunc' 'trunc_ln46_1' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specpipeline_ln48 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_10" [top.cpp:48]   --->   Operation 25 'specpipeline' 'specpipeline_ln48' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.62ns)   --->   "%icmp_ln49 = icmp_ne  i2 %trunc_ln46, i2 3" [top.cpp:49]   --->   Operation 26 'icmp' 'icmp_ln49' <Predicate = (!icmp_ln46)> <Delay = 0.62> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.86ns)   --->   "%switch_ln49 = switch i4 %trunc_ln46_1, void %arrayidx610.case.15, i4 0, void %arrayidx610.case.0, i4 1, void %arrayidx610.case.1, i4 2, void %arrayidx610.case.2, i4 3, void %arrayidx610.case.3, i4 4, void %arrayidx610.case.4, i4 5, void %arrayidx610.case.5, i4 6, void %arrayidx610.case.6, i4 7, void %arrayidx610.case.7, i4 8, void %arrayidx610.case.8, i4 9, void %arrayidx610.case.9, i4 10, void %arrayidx610.case.10, i4 11, void %arrayidx610.case.11, i4 12, void %arrayidx610.case.12, i4 13, void %arrayidx610.case.13, i4 14, void %arrayidx610.case.14" [top.cpp:49]   --->   Operation 27 'switch' 'switch_ln49' <Predicate = (!icmp_ln46)> <Delay = 0.86>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %arrayidx610.case.3126, void %arrayidx610.exit" [top.cpp:49]   --->   Operation 28 'br' 'br_ln49' <Predicate = (!icmp_ln46 & trunc_ln46_1 == 14)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx610.exit" [top.cpp:49]   --->   Operation 29 'br' 'br_ln49' <Predicate = (!icmp_ln46 & trunc_ln46_1 == 14 & !icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %arrayidx610.case.3120, void %arrayidx610.exit" [top.cpp:49]   --->   Operation 30 'br' 'br_ln49' <Predicate = (!icmp_ln46 & trunc_ln46_1 == 13)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx610.exit" [top.cpp:49]   --->   Operation 31 'br' 'br_ln49' <Predicate = (!icmp_ln46 & trunc_ln46_1 == 13 & !icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %arrayidx610.case.3114, void %arrayidx610.exit" [top.cpp:49]   --->   Operation 32 'br' 'br_ln49' <Predicate = (!icmp_ln46 & trunc_ln46_1 == 12)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx610.exit" [top.cpp:49]   --->   Operation 33 'br' 'br_ln49' <Predicate = (!icmp_ln46 & trunc_ln46_1 == 12 & !icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %arrayidx610.case.3108, void %arrayidx610.exit" [top.cpp:49]   --->   Operation 34 'br' 'br_ln49' <Predicate = (!icmp_ln46 & trunc_ln46_1 == 11)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx610.exit" [top.cpp:49]   --->   Operation 35 'br' 'br_ln49' <Predicate = (!icmp_ln46 & trunc_ln46_1 == 11 & !icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %arrayidx610.case.3102, void %arrayidx610.exit" [top.cpp:49]   --->   Operation 36 'br' 'br_ln49' <Predicate = (!icmp_ln46 & trunc_ln46_1 == 10)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx610.exit" [top.cpp:49]   --->   Operation 37 'br' 'br_ln49' <Predicate = (!icmp_ln46 & trunc_ln46_1 == 10 & !icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %arrayidx610.case.396, void %arrayidx610.exit" [top.cpp:49]   --->   Operation 38 'br' 'br_ln49' <Predicate = (!icmp_ln46 & trunc_ln46_1 == 9)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx610.exit" [top.cpp:49]   --->   Operation 39 'br' 'br_ln49' <Predicate = (!icmp_ln46 & trunc_ln46_1 == 9 & !icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %arrayidx610.case.390, void %arrayidx610.exit" [top.cpp:49]   --->   Operation 40 'br' 'br_ln49' <Predicate = (!icmp_ln46 & trunc_ln46_1 == 8)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx610.exit" [top.cpp:49]   --->   Operation 41 'br' 'br_ln49' <Predicate = (!icmp_ln46 & trunc_ln46_1 == 8 & !icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %arrayidx610.case.384, void %arrayidx610.exit" [top.cpp:49]   --->   Operation 42 'br' 'br_ln49' <Predicate = (!icmp_ln46 & trunc_ln46_1 == 7)> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx610.exit" [top.cpp:49]   --->   Operation 43 'br' 'br_ln49' <Predicate = (!icmp_ln46 & trunc_ln46_1 == 7 & !icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %arrayidx610.case.378, void %arrayidx610.exit" [top.cpp:49]   --->   Operation 44 'br' 'br_ln49' <Predicate = (!icmp_ln46 & trunc_ln46_1 == 6)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx610.exit" [top.cpp:49]   --->   Operation 45 'br' 'br_ln49' <Predicate = (!icmp_ln46 & trunc_ln46_1 == 6 & !icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %arrayidx610.case.372, void %arrayidx610.exit" [top.cpp:49]   --->   Operation 46 'br' 'br_ln49' <Predicate = (!icmp_ln46 & trunc_ln46_1 == 5)> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx610.exit" [top.cpp:49]   --->   Operation 47 'br' 'br_ln49' <Predicate = (!icmp_ln46 & trunc_ln46_1 == 5 & !icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %arrayidx610.case.366, void %arrayidx610.exit" [top.cpp:49]   --->   Operation 48 'br' 'br_ln49' <Predicate = (!icmp_ln46 & trunc_ln46_1 == 4)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx610.exit" [top.cpp:49]   --->   Operation 49 'br' 'br_ln49' <Predicate = (!icmp_ln46 & trunc_ln46_1 == 4 & !icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %arrayidx610.case.360, void %arrayidx610.exit" [top.cpp:49]   --->   Operation 50 'br' 'br_ln49' <Predicate = (!icmp_ln46 & trunc_ln46_1 == 3)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx610.exit" [top.cpp:49]   --->   Operation 51 'br' 'br_ln49' <Predicate = (!icmp_ln46 & trunc_ln46_1 == 3 & !icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %arrayidx610.case.354, void %arrayidx610.exit" [top.cpp:49]   --->   Operation 52 'br' 'br_ln49' <Predicate = (!icmp_ln46 & trunc_ln46_1 == 2)> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx610.exit" [top.cpp:49]   --->   Operation 53 'br' 'br_ln49' <Predicate = (!icmp_ln46 & trunc_ln46_1 == 2 & !icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %arrayidx610.case.348, void %arrayidx610.exit" [top.cpp:49]   --->   Operation 54 'br' 'br_ln49' <Predicate = (!icmp_ln46 & trunc_ln46_1 == 1)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx610.exit" [top.cpp:49]   --->   Operation 55 'br' 'br_ln49' <Predicate = (!icmp_ln46 & trunc_ln46_1 == 1 & !icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %arrayidx610.case.342, void %arrayidx610.exit" [top.cpp:49]   --->   Operation 56 'br' 'br_ln49' <Predicate = (!icmp_ln46 & trunc_ln46_1 == 0)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx610.exit" [top.cpp:49]   --->   Operation 57 'br' 'br_ln49' <Predicate = (!icmp_ln46 & trunc_ln46_1 == 0 & !icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln49 = br i1 %icmp_ln49, void %arrayidx610.case.3132, void %arrayidx610.exit" [top.cpp:49]   --->   Operation 58 'br' 'br_ln49' <Predicate = (!icmp_ln46 & trunc_ln46_1 == 15)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln49 = br void %arrayidx610.exit" [top.cpp:49]   --->   Operation 59 'br' 'br_ln49' <Predicate = (!icmp_ln46 & trunc_ln46_1 == 15 & !icmp_ln49)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.62ns)   --->   "%add_ln47 = add i3 %zext_ln46, i3 1" [top.cpp:47]   --->   Operation 60 'add' 'add_ln47' <Predicate = (!icmp_ln46)> <Delay = 0.62> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.62> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.48ns)   --->   "%store_ln46 = store i7 %add_ln46_1, i7 %indvar_flatten" [top.cpp:46]   --->   Operation 61 'store' 'store_ln46' <Predicate = (!icmp_ln46)> <Delay = 0.48>
ST_1 : Operation 62 [1/1] (0.48ns)   --->   "%store_ln46 = store i5 %select_ln46, i5 %u" [top.cpp:46]   --->   Operation 62 'store' 'store_ln46' <Predicate = (!icmp_ln46)> <Delay = 0.48>
ST_1 : Operation 63 [1/1] (0.48ns)   --->   "%store_ln47 = store i3 %add_ln47, i3 %b" [top.cpp:47]   --->   Operation 63 'store' 'store_ln47' <Predicate = (!icmp_ln46)> <Delay = 0.48>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%br_ln47 = br void %for.inc" [top.cpp:47]   --->   Operation 64 'br' 'br_ln47' <Predicate = (!icmp_ln46)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.48ns)   --->   "%ret_ln0 = ret"   --->   Operation 65 'ret' 'ret_ln0' <Predicate = (icmp_ln46)> <Delay = 0.48>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.715ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln46', top.cpp:46) of constant 0 on local variable 'u', top.cpp:46 [5]  (0.489 ns)
	'load' operation 5 bit ('u_load', top.cpp:46) on local variable 'u', top.cpp:46 [15]  (0.000 ns)
	'add' operation 5 bit ('add_ln46', top.cpp:46) [17]  (0.878 ns)
	'select' operation 5 bit ('select_ln46', top.cpp:46) [22]  (0.480 ns)
	blocking operation 0.868 ns on control path)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
