
*** Running vivado
    with args -log blink.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source blink.tcl


****** Vivado v2022.2 (64-bit)
  **** SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
  **** IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

source blink.tcl -notrace
create_project: Time (s): cpu = 00:00:20 ; elapsed = 00:00:21 . Memory (MB): peak = 1701.355 ; gain = 85.992 ; free physical = 120 ; free virtual = 3286
Command: synth_design -top blink -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 78194
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 2433.562 ; gain = 372.770 ; free physical = 117 ; free virtual = 2492
Synthesis current peak Physical Memory [PSS] (MB): peak = 1890.065; parent = 1665.913; children = 224.157
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3427.375; parent = 2433.566; children = 993.809
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'blink' [/home/kunal/projects/adder_example/adder_example.srcs/sources_1/new/blink.v:22]
INFO: [Synth 8-6155] done synthesizing module 'blink' (0#1) [/home/kunal/projects/adder_example/adder_example.srcs/sources_1/new/blink.v:22]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 2498.531 ; gain = 437.738 ; free physical = 289 ; free virtual = 2594
Synthesis current peak Physical Memory [PSS] (MB): peak = 1955.144; parent = 1731.011; children = 224.157
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3492.344; parent = 2498.535; children = 993.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2516.344 ; gain = 455.551 ; free physical = 288 ; free virtual = 2594
Synthesis current peak Physical Memory [PSS] (MB): peak = 1955.144; parent = 1731.011; children = 224.157
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3510.156; parent = 2516.348; children = 993.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 2516.344 ; gain = 455.551 ; free physical = 288 ; free virtual = 2594
Synthesis current peak Physical Memory [PSS] (MB): peak = 1955.144; parent = 1731.011; children = 224.157
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3510.156; parent = 2516.348; children = 993.809
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2516.344 ; gain = 0.000 ; free physical = 284 ; free virtual = 2589
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/kunal/projects/adder_example/adder_example.srcs/constrs_1/new/const.xdc]
Finished Parsing XDC File [/home/kunal/projects/adder_example/adder_example.srcs/constrs_1/new/const.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/kunal/projects/adder_example/adder_example.srcs/constrs_1/new/const.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/blink_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/blink_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2624.078 ; gain = 0.000 ; free physical = 180 ; free virtual = 2495
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2624.078 ; gain = 0.000 ; free physical = 180 ; free virtual = 2495
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/tools/Xilinx/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 2624.078 ; gain = 563.285 ; free physical = 237 ; free virtual = 2555
Synthesis current peak Physical Memory [PSS] (MB): peak = 1955.144; parent = 1731.011; children = 224.157
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3617.891; parent = 2624.082; children = 993.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 2624.078 ; gain = 563.285 ; free physical = 237 ; free virtual = 2555
Synthesis current peak Physical Memory [PSS] (MB): peak = 1955.144; parent = 1731.011; children = 224.157
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3617.891; parent = 2624.082; children = 993.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:45 ; elapsed = 00:00:48 . Memory (MB): peak = 2624.078 ; gain = 563.285 ; free physical = 237 ; free virtual = 2555
Synthesis current peak Physical Memory [PSS] (MB): peak = 1955.144; parent = 1731.011; children = 224.157
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3617.891; parent = 2624.082; children = 993.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:46 ; elapsed = 00:00:49 . Memory (MB): peak = 2624.078 ; gain = 563.285 ; free physical = 230 ; free virtual = 2549
Synthesis current peak Physical Memory [PSS] (MB): peak = 1955.144; parent = 1731.011; children = 224.157
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3617.891; parent = 2624.082; children = 993.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:50 ; elapsed = 00:00:54 . Memory (MB): peak = 2624.078 ; gain = 563.285 ; free physical = 207 ; free virtual = 2532
Synthesis current peak Physical Memory [PSS] (MB): peak = 1955.144; parent = 1731.011; children = 224.157
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3617.891; parent = 2624.082; children = 993.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:08 ; elapsed = 00:01:12 . Memory (MB): peak = 2624.078 ; gain = 563.285 ; free physical = 121 ; free virtual = 2437
Synthesis current peak Physical Memory [PSS] (MB): peak = 1979.100; parent = 1756.106; children = 224.157
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3617.891; parent = 2624.082; children = 993.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:08 ; elapsed = 00:01:12 . Memory (MB): peak = 2624.078 ; gain = 563.285 ; free physical = 121 ; free virtual = 2437
Synthesis current peak Physical Memory [PSS] (MB): peak = 1979.225; parent = 1756.231; children = 224.157
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3617.891; parent = 2624.082; children = 993.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:08 ; elapsed = 00:01:12 . Memory (MB): peak = 2624.078 ; gain = 563.285 ; free physical = 143 ; free virtual = 2438
Synthesis current peak Physical Memory [PSS] (MB): peak = 1985.363; parent = 1762.370; children = 224.157
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3617.891; parent = 2624.082; children = 993.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:22 ; elapsed = 00:01:27 . Memory (MB): peak = 2624.078 ; gain = 563.285 ; free physical = 132 ; free virtual = 2406
Synthesis current peak Physical Memory [PSS] (MB): peak = 1985.539; parent = 1762.558; children = 224.157
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3617.891; parent = 2624.082; children = 993.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:22 ; elapsed = 00:01:27 . Memory (MB): peak = 2624.078 ; gain = 563.285 ; free physical = 132 ; free virtual = 2406
Synthesis current peak Physical Memory [PSS] (MB): peak = 1985.555; parent = 1762.573; children = 224.157
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3617.891; parent = 2624.082; children = 993.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:22 ; elapsed = 00:01:27 . Memory (MB): peak = 2624.078 ; gain = 563.285 ; free physical = 132 ; free virtual = 2406
Synthesis current peak Physical Memory [PSS] (MB): peak = 1985.555; parent = 1762.573; children = 224.157
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3617.891; parent = 2624.082; children = 993.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:22 ; elapsed = 00:01:27 . Memory (MB): peak = 2624.078 ; gain = 563.285 ; free physical = 132 ; free virtual = 2406
Synthesis current peak Physical Memory [PSS] (MB): peak = 1985.570; parent = 1762.589; children = 224.157
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3617.891; parent = 2624.082; children = 993.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:22 ; elapsed = 00:01:27 . Memory (MB): peak = 2624.078 ; gain = 563.285 ; free physical = 132 ; free virtual = 2406
Synthesis current peak Physical Memory [PSS] (MB): peak = 1985.570; parent = 1762.589; children = 224.157
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3617.891; parent = 2624.082; children = 993.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:22 ; elapsed = 00:01:28 . Memory (MB): peak = 2624.078 ; gain = 563.285 ; free physical = 132 ; free virtual = 2406
Synthesis current peak Physical Memory [PSS] (MB): peak = 1985.586; parent = 1762.604; children = 224.157
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3617.891; parent = 2624.082; children = 993.809
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     7|
|3     |LUT1   |     1|
|4     |LUT2   |     1|
|5     |LUT4   |     4|
|6     |LUT5   |     1|
|7     |LUT6   |     2|
|8     |FDRE   |    28|
|9     |IBUF   |     1|
|10    |OBUF   |     1|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:22 ; elapsed = 00:01:28 . Memory (MB): peak = 2624.078 ; gain = 563.285 ; free physical = 132 ; free virtual = 2406
Synthesis current peak Physical Memory [PSS] (MB): peak = 1985.617; parent = 1762.636; children = 224.157
Synthesis current peak Virtual Memory [VSS] (MB): peak = 3617.891; parent = 2624.082; children = 993.809
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:16 ; elapsed = 00:01:22 . Memory (MB): peak = 2624.078 ; gain = 455.551 ; free physical = 171 ; free virtual = 2445
Synthesis Optimization Complete : Time (s): cpu = 00:01:22 ; elapsed = 00:01:28 . Memory (MB): peak = 2624.086 ; gain = 563.285 ; free physical = 171 ; free virtual = 2445
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2624.086 ; gain = 0.000 ; free physical = 173 ; free virtual = 2453
INFO: [Netlist 29-17] Analyzing 7 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2624.086 ; gain = 0.000 ; free physical = 214 ; free virtual = 2496
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: e40147d8
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:45 ; elapsed = 00:01:43 . Memory (MB): peak = 2624.086 ; gain = 922.730 ; free physical = 416 ; free virtual = 2698
INFO: [Common 17-1381] The checkpoint '/home/kunal/projects/adder_example/adder_example.runs/synth_1/blink.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file blink_utilization_synth.rpt -pb blink_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Apr 27 22:15:32 2023...
