Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date         : Fri Apr 24 09:05:54 2020
| Host         : JacobOffersen running 64-bit Ubuntu 19.10
| Command      : report_timing_summary -max_paths 10 -file receiver_top_timing_summary_routed.rpt -pb receiver_top_timing_summary_routed.pb -rpx receiver_top_timing_summary_routed.rpx -warn_on_violation
| Design       : receiver_top
| Device       : 7s25-ftgb196
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 38 register/latch pins with no clock driven by root clock pin: SPI_SCLK_I (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 107 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -5.653     -763.792                    187                  759        0.105        0.000                      0                  759        3.000        0.000                       0                   278  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                        Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                        ------------       ----------      --------------
CLK100_I                                     {0.000 5.000}      10.000          100.000         
  CLK48_O                                    {0.000 31.250}     62.500          16.000          
  clk_feedback                               {0.000 5.000}      10.000          100.000         
SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_spi_clk_gen_clk_wiz_0_0           {0.000 5.000}      10.000          100.000         
  clkfbout_spi_clk_gen_clk_wiz_0_0           {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                            WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                            -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100_I                                                                                                                                                                                       3.000        0.000                       0                     1  
  CLK48_O                                         53.502        0.000                      0                  598        0.133        0.000                      0                  598       30.750        0.000                       0                   225  
  clk_feedback                                                                                                                                                                                 8.751        0.000                       0                     2  
SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_spi_clk_gen_clk_wiz_0_0                 6.272        0.000                      0                   77        0.181        0.000                      0                   77        4.500        0.000                       0                    46  
  clkfbout_spi_clk_gen_clk_wiz_0_0                                                                                                                                                             7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                        To Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                        --------                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_spi_clk_gen_clk_wiz_0_0  CLK48_O                                -3.722     -117.357                     64                   64        0.105        0.000                      0                   64  
CLK48_O                           clk_out1_spi_clk_gen_clk_wiz_0_0       -5.653     -646.434                    123                  123        1.296        0.000                      0                  123  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100_I
  To Clock:  CLK100_I

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100_I
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100_I }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  CLK48_O
  To Clock:  CLK48_O

Setup :            0  Failing Endpoints,  Worst Slack       53.502ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.133ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       30.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             53.502ns  (required time - arrival time)
  Source:                 QLINK1/FSM_onehot_rx_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            QLINK1/data32_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK48_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK48_O rise@62.500ns - CLK48_O rise@0.000ns)
  Data Path Delay:        8.827ns  (logic 1.014ns (11.488%)  route 7.813ns (88.512%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.744ns = ( 69.244 - 62.500 ) 
    Source Clock Delay      (SCD):    7.290ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK48_O rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           2.458     3.897    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.985 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660     5.645    CLK48_O
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.741 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.548     7.290    QLINK1/CLK
    SLICE_X32Y24         FDRE                                         r  QLINK1/FSM_onehot_rx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y24         FDRE (Prop_fdre_C_Q)         0.518     7.808 r  QLINK1/FSM_onehot_rx_state_reg[1]/Q
                         net (fo=4, routed)           0.872     8.679    QLINK1/FSM_onehot_rx_state_reg_n_0_[1]
    SLICE_X32Y24         LUT4 (Prop_lut4_I3_O)        0.124     8.803 f  QLINK1/FSM_onehot_rx_state[18]_i_4/O
                         net (fo=3, routed)           1.144     9.947    QLINK1/FSM_onehot_rx_state[18]_i_4_n_0
    SLICE_X33Y21         LUT6 (Prop_lut6_I5_O)        0.124    10.071 r  QLINK1/data32[31]_i_4/O
                         net (fo=32, routed)          1.409    11.481    QLINK1/data32[31]_i_4_n_0
    SLICE_X25Y18         LUT5 (Prop_lut5_I0_O)        0.124    11.605 r  QLINK1/data32[30]_i_2/O
                         net (fo=1, routed)           2.239    13.844    QLINK1/DECODE/FSM_onehot_rx_state_reg[18]_14
    SLICE_X29Y18         LUT3 (Prop_lut3_I2_O)        0.124    13.968 r  QLINK1/DECODE/data32[30]_i_1/O
                         net (fo=2, routed)           2.148    16.116    QLINK1/DECODE_n_1
    SLICE_X35Y18         FDRE                                         r  QLINK1/data32_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK48_O rise edge)   62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK100_I (IN)
                         net (fo=0)                   0.000    62.500    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.869 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           2.116    65.985    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    66.068 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    67.649    CLK48_O
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    67.740 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.504    69.244    QLINK1/CLK
    SLICE_X35Y18         FDRE                                         r  QLINK1/data32_reg[30]/C
                         clock pessimism              0.581    69.826    
                         clock uncertainty           -0.098    69.728    
    SLICE_X35Y18         FDRE (Setup_fdre_C_D)       -0.109    69.619    QLINK1/data32_reg[30]
  -------------------------------------------------------------------
                         required time                         69.619    
                         arrival time                         -16.116    
  -------------------------------------------------------------------
                         slack                                 53.502    

Slack (MET) :             53.882ns  (required time - arrival time)
  Source:                 QLINK1/FSM_onehot_rx_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            QLINK1/data32_reg[16]_replica/D
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK48_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK48_O rise@62.500ns - CLK48_O rise@0.000ns)
  Data Path Delay:        8.433ns  (logic 1.014ns (12.024%)  route 7.419ns (87.976%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.682ns = ( 69.182 - 62.500 ) 
    Source Clock Delay      (SCD):    7.290ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK48_O rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           2.458     3.897    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.985 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660     5.645    CLK48_O
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.741 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.548     7.290    QLINK1/CLK
    SLICE_X32Y24         FDRE                                         r  QLINK1/FSM_onehot_rx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y24         FDRE (Prop_fdre_C_Q)         0.518     7.808 r  QLINK1/FSM_onehot_rx_state_reg[1]/Q
                         net (fo=4, routed)           0.872     8.679    QLINK1/FSM_onehot_rx_state_reg_n_0_[1]
    SLICE_X32Y24         LUT4 (Prop_lut4_I3_O)        0.124     8.803 f  QLINK1/FSM_onehot_rx_state[18]_i_4/O
                         net (fo=3, routed)           1.144     9.947    QLINK1/FSM_onehot_rx_state[18]_i_4_n_0
    SLICE_X33Y21         LUT6 (Prop_lut6_I5_O)        0.124    10.071 r  QLINK1/data32[31]_i_4/O
                         net (fo=32, routed)          1.923    11.995    QLINK1/data32[31]_i_4_n_0
    SLICE_X24Y15         LUT5 (Prop_lut5_I0_O)        0.124    12.119 r  QLINK1/data32[16]_i_2/O
                         net (fo=1, routed)           1.786    13.905    QLINK1/DECODE/FSM_onehot_rx_state_reg[18]_3
    SLICE_X30Y15         LUT3 (Prop_lut3_I2_O)        0.124    14.029 r  QLINK1/DECODE/data32[16]_i_1/O
                         net (fo=2, routed)           1.694    15.723    QLINK1/DECODE_n_15
    SLICE_X27Y15         FDRE                                         r  QLINK1/data32_reg[16]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK48_O rise edge)   62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK100_I (IN)
                         net (fo=0)                   0.000    62.500    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.869 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           2.116    65.985    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    66.068 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    67.649    CLK48_O
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    67.740 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.442    69.182    QLINK1/CLK
    SLICE_X27Y15         FDRE                                         r  QLINK1/data32_reg[16]_replica/C
                         clock pessimism              0.581    69.764    
                         clock uncertainty           -0.098    69.666    
    SLICE_X27Y15         FDRE (Setup_fdre_C_D)       -0.061    69.605    QLINK1/data32_reg[16]_replica
  -------------------------------------------------------------------
                         required time                         69.605    
                         arrival time                         -15.723    
  -------------------------------------------------------------------
                         slack                                 53.882    

Slack (MET) :             53.941ns  (required time - arrival time)
  Source:                 QLINK1/FSM_onehot_rx_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            QLINK1/data32_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK48_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK48_O rise@62.500ns - CLK48_O rise@0.000ns)
  Data Path Delay:        8.407ns  (logic 1.014ns (12.061%)  route 7.393ns (87.939%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.682ns = ( 69.182 - 62.500 ) 
    Source Clock Delay      (SCD):    7.290ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK48_O rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           2.458     3.897    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.985 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660     5.645    CLK48_O
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.741 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.548     7.290    QLINK1/CLK
    SLICE_X32Y24         FDRE                                         r  QLINK1/FSM_onehot_rx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y24         FDRE (Prop_fdre_C_Q)         0.518     7.808 r  QLINK1/FSM_onehot_rx_state_reg[1]/Q
                         net (fo=4, routed)           0.872     8.679    QLINK1/FSM_onehot_rx_state_reg_n_0_[1]
    SLICE_X32Y24         LUT4 (Prop_lut4_I3_O)        0.124     8.803 f  QLINK1/FSM_onehot_rx_state[18]_i_4/O
                         net (fo=3, routed)           1.144     9.947    QLINK1/FSM_onehot_rx_state[18]_i_4_n_0
    SLICE_X33Y21         LUT6 (Prop_lut6_I5_O)        0.124    10.071 r  QLINK1/data32[31]_i_4/O
                         net (fo=32, routed)          1.923    11.995    QLINK1/data32[31]_i_4_n_0
    SLICE_X24Y15         LUT5 (Prop_lut5_I0_O)        0.124    12.119 r  QLINK1/data32[16]_i_2/O
                         net (fo=1, routed)           1.786    13.905    QLINK1/DECODE/FSM_onehot_rx_state_reg[18]_3
    SLICE_X30Y15         LUT3 (Prop_lut3_I2_O)        0.124    14.029 r  QLINK1/DECODE/data32[16]_i_1/O
                         net (fo=2, routed)           1.668    15.697    QLINK1/DECODE_n_15
    SLICE_X30Y15         FDRE                                         r  QLINK1/data32_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK48_O rise edge)   62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK100_I (IN)
                         net (fo=0)                   0.000    62.500    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.869 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           2.116    65.985    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    66.068 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    67.649    CLK48_O
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    67.740 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.442    69.182    QLINK1/CLK
    SLICE_X30Y15         FDRE                                         r  QLINK1/data32_reg[16]/C
                         clock pessimism              0.581    69.764    
                         clock uncertainty           -0.098    69.666    
    SLICE_X30Y15         FDRE (Setup_fdre_C_D)       -0.028    69.638    QLINK1/data32_reg[16]
  -------------------------------------------------------------------
                         required time                         69.638    
                         arrival time                         -15.697    
  -------------------------------------------------------------------
                         slack                                 53.941    

Slack (MET) :             54.002ns  (required time - arrival time)
  Source:                 QLINK1/DECODE/nxt_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            QLINK1/data32_reg[7]_replica/D
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK48_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK48_O rise@62.500ns - CLK48_O rise@0.000ns)
  Data Path Delay:        8.307ns  (logic 1.014ns (12.207%)  route 7.293ns (87.793%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.677ns = ( 69.177 - 62.500 ) 
    Source Clock Delay      (SCD):    7.291ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK48_O rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           2.458     3.897    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.985 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660     5.645    CLK48_O
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.741 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.549     7.291    QLINK1/DECODE/CLK
    SLICE_X30Y26         FDRE                                         r  QLINK1/DECODE/nxt_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.518     7.809 f  QLINK1/DECODE/nxt_data_reg[7]/Q
                         net (fo=17, routed)          1.424     9.232    QLINK1/DECODE/dec_data[7]
    SLICE_X34Y28         LUT4 (Prop_lut4_I1_O)        0.124     9.356 r  QLINK1/DECODE/FSM_onehot_rx_state[17]_i_14/O
                         net (fo=3, routed)           0.916    10.272    QLINK1/DECODE/FSM_onehot_rx_state[17]_i_14_n_0
    SLICE_X33Y28         LUT6 (Prop_lut6_I2_O)        0.124    10.396 r  QLINK1/DECODE/FSM_onehot_rx_state[17]_i_10/O
                         net (fo=2, routed)           0.642    11.039    QLINK1/DECODE/FSM_onehot_rx_state[17]_i_10_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I5_O)        0.124    11.163 f  QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2/O
                         net (fo=33, routed)          2.269    13.432    QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2_n_0
    SLICE_X29Y16         LUT3 (Prop_lut3_I0_O)        0.124    13.556 r  QLINK1/DECODE/data32[7]_i_2/O
                         net (fo=2, routed)           2.041    15.597    QLINK1/DECODE_n_24
    SLICE_X29Y19         FDRE                                         r  QLINK1/data32_reg[7]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK48_O rise edge)   62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK100_I (IN)
                         net (fo=0)                   0.000    62.500    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.869 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           2.116    65.985    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    66.068 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    67.649    CLK48_O
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    67.740 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.437    69.177    QLINK1/CLK
    SLICE_X29Y19         FDRE                                         r  QLINK1/data32_reg[7]_replica/C
                         clock pessimism              0.581    69.759    
                         clock uncertainty           -0.098    69.661    
    SLICE_X29Y19         FDRE (Setup_fdre_C_D)       -0.061    69.600    QLINK1/data32_reg[7]_replica
  -------------------------------------------------------------------
                         required time                         69.600    
                         arrival time                         -15.597    
  -------------------------------------------------------------------
                         slack                                 54.002    

Slack (MET) :             54.087ns  (required time - arrival time)
  Source:                 QLINK1/DECODE/nxt_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            QLINK1/data32_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK48_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK48_O rise@62.500ns - CLK48_O rise@0.000ns)
  Data Path Delay:        8.259ns  (logic 1.014ns (12.278%)  route 7.245ns (87.722%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.681ns = ( 69.181 - 62.500 ) 
    Source Clock Delay      (SCD):    7.291ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK48_O rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           2.458     3.897    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.985 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660     5.645    CLK48_O
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.741 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.549     7.291    QLINK1/DECODE/CLK
    SLICE_X30Y26         FDRE                                         r  QLINK1/DECODE/nxt_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y26         FDRE (Prop_fdre_C_Q)         0.518     7.809 f  QLINK1/DECODE/nxt_data_reg[7]/Q
                         net (fo=17, routed)          1.424     9.232    QLINK1/DECODE/dec_data[7]
    SLICE_X34Y28         LUT4 (Prop_lut4_I1_O)        0.124     9.356 r  QLINK1/DECODE/FSM_onehot_rx_state[17]_i_14/O
                         net (fo=3, routed)           0.916    10.272    QLINK1/DECODE/FSM_onehot_rx_state[17]_i_14_n_0
    SLICE_X33Y28         LUT6 (Prop_lut6_I2_O)        0.124    10.396 r  QLINK1/DECODE/FSM_onehot_rx_state[17]_i_10/O
                         net (fo=2, routed)           0.642    11.039    QLINK1/DECODE/FSM_onehot_rx_state[17]_i_10_n_0
    SLICE_X33Y27         LUT6 (Prop_lut6_I5_O)        0.124    11.163 f  QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2/O
                         net (fo=33, routed)          2.269    13.432    QLINK1/DECODE/FSM_onehot_rx_state[17]_i_2_n_0
    SLICE_X29Y16         LUT3 (Prop_lut3_I0_O)        0.124    13.556 r  QLINK1/DECODE/data32[7]_i_2/O
                         net (fo=2, routed)           1.994    15.550    QLINK1/DECODE_n_24
    SLICE_X30Y16         FDRE                                         r  QLINK1/data32_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK48_O rise edge)   62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK100_I (IN)
                         net (fo=0)                   0.000    62.500    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.869 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           2.116    65.985    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    66.068 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    67.649    CLK48_O
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    67.740 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.441    69.181    QLINK1/CLK
    SLICE_X30Y16         FDRE                                         r  QLINK1/data32_reg[7]/C
                         clock pessimism              0.581    69.763    
                         clock uncertainty           -0.098    69.665    
    SLICE_X30Y16         FDRE (Setup_fdre_C_D)       -0.028    69.637    QLINK1/data32_reg[7]
  -------------------------------------------------------------------
                         required time                         69.637    
                         arrival time                         -15.550    
  -------------------------------------------------------------------
                         slack                                 54.087    

Slack (MET) :             54.157ns  (required time - arrival time)
  Source:                 QLINK1/FSM_onehot_rx_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            QLINK1/data32_reg[28]_replica/D
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK48_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK48_O rise@62.500ns - CLK48_O rise@0.000ns)
  Data Path Delay:        8.148ns  (logic 1.014ns (12.444%)  route 7.134ns (87.556%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.678ns = ( 69.178 - 62.500 ) 
    Source Clock Delay      (SCD):    7.290ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK48_O rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           2.458     3.897    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.985 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660     5.645    CLK48_O
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.741 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.548     7.290    QLINK1/CLK
    SLICE_X32Y24         FDRE                                         r  QLINK1/FSM_onehot_rx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y24         FDRE (Prop_fdre_C_Q)         0.518     7.808 r  QLINK1/FSM_onehot_rx_state_reg[1]/Q
                         net (fo=4, routed)           0.872     8.679    QLINK1/FSM_onehot_rx_state_reg_n_0_[1]
    SLICE_X32Y24         LUT4 (Prop_lut4_I3_O)        0.124     8.803 f  QLINK1/FSM_onehot_rx_state[18]_i_4/O
                         net (fo=3, routed)           1.144     9.947    QLINK1/FSM_onehot_rx_state[18]_i_4_n_0
    SLICE_X33Y21         LUT6 (Prop_lut6_I5_O)        0.124    10.071 r  QLINK1/data32[31]_i_4/O
                         net (fo=32, routed)          1.916    11.987    QLINK1/data32[31]_i_4_n_0
    SLICE_X25Y16         LUT5 (Prop_lut5_I0_O)        0.124    12.111 r  QLINK1/data32[28]_i_2/O
                         net (fo=1, routed)           1.623    13.735    QLINK1/DECODE/FSM_onehot_rx_state_reg[18]_6
    SLICE_X29Y17         LUT3 (Prop_lut3_I2_O)        0.124    13.859 r  QLINK1/DECODE/data32[28]_i_1/O
                         net (fo=2, routed)           1.579    15.438    QLINK1/DECODE_n_3
    SLICE_X29Y18         FDRE                                         r  QLINK1/data32_reg[28]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK48_O rise edge)   62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK100_I (IN)
                         net (fo=0)                   0.000    62.500    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.869 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           2.116    65.985    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    66.068 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    67.649    CLK48_O
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    67.740 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.438    69.178    QLINK1/CLK
    SLICE_X29Y18         FDRE                                         r  QLINK1/data32_reg[28]_replica/C
                         clock pessimism              0.581    69.760    
                         clock uncertainty           -0.098    69.662    
    SLICE_X29Y18         FDRE (Setup_fdre_C_D)       -0.067    69.595    QLINK1/data32_reg[28]_replica
  -------------------------------------------------------------------
                         required time                         69.595    
                         arrival time                         -15.438    
  -------------------------------------------------------------------
                         slack                                 54.157    

Slack (MET) :             54.174ns  (required time - arrival time)
  Source:                 QLINK1/FSM_onehot_rx_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            QLINK1/data32_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK48_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK48_O rise@62.500ns - CLK48_O rise@0.000ns)
  Data Path Delay:        8.193ns  (logic 1.014ns (12.376%)  route 7.179ns (87.624%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.744ns = ( 69.244 - 62.500 ) 
    Source Clock Delay      (SCD):    7.290ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK48_O rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           2.458     3.897    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.985 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660     5.645    CLK48_O
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.741 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.548     7.290    QLINK1/CLK
    SLICE_X32Y24         FDRE                                         r  QLINK1/FSM_onehot_rx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y24         FDRE (Prop_fdre_C_Q)         0.518     7.808 r  QLINK1/FSM_onehot_rx_state_reg[1]/Q
                         net (fo=4, routed)           0.872     8.679    QLINK1/FSM_onehot_rx_state_reg_n_0_[1]
    SLICE_X32Y24         LUT4 (Prop_lut4_I3_O)        0.124     8.803 f  QLINK1/FSM_onehot_rx_state[18]_i_4/O
                         net (fo=3, routed)           1.144     9.947    QLINK1/FSM_onehot_rx_state[18]_i_4_n_0
    SLICE_X33Y21         LUT6 (Prop_lut6_I5_O)        0.124    10.071 r  QLINK1/data32[31]_i_4/O
                         net (fo=32, routed)          1.916    11.987    QLINK1/data32[31]_i_4_n_0
    SLICE_X25Y16         LUT5 (Prop_lut5_I0_O)        0.124    12.111 r  QLINK1/data32[28]_i_2/O
                         net (fo=1, routed)           1.623    13.735    QLINK1/DECODE/FSM_onehot_rx_state_reg[18]_6
    SLICE_X29Y17         LUT3 (Prop_lut3_I2_O)        0.124    13.859 r  QLINK1/DECODE/data32[28]_i_1/O
                         net (fo=2, routed)           1.624    15.483    QLINK1/DECODE_n_3
    SLICE_X35Y18         FDRE                                         r  QLINK1/data32_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK48_O rise edge)   62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK100_I (IN)
                         net (fo=0)                   0.000    62.500    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.869 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           2.116    65.985    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    66.068 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    67.649    CLK48_O
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    67.740 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.504    69.244    QLINK1/CLK
    SLICE_X35Y18         FDRE                                         r  QLINK1/data32_reg[28]/C
                         clock pessimism              0.581    69.826    
                         clock uncertainty           -0.098    69.728    
    SLICE_X35Y18         FDRE (Setup_fdre_C_D)       -0.071    69.657    QLINK1/data32_reg[28]
  -------------------------------------------------------------------
                         required time                         69.657    
                         arrival time                         -15.483    
  -------------------------------------------------------------------
                         slack                                 54.174    

Slack (MET) :             54.235ns  (required time - arrival time)
  Source:                 QLINK1/FSM_onehot_rx_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            QLINK1/data32_reg[19]_replica/D
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK48_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK48_O rise@62.500ns - CLK48_O rise@0.000ns)
  Data Path Delay:        8.083ns  (logic 1.014ns (12.545%)  route 7.069ns (87.455%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.682ns = ( 69.182 - 62.500 ) 
    Source Clock Delay      (SCD):    7.290ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK48_O rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           2.458     3.897    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.985 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660     5.645    CLK48_O
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.741 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.548     7.290    QLINK1/CLK
    SLICE_X32Y24         FDRE                                         r  QLINK1/FSM_onehot_rx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y24         FDRE (Prop_fdre_C_Q)         0.518     7.808 r  QLINK1/FSM_onehot_rx_state_reg[1]/Q
                         net (fo=4, routed)           0.872     8.679    QLINK1/FSM_onehot_rx_state_reg_n_0_[1]
    SLICE_X32Y24         LUT4 (Prop_lut4_I3_O)        0.124     8.803 f  QLINK1/FSM_onehot_rx_state[18]_i_4/O
                         net (fo=3, routed)           1.144     9.947    QLINK1/FSM_onehot_rx_state[18]_i_4_n_0
    SLICE_X33Y21         LUT6 (Prop_lut6_I5_O)        0.124    10.071 r  QLINK1/data32[31]_i_4/O
                         net (fo=32, routed)          1.590    11.661    QLINK1/data32[31]_i_4_n_0
    SLICE_X26Y17         LUT5 (Prop_lut5_I0_O)        0.124    11.785 r  QLINK1/data32[19]_i_3/O
                         net (fo=1, routed)           1.212    12.997    QLINK1/DECODE/FSM_onehot_rx_state_reg[18]_19
    SLICE_X30Y18         LUT3 (Prop_lut3_I2_O)        0.124    13.121 r  QLINK1/DECODE/data32[19]_i_2/O
                         net (fo=2, routed)           2.251    15.373    QLINK1/DECODE_n_12
    SLICE_X27Y15         FDRE                                         r  QLINK1/data32_reg[19]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK48_O rise edge)   62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK100_I (IN)
                         net (fo=0)                   0.000    62.500    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.869 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           2.116    65.985    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    66.068 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    67.649    CLK48_O
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    67.740 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.442    69.182    QLINK1/CLK
    SLICE_X27Y15         FDRE                                         r  QLINK1/data32_reg[19]_replica/C
                         clock pessimism              0.581    69.764    
                         clock uncertainty           -0.098    69.666    
    SLICE_X27Y15         FDRE (Setup_fdre_C_D)       -0.058    69.608    QLINK1/data32_reg[19]_replica
  -------------------------------------------------------------------
                         required time                         69.608    
                         arrival time                         -15.373    
  -------------------------------------------------------------------
                         slack                                 54.235    

Slack (MET) :             54.245ns  (required time - arrival time)
  Source:                 QLINK1/DECODE/nxt_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            QLINK1/data32_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK48_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK48_O rise@62.500ns - CLK48_O rise@0.000ns)
  Data Path Delay:        8.126ns  (logic 1.014ns (12.479%)  route 7.112ns (87.521%))
  Logic Levels:           4  (LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.744ns = ( 69.244 - 62.500 ) 
    Source Clock Delay      (SCD):    7.290ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK48_O rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           2.458     3.897    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.985 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660     5.645    CLK48_O
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.741 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.548     7.290    QLINK1/DECODE/CLK
    SLICE_X32Y25         FDRE                                         r  QLINK1/DECODE/nxt_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y25         FDRE (Prop_fdre_C_Q)         0.518     7.808 r  QLINK1/DECODE/nxt_data_reg[1]/Q
                         net (fo=20, routed)          1.448     9.255    QLINK1/DECODE/dec_data[1]
    SLICE_X34Y28         LUT5 (Prop_lut5_I1_O)        0.124     9.379 f  QLINK1/DECODE/FSM_onehot_rx_state[17]_i_17/O
                         net (fo=2, routed)           0.917    10.296    QLINK1/DECODE/FSM_onehot_rx_state[17]_i_17_n_0
    SLICE_X33Y28         LUT3 (Prop_lut3_I2_O)        0.124    10.420 f  QLINK1/DECODE/adr[4]_i_4/O
                         net (fo=1, routed)           0.821    11.241    QLINK1/DECODE/adr[4]_i_4_n_0
    SLICE_X32Y27         LUT6 (Prop_lut6_I2_O)        0.124    11.365 f  QLINK1/DECODE/adr[4]_i_2/O
                         net (fo=10, routed)          1.639    13.005    QLINK1/DECODE/adr[4]_i_2_n_0
    SLICE_X29Y16         LUT3 (Prop_lut3_I0_O)        0.124    13.129 r  QLINK1/DECODE/data32[20]_i_1/O
                         net (fo=2, routed)           2.287    15.415    QLINK1/DECODE_n_11
    SLICE_X34Y18         FDRE                                         r  QLINK1/data32_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK48_O rise edge)   62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK100_I (IN)
                         net (fo=0)                   0.000    62.500    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.869 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           2.116    65.985    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    66.068 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    67.649    CLK48_O
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    67.740 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.504    69.244    QLINK1/CLK
    SLICE_X34Y18         FDRE                                         r  QLINK1/data32_reg[20]/C
                         clock pessimism              0.581    69.826    
                         clock uncertainty           -0.098    69.728    
    SLICE_X34Y18         FDRE (Setup_fdre_C_D)       -0.067    69.661    QLINK1/data32_reg[20]
  -------------------------------------------------------------------
                         required time                         69.661    
                         arrival time                         -15.415    
  -------------------------------------------------------------------
                         slack                                 54.245    

Slack (MET) :             54.301ns  (required time - arrival time)
  Source:                 QLINK1/FSM_onehot_rx_state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            QLINK1/data32_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK48_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            62.500ns  (CLK48_O rise@62.500ns - CLK48_O rise@0.000ns)
  Data Path Delay:        8.055ns  (logic 1.014ns (12.588%)  route 7.041ns (87.412%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.743ns = ( 69.243 - 62.500 ) 
    Source Clock Delay      (SCD):    7.290ns
    Clock Pessimism Removal (CPR):    0.581ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK48_O rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           2.458     3.897    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.985 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660     5.645    CLK48_O
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.741 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.548     7.290    QLINK1/CLK
    SLICE_X32Y24         FDRE                                         r  QLINK1/FSM_onehot_rx_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y24         FDRE (Prop_fdre_C_Q)         0.518     7.808 r  QLINK1/FSM_onehot_rx_state_reg[1]/Q
                         net (fo=4, routed)           0.872     8.679    QLINK1/FSM_onehot_rx_state_reg_n_0_[1]
    SLICE_X32Y24         LUT4 (Prop_lut4_I3_O)        0.124     8.803 f  QLINK1/FSM_onehot_rx_state[18]_i_4/O
                         net (fo=3, routed)           1.144     9.947    QLINK1/FSM_onehot_rx_state[18]_i_4_n_0
    SLICE_X33Y21         LUT6 (Prop_lut6_I5_O)        0.124    10.071 r  QLINK1/data32[31]_i_4/O
                         net (fo=32, routed)          1.358    11.430    QLINK1/data32[31]_i_4_n_0
    SLICE_X24Y17         LUT5 (Prop_lut5_I0_O)        0.124    11.554 r  QLINK1/data32[10]_i_2/O
                         net (fo=1, routed)           2.916    14.470    QLINK1/DECODE/FSM_onehot_rx_state_reg[18]_9
    SLICE_X30Y17         LUT3 (Prop_lut3_I2_O)        0.124    14.594 r  QLINK1/DECODE/data32[10]_i_1/O
                         net (fo=2, routed)           0.751    15.345    QLINK1/DECODE_n_21
    SLICE_X34Y20         FDRE                                         r  QLINK1/data32_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK48_O rise edge)   62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK100_I (IN)
                         net (fo=0)                   0.000    62.500    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.869 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           2.116    65.985    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    66.068 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    67.649    CLK48_O
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    67.740 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.503    69.243    QLINK1/CLK
    SLICE_X34Y20         FDRE                                         r  QLINK1/data32_reg[10]/C
                         clock pessimism              0.581    69.825    
                         clock uncertainty           -0.098    69.727    
    SLICE_X34Y20         FDRE (Setup_fdre_C_D)       -0.081    69.646    QLINK1/data32_reg[10]
  -------------------------------------------------------------------
                         required time                         69.646    
                         arrival time                         -15.345    
  -------------------------------------------------------------------
                         slack                                 54.301    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 QLINK1/FSM_onehot_rx_state_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            QLINK1/FSM_onehot_rx_state_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK48_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK48_O rise@0.000ns - CLK48_O rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.788%)  route 0.067ns (32.212%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.073ns
    Source Clock Delay      (SCD):    2.409ns
    Clock Pessimism Removal (CPR):    0.664ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK48_O rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           1.085     1.292    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.342 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.828    CLK48_O
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.854 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         0.555     2.409    QLINK1/CLK
    SLICE_X33Y22         FDRE                                         r  QLINK1/FSM_onehot_rx_state_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDRE (Prop_fdre_C_Q)         0.141     2.550 r  QLINK1/FSM_onehot_rx_state_reg[17]/Q
                         net (fo=4, routed)           0.067     2.617    QLINK1/nxt_rd
    SLICE_X33Y22         FDRE                                         r  QLINK1/FSM_onehot_rx_state_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK48_O rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           1.245     1.639    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.692 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.222    CLK48_O
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.251 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         0.822     3.073    QLINK1/CLK
    SLICE_X33Y22         FDRE                                         r  QLINK1/FSM_onehot_rx_state_reg[18]/C
                         clock pessimism             -0.664     2.409    
    SLICE_X33Y22         FDRE (Hold_fdre_C_D)         0.075     2.484    QLINK1/FSM_onehot_rx_state_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.484    
                         arrival time                           2.617    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 QLINK1/clk_cnt_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            QLINK1/timestamp_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK48_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK48_O rise@0.000ns - CLK48_O rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.141ns (52.822%)  route 0.126ns (47.178%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.098ns
    Source Clock Delay      (SCD):    2.435ns
    Clock Pessimism Removal (CPR):    0.631ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK48_O rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           1.085     1.292    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.342 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.828    CLK48_O
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.854 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         0.581     2.435    QLINK1/CLK
    SLICE_X39Y26         FDRE                                         r  QLINK1/clk_cnt_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.141     2.576 r  QLINK1/clk_cnt_reg[30]/Q
                         net (fo=2, routed)           0.126     2.701    QLINK1/clk_cnt_reg[30]
    SLICE_X37Y25         FDRE                                         r  QLINK1/timestamp_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK48_O rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           1.245     1.639    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.692 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.222    CLK48_O
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.251 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         0.847     3.098    QLINK1/CLK
    SLICE_X37Y25         FDRE                                         r  QLINK1/timestamp_reg[30]/C
                         clock pessimism             -0.631     2.467    
    SLICE_X37Y25         FDRE (Hold_fdre_C_D)         0.070     2.537    QLINK1/timestamp_reg[30]
  -------------------------------------------------------------------
                         required time                         -2.537    
                         arrival time                           2.701    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 QLINK1/clk_cnt_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            QLINK1/timestamp_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK48_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK48_O rise@0.000ns - CLK48_O rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.578%)  route 0.127ns (47.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.098ns
    Source Clock Delay      (SCD):    2.435ns
    Clock Pessimism Removal (CPR):    0.631ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK48_O rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           1.085     1.292    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.342 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.828    CLK48_O
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.854 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         0.581     2.435    QLINK1/CLK
    SLICE_X39Y26         FDRE                                         r  QLINK1/clk_cnt_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.141     2.576 r  QLINK1/clk_cnt_reg[28]/Q
                         net (fo=2, routed)           0.127     2.703    QLINK1/clk_cnt_reg[28]
    SLICE_X37Y25         FDRE                                         r  QLINK1/timestamp_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK48_O rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           1.245     1.639    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.692 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.222    CLK48_O
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.251 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         0.847     3.098    QLINK1/CLK
    SLICE_X37Y25         FDRE                                         r  QLINK1/timestamp_reg[28]/C
                         clock pessimism             -0.631     2.467    
    SLICE_X37Y25         FDRE (Hold_fdre_C_D)         0.070     2.537    QLINK1/timestamp_reg[28]
  -------------------------------------------------------------------
                         required time                         -2.537    
                         arrival time                           2.703    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 QLINK1/buf_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            QLINK1/sys_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK48_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK48_O rise@0.000ns - CLK48_O rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.263%)  route 0.119ns (45.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.077ns
    Source Clock Delay      (SCD):    2.413ns
    Clock Pessimism Removal (CPR):    0.631ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK48_O rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           1.085     1.292    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.342 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.828    CLK48_O
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.854 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         0.559     2.413    QLINK1/CLK
    SLICE_X25Y16         FDRE                                         r  QLINK1/buf_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y16         FDRE (Prop_fdre_C_Q)         0.141     2.554 r  QLINK1/buf_reset_reg/Q
                         net (fo=1, routed)           0.119     2.672    QLINK1/buf_reset
    SLICE_X26Y17         FDRE                                         r  QLINK1/sys_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK48_O rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           1.245     1.639    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.692 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.222    CLK48_O
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.251 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         0.826     3.077    QLINK1/CLK
    SLICE_X26Y17         FDRE                                         r  QLINK1/sys_reset_reg/C
                         clock pessimism             -0.631     2.446    
    SLICE_X26Y17         FDRE (Hold_fdre_C_D)         0.059     2.505    QLINK1/sys_reset_reg
  -------------------------------------------------------------------
                         required time                         -2.505    
                         arrival time                           2.672    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 QLINK1/clk_cnt_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            QLINK1/timestamp_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK48_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK48_O rise@0.000ns - CLK48_O rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.578%)  route 0.127ns (47.422%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.098ns
    Source Clock Delay      (SCD):    2.435ns
    Clock Pessimism Removal (CPR):    0.631ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK48_O rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           1.085     1.292    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.342 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.828    CLK48_O
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.854 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         0.581     2.435    QLINK1/CLK
    SLICE_X39Y26         FDRE                                         r  QLINK1/clk_cnt_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.141     2.576 r  QLINK1/clk_cnt_reg[29]/Q
                         net (fo=2, routed)           0.127     2.703    QLINK1/clk_cnt_reg[29]
    SLICE_X37Y25         FDRE                                         r  QLINK1/timestamp_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK48_O rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           1.245     1.639    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.692 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.222    CLK48_O
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.251 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         0.847     3.098    QLINK1/CLK
    SLICE_X37Y25         FDRE                                         r  QLINK1/timestamp_reg[29]/C
                         clock pessimism             -0.631     2.467    
    SLICE_X37Y25         FDRE (Hold_fdre_C_D)         0.066     2.533    QLINK1/timestamp_reg[29]
  -------------------------------------------------------------------
                         required time                         -2.533    
                         arrival time                           2.703    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 QLINK1/clk_cnt_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            QLINK1/timestamp_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK48_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK48_O rise@0.000ns - CLK48_O rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.141ns (52.318%)  route 0.129ns (47.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.098ns
    Source Clock Delay      (SCD):    2.434ns
    Clock Pessimism Removal (CPR):    0.631ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK48_O rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           1.085     1.292    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.342 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.828    CLK48_O
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.854 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         0.580     2.434    QLINK1/CLK
    SLICE_X39Y24         FDRE                                         r  QLINK1/clk_cnt_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y24         FDRE (Prop_fdre_C_Q)         0.141     2.575 r  QLINK1/clk_cnt_reg[21]/Q
                         net (fo=3, routed)           0.129     2.703    QLINK1/clk_cnt_reg[21]
    SLICE_X37Y24         FDRE                                         r  QLINK1/timestamp_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK48_O rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           1.245     1.639    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.692 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.222    CLK48_O
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.251 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         0.847     3.098    QLINK1/CLK
    SLICE_X37Y24         FDRE                                         r  QLINK1/timestamp_reg[21]/C
                         clock pessimism             -0.631     2.467    
    SLICE_X37Y24         FDRE (Hold_fdre_C_D)         0.066     2.533    QLINK1/timestamp_reg[21]
  -------------------------------------------------------------------
                         required time                         -2.533    
                         arrival time                           2.703    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 QLINK1/led_idx_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            QLINK1/LED_O_reg/D
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK48_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK48_O rise@0.000ns - CLK48_O rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.186ns (67.247%)  route 0.091ns (32.753%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.098ns
    Source Clock Delay      (SCD):    2.433ns
    Clock Pessimism Removal (CPR):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK48_O rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           1.085     1.292    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.342 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.828    CLK48_O
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.854 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         0.579     2.433    QLINK1/CLK
    SLICE_X35Y25         FDRE                                         r  QLINK1/led_idx_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y25         FDRE (Prop_fdre_C_Q)         0.141     2.574 f  QLINK1/led_idx_reg[0]/Q
                         net (fo=7, routed)           0.091     2.664    QLINK1/led_idx_reg__0[0]
    SLICE_X34Y25         LUT6 (Prop_lut6_I4_O)        0.045     2.709 r  QLINK1/LED_O_i_1/O
                         net (fo=1, routed)           0.000     2.709    QLINK1/LED_O_i_1_n_0
    SLICE_X34Y25         FDRE                                         r  QLINK1/LED_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK48_O rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           1.245     1.639    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.692 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.222    CLK48_O
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.251 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         0.847     3.098    QLINK1/CLK
    SLICE_X34Y25         FDRE                                         r  QLINK1/LED_O_reg/C
                         clock pessimism             -0.652     2.446    
    SLICE_X34Y25         FDRE (Hold_fdre_C_D)         0.092     2.538    QLINK1/LED_O_reg
  -------------------------------------------------------------------
                         required time                         -2.538    
                         arrival time                           2.709    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 QLINK1/clk_cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            QLINK1/timestamp_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK48_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK48_O rise@0.000ns - CLK48_O rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.499%)  route 0.128ns (47.501%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.098ns
    Source Clock Delay      (SCD):    2.434ns
    Clock Pessimism Removal (CPR):    0.631ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK48_O rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           1.085     1.292    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.342 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.828    CLK48_O
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.854 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         0.580     2.434    QLINK1/CLK
    SLICE_X39Y25         FDRE                                         r  QLINK1/clk_cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDRE (Prop_fdre_C_Q)         0.141     2.575 r  QLINK1/clk_cnt_reg[27]/Q
                         net (fo=2, routed)           0.128     2.702    QLINK1/clk_cnt_reg[27]
    SLICE_X36Y25         FDRE                                         r  QLINK1/timestamp_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK48_O rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           1.245     1.639    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.692 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.222    CLK48_O
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.251 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         0.847     3.098    QLINK1/CLK
    SLICE_X36Y25         FDRE                                         r  QLINK1/timestamp_reg[27]/C
                         clock pessimism             -0.631     2.467    
    SLICE_X36Y25         FDRE (Hold_fdre_C_D)         0.063     2.530    QLINK1/timestamp_reg[27]
  -------------------------------------------------------------------
                         required time                         -2.530    
                         arrival time                           2.702    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 QLINK1/ENCODE/subcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            QLINK1/ENCODE/subcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK48_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK48_O rise@0.000ns - CLK48_O rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.189ns (58.967%)  route 0.132ns (41.033%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.099ns
    Source Clock Delay      (SCD):    2.434ns
    Clock Pessimism Removal (CPR):    0.652ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK48_O rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           1.085     1.292    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.342 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.828    CLK48_O
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.854 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         0.580     2.434    QLINK1/ENCODE/CLK
    SLICE_X37Y26         FDRE                                         r  QLINK1/ENCODE/subcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y26         FDRE (Prop_fdre_C_Q)         0.141     2.575 r  QLINK1/ENCODE/subcnt_reg[0]/Q
                         net (fo=7, routed)           0.132     2.706    QLINK1/ENCODE/subcnt_reg[0]
    SLICE_X36Y26         LUT3 (Prop_lut3_I1_O)        0.048     2.754 r  QLINK1/ENCODE/subcnt[2]_i_1__0/O
                         net (fo=1, routed)           0.000     2.754    QLINK1/ENCODE/p_0_in[2]
    SLICE_X36Y26         FDRE                                         r  QLINK1/ENCODE/subcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK48_O rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           1.245     1.639    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.692 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.222    CLK48_O
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.251 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         0.848     3.099    QLINK1/ENCODE/CLK
    SLICE_X36Y26         FDRE                                         r  QLINK1/ENCODE/subcnt_reg[2]/C
                         clock pessimism             -0.652     2.447    
    SLICE_X36Y26         FDRE (Hold_fdre_C_D)         0.131     2.578    QLINK1/ENCODE/subcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.578    
                         arrival time                           2.754    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 QLINK1/clk_cnt_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            QLINK1/timestamp_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK48_O
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK48_O rise@0.000ns - CLK48_O rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.487%)  route 0.128ns (47.513%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.098ns
    Source Clock Delay      (SCD):    2.434ns
    Clock Pessimism Removal (CPR):    0.631ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK48_O rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           1.085     1.292    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.342 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.828    CLK48_O
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.854 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         0.580     2.434    QLINK1/CLK
    SLICE_X39Y25         FDRE                                         r  QLINK1/clk_cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDRE (Prop_fdre_C_Q)         0.141     2.575 r  QLINK1/clk_cnt_reg[25]/Q
                         net (fo=2, routed)           0.128     2.702    QLINK1/clk_cnt_reg[25]
    SLICE_X36Y25         FDRE                                         r  QLINK1/timestamp_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK48_O rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.395     0.395 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           1.245     1.639    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.692 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.530     2.222    CLK48_O
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     2.251 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         0.847     3.098    QLINK1/CLK
    SLICE_X36Y25         FDRE                                         r  QLINK1/timestamp_reg[25]/C
                         clock pessimism             -0.631     2.467    
    SLICE_X36Y25         FDRE (Hold_fdre_C_D)         0.059     2.526    QLINK1/timestamp_reg[25]
  -------------------------------------------------------------------
                         required time                         -2.526    
                         arrival time                           2.702    
  -------------------------------------------------------------------
                         slack                                  0.177    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK48_O
Waveform(ns):       { 0.000 31.250 }
Period(ns):         62.500
Sources:            { QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         62.500      60.345     BUFGCTRL_X0Y0    CLK48_O_BUFG_inst/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         62.500      61.251     MMCME2_ADV_X0Y0  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X30Y28     QLINK1/DECODE/subcnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X30Y28     QLINK1/DECODE/subcnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X30Y28     QLINK1/DECODE/subcnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X30Y28     QLINK1/DECODE/subcnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X38Y23     QLINK1/ENCODE/data_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X38Y23     QLINK1/ENCODE/data_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X38Y23     QLINK1/ENCODE/data_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         62.500      61.500     SLICE_X38Y23     QLINK1/ENCODE/data_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       62.500      150.860    MMCME2_ADV_X0Y0  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X38Y23     QLINK1/ENCODE/data_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X38Y23     QLINK1/ENCODE/data_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X38Y23     QLINK1/ENCODE/data_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X38Y23     QLINK1/ENCODE/data_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X38Y23     QLINK1/ENCODE/data_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X38Y23     QLINK1/ENCODE/data_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X38Y23     QLINK1/ENCODE/data_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X39Y23     QLINK1/clk_cnt_reg[16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X39Y23     QLINK1/clk_cnt_reg[17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X39Y23     QLINK1/clk_cnt_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X39Y20     QLINK1/clk_cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X39Y20     QLINK1/clk_cnt_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X39Y20     QLINK1/clk_cnt_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X39Y20     QLINK1/clk_cnt_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X38Y20     QLINK1/timestamp_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X38Y20     QLINK1/timestamp_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X38Y20     QLINK1/timestamp_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X38Y20     QLINK1/timestamp_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X40Y20     QLINK1/timestamp_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         31.250      30.750     SLICE_X38Y20     QLINK1/timestamp_reg[5]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_feedback
  To Clock:  clk_feedback

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        8.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_feedback
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
  To Clock:  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_spi_clk_gen_clk_wiz_0_0
  To Clock:  clk_out1_spi_clk_gen_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        6.272ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.181ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.272ns  (required time - arrival time)
  Source:                 RAM0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpiTx/nxt_data_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_clk_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_clk_gen_clk_wiz_0_0 rise@10.000ns - clk_out1_spi_clk_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.476ns  (logic 2.454ns (70.589%)  route 1.022ns (29.411%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 11.439 - 10.000 ) 
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.571     1.571    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.752 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -0.096    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=45, routed)          1.601     1.601    RAM0/CLK
    RAMB36_X1Y3          RAMB36E1                                     r  RAM0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[24])
                                                      2.454     4.055 r  RAM0/UNISIM_RAM0/DOBDO[24]
                         net (fo=1, routed)           1.022     5.077    SpiTx/D[24]
    SLICE_X25Y17         FDRE                                         r  SpiTx/nxt_data_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.453    11.453    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122     8.331 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     9.909    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.000 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=45, routed)          1.439    11.439    SpiTx/CLK
    SLICE_X25Y17         FDRE                                         r  SpiTx/nxt_data_reg[24]/C
                         clock pessimism              0.094    11.533    
                         clock uncertainty           -0.075    11.458    
    SLICE_X25Y17         FDRE (Setup_fdre_C_D)       -0.109    11.349    SpiTx/nxt_data_reg[24]
  -------------------------------------------------------------------
                         required time                         11.349    
                         arrival time                          -5.077    
  -------------------------------------------------------------------
                         slack                                  6.272    

Slack (MET) :             6.317ns  (required time - arrival time)
  Source:                 RAM0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpiTx/nxt_data_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_clk_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_clk_gen_clk_wiz_0_0 rise@10.000ns - clk_out1_spi_clk_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.483ns  (logic 2.454ns (70.462%)  route 1.029ns (29.538%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 11.442 - 10.000 ) 
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.571     1.571    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.752 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -0.096    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=45, routed)          1.601     1.601    RAM0/CLK
    RAMB36_X1Y3          RAMB36E1                                     r  RAM0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[9])
                                                      2.454     4.055 r  RAM0/UNISIM_RAM0/DOBDO[9]
                         net (fo=1, routed)           1.029     5.084    SpiTx/D[9]
    SLICE_X26Y15         FDRE                                         r  SpiTx/nxt_data_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.453    11.453    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122     8.331 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     9.909    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.000 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=45, routed)          1.442    11.442    SpiTx/CLK
    SLICE_X26Y15         FDRE                                         r  SpiTx/nxt_data_reg[9]/C
                         clock pessimism              0.080    11.522    
                         clock uncertainty           -0.075    11.447    
    SLICE_X26Y15         FDRE (Setup_fdre_C_D)       -0.047    11.400    SpiTx/nxt_data_reg[9]
  -------------------------------------------------------------------
                         required time                         11.400    
                         arrival time                          -5.084    
  -------------------------------------------------------------------
                         slack                                  6.317    

Slack (MET) :             6.410ns  (required time - arrival time)
  Source:                 RAM0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpiTx/nxt_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_clk_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_clk_gen_clk_wiz_0_0 rise@10.000ns - clk_out1_spi_clk_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.392ns  (logic 2.454ns (72.347%)  route 0.938ns (27.653%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 11.442 - 10.000 ) 
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.571     1.571    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.752 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -0.096    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=45, routed)          1.601     1.601    RAM0/CLK
    RAMB36_X1Y3          RAMB36E1                                     r  RAM0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[7])
                                                      2.454     4.055 r  RAM0/UNISIM_RAM0/DOBDO[7]
                         net (fo=1, routed)           0.938     4.993    SpiTx/D[7]
    SLICE_X26Y15         FDRE                                         r  SpiTx/nxt_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.453    11.453    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122     8.331 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     9.909    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.000 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=45, routed)          1.442    11.442    SpiTx/CLK
    SLICE_X26Y15         FDRE                                         r  SpiTx/nxt_data_reg[7]/C
                         clock pessimism              0.080    11.522    
                         clock uncertainty           -0.075    11.447    
    SLICE_X26Y15         FDRE (Setup_fdre_C_D)       -0.045    11.402    SpiTx/nxt_data_reg[7]
  -------------------------------------------------------------------
                         required time                         11.402    
                         arrival time                          -4.993    
  -------------------------------------------------------------------
                         slack                                  6.410    

Slack (MET) :             6.454ns  (required time - arrival time)
  Source:                 RAM0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpiTx/nxt_data_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_clk_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_clk_gen_clk_wiz_0_0 rise@10.000ns - clk_out1_spi_clk_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.296ns  (logic 2.454ns (74.446%)  route 0.842ns (25.554%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 11.438 - 10.000 ) 
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.571     1.571    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.752 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -0.096    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=45, routed)          1.601     1.601    RAM0/CLK
    RAMB36_X1Y3          RAMB36E1                                     r  RAM0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[16])
                                                      2.454     4.055 r  RAM0/UNISIM_RAM0/DOBDO[16]
                         net (fo=1, routed)           0.842     4.897    SpiTx/D[16]
    SLICE_X27Y18         FDRE                                         r  SpiTx/nxt_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.453    11.453    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122     8.331 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     9.909    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.000 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=45, routed)          1.438    11.438    SpiTx/CLK
    SLICE_X27Y18         FDRE                                         r  SpiTx/nxt_data_reg[16]/C
                         clock pessimism              0.080    11.518    
                         clock uncertainty           -0.075    11.443    
    SLICE_X27Y18         FDRE (Setup_fdre_C_D)       -0.092    11.351    SpiTx/nxt_data_reg[16]
  -------------------------------------------------------------------
                         required time                         11.351    
                         arrival time                          -4.897    
  -------------------------------------------------------------------
                         slack                                  6.454    

Slack (MET) :             6.458ns  (required time - arrival time)
  Source:                 RAM0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpiTx/nxt_data_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_clk_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_clk_gen_clk_wiz_0_0 rise@10.000ns - clk_out1_spi_clk_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.376ns  (logic 2.454ns (72.696%)  route 0.922ns (27.304%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.442ns = ( 11.442 - 10.000 ) 
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.571     1.571    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.752 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -0.096    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=45, routed)          1.601     1.601    RAM0/CLK
    RAMB36_X1Y3          RAMB36E1                                     r  RAM0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[21])
                                                      2.454     4.055 r  RAM0/UNISIM_RAM0/DOBDO[21]
                         net (fo=1, routed)           0.922     4.977    SpiTx/D[21]
    SLICE_X26Y15         FDRE                                         r  SpiTx/nxt_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.453    11.453    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122     8.331 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     9.909    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.000 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=45, routed)          1.442    11.442    SpiTx/CLK
    SLICE_X26Y15         FDRE                                         r  SpiTx/nxt_data_reg[21]/C
                         clock pessimism              0.080    11.522    
                         clock uncertainty           -0.075    11.447    
    SLICE_X26Y15         FDRE (Setup_fdre_C_D)       -0.013    11.434    SpiTx/nxt_data_reg[21]
  -------------------------------------------------------------------
                         required time                         11.434    
                         arrival time                          -4.977    
  -------------------------------------------------------------------
                         slack                                  6.458    

Slack (MET) :             6.462ns  (required time - arrival time)
  Source:                 RAM0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpiTx/nxt_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_clk_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_clk_gen_clk_wiz_0_0 rise@10.000ns - clk_out1_spi_clk_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.354ns  (logic 2.454ns (73.172%)  route 0.900ns (26.828%))
  Logic Levels:           0  
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 11.437 - 10.000 ) 
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.571     1.571    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.752 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -0.096    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=45, routed)          1.601     1.601    RAM0/CLK
    RAMB36_X1Y3          RAMB36E1                                     r  RAM0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[2])
                                                      2.454     4.055 r  RAM0/UNISIM_RAM0/DOBDO[2]
                         net (fo=1, routed)           0.900     4.955    SpiTx/D[2]
    SLICE_X24Y18         FDRE                                         r  SpiTx/nxt_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.453    11.453    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122     8.331 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     9.909    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.000 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=45, routed)          1.437    11.437    SpiTx/CLK
    SLICE_X24Y18         FDRE                                         r  SpiTx/nxt_data_reg[2]/C
                         clock pessimism              0.094    11.531    
                         clock uncertainty           -0.075    11.456    
    SLICE_X24Y18         FDRE (Setup_fdre_C_D)       -0.040    11.416    SpiTx/nxt_data_reg[2]
  -------------------------------------------------------------------
                         required time                         11.416    
                         arrival time                          -4.955    
  -------------------------------------------------------------------
                         slack                                  6.462    

Slack (MET) :             6.481ns  (required time - arrival time)
  Source:                 RAM0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpiTx/nxt_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_clk_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_clk_gen_clk_wiz_0_0 rise@10.000ns - clk_out1_spi_clk_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.336ns  (logic 2.454ns (73.558%)  route 0.882ns (26.442%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.443ns = ( 11.443 - 10.000 ) 
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.571     1.571    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.752 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -0.096    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=45, routed)          1.601     1.601    RAM0/CLK
    RAMB36_X1Y3          RAMB36E1                                     r  RAM0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[15])
                                                      2.454     4.055 r  RAM0/UNISIM_RAM0/DOBDO[15]
                         net (fo=1, routed)           0.882     4.937    SpiTx/D[15]
    SLICE_X26Y14         FDRE                                         r  SpiTx/nxt_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.453    11.453    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122     8.331 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     9.909    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.000 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=45, routed)          1.443    11.443    SpiTx/CLK
    SLICE_X26Y14         FDRE                                         r  SpiTx/nxt_data_reg[15]/C
                         clock pessimism              0.080    11.523    
                         clock uncertainty           -0.075    11.448    
    SLICE_X26Y14         FDRE (Setup_fdre_C_D)       -0.030    11.418    SpiTx/nxt_data_reg[15]
  -------------------------------------------------------------------
                         required time                         11.418    
                         arrival time                          -4.937    
  -------------------------------------------------------------------
                         slack                                  6.481    

Slack (MET) :             6.486ns  (required time - arrival time)
  Source:                 RAM0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpiTx/nxt_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_clk_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_clk_gen_clk_wiz_0_0 rise@10.000ns - clk_out1_spi_clk_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.301ns  (logic 2.454ns (74.338%)  route 0.847ns (25.662%))
  Logic Levels:           0  
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.441ns = ( 11.441 - 10.000 ) 
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.571     1.571    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.752 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -0.096    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=45, routed)          1.601     1.601    RAM0/CLK
    RAMB36_X1Y3          RAMB36E1                                     r  RAM0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[10])
                                                      2.454     4.055 r  RAM0/UNISIM_RAM0/DOBDO[10]
                         net (fo=1, routed)           0.847     4.902    SpiTx/D[10]
    SLICE_X27Y16         FDRE                                         r  SpiTx/nxt_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.453    11.453    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122     8.331 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     9.909    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.000 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=45, routed)          1.441    11.441    SpiTx/CLK
    SLICE_X27Y16         FDRE                                         r  SpiTx/nxt_data_reg[10]/C
                         clock pessimism              0.080    11.521    
                         clock uncertainty           -0.075    11.446    
    SLICE_X27Y16         FDRE (Setup_fdre_C_D)       -0.058    11.388    SpiTx/nxt_data_reg[10]
  -------------------------------------------------------------------
                         required time                         11.388    
                         arrival time                          -4.902    
  -------------------------------------------------------------------
                         slack                                  6.486    

Slack (MET) :             6.492ns  (required time - arrival time)
  Source:                 RAM0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpiTx/nxt_data_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_clk_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_clk_gen_clk_wiz_0_0 rise@10.000ns - clk_out1_spi_clk_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.288ns  (logic 2.454ns (74.634%)  route 0.834ns (25.366%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 11.438 - 10.000 ) 
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.571     1.571    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.752 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -0.096    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=45, routed)          1.601     1.601    RAM0/CLK
    RAMB36_X1Y3          RAMB36E1                                     r  RAM0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[28])
                                                      2.454     4.055 r  RAM0/UNISIM_RAM0/DOBDO[28]
                         net (fo=1, routed)           0.834     4.889    SpiTx/D[28]
    SLICE_X27Y18         FDRE                                         r  SpiTx/nxt_data_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.453    11.453    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122     8.331 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     9.909    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.000 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=45, routed)          1.438    11.438    SpiTx/CLK
    SLICE_X27Y18         FDRE                                         r  SpiTx/nxt_data_reg[28]/C
                         clock pessimism              0.080    11.518    
                         clock uncertainty           -0.075    11.443    
    SLICE_X27Y18         FDRE (Setup_fdre_C_D)       -0.062    11.381    SpiTx/nxt_data_reg[28]
  -------------------------------------------------------------------
                         required time                         11.381    
                         arrival time                          -4.889    
  -------------------------------------------------------------------
                         slack                                  6.492    

Slack (MET) :             6.499ns  (required time - arrival time)
  Source:                 RAM0/UNISIM_RAM0/CLKBWRCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpiTx/nxt_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_clk_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_spi_clk_gen_clk_wiz_0_0 rise@10.000ns - clk_out1_spi_clk_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        3.251ns  (logic 2.454ns (75.496%)  route 0.797ns (24.504%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 11.438 - 10.000 ) 
    Source Clock Delay      (SCD):    1.601ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.075ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.132ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.571     1.571    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    -1.752 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    -0.096    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     0.000 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=45, routed)          1.601     1.601    RAM0/CLK
    RAMB36_X1Y3          RAMB36E1                                     r  RAM0/UNISIM_RAM0/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKBWRCLK_DOBDO[14])
                                                      2.454     4.055 r  RAM0/UNISIM_RAM0/DOBDO[14]
                         net (fo=1, routed)           0.797     4.851    SpiTx/D[14]
    SLICE_X27Y18         FDRE                                         r  SpiTx/nxt_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.453    11.453    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122     8.331 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578     9.909    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    10.000 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=45, routed)          1.438    11.438    SpiTx/CLK
    SLICE_X27Y18         FDRE                                         r  SpiTx/nxt_data_reg[14]/C
                         clock pessimism              0.080    11.518    
                         clock uncertainty           -0.075    11.443    
    SLICE_X27Y18         FDRE (Setup_fdre_C_D)       -0.093    11.350    SpiTx/nxt_data_reg[14]
  -------------------------------------------------------------------
                         required time                         11.350    
                         arrival time                          -4.851    
  -------------------------------------------------------------------
                         slack                                  6.499    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 SpiTx/bitcnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpiTx/MOSI_O_reg/D
                            (rising edge-triggered cell FDSE clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_clk_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_clk_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_spi_clk_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.714%)  route 0.131ns (41.286%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         0.547     0.547    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057    -0.511 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=45, routed)          0.558     0.558    SpiTx/CLK
    SLICE_X27Y17         FDRE                                         r  SpiTx/bitcnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y17         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  SpiTx/bitcnt_reg[3]/Q
                         net (fo=5, routed)           0.131     0.829    SpiTx/bitcnt_reg__0[3]
    SLICE_X28Y16         LUT6 (Prop_lut6_I4_O)        0.045     0.874 r  SpiTx/MOSI_O_i_1/O
                         net (fo=1, routed)           0.000     0.874    SpiTx/MOSI_O_i_1_n_0
    SLICE_X28Y16         FDSE                                         r  SpiTx/MOSI_O_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         0.815     0.815    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=45, routed)          0.827     0.827    SpiTx/CLK
    SLICE_X28Y16         FDSE                                         r  SpiTx/MOSI_O_reg/C
                         clock pessimism             -0.254     0.573    
    SLICE_X28Y16         FDSE (Hold_fdse_C_D)         0.121     0.694    SpiTx/MOSI_O_reg
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.874    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 SpiTx/sclk_active_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpiTx/sclk_active_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_clk_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_clk_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_spi_clk_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.195%)  route 0.177ns (45.805%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         0.547     0.547    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057    -0.511 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=45, routed)          0.555     0.555    SpiTx/CLK
    SLICE_X26Y20         FDRE                                         r  SpiTx/sclk_active_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y20         FDRE (Prop_fdre_C_Q)         0.164     0.719 r  SpiTx/sclk_active_reg/Q
                         net (fo=2, routed)           0.177     0.895    SpiTx/sclk_active
    SLICE_X26Y20         LUT2 (Prop_lut2_I0_O)        0.045     0.940 r  SpiTx/sclk_active_i_1/O
                         net (fo=1, routed)           0.000     0.940    SpiTx/sclk_active_i_1_n_0
    SLICE_X26Y20         FDRE                                         r  SpiTx/sclk_active_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         0.815     0.815    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=45, routed)          0.823     0.823    SpiTx/CLK
    SLICE_X26Y20         FDRE                                         r  SpiTx/sclk_active_reg/C
                         clock pessimism             -0.268     0.555    
    SLICE_X26Y20         FDRE (Hold_fdre_C_D)         0.120     0.675    SpiTx/sclk_active_reg
  -------------------------------------------------------------------
                         required time                         -0.675    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 SpiTx/bitcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpiTx/bitcnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_clk_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_clk_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_spi_clk_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.183ns (47.478%)  route 0.202ns (52.522%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         0.547     0.547    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057    -0.511 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=45, routed)          0.558     0.558    SpiTx/CLK
    SLICE_X27Y17         FDRE                                         r  SpiTx/bitcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y17         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  SpiTx/bitcnt_reg[1]/Q
                         net (fo=14, routed)          0.202     0.901    SpiTx/bitcnt_reg__0[1]
    SLICE_X27Y17         LUT3 (Prop_lut3_I2_O)        0.042     0.943 r  SpiTx/bitcnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.943    SpiTx/bitcnt[2]_i_1_n_0
    SLICE_X27Y17         FDRE                                         r  SpiTx/bitcnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         0.815     0.815    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=45, routed)          0.826     0.826    SpiTx/CLK
    SLICE_X27Y17         FDRE                                         r  SpiTx/bitcnt_reg[2]/C
                         clock pessimism             -0.268     0.558    
    SLICE_X27Y17         FDRE (Hold_fdre_C_D)         0.107     0.665    SpiTx/bitcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 SpiTx/bitcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpiTx/bitcnt_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_clk_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_clk_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_spi_clk_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.184ns (47.369%)  route 0.204ns (52.631%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         0.547     0.547    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057    -0.511 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=45, routed)          0.558     0.558    SpiTx/CLK
    SLICE_X27Y17         FDRE                                         r  SpiTx/bitcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y17         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  SpiTx/bitcnt_reg[1]/Q
                         net (fo=14, routed)          0.204     0.903    SpiTx/bitcnt_reg__0[1]
    SLICE_X27Y17         LUT5 (Prop_lut5_I4_O)        0.043     0.946 r  SpiTx/bitcnt[4]_i_2/O
                         net (fo=1, routed)           0.000     0.946    SpiTx/p_0_in__2[4]
    SLICE_X27Y17         FDRE                                         r  SpiTx/bitcnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         0.815     0.815    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=45, routed)          0.826     0.826    SpiTx/CLK
    SLICE_X27Y17         FDRE                                         r  SpiTx/bitcnt_reg[4]/C
                         clock pessimism             -0.268     0.558    
    SLICE_X27Y17         FDRE (Hold_fdre_C_D)         0.107     0.665    SpiTx/bitcnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.665    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 SpiTx/bitcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpiTx/bitcnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_clk_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_clk_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_spi_clk_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.186ns (47.884%)  route 0.202ns (52.116%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         0.547     0.547    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057    -0.511 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=45, routed)          0.558     0.558    SpiTx/CLK
    SLICE_X27Y17         FDRE                                         r  SpiTx/bitcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y17         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  SpiTx/bitcnt_reg[1]/Q
                         net (fo=14, routed)          0.202     0.901    SpiTx/bitcnt_reg__0[1]
    SLICE_X27Y17         LUT2 (Prop_lut2_I0_O)        0.045     0.946 r  SpiTx/bitcnt[1]_i_1/O
                         net (fo=1, routed)           0.000     0.946    SpiTx/p_0_in__2[1]
    SLICE_X27Y17         FDRE                                         r  SpiTx/bitcnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         0.815     0.815    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=45, routed)          0.826     0.826    SpiTx/CLK
    SLICE_X27Y17         FDRE                                         r  SpiTx/bitcnt_reg[1]/C
                         clock pessimism             -0.268     0.558    
    SLICE_X27Y17         FDRE (Hold_fdre_C_D)         0.091     0.649    SpiTx/bitcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.649    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 SpiTx/bitcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpiTx/bitcnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_clk_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_clk_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_spi_clk_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.639%)  route 0.204ns (52.361%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         0.547     0.547    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057    -0.511 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=45, routed)          0.558     0.558    SpiTx/CLK
    SLICE_X27Y17         FDRE                                         r  SpiTx/bitcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y17         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  SpiTx/bitcnt_reg[1]/Q
                         net (fo=14, routed)          0.204     0.903    SpiTx/bitcnt_reg__0[1]
    SLICE_X27Y17         LUT4 (Prop_lut4_I1_O)        0.045     0.948 r  SpiTx/bitcnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.948    SpiTx/p_0_in__2[3]
    SLICE_X27Y17         FDRE                                         r  SpiTx/bitcnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         0.815     0.815    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=45, routed)          0.826     0.826    SpiTx/CLK
    SLICE_X27Y17         FDRE                                         r  SpiTx/bitcnt_reg[3]/C
                         clock pessimism             -0.268     0.558    
    SLICE_X27Y17         FDRE (Hold_fdre_C_D)         0.092     0.650    SpiTx/bitcnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.650    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 SpiTx/bitcnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpiTx/bitcnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_clk_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_clk_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_spi_clk_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.563ns  (logic 0.245ns (43.533%)  route 0.318ns (56.467%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.557ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         0.547     0.547    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057    -0.511 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=45, routed)          0.557     0.557    SpiTx/CLK
    SLICE_X28Y18         FDRE                                         r  SpiTx/bitcnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y18         FDRE (Prop_fdre_C_Q)         0.148     0.705 f  SpiTx/bitcnt_reg[0]/Q
                         net (fo=15, routed)          0.318     1.022    SpiTx/bitcnt_reg__0[0]
    SLICE_X28Y18         LUT1 (Prop_lut1_I0_O)        0.097     1.119 r  SpiTx/bitcnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.119    SpiTx/p_0_in__2[0]
    SLICE_X28Y18         FDRE                                         r  SpiTx/bitcnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         0.815     0.815    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=45, routed)          0.825     0.825    SpiTx/CLK
    SLICE_X28Y18         FDRE                                         r  SpiTx/bitcnt_reg[0]/C
                         clock pessimism             -0.268     0.557    
    SLICE_X28Y18         FDRE (Hold_fdre_C_D)         0.131     0.688    SpiTx/bitcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.688    
                         arrival time                           1.119    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 SpiTx/bitcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpiTx/bitcnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_clk_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_clk_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_spi_clk_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.527ns  (logic 0.186ns (35.282%)  route 0.341ns (64.718%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.825ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         0.547     0.547    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057    -0.511 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=45, routed)          0.558     0.558    SpiTx/CLK
    SLICE_X27Y17         FDRE                                         r  SpiTx/bitcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y17         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  SpiTx/bitcnt_reg[1]/Q
                         net (fo=14, routed)          0.170     0.869    SpiTx/bitcnt_reg__0[1]
    SLICE_X27Y17         LUT6 (Prop_lut6_I2_O)        0.045     0.914 r  SpiTx/bitcnt[4]_i_1/O
                         net (fo=5, routed)           0.171     1.085    SpiTx/bitcnt[4]_i_1_n_0
    SLICE_X28Y18         FDRE                                         r  SpiTx/bitcnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         0.815     0.815    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=45, routed)          0.825     0.825    SpiTx/CLK
    SLICE_X28Y18         FDRE                                         r  SpiTx/bitcnt_reg[0]/C
                         clock pessimism             -0.254     0.571    
    SLICE_X28Y18         FDRE (Hold_fdre_C_R)         0.009     0.580    SpiTx/bitcnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.580    
                         arrival time                           1.085    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 SpiTx/bitcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpiTx/bitcnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_clk_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_clk_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_spi_clk_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.186ns (38.168%)  route 0.301ns (61.832%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         0.547     0.547    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057    -0.511 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=45, routed)          0.558     0.558    SpiTx/CLK
    SLICE_X27Y17         FDRE                                         r  SpiTx/bitcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y17         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  SpiTx/bitcnt_reg[1]/Q
                         net (fo=14, routed)          0.170     0.869    SpiTx/bitcnt_reg__0[1]
    SLICE_X27Y17         LUT6 (Prop_lut6_I2_O)        0.045     0.914 r  SpiTx/bitcnt[4]_i_1/O
                         net (fo=5, routed)           0.131     1.045    SpiTx/bitcnt[4]_i_1_n_0
    SLICE_X27Y17         FDRE                                         r  SpiTx/bitcnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         0.815     0.815    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=45, routed)          0.826     0.826    SpiTx/CLK
    SLICE_X27Y17         FDRE                                         r  SpiTx/bitcnt_reg[1]/C
                         clock pessimism             -0.268     0.558    
    SLICE_X27Y17         FDRE (Hold_fdre_C_R)        -0.018     0.540    SpiTx/bitcnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.540    
                         arrival time                           1.045    
  -------------------------------------------------------------------
                         slack                                  0.505    

Slack (MET) :             0.505ns  (arrival time - required time)
  Source:                 SpiTx/bitcnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SpiTx/bitcnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_clk_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_clk_gen_clk_wiz_0_0 rise@0.000ns - clk_out1_spi_clk_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.186ns (38.168%)  route 0.301ns (61.832%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         0.547     0.547    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.057    -0.511 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.485    -0.026    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=45, routed)          0.558     0.558    SpiTx/CLK
    SLICE_X27Y17         FDRE                                         r  SpiTx/bitcnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y17         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  SpiTx/bitcnt_reg[1]/Q
                         net (fo=14, routed)          0.170     0.869    SpiTx/bitcnt_reg__0[1]
    SLICE_X27Y17         LUT6 (Prop_lut6_I2_O)        0.045     0.914 r  SpiTx/bitcnt[4]_i_1/O
                         net (fo=5, routed)           0.131     1.045    SpiTx/bitcnt[4]_i_1_n_0
    SLICE_X27Y17         FDRE                                         r  SpiTx/bitcnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         0.815     0.815    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=45, routed)          0.826     0.826    SpiTx/CLK
    SLICE_X27Y17         FDRE                                         r  SpiTx/bitcnt_reg[2]/C
                         clock pessimism             -0.268     0.558    
    SLICE_X27Y17         FDRE (Hold_fdre_C_R)        -0.018     0.540    SpiTx/bitcnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.540    
                         arrival time                           1.045    
  -------------------------------------------------------------------
                         slack                                  0.505    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_spi_clk_gen_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y3      RAM0/UNISIM_RAM1/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y3      RAM0/UNISIM_RAM1/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3      RAM0/UNISIM_RAM0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X1Y3      RAM0/UNISIM_RAM0/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X28Y16     SpiTx/MOSI_O_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X28Y18     SpiTx/bitcnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X27Y17     SpiTx/bitcnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X27Y17     SpiTx/bitcnt_reg[2]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X27Y17     SpiTx/bitcnt_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X27Y17     SpiTx/bitcnt_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X27Y17     SpiTx/bitcnt_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X27Y17     SpiTx/bitcnt_reg[4]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X25Y17     SpiTx/nxt_data_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X24Y18     SpiTx/nxt_data_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X24Y18     SpiTx/nxt_data_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X24Y18     SpiTx/nxt_data_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X25Y17     SpiTx/nxt_data_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X25Y17     SpiTx/nxt_data_reg[25]/C
High Pulse Width  Fast    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X28Y16     SpiTx/MOSI_O_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X28Y18     SpiTx/bitcnt_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X27Y17     SpiTx/bitcnt_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X27Y17     SpiTx/bitcnt_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X27Y17     SpiTx/bitcnt_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X27Y17     SpiTx/bitcnt_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X27Y14     SpiTx/nxt_data_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X27Y16     SpiTx/nxt_data_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X27Y18     SpiTx/nxt_data_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X26Y14     SpiTx/nxt_data_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_spi_clk_gen_clk_wiz_0_0
  To Clock:  clkfbout_spi_clk_gen_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_spi_clk_gen_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_spi_clk_gen_clk_wiz_0_0
  To Clock:  CLK48_O

Setup :           64  Failing Endpoints,  Worst Slack       -3.722ns,  Total Violation     -117.357ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.105ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.722ns  (required time - arrival time)
  Source:                 RAM0/UNISIM_RAM1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            QLINK1/data32_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK48_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (CLK48_O rise@62.500ns - clk_out1_spi_clk_gen_clk_wiz_0_0 rise@60.000ns)
  Data Path Delay:        11.020ns  (logic 2.702ns (24.519%)  route 8.318ns (75.481%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        5.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.744ns = ( 69.244 - 62.500 ) 
    Source Clock Delay      (SCD):    1.600ns = ( 61.600 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    60.000 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.571    61.571    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    58.248 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    59.904    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    60.000 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=45, routed)          1.600    61.600    RAM0/CLK
    RAMB36_X2Y3          RAMB36E1                                     r  RAM0/UNISIM_RAM1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[30])
                                                      2.454    64.054 r  RAM0/UNISIM_RAM1/DOADO[30]
                         net (fo=1, routed)           3.931    67.985    QLINK1/DOADO[30]
    SLICE_X25Y18         LUT5 (Prop_lut5_I2_O)        0.124    68.109 r  QLINK1/data32[30]_i_2/O
                         net (fo=1, routed)           2.239    70.348    QLINK1/DECODE/FSM_onehot_rx_state_reg[18]_14
    SLICE_X29Y18         LUT3 (Prop_lut3_I2_O)        0.124    70.472 r  QLINK1/DECODE/data32[30]_i_1/O
                         net (fo=2, routed)           2.148    72.620    QLINK1/DECODE_n_1
    SLICE_X35Y18         FDRE                                         r  QLINK1/data32_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK48_O rise edge)   62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK100_I (IN)
                         net (fo=0)                   0.000    62.500    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.869 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           2.116    65.985    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    66.068 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    67.649    CLK48_O
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    67.740 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.504    69.244    QLINK1/CLK
    SLICE_X35Y18         FDRE                                         r  QLINK1/data32_reg[30]/C
                         clock pessimism              0.000    69.244    
                         clock uncertainty           -0.237    69.007    
    SLICE_X35Y18         FDRE (Setup_fdre_C_D)       -0.109    68.898    QLINK1/data32_reg[30]
  -------------------------------------------------------------------
                         required time                         68.898    
                         arrival time                         -72.620    
  -------------------------------------------------------------------
                         slack                                 -3.722    

Slack (VIOLATED) :        -2.402ns  (required time - arrival time)
  Source:                 RAM0/UNISIM_RAM0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            QLINK1/data32_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK48_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (CLK48_O rise@62.500ns - clk_out1_spi_clk_gen_clk_wiz_0_0 rise@60.000ns)
  Data Path Delay:        9.729ns  (logic 2.702ns (27.772%)  route 7.027ns (72.228%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        5.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.743ns = ( 69.243 - 62.500 ) 
    Source Clock Delay      (SCD):    1.598ns = ( 61.598 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    60.000 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.571    61.571    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    58.248 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    59.904    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    60.000 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=45, routed)          1.598    61.598    RAM0/CLK
    RAMB36_X1Y3          RAMB36E1                                     r  RAM0/UNISIM_RAM0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[10])
                                                      2.454    64.052 r  RAM0/UNISIM_RAM0/DOADO[10]
                         net (fo=1, routed)           3.360    67.412    QLINK1/UNISIM_RAM0_0[10]
    SLICE_X24Y17         LUT5 (Prop_lut5_I4_O)        0.124    67.536 r  QLINK1/data32[10]_i_2/O
                         net (fo=1, routed)           2.916    70.452    QLINK1/DECODE/FSM_onehot_rx_state_reg[18]_9
    SLICE_X30Y17         LUT3 (Prop_lut3_I2_O)        0.124    70.576 r  QLINK1/DECODE/data32[10]_i_1/O
                         net (fo=2, routed)           0.751    71.327    QLINK1/DECODE_n_21
    SLICE_X34Y20         FDRE                                         r  QLINK1/data32_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK48_O rise edge)   62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK100_I (IN)
                         net (fo=0)                   0.000    62.500    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.869 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           2.116    65.985    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    66.068 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    67.649    CLK48_O
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    67.740 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.503    69.243    QLINK1/CLK
    SLICE_X34Y20         FDRE                                         r  QLINK1/data32_reg[10]/C
                         clock pessimism              0.000    69.243    
                         clock uncertainty           -0.237    69.006    
    SLICE_X34Y20         FDRE (Setup_fdre_C_D)       -0.081    68.925    QLINK1/data32_reg[10]
  -------------------------------------------------------------------
                         required time                         68.925    
                         arrival time                         -71.327    
  -------------------------------------------------------------------
                         slack                                 -2.402    

Slack (VIOLATED) :        -2.235ns  (required time - arrival time)
  Source:                 RAM0/UNISIM_RAM0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            QLINK1/data32_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK48_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (CLK48_O rise@62.500ns - clk_out1_spi_clk_gen_clk_wiz_0_0 rise@60.000ns)
  Data Path Delay:        9.577ns  (logic 2.702ns (28.214%)  route 6.875ns (71.786%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        5.146ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.744ns = ( 69.244 - 62.500 ) 
    Source Clock Delay      (SCD):    1.598ns = ( 61.598 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    60.000 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.571    61.571    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    58.248 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    59.904    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    60.000 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=45, routed)          1.598    61.598    RAM0/CLK
    RAMB36_X1Y3          RAMB36E1                                     r  RAM0/UNISIM_RAM0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[20])
                                                      2.454    64.052 r  RAM0/UNISIM_RAM0/DOADO[20]
                         net (fo=1, routed)           3.590    67.642    QLINK1/UNISIM_RAM0_0[20]
    SLICE_X24Y16         LUT5 (Prop_lut5_I4_O)        0.124    67.766 r  QLINK1/data32[20]_i_2/O
                         net (fo=1, routed)           0.999    68.764    QLINK1/DECODE/FSM_onehot_rx_state_reg[18]_4
    SLICE_X29Y16         LUT3 (Prop_lut3_I2_O)        0.124    68.888 r  QLINK1/DECODE/data32[20]_i_1/O
                         net (fo=2, routed)           2.287    71.175    QLINK1/DECODE_n_11
    SLICE_X34Y18         FDRE                                         r  QLINK1/data32_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK48_O rise edge)   62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK100_I (IN)
                         net (fo=0)                   0.000    62.500    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.869 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           2.116    65.985    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    66.068 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    67.649    CLK48_O
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    67.740 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.504    69.244    QLINK1/CLK
    SLICE_X34Y18         FDRE                                         r  QLINK1/data32_reg[20]/C
                         clock pessimism              0.000    69.244    
                         clock uncertainty           -0.237    69.007    
    SLICE_X34Y18         FDRE (Setup_fdre_C_D)       -0.067    68.940    QLINK1/data32_reg[20]
  -------------------------------------------------------------------
                         required time                         68.940    
                         arrival time                         -71.175    
  -------------------------------------------------------------------
                         slack                                 -2.235    

Slack (VIOLATED) :        -2.149ns  (required time - arrival time)
  Source:                 RAM0/UNISIM_RAM0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            QLINK1/data32_reg[1]_replica/D
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK48_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (CLK48_O rise@62.500ns - clk_out1_spi_clk_gen_clk_wiz_0_0 rise@60.000ns)
  Data Path Delay:        9.424ns  (logic 2.702ns (28.671%)  route 6.722ns (71.329%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        5.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.677ns = ( 69.177 - 62.500 ) 
    Source Clock Delay      (SCD):    1.598ns = ( 61.598 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    60.000 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.571    61.571    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    58.248 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    59.904    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    60.000 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=45, routed)          1.598    61.598    RAM0/CLK
    RAMB36_X1Y3          RAMB36E1                                     r  RAM0/UNISIM_RAM0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    64.052 r  RAM0/UNISIM_RAM0/DOADO[1]
                         net (fo=1, routed)           3.788    67.839    QLINK1/UNISIM_RAM0_0[1]
    SLICE_X24Y15         LUT5 (Prop_lut5_I4_O)        0.124    67.963 r  QLINK1/data32[1]_i_2/O
                         net (fo=1, routed)           1.305    69.269    QLINK1/DECODE/FSM_onehot_rx_state_reg[18]_23
    SLICE_X29Y17         LUT3 (Prop_lut3_I2_O)        0.124    69.393 r  QLINK1/DECODE/data32[1]_i_1/O
                         net (fo=2, routed)           1.629    71.022    QLINK1/DECODE_n_30
    SLICE_X29Y20         FDRE                                         r  QLINK1/data32_reg[1]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK48_O rise edge)   62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK100_I (IN)
                         net (fo=0)                   0.000    62.500    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.869 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           2.116    65.985    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    66.068 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    67.649    CLK48_O
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    67.740 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.437    69.177    QLINK1/CLK
    SLICE_X29Y20         FDRE                                         r  QLINK1/data32_reg[1]_replica/C
                         clock pessimism              0.000    69.177    
                         clock uncertainty           -0.237    68.940    
    SLICE_X29Y20         FDRE (Setup_fdre_C_D)       -0.067    68.873    QLINK1/data32_reg[1]_replica
  -------------------------------------------------------------------
                         required time                         68.873    
                         arrival time                         -71.022    
  -------------------------------------------------------------------
                         slack                                 -2.149    

Slack (VIOLATED) :        -2.122ns  (required time - arrival time)
  Source:                 RAM0/UNISIM_RAM0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            QLINK1/data32_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK48_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (CLK48_O rise@62.500ns - clk_out1_spi_clk_gen_clk_wiz_0_0 rise@60.000ns)
  Data Path Delay:        9.440ns  (logic 2.702ns (28.622%)  route 6.738ns (71.378%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        5.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.681ns = ( 69.181 - 62.500 ) 
    Source Clock Delay      (SCD):    1.598ns = ( 61.598 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    60.000 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.571    61.571    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    58.248 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    59.904    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    60.000 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=45, routed)          1.598    61.598    RAM0/CLK
    RAMB36_X1Y3          RAMB36E1                                     r  RAM0/UNISIM_RAM0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[1])
                                                      2.454    64.052 r  RAM0/UNISIM_RAM0/DOADO[1]
                         net (fo=1, routed)           3.788    67.839    QLINK1/UNISIM_RAM0_0[1]
    SLICE_X24Y15         LUT5 (Prop_lut5_I4_O)        0.124    67.963 r  QLINK1/data32[1]_i_2/O
                         net (fo=1, routed)           1.305    69.269    QLINK1/DECODE/FSM_onehot_rx_state_reg[18]_23
    SLICE_X29Y17         LUT3 (Prop_lut3_I2_O)        0.124    69.393 r  QLINK1/DECODE/data32[1]_i_1/O
                         net (fo=2, routed)           1.645    71.038    QLINK1/DECODE_n_30
    SLICE_X32Y17         FDRE                                         r  QLINK1/data32_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK48_O rise edge)   62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK100_I (IN)
                         net (fo=0)                   0.000    62.500    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.869 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           2.116    65.985    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    66.068 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    67.649    CLK48_O
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    67.740 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.441    69.181    QLINK1/CLK
    SLICE_X32Y17         FDRE                                         r  QLINK1/data32_reg[1]/C
                         clock pessimism              0.000    69.181    
                         clock uncertainty           -0.237    68.944    
    SLICE_X32Y17         FDRE (Setup_fdre_C_D)       -0.028    68.916    QLINK1/data32_reg[1]
  -------------------------------------------------------------------
                         required time                         68.916    
                         arrival time                         -71.038    
  -------------------------------------------------------------------
                         slack                                 -2.122    

Slack (VIOLATED) :        -2.099ns  (required time - arrival time)
  Source:                 RAM0/UNISIM_RAM1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            QLINK1/data32_reg[9]_replica/D
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK48_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (CLK48_O rise@62.500ns - clk_out1_spi_clk_gen_clk_wiz_0_0 rise@60.000ns)
  Data Path Delay:        9.371ns  (logic 2.702ns (28.835%)  route 6.669ns (71.165%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        5.076ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.676ns = ( 69.176 - 62.500 ) 
    Source Clock Delay      (SCD):    1.600ns = ( 61.600 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    60.000 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.571    61.571    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    58.248 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    59.904    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    60.000 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=45, routed)          1.600    61.600    RAM0/CLK
    RAMB36_X2Y3          RAMB36E1                                     r  RAM0/UNISIM_RAM1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                      2.454    64.054 r  RAM0/UNISIM_RAM1/DOADO[9]
                         net (fo=1, routed)           3.333    67.387    QLINK1/DOADO[9]
    SLICE_X24Y20         LUT5 (Prop_lut5_I2_O)        0.124    67.511 r  QLINK1/data32[9]_i_2/O
                         net (fo=1, routed)           1.483    68.994    QLINK1/DECODE/FSM_onehot_rx_state_reg[18]_25
    SLICE_X30Y19         LUT3 (Prop_lut3_I2_O)        0.124    69.118 r  QLINK1/DECODE/data32[9]_i_1/O
                         net (fo=2, routed)           1.853    70.971    QLINK1/DECODE_n_22
    SLICE_X24Y19         FDRE                                         r  QLINK1/data32_reg[9]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK48_O rise edge)   62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK100_I (IN)
                         net (fo=0)                   0.000    62.500    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.869 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           2.116    65.985    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    66.068 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    67.649    CLK48_O
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    67.740 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.436    69.176    QLINK1/CLK
    SLICE_X24Y19         FDRE                                         r  QLINK1/data32_reg[9]_replica/C
                         clock pessimism              0.000    69.176    
                         clock uncertainty           -0.237    68.939    
    SLICE_X24Y19         FDRE (Setup_fdre_C_D)       -0.067    68.872    QLINK1/data32_reg[9]_replica
  -------------------------------------------------------------------
                         required time                         68.872    
                         arrival time                         -70.971    
  -------------------------------------------------------------------
                         slack                                 -2.099    

Slack (VIOLATED) :        -2.061ns  (required time - arrival time)
  Source:                 RAM0/UNISIM_RAM0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            QLINK1/data32_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK48_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (CLK48_O rise@62.500ns - clk_out1_spi_clk_gen_clk_wiz_0_0 rise@60.000ns)
  Data Path Delay:        9.362ns  (logic 2.702ns (28.863%)  route 6.660ns (71.137%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        5.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.681ns = ( 69.181 - 62.500 ) 
    Source Clock Delay      (SCD):    1.598ns = ( 61.598 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    60.000 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.571    61.571    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    58.248 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    59.904    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    60.000 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=45, routed)          1.598    61.598    RAM0/CLK
    RAMB36_X1Y3          RAMB36E1                                     r  RAM0/UNISIM_RAM0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[2])
                                                      2.454    64.052 r  RAM0/UNISIM_RAM0/DOADO[2]
                         net (fo=1, routed)           3.935    67.987    QLINK1/UNISIM_RAM0_0[2]
    SLICE_X24Y17         LUT5 (Prop_lut5_I4_O)        0.124    68.111 r  QLINK1/data32[2]_i_2/O
                         net (fo=1, routed)           0.947    69.058    QLINK1/DECODE/FSM_onehot_rx_state_reg[18]_7
    SLICE_X29Y17         LUT3 (Prop_lut3_I2_O)        0.124    69.182 r  QLINK1/DECODE/data32[2]_i_1/O
                         net (fo=2, routed)           1.777    70.959    QLINK1/DECODE_n_29
    SLICE_X32Y17         FDRE                                         r  QLINK1/data32_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK48_O rise edge)   62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK100_I (IN)
                         net (fo=0)                   0.000    62.500    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.869 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           2.116    65.985    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    66.068 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    67.649    CLK48_O
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    67.740 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.441    69.181    QLINK1/CLK
    SLICE_X32Y17         FDRE                                         r  QLINK1/data32_reg[2]/C
                         clock pessimism              0.000    69.181    
                         clock uncertainty           -0.237    68.944    
    SLICE_X32Y17         FDRE (Setup_fdre_C_D)       -0.045    68.899    QLINK1/data32_reg[2]
  -------------------------------------------------------------------
                         required time                         68.899    
                         arrival time                         -70.959    
  -------------------------------------------------------------------
                         slack                                 -2.061    

Slack (VIOLATED) :        -2.019ns  (required time - arrival time)
  Source:                 RAM0/UNISIM_RAM0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            QLINK1/data32_reg[20]_replica/D
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK48_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (CLK48_O rise@62.500ns - clk_out1_spi_clk_gen_clk_wiz_0_0 rise@60.000ns)
  Data Path Delay:        9.304ns  (logic 2.702ns (29.042%)  route 6.602ns (70.958%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        5.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.681ns = ( 69.181 - 62.500 ) 
    Source Clock Delay      (SCD):    1.598ns = ( 61.598 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    60.000 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.571    61.571    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    58.248 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    59.904    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    60.000 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=45, routed)          1.598    61.598    RAM0/CLK
    RAMB36_X1Y3          RAMB36E1                                     r  RAM0/UNISIM_RAM0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[20])
                                                      2.454    64.052 r  RAM0/UNISIM_RAM0/DOADO[20]
                         net (fo=1, routed)           3.590    67.642    QLINK1/UNISIM_RAM0_0[20]
    SLICE_X24Y16         LUT5 (Prop_lut5_I4_O)        0.124    67.766 r  QLINK1/data32[20]_i_2/O
                         net (fo=1, routed)           0.999    68.764    QLINK1/DECODE/FSM_onehot_rx_state_reg[18]_4
    SLICE_X29Y16         LUT3 (Prop_lut3_I2_O)        0.124    68.888 r  QLINK1/DECODE/data32[20]_i_1/O
                         net (fo=2, routed)           2.013    70.902    QLINK1/DECODE_n_11
    SLICE_X24Y15         FDRE                                         r  QLINK1/data32_reg[20]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK48_O rise edge)   62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK100_I (IN)
                         net (fo=0)                   0.000    62.500    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.869 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           2.116    65.985    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    66.068 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    67.649    CLK48_O
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    67.740 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.441    69.181    QLINK1/CLK
    SLICE_X24Y15         FDRE                                         r  QLINK1/data32_reg[20]_replica/C
                         clock pessimism              0.000    69.181    
                         clock uncertainty           -0.237    68.944    
    SLICE_X24Y15         FDRE (Setup_fdre_C_D)       -0.061    68.883    QLINK1/data32_reg[20]_replica
  -------------------------------------------------------------------
                         required time                         68.883    
                         arrival time                         -70.902    
  -------------------------------------------------------------------
                         slack                                 -2.019    

Slack (VIOLATED) :        -2.004ns  (required time - arrival time)
  Source:                 RAM0/UNISIM_RAM1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            QLINK1/data32_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK48_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (CLK48_O rise@62.500ns - clk_out1_spi_clk_gen_clk_wiz_0_0 rise@60.000ns)
  Data Path Delay:        9.349ns  (logic 2.702ns (28.902%)  route 6.647ns (71.098%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        5.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.743ns = ( 69.243 - 62.500 ) 
    Source Clock Delay      (SCD):    1.600ns = ( 61.600 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    60.000 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.571    61.571    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    58.248 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    59.904    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    60.000 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=45, routed)          1.600    61.600    RAM0/CLK
    RAMB36_X2Y3          RAMB36E1                                     r  RAM0/UNISIM_RAM1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[9])
                                                      2.454    64.054 r  RAM0/UNISIM_RAM1/DOADO[9]
                         net (fo=1, routed)           3.333    67.387    QLINK1/DOADO[9]
    SLICE_X24Y20         LUT5 (Prop_lut5_I2_O)        0.124    67.511 r  QLINK1/data32[9]_i_2/O
                         net (fo=1, routed)           1.483    68.994    QLINK1/DECODE/FSM_onehot_rx_state_reg[18]_25
    SLICE_X30Y19         LUT3 (Prop_lut3_I2_O)        0.124    69.118 r  QLINK1/DECODE/data32[9]_i_1/O
                         net (fo=2, routed)           1.831    70.949    QLINK1/DECODE_n_22
    SLICE_X34Y20         FDRE                                         r  QLINK1/data32_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK48_O rise edge)   62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK100_I (IN)
                         net (fo=0)                   0.000    62.500    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.869 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           2.116    65.985    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    66.068 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    67.649    CLK48_O
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    67.740 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.503    69.243    QLINK1/CLK
    SLICE_X34Y20         FDRE                                         r  QLINK1/data32_reg[9]/C
                         clock pessimism              0.000    69.243    
                         clock uncertainty           -0.237    69.006    
    SLICE_X34Y20         FDRE (Setup_fdre_C_D)       -0.061    68.945    QLINK1/data32_reg[9]
  -------------------------------------------------------------------
                         required time                         68.945    
                         arrival time                         -70.949    
  -------------------------------------------------------------------
                         slack                                 -2.004    

Slack (VIOLATED) :        -2.004ns  (required time - arrival time)
  Source:                 RAM0/UNISIM_RAM0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            QLINK1/data32_reg[3]_replica/D
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK48_O
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (CLK48_O rise@62.500ns - clk_out1_spi_clk_gen_clk_wiz_0_0 rise@60.000ns)
  Data Path Delay:        9.314ns  (logic 2.702ns (29.009%)  route 6.612ns (70.991%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        5.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.677ns = ( 69.177 - 62.500 ) 
    Source Clock Delay      (SCD):    1.598ns = ( 61.598 - 60.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                     60.000    60.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    60.000 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.571    61.571    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.324    58.248 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.656    59.904    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    60.000 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=45, routed)          1.598    61.598    RAM0/CLK
    RAMB36_X1Y3          RAMB36E1                                     r  RAM0/UNISIM_RAM0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454    64.052 r  RAM0/UNISIM_RAM0/DOADO[3]
                         net (fo=1, routed)           3.712    67.764    QLINK1/UNISIM_RAM0_0[3]
    SLICE_X25Y19         LUT5 (Prop_lut5_I4_O)        0.124    67.888 r  QLINK1/data32[3]_i_3/O
                         net (fo=1, routed)           1.584    69.472    QLINK1/DECODE/FSM_onehot_rx_state_reg[18]_15
    SLICE_X29Y19         LUT3 (Prop_lut3_I2_O)        0.124    69.596 r  QLINK1/DECODE/data32[3]_i_2/O
                         net (fo=2, routed)           1.316    70.912    QLINK1/DECODE_n_28
    SLICE_X28Y20         FDRE                                         r  QLINK1/data32_reg[3]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK48_O rise edge)   62.500    62.500 r  
    L5                                                0.000    62.500 r  CLK100_I (IN)
                         net (fo=0)                   0.000    62.500    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.369    63.869 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           2.116    65.985    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.083    66.068 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.581    67.649    CLK48_O
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    67.740 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.437    69.177    QLINK1/CLK
    SLICE_X28Y20         FDRE                                         r  QLINK1/data32_reg[3]_replica/C
                         clock pessimism              0.000    69.177    
                         clock uncertainty           -0.237    68.940    
    SLICE_X28Y20         FDRE (Setup_fdre_C_D)       -0.031    68.909    QLINK1/data32_reg[3]_replica
  -------------------------------------------------------------------
                         required time                         68.909    
                         arrival time                         -70.912    
  -------------------------------------------------------------------
                         slack                                 -2.004    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 RAM0/UNISIM_RAM1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            QLINK1/data32_reg[4]_replica/D
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK48_O
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK48_O rise@0.000ns - clk_out1_spi_clk_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.356ns  (logic 1.553ns (24.433%)  route 4.803ns (75.567%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        5.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.300ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.453     1.453    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -1.669 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -0.091    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.000 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=45, routed)          1.482     1.482    RAM0/CLK
    RAMB36_X2Y3          RAMB36E1                                     r  RAM0/UNISIM_RAM1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      1.353     2.835 r  RAM0/UNISIM_RAM1/DOADO[4]
                         net (fo=1, routed)           2.212     5.047    QLINK1/DOADO[4]
    SLICE_X24Y16         LUT5 (Prop_lut5_I2_O)        0.100     5.147 r  QLINK1/data32[4]_i_2/O
                         net (fo=1, routed)           1.459     6.606    QLINK1/DECODE/FSM_onehot_rx_state_reg[18]_0
    SLICE_X28Y16         LUT3 (Prop_lut3_I2_O)        0.100     6.706 r  QLINK1/DECODE/data32[4]_i_1/O
                         net (fo=2, routed)           1.132     7.838    QLINK1/DECODE_n_27
    SLICE_X29Y17         FDRE                                         r  QLINK1/data32_reg[4]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK48_O rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           2.458     3.897    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.985 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660     5.645    CLK48_O
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.741 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.558     7.300    QLINK1/CLK
    SLICE_X29Y17         FDRE                                         r  QLINK1/data32_reg[4]_replica/C
                         clock pessimism              0.000     7.300    
                         clock uncertainty            0.237     7.537    
    SLICE_X29Y17         FDRE (Hold_fdre_C_D)         0.196     7.733    QLINK1/data32_reg[4]_replica
  -------------------------------------------------------------------
                         required time                         -7.733    
                         arrival time                           7.838    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 RAM0/UNISIM_RAM1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            QLINK1/data32_reg[20]_replica/D
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK48_O
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK48_O rise@0.000ns - clk_out1_spi_clk_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.365ns  (logic 1.553ns (24.399%)  route 4.812ns (75.601%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        5.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.301ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.453     1.453    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -1.669 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -0.091    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.000 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=45, routed)          1.482     1.482    RAM0/CLK
    RAMB36_X2Y3          RAMB36E1                                     r  RAM0/UNISIM_RAM1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[20])
                                                      1.353     2.835 r  RAM0/UNISIM_RAM1/DOADO[20]
                         net (fo=1, routed)           2.236     5.071    QLINK1/DOADO[20]
    SLICE_X24Y16         LUT5 (Prop_lut5_I2_O)        0.100     5.171 r  QLINK1/data32[20]_i_2/O
                         net (fo=1, routed)           0.821     5.992    QLINK1/DECODE/FSM_onehot_rx_state_reg[18]_4
    SLICE_X29Y16         LUT3 (Prop_lut3_I2_O)        0.100     6.092 r  QLINK1/DECODE/data32[20]_i_1/O
                         net (fo=2, routed)           1.755     7.847    QLINK1/DECODE_n_11
    SLICE_X24Y15         FDRE                                         r  QLINK1/data32_reg[20]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK48_O rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           2.458     3.897    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.985 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660     5.645    CLK48_O
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.741 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.559     7.301    QLINK1/CLK
    SLICE_X24Y15         FDRE                                         r  QLINK1/data32_reg[20]_replica/C
                         clock pessimism              0.000     7.301    
                         clock uncertainty            0.237     7.538    
    SLICE_X24Y15         FDRE (Hold_fdre_C_D)         0.196     7.734    QLINK1/data32_reg[20]_replica
  -------------------------------------------------------------------
                         required time                         -7.734    
                         arrival time                           7.847    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 RAM0/UNISIM_RAM1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            QLINK1/data32_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK48_O
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK48_O rise@0.000ns - clk_out1_spi_clk_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.400ns  (logic 1.553ns (24.265%)  route 4.847ns (75.735%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        5.816ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.298ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.453     1.453    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -1.669 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -0.091    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.000 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=45, routed)          1.482     1.482    RAM0/CLK
    RAMB36_X2Y3          RAMB36E1                                     r  RAM0/UNISIM_RAM1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[26])
                                                      1.353     2.835 r  RAM0/UNISIM_RAM1/DOADO[26]
                         net (fo=1, routed)           2.151     4.985    QLINK1/DOADO[26]
    SLICE_X25Y16         LUT5 (Prop_lut5_I2_O)        0.100     5.085 r  QLINK1/data32[26]_i_2/O
                         net (fo=1, routed)           1.620     6.706    QLINK1/DECODE/FSM_onehot_rx_state_reg[18]_13
    SLICE_X30Y17         LUT3 (Prop_lut3_I2_O)        0.100     6.806 r  QLINK1/DECODE/data32[26]_i_1/O
                         net (fo=2, routed)           1.076     7.882    QLINK1/DECODE_n_5
    SLICE_X32Y19         FDRE                                         r  QLINK1/data32_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK48_O rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           2.458     3.897    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.985 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660     5.645    CLK48_O
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.741 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.556     7.298    QLINK1/CLK
    SLICE_X32Y19         FDRE                                         r  QLINK1/data32_reg[26]/C
                         clock pessimism              0.000     7.298    
                         clock uncertainty            0.237     7.535    
    SLICE_X32Y19         FDRE (Hold_fdre_C_D)         0.232     7.767    QLINK1/data32_reg[26]
  -------------------------------------------------------------------
                         required time                         -7.767    
                         arrival time                           7.882    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 RAM0/UNISIM_RAM1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            QLINK1/data32_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK48_O
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK48_O rise@0.000ns - clk_out1_spi_clk_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.426ns  (logic 1.553ns (24.167%)  route 4.873ns (75.833%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        5.881ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.363ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.453     1.453    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -1.669 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -0.091    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.000 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=45, routed)          1.482     1.482    RAM0/CLK
    RAMB36_X2Y3          RAMB36E1                                     r  RAM0/UNISIM_RAM1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[22])
                                                      1.353     2.835 r  RAM0/UNISIM_RAM1/DOADO[22]
                         net (fo=1, routed)           2.318     5.152    QLINK1/DOADO[22]
    SLICE_X24Y16         LUT5 (Prop_lut5_I2_O)        0.100     5.252 r  QLINK1/data32[22]_i_2/O
                         net (fo=1, routed)           1.039     6.291    QLINK1/DECODE/FSM_onehot_rx_state_reg[18]_12
    SLICE_X29Y16         LUT3 (Prop_lut3_I2_O)        0.100     6.391 r  QLINK1/DECODE/data32[22]_i_1/O
                         net (fo=2, routed)           1.517     7.908    QLINK1/DECODE_n_9
    SLICE_X34Y18         FDRE                                         r  QLINK1/data32_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK48_O rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           2.458     3.897    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.985 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660     5.645    CLK48_O
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.741 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.621     7.363    QLINK1/CLK
    SLICE_X34Y18         FDRE                                         r  QLINK1/data32_reg[22]/C
                         clock pessimism              0.000     7.363    
                         clock uncertainty            0.237     7.600    
    SLICE_X34Y18         FDRE (Hold_fdre_C_D)         0.180     7.780    QLINK1/data32_reg[22]
  -------------------------------------------------------------------
                         required time                         -7.780    
                         arrival time                           7.908    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 RAM0/UNISIM_RAM1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            QLINK1/data32_reg[22]_replica/D
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK48_O
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK48_O rise@0.000ns - clk_out1_spi_clk_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.393ns  (logic 1.553ns (24.293%)  route 4.840ns (75.707%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        5.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.301ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.453     1.453    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -1.669 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -0.091    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.000 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=45, routed)          1.482     1.482    RAM0/CLK
    RAMB36_X2Y3          RAMB36E1                                     r  RAM0/UNISIM_RAM1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[22])
                                                      1.353     2.835 r  RAM0/UNISIM_RAM1/DOADO[22]
                         net (fo=1, routed)           2.318     5.152    QLINK1/DOADO[22]
    SLICE_X24Y16         LUT5 (Prop_lut5_I2_O)        0.100     5.252 r  QLINK1/data32[22]_i_2/O
                         net (fo=1, routed)           1.039     6.291    QLINK1/DECODE/FSM_onehot_rx_state_reg[18]_12
    SLICE_X29Y16         LUT3 (Prop_lut3_I2_O)        0.100     6.391 r  QLINK1/DECODE/data32[22]_i_1/O
                         net (fo=2, routed)           1.483     7.875    QLINK1/DECODE_n_9
    SLICE_X24Y15         FDRE                                         r  QLINK1/data32_reg[22]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK48_O rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           2.458     3.897    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.985 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660     5.645    CLK48_O
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.741 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.559     7.301    QLINK1/CLK
    SLICE_X24Y15         FDRE                                         r  QLINK1/data32_reg[22]_replica/C
                         clock pessimism              0.000     7.301    
                         clock uncertainty            0.237     7.538    
    SLICE_X24Y15         FDRE (Hold_fdre_C_D)         0.199     7.737    QLINK1/data32_reg[22]_replica
  -------------------------------------------------------------------
                         required time                         -7.737    
                         arrival time                           7.875    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 RAM0/UNISIM_RAM1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            QLINK1/data32_reg[26]_replica/D
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK48_O
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK48_O rise@0.000ns - clk_out1_spi_clk_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.390ns  (logic 1.553ns (24.305%)  route 4.837ns (75.695%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        5.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.300ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.453     1.453    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -1.669 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -0.091    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.000 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=45, routed)          1.482     1.482    RAM0/CLK
    RAMB36_X2Y3          RAMB36E1                                     r  RAM0/UNISIM_RAM1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[26])
                                                      1.353     2.835 r  RAM0/UNISIM_RAM1/DOADO[26]
                         net (fo=1, routed)           2.151     4.985    QLINK1/DOADO[26]
    SLICE_X25Y16         LUT5 (Prop_lut5_I2_O)        0.100     5.085 r  QLINK1/data32[26]_i_2/O
                         net (fo=1, routed)           1.620     6.706    QLINK1/DECODE/FSM_onehot_rx_state_reg[18]_13
    SLICE_X30Y17         LUT3 (Prop_lut3_I2_O)        0.100     6.806 r  QLINK1/DECODE/data32[26]_i_1/O
                         net (fo=2, routed)           1.066     7.871    QLINK1/DECODE_n_5
    SLICE_X31Y17         FDRE                                         r  QLINK1/data32_reg[26]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK48_O rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           2.458     3.897    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.985 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660     5.645    CLK48_O
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.741 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.558     7.300    QLINK1/CLK
    SLICE_X31Y17         FDRE                                         r  QLINK1/data32_reg[26]_replica/C
                         clock pessimism              0.000     7.300    
                         clock uncertainty            0.237     7.537    
    SLICE_X31Y17         FDRE (Hold_fdre_C_D)         0.192     7.729    QLINK1/data32_reg[26]_replica
  -------------------------------------------------------------------
                         required time                         -7.729    
                         arrival time                           7.871    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 RAM0/UNISIM_RAM1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            QLINK1/data32_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK48_O
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK48_O rise@0.000ns - clk_out1_spi_clk_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.456ns  (logic 1.553ns (24.056%)  route 4.903ns (75.944%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        5.819ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.301ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.453     1.453    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -1.669 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -0.091    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.000 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=45, routed)          1.482     1.482    RAM0/CLK
    RAMB36_X2Y3          RAMB36E1                                     r  RAM0/UNISIM_RAM1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[4])
                                                      1.353     2.835 r  RAM0/UNISIM_RAM1/DOADO[4]
                         net (fo=1, routed)           2.212     5.047    QLINK1/DOADO[4]
    SLICE_X24Y16         LUT5 (Prop_lut5_I2_O)        0.100     5.147 r  QLINK1/data32[4]_i_2/O
                         net (fo=1, routed)           1.459     6.606    QLINK1/DECODE/FSM_onehot_rx_state_reg[18]_0
    SLICE_X28Y16         LUT3 (Prop_lut3_I2_O)        0.100     6.706 r  QLINK1/DECODE/data32[4]_i_1/O
                         net (fo=2, routed)           1.232     7.938    QLINK1/DECODE_n_27
    SLICE_X30Y16         FDRE                                         r  QLINK1/data32_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK48_O rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           2.458     3.897    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.985 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660     5.645    CLK48_O
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.741 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.559     7.301    QLINK1/CLK
    SLICE_X30Y16         FDRE                                         r  QLINK1/data32_reg[4]/C
                         clock pessimism              0.000     7.301    
                         clock uncertainty            0.237     7.538    
    SLICE_X30Y16         FDRE (Hold_fdre_C_D)         0.243     7.781    QLINK1/data32_reg[4]
  -------------------------------------------------------------------
                         required time                         -7.781    
                         arrival time                           7.938    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 RAM0/UNISIM_RAM1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            QLINK1/data32_reg[10]_replica/D
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK48_O
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK48_O rise@0.000ns - clk_out1_spi_clk_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.573ns  (logic 1.553ns (23.626%)  route 5.020ns (76.374%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        5.818ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.300ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.453     1.453    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -1.669 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -0.091    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.000 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=45, routed)          1.482     1.482    RAM0/CLK
    RAMB36_X2Y3          RAMB36E1                                     r  RAM0/UNISIM_RAM1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[10])
                                                      1.353     2.835 r  RAM0/UNISIM_RAM1/DOADO[10]
                         net (fo=1, routed)           2.540     5.375    QLINK1/DOADO[10]
    SLICE_X24Y17         LUT5 (Prop_lut5_I2_O)        0.100     5.475 r  QLINK1/data32[10]_i_2/O
                         net (fo=1, routed)           2.480     7.955    QLINK1/DECODE/FSM_onehot_rx_state_reg[18]_9
    SLICE_X30Y17         LUT3 (Prop_lut3_I2_O)        0.100     8.055 r  QLINK1/DECODE/data32[10]_i_1/O
                         net (fo=2, routed)           0.000     8.055    QLINK1/DECODE_n_21
    SLICE_X30Y17         FDRE                                         r  QLINK1/data32_reg[10]_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK48_O rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           2.458     3.897    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.985 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660     5.645    CLK48_O
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.741 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.558     7.300    QLINK1/CLK
    SLICE_X30Y17         FDRE                                         r  QLINK1/data32_reg[10]_replica/C
                         clock pessimism              0.000     7.300    
                         clock uncertainty            0.237     7.537    
    SLICE_X30Y17         FDRE (Hold_fdre_C_D)         0.331     7.868    QLINK1/data32_reg[10]_replica
  -------------------------------------------------------------------
                         required time                         -7.868    
                         arrival time                           8.055    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 RAM0/UNISIM_RAM1/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            QLINK1/data32_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK48_O
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK48_O rise@0.000ns - clk_out1_spi_clk_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.504ns  (logic 1.553ns (23.879%)  route 4.951ns (76.121%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        5.820ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.302ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.453     1.453    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -1.669 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -0.091    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.000 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=45, routed)          1.482     1.482    RAM0/CLK
    RAMB36_X2Y3          RAMB36E1                                     r  RAM0/UNISIM_RAM1/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[16])
                                                      1.353     2.835 r  RAM0/UNISIM_RAM1/DOADO[16]
                         net (fo=1, routed)           1.983     4.817    QLINK1/DOADO[16]
    SLICE_X24Y15         LUT5 (Prop_lut5_I2_O)        0.100     4.917 r  QLINK1/data32[16]_i_2/O
                         net (fo=1, routed)           1.536     6.454    QLINK1/DECODE/FSM_onehot_rx_state_reg[18]_3
    SLICE_X30Y15         LUT3 (Prop_lut3_I2_O)        0.100     6.554 r  QLINK1/DECODE/data32[16]_i_1/O
                         net (fo=2, routed)           1.432     7.986    QLINK1/DECODE_n_15
    SLICE_X30Y15         FDRE                                         r  QLINK1/data32_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK48_O rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           2.458     3.897    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.985 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660     5.645    CLK48_O
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.741 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.560     7.302    QLINK1/CLK
    SLICE_X30Y15         FDRE                                         r  QLINK1/data32_reg[16]/C
                         clock pessimism              0.000     7.302    
                         clock uncertainty            0.237     7.539    
    SLICE_X30Y15         FDRE (Hold_fdre_C_D)         0.246     7.785    QLINK1/data32_reg[16]
  -------------------------------------------------------------------
                         required time                         -7.785    
                         arrival time                           7.986    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 RAM0/UNISIM_RAM0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            QLINK1/data32_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Path Group:             CLK48_O
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (CLK48_O rise@0.000ns - clk_out1_spi_clk_gen_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.516ns  (logic 1.553ns (23.833%)  route 4.963ns (76.167%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        5.823ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    7.303ns
    Source Clock Delay      (SCD):    1.480ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.237ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.183ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.453     1.453    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122    -1.669 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578    -0.091    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -0.000 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=45, routed)          1.480     1.480    RAM0/CLK
    RAMB36_X1Y3          RAMB36E1                                     r  RAM0/UNISIM_RAM0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y3          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[18])
                                                      1.353     2.833 r  RAM0/UNISIM_RAM0/DOADO[18]
                         net (fo=1, routed)           2.084     4.917    QLINK1/UNISIM_RAM0_0[18]
    SLICE_X24Y15         LUT5 (Prop_lut5_I4_O)        0.100     5.017 r  QLINK1/data32[18]_i_2/O
                         net (fo=1, routed)           1.387     6.404    QLINK1/DECODE/FSM_onehot_rx_state_reg[18]_11
    SLICE_X30Y15         LUT3 (Prop_lut3_I2_O)        0.100     6.504 r  QLINK1/DECODE/data32[18]_i_1/O
                         net (fo=2, routed)           1.492     7.996    QLINK1/DECODE_n_13
    SLICE_X33Y15         FDRE                                         r  QLINK1/data32_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK48_O rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.439     1.439 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           2.458     3.897    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088     3.985 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660     5.645    CLK48_O
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     5.741 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.561     7.303    QLINK1/CLK
    SLICE_X33Y15         FDRE                                         r  QLINK1/data32_reg[18]/C
                         clock pessimism              0.000     7.303    
                         clock uncertainty            0.237     7.540    
    SLICE_X33Y15         FDRE (Hold_fdre_C_D)         0.192     7.732    QLINK1/data32_reg[18]
  -------------------------------------------------------------------
                         required time                         -7.732    
                         arrival time                           7.996    
  -------------------------------------------------------------------
                         slack                                  0.264    





---------------------------------------------------------------------------------------------------
From Clock:  CLK48_O
  To Clock:  clk_out1_spi_clk_gen_clk_wiz_0_0

Setup :          123  Failing Endpoints,  Worst Slack       -5.653ns,  Total Violation     -646.434ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.296ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -5.653ns  (required time - arrival time)
  Source:                 QLINK1/sys_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            SpiTx/bitcnt_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_clk_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_spi_clk_gen_clk_wiz_0_0 rise@190.000ns - CLK48_O rise@187.500ns)
  Data Path Delay:        1.552ns  (logic 0.642ns (41.354%)  route 0.910ns (58.646%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -5.861ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.438ns = ( 191.438 - 190.000 ) 
    Source Clock Delay      (SCD):    7.300ns = ( 194.800 - 187.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK48_O rise edge)  187.500   187.500 r  
    L5                                                0.000   187.500 r  CLK100_I (IN)
                         net (fo=0)                   0.000   187.500    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.439   188.939 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           2.458   191.397    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   191.485 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660   193.145    CLK48_O
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   193.241 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.558   194.800    QLINK1/CLK
    SLICE_X26Y17         FDRE                                         r  QLINK1/sys_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y17         FDRE (Prop_fdre_C_Q)         0.518   195.318 r  QLINK1/sys_reset_reg/Q
                         net (fo=238, routed)         0.427   195.745    SpiTx/RESET_O
    SLICE_X27Y17         LUT6 (Prop_lut6_I0_O)        0.124   195.869 r  SpiTx/bitcnt[4]_i_1/O
                         net (fo=5, routed)           0.483   196.352    SpiTx/bitcnt[4]_i_1_n_0
    SLICE_X28Y18         FDRE                                         r  SpiTx/bitcnt_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                    190.000   190.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   190.000 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.453   191.453    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122   188.331 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   189.909    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   190.000 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=45, routed)          1.438   191.438    SpiTx/CLK
    SLICE_X28Y18         FDRE                                         r  SpiTx/bitcnt_reg[0]/C
                         clock pessimism              0.000   191.438    
                         clock uncertainty           -0.216   191.223    
    SLICE_X28Y18         FDRE (Setup_fdre_C_R)       -0.524   190.699    SpiTx/bitcnt_reg[0]
  -------------------------------------------------------------------
                         required time                        190.699    
                         arrival time                        -196.352    
  -------------------------------------------------------------------
                         slack                                 -5.653    

Slack (VIOLATED) :        -5.478ns  (required time - arrival time)
  Source:                 QLINK1/sys_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            SpiTx/nxt_data_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_clk_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_spi_clk_gen_clk_wiz_0_0 rise@190.000ns - CLK48_O rise@187.500ns)
  Data Path Delay:        1.695ns  (logic 0.642ns (37.873%)  route 1.053ns (62.127%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -5.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 191.437 - 190.000 ) 
    Source Clock Delay      (SCD):    7.300ns = ( 194.800 - 187.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK48_O rise edge)  187.500   187.500 r  
    L5                                                0.000   187.500 r  CLK100_I (IN)
                         net (fo=0)                   0.000   187.500    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.439   188.939 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           2.458   191.397    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   191.485 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660   193.145    CLK48_O
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   193.241 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.558   194.800    QLINK1/CLK
    SLICE_X26Y17         FDRE                                         r  QLINK1/sys_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y17         FDRE (Prop_fdre_C_Q)         0.518   195.318 f  QLINK1/sys_reset_reg/Q
                         net (fo=238, routed)         0.358   195.676    SpiTx/RESET_O
    SLICE_X26Y16         LUT6 (Prop_lut6_I5_O)        0.124   195.800 r  SpiTx/nxt_data[31]_i_1/O
                         net (fo=32, routed)          0.695   196.495    SpiTx/nxt_data
    SLICE_X24Y18         FDRE                                         r  SpiTx/nxt_data_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                    190.000   190.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   190.000 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.453   191.453    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122   188.331 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   189.909    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   190.000 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=45, routed)          1.437   191.437    SpiTx/CLK
    SLICE_X24Y18         FDRE                                         r  SpiTx/nxt_data_reg[18]/C
                         clock pessimism              0.000   191.437    
                         clock uncertainty           -0.216   191.222    
    SLICE_X24Y18         FDRE (Setup_fdre_C_CE)      -0.205   191.017    SpiTx/nxt_data_reg[18]
  -------------------------------------------------------------------
                         required time                        191.017    
                         arrival time                        -196.495    
  -------------------------------------------------------------------
                         slack                                 -5.478    

Slack (VIOLATED) :        -5.478ns  (required time - arrival time)
  Source:                 QLINK1/sys_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            SpiTx/nxt_data_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_clk_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_spi_clk_gen_clk_wiz_0_0 rise@190.000ns - CLK48_O rise@187.500ns)
  Data Path Delay:        1.695ns  (logic 0.642ns (37.873%)  route 1.053ns (62.127%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -5.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 191.437 - 190.000 ) 
    Source Clock Delay      (SCD):    7.300ns = ( 194.800 - 187.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK48_O rise edge)  187.500   187.500 r  
    L5                                                0.000   187.500 r  CLK100_I (IN)
                         net (fo=0)                   0.000   187.500    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.439   188.939 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           2.458   191.397    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   191.485 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660   193.145    CLK48_O
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   193.241 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.558   194.800    QLINK1/CLK
    SLICE_X26Y17         FDRE                                         r  QLINK1/sys_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y17         FDRE (Prop_fdre_C_Q)         0.518   195.318 f  QLINK1/sys_reset_reg/Q
                         net (fo=238, routed)         0.358   195.676    SpiTx/RESET_O
    SLICE_X26Y16         LUT6 (Prop_lut6_I5_O)        0.124   195.800 r  SpiTx/nxt_data[31]_i_1/O
                         net (fo=32, routed)          0.695   196.495    SpiTx/nxt_data
    SLICE_X24Y18         FDRE                                         r  SpiTx/nxt_data_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                    190.000   190.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   190.000 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.453   191.453    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122   188.331 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   189.909    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   190.000 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=45, routed)          1.437   191.437    SpiTx/CLK
    SLICE_X24Y18         FDRE                                         r  SpiTx/nxt_data_reg[20]/C
                         clock pessimism              0.000   191.437    
                         clock uncertainty           -0.216   191.222    
    SLICE_X24Y18         FDRE (Setup_fdre_C_CE)      -0.205   191.017    SpiTx/nxt_data_reg[20]
  -------------------------------------------------------------------
                         required time                        191.017    
                         arrival time                        -196.495    
  -------------------------------------------------------------------
                         slack                                 -5.478    

Slack (VIOLATED) :        -5.478ns  (required time - arrival time)
  Source:                 QLINK1/sys_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            SpiTx/nxt_data_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_clk_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_spi_clk_gen_clk_wiz_0_0 rise@190.000ns - CLK48_O rise@187.500ns)
  Data Path Delay:        1.695ns  (logic 0.642ns (37.873%)  route 1.053ns (62.127%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -5.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 191.437 - 190.000 ) 
    Source Clock Delay      (SCD):    7.300ns = ( 194.800 - 187.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK48_O rise edge)  187.500   187.500 r  
    L5                                                0.000   187.500 r  CLK100_I (IN)
                         net (fo=0)                   0.000   187.500    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.439   188.939 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           2.458   191.397    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   191.485 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660   193.145    CLK48_O
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   193.241 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.558   194.800    QLINK1/CLK
    SLICE_X26Y17         FDRE                                         r  QLINK1/sys_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y17         FDRE (Prop_fdre_C_Q)         0.518   195.318 f  QLINK1/sys_reset_reg/Q
                         net (fo=238, routed)         0.358   195.676    SpiTx/RESET_O
    SLICE_X26Y16         LUT6 (Prop_lut6_I5_O)        0.124   195.800 r  SpiTx/nxt_data[31]_i_1/O
                         net (fo=32, routed)          0.695   196.495    SpiTx/nxt_data
    SLICE_X24Y18         FDRE                                         r  SpiTx/nxt_data_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                    190.000   190.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   190.000 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.453   191.453    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122   188.331 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   189.909    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   190.000 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=45, routed)          1.437   191.437    SpiTx/CLK
    SLICE_X24Y18         FDRE                                         r  SpiTx/nxt_data_reg[22]/C
                         clock pessimism              0.000   191.437    
                         clock uncertainty           -0.216   191.222    
    SLICE_X24Y18         FDRE (Setup_fdre_C_CE)      -0.205   191.017    SpiTx/nxt_data_reg[22]
  -------------------------------------------------------------------
                         required time                        191.017    
                         arrival time                        -196.495    
  -------------------------------------------------------------------
                         slack                                 -5.478    

Slack (VIOLATED) :        -5.478ns  (required time - arrival time)
  Source:                 QLINK1/sys_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            SpiTx/nxt_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_clk_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_spi_clk_gen_clk_wiz_0_0 rise@190.000ns - CLK48_O rise@187.500ns)
  Data Path Delay:        1.695ns  (logic 0.642ns (37.873%)  route 1.053ns (62.127%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -5.862ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.437ns = ( 191.437 - 190.000 ) 
    Source Clock Delay      (SCD):    7.300ns = ( 194.800 - 187.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK48_O rise edge)  187.500   187.500 r  
    L5                                                0.000   187.500 r  CLK100_I (IN)
                         net (fo=0)                   0.000   187.500    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.439   188.939 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           2.458   191.397    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   191.485 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660   193.145    CLK48_O
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   193.241 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.558   194.800    QLINK1/CLK
    SLICE_X26Y17         FDRE                                         r  QLINK1/sys_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y17         FDRE (Prop_fdre_C_Q)         0.518   195.318 f  QLINK1/sys_reset_reg/Q
                         net (fo=238, routed)         0.358   195.676    SpiTx/RESET_O
    SLICE_X26Y16         LUT6 (Prop_lut6_I5_O)        0.124   195.800 r  SpiTx/nxt_data[31]_i_1/O
                         net (fo=32, routed)          0.695   196.495    SpiTx/nxt_data
    SLICE_X24Y18         FDRE                                         r  SpiTx/nxt_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                    190.000   190.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   190.000 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.453   191.453    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122   188.331 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   189.909    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   190.000 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=45, routed)          1.437   191.437    SpiTx/CLK
    SLICE_X24Y18         FDRE                                         r  SpiTx/nxt_data_reg[2]/C
                         clock pessimism              0.000   191.437    
                         clock uncertainty           -0.216   191.222    
    SLICE_X24Y18         FDRE (Setup_fdre_C_CE)      -0.205   191.017    SpiTx/nxt_data_reg[2]
  -------------------------------------------------------------------
                         required time                        191.017    
                         arrival time                        -196.495    
  -------------------------------------------------------------------
                         slack                                 -5.478    

Slack (VIOLATED) :        -5.473ns  (required time - arrival time)
  Source:                 QLINK1/sys_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            SpiTx/bitcnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_clk_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_spi_clk_gen_clk_wiz_0_0 rise@190.000ns - CLK48_O rise@187.500ns)
  Data Path Delay:        1.469ns  (logic 0.642ns (43.716%)  route 0.827ns (56.284%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -5.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 191.440 - 190.000 ) 
    Source Clock Delay      (SCD):    7.300ns = ( 194.800 - 187.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK48_O rise edge)  187.500   187.500 r  
    L5                                                0.000   187.500 r  CLK100_I (IN)
                         net (fo=0)                   0.000   187.500    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.439   188.939 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           2.458   191.397    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   191.485 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660   193.145    CLK48_O
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   193.241 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.558   194.800    QLINK1/CLK
    SLICE_X26Y17         FDRE                                         r  QLINK1/sys_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y17         FDRE (Prop_fdre_C_Q)         0.518   195.318 r  QLINK1/sys_reset_reg/Q
                         net (fo=238, routed)         0.427   195.745    SpiTx/RESET_O
    SLICE_X27Y17         LUT6 (Prop_lut6_I0_O)        0.124   195.869 r  SpiTx/bitcnt[4]_i_1/O
                         net (fo=5, routed)           0.399   196.268    SpiTx/bitcnt[4]_i_1_n_0
    SLICE_X27Y17         FDRE                                         r  SpiTx/bitcnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                    190.000   190.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   190.000 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.453   191.453    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122   188.331 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   189.909    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   190.000 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=45, routed)          1.440   191.440    SpiTx/CLK
    SLICE_X27Y17         FDRE                                         r  SpiTx/bitcnt_reg[1]/C
                         clock pessimism              0.000   191.440    
                         clock uncertainty           -0.216   191.225    
    SLICE_X27Y17         FDRE (Setup_fdre_C_R)       -0.429   190.796    SpiTx/bitcnt_reg[1]
  -------------------------------------------------------------------
                         required time                        190.796    
                         arrival time                        -196.268    
  -------------------------------------------------------------------
                         slack                                 -5.473    

Slack (VIOLATED) :        -5.473ns  (required time - arrival time)
  Source:                 QLINK1/sys_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            SpiTx/bitcnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_clk_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_spi_clk_gen_clk_wiz_0_0 rise@190.000ns - CLK48_O rise@187.500ns)
  Data Path Delay:        1.469ns  (logic 0.642ns (43.716%)  route 0.827ns (56.284%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -5.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 191.440 - 190.000 ) 
    Source Clock Delay      (SCD):    7.300ns = ( 194.800 - 187.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK48_O rise edge)  187.500   187.500 r  
    L5                                                0.000   187.500 r  CLK100_I (IN)
                         net (fo=0)                   0.000   187.500    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.439   188.939 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           2.458   191.397    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   191.485 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660   193.145    CLK48_O
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   193.241 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.558   194.800    QLINK1/CLK
    SLICE_X26Y17         FDRE                                         r  QLINK1/sys_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y17         FDRE (Prop_fdre_C_Q)         0.518   195.318 r  QLINK1/sys_reset_reg/Q
                         net (fo=238, routed)         0.427   195.745    SpiTx/RESET_O
    SLICE_X27Y17         LUT6 (Prop_lut6_I0_O)        0.124   195.869 r  SpiTx/bitcnt[4]_i_1/O
                         net (fo=5, routed)           0.399   196.268    SpiTx/bitcnt[4]_i_1_n_0
    SLICE_X27Y17         FDRE                                         r  SpiTx/bitcnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                    190.000   190.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   190.000 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.453   191.453    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122   188.331 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   189.909    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   190.000 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=45, routed)          1.440   191.440    SpiTx/CLK
    SLICE_X27Y17         FDRE                                         r  SpiTx/bitcnt_reg[2]/C
                         clock pessimism              0.000   191.440    
                         clock uncertainty           -0.216   191.225    
    SLICE_X27Y17         FDRE (Setup_fdre_C_R)       -0.429   190.796    SpiTx/bitcnt_reg[2]
  -------------------------------------------------------------------
                         required time                        190.796    
                         arrival time                        -196.268    
  -------------------------------------------------------------------
                         slack                                 -5.473    

Slack (VIOLATED) :        -5.473ns  (required time - arrival time)
  Source:                 QLINK1/sys_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            SpiTx/bitcnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_clk_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_spi_clk_gen_clk_wiz_0_0 rise@190.000ns - CLK48_O rise@187.500ns)
  Data Path Delay:        1.469ns  (logic 0.642ns (43.716%)  route 0.827ns (56.284%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -5.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 191.440 - 190.000 ) 
    Source Clock Delay      (SCD):    7.300ns = ( 194.800 - 187.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK48_O rise edge)  187.500   187.500 r  
    L5                                                0.000   187.500 r  CLK100_I (IN)
                         net (fo=0)                   0.000   187.500    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.439   188.939 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           2.458   191.397    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   191.485 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660   193.145    CLK48_O
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   193.241 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.558   194.800    QLINK1/CLK
    SLICE_X26Y17         FDRE                                         r  QLINK1/sys_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y17         FDRE (Prop_fdre_C_Q)         0.518   195.318 r  QLINK1/sys_reset_reg/Q
                         net (fo=238, routed)         0.427   195.745    SpiTx/RESET_O
    SLICE_X27Y17         LUT6 (Prop_lut6_I0_O)        0.124   195.869 r  SpiTx/bitcnt[4]_i_1/O
                         net (fo=5, routed)           0.399   196.268    SpiTx/bitcnt[4]_i_1_n_0
    SLICE_X27Y17         FDRE                                         r  SpiTx/bitcnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                    190.000   190.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   190.000 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.453   191.453    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122   188.331 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   189.909    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   190.000 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=45, routed)          1.440   191.440    SpiTx/CLK
    SLICE_X27Y17         FDRE                                         r  SpiTx/bitcnt_reg[3]/C
                         clock pessimism              0.000   191.440    
                         clock uncertainty           -0.216   191.225    
    SLICE_X27Y17         FDRE (Setup_fdre_C_R)       -0.429   190.796    SpiTx/bitcnt_reg[3]
  -------------------------------------------------------------------
                         required time                        190.796    
                         arrival time                        -196.268    
  -------------------------------------------------------------------
                         slack                                 -5.473    

Slack (VIOLATED) :        -5.473ns  (required time - arrival time)
  Source:                 QLINK1/sys_reset_reg/C
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            SpiTx/bitcnt_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_clk_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_spi_clk_gen_clk_wiz_0_0 rise@190.000ns - CLK48_O rise@187.500ns)
  Data Path Delay:        1.469ns  (logic 0.642ns (43.716%)  route 0.827ns (56.284%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -5.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 191.440 - 190.000 ) 
    Source Clock Delay      (SCD):    7.300ns = ( 194.800 - 187.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK48_O rise edge)  187.500   187.500 r  
    L5                                                0.000   187.500 r  CLK100_I (IN)
                         net (fo=0)                   0.000   187.500    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.439   188.939 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           2.458   191.397    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   191.485 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660   193.145    CLK48_O
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   193.241 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.558   194.800    QLINK1/CLK
    SLICE_X26Y17         FDRE                                         r  QLINK1/sys_reset_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y17         FDRE (Prop_fdre_C_Q)         0.518   195.318 r  QLINK1/sys_reset_reg/Q
                         net (fo=238, routed)         0.427   195.745    SpiTx/RESET_O
    SLICE_X27Y17         LUT6 (Prop_lut6_I0_O)        0.124   195.869 r  SpiTx/bitcnt[4]_i_1/O
                         net (fo=5, routed)           0.399   196.268    SpiTx/bitcnt[4]_i_1_n_0
    SLICE_X27Y17         FDRE                                         r  SpiTx/bitcnt_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                    190.000   190.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   190.000 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.453   191.453    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122   188.331 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   189.909    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   190.000 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=45, routed)          1.440   191.440    SpiTx/CLK
    SLICE_X27Y17         FDRE                                         r  SpiTx/bitcnt_reg[4]/C
                         clock pessimism              0.000   191.440    
                         clock uncertainty           -0.216   191.225    
    SLICE_X27Y17         FDRE (Setup_fdre_C_R)       -0.429   190.796    SpiTx/bitcnt_reg[4]
  -------------------------------------------------------------------
                         required time                        190.796    
                         arrival time                        -196.268    
  -------------------------------------------------------------------
                         slack                                 -5.473    

Slack (VIOLATED) :        -5.428ns  (required time - arrival time)
  Source:                 QLINK1/data32_reg[12]_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            RAM0/UNISIM_RAM1/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_clk_gen_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_spi_clk_gen_clk_wiz_0_0 rise@190.000ns - CLK48_O rise@187.500ns)
  Data Path Delay:        1.159ns  (logic 0.518ns (44.678%)  route 0.641ns (55.322%))
  Logic Levels:           0  
  Clock Path Skew:        -5.816ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 191.482 - 190.000 ) 
    Source Clock Delay      (SCD):    7.298ns = ( 194.798 - 187.500 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK48_O rise edge)  187.500   187.500 r  
    L5                                                0.000   187.500 r  CLK100_I (IN)
                         net (fo=0)                   0.000   187.500    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         1.439   188.939 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           2.458   191.397    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.088   191.485 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           1.660   193.145    CLK48_O
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096   193.241 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.556   194.798    QLINK1/CLK
    SLICE_X26Y18         FDRE                                         r  QLINK1/data32_reg[12]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y18         FDRE (Prop_fdre_C_Q)         0.518   195.316 r  QLINK1/data32_reg[12]_replica/Q
                         net (fo=2, routed)           0.641   195.957    RAM0/UNISIM_RAM0[12]_repN_alias
    RAMB36_X2Y3          RAMB36E1                                     r  RAM0/UNISIM_RAM1/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                    190.000   190.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000   190.000 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         1.453   191.453    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.122   188.331 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.578   189.909    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091   190.000 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=45, routed)          1.482   191.482    RAM0/CLK
    RAMB36_X2Y3          RAMB36E1                                     r  RAM0/UNISIM_RAM1/CLKARDCLK
                         clock pessimism              0.000   191.482    
                         clock uncertainty           -0.216   191.266    
    RAMB36_X2Y3          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[12])
                                                     -0.737   190.529    RAM0/UNISIM_RAM1
  -------------------------------------------------------------------
                         required time                        190.529    
                         arrival time                        -195.957    
  -------------------------------------------------------------------
                         slack                                 -5.428    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.296ns  (arrival time - required time)
  Source:                 QLINK1/data32_reg[9]_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            RAM0/UNISIM_RAM0/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_clk_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_clk_gen_clk_wiz_0_0 rise@0.000ns - CLK48_O rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.222%)  route 0.124ns (46.778%))
  Logic Levels:           0  
  Clock Path Skew:        -1.542ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    2.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK48_O rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           1.085     1.292    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.342 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.828    CLK48_O
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.854 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         0.556     2.410    QLINK1/CLK
    SLICE_X24Y19         FDRE                                         r  QLINK1/data32_reg[9]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y19         FDRE (Prop_fdre_C_Q)         0.141     2.551 r  QLINK1/data32_reg[9]_replica/Q
                         net (fo=2, routed)           0.124     2.674    RAM0/UNISIM_RAM0[9]_repN_alias
    RAMB36_X1Y3          RAMB36E1                                     r  RAM0/UNISIM_RAM0/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         0.815     0.815    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=45, routed)          0.867     0.867    RAM0/CLK
    RAMB36_X1Y3          RAMB36E1                                     r  RAM0/UNISIM_RAM0/CLKARDCLK
                         clock pessimism              0.000     0.867    
                         clock uncertainty            0.216     1.083    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
                                                      0.296     1.379    RAM0/UNISIM_RAM0
  -------------------------------------------------------------------
                         required time                         -1.379    
                         arrival time                           2.674    
  -------------------------------------------------------------------
                         slack                                  1.296    

Slack (MET) :             1.300ns  (arrival time - required time)
  Source:                 QLINK1/data32_reg[22]_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            RAM0/UNISIM_RAM0/DIADI[22]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_clk_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_clk_gen_clk_wiz_0_0 rise@0.000ns - CLK48_O rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.172%)  route 0.124ns (46.828%))
  Logic Levels:           0  
  Clock Path Skew:        -1.546ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    2.414ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK48_O rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           1.085     1.292    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.342 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.828    CLK48_O
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.854 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         0.560     2.414    QLINK1/CLK
    SLICE_X24Y15         FDRE                                         r  QLINK1/data32_reg[22]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y15         FDRE (Prop_fdre_C_Q)         0.141     2.555 r  QLINK1/data32_reg[22]_replica/Q
                         net (fo=2, routed)           0.124     2.679    RAM0/UNISIM_RAM0[22]_repN_alias
    RAMB36_X1Y3          RAMB36E1                                     r  RAM0/UNISIM_RAM0/DIADI[22]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         0.815     0.815    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=45, routed)          0.867     0.867    RAM0/CLK
    RAMB36_X1Y3          RAMB36E1                                     r  RAM0/UNISIM_RAM0/CLKARDCLK
                         clock pessimism              0.000     0.867    
                         clock uncertainty            0.216     1.083    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[22])
                                                      0.296     1.379    RAM0/UNISIM_RAM0
  -------------------------------------------------------------------
                         required time                         -1.379    
                         arrival time                           2.679    
  -------------------------------------------------------------------
                         slack                                  1.300    

Slack (MET) :             1.300ns  (arrival time - required time)
  Source:                 QLINK1/data32_reg[20]_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            RAM0/UNISIM_RAM0/DIADI[20]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_clk_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_clk_gen_clk_wiz_0_0 rise@0.000ns - CLK48_O rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        -1.546ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    2.414ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK48_O rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           1.085     1.292    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.342 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.828    CLK48_O
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.854 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         0.560     2.414    QLINK1/CLK
    SLICE_X24Y15         FDRE                                         r  QLINK1/data32_reg[20]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y15         FDRE (Prop_fdre_C_Q)         0.141     2.555 r  QLINK1/data32_reg[20]_replica/Q
                         net (fo=2, routed)           0.124     2.679    RAM0/UNISIM_RAM0[20]_repN_alias
    RAMB36_X1Y3          RAMB36E1                                     r  RAM0/UNISIM_RAM0/DIADI[20]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         0.815     0.815    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=45, routed)          0.867     0.867    RAM0/CLK
    RAMB36_X1Y3          RAMB36E1                                     r  RAM0/UNISIM_RAM0/CLKARDCLK
                         clock pessimism              0.000     0.867    
                         clock uncertainty            0.216     1.083    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[20])
                                                      0.296     1.379    RAM0/UNISIM_RAM0
  -------------------------------------------------------------------
                         required time                         -1.379    
                         arrival time                           2.679    
  -------------------------------------------------------------------
                         slack                                  1.300    

Slack (MET) :             1.317ns  (arrival time - required time)
  Source:                 QLINK1/data32_reg[17]_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            RAM0/UNISIM_RAM1/DIADI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_clk_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_clk_gen_clk_wiz_0_0 rise@0.000ns - CLK48_O rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.164ns (57.473%)  route 0.121ns (42.527%))
  Logic Levels:           0  
  Clock Path Skew:        -1.543ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    2.412ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK48_O rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           1.085     1.292    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.342 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.828    CLK48_O
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.854 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         0.558     2.412    QLINK1/CLK
    SLICE_X32Y18         FDRE                                         r  QLINK1/data32_reg[17]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y18         FDRE (Prop_fdre_C_Q)         0.164     2.576 r  QLINK1/data32_reg[17]_replica/Q
                         net (fo=2, routed)           0.121     2.697    RAM0/UNISIM_RAM0[17]_repN_alias
    RAMB36_X2Y3          RAMB36E1                                     r  RAM0/UNISIM_RAM1/DIADI[17]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         0.815     0.815    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=45, routed)          0.868     0.868    RAM0/CLK
    RAMB36_X2Y3          RAMB36E1                                     r  RAM0/UNISIM_RAM1/CLKARDCLK
                         clock pessimism              0.000     0.868    
                         clock uncertainty            0.216     1.084    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[17])
                                                      0.296     1.380    RAM0/UNISIM_RAM1
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           2.697    
  -------------------------------------------------------------------
                         slack                                  1.317    

Slack (MET) :             1.348ns  (arrival time - required time)
  Source:                 QLINK1/data32_reg[21]_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            RAM0/UNISIM_RAM0/DIADI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_clk_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_clk_gen_clk_wiz_0_0 rise@0.000ns - CLK48_O rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.495%)  route 0.176ns (55.505%))
  Logic Levels:           0  
  Clock Path Skew:        -1.542ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    2.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK48_O rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           1.085     1.292    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.342 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.828    CLK48_O
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.854 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         0.556     2.410    QLINK1/CLK
    SLICE_X25Y19         FDRE                                         r  QLINK1/data32_reg[21]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y19         FDRE (Prop_fdre_C_Q)         0.141     2.551 r  QLINK1/data32_reg[21]_replica/Q
                         net (fo=2, routed)           0.176     2.726    RAM0/UNISIM_RAM0[21]_repN_alias
    RAMB36_X1Y3          RAMB36E1                                     r  RAM0/UNISIM_RAM0/DIADI[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         0.815     0.815    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=45, routed)          0.867     0.867    RAM0/CLK
    RAMB36_X1Y3          RAMB36E1                                     r  RAM0/UNISIM_RAM0/CLKARDCLK
                         clock pessimism              0.000     0.867    
                         clock uncertainty            0.216     1.083    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[21])
                                                      0.296     1.379    RAM0/UNISIM_RAM0
  -------------------------------------------------------------------
                         required time                         -1.379    
                         arrival time                           2.726    
  -------------------------------------------------------------------
                         slack                                  1.348    

Slack (MET) :             1.352ns  (arrival time - required time)
  Source:                 QLINK1/data32_reg[24]_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            RAM0/UNISIM_RAM1/DIADI[24]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_clk_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_clk_gen_clk_wiz_0_0 rise@0.000ns - CLK48_O rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.191%)  route 0.178ns (55.809%))
  Logic Levels:           0  
  Clock Path Skew:        -1.544ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    2.413ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK48_O rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           1.085     1.292    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.342 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.828    CLK48_O
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.854 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         0.559     2.413    QLINK1/CLK
    SLICE_X31Y17         FDRE                                         r  QLINK1/data32_reg[24]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y17         FDRE (Prop_fdre_C_Q)         0.141     2.554 r  QLINK1/data32_reg[24]_replica/Q
                         net (fo=2, routed)           0.178     2.732    RAM0/UNISIM_RAM0[24]_repN_alias
    RAMB36_X2Y3          RAMB36E1                                     r  RAM0/UNISIM_RAM1/DIADI[24]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         0.815     0.815    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=45, routed)          0.868     0.868    RAM0/CLK
    RAMB36_X2Y3          RAMB36E1                                     r  RAM0/UNISIM_RAM1/CLKARDCLK
                         clock pessimism              0.000     0.868    
                         clock uncertainty            0.216     1.084    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[24])
                                                      0.296     1.380    RAM0/UNISIM_RAM1
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           2.732    
  -------------------------------------------------------------------
                         slack                                  1.352    

Slack (MET) :             1.352ns  (arrival time - required time)
  Source:                 QLINK1/data32_reg[26]_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            RAM0/UNISIM_RAM1/DIADI[26]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_clk_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_clk_gen_clk_wiz_0_0 rise@0.000ns - CLK48_O rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.141ns (44.167%)  route 0.178ns (55.833%))
  Logic Levels:           0  
  Clock Path Skew:        -1.544ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.868ns
    Source Clock Delay      (SCD):    2.413ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK48_O rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           1.085     1.292    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.342 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.828    CLK48_O
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.854 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         0.559     2.413    QLINK1/CLK
    SLICE_X31Y17         FDRE                                         r  QLINK1/data32_reg[26]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y17         FDRE (Prop_fdre_C_Q)         0.141     2.554 r  QLINK1/data32_reg[26]_replica/Q
                         net (fo=2, routed)           0.178     2.732    RAM0/UNISIM_RAM0[26]_repN_alias
    RAMB36_X2Y3          RAMB36E1                                     r  RAM0/UNISIM_RAM1/DIADI[26]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         0.815     0.815    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=45, routed)          0.868     0.868    RAM0/CLK
    RAMB36_X2Y3          RAMB36E1                                     r  RAM0/UNISIM_RAM1/CLKARDCLK
                         clock pessimism              0.000     0.868    
                         clock uncertainty            0.216     1.084    
    RAMB36_X2Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[26])
                                                      0.296     1.380    RAM0/UNISIM_RAM1
  -------------------------------------------------------------------
                         required time                         -1.380    
                         arrival time                           2.732    
  -------------------------------------------------------------------
                         slack                                  1.352    

Slack (MET) :             1.355ns  (arrival time - required time)
  Source:                 QLINK1/data32_reg[7]_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            RAM0/UNISIM_RAM0/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_clk_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_clk_gen_clk_wiz_0_0 rise@0.000ns - CLK48_O rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.420%)  route 0.184ns (56.580%))
  Logic Levels:           0  
  Clock Path Skew:        -1.542ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    2.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK48_O rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           1.085     1.292    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.342 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.828    CLK48_O
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.854 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         0.556     2.410    QLINK1/CLK
    SLICE_X29Y19         FDRE                                         r  QLINK1/data32_reg[7]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y19         FDRE (Prop_fdre_C_Q)         0.141     2.551 r  QLINK1/data32_reg[7]_replica/Q
                         net (fo=2, routed)           0.184     2.734    RAM0/UNISIM_RAM0[7]_repN_alias
    RAMB36_X1Y3          RAMB36E1                                     r  RAM0/UNISIM_RAM0/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         0.815     0.815    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=45, routed)          0.867     0.867    RAM0/CLK
    RAMB36_X1Y3          RAMB36E1                                     r  RAM0/UNISIM_RAM0/CLKARDCLK
                         clock pessimism              0.000     0.867    
                         clock uncertainty            0.216     1.083    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.296     1.379    RAM0/UNISIM_RAM0
  -------------------------------------------------------------------
                         required time                         -1.379    
                         arrival time                           2.734    
  -------------------------------------------------------------------
                         slack                                  1.355    

Slack (MET) :             1.356ns  (arrival time - required time)
  Source:                 QLINK1/data32_reg[13]_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            RAM0/UNISIM_RAM0/DIADI[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_clk_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_clk_gen_clk_wiz_0_0 rise@0.000ns - CLK48_O rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.398%)  route 0.184ns (56.602%))
  Logic Levels:           0  
  Clock Path Skew:        -1.542ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    2.410ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK48_O rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           1.085     1.292    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.342 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.828    CLK48_O
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.854 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         0.556     2.410    QLINK1/CLK
    SLICE_X27Y19         FDRE                                         r  QLINK1/data32_reg[13]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y19         FDRE (Prop_fdre_C_Q)         0.141     2.551 r  QLINK1/data32_reg[13]_replica/Q
                         net (fo=2, routed)           0.184     2.734    RAM0/UNISIM_RAM0[13]_repN_alias
    RAMB36_X1Y3          RAMB36E1                                     r  RAM0/UNISIM_RAM0/DIADI[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         0.815     0.815    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=45, routed)          0.867     0.867    RAM0/CLK
    RAMB36_X1Y3          RAMB36E1                                     r  RAM0/UNISIM_RAM0/CLKARDCLK
                         clock pessimism              0.000     0.867    
                         clock uncertainty            0.216     1.083    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[13])
                                                      0.296     1.379    RAM0/UNISIM_RAM0
  -------------------------------------------------------------------
                         required time                         -1.379    
                         arrival time                           2.734    
  -------------------------------------------------------------------
                         slack                                  1.356    

Slack (MET) :             1.356ns  (arrival time - required time)
  Source:                 QLINK1/data32_reg[31]_replica/C
                            (rising edge-triggered cell FDRE clocked by CLK48_O  {rise@0.000ns fall@31.250ns period=62.500ns})
  Destination:            RAM0/UNISIM_RAM0/DIADI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_spi_clk_gen_clk_wiz_0_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_spi_clk_gen_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_spi_clk_gen_clk_wiz_0_0 rise@0.000ns - CLK48_O rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.420%)  route 0.184ns (56.580%))
  Logic Levels:           0  
  Clock Path Skew:        -1.543ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.867ns
    Source Clock Delay      (SCD):    2.411ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.216ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.135ns
    Phase Error              (PE):    0.139ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK48_O rise edge)    0.000     0.000 r  
    L5                                                0.000     0.000 r  CLK100_I (IN)
                         net (fo=0)                   0.000     0.000    CLK100_I
    L5                   IBUF (Prop_ibuf_I_O)         0.207     0.207 r  CLK100_I_IBUF_inst/O
                         net (fo=1, routed)           1.085     1.292    QLINK1/MMCM48_INST/CLK100_I_IBUF
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     1.342 r  QLINK1/MMCM48_INST/MMCME2_BASE_inst/CLKOUT0
                         net (fo=1, routed)           0.486     1.828    CLK48_O
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.854 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         0.557     2.411    QLINK1/CLK
    SLICE_X29Y18         FDRE                                         r  QLINK1/data32_reg[31]_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y18         FDRE (Prop_fdre_C_Q)         0.141     2.552 r  QLINK1/data32_reg[31]_replica/Q
                         net (fo=2, routed)           0.184     2.735    RAM0/UNISIM_RAM0[31]_repN_alias
    RAMB36_X1Y3          RAMB36E1                                     r  RAM0/UNISIM_RAM0/DIADI[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_spi_clk_gen_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  CLK48_O_BUFG_inst/O
                         net (fo=224, routed)         0.815     0.815    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.371    -0.557 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -0.029    SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clk_out1_spi_clk_gen_clk_wiz_0_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  SpiClk/spi_clk_gen_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=45, routed)          0.867     0.867    RAM0/CLK
    RAMB36_X1Y3          RAMB36E1                                     r  RAM0/UNISIM_RAM0/CLKARDCLK
                         clock pessimism              0.000     0.867    
                         clock uncertainty            0.216     1.083    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[31])
                                                      0.296     1.379    RAM0/UNISIM_RAM0
  -------------------------------------------------------------------
                         required time                         -1.379    
                         arrival time                           2.735    
  -------------------------------------------------------------------
                         slack                                  1.356    





