#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:02:38 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sat Jun 15 12:17:33 2019
# Process ID: 18967
# Current directory: /home/anzhelika/projekt/diplom/debug_progectv5/debug_sha3/debug_sha3.runs/impl_1
# Command line: vivado -log diagramm_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source diagramm_wrapper.tcl -notrace
# Log file: /home/anzhelika/projekt/diplom/debug_progectv5/debug_sha3/debug_sha3.runs/impl_1/diagramm_wrapper.vdi
# Journal file: /home/anzhelika/projekt/diplom/debug_progectv5/debug_sha3/debug_sha3.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source diagramm_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/anzhelika/projekt/diplom/debug_progectv5/ip_sha3/ip_sha3v5_1.0'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2018.2/data/ip'.
Command: link_design -top diagramm_wrapper -part xc7z010clg225-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/anzhelika/projekt/diplom/debug_progectv5/debug_sha3/debug_sha3.srcs/sources_1/bd/diagramm/ip/diagramm_ip_sha3v5_0_0/diagramm_ip_sha3v5_0_0.dcp' for cell 'diagramm_i/ip_sha3v5_0'
INFO: [Project 1-454] Reading design checkpoint '/home/anzhelika/projekt/diplom/debug_progectv5/debug_sha3/debug_sha3.srcs/sources_1/bd/diagramm/ip/diagramm_processing_system7_0_0/diagramm_processing_system7_0_0.dcp' for cell 'diagramm_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/anzhelika/projekt/diplom/debug_progectv5/debug_sha3/debug_sha3.srcs/sources_1/bd/diagramm/ip/diagramm_rst_ps7_0_250M_0/diagramm_rst_ps7_0_250M_0.dcp' for cell 'diagramm_i/rst_ps7_0_250M'
INFO: [Project 1-454] Reading design checkpoint '/home/anzhelika/projekt/diplom/debug_progectv5/debug_sha3/debug_sha3.srcs/sources_1/bd/diagramm/ip/diagramm_auto_pc_0/diagramm_auto_pc_0.dcp' for cell 'diagramm_i/ps7_0_axi_periph/s00_couplers/auto_pc'
INFO: [Netlist 29-17] Analyzing 307 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7z010clg225-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/anzhelika/projekt/diplom/debug_progectv5/debug_sha3/debug_sha3.srcs/sources_1/bd/diagramm/ip/diagramm_processing_system7_0_0/diagramm_processing_system7_0_0.xdc] for cell 'diagramm_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/anzhelika/projekt/diplom/debug_progectv5/debug_sha3/debug_sha3.srcs/sources_1/bd/diagramm/ip/diagramm_processing_system7_0_0/diagramm_processing_system7_0_0.xdc] for cell 'diagramm_i/processing_system7_0/inst'
Parsing XDC File [/home/anzhelika/projekt/diplom/debug_progectv5/debug_sha3/debug_sha3.srcs/sources_1/bd/diagramm/ip/diagramm_rst_ps7_0_250M_0/diagramm_rst_ps7_0_250M_0_board.xdc] for cell 'diagramm_i/rst_ps7_0_250M/U0'
Finished Parsing XDC File [/home/anzhelika/projekt/diplom/debug_progectv5/debug_sha3/debug_sha3.srcs/sources_1/bd/diagramm/ip/diagramm_rst_ps7_0_250M_0/diagramm_rst_ps7_0_250M_0_board.xdc] for cell 'diagramm_i/rst_ps7_0_250M/U0'
Parsing XDC File [/home/anzhelika/projekt/diplom/debug_progectv5/debug_sha3/debug_sha3.srcs/sources_1/bd/diagramm/ip/diagramm_rst_ps7_0_250M_0/diagramm_rst_ps7_0_250M_0.xdc] for cell 'diagramm_i/rst_ps7_0_250M/U0'
Finished Parsing XDC File [/home/anzhelika/projekt/diplom/debug_progectv5/debug_sha3/debug_sha3.srcs/sources_1/bd/diagramm/ip/diagramm_rst_ps7_0_250M_0/diagramm_rst_ps7_0_250M_0.xdc] for cell 'diagramm_i/rst_ps7_0_250M/U0'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 1697.980 ; gain = 446.668 ; free physical = 170 ; free virtual = 2880
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1697.980 ; gain = 0.000 ; free physical = 163 ; free virtual = 2875

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: efe1b207

Time (s): cpu = 00:00:11 ; elapsed = 00:00:20 . Memory (MB): peak = 2134.527 ; gain = 436.547 ; free physical = 100 ; free virtual = 2493

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1c2882553

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.60 . Memory (MB): peak = 2134.527 ; gain = 0.000 ; free physical = 109 ; free virtual = 2505
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 208b835a4

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2134.527 ; gain = 0.000 ; free physical = 108 ; free virtual = 2504
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 8 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1bd4f37dc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2134.527 ; gain = 0.000 ; free physical = 106 ; free virtual = 2502
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 244 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1bd4f37dc

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2134.527 ; gain = 0.000 ; free physical = 105 ; free virtual = 2502
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 14106e109

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2134.527 ; gain = 0.000 ; free physical = 104 ; free virtual = 2501
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 14106e109

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2134.527 ; gain = 0.000 ; free physical = 104 ; free virtual = 2501
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2134.527 ; gain = 0.000 ; free physical = 104 ; free virtual = 2501
Ending Logic Optimization Task | Checksum: 14106e109

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2134.527 ; gain = 0.000 ; free physical = 104 ; free virtual = 2501

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 14106e109

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2134.527 ; gain = 0.000 ; free physical = 103 ; free virtual = 2501

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 14106e109

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2134.527 ; gain = 0.000 ; free physical = 103 ; free virtual = 2501
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 2134.527 ; gain = 436.547 ; free physical = 103 ; free virtual = 2501
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2166.543 ; gain = 0.000 ; free physical = 116 ; free virtual = 2489
INFO: [Common 17-1381] The checkpoint '/home/anzhelika/projekt/diplom/debug_progectv5/debug_sha3/debug_sha3.runs/impl_1/diagramm_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file diagramm_wrapper_drc_opted.rpt -pb diagramm_wrapper_drc_opted.pb -rpx diagramm_wrapper_drc_opted.rpx
Command: report_drc -file diagramm_wrapper_drc_opted.rpt -pb diagramm_wrapper_drc_opted.pb -rpx diagramm_wrapper_drc_opted.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/anzhelika/projekt/diplom/debug_progectv5/debug_sha3/debug_sha3.runs/impl_1/diagramm_wrapper_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2254.586 ; gain = 0.000 ; free physical = 132 ; free virtual = 2486
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: fef45be6

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2254.586 ; gain = 0.000 ; free physical = 132 ; free virtual = 2486
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2254.586 ; gain = 0.000 ; free physical = 132 ; free virtual = 2486

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 43e94492

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 2254.586 ; gain = 0.000 ; free physical = 117 ; free virtual = 2477

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: e48f3661

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2254.586 ; gain = 0.000 ; free physical = 133 ; free virtual = 2449

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: e48f3661

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2254.586 ; gain = 0.000 ; free physical = 133 ; free virtual = 2449
Phase 1 Placer Initialization | Checksum: e48f3661

Time (s): cpu = 00:00:08 ; elapsed = 00:00:04 . Memory (MB): peak = 2254.586 ; gain = 0.000 ; free physical = 133 ; free virtual = 2450

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1717c05a5

Time (s): cpu = 00:00:09 ; elapsed = 00:00:04 . Memory (MB): peak = 2285.254 ; gain = 30.668 ; free physical = 116 ; free virtual = 2436

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-76] Pass 1. Identified 2 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/start. Replicated 7 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 7 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 7 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2293.258 ; gain = 0.000 ; free physical = 110 ; free virtual = 2422
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2293.258 ; gain = 0.000 ; free physical = 110 ; free virtual = 2422
INFO: [Physopt 32-46] Identified 1 candidate net for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2293.258 ; gain = 0.000 ; free physical = 110 ; free virtual = 2423

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            7  |              0  |                     1  |           0  |           1  |  00:00:00  |
|  Critical Cell      |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            7  |              0  |                     1  |           0  |           2  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: dbfe16c2

Time (s): cpu = 00:00:32 ; elapsed = 00:00:12 . Memory (MB): peak = 2293.258 ; gain = 38.672 ; free physical = 110 ; free virtual = 2423
Phase 2 Global Placement | Checksum: e6aa602e

Time (s): cpu = 00:00:33 ; elapsed = 00:00:12 . Memory (MB): peak = 2293.258 ; gain = 38.672 ; free physical = 115 ; free virtual = 2429

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: e6aa602e

Time (s): cpu = 00:00:34 ; elapsed = 00:00:12 . Memory (MB): peak = 2293.258 ; gain = 38.672 ; free physical = 116 ; free virtual = 2429

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 13cd8c396

Time (s): cpu = 00:00:35 ; elapsed = 00:00:13 . Memory (MB): peak = 2293.258 ; gain = 38.672 ; free physical = 114 ; free virtual = 2428

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1dff4a928

Time (s): cpu = 00:00:36 ; elapsed = 00:00:13 . Memory (MB): peak = 2293.258 ; gain = 38.672 ; free physical = 114 ; free virtual = 2429

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1dff4a928

Time (s): cpu = 00:00:36 ; elapsed = 00:00:13 . Memory (MB): peak = 2293.258 ; gain = 38.672 ; free physical = 114 ; free virtual = 2429

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1dff4a928

Time (s): cpu = 00:00:36 ; elapsed = 00:00:13 . Memory (MB): peak = 2293.258 ; gain = 38.672 ; free physical = 114 ; free virtual = 2429

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 189540a6d

Time (s): cpu = 00:00:36 ; elapsed = 00:00:14 . Memory (MB): peak = 2293.258 ; gain = 38.672 ; free physical = 111 ; free virtual = 2427

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: be2a3a0b

Time (s): cpu = 00:00:46 ; elapsed = 00:00:22 . Memory (MB): peak = 2293.258 ; gain = 38.672 ; free physical = 122 ; free virtual = 2405

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 17075897b

Time (s): cpu = 00:00:47 ; elapsed = 00:00:22 . Memory (MB): peak = 2293.258 ; gain = 38.672 ; free physical = 123 ; free virtual = 2407

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: 17075897b

Time (s): cpu = 00:00:47 ; elapsed = 00:00:22 . Memory (MB): peak = 2293.258 ; gain = 38.672 ; free physical = 123 ; free virtual = 2407

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1403f7c78

Time (s): cpu = 00:00:57 ; elapsed = 00:00:26 . Memory (MB): peak = 2293.258 ; gain = 38.672 ; free physical = 113 ; free virtual = 2404
Phase 3 Detail Placement | Checksum: 1403f7c78

Time (s): cpu = 00:00:57 ; elapsed = 00:00:26 . Memory (MB): peak = 2293.258 ; gain = 38.672 ; free physical = 113 ; free virtual = 2404

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1373d5747

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-33] Processed net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/sel, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-31] BUFG insertion identified 1 candidate nets, 0 success, 1 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1373d5747

Time (s): cpu = 00:01:04 ; elapsed = 00:00:28 . Memory (MB): peak = 2293.258 ; gain = 38.672 ; free physical = 111 ; free virtual = 2408
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.280. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1c3c0af7f

Time (s): cpu = 00:01:39 ; elapsed = 00:01:00 . Memory (MB): peak = 2293.258 ; gain = 38.672 ; free physical = 116 ; free virtual = 2407
Phase 4.1 Post Commit Optimization | Checksum: 1c3c0af7f

Time (s): cpu = 00:01:39 ; elapsed = 00:01:00 . Memory (MB): peak = 2293.258 ; gain = 38.672 ; free physical = 116 ; free virtual = 2407

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1c3c0af7f

Time (s): cpu = 00:01:39 ; elapsed = 00:01:00 . Memory (MB): peak = 2293.258 ; gain = 38.672 ; free physical = 115 ; free virtual = 2406

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1c3c0af7f

Time (s): cpu = 00:01:39 ; elapsed = 00:01:00 . Memory (MB): peak = 2293.258 ; gain = 38.672 ; free physical = 115 ; free virtual = 2406

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 188a9d6ef

Time (s): cpu = 00:01:40 ; elapsed = 00:01:01 . Memory (MB): peak = 2293.258 ; gain = 38.672 ; free physical = 115 ; free virtual = 2406
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 188a9d6ef

Time (s): cpu = 00:01:40 ; elapsed = 00:01:01 . Memory (MB): peak = 2293.258 ; gain = 38.672 ; free physical = 115 ; free virtual = 2406
Ending Placer Task | Checksum: e1bc433e

Time (s): cpu = 00:01:40 ; elapsed = 00:01:01 . Memory (MB): peak = 2293.258 ; gain = 38.672 ; free physical = 125 ; free virtual = 2417
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:43 ; elapsed = 00:01:03 . Memory (MB): peak = 2293.258 ; gain = 38.672 ; free physical = 125 ; free virtual = 2417
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.89 . Memory (MB): peak = 2293.258 ; gain = 0.000 ; free physical = 118 ; free virtual = 2410
INFO: [Common 17-1381] The checkpoint '/home/anzhelika/projekt/diplom/debug_progectv5/debug_sha3/debug_sha3.runs/impl_1/diagramm_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file diagramm_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.21 . Memory (MB): peak = 2293.258 ; gain = 0.000 ; free physical = 111 ; free virtual = 2409
INFO: [runtcl-4] Executing : report_utilization -file diagramm_wrapper_utilization_placed.rpt -pb diagramm_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00.20 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2293.258 ; gain = 0.000 ; free physical = 114 ; free virtual = 2414
INFO: [runtcl-4] Executing : report_control_sets -verbose -file diagramm_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.30 . Memory (MB): peak = 2293.258 ; gain = 0.000 ; free physical = 143 ; free virtual = 2411
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 73e65012 ConstDB: 0 ShapeSum: 6dd5f32c RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 10e769c3d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2298.180 ; gain = 4.922 ; free physical = 115 ; free virtual = 2333
Post Restoration Checksum: NetGraph: e6f2c05c NumContArr: 2783dbe1 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 10e769c3d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2298.180 ; gain = 4.922 ; free physical = 113 ; free virtual = 2334

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 10e769c3d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2303.168 ; gain = 9.910 ; free physical = 147 ; free virtual = 2306

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 10e769c3d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2303.168 ; gain = 9.910 ; free physical = 147 ; free virtual = 2306
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 12b645a1e

Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 2401.996 ; gain = 108.738 ; free physical = 153 ; free virtual = 2287
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.418 | TNS=-953.249| WHS=-0.141 | THS=-9.006 |

Phase 2 Router Initialization | Checksum: 1b0e7744b

Time (s): cpu = 00:00:29 ; elapsed = 00:00:18 . Memory (MB): peak = 2401.996 ; gain = 108.738 ; free physical = 150 ; free virtual = 2287

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 13293f210

Time (s): cpu = 00:00:39 ; elapsed = 00:00:19 . Memory (MB): peak = 2401.996 ; gain = 108.738 ; free physical = 135 ; free virtual = 2282

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2942
 Number of Nodes with overlaps = 732
 Number of Nodes with overlaps = 435
 Number of Nodes with overlaps = 337
 Number of Nodes with overlaps = 228
 Number of Nodes with overlaps = 112
 Number of Nodes with overlaps = 76
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.505 | TNS=-2085.562| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1abf808bd

Time (s): cpu = 00:03:54 ; elapsed = 00:01:00 . Memory (MB): peak = 2401.996 ; gain = 108.738 ; free physical = 115 ; free virtual = 2268

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 123
 Number of Nodes with overlaps = 69
 Number of Nodes with overlaps = 75
 Number of Nodes with overlaps = 75
 Number of Nodes with overlaps = 59
 Number of Nodes with overlaps = 63
 Number of Nodes with overlaps = 32
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.533 | TNS=-2019.956| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: bb94b690

Time (s): cpu = 00:05:45 ; elapsed = 00:01:29 . Memory (MB): peak = 2401.996 ; gain = 108.738 ; free physical = 112 ; free virtual = 2268
Phase 4 Rip-up And Reroute | Checksum: bb94b690

Time (s): cpu = 00:05:45 ; elapsed = 00:01:29 . Memory (MB): peak = 2401.996 ; gain = 108.738 ; free physical = 112 ; free virtual = 2268

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: cbfae9d1

Time (s): cpu = 00:05:46 ; elapsed = 00:01:29 . Memory (MB): peak = 2401.996 ; gain = 108.738 ; free physical = 111 ; free virtual = 2269
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.492 | TNS=-1828.803| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 228caf6c6

Time (s): cpu = 00:05:47 ; elapsed = 00:01:30 . Memory (MB): peak = 2401.996 ; gain = 108.738 ; free physical = 125 ; free virtual = 2263

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 228caf6c6

Time (s): cpu = 00:05:47 ; elapsed = 00:01:30 . Memory (MB): peak = 2401.996 ; gain = 108.738 ; free physical = 125 ; free virtual = 2263
Phase 5 Delay and Skew Optimization | Checksum: 228caf6c6

Time (s): cpu = 00:05:47 ; elapsed = 00:01:30 . Memory (MB): peak = 2401.996 ; gain = 108.738 ; free physical = 125 ; free virtual = 2263

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 266f8fe49

Time (s): cpu = 00:05:49 ; elapsed = 00:01:30 . Memory (MB): peak = 2401.996 ; gain = 108.738 ; free physical = 124 ; free virtual = 2263
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.492 | TNS=-1797.158| WHS=0.031  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1d6aa586e

Time (s): cpu = 00:05:49 ; elapsed = 00:01:30 . Memory (MB): peak = 2401.996 ; gain = 108.738 ; free physical = 124 ; free virtual = 2263
Phase 6 Post Hold Fix | Checksum: 1d6aa586e

Time (s): cpu = 00:05:49 ; elapsed = 00:01:30 . Memory (MB): peak = 2401.996 ; gain = 108.738 ; free physical = 124 ; free virtual = 2263

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 44.3547 %
  Global Horizontal Routing Utilization  = 31.7739 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 4x4 Area, Max Cong = 86.8806%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X16Y68 -> INT_R_X19Y71
   INT_L_X12Y64 -> INT_R_X15Y67
South Dir 8x8 Area, Max Cong = 90.3294%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X8Y52 -> INT_R_X15Y59
   INT_L_X16Y52 -> INT_R_X23Y59
   INT_L_X8Y44 -> INT_R_X15Y51
   INT_L_X16Y44 -> INT_R_X23Y51
   INT_L_X8Y36 -> INT_R_X15Y43
East Dir 8x8 Area, Max Cong = 85.8686%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X8Y36 -> INT_R_X15Y43
West Dir 1x1 Area, Max Cong = 97.0588%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X21Y80 -> INT_R_X21Y80
   INT_R_X21Y75 -> INT_R_X21Y75
   INT_R_X15Y73 -> INT_R_X15Y73
   INT_R_X23Y73 -> INT_R_X23Y73
   INT_L_X18Y72 -> INT_L_X18Y72

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 1
Effective congestion level: 3 Aspect Ratio: 0.625 Sparse Ratio: 1.125
Direction: South
----------------
Congested clusters found at Level 2
Effective congestion level: 4 Aspect Ratio: 0.857143 Sparse Ratio: 1.9375
Direction: East
----------------
Congested clusters found at Level 2
Effective congestion level: 3 Aspect Ratio: 0.5 Sparse Ratio: 1.5
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 1.25

Phase 7 Route finalize | Checksum: 1dd7afa55

Time (s): cpu = 00:05:50 ; elapsed = 00:01:30 . Memory (MB): peak = 2401.996 ; gain = 108.738 ; free physical = 123 ; free virtual = 2263

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1dd7afa55

Time (s): cpu = 00:05:50 ; elapsed = 00:01:31 . Memory (MB): peak = 2401.996 ; gain = 108.738 ; free physical = 122 ; free virtual = 2263

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1e330d9b0

Time (s): cpu = 00:05:51 ; elapsed = 00:01:32 . Memory (MB): peak = 2401.996 ; gain = 108.738 ; free physical = 116 ; free virtual = 2262

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.492 | TNS=-1797.158| WHS=0.031  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 1e330d9b0

Time (s): cpu = 00:05:51 ; elapsed = 00:01:32 . Memory (MB): peak = 2401.996 ; gain = 108.738 ; free physical = 112 ; free virtual = 2263
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:05:51 ; elapsed = 00:01:32 . Memory (MB): peak = 2401.996 ; gain = 108.738 ; free physical = 156 ; free virtual = 2309

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
74 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:05:56 ; elapsed = 00:01:34 . Memory (MB): peak = 2401.996 ; gain = 108.738 ; free physical = 145 ; free virtual = 2310
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2401.996 ; gain = 0.000 ; free physical = 120 ; free virtual = 2303
INFO: [Common 17-1381] The checkpoint '/home/anzhelika/projekt/diplom/debug_progectv5/debug_sha3/debug_sha3.runs/impl_1/diagramm_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file diagramm_wrapper_drc_routed.rpt -pb diagramm_wrapper_drc_routed.pb -rpx diagramm_wrapper_drc_routed.rpx
Command: report_drc -file diagramm_wrapper_drc_routed.rpt -pb diagramm_wrapper_drc_routed.pb -rpx diagramm_wrapper_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/anzhelika/projekt/diplom/debug_progectv5/debug_sha3/debug_sha3.runs/impl_1/diagramm_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file diagramm_wrapper_methodology_drc_routed.rpt -pb diagramm_wrapper_methodology_drc_routed.pb -rpx diagramm_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file diagramm_wrapper_methodology_drc_routed.rpt -pb diagramm_wrapper_methodology_drc_routed.pb -rpx diagramm_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/anzhelika/projekt/diplom/debug_progectv5/debug_sha3/debug_sha3.runs/impl_1/diagramm_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file diagramm_wrapper_power_routed.rpt -pb diagramm_wrapper_power_summary_routed.pb -rpx diagramm_wrapper_power_routed.rpx
Command: report_power -file diagramm_wrapper_power_routed.rpt -pb diagramm_wrapper_power_summary_routed.pb -rpx diagramm_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
86 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file diagramm_wrapper_route_status.rpt -pb diagramm_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file diagramm_wrapper_timing_summary_routed.rpt -pb diagramm_wrapper_timing_summary_routed.pb -rpx diagramm_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file diagramm_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file diagramm_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file diagramm_wrapper_bus_skew_routed.rpt -pb diagramm_wrapper_bus_skew_routed.pb -rpx diagramm_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force diagramm_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command write_bitstream
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][0]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][0]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][10]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][10]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][11]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][11]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][12]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][12]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][13]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][13]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][14]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][14]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][14]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][15]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][15]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][15]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][16]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][16]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][16]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][17]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][17]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][17]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][18]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][18]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][18]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][19]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][19]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][19]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][1]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][1]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][20]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][20]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][20]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][21]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][21]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][21]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][22]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][22]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][22]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][23]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][23]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][23]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][24]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][24]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][24]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][25]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][25]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][25]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][26]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][26]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][26]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][27]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][27]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][27]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][28]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][28]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][28]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][29]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][29]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][29]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][2]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][2]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][30]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][30]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][30]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][31]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][31]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][31]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][32]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][32]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][32]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][33]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][33]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][33]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][34]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][34]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][34]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][35]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][35]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][35]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][36]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][36]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][36]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][37]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][37]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][37]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][38]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][38]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][38]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][39]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][39]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][39]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][3]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][3]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][40]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][40]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][40]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][41]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][41]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][41]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][42]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][42]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][42]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][43]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][43]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][43]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][44]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][44]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][44]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][45]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][45]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][45]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][46]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][46]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][46]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][47]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][47]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][47]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][48]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][48]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][48]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][49]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][49]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][49]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][4]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][4]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][4]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][50]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][50]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][50]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][51]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][51]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][51]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][52]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][52]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][52]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][53]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][53]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][53]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][54]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][54]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][54]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][55]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][55]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][55]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][56]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][56]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][56]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][57]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][57]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][57]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][58]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][58]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][58]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][59]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][59]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][59]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][5]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][5]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][5]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][60]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][60]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][60]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][61]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][61]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][61]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][62]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][62]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][62]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][63]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][63]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][63]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][6]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][6]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][6]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][7]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][7]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][7]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][8]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][8]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][8]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][9]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][9]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][0][9]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][0]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][0]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][0]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][10]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][10]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][10]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][11]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][11]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][11]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][12]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][12]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][12]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][13]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][13]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][13]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][14]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][14]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][14]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][15]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][15]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][15]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][16]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][16]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][16]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][17]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][17]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][17]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][18]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][18]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][18]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][19]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][19]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][19]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][1]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][1]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][1]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][20]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][20]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][20]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][21]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][21]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][21]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][22]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][22]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][22]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][23]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][23]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][23]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][24]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][24]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][24]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][25]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][25]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][25]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][26]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][26]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][26]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][27]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][27]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][27]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][28]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][28]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][28]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][29]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][29]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][29]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][2]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][2]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][2]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][30]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][30]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][30]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][31]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][31]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][31]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][32]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][32]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][32]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][33]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][33]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][33]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][34]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][34]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][34]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][35]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][35]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][35]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][36]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][36]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][36]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][37]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][37]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][37]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][38]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][38]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][38]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][39]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][39]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][39]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][3]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][3]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][3]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][40]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][40]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][40]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
WARNING: [DRC PDRC-153] Gated clock check: Net diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][41]_LDC_i_1_n_0 is a gated clock net sourced by a combinational pin diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][41]_LDC_i_1/O, cell diagramm_i/ip_sha3v5_0/U0/ip_sha3v5_v1_0_S00_AXI_inst/round_in_reg[0][1][41]_LDC_i_1. This is not good design practice and will likely impact performance. For SLICE registers, for example, use the CE pin to control the loading of data.
INFO: [Common 17-14] Message 'DRC PDRC-153' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 1152 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./diagramm_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-120] WebTalk data collection is mandatory when using a WebPACK part without a full Vivado license. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
105 Infos, 102 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:28 ; elapsed = 00:00:14 . Memory (MB): peak = 2757.676 ; gain = 250.598 ; free physical = 369 ; free virtual = 2151
INFO: [Common 17-206] Exiting Vivado at Sat Jun 15 12:21:46 2019...
