

================================================================
== Vivado HLS Report for 'complexDoubleAdder'
================================================================
* Date:           Wed Jun 01 19:45:08 2016

* Version:        2015.4 (Build 1412921 on Wed Nov 18 09:58:55 AM 2015)
* Project:        complexAdder
* Solution:       compleDoubleAdder
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.23|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   15|   15|   16|   16|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+------+----------+
        |- outerloop  |   13|   13|         8|          1|          1|     7|    yes   |
        +-------------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 10
* Pipeline: 1
  Pipeline-0: II = 1, D = 8, States = { 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	10  / (exitcond)
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	2  / true
10 --> 
* FSM state operations: 

 <State 1>: 1.57ns
ST_1: stg_11 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap([7 x double]* %in1_M_real), !map !7

ST_1: stg_12 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap([7 x double]* %in1_M_imag), !map !13

ST_1: stg_13 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap([7 x double]* %in2_M_real), !map !17

ST_1: stg_14 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap([7 x double]* %in2_M_imag), !map !21

ST_1: stg_15 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap([7 x double]* %out_M_real), !map !25

ST_1: stg_16 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap([7 x double]* %out_M_imag), !map !29

ST_1: stg_17 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !33

ST_1: stg_18 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecTopModule([19 x i8]* @complexDoubleAdder_str) nounwind

ST_1: stg_19 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: empty [1/1] 0.00ns
:9  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([7 x double]* %in1_M_real, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_2 [1/1] 0.00ns
:10  %empty_2 = call i32 (...)* @_ssdm_op_SpecMemCore([7 x double]* %in1_M_imag, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: stg_22 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecInterface([7 x double]* %in1_M_real, [7 x double]* %in1_M_imag, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: empty_3 [1/1] 0.00ns
:12  %empty_3 = call i32 (...)* @_ssdm_op_SpecMemCore([7 x double]* %in2_M_real, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_4 [1/1] 0.00ns
:13  %empty_4 = call i32 (...)* @_ssdm_op_SpecMemCore([7 x double]* %in2_M_imag, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: stg_25 [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecInterface([7 x double]* %in2_M_real, [7 x double]* %in2_M_imag, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: empty_5 [1/1] 0.00ns
:15  %empty_5 = call i32 (...)* @_ssdm_op_SpecMemCore([7 x double]* %out_M_real, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: empty_6 [1/1] 0.00ns
:16  %empty_6 = call i32 (...)* @_ssdm_op_SpecMemCore([7 x double]* %out_M_imag, [1 x i8]* @p_str, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str, i32 -1, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str)

ST_1: stg_28 [1/1] 0.00ns
:17  call void (...)* @_ssdm_op_SpecInterface([7 x double]* %out_M_real, [7 x double]* %out_M_imag, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

ST_1: stg_29 [1/1] 1.57ns
:18  br label %1


 <State 2>: 2.39ns
ST_2: index [1/1] 0.00ns
:0  %index = phi i3 [ 0, %0 ], [ %index_1, %2 ]

ST_2: exitcond [1/1] 1.62ns
:1  %exitcond = icmp eq i3 %index, -1

ST_2: index_1 [1/1] 0.80ns
:2  %index_1 = add i3 %index, 1

ST_2: stg_33 [1/1] 0.00ns
:3  br i1 %exitcond, label %3, label %2

ST_2: tmp [1/1] 0.00ns
:4  %tmp = zext i3 %index to i64

ST_2: in1_M_real_addr [1/1] 0.00ns
:5  %in1_M_real_addr = getelementptr [7 x double]* %in1_M_real, i64 0, i64 %tmp

ST_2: in1_M_imag_addr [1/1] 0.00ns
:6  %in1_M_imag_addr = getelementptr [7 x double]* %in1_M_imag, i64 0, i64 %tmp

ST_2: in2_M_real_addr [1/1] 0.00ns
:7  %in2_M_real_addr = getelementptr [7 x double]* %in2_M_real, i64 0, i64 %tmp

ST_2: in2_M_imag_addr [1/1] 0.00ns
:8  %in2_M_imag_addr = getelementptr [7 x double]* %in2_M_imag, i64 0, i64 %tmp

ST_2: in1_M_real_load [2/2] 2.39ns
:9  %in1_M_real_load = load double* %in1_M_real_addr, align 8

ST_2: in1_M_imag_load [2/2] 2.39ns
:10  %in1_M_imag_load = load double* %in1_M_imag_addr, align 8

ST_2: in2_M_real_load [2/2] 2.39ns
:11  %in2_M_real_load = load double* %in2_M_real_addr, align 8

ST_2: in2_M_imag_load [2/2] 2.39ns
:12  %in2_M_imag_load = load double* %in2_M_imag_addr, align 8


 <State 3>: 2.39ns
ST_3: in1_M_real_load [1/2] 2.39ns
:9  %in1_M_real_load = load double* %in1_M_real_addr, align 8

ST_3: in1_M_imag_load [1/2] 2.39ns
:10  %in1_M_imag_load = load double* %in1_M_imag_addr, align 8

ST_3: in2_M_real_load [1/2] 2.39ns
:11  %in2_M_real_load = load double* %in2_M_real_addr, align 8

ST_3: in2_M_imag_load [1/2] 2.39ns
:12  %in2_M_imag_load = load double* %in2_M_imag_addr, align 8


 <State 4>: 8.23ns
ST_4: p_r_M_real [5/5] 8.23ns
:13  %p_r_M_real = fadd double %in1_M_real_load, %in2_M_real_load

ST_4: p_r_M_imag [5/5] 8.23ns
:14  %p_r_M_imag = fadd double %in1_M_imag_load, %in2_M_imag_load


 <State 5>: 8.23ns
ST_5: p_r_M_real [4/5] 8.23ns
:13  %p_r_M_real = fadd double %in1_M_real_load, %in2_M_real_load

ST_5: p_r_M_imag [4/5] 8.23ns
:14  %p_r_M_imag = fadd double %in1_M_imag_load, %in2_M_imag_load


 <State 6>: 8.23ns
ST_6: p_r_M_real [3/5] 8.23ns
:13  %p_r_M_real = fadd double %in1_M_real_load, %in2_M_real_load

ST_6: p_r_M_imag [3/5] 8.23ns
:14  %p_r_M_imag = fadd double %in1_M_imag_load, %in2_M_imag_load


 <State 7>: 8.23ns
ST_7: p_r_M_real [2/5] 8.23ns
:13  %p_r_M_real = fadd double %in1_M_real_load, %in2_M_real_load

ST_7: p_r_M_imag [2/5] 8.23ns
:14  %p_r_M_imag = fadd double %in1_M_imag_load, %in2_M_imag_load


 <State 8>: 8.23ns
ST_8: p_r_M_real [1/5] 8.23ns
:13  %p_r_M_real = fadd double %in1_M_real_load, %in2_M_real_load

ST_8: p_r_M_imag [1/5] 8.23ns
:14  %p_r_M_imag = fadd double %in1_M_imag_load, %in2_M_imag_load


 <State 9>: 2.39ns
ST_9: empty_7 [1/1] 0.00ns
:0  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 7, i64 7)

ST_9: stg_58 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str3) nounwind

ST_9: tmp_1 [1/1] 0.00ns
:2  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str3)

ST_9: stg_60 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

ST_9: out_M_real_addr [1/1] 0.00ns
:15  %out_M_real_addr = getelementptr [7 x double]* %out_M_real, i64 0, i64 %tmp

ST_9: stg_62 [1/1] 2.39ns
:16  store double %p_r_M_real, double* %out_M_real_addr, align 8

ST_9: out_M_imag_addr [1/1] 0.00ns
:17  %out_M_imag_addr = getelementptr [7 x double]* %out_M_imag, i64 0, i64 %tmp

ST_9: stg_64 [1/1] 2.39ns
:18  store double %p_r_M_imag, double* %out_M_imag_addr, align 8

ST_9: empty_8 [1/1] 0.00ns
:19  %empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str3, i32 %tmp_1)

ST_9: stg_66 [1/1] 0.00ns
:20  br label %1


 <State 10>: 0.00ns
ST_10: stg_67 [1/1] 0.00ns
:0  ret i32 0



============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
