Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Jan 11 22:24:45 2022
| Host         : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing -sort_by group -max_paths 100 -path_type summary -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/LU32PEEng_submodules/top_ram/post_route_timing.rpt
| Design       : top_ram
| Device       : 7z020-clg484
| Speed File   : -3  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Startpoint                     Endpoint                       Slack(ns)     
----------------------------------------------------------------------------
inst2/ram_reg_0_15_12_17/RAMB_D1/CLK
                               inst2/out2_reg[15]/D           9.027         
inst2/ram_reg_0_15_18_23/RAMB_D1/CLK
                               inst2/out2_reg[21]/D           9.027         
inst2/ram_reg_0_15_24_29/RAMB_D1/CLK
                               inst2/out2_reg[27]/D           9.027         
inst2/ram_reg_0_15_0_5/RAMB_D1/CLK
                               inst2/out2_reg[3]/D            9.027         
inst2/ram_reg_0_15_6_11/RAMB_D1/CLK
                               inst2/out2_reg[9]/D            9.027         
inst2/ram_reg_0_15_6_11/RAMC_D1/CLK
                               inst2/out2_reg[11]/D           9.028         
inst2/ram_reg_0_15_12_17/RAMC_D1/CLK
                               inst2/out2_reg[17]/D           9.028         
inst2/ram_reg_0_15_18_23/RAMC_D1/CLK
                               inst2/out2_reg[23]/D           9.028         
inst2/ram_reg_0_15_24_29/RAMC_D1/CLK
                               inst2/out2_reg[29]/D           9.028         
inst2/ram_reg_0_15_0_5/RAMC_D1/CLK
                               inst2/out2_reg[5]/D            9.028         
inst2/ram_reg_0_15_12_17/RAMA_D1/CLK
                               inst2/out2_reg[13]/D           9.029         
inst2/ram_reg_0_15_18_23/RAMA_D1/CLK
                               inst2/out2_reg[19]/D           9.029         
inst2/ram_reg_0_15_0_5/RAMA_D1/CLK
                               inst2/out2_reg[1]/D            9.029         
inst2/ram_reg_0_15_24_29/RAMA_D1/CLK
                               inst2/out2_reg[25]/D           9.029         
inst2/ram_reg_0_15_30_31/RAMA_D1/CLK
                               inst2/out2_reg[31]/D           9.029         
inst2/ram_reg_0_15_6_11/RAMA_D1/CLK
                               inst2/out2_reg[7]/D            9.029         
inst2/ram_reg_0_15_0_5/RAMA/CLK
                               inst2/out2_reg[0]/D            9.034         
inst2/ram_reg_0_15_12_17/RAMA/CLK
                               inst2/out2_reg[12]/D           9.034         
inst2/ram_reg_0_15_18_23/RAMA/CLK
                               inst2/out2_reg[18]/D           9.034         
inst2/ram_reg_0_15_24_29/RAMA/CLK
                               inst2/out2_reg[24]/D           9.034         
inst2/ram_reg_0_15_30_31/RAMA/CLK
                               inst2/out2_reg[30]/D           9.034         
inst2/ram_reg_0_15_6_11/RAMA/CLK
                               inst2/out2_reg[6]/D            9.034         
inst2/ram_reg_0_15_12_17/RAMB/CLK
                               inst2/out2_reg[14]/D           9.036         
inst2/ram_reg_0_15_18_23/RAMB/CLK
                               inst2/out2_reg[20]/D           9.036         
inst2/ram_reg_0_15_24_29/RAMB/CLK
                               inst2/out2_reg[26]/D           9.036         
inst2/ram_reg_0_15_0_5/RAMB/CLK
                               inst2/out2_reg[2]/D            9.036         
inst2/ram_reg_0_15_6_11/RAMB/CLK
                               inst2/out2_reg[8]/D            9.036         
inst2/ram_reg_0_15_6_11/RAMC/CLK
                               inst2/out2_reg[10]/D           9.043         
inst2/ram_reg_0_15_12_17/RAMC/CLK
                               inst2/out2_reg[16]/D           9.043         
inst2/ram_reg_0_15_18_23/RAMC/CLK
                               inst2/out2_reg[22]/D           9.043         
inst2/ram_reg_0_15_24_29/RAMC/CLK
                               inst2/out2_reg[28]/D           9.043         
inst2/ram_reg_0_15_0_5/RAMC/CLK
                               inst2/out2_reg[4]/D            9.043         



