INFO: [VRFC 10-163] Analyzing VHDL file "C:/FPGA_2025/xilinx/lab5/lab5.srcs/sim_1/imports/completed_files/tb_uart_driver.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_uart_driver'
