module clk_en #(
    parameter integer CLK_HZ = 50000000,
    parameter integer TICK_HZ = 10
)(
    input wire clk,
    input wire rst_n,
    output reg tick
);

localparam integer DIV = CLK_HZ / TICK_HZ;

reg [31:0] cnt;

always @(posedge clk or negedge rst_n)
begin
    if(!rst_n)
    begin
        cnt  <= 0;
        tick <= 0;
    end
    else
    begin
        tick <= 0;

        if(cnt == DIV-1)
        begin
            cnt  <= 0;
            tick <= 1;
        end
        else
            cnt <= cnt + 1;
    end
end

endmodule