INFO-FLOW: Workspace /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution opened at Sun Jan 24 08:16:08 PST 2021
Execute       send_msg_by_id INFO @200-1505@%s%s  vitis 
INFO: [HLS 200-1505] Using flow_target 'vitis'
Execute       get_config_interface -m_axi_latency 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_latency=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_latency=64
Execute       config_interface -m_axi_latency=64 
Execute       get_config_interface -m_axi_alignment_byte_size 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_alignment_byte_size=64 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_alignment_byte_size=64
Execute       config_interface -m_axi_alignment_byte_size=64 
Execute       get_config_interface -m_axi_max_widen_bitwidth 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_interface -m_axi_max_widen_bitwidth=512 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_interface -m_axi_max_widen_bitwidth=512
Execute       config_interface -m_axi_max_widen_bitwidth=512 
Execute       get_config_interface -default_interface 
INFO-FLOW: Setting macro_cmd open_solution -flow_target vitis configuration: config_interface -default_interface=kernel
Execute       config_interface -default_interface=kernel 
Execute       get_config_rtl -register_reset_num 
Execute       send_msg_by_id INFO @200-435@%s%s 'open_solution -flow_target vitis' config_rtl -register_reset_num=3 
INFO: [HLS 200-435] Setting 'open_solution -flow_target vitis' configuration: config_rtl -register_reset_num=3
Execute       config_rtl -register_reset_num=3 
Execute     set_part xcu200-fsgd2104-2-e 
INFO: [HLS 200-1510] Running: set_part xcu200-fsgd2104-2-e 
Execute       create_platform xcu200-fsgd2104-2-e -board  
DBG:HLSDevice: Trying to load device library: /media/myuan/working/Vitis_HLS/2021.2/lib/lnx64.o/librdi_hlsvwrap.so
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: /media/myuan/working/Vivado/2021.2/data/parts/arch.xml
DBG:HLSDevice: init success
Execute         source /media/myuan/working/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.hlp 
Execute         source /media/myuan/working/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/virtexuplus_dsp48e2.hlp 
INFO: [HLS 200-1611] Setting target device to 'xcu200-fsgd2104-2-e'
Command       create_platform done; 1.41 sec.
Execute       source /media/myuan/working/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /media/myuan/working/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /media/myuan/working/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /media/myuan/working/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /media/myuan/working/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /media/myuan/working/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /media/myuan/working/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /media/myuan/working/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /media/myuan/working/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /media/myuan/working/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /media/myuan/working/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /media/myuan/working/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source /media/myuan/working/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 1.55 sec.
Execute     create_clock -period 300.000000MHz -name default 
INFO: [HLS 200-1510] Running: create_clock -period 300.000000MHz -name default 
Execute       ap_set_clock -name default -period 3.333 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 3.333ns.
Execute     config_rtl -kernel_profile 
INFO: [HLS 200-1510] Running: config_rtl -kernel_profile 
Execute     config_dataflow -strict_mode warning 
INFO: [HLS 200-1510] Running: config_dataflow -strict_mode warning 
Execute     config_debug -enable 
INFO: [HLS 200-1510] Running: config_debug -enable 
Execute     config_export -deadlock_detection none 
INFO: [HLS 200-1510] Running: config_export -deadlock_detection none 
Execute     config_interface -m_axi_conservative_mode=1 
INFO: [HLS 200-1510] Running: config_interface -m_axi_conservative_mode=1 
Execute     config_interface -m_axi_addr64 
INFO: [HLS 200-1510] Running: config_interface -m_axi_addr64 
Execute     config_interface -m_axi_auto_max_ports=0 
INFO: [HLS 200-1510] Running: config_interface -m_axi_auto_max_ports=0 
Execute     config_export -format xo -ipname top 
INFO: [HLS 200-1510] Running: config_export -format xo -ipname top 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       get_config_compile -effort 
Execute       get_config_compile -enable_clang39 
Execute       get_config_compile -g 
Execute       get_config_compile -hw_syn 
Execute       get_config_compile -ng 
Execute       get_config_compile -opt_fp 
Execute       get_config_compile -skip_cdt 
Execute       get_config_compile -skip_syncheck 
Execute       get_config_compile -skip_transform 
Execute       get_config_compile -pre_tcl 
Execute       get_config_compile -keep_printf 
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 1.191 GB.
INFO: [HLS 200-10] Analyzing design file '/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute         get_config_compile -pragma_strict_mode 
INFO-FLOW: Handling /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp as C++
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
Execute         ap_eval exec -ignorestderr /media/myuan/working/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp -foptimization-record-file=/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/ucteq.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -gcc-toolchain /media/myuan/working/Vitis_HLS/2021.2/tps/lnx64/gcc-6.2.0 -fhls -fno-exceptions -E -g -I/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /media/myuan/working/Vitis_HLS/2021.2/common/technology/autopilot -I /media/myuan/working/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/ucteq.pp.0.cpp -hls-platform-db-name=/media/myuan/working/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium > /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/ucteq.cpp.clang.out.log 2> /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/ucteq.cpp.clang.err.log 
Command         ap_eval done; 0.11 sec.
INFO-FLOW: Done: GCC PP 39 time: 0.1 seconds per iteration
Execute         set_directive_top top -name=top 
Execute         source /media/myuan/working/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute         source /media/myuan/working/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute           source /media/myuan/working/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute         list_core -type functional_unit 
INFO-FLOW: Source syntax check for synthesis
Execute         ap_eval exec -ignorestderr /media/myuan/working/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/ucteq.pp.0.cpp -hls-platform-db-name=/media/myuan/working/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium > /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/clang.out.log 2> /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/clang.err.log 
Command         ap_eval done; 0.58 sec.
WARNING: [HLS 207-5554] Only for-loops and functions support the dataflow (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:97:9)
WARNING: [HLS 207-5554] Only for-loops and functions support the dataflow (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:308:9)
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/ucteq.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/.systemc_flag 
INFO-FLOW: exec /media/myuan/working/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/.systemc_flag -fix-errors /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/ucteq.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.55 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/ucteq.pp.0.cpp std=gnu++14 -target fpga  -directive=/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/all.directive.json 
INFO-FLOW: exec /media/myuan/working/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/all.directive.json -fix-errors /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/ucteq.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.74 sec.
Execute         clang_tidy xilinx-constantarray-param,xilinx-remove-assert -desc constantarray_remove-assert /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/ucteq.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: exec /media/myuan/working/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-constantarray-param,xilinx-remove-assert -fix-errors /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/ucteq.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 0.62 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 1.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/ucteq.pp.0.cpp std=gnu++14 -target fpga  
Execute           ap_eval exec -ignorestderr /media/myuan/working/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/ucteq.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/ucteq.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/ucteq.pp.0.cpp.clang-tidy.loop-label.out.log 2> /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/ucteq.pp.0.cpp.clang-tidy.loop-label.err.log 
Command           ap_eval done; 0.88 sec.
Execute           source /media/myuan/working/Vitis_HLS/2021.2/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command         clang_tidy done; 0.96 sec.
Execute         get_config_dataflow -strict_mode 
Execute         ap_eval exec -ignorestderr /media/myuan/working/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/ucteq.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/ucteq.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/ucteq.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/ucteq.pp.0.cpp.xilinx-dataflow-lawyer.err.log 
Command         ap_eval done; 0.53 sec.
Execute         get_top
Execute           get_top 
Execute         get_files -fullpath
Execute           get_files -fullpath 
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:97:9)
WARNING: [HLS 214-104] Only for-loops and functions support the dataflow (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:308:9)
Execute         send_msg_by_id WARNING @200-471@%s%s 2 /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info 
INFO-FLOW: compiling source code to llvm bc
Execute         ap_eval exec -ignorestderr /media/myuan/working/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/ucteq.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/ucteq.pp.0.cpp -g -I/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I /media/myuan/working/Vitis_HLS/2021.2/common/technology/autopilot -I /media/myuan/working/Vitis_HLS/2021.2/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/ucteq.bc -hls-platform-db-name=/media/myuan/working/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium > /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/ucteq.pp.0.cpp.clang.out.log 2> /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/ucteq.pp.0.cpp.clang.err.log 
Command         ap_eval done; 0.6 sec.
WARNING: [HLS 207-5287] unused parameter 'flushs' (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:250:7)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 5.01 seconds. CPU system time: 0.33 seconds. Elapsed time: 4.93 seconds; current allocated memory: 293.074 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/a.g.ld.0.bc -args  "/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/ucteq.g.bc"  
Execute           ap_eval exec -ignorestderr /media/myuan/working/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/ucteq.g.bc -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/a.g.ld.0.bc > /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/a.g.ld.1.lower.bc -args /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
Execute           ap_eval exec -ignorestderr /media/myuan/working/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/a.g.ld.1.lower.bc > /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log 
INFO-FLOW: 
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/a.g.ld.2.m1.bc -args /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/a.g.ld.1.lower.bc -only-needed /media/myuan/working/Vitis_HLS/2021.2/lnx64/lib/libhlsm_39.bc /media/myuan/working/Vitis_HLS/2021.2/lnx64/lib/libhlsmc++_39.bc 
Execute           ap_eval exec -ignorestderr /media/myuan/working/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/a.g.ld.1.lower.bc -only-needed /media/myuan/working/Vitis_HLS/2021.2/lnx64/lib/libhlsm_39.bc /media/myuan/working/Vitis_HLS/2021.2/lnx64/lib/libhlsmc++_39.bc -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/a.g.ld.2.m1.bc > /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log 
Command           ap_eval done; 2.22 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 2.22 sec.
Execute         run_link_or_opt -opt -out /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/a.g.ld.3.fpc.bc -args /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top -reflow-float-conversion 
Execute           ap_eval exec -ignorestderr /media/myuan/working/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=top -reflow-float-conversion -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/a.g.ld.3.fpc.bc > /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log 
Command           ap_eval done; 0.8 sec.
INFO-FLOW: 
Command         run_link_or_opt done; 0.81 sec.
Execute         run_link_or_opt -out /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/a.g.ld.4.m2.bc -args /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /media/myuan/working/Vitis_HLS/2021.2/lnx64/lib/libfloatconversion_39.bc 
Execute           ap_eval exec -ignorestderr /media/myuan/working/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/llvm-link /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/a.g.ld.3.fpc.bc -only-needed /media/myuan/working/Vitis_HLS/2021.2/lnx64/lib/libfloatconversion_39.bc -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/a.g.ld.4.m2.bc > /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log 
INFO-FLOW: 
Execute         run_link_or_opt -opt -out /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/a.g.ld.5.gdce.bc -args /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top 
Execute           ap_eval exec -ignorestderr /media/myuan/working/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=top -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/a.g.ld.5.gdce.bc > /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log 
INFO-FLOW: 
Execute         get_solution -flow_target 
Execute         get_config_rtl -module_prefix 
Execute         get_config_interface -default_slave_interface 
Execute         get_solution -flow_target 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_compile -instruction_warning_threshold 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pipeline_style 
Execute         get_config_array_partition -throughput_driven 
Execute         send_msg_by_id INFO @200-777@%s Vitis 
INFO: [HLS 200-777] Using interface defaults for 'Vitis' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
Execute         ap_eval exec -ignorestderr /media/myuan/working/Vitis_HLS/2021.2/lnx64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/a.g.ld.0.bc.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=top -mllvm -hls-db-dir -mllvm /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/../../../kernel.xml -mllvm -top-io-mapping-info=/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=true -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=64 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=512 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshhold=200000 -mllvm -assume-maxi-align=64 -mllvm -no-unaligned-maxi-accesses=false -mllvm -reflow-pipeline-style-llvm-setting=0 -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-disaggregate-bitwidth-threshold=4096 -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -enable-reflow-vitis-flow-setting=true -x ir /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/a.g.ld.5.gdce.bc -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/a.g.lto.bc -hls-platform-db-name=/media/myuan/working/Vitis_HLS/2021.2/common/technology/xilinx/common/platform.db -hls-platform-name=virtexuplus_medium > /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/a.g.ld.0.bc.clang.out.log 2> /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/a.g.ld.0.bc.clang.err.log 
Command         ap_eval done; 0.39 sec.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-178] Inlining function 'xbar(hls::stream<ap_int<3>, 0>&, hls::stream<BpSel_inputObj, 0>&, hls::stream<BpSel_inputObj, 0>&, hls::stream<BpSel_inputObj, 0>&, hls::stream<BpSel_inputObj, 0>&, hls::stream<ap_int<1>, 0>&, hls::stream<ap_int<1>, 0>&, hls::stream<ap_int<1>, 0>&)' into 'top' (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:29:0)
INFO: [HLS 214-178] Inlining function 'collect_out(hls::stream<SelTupleOut, 0>&, hls::stream<SelTupleOut, 0>&, hls::stream<SelTupleOut, 0>&, SelTupleOut*)' into 'top' (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:29:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10subT1_piplRN3hls6streamI14BpSel_inputObjLi0EEERNS0_I6ap_intILi1EELi0EEERNS0_I11SelTupleOutLi0EEEiE10memoizlevs.1': Complete partitioning on dimension 1. (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:292:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ10subT1_piplRN3hls6streamI14BpSel_inputObjLi0EEERNS0_I6ap_intILi1EELi0EEERNS0_I11SelTupleOutLi0EEEiE10memoizlevs.0': Complete partitioning on dimension 1. (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:292:0)
INFO: [HLS 214-248] Applying array_partition to 'lev_retpipe': Complete partitioning on dimension 1. (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:253:25)
INFO: [HLS 214-248] Applying array_partition to 'childindexpipe': Complete partitioning on dimension 1. (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:257:24)
INFO: [HLS 214-248] Applying array_partition to 'IDRpipes': Complete partitioning on dimension 1. (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:270:30)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'OutTuppipe3' with compact=bit mode in 128-bits (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:79:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'OutTuppipe2' with compact=bit mode in 128-bits (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:76:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'OutTuppipe1' with compact=bit mode in 128-bits (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:73:27)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'xbarIDRpipe' with compact=bit mode in 52-bits (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:47:30)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'IDRpipe1' with compact=bit mode in 52-bits (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:53:30)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'IDRpipe2' with compact=bit mode in 52-bits (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:56:30)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'IDRpipe3' with compact=bit mode in 52-bits (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:59:30)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lev_retpipe_0' with compact=bit mode in 1-bits (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:253:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lev_retpipe_1' with compact=bit mode in 1-bits (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:253:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lev_retpipe_2' with compact=bit mode in 1-bits (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:253:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lev_retpipe_3' with compact=bit mode in 1-bits (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:253:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lev_retpipe_4' with compact=bit mode in 1-bits (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:253:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'lev_retpipe_5' with compact=bit mode in 1-bits (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:253:25)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'childindexpipe_0' with compact=bit mode in 64-bits (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:257:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'childindexpipe_1' with compact=bit mode in 64-bits (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:257:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'childindexpipe_2' with compact=bit mode in 64-bits (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:257:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'childindexpipe_3' with compact=bit mode in 64-bits (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:257:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'childindexpipe_4' with compact=bit mode in 64-bits (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:257:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'childindexpipe_5' with compact=bit mode in 64-bits (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:257:24)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'IDRpipes_0' with compact=bit mode in 52-bits (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:270:30)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'IDRpipes_1' with compact=bit mode in 52-bits (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:270:30)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'IDRpipes_2' with compact=bit mode in 52-bits (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:270:30)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'IDRpipes_3' with compact=bit mode in 52-bits (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:270:30)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'IDRpipes_4' with compact=bit mode in 52-bits (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:270:30)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 'IDRpipes_5' with compact=bit mode in 52-bits (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:270:30)
INFO: [HLS 214-270] Starting automatic array partition analysis...
WARNING: [HLS 214-142] Implementing stream: may cause mismatch if read and write accesses are not in sequential order on port 'out_r' (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:29:0)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.sl_i32s_struct.ap_uint<20>ss' into '_llvm.fpga.unpack.bits.s_struct.BpSel_inputObjs.i52.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.pipecomms' into 'subT1_lev_stage(hls::stream<pipecomm, 0>&, hls::stream<pipecomm, 0>&, hls::stream<ap_int<1>, 0>&, hls::stream<ap_int<1>, 0>&, hls::stream<BpSel_inputObj, 0>&, hls::stream<BpSel_inputObj, 0>&, node*, memoized*) (.1)' (/media/myuan/working/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i1.s_struct.ap_uint<1>s' into 'subT1_lev_stage(hls::stream<pipecomm, 0>&, hls::stream<pipecomm, 0>&, hls::stream<ap_int<1>, 0>&, hls::stream<ap_int<1>, 0>&, hls::stream<BpSel_inputObj, 0>&, hls::stream<BpSel_inputObj, 0>&, node*, memoized*) (.1)' (/media/myuan/working/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.BpSel_inputObjs.i52.1' into 'subT1_pipl(hls::stream<BpSel_inputObj, 0>&, hls::stream<ap_int<1>, 0>&, hls::stream<SelTupleOut, 0>&, int) (.1)' (/media/myuan/working/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i128.s_struct.SelTupleOuts.1' into 'subT1_pipl(hls::stream<BpSel_inputObj, 0>&, hls::stream<ap_int<1>, 0>&, hls::stream<SelTupleOut, 0>&, int) (.1)' (/media/myuan/working/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.SelTupleOuts' into 'subT1_pipl(hls::stream<BpSel_inputObj, 0>&, hls::stream<ap_int<1>, 0>&, hls::stream<SelTupleOut, 0>&, int) (.1)' (/media/myuan/working/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.BpSel_inputObjs' into 'subT1_pipl(hls::stream<BpSel_inputObj, 0>&, hls::stream<ap_int<1>, 0>&, hls::stream<SelTupleOut, 0>&, int) (.1)'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.sl_i32i32i32i32s' into '_llvm.fpga.unpack.bits.s_struct.SelTupleOuts.i128.1'
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<20>s.i20' into 'top' (/media/myuan/working/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:390:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.SelTupleOuts' into 'top' (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:231:12)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.bits.s_struct.SelTupleOuts.i128.1' into 'top' (/media/myuan/working/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.SelTupleOuts' into 'top' (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:220:12)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i128.s_struct.SelTupleOuts' into 'top' (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:209:12)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<3>s.i3' into 'top' (/media/myuan/working/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:390:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<1>s.i1' into 'top' (/media/myuan/working/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:390:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<32>s.i32' into 'top' (/media/myuan/working/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:390:5)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.bits.i52.s_struct.BpSel_inputObjs.1' into 'top' (/media/myuan/working/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i64.s_struct.BpSel_inputObjs' into 'top' (/media/myuan/working/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i3.s_struct.ap_uint<3>s' into 'top' (/media/myuan/working/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:173:9)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint<4>s.i4' into 'top' (/media/myuan/working/Vitis_HLS/2021.2/common/technology/autopilot/ap_axi_sdata.h:390:5)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: copying raw kernel.xml: /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/../../../kernel.xml -> /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 3.84 seconds. CPU system time: 0.3 seconds. Elapsed time: 4.18 seconds; current allocated memory: 294.051 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 294.051 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top top -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/a.g.0.bc -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 306.855 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/a.g.1.bc -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/a.g.2.prechk.bc -f 
Command           transform done; 0.13 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/a.g.2.prechk.bc -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 325.039 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/a.g.1.bc to /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db -interface-port-rename -function-uniquify -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -function-uniquify -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -annotate-dataflow-channels -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/a.o.1.bc -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_154_1' (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:153) in function 'top' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_199_1' (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:198) in function 'top' automatically.
INFO: [XFORM 203-102] Automatically partitioning small array 'root.numv' completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'parnode.ucta.V' (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:379) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'parnode.ucta.V' (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:379) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'parnode.ucta.V' (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:379) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'parnode.ucta.V' (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:379) completely based on array size.
INFO: [XFORM 203-102] Automatically partitioning small array 'parnode.ucta.V' (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:379) completely based on array size.
INFO: [XFORM 203-101] Partitioning array 'root.numv' in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'parnode.ucta.V' (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:379) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'parnode.ucta.V' (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:379) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'parnode.ucta.V' (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:379) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'parnode.ucta.V' (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:379) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'parnode.ucta.V' (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:379) in dimension 1 completely.
Command           transform done; 0.31 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -barrier -norm-name /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/a.o.1.tmp.bc -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:400:7) in function 'subT1_lev_stage.2'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:400:7) in function 'subT1_lev_stage.1'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:400:7) in function 'subT1_lev_stage'... converting 5 basic blocks.
Command           transform done; 0.17 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 363.809 MB.
Execute           get_config_compile -enable_auto_rewind 
Execute           get_config_compile -enable_loop_extract 
INFO-FLOW: Building ssdm...
Execute           transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation2 -deadargelim -globaldce -mem2reg -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dump-loop-dep-to-ir -check-all-ssdm -cdfg-build /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/a.o.2.bc -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_95_1' in function 'top' more than one sub loop.
INFO: [HLS 200-472] Inferring partial write operation for 'memoiz_array_par_ind' (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:430:26)
INFO: [HLS 200-472] Inferring partial write operation for 'lev3.ucta.V' 
Command           transform done; 0.26 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 449.004 MB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 1.04 sec.
Command       elaborate done; 10.15 sec.
Execute       ap_eval exec zip -j /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'top' ...
Execute         ap_set_top_model top 
WARNING: [SYN 201-103] Legalizing function name 'subT1_lev_stage.4' to 'subT1_lev_stage_4'.
WARNING: [SYN 201-103] Legalizing function name 'subT1_lev_stage.3' to 'subT1_lev_stage_3'.
WARNING: [SYN 201-103] Legalizing function name 'subT1_lev_stage.2' to 'subT1_lev_stage_2'.
WARNING: [SYN 201-103] Legalizing function name 'subT1_lev_stage.1' to 'subT1_lev_stage_1'.
Execute         get_model_list top -filter all-wo-channel -topdown 
Execute         preproc_iomode -model top 
Execute         preproc_iomode -model top_Pipeline_VITIS_LOOP_199_1 
Execute         preproc_iomode -model subT1_pipl 
Execute         preproc_iomode -model subT1_lev_stage 
Execute         preproc_iomode -model subT1_lev_stage.1 
Execute         preproc_iomode -model subT1_lev_stage.2 
Execute         preproc_iomode -model subT1_lev_stage.3 
Execute         preproc_iomode -model subT1_lev_stage.4 
Execute         preproc_iomode -model top_Pipeline_VITIS_LOOP_154_1 
Execute         preproc_iomode -model top_Pipeline_Loop_children 
Execute         get_model_list top -filter all-wo-channel 
INFO-FLOW: Model list for configure: top_Pipeline_Loop_children top_Pipeline_VITIS_LOOP_154_1 subT1_lev_stage.4 subT1_lev_stage.3 subT1_lev_stage.2 subT1_lev_stage.1 subT1_lev_stage subT1_pipl top_Pipeline_VITIS_LOOP_199_1 top
INFO-FLOW: Configuring Module : top_Pipeline_Loop_children ...
Execute         set_default_model top_Pipeline_Loop_children 
Execute         apply_spec_resource_limit top_Pipeline_Loop_children 
INFO-FLOW: Configuring Module : top_Pipeline_VITIS_LOOP_154_1 ...
Execute         set_default_model top_Pipeline_VITIS_LOOP_154_1 
Execute         apply_spec_resource_limit top_Pipeline_VITIS_LOOP_154_1 
INFO-FLOW: Configuring Module : subT1_lev_stage.4 ...
Execute         set_default_model subT1_lev_stage.4 
Execute         apply_spec_resource_limit subT1_lev_stage.4 
INFO-FLOW: Configuring Module : subT1_lev_stage.3 ...
Execute         set_default_model subT1_lev_stage.3 
Execute         apply_spec_resource_limit subT1_lev_stage.3 
INFO-FLOW: Configuring Module : subT1_lev_stage.2 ...
Execute         set_default_model subT1_lev_stage.2 
Execute         apply_spec_resource_limit subT1_lev_stage.2 
INFO-FLOW: Configuring Module : subT1_lev_stage.1 ...
Execute         set_default_model subT1_lev_stage.1 
Execute         apply_spec_resource_limit subT1_lev_stage.1 
INFO-FLOW: Configuring Module : subT1_lev_stage ...
Execute         set_default_model subT1_lev_stage 
Execute         apply_spec_resource_limit subT1_lev_stage 
INFO-FLOW: Configuring Module : subT1_pipl ...
Execute         set_default_model subT1_pipl 
Execute         apply_spec_resource_limit subT1_pipl 
INFO-FLOW: Configuring Module : top_Pipeline_VITIS_LOOP_199_1 ...
Execute         set_default_model top_Pipeline_VITIS_LOOP_199_1 
Execute         apply_spec_resource_limit top_Pipeline_VITIS_LOOP_199_1 
INFO-FLOW: Configuring Module : top ...
Execute         set_default_model top 
Execute         apply_spec_resource_limit top 
INFO-FLOW: Model list for preprocess: top_Pipeline_Loop_children top_Pipeline_VITIS_LOOP_154_1 subT1_lev_stage.4 subT1_lev_stage.3 subT1_lev_stage.2 subT1_lev_stage.1 subT1_lev_stage subT1_pipl top_Pipeline_VITIS_LOOP_199_1 top
INFO-FLOW: Preprocessing Module: top_Pipeline_Loop_children ...
Execute         set_default_model top_Pipeline_Loop_children 
Execute         cdfg_preprocess -model top_Pipeline_Loop_children 
Execute         rtl_gen_preprocess top_Pipeline_Loop_children 
INFO-FLOW: Preprocessing Module: top_Pipeline_VITIS_LOOP_154_1 ...
Execute         set_default_model top_Pipeline_VITIS_LOOP_154_1 
Execute         cdfg_preprocess -model top_Pipeline_VITIS_LOOP_154_1 
Execute         rtl_gen_preprocess top_Pipeline_VITIS_LOOP_154_1 
INFO-FLOW: Preprocessing Module: subT1_lev_stage.4 ...
Execute         set_default_model subT1_lev_stage.4 
Execute         cdfg_preprocess -model subT1_lev_stage.4 
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_BRAM': 'lev1_ucta_V' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_BRAM': 'lev1_numc_V' does not exist or is optimized away.
Execute         rtl_gen_preprocess subT1_lev_stage.4 
INFO-FLOW: Preprocessing Module: subT1_lev_stage.3 ...
Execute         set_default_model subT1_lev_stage.3 
Execute         cdfg_preprocess -model subT1_lev_stage.3 
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_BRAM': 'lev2_ucta_V' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_BRAM': 'lev2_numc_V' does not exist or is optimized away.
Execute         rtl_gen_preprocess subT1_lev_stage.3 
INFO-FLOW: Preprocessing Module: subT1_lev_stage.2 ...
Execute         set_default_model subT1_lev_stage.2 
Execute         cdfg_preprocess -model subT1_lev_stage.2 
Execute         rtl_gen_preprocess subT1_lev_stage.2 
INFO-FLOW: Preprocessing Module: subT1_lev_stage.1 ...
Execute         set_default_model subT1_lev_stage.1 
Execute         cdfg_preprocess -model subT1_lev_stage.1 
Execute         rtl_gen_preprocess subT1_lev_stage.1 
INFO-FLOW: Preprocessing Module: subT1_lev_stage ...
Execute         set_default_model subT1_lev_stage 
Execute         cdfg_preprocess -model subT1_lev_stage 
Execute         rtl_gen_preprocess subT1_lev_stage 
INFO-FLOW: Preprocessing Module: subT1_pipl ...
Execute         set_default_model subT1_pipl 
Execute         cdfg_preprocess -model subT1_pipl 
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_BRAM' (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:284): 'lev1_numc_V' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_BRAM' (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:284): 'lev1_ucta_V' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_BRAM' (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:286): 'lev2_numc_V' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_1P_BRAM' (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:286): 'lev2_ucta_V' does not exist or is optimized away.
Execute         rtl_gen_preprocess subT1_pipl 
INFO-FLOW: Preprocessing Module: top_Pipeline_VITIS_LOOP_199_1 ...
Execute         set_default_model top_Pipeline_VITIS_LOOP_199_1 
Execute         cdfg_preprocess -model top_Pipeline_VITIS_LOOP_199_1 
Execute         rtl_gen_preprocess top_Pipeline_VITIS_LOOP_199_1 
INFO-FLOW: Preprocessing Module: top ...
Execute         set_default_model top 
Execute         cdfg_preprocess -model top 
Execute         rtl_gen_preprocess top 
INFO-FLOW: Model list for synthesis: top_Pipeline_Loop_children top_Pipeline_VITIS_LOOP_154_1 subT1_lev_stage.4 subT1_lev_stage.3 subT1_lev_stage.2 subT1_lev_stage.1 subT1_lev_stage subT1_pipl top_Pipeline_VITIS_LOOP_199_1 top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_Pipeline_Loop_children' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_Pipeline_Loop_children 
Execute         schedule -model top_Pipeline_Loop_children 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop_children'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'Loop_children'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.11 seconds; current allocated memory: 450.664 MB.
Execute         syn_report -verbosereport -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top_Pipeline_Loop_children.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top_Pipeline_Loop_children.sched.adb -f 
INFO-FLOW: Finish scheduling top_Pipeline_Loop_children.
Execute         set_default_model top_Pipeline_Loop_children 
Execute         bind -model top_Pipeline_Loop_children 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.02 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 450.664 MB.
Execute         syn_report -verbosereport -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top_Pipeline_Loop_children.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top_Pipeline_Loop_children.bind.adb -f 
INFO-FLOW: Finish binding top_Pipeline_Loop_children.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_Pipeline_VITIS_LOOP_154_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_Pipeline_VITIS_LOOP_154_1 
Execute         schedule -model top_Pipeline_VITIS_LOOP_154_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_154_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test ('and' operation ('and_ln180', /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:180)) in the first pipeline iteration (II = 1 cycles).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 3, loop 'VITIS_LOOP_154_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 451.090 MB.
Execute         syn_report -verbosereport -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top_Pipeline_VITIS_LOOP_154_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top_Pipeline_VITIS_LOOP_154_1.sched.adb -f 
INFO-FLOW: Finish scheduling top_Pipeline_VITIS_LOOP_154_1.
Execute         set_default_model top_Pipeline_VITIS_LOOP_154_1 
Execute         bind -model top_Pipeline_VITIS_LOOP_154_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 451.090 MB.
Execute         syn_report -verbosereport -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top_Pipeline_VITIS_LOOP_154_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top_Pipeline_VITIS_LOOP_154_1.bind.adb -f 
INFO-FLOW: Finish binding top_Pipeline_VITIS_LOOP_154_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'subT1_lev_stage_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model subT1_lev_stage.4 
Execute         schedule -model subT1_lev_stage.4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 451.348 MB.
Execute         syn_report -verbosereport -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/subT1_lev_stage_4.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/subT1_lev_stage_4.sched.adb -f 
INFO-FLOW: Finish scheduling subT1_lev_stage.4.
Execute         set_default_model subT1_lev_stage.4 
Execute         bind -model subT1_lev_stage.4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 451.348 MB.
Execute         syn_report -verbosereport -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/subT1_lev_stage_4.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/subT1_lev_stage_4.bind.adb -f 
INFO-FLOW: Finish binding subT1_lev_stage.4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'subT1_lev_stage_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model subT1_lev_stage.3 
Execute         schedule -model subT1_lev_stage.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.05 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 451.746 MB.
Execute         syn_report -verbosereport -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/subT1_lev_stage_3.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/subT1_lev_stage_3.sched.adb -f 
INFO-FLOW: Finish scheduling subT1_lev_stage.3.
Execute         set_default_model subT1_lev_stage.3 
Execute         bind -model subT1_lev_stage.3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.03 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 451.746 MB.
Execute         syn_report -verbosereport -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/subT1_lev_stage_3.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/subT1_lev_stage_3.bind.adb -f 
INFO-FLOW: Finish binding subT1_lev_stage.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'subT1_lev_stage_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model subT1_lev_stage.2 
Execute         schedule -model subT1_lev_stage.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 452.211 MB.
Execute         syn_report -verbosereport -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/subT1_lev_stage_2.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/subT1_lev_stage_2.sched.adb -f 
INFO-FLOW: Finish scheduling subT1_lev_stage.2.
Execute         set_default_model subT1_lev_stage.2 
Execute         bind -model subT1_lev_stage.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.1 seconds; current allocated memory: 452.211 MB.
Execute         syn_report -verbosereport -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/subT1_lev_stage_2.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/subT1_lev_stage_2.bind.adb -f 
INFO-FLOW: Finish binding subT1_lev_stage.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'subT1_lev_stage_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model subT1_lev_stage.1 
Execute         schedule -model subT1_lev_stage.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.14 seconds; current allocated memory: 452.746 MB.
Execute         syn_report -verbosereport -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/subT1_lev_stage_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/subT1_lev_stage_1.sched.adb -f 
INFO-FLOW: Finish scheduling subT1_lev_stage.1.
Execute         set_default_model subT1_lev_stage.1 
Execute         bind -model subT1_lev_stage.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.1 seconds. CPU system time: 0 seconds. Elapsed time: 0.11 seconds; current allocated memory: 452.746 MB.
Execute         syn_report -verbosereport -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/subT1_lev_stage_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/subT1_lev_stage_1.bind.adb -f 
INFO-FLOW: Finish binding subT1_lev_stage.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'subT1_lev_stage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model subT1_lev_stage 
Execute         schedule -model subT1_lev_stage 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.13 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 453.336 MB.
Execute         syn_report -verbosereport -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/subT1_lev_stage.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/subT1_lev_stage.sched.adb -f 
INFO-FLOW: Finish scheduling subT1_lev_stage.
Execute         set_default_model subT1_lev_stage 
Execute         bind -model subT1_lev_stage 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.1 seconds; current allocated memory: 453.336 MB.
Execute         syn_report -verbosereport -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/subT1_lev_stage.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/subT1_lev_stage.bind.adb -f 
INFO-FLOW: Finish binding subT1_lev_stage.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'subT1_pipl' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model subT1_pipl 
Execute         schedule -model subT1_pipl 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 454.316 MB.
Execute         syn_report -verbosereport -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/subT1_pipl.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/subT1_pipl.sched.adb -f 
INFO-FLOW: Finish scheduling subT1_pipl.
Execute         set_default_model subT1_pipl 
Execute         bind -model subT1_pipl 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 454.316 MB.
Execute         syn_report -verbosereport -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/subT1_pipl.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.15 sec.
Execute         db_write -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/subT1_pipl.bind.adb -f 
INFO-FLOW: Finish binding subT1_pipl.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top_Pipeline_VITIS_LOOP_199_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top_Pipeline_VITIS_LOOP_199_1 
Execute         schedule -model top_Pipeline_VITIS_LOOP_199_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_199_1'.
WARNING: [HLS 200-878] Unable to schedule the loop exit test (fifo request operation ('tmp_s', /media/myuan/working/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135) on port 'OutTuppipe3' (/media/myuan/working/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:135)) in the first pipeline iteration (II = 1 cycles).
WARNING: [HLS 200-880] The II Violation in module 'top_Pipeline_VITIS_LOOP_199_1' (loop 'VITIS_LOOP_199_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between axis write operation ('out_r_write_ln231', /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:231) on port 'out_r' (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:231) and axis write operation ('out_r_write_ln209', /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:209) on port 'out_r' (/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:209).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 3, Depth = 4, loop 'VITIS_LOOP_199_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 455.156 MB.
Execute         syn_report -verbosereport -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top_Pipeline_VITIS_LOOP_199_1.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top_Pipeline_VITIS_LOOP_199_1.sched.adb -f 
INFO-FLOW: Finish scheduling top_Pipeline_VITIS_LOOP_199_1.
Execute         set_default_model top_Pipeline_VITIS_LOOP_199_1 
Execute         bind -model top_Pipeline_VITIS_LOOP_199_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.04 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 455.156 MB.
Execute         syn_report -verbosereport -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top_Pipeline_VITIS_LOOP_199_1.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top_Pipeline_VITIS_LOOP_199_1.bind.adb -f 
INFO-FLOW: Finish binding top_Pipeline_VITIS_LOOP_199_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model top 
Execute         schedule -model top 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.07 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 455.566 MB.
Execute         syn_report -verbosereport -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top.verbose.sched.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top.sched.adb -f 
INFO-FLOW: Finish scheduling top.
Execute         set_default_model top 
Execute         bind -model top 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.23 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 455.566 MB.
Execute         syn_report -verbosereport -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top.verbose.bind.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.2 sec.
Execute         db_write -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top.bind.adb -f 
INFO-FLOW: Finish binding top.
Execute         get_model_list top -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess top_Pipeline_Loop_children 
Execute         rtl_gen_preprocess top_Pipeline_VITIS_LOOP_154_1 
Execute         rtl_gen_preprocess subT1_lev_stage.4 
Execute         rtl_gen_preprocess subT1_lev_stage.3 
Execute         rtl_gen_preprocess subT1_lev_stage.2 
Execute         rtl_gen_preprocess subT1_lev_stage.1 
Execute         rtl_gen_preprocess subT1_lev_stage 
Execute         rtl_gen_preprocess subT1_pipl 
Execute         rtl_gen_preprocess top_Pipeline_VITIS_LOOP_199_1 
Execute         rtl_gen_preprocess top 
INFO-FLOW: Model list for RTL generation: top_Pipeline_Loop_children top_Pipeline_VITIS_LOOP_154_1 subT1_lev_stage.4 subT1_lev_stage.3 subT1_lev_stage.2 subT1_lev_stage.1 subT1_lev_stage subT1_pipl top_Pipeline_VITIS_LOOP_199_1 top
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_Pipeline_Loop_children' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model top_Pipeline_Loop_children -top_prefix top_ -sub_prefix top_ -mg_file /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top_Pipeline_Loop_children.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_Pipeline_Loop_children' pipeline 'Loop_children' pipeline type 'loop pipeline'
Execute           auto_get_db
INFO: [RTGEN 206-100] Generating core module 'mux_32_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_Pipeline_Loop_children'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 455.719 MB.
Execute         source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_Pipeline_Loop_children -style xilinx -f -lang vhdl -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/syn/vhdl/top_top_Pipeline_Loop_children 
Execute         gen_rtl top_Pipeline_Loop_children -style xilinx -f -lang vlog -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/syn/verilog/top_top_Pipeline_Loop_children 
Execute         syn_report -csynth -model top_Pipeline_Loop_children -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/syn/report/top_Pipeline_Loop_children_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model top_Pipeline_Loop_children -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/syn/report/top_Pipeline_Loop_children_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model top_Pipeline_Loop_children -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top_Pipeline_Loop_children.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model top_Pipeline_Loop_children -f -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top_Pipeline_Loop_children.adb 
Execute         db_write -model top_Pipeline_Loop_children -bindview -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_Pipeline_Loop_children -p /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top_Pipeline_Loop_children 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_Pipeline_VITIS_LOOP_154_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model top_Pipeline_VITIS_LOOP_154_1 -top_prefix top_ -sub_prefix top_ -mg_file /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top_Pipeline_VITIS_LOOP_154_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_Pipeline_VITIS_LOOP_154_1' pipeline 'VITIS_LOOP_154_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_Pipeline_VITIS_LOOP_154_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.09 seconds; current allocated memory: 456.699 MB.
Execute         source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_Pipeline_VITIS_LOOP_154_1 -style xilinx -f -lang vhdl -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/syn/vhdl/top_top_Pipeline_VITIS_LOOP_154_1 
Execute         gen_rtl top_Pipeline_VITIS_LOOP_154_1 -style xilinx -f -lang vlog -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/syn/verilog/top_top_Pipeline_VITIS_LOOP_154_1 
Execute         syn_report -csynth -model top_Pipeline_VITIS_LOOP_154_1 -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/syn/report/top_Pipeline_VITIS_LOOP_154_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model top_Pipeline_VITIS_LOOP_154_1 -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/syn/report/top_Pipeline_VITIS_LOOP_154_1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model top_Pipeline_VITIS_LOOP_154_1 -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top_Pipeline_VITIS_LOOP_154_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model top_Pipeline_VITIS_LOOP_154_1 -f -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top_Pipeline_VITIS_LOOP_154_1.adb 
Execute         db_write -model top_Pipeline_VITIS_LOOP_154_1 -bindview -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_Pipeline_VITIS_LOOP_154_1 -p /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top_Pipeline_VITIS_LOOP_154_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subT1_lev_stage_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model subT1_lev_stage.4 -top_prefix top_ -sub_prefix top_ -mg_file /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/subT1_lev_stage_4.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'subT1_lev_stage_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.13 seconds; current allocated memory: 457.598 MB.
Execute         source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl subT1_lev_stage.4 -style xilinx -f -lang vhdl -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/syn/vhdl/top_subT1_lev_stage_4 
Execute         gen_rtl subT1_lev_stage.4 -style xilinx -f -lang vlog -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/syn/verilog/top_subT1_lev_stage_4 
Execute         syn_report -csynth -model subT1_lev_stage.4 -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/syn/report/subT1_lev_stage_4_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model subT1_lev_stage.4 -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/syn/report/subT1_lev_stage_4_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model subT1_lev_stage.4 -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/subT1_lev_stage_4.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model subT1_lev_stage.4 -f -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/subT1_lev_stage_4.adb 
Execute         db_write -model subT1_lev_stage.4 -bindview -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info subT1_lev_stage.4 -p /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/subT1_lev_stage_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subT1_lev_stage_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model subT1_lev_stage.3 -top_prefix top_ -sub_prefix top_ -mg_file /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/subT1_lev_stage_3.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'subT1_lev_stage_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.08 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 458.539 MB.
Execute         source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl subT1_lev_stage.3 -style xilinx -f -lang vhdl -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/syn/vhdl/top_subT1_lev_stage_3 
Execute         gen_rtl subT1_lev_stage.3 -style xilinx -f -lang vlog -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/syn/verilog/top_subT1_lev_stage_3 
Execute         syn_report -csynth -model subT1_lev_stage.3 -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/syn/report/subT1_lev_stage_3_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model subT1_lev_stage.3 -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/syn/report/subT1_lev_stage_3_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model subT1_lev_stage.3 -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/subT1_lev_stage_3.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model subT1_lev_stage.3 -f -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/subT1_lev_stage_3.adb 
Execute         db_write -model subT1_lev_stage.3 -bindview -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info subT1_lev_stage.3 -p /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/subT1_lev_stage_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subT1_lev_stage_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model subT1_lev_stage.2 -top_prefix top_ -sub_prefix top_ -mg_file /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/subT1_lev_stage_2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'subT1_lev_stage_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.1 seconds; current allocated memory: 459.730 MB.
Execute         source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl subT1_lev_stage.2 -style xilinx -f -lang vhdl -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/syn/vhdl/top_subT1_lev_stage_2 
Execute         gen_rtl subT1_lev_stage.2 -style xilinx -f -lang vlog -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/syn/verilog/top_subT1_lev_stage_2 
Execute         syn_report -csynth -model subT1_lev_stage.2 -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/syn/report/subT1_lev_stage_2_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model subT1_lev_stage.2 -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/syn/report/subT1_lev_stage_2_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model subT1_lev_stage.2 -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/subT1_lev_stage_2.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model subT1_lev_stage.2 -f -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/subT1_lev_stage_2.adb 
Execute         db_write -model subT1_lev_stage.2 -bindview -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info subT1_lev_stage.2 -p /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/subT1_lev_stage_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subT1_lev_stage_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model subT1_lev_stage.1 -top_prefix top_ -sub_prefix top_ -mg_file /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/subT1_lev_stage_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'subT1_lev_stage_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 461.426 MB.
Execute         source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl subT1_lev_stage.1 -style xilinx -f -lang vhdl -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/syn/vhdl/top_subT1_lev_stage_1 
Execute         gen_rtl subT1_lev_stage.1 -style xilinx -f -lang vlog -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/syn/verilog/top_subT1_lev_stage_1 
Execute         syn_report -csynth -model subT1_lev_stage.1 -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/syn/report/subT1_lev_stage_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model subT1_lev_stage.1 -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/syn/report/subT1_lev_stage_1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model subT1_lev_stage.1 -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/subT1_lev_stage_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model subT1_lev_stage.1 -f -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/subT1_lev_stage_1.adb 
Execute         db_write -model subT1_lev_stage.1 -bindview -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info subT1_lev_stage.1 -p /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/subT1_lev_stage_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subT1_lev_stage' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model subT1_lev_stage -top_prefix top_ -sub_prefix top_ -mg_file /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/subT1_lev_stage.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'subT1_lev_stage'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 463.184 MB.
Execute         source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl subT1_lev_stage -style xilinx -f -lang vhdl -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/syn/vhdl/top_subT1_lev_stage 
Execute         gen_rtl subT1_lev_stage -style xilinx -f -lang vlog -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/syn/verilog/top_subT1_lev_stage 
Execute         syn_report -csynth -model subT1_lev_stage -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/syn/report/subT1_lev_stage_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model subT1_lev_stage -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/syn/report/subT1_lev_stage_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model subT1_lev_stage -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/subT1_lev_stage.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model subT1_lev_stage -f -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/subT1_lev_stage.adb 
Execute         db_write -model subT1_lev_stage -bindview -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info subT1_lev_stage -p /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/subT1_lev_stage 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'subT1_pipl' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model subT1_pipl -top_prefix top_ -sub_prefix top_ -mg_file /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/subT1_pipl.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'subT1_pipl_subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_RAM_AUTO_1R1W' to 'subT1_pipl_subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'subT1_pipl_subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_5_RAM_AUTO_1R1W' to 'subT1_pipl_subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupcud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'subT1_pipl_subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_1_RAM_AUTO_1R1W' to 'subT1_pipl_subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupdEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'subT1_pipl_subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_6_RAM_AUTO_1R1W' to 'subT1_pipl_subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupeOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'subT1_pipl_subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_2_RAM_AUTO_1R1W' to 'subT1_pipl_subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupfYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'subT1_pipl_subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_7_RAM_AUTO_1R1W' to 'subT1_pipl_subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupg8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'subT1_pipl_subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_3_RAM_AUTO_1R1W' to 'subT1_pipl_subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTuphbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'subT1_pipl_subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_8_RAM_AUTO_1R1W' to 'subT1_pipl_subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'subT1_pipl_subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_4_RAM_AUTO_1R1W' to 'subT1_pipl_subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupjbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'subT1_pipl_subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_9_RAM_AUTO_1R1W' to 'subT1_pipl_subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupkbM' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mux_532_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'subT1_pipl'.
Command         create_rtl_model done; 0.15 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 466.305 MB.
Execute         source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl subT1_pipl -style xilinx -f -lang vhdl -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/syn/vhdl/top_subT1_pipl 
Execute         gen_rtl subT1_pipl -style xilinx -f -lang vlog -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/syn/verilog/top_subT1_pipl 
Execute         syn_report -csynth -model subT1_pipl -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/syn/report/subT1_pipl_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.14 sec.
Execute         syn_report -rtlxml -model subT1_pipl -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/syn/report/subT1_pipl_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model subT1_pipl -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/subT1_pipl.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.21 sec.
Execute         db_write -model subT1_pipl -f -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/subT1_pipl.adb 
Execute         db_write -model subT1_pipl -bindview -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info subT1_pipl -p /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/subT1_pipl 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top_Pipeline_VITIS_LOOP_199_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model top_Pipeline_VITIS_LOOP_199_1 -top_prefix top_ -sub_prefix top_ -mg_file /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top_Pipeline_VITIS_LOOP_199_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'top_Pipeline_VITIS_LOOP_199_1' pipeline 'VITIS_LOOP_199_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'top_Pipeline_VITIS_LOOP_199_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 468.680 MB.
Execute         source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl top_Pipeline_VITIS_LOOP_199_1 -style xilinx -f -lang vhdl -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/syn/vhdl/top_top_Pipeline_VITIS_LOOP_199_1 
Execute         gen_rtl top_Pipeline_VITIS_LOOP_199_1 -style xilinx -f -lang vlog -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/syn/verilog/top_top_Pipeline_VITIS_LOOP_199_1 
Execute         syn_report -csynth -model top_Pipeline_VITIS_LOOP_199_1 -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/syn/report/top_Pipeline_VITIS_LOOP_199_1_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model top_Pipeline_VITIS_LOOP_199_1 -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/syn/report/top_Pipeline_VITIS_LOOP_199_1_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model top_Pipeline_VITIS_LOOP_199_1 -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top_Pipeline_VITIS_LOOP_199_1.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         db_write -model top_Pipeline_VITIS_LOOP_199_1 -f -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top_Pipeline_VITIS_LOOP_199_1.adb 
Execute         db_write -model top_Pipeline_VITIS_LOOP_199_1 -bindview -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top_Pipeline_VITIS_LOOP_199_1 -p /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top_Pipeline_VITIS_LOOP_199_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'top' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         create_rtl_model top -top_prefix  -sub_prefix top_ -mg_file /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/X_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top/X_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top/X_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top/ids_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top/ids_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top/ids_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top/out_r' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'top/adj_list' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'top/flushs' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'top' to 's_axilite & ap_ctrl_chain'.
WARNING: [RTGEN 206-101] Register 'root_numv_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'root_numv_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'root_numv_2' is power-on initialization.
INFO: [RTGEN 206-100] Bundling port 'adj_list', 'flushs', 'return' and 'ap_local_deadlock' to AXI-Lite port control.
WARNING: [RTGEN 206-101] RTL name 'fifo_w1_d1_S' is changed to 'fifo_w1_d1_S_x' due to conflict.
WARNING: [RTGEN 206-101] Port 'top/m_axi_gmem0_AWVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top/m_axi_gmem0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Port 'top/m_axi_gmem0_AWREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/m_axi_gmem0_AWADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top/m_axi_gmem0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Port 'top/m_axi_gmem0_AWID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top/m_axi_gmem0_AWID' to 0.
WARNING: [RTGEN 206-101] Port 'top/m_axi_gmem0_AWLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top/m_axi_gmem0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Port 'top/m_axi_gmem0_AWSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top/m_axi_gmem0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'top/m_axi_gmem0_AWBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top/m_axi_gmem0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Port 'top/m_axi_gmem0_AWLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top/m_axi_gmem0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'top/m_axi_gmem0_AWCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top/m_axi_gmem0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'top/m_axi_gmem0_AWPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top/m_axi_gmem0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Port 'top/m_axi_gmem0_AWQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top/m_axi_gmem0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Port 'top/m_axi_gmem0_AWREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top/m_axi_gmem0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Port 'top/m_axi_gmem0_AWUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top/m_axi_gmem0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Port 'top/m_axi_gmem0_WVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top/m_axi_gmem0_WVALID' to 0.
WARNING: [RTGEN 206-101] Port 'top/m_axi_gmem0_WREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/m_axi_gmem0_WDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top/m_axi_gmem0_WDATA' to 0.
WARNING: [RTGEN 206-101] Port 'top/m_axi_gmem0_WSTRB' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top/m_axi_gmem0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Port 'top/m_axi_gmem0_WLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top/m_axi_gmem0_WLAST' to 0.
WARNING: [RTGEN 206-101] Port 'top/m_axi_gmem0_WID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top/m_axi_gmem0_WID' to 0.
WARNING: [RTGEN 206-101] Port 'top/m_axi_gmem0_WUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top/m_axi_gmem0_WUSER' to 0.
WARNING: [RTGEN 206-101] Port 'top/m_axi_gmem0_ARVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top/m_axi_gmem0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Port 'top/m_axi_gmem0_ARREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/m_axi_gmem0_ARADDR' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top/m_axi_gmem0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Port 'top/m_axi_gmem0_ARID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top/m_axi_gmem0_ARID' to 0.
WARNING: [RTGEN 206-101] Port 'top/m_axi_gmem0_ARLEN' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top/m_axi_gmem0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Port 'top/m_axi_gmem0_ARSIZE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top/m_axi_gmem0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Port 'top/m_axi_gmem0_ARBURST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top/m_axi_gmem0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Port 'top/m_axi_gmem0_ARLOCK' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top/m_axi_gmem0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Port 'top/m_axi_gmem0_ARCACHE' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top/m_axi_gmem0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Port 'top/m_axi_gmem0_ARPROT' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top/m_axi_gmem0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Port 'top/m_axi_gmem0_ARQOS' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top/m_axi_gmem0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Port 'top/m_axi_gmem0_ARREGION' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top/m_axi_gmem0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Port 'top/m_axi_gmem0_ARUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top/m_axi_gmem0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Port 'top/m_axi_gmem0_RVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/m_axi_gmem0_RREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top/m_axi_gmem0_RREADY' to 0.
WARNING: [RTGEN 206-101] Port 'top/m_axi_gmem0_RDATA' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/m_axi_gmem0_RLAST' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/m_axi_gmem0_RID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/m_axi_gmem0_RUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/m_axi_gmem0_RRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/m_axi_gmem0_BVALID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/m_axi_gmem0_BREADY' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Setting dangling out port 'top/m_axi_gmem0_BREADY' to 0.
WARNING: [RTGEN 206-101] Port 'top/m_axi_gmem0_BRESP' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/m_axi_gmem0_BID' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
WARNING: [RTGEN 206-101] Port 'top/m_axi_gmem0_BUSER' has no fanin or fanout and is left dangling.
               Please use C simulation to confirm this function argument can be read from or written to.
INFO: [RTGEN 206-100] Generating core module 'mux_32_20_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'top'.
Command         create_rtl_model done; 0.26 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 471.684 MB.
Execute         source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         gen_rtl top -istop -style xilinx -f -lang vhdl -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/syn/vhdl/top 
Execute         gen_rtl top -istop -style xilinx -f -lang vlog -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/syn/verilog/top 
Execute         syn_report -csynth -model top -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/syn/report/top_csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         syn_report -rtlxml -model top -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/syn/report/top_csynth.xml 
Execute           get_solution -flow_target
Execute             get_solution -flow_target 
Execute         syn_report -verbosereport -model top -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top.verbose.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Command         syn_report done; 0.23 sec.
Execute         db_write -model top -f -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top.adb 
Execute         db_write -model top -bindview -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info top -p /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top 
Execute         export_constraint_db -f -tool general -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top.constraint.tcl 
Execute         syn_report -designview -model top -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top.design.xml 
Command         syn_report done; 0.44 sec.
Execute         syn_report -csynthDesign -model top -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/syn/report/csynth.rpt 
Execute           AP::get_flow_target_display_name
Execute             get_solution -flow_target 
Execute         get_config_rtl -disable_wave_debug 
Execute         syn_report -wcfg -model top -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model top -o /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top.protoinst 
Execute         get_config_debug -directory 
Execute         sc_get_clocks top 
Execute         get_config_export -vivado_clock 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -module_auto_prefix 
Execute         sc_get_portdomain top 
INFO-FLOW: Model list for RTL component generation: top_Pipeline_Loop_children top_Pipeline_VITIS_LOOP_154_1 subT1_lev_stage.4 subT1_lev_stage.3 subT1_lev_stage.2 subT1_lev_stage.1 subT1_lev_stage subT1_pipl top_Pipeline_VITIS_LOOP_199_1 top
INFO-FLOW: Handling components in module [top_Pipeline_Loop_children] ... 
Execute         source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top_Pipeline_Loop_children.compgen.tcl 
INFO-FLOW: Found component top_mux_32_20_1_1.
INFO-FLOW: Append model top_mux_32_20_1_1
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top_Pipeline_VITIS_LOOP_154_1] ... 
Execute         source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top_Pipeline_VITIS_LOOP_154_1.compgen.tcl 
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [subT1_lev_stage_4] ... 
Execute         source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/subT1_lev_stage_4.compgen.tcl 
INFO-FLOW: Handling components in module [subT1_lev_stage_3] ... 
Execute         source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/subT1_lev_stage_3.compgen.tcl 
INFO-FLOW: Handling components in module [subT1_lev_stage_2] ... 
Execute         source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/subT1_lev_stage_2.compgen.tcl 
INFO-FLOW: Found component top_subT1_lev_stage_2_lev3_numc_V_RAM_1P_URAM_1R1W.
INFO-FLOW: Append model top_subT1_lev_stage_2_lev3_numc_V_RAM_1P_URAM_1R1W
INFO-FLOW: Found component top_subT1_lev_stage_2_lev3_ucta_V_RAM_1P_URAM_1R1W.
INFO-FLOW: Append model top_subT1_lev_stage_2_lev3_ucta_V_RAM_1P_URAM_1R1W
INFO-FLOW: Handling components in module [subT1_lev_stage_1] ... 
Execute         source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/subT1_lev_stage_1.compgen.tcl 
INFO-FLOW: Found component top_subT1_lev_stage_1_lev4_numc_V_RAM_1P_URAM_1R1W.
INFO-FLOW: Append model top_subT1_lev_stage_1_lev4_numc_V_RAM_1P_URAM_1R1W
INFO-FLOW: Found component top_subT1_lev_stage_1_lev4_ucta_V_RAM_1P_URAM_1R1W.
INFO-FLOW: Append model top_subT1_lev_stage_1_lev4_ucta_V_RAM_1P_URAM_1R1W
INFO-FLOW: Handling components in module [subT1_lev_stage] ... 
Execute         source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/subT1_lev_stage.compgen.tcl 
INFO-FLOW: Found component top_subT1_lev_stage_lev5_numc_V_RAM_1P_URAM_1R1W.
INFO-FLOW: Append model top_subT1_lev_stage_lev5_numc_V_RAM_1P_URAM_1R1W
INFO-FLOW: Found component top_subT1_lev_stage_lev5_ucta_V_RAM_1P_URAM_1R1W.
INFO-FLOW: Append model top_subT1_lev_stage_lev5_ucta_V_RAM_1P_URAM_1R1W
INFO-FLOW: Handling components in module [subT1_pipl] ... 
Execute         source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/subT1_pipl.compgen.tcl 
INFO-FLOW: Found component top_mux_532_32_1_1.
INFO-FLOW: Append model top_mux_532_32_1_1
INFO-FLOW: Found component top_subT1_pipl_subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupbkb.
INFO-FLOW: Append model top_subT1_pipl_subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupbkb
INFO-FLOW: Found component top_subT1_pipl_subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupcud.
INFO-FLOW: Append model top_subT1_pipl_subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupcud
INFO-FLOW: Found component top_fifo_w1_d1_S.
INFO-FLOW: Append model top_fifo_w1_d1_S
INFO-FLOW: Found component top_fifo_w1_d1_S.
INFO-FLOW: Append model top_fifo_w1_d1_S
INFO-FLOW: Found component top_fifo_w1_d1_S.
INFO-FLOW: Append model top_fifo_w1_d1_S
INFO-FLOW: Found component top_fifo_w1_d1_S.
INFO-FLOW: Append model top_fifo_w1_d1_S
INFO-FLOW: Found component top_fifo_w1_d1_S.
INFO-FLOW: Append model top_fifo_w1_d1_S
INFO-FLOW: Found component top_fifo_w1_d1_S.
INFO-FLOW: Append model top_fifo_w1_d1_S
INFO-FLOW: Found component top_fifo_w64_d1_S.
INFO-FLOW: Append model top_fifo_w64_d1_S
INFO-FLOW: Found component top_fifo_w64_d1_S.
INFO-FLOW: Append model top_fifo_w64_d1_S
INFO-FLOW: Found component top_fifo_w64_d1_S.
INFO-FLOW: Append model top_fifo_w64_d1_S
INFO-FLOW: Found component top_fifo_w64_d1_S.
INFO-FLOW: Append model top_fifo_w64_d1_S
INFO-FLOW: Found component top_fifo_w64_d1_S.
INFO-FLOW: Append model top_fifo_w64_d1_S
INFO-FLOW: Found component top_fifo_w64_d1_S.
INFO-FLOW: Append model top_fifo_w64_d1_S
INFO-FLOW: Found component top_fifo_w64_d1_S.
INFO-FLOW: Append model top_fifo_w64_d1_S
INFO-FLOW: Found component top_fifo_w64_d1_S.
INFO-FLOW: Append model top_fifo_w64_d1_S
INFO-FLOW: Found component top_fifo_w64_d1_S.
INFO-FLOW: Append model top_fifo_w64_d1_S
INFO-FLOW: Found component top_fifo_w64_d1_S.
INFO-FLOW: Append model top_fifo_w64_d1_S
INFO-FLOW: Found component top_fifo_w64_d1_S.
INFO-FLOW: Append model top_fifo_w64_d1_S
INFO-FLOW: Found component top_fifo_w64_d1_S.
INFO-FLOW: Append model top_fifo_w64_d1_S
INFO-FLOW: Handling components in module [top_Pipeline_VITIS_LOOP_199_1] ... 
Execute         source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top_Pipeline_VITIS_LOOP_199_1.compgen.tcl 
INFO-FLOW: Found component top_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [top] ... 
Execute         source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top.compgen.tcl 
INFO-FLOW: Found component top_fifo_w3_d1_S.
INFO-FLOW: Append model top_fifo_w3_d1_S
INFO-FLOW: Found component top_fifo_w52_d1_S.
INFO-FLOW: Append model top_fifo_w52_d1_S
INFO-FLOW: Found component top_fifo_w52_d32_S.
INFO-FLOW: Append model top_fifo_w52_d32_S
INFO-FLOW: Found component top_fifo_w52_d32_S.
INFO-FLOW: Append model top_fifo_w52_d32_S
INFO-FLOW: Found component top_fifo_w52_d32_S.
INFO-FLOW: Append model top_fifo_w52_d32_S
INFO-FLOW: Found component top_fifo_w1_d1_S_x.
INFO-FLOW: Append model top_fifo_w1_d1_S_x
INFO-FLOW: Found component top_fifo_w1_d1_S_x.
INFO-FLOW: Append model top_fifo_w1_d1_S_x
INFO-FLOW: Found component top_fifo_w1_d1_S_x.
INFO-FLOW: Append model top_fifo_w1_d1_S_x
INFO-FLOW: Found component top_fifo_w128_d32_S.
INFO-FLOW: Append model top_fifo_w128_d32_S
INFO-FLOW: Found component top_fifo_w128_d32_S.
INFO-FLOW: Append model top_fifo_w128_d32_S
INFO-FLOW: Found component top_fifo_w128_d32_S.
INFO-FLOW: Append model top_fifo_w128_d32_S
INFO-FLOW: Found component top_control_s_axi.
INFO-FLOW: Append model top_control_s_axi
INFO-FLOW: Found component top_regslice_both.
INFO-FLOW: Append model top_regslice_both
INFO-FLOW: Found component top_regslice_both.
INFO-FLOW: Append model top_regslice_both
INFO-FLOW: Found component top_regslice_both.
INFO-FLOW: Append model top_regslice_both
INFO-FLOW: Found component top_regslice_both.
INFO-FLOW: Append model top_regslice_both
INFO-FLOW: Found component top_regslice_both.
INFO-FLOW: Append model top_regslice_both
INFO-FLOW: Found component top_regslice_both.
INFO-FLOW: Append model top_regslice_both
INFO-FLOW: Found component top_regslice_both.
INFO-FLOW: Append model top_regslice_both
INFO-FLOW: Append model top_Pipeline_Loop_children
INFO-FLOW: Append model top_Pipeline_VITIS_LOOP_154_1
INFO-FLOW: Append model subT1_lev_stage_4
INFO-FLOW: Append model subT1_lev_stage_3
INFO-FLOW: Append model subT1_lev_stage_2
INFO-FLOW: Append model subT1_lev_stage_1
INFO-FLOW: Append model subT1_lev_stage
INFO-FLOW: Append model subT1_pipl
INFO-FLOW: Append model top_Pipeline_VITIS_LOOP_199_1
INFO-FLOW: Append model top
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: top_mux_32_20_1_1 top_flow_control_loop_pipe_sequential_init top_flow_control_loop_pipe_sequential_init top_subT1_lev_stage_2_lev3_numc_V_RAM_1P_URAM_1R1W top_subT1_lev_stage_2_lev3_ucta_V_RAM_1P_URAM_1R1W top_subT1_lev_stage_1_lev4_numc_V_RAM_1P_URAM_1R1W top_subT1_lev_stage_1_lev4_ucta_V_RAM_1P_URAM_1R1W top_subT1_lev_stage_lev5_numc_V_RAM_1P_URAM_1R1W top_subT1_lev_stage_lev5_ucta_V_RAM_1P_URAM_1R1W top_mux_532_32_1_1 top_subT1_pipl_subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupbkb top_subT1_pipl_subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupcud top_fifo_w1_d1_S top_fifo_w1_d1_S top_fifo_w1_d1_S top_fifo_w1_d1_S top_fifo_w1_d1_S top_fifo_w1_d1_S top_fifo_w64_d1_S top_fifo_w64_d1_S top_fifo_w64_d1_S top_fifo_w64_d1_S top_fifo_w64_d1_S top_fifo_w64_d1_S top_fifo_w64_d1_S top_fifo_w64_d1_S top_fifo_w64_d1_S top_fifo_w64_d1_S top_fifo_w64_d1_S top_fifo_w64_d1_S top_flow_control_loop_pipe_sequential_init top_fifo_w3_d1_S top_fifo_w52_d1_S top_fifo_w52_d32_S top_fifo_w52_d32_S top_fifo_w52_d32_S top_fifo_w1_d1_S_x top_fifo_w1_d1_S_x top_fifo_w1_d1_S_x top_fifo_w128_d32_S top_fifo_w128_d32_S top_fifo_w128_d32_S top_control_s_axi top_regslice_both top_regslice_both top_regslice_both top_regslice_both top_regslice_both top_regslice_both top_regslice_both top_Pipeline_Loop_children top_Pipeline_VITIS_LOOP_154_1 subT1_lev_stage_4 subT1_lev_stage_3 subT1_lev_stage_2 subT1_lev_stage_1 subT1_lev_stage subT1_pipl top_Pipeline_VITIS_LOOP_199_1 top
INFO-FLOW: Generating /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model top_mux_32_20_1_1
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_subT1_lev_stage_2_lev3_numc_V_RAM_1P_URAM_1R1W
INFO-FLOW: To file: write model top_subT1_lev_stage_2_lev3_ucta_V_RAM_1P_URAM_1R1W
INFO-FLOW: To file: write model top_subT1_lev_stage_1_lev4_numc_V_RAM_1P_URAM_1R1W
INFO-FLOW: To file: write model top_subT1_lev_stage_1_lev4_ucta_V_RAM_1P_URAM_1R1W
INFO-FLOW: To file: write model top_subT1_lev_stage_lev5_numc_V_RAM_1P_URAM_1R1W
INFO-FLOW: To file: write model top_subT1_lev_stage_lev5_ucta_V_RAM_1P_URAM_1R1W
INFO-FLOW: To file: write model top_mux_532_32_1_1
INFO-FLOW: To file: write model top_subT1_pipl_subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupbkb
INFO-FLOW: To file: write model top_subT1_pipl_subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupcud
INFO-FLOW: To file: write model top_fifo_w1_d1_S
INFO-FLOW: To file: write model top_fifo_w1_d1_S
INFO-FLOW: To file: write model top_fifo_w1_d1_S
INFO-FLOW: To file: write model top_fifo_w1_d1_S
INFO-FLOW: To file: write model top_fifo_w1_d1_S
INFO-FLOW: To file: write model top_fifo_w1_d1_S
INFO-FLOW: To file: write model top_fifo_w64_d1_S
INFO-FLOW: To file: write model top_fifo_w64_d1_S
INFO-FLOW: To file: write model top_fifo_w64_d1_S
INFO-FLOW: To file: write model top_fifo_w64_d1_S
INFO-FLOW: To file: write model top_fifo_w64_d1_S
INFO-FLOW: To file: write model top_fifo_w64_d1_S
INFO-FLOW: To file: write model top_fifo_w64_d1_S
INFO-FLOW: To file: write model top_fifo_w64_d1_S
INFO-FLOW: To file: write model top_fifo_w64_d1_S
INFO-FLOW: To file: write model top_fifo_w64_d1_S
INFO-FLOW: To file: write model top_fifo_w64_d1_S
INFO-FLOW: To file: write model top_fifo_w64_d1_S
INFO-FLOW: To file: write model top_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model top_fifo_w3_d1_S
INFO-FLOW: To file: write model top_fifo_w52_d1_S
INFO-FLOW: To file: write model top_fifo_w52_d32_S
INFO-FLOW: To file: write model top_fifo_w52_d32_S
INFO-FLOW: To file: write model top_fifo_w52_d32_S
INFO-FLOW: To file: write model top_fifo_w1_d1_S_x
INFO-FLOW: To file: write model top_fifo_w1_d1_S_x
INFO-FLOW: To file: write model top_fifo_w1_d1_S_x
INFO-FLOW: To file: write model top_fifo_w128_d32_S
INFO-FLOW: To file: write model top_fifo_w128_d32_S
INFO-FLOW: To file: write model top_fifo_w128_d32_S
INFO-FLOW: To file: write model top_control_s_axi
INFO-FLOW: To file: write model top_regslice_both
INFO-FLOW: To file: write model top_regslice_both
INFO-FLOW: To file: write model top_regslice_both
INFO-FLOW: To file: write model top_regslice_both
INFO-FLOW: To file: write model top_regslice_both
INFO-FLOW: To file: write model top_regslice_both
INFO-FLOW: To file: write model top_regslice_both
INFO-FLOW: To file: write model top_Pipeline_Loop_children
INFO-FLOW: To file: write model top_Pipeline_VITIS_LOOP_154_1
INFO-FLOW: To file: write model subT1_lev_stage_4
INFO-FLOW: To file: write model subT1_lev_stage_3
INFO-FLOW: To file: write model subT1_lev_stage_2
INFO-FLOW: To file: write model subT1_lev_stage_1
INFO-FLOW: To file: write model subT1_lev_stage
INFO-FLOW: To file: write model subT1_pipl
INFO-FLOW: To file: write model top_Pipeline_VITIS_LOOP_199_1
INFO-FLOW: To file: write model top
INFO-FLOW: Generating /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
Execute         get_top 
Execute         get_config_export -ipname 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/global.setting.tcl
Execute         source /media/myuan/working/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute           source /media/myuan/working/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source /media/myuan/working/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute         source /media/myuan/working/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute         source /media/myuan/working/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute         source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/global.setting.tcl 
Execute         source /media/myuan/working/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute           source /media/myuan/working/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute           source /media/myuan/working/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute           source /media/myuan/working/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source /media/myuan/working/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute             source /media/myuan/working/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute           source /media/myuan/working/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source /media/myuan/working/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source /media/myuan/working/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute           source /media/myuan/working/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source /media/myuan/working/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute           source /media/myuan/working/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute           source /media/myuan/working/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=3.333 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/vhdl' dstVlogDir='/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/vlog' tclDir='/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db' modelList='top_mux_32_20_1_1
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_subT1_lev_stage_2_lev3_numc_V_RAM_1P_URAM_1R1W
top_subT1_lev_stage_2_lev3_ucta_V_RAM_1P_URAM_1R1W
top_subT1_lev_stage_1_lev4_numc_V_RAM_1P_URAM_1R1W
top_subT1_lev_stage_1_lev4_ucta_V_RAM_1P_URAM_1R1W
top_subT1_lev_stage_lev5_numc_V_RAM_1P_URAM_1R1W
top_subT1_lev_stage_lev5_ucta_V_RAM_1P_URAM_1R1W
top_mux_532_32_1_1
top_subT1_pipl_subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupbkb
top_subT1_pipl_subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupcud
top_fifo_w1_d1_S
top_fifo_w1_d1_S
top_fifo_w1_d1_S
top_fifo_w1_d1_S
top_fifo_w1_d1_S
top_fifo_w1_d1_S
top_fifo_w64_d1_S
top_fifo_w64_d1_S
top_fifo_w64_d1_S
top_fifo_w64_d1_S
top_fifo_w64_d1_S
top_fifo_w64_d1_S
top_fifo_w64_d1_S
top_fifo_w64_d1_S
top_fifo_w64_d1_S
top_fifo_w64_d1_S
top_fifo_w64_d1_S
top_fifo_w64_d1_S
top_flow_control_loop_pipe_sequential_init
top_fifo_w3_d1_S
top_fifo_w52_d1_S
top_fifo_w52_d32_S
top_fifo_w52_d32_S
top_fifo_w52_d32_S
top_fifo_w1_d1_S_x
top_fifo_w1_d1_S_x
top_fifo_w1_d1_S_x
top_fifo_w128_d32_S
top_fifo_w128_d32_S
top_fifo_w128_d32_S
top_control_s_axi
top_regslice_both
top_regslice_both
top_regslice_both
top_regslice_both
top_regslice_both
top_regslice_both
top_regslice_both
top_Pipeline_Loop_children
top_Pipeline_VITIS_LOOP_154_1
subT1_lev_stage_4
subT1_lev_stage_3
subT1_lev_stage_2
subT1_lev_stage_1
subT1_lev_stage
subT1_pipl
top_Pipeline_VITIS_LOOP_199_1
top
' expOnly='0'
Execute         source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top_Pipeline_Loop_children.compgen.tcl 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top_Pipeline_VITIS_LOOP_154_1.compgen.tcl 
Execute         source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/subT1_lev_stage_4.compgen.tcl 
Execute         source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/subT1_lev_stage_3.compgen.tcl 
Execute         source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/subT1_lev_stage_2.compgen.tcl 
WARNING: [RTMG 210-274] Memory 'top_subT1_lev_stage_2_lev3_numc_V_RAM_1P_URAM_1R1W' is read-only, switch it to a ROM.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'top_subT1_lev_stage_2_lev3_numc_V_RAM_1P_URAM_1R1W' using ultra ROMs.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Command         ap_source done; 0.16 sec.
Execute         source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/subT1_lev_stage_1.compgen.tcl 
WARNING: [RTMG 210-274] Memory 'top_subT1_lev_stage_1_lev4_numc_V_RAM_1P_URAM_1R1W' is read-only, switch it to a ROM.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'top_subT1_lev_stage_1_lev4_numc_V_RAM_1P_URAM_1R1W' using ultra ROMs.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Command         ap_source done; 0.16 sec.
Execute         source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/subT1_lev_stage.compgen.tcl 
WARNING: [RTMG 210-274] Memory 'top_subT1_lev_stage_lev5_numc_V_RAM_1P_URAM_1R1W' is read-only, switch it to a ROM.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-279] Implementing memory 'top_subT1_lev_stage_lev5_numc_V_RAM_1P_URAM_1R1W' using ultra ROMs.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Command         ap_source done; 0.16 sec.
Execute         source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/subT1_pipl.compgen.tcl 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'top_subT1_pipl_subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupbkb_ram (RAM)' using auto RAMs with power-on initialization.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-278] Implementing memory 'top_subT1_pipl_subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupcud_ram (RAM)' using auto RAMs with power-on initialization.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Command         ap_source done; 0.85 sec.
Execute         source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top_Pipeline_VITIS_LOOP_199_1.compgen.tcl 
Execute         source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top.compgen.tcl 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'IDRpipe1_U(top_fifo_w52_d32_S)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'IDRpipe2_U(top_fifo_w52_d32_S)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'IDRpipe3_U(top_fifo_w52_d32_S)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'OutTuppipe1_U(top_fifo_w128_d32_S)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'OutTuppipe2_U(top_fifo_w128_d32_S)' using Shift Registers.
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute           ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO: [RTMG 210-285] Implementing FIFO 'OutTuppipe3_U(top_fifo_w128_d32_S)' using Shift Registers.
Execute           source ./control.slave.tcl 
Command         ap_source done; 0.49 sec.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 2.84 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.88 seconds; current allocated memory: 477.070 MB.
INFO-FLOW: DBG:PROC: ::AP::create_csynth_xml bind_adapter_nodes_var='bind_adapter_nodes' bind_report_dict_var='bind_report_dict' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: Done: create_csynth_xml bind info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
Execute         get_config_op mul -impl 
Execute         get_config_op mul -latency 
Execute         get_config_op mul -precision 
Execute         get_config_op add -impl 
Execute         get_config_op add -latency 
Execute         get_config_op add -precision 
Execute         get_config_op sub -impl 
Execute         get_config_op sub -latency 
Execute         get_config_op sub -precision 
Execute         get_config_op fadd -impl 
Execute         get_config_op fadd -latency 
Execute         get_config_op fadd -precision 
Execute         get_config_op fsub -impl 
Execute         get_config_op fsub -latency 
Execute         get_config_op fsub -precision 
Execute         get_config_op fdiv -impl 
Execute         get_config_op fdiv -latency 
Execute         get_config_op fdiv -precision 
Execute         get_config_op fexp -impl 
Execute         get_config_op fexp -latency 
Execute         get_config_op fexp -precision 
Execute         get_config_op flog -impl 
Execute         get_config_op flog -latency 
Execute         get_config_op flog -precision 
Execute         get_config_op fmul -impl 
Execute         get_config_op fmul -latency 
Execute         get_config_op fmul -precision 
Execute         get_config_op frsqrt -impl 
Execute         get_config_op frsqrt -latency 
Execute         get_config_op frsqrt -precision 
Execute         get_config_op frecip -impl 
Execute         get_config_op frecip -latency 
Execute         get_config_op frecip -precision 
Execute         get_config_op fsqrt -impl 
Execute         get_config_op fsqrt -latency 
Execute         get_config_op fsqrt -precision 
Execute         get_config_op dadd -impl 
Execute         get_config_op dadd -latency 
Execute         get_config_op dadd -precision 
Execute         get_config_op dsub -impl 
Execute         get_config_op dsub -latency 
Execute         get_config_op dsub -precision 
Execute         get_config_op ddiv -impl 
Execute         get_config_op ddiv -latency 
Execute         get_config_op ddiv -precision 
Execute         get_config_op dexp -impl 
Execute         get_config_op dexp -latency 
Execute         get_config_op dexp -precision 
Execute         get_config_op dlog -impl 
Execute         get_config_op dlog -latency 
Execute         get_config_op dlog -precision 
Execute         get_config_op dmul -impl 
Execute         get_config_op dmul -latency 
Execute         get_config_op dmul -precision 
Execute         get_config_op drsqrt -impl 
Execute         get_config_op drsqrt -latency 
Execute         get_config_op drsqrt -precision 
Execute         get_config_op drecip -impl 
Execute         get_config_op drecip -latency 
Execute         get_config_op drecip -precision 
Execute         get_config_op dsqrt -impl 
Execute         get_config_op dsqrt -latency 
Execute         get_config_op dsqrt -precision 
Execute         get_config_op hadd -impl 
Execute         get_config_op hadd -latency 
Execute         get_config_op hadd -precision 
Execute         get_config_op hsub -impl 
Execute         get_config_op hsub -latency 
Execute         get_config_op hsub -precision 
Execute         get_config_op hdiv -impl 
Execute         get_config_op hdiv -latency 
Execute         get_config_op hdiv -precision 
Execute         get_config_op hmul -impl 
Execute         get_config_op hmul -latency 
Execute         get_config_op hmul -precision 
Execute         get_config_op hsqrt -impl 
Execute         get_config_op hsqrt -latency 
Execute         get_config_op hsqrt -precision 
Execute         get_config_op facc -impl 
Execute         get_config_op facc -latency 
Execute         get_config_op facc -precision 
Execute         get_config_op fmacc -impl 
Execute         get_config_op fmacc -latency 
Execute         get_config_op fmacc -precision 
Execute         get_config_op fmadd -impl 
Execute         get_config_op fmadd -latency 
Execute         get_config_op fmadd -precision 
Execute         get_config_storage fifo -auto_srl_max_bits 
Execute         get_config_storage fifo -auto_srl_max_depth 
Execute         get_config_storage fifo -impl 
Execute         get_solution -flow_target 
Execute         get_config_array_partition -complete_threshold 
Execute         get_config_array_partition -throughput_driven 
Execute         get_config_compile -enable_auto_rewind 
Execute         get_config_compile -name_max_length 
Execute         get_config_compile -no_signed_zeros 
Execute         get_config_compile -pipeline_loops 
Execute         get_config_compile -pipeline_style 
Execute         get_config_compile -pragma_strict_mode 
Execute         get_config_compile -pre_tcl 
Execute         get_config_compile -unsafe_math_optimizations 
Execute         get_config_dataflow -default_channel 
Execute         get_config_dataflow -disable_fifo_sizing_opt 
Execute         get_config_dataflow -fifo_depth 
Execute         get_config_dataflow -override_user_fifo_depth 
Execute         get_config_dataflow -scalar_fifo_depth 
Execute         get_config_dataflow -start_fifo_depth 
Execute         get_config_dataflow -strict_mode 
Execute         get_config_dataflow -strict_stable_sync 
Execute         get_config_dataflow -task_level_fifo_depth 
Execute         get_config_debug -directory 
Execute         get_config_debug -enable 
Execute         get_config_export -deadlock_detection 
Execute         get_config_export -description 
Execute         get_config_export -display_name 
Execute         get_config_export -format 
Execute         get_config_export -ip_xdc_file 
Execute         get_config_export -ip_xdc_ooc_file 
Execute         get_config_export -ipname 
Execute         get_config_export -library 
Execute         get_config_export -output 
Execute         get_config_export -rtl 
Execute         get_config_export -taxonomy 
Execute         get_config_export -vendor 
Execute         get_config_export -version 
Execute         get_config_export -vivado_clock 
Execute         get_config_export -vivado_impl_strategy 
Execute         get_config_export -vivado_max_timing_paths 
Execute         get_config_export -vivado_optimization_level 
Execute         get_config_export -vivado_pblock 
Execute         get_config_export -vivado_phys_opt 
Execute         get_config_export -vivado_report_level 
Execute         get_config_export -vivado_synth_design_args 
Execute         get_config_export -vivado_synth_strategy 
Execute         get_config_interface -clock_enable 
Execute         get_config_interface -default_slave_interface 
Execute         get_config_interface -m_axi_addr64 
Execute         get_config_interface -m_axi_alignment_byte_size 
Execute         get_config_interface -m_axi_auto_max_ports 
Execute         get_config_interface -m_axi_buffer_impl 
Execute         get_config_interface -m_axi_conservative_mode 
Execute         get_config_interface -m_axi_flush_mode 
Execute         get_config_interface -m_axi_latency 
Execute         get_config_interface -m_axi_max_bitwidth 
Execute         get_config_interface -m_axi_max_read_burst_length 
Execute         get_config_interface -m_axi_max_widen_bitwidth 
Execute         get_config_interface -m_axi_max_write_burst_length 
Execute         get_config_interface -m_axi_min_bitwidth 
Execute         get_config_interface -m_axi_num_read_outstanding 
Execute         get_config_interface -m_axi_num_write_outstanding 
Execute         get_config_interface -m_axi_offset 
Execute         get_config_interface -register_io 
Execute         get_config_interface -s_axilite_data64 
Execute         get_config_interface -s_axilite_mailbox 
Execute         get_config_interface -s_axilite_status_regs 
Execute         get_config_interface -s_axilite_sw_reset 
Execute         get_config_rtl -header 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -module_auto_prefix 
Execute         get_config_rtl -module_prefix 
Execute         get_config_rtl -mult_keep_attribute 
Execute         get_config_rtl -register_all_io 
Execute         get_config_rtl -register_reset_num 
Execute         get_config_rtl -reset 
Execute         get_config_rtl -reset_async 
Execute         get_config_rtl -reset_level 
Execute         get_config_schedule -enable_dsp_full_reg 
Execute         get_config_unroll -tripcount_threshold 
INFO-FLOW: Done: create_csynth_xml config info time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:       create_csynth_xml wrote csynth_xml=/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='top_mux_32_20_1_1
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_subT1_lev_stage_2_lev3_numc_V_RAM_1P_URAM_1R1W
top_subT1_lev_stage_2_lev3_ucta_V_RAM_1P_URAM_1R1W
top_subT1_lev_stage_1_lev4_numc_V_RAM_1P_URAM_1R1W
top_subT1_lev_stage_1_lev4_ucta_V_RAM_1P_URAM_1R1W
top_subT1_lev_stage_lev5_numc_V_RAM_1P_URAM_1R1W
top_subT1_lev_stage_lev5_ucta_V_RAM_1P_URAM_1R1W
top_mux_532_32_1_1
top_subT1_pipl_subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupbkb
top_subT1_pipl_subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupcud
top_fifo_w1_d1_S
top_fifo_w1_d1_S
top_fifo_w1_d1_S
top_fifo_w1_d1_S
top_fifo_w1_d1_S
top_fifo_w1_d1_S
top_fifo_w64_d1_S
top_fifo_w64_d1_S
top_fifo_w64_d1_S
top_fifo_w64_d1_S
top_fifo_w64_d1_S
top_fifo_w64_d1_S
top_fifo_w64_d1_S
top_fifo_w64_d1_S
top_fifo_w64_d1_S
top_fifo_w64_d1_S
top_fifo_w64_d1_S
top_fifo_w64_d1_S
top_flow_control_loop_pipe_sequential_init
top_fifo_w3_d1_S
top_fifo_w52_d1_S
top_fifo_w52_d32_S
top_fifo_w52_d32_S
top_fifo_w52_d32_S
top_fifo_w1_d1_S_x
top_fifo_w1_d1_S_x
top_fifo_w1_d1_S_x
top_fifo_w128_d32_S
top_fifo_w128_d32_S
top_fifo_w128_d32_S
top_control_s_axi
top_regslice_both
top_regslice_both
top_regslice_both
top_regslice_both
top_regslice_both
top_regslice_both
top_regslice_both
top_Pipeline_Loop_children
top_Pipeline_VITIS_LOOP_154_1
subT1_lev_stage_4
subT1_lev_stage_3
subT1_lev_stage_2
subT1_lev_stage_1
subT1_lev_stage
subT1_pipl
top_Pipeline_VITIS_LOOP_199_1
top
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/global.setting.tcl 
Execute         source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/global.setting.tcl 
Execute         get_solution -flow_target 
Execute         source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top-io-be.tcl 
Execute         source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top.tbgen.tcl 
Execute         source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top.compgen.dataonly.tcl 
Execute         source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top.compgen.dataonly.tcl 
Execute         source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top.tbgen.tcl 
Execute         source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute         source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top.compgen.dataonly.tcl 
Execute         get_config_export -format 
Execute         get_config_export -output 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top_Pipeline_Loop_children.tbgen.tcl 
Execute         source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top_Pipeline_VITIS_LOOP_154_1.tbgen.tcl 
Execute         source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/subT1_lev_stage_4.tbgen.tcl 
Execute         source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/subT1_lev_stage_3.tbgen.tcl 
Execute         source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/subT1_lev_stage_2.tbgen.tcl 
Execute         source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/subT1_lev_stage_1.tbgen.tcl 
Execute         source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/subT1_lev_stage.tbgen.tcl 
Execute         source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/subT1_pipl.tbgen.tcl 
Execute         source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top_Pipeline_VITIS_LOOP_199_1.tbgen.tcl 
Execute         source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top.tbgen.tcl 
Execute         source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute         ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute         get_solution -flow_target 
Execute         get_config_rtl -kernel_profile 
Execute         get_config_rtl -kernel_profile 
Execute         source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top.constraint.tcl 
Execute         sc_get_clocks top 
Execute         source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/global.setting.tcl 
Execute         get_config_export -ip_xdc_file 
Execute         get_config_export -ip_xdc_ooc_file 
Execute         get_config_debug -directory 
INFO-FLOW: DBG:PROC: ::AP::add_csynth_report_sections bind_adapter_nodes='{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME control_s_axi_U SOURCE {} VARIABLE {} MODULE top LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0}' bind_report_dict='TOP top DATA {top {DEPTH 1 CHILDREN {top_Pipeline_Loop_children top_Pipeline_VITIS_LOOP_154_1 subT1_pipl top_Pipeline_VITIS_LOOP_199_1} BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME xbarpipe_fifo_U SOURCE /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:43 VARIABLE xbarpipe LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME xbarIDRpipe_fifo_U SOURCE {} VARIABLE xbarIDRpipe LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME IDRpipe1_fifo_U SOURCE {} VARIABLE IDRpipe1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME IDRpipe2_fifo_U SOURCE {} VARIABLE IDRpipe2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME IDRpipe3_fifo_U SOURCE {} VARIABLE IDRpipe3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME Wsigpipe1_fifo_U SOURCE /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:63 VARIABLE Wsigpipe1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME Wsigpipe2_fifo_U SOURCE /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:66 VARIABLE Wsigpipe2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME Wsigpipe3_fifo_U SOURCE /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:69 VARIABLE Wsigpipe3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME OutTuppipe1_fifo_U SOURCE {} VARIABLE OutTuppipe1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME OutTuppipe2_fifo_U SOURCE {} VARIABLE OutTuppipe2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME OutTuppipe3_fifo_U SOURCE {} VARIABLE OutTuppipe3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln712_fu_408_p2 SOURCE /media/myuan/working/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:712 VARIABLE add_ln712 LOOP VITIS_LOOP_95_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 6}} top_Pipeline_Loop_children {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_fu_107_p2 SOURCE /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:112 VARIABLE add_ln112 LOOP Loop_children BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} top_Pipeline_VITIS_LOOP_154_1 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME cnt_8_fu_102_p2 SOURCE /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:157 VARIABLE cnt_8 LOOP VITIS_LOOP_154_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} subT1_pipl {DEPTH 2 CHILDREN {subT1_lev_stage_4 subT1_lev_stage_3 subT1_lev_stage_2 subT1_lev_stage_1 subT1_lev_stage} BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME lev_retpipe_fifo_U SOURCE /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:253 VARIABLE lev_retpipe LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME lev_retpipe_6_fifo_U SOURCE /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:253 VARIABLE lev_retpipe_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME lev_retpipe_7_fifo_U SOURCE /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:253 VARIABLE lev_retpipe_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME lev_retpipe_8_fifo_U SOURCE /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:253 VARIABLE lev_retpipe_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME lev_retpipe_9_fifo_U SOURCE /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:253 VARIABLE lev_retpipe_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME lev_retpipe_10_fifo_U SOURCE /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:253 VARIABLE lev_retpipe_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME childindexpipe_fifo_U SOURCE /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:257 VARIABLE childindexpipe LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME childindexpipe_6_fifo_U SOURCE /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:257 VARIABLE childindexpipe_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME childindexpipe_7_fifo_U SOURCE /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:257 VARIABLE childindexpipe_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME childindexpipe_8_fifo_U SOURCE /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:257 VARIABLE childindexpipe_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME childindexpipe_9_fifo_U SOURCE /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:257 VARIABLE childindexpipe_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME childindexpipe_10_fifo_U SOURCE /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:257 VARIABLE childindexpipe_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME IDRpipes_fifo_U SOURCE /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:270 VARIABLE IDRpipes LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME IDRpipes_6_fifo_U SOURCE /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:270 VARIABLE IDRpipes_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME IDRpipes_7_fifo_U SOURCE /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:270 VARIABLE IDRpipes_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME IDRpipes_8_fifo_U SOURCE /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:270 VARIABLE IDRpipes_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME IDRpipes_9_fifo_U SOURCE /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:270 VARIABLE IDRpipes_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA yes RTLNAME IDRpipes_10_fifo_U SOURCE /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:270 VARIABLE IDRpipes_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_U SOURCE {} VARIABLE subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_5_U SOURCE {} VARIABLE subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_1_U SOURCE {} VARIABLE subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_6_U SOURCE {} VARIABLE subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_2_U SOURCE {} VARIABLE subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_7_U SOURCE {} VARIABLE subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_3_U SOURCE {} VARIABLE subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_8_U SOURCE {} VARIABLE subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_4_U SOURCE {} VARIABLE subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_9_U SOURCE {} VARIABLE subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupleOut_0_int_memoizlevs_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}}} AREA {DSP 0 BRAM 0 URAM 6}} subT1_lev_stage_4 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_ln413_fu_189_p2 SOURCE /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:413 VARIABLE sub_ln413 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME newind_1_fu_195_p2 SOURCE /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:413 VARIABLE newind_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME newind_fu_209_p2 SOURCE /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:435 VARIABLE newind LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} subT1_lev_stage_3 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_ln413_fu_189_p2 SOURCE /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:413 VARIABLE sub_ln413 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME newind_4_fu_195_p2 SOURCE /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:413 VARIABLE newind_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME newind_fu_209_p2 SOURCE /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:435 VARIABLE newind LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}}} AREA {DSP 0 BRAM 0 URAM 0}} subT1_lev_stage_2 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln712_fu_257_p2 SOURCE /media/myuan/working/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:712 VARIABLE sub_ln712 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln712_1_fu_277_p2 SOURCE /media/myuan/working/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:712 VARIABLE add_ln712_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln712_fu_287_p2 SOURCE /media/myuan/working/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:712 VARIABLE add_ln712 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_ln413_fu_299_p2 SOURCE /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:413 VARIABLE sub_ln413 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME newind_7_fu_311_p2 SOURCE /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:413 VARIABLE newind_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_ln435_fu_325_p2 SOURCE /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:435 VARIABLE sub_ln435 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME newind_fu_333_p2 SOURCE /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:435 VARIABLE newind LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL uram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME lev3_numc_V_U SOURCE :0 VARIABLE lev3_numc_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL uram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME lev3_ucta_V_U SOURCE :0 VARIABLE lev3_ucta_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 DISPNAME {bind_storage ram_1p}}} AREA {DSP 0 BRAM 0 URAM 2}} subT1_lev_stage_1 {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln712_fu_257_p2 SOURCE /media/myuan/working/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:712 VARIABLE sub_ln712 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln712_2_fu_277_p2 SOURCE /media/myuan/working/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:712 VARIABLE add_ln712_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln712_fu_287_p2 SOURCE /media/myuan/working/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:712 VARIABLE add_ln712 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_ln413_fu_299_p2 SOURCE /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:413 VARIABLE sub_ln413 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME newind_10_fu_311_p2 SOURCE /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:413 VARIABLE newind_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_ln435_fu_325_p2 SOURCE /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:435 VARIABLE sub_ln435 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME newind_fu_333_p2 SOURCE /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:435 VARIABLE newind LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL uram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME lev4_numc_V_U SOURCE :0 VARIABLE lev4_numc_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL uram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME lev4_ucta_V_U SOURCE :0 VARIABLE lev4_ucta_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 DISPNAME {bind_storage ram_1p}}} AREA {DSP 0 BRAM 0 URAM 2}} subT1_lev_stage {DEPTH 3 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln712_fu_257_p2 SOURCE /media/myuan/working/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:712 VARIABLE sub_ln712 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln712_3_fu_277_p2 SOURCE /media/myuan/working/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:712 VARIABLE add_ln712_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln712_fu_287_p2 SOURCE /media/myuan/working/Vitis_HLS/2021.2/common/technology/autopilot/ap_fixed_base.h:712 VARIABLE add_ln712 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_ln413_fu_299_p2 SOURCE /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:413 VARIABLE sub_ln413 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME newind_13_fu_311_p2 SOURCE /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:413 VARIABLE newind_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sub_ln435_fu_325_p2 SOURCE /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:435 VARIABLE sub_ln435 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL tadder LATENCY 0 OPTYPE add PRAGMA {} RTLNAME newind_fu_333_p2 SOURCE /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:435 VARIABLE newind LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL uram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME lev5_numc_V_U SOURCE :0 VARIABLE lev5_numc_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL uram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME lev5_ucta_V_U SOURCE :0 VARIABLE lev5_ucta_V LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 1 DISPNAME {bind_storage ram_1p}}} AREA {DSP 0 BRAM 0 URAM 2}} top_Pipeline_VITIS_LOOP_199_1 {DEPTH 2 CHILDREN {} BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME cnt_2_fu_140_p2 SOURCE /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:201 VARIABLE cnt_2 LOOP VITIS_LOOP_199_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME cnt_4_fu_146_p2 SOURCE /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:212 VARIABLE cnt_4 LOOP VITIS_LOOP_199_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME cnt_6_fu_153_p2 SOURCE /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/ucteq.cpp:223 VARIABLE cnt_6 LOOP VITIS_LOOP_199_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}}}'
INFO-FLOW: DBG:PUTS:       update_csynth_reports json2reportxml
INFO-FLOW: Running: gen_csynth_pragma_report_xml
INFO-FLOW: Done: gen_csynth_pragma_report_xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:       update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:       update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0.86 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.87 seconds; current allocated memory: 483.492 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for top.
INFO: [VLOG 209-307] Generating Verilog RTL for top.
Execute         syn_report -model top -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 411.00 MHz
Command       autosyn done; 8.27 sec.
Command     csynth_design done; 18.46 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 17.91 seconds. CPU system time: 0.85 seconds. Elapsed time: 18.46 seconds; current allocated memory: -735.047 MB.
Execute     export_design 
INFO: [HLS 200-1510] Running: export_design 
Execute       get_config_export -clock_margin 
Execute       get_config_export -custom_script 
Execute       get_config_export -description 
Execute       get_config_export -display_name 
Execute       get_config_export -driver_input_dir 
Execute       get_config_export -format 
Execute       get_config_export -ipname 
Execute       get_config_export -library 
Execute       get_config_export -output 
Execute       get_config_export -qor_test 
Execute       get_config_export -rtl 
Execute       get_config_export -sim 
Execute       get_config_export -taxonomy 
Execute       get_config_export -use_ip 
Execute       get_config_export -use_netlist 
Execute       get_config_export -vendor 
Execute       get_config_export -version 
Execute       get_config_export -xo 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format xo -rtl verilog -ipname top
Execute       source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/global.setting.tcl 
Execute       get_config_export -vivado_clock 
Execute       get_top 
Execute       get_config_export -ipname 
Execute       get_solution -flow_target 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute       source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
Execute       source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute       get_config_export -xo 
Execute       get_config_export -format 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/global.setting.tcl
Execute       source /media/myuan/working/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute         source /media/myuan/working/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /media/myuan/working/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute       source /media/myuan/working/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /media/myuan/working/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/global.setting.tcl 
Execute       source /media/myuan/working/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /media/myuan/working/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /media/myuan/working/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /media/myuan/working/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /media/myuan/working/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /media/myuan/working/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /media/myuan/working/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /media/myuan/working/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /media/myuan/working/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /media/myuan/working/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /media/myuan/working/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /media/myuan/working/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source /media/myuan/working/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.11 sec.
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=top xml_exists=0
Execute       source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top.tbgen.tcl 
Execute       source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top.tbgen.tcl 
Execute       get_config_export -deadlock_detection 
Execute       get_config_export -deadlock_detection 
Execute       source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top.tbgen.tcl 
Execute       get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to top
Execute       get_solution -flow_target 
INFO-FLOW: DBG:PUTS:       kernel.xml check internal_kernel_xml(1)=/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/kernel.internal.xml top=top
INFO-FLOW: DBG:PUTS:       kernel.xml check proj_kernel_xml    (1)=/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/../../../kernel.xml
INFO-FLOW: DBG:PUTS:       copy internal kernel.xml to project: /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/../../../kernel.xml
INFO-FLOW: DBG:PUTS:       update_final_kernel_xml /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/../../../kernel.xml
Execute       get_config_debug -enable 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       get_config_interface -s_axilite_sw_reset 
Execute       get_config_interface -s_axilite_mailbox 
Execute       get_config_interface -s_axilite_auto_restart_counter 
Execute       get_config_export -deadlock_detection 
INFO-FLOW: DBG:PUTS: Updating /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/../../../kernel.xml with values: interrupt true debug true compileOptions {-g -I /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src} name top vlnv xilinx.com:hls:top:1.0 swReset false mailbox none countedAutoRestart 0 deadlockDetection none
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=11
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=true #modelList=60 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='true' modelList='top_mux_32_20_1_1
top_flow_control_loop_pipe_sequential_init
top_flow_control_loop_pipe_sequential_init
top_subT1_lev_stage_2_lev3_numc_V_RAM_1P_URAM_1R1W
top_subT1_lev_stage_2_lev3_ucta_V_RAM_1P_URAM_1R1W
top_subT1_lev_stage_1_lev4_numc_V_RAM_1P_URAM_1R1W
top_subT1_lev_stage_1_lev4_ucta_V_RAM_1P_URAM_1R1W
top_subT1_lev_stage_lev5_numc_V_RAM_1P_URAM_1R1W
top_subT1_lev_stage_lev5_ucta_V_RAM_1P_URAM_1R1W
top_mux_532_32_1_1
top_subT1_pipl_subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupbkb
top_subT1_pipl_subT1_pipl_stream_BpSel_inputObj_0_stream_ap_int_1_0_stream_SelTupcud
top_fifo_w1_d1_S
top_fifo_w1_d1_S
top_fifo_w1_d1_S
top_fifo_w1_d1_S
top_fifo_w1_d1_S
top_fifo_w1_d1_S
top_fifo_w64_d1_S
top_fifo_w64_d1_S
top_fifo_w64_d1_S
top_fifo_w64_d1_S
top_fifo_w64_d1_S
top_fifo_w64_d1_S
top_fifo_w64_d1_S
top_fifo_w64_d1_S
top_fifo_w64_d1_S
top_fifo_w64_d1_S
top_fifo_w64_d1_S
top_fifo_w64_d1_S
top_flow_control_loop_pipe_sequential_init
top_fifo_w3_d1_S
top_fifo_w52_d1_S
top_fifo_w52_d32_S
top_fifo_w52_d32_S
top_fifo_w52_d32_S
top_fifo_w1_d1_S_x
top_fifo_w1_d1_S_x
top_fifo_w1_d1_S_x
top_fifo_w128_d32_S
top_fifo_w128_d32_S
top_fifo_w128_d32_S
top_control_s_axi
top_regslice_both
top_regslice_both
top_regslice_both
top_regslice_both
top_regslice_both
top_regslice_both
top_regslice_both
top_Pipeline_Loop_children
top_Pipeline_VITIS_LOOP_154_1
subT1_lev_stage_4
subT1_lev_stage_3
subT1_lev_stage_2
subT1_lev_stage_1
subT1_lev_stage
subT1_pipl
top_Pipeline_VITIS_LOOP_199_1
top
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/global.setting.tcl 
Execute       get_solution -flow_target 
Execute       source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top-io-be.tcl 
Execute       source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top.tbgen.tcl 
Execute       source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top.compgen.dataonly.tcl 
Execute       source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top.compgen.dataonly.tcl 
Execute       source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top.tbgen.tcl 
Execute       source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top.compgen.dataonly.tcl 
Execute       get_config_export -format 
Execute       get_config_export -output 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top_Pipeline_Loop_children.tbgen.tcl 
Execute       source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top_Pipeline_VITIS_LOOP_154_1.tbgen.tcl 
Execute       source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/subT1_lev_stage_4.tbgen.tcl 
Execute       source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/subT1_lev_stage_3.tbgen.tcl 
Execute       source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/subT1_lev_stage_2.tbgen.tcl 
Execute       source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/subT1_lev_stage_1.tbgen.tcl 
Execute       source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/subT1_lev_stage.tbgen.tcl 
Execute       source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/subT1_pipl.tbgen.tcl 
Execute       source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top_Pipeline_VITIS_LOOP_199_1.tbgen.tcl 
Execute       source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top.tbgen.tcl 
Execute       source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       get_solution -flow_target 
Execute       get_config_rtl -kernel_profile 
Execute       get_config_rtl -kernel_profile 
Execute       source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top.constraint.tcl 
Execute       sc_get_clocks top 
Execute       source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_file 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_debug -directory 
Execute       get_config_export -deadlock_detection 
Execute       get_config_export -deadlock_detection 
Execute       source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top.tbgen.tcl 
Execute       get_config_rtl -module_prefix 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to top
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/driver
Execute       get_config_export -format 
Execute       get_config_export -output 
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=true is_sdsoc=true xo_file=/home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/impl/export.xo
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/global.setting.tcl 
Execute       source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top.compgen.dataonly.tcl 
Execute       source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top.compgen.dataonly.tcl 
Execute       source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top.tbgen.tcl 
Execute       source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top.tbgen.tcl 
Execute       source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top.tbgen.tcl 
Execute       source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/global.setting.tcl 
Execute       get_config_debug -directory 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=top
Execute       source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top.rtl_wrap.cfg.tcl 
Execute       source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top.tbgen.tcl 
Execute       source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top.tbgen.tcl 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top.tbgen.tcl 
Execute       source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/global.setting.tcl 
Execute       get_config_export -ip_xdc_ooc_file 
Execute       get_config_export -ip_xdc_file 
Execute       source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_ipi_example_script
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
Execute       source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top.constraint.tcl 
Execute       source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/top.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data names -quiet 
Execute       ap_part_info -name xcu200-fsgd2104-2-e -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/global.setting.tcl
Execute       source /media/myuan/working/Vitis_HLS/2021.2/common/technology/generic/autopilot/common.gen 
Execute         source /media/myuan/working/Vitis_HLS/2021.2/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source /media/myuan/working/Vitis_HLS/2021.2/common/technology/generic/autopilot/op.gen 
Execute       source /media/myuan/working/Vitis_HLS/2021.2/common/technology/generic/autopilot/op_simcore.gen 
Execute       source /media/myuan/working/Vitis_HLS/2021.2/common/technology/generic/autopilot/interface.gen 
Execute       source /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/.autopilot/db/global.setting.tcl 
Execute       source /media/myuan/working/Vitis_HLS/2021.2/common/technology/xilinx/common/xilinx.gen 
Execute         source /media/myuan/working/Vitis_HLS/2021.2/common/technology/xilinx/interface/plb46.gen 
Execute         source /media/myuan/working/Vitis_HLS/2021.2/common/technology/xilinx/interface/axi4.gen 
Execute         source /media/myuan/working/Vitis_HLS/2021.2/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source /media/myuan/working/Vitis_HLS/2021.2/common/technology/xilinx/interface/saxilite.gen 
Execute           source /media/myuan/working/Vitis_HLS/2021.2/common/technology/xilinx/interface/maxi.gen 
Execute         source /media/myuan/working/Vitis_HLS/2021.2/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source /media/myuan/working/Vitis_HLS/2021.2/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source /media/myuan/working/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfir.gen 
Execute         source /media/myuan/working/Vitis_HLS/2021.2/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source /media/myuan/working/Vitis_HLS/2021.2/common/technology/xilinx/ip/xfft.gen 
Execute         source /media/myuan/working/Vitis_HLS/2021.2/common/technology/xilinx/ip/util.gen 
Execute         source /media/myuan/working/Vitis_HLS/2021.2/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/impl/ip/pack.sh
INFO-FLOW: DBG:PUTS:     IP package: success /home/myuan/Desktop/MCTS/FPGA-Accelerated-MCTS/cpp_src/hw_emu/_x/top/top/top/solution/impl/ip/pack.sh
Execute       get_config_export -output 
Execute       send_msg_by_id INFO @200-802@%s top/solution/impl/export.xo 
INFO: [HLS 200-802] Generated output file top/solution/impl/export.xo
Command     export_design done; 19.87 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 18.01 seconds. CPU system time: 0.92 seconds. Elapsed time: 19.87 seconds; current allocated memory: 6.938 MB.
Execute     close_project 
Execute       cleanup_all -project 
Execute     cleanup_all 
