git clone --depth 1 --no-tags https://github.com/osoman2/Miprimeravez.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194794343
git clone --depth 1 --no-tags https://github.com/kazkojima/tinytrng.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193222593
git clone --depth 1 --no-tags https://github.com/DiegoBenavidesL/DigitalPiano.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194369288
git clone --depth 1 --no-tags https://github.com/leonardoAnjos16/CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194349710
git clone --depth 1 --no-tags https://github.com/abdullahcanakci/verilog_dump.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/191756969
git clone --depth 1 --no-tags https://github.com/Xynnn007/Y86-64-Virtual-Machine.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192325816
git clone --depth 1 --no-tags https://github.com/Grefinoko3/HDL_Bits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192344390
git clone --depth 1 --no-tags https://github.com/rsurya07/Geared-motor-control.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192243684
git clone --depth 1 --no-tags https://github.com/anton-voronko/chip.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192170656
git clone --depth 1 --no-tags https://github.com/JihadElhofy/UART_counter_loop_verification.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196828621
git clone --depth 1 --no-tags https://github.com/ab207f/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196968776
git clone --depth 1 --no-tags https://github.com/lyuyangly/AltOR32_SOPC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196749181
git clone --depth 1 --no-tags https://github.com/LWSen/ttio_multithreading.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195513065
git clone --depth 1 --no-tags https://github.com/stanfordee108/lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/191618519
git clone --depth 1 --no-tags https://github.com/faraz2023/CSC258.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192011278
git clone --depth 1 --no-tags https://github.com/luizfabio/somador_subtrator_4bits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/191563442
git clone --depth 1 --no-tags https://github.com/ByoungJoonIm/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192351377
git clone --depth 1 --no-tags https://github.com/DarshanDayashankar/BEHAVIORAL_MIPS32.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193365968
git clone --depth 1 --no-tags https://github.com/jyand/verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192827864
git clone --depth 1 --no-tags https://github.com/kevinjzheng/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194010239
git clone --depth 1 --no-tags https://github.com/eejongyun/altera.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193411678
git clone --depth 1 --no-tags https://github.com/ghostyguo/I2C_DHT.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/191358540
git clone --depth 1 --no-tags https://github.com/AlefCS/SEDR_Projeto.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194790742
git clone --depth 1 --no-tags https://github.com/nllm/Altera-MAX-10-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194544637
git clone --depth 1 --no-tags https://github.com/whtail/workspace.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195220976
git clone --depth 1 --no-tags https://github.com/priyadav21/DigitalAlarmClock-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196519706
git clone --depth 1 --no-tags https://github.com/OhMyBuggg/Computer-Arch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195037702
git clone --depth 1 --no-tags https://github.com/shirrning/multiplier.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195735218
git clone --depth 1 --no-tags https://github.com/ZhouHaojie/Verilog-HDLbits-Practice.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195636226
git clone --depth 1 --no-tags https://github.com/tanbour/sim_prj.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195013573
git clone --depth 1 --no-tags https://github.com/kunj97/Machine_Code_Risc-V.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195484655
git clone --depth 1 --no-tags https://github.com/SergioJJ/RISC-Matrix-Engine-16-bit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195475416
git clone --depth 1 --no-tags https://github.com/charlie8522/NTHU_Logic-design.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195391327
git clone --depth 1 --no-tags https://github.com/dirkmo/dsbc.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195454928
git clone --depth 1 --no-tags https://github.com/kaustubh77/Traffic-Signal-Controller.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196321512
git clone --depth 1 --no-tags https://github.com/oz-matt/CBLP-TB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196474025
git clone --depth 1 --no-tags https://github.com/Tzuyuisbae/CSCB58-Final-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196094165
git clone --depth 1 --no-tags https://github.com/anil-adepu/Computure-Architecture-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194088189
git clone --depth 1 --no-tags https://github.com/MilanConrad/Verilog-Sysarch.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194166337
git clone --depth 1 --no-tags https://github.com/l846923484/all_connected_network-to-be-continue-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196838304
git clone --depth 1 --no-tags https://github.com/TiagoTozo/OC1-TP2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/191567386
git clone --depth 1 --no-tags https://github.com/luizfabio/comp4bits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/191573020
git clone --depth 1 --no-tags https://github.com/itsuki0313/verilog_HDL.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192167032
git clone --depth 1 --no-tags https://github.com/melodychn/Verilog-TicTacToe.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192247554
git clone --depth 1 --no-tags https://github.com/jiyeoon/DE2_pong_game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192240341
git clone --depth 1 --no-tags https://github.com/Omarhatab/Ram-and-Rom.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192417097
git clone --depth 1 --no-tags https://github.com/Cesartarantula/Proyecto2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192802890
git clone --depth 1 --no-tags https://github.com/gurmanstoor/Tic-Tac-Toe-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193417574
git clone --depth 1 --no-tags https://github.com/jxlee1214/CS145-SJTU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194376374
git clone --depth 1 --no-tags https://github.com/daheige/hg-vlang.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193231492
git clone --depth 1 --no-tags https://github.com/TNKSoftware/PSoC-Examples.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193054270
git clone --depth 1 --no-tags https://github.com/R4hu1M5/Cache_Storage-Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194989372
git clone --depth 1 --no-tags https://github.com/Ryushane/FIFO_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196668103
git clone --depth 1 --no-tags https://github.com/kushpatel0703/GuitarZero.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196607923
git clone --depth 1 --no-tags https://github.com/NargesHme/MIPS16Processor_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195855491
git clone --depth 1 --no-tags https://github.com/raminrasoulinezhad/MajorityNetVerilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195962487
git clone --depth 1 --no-tags https://github.com/samglau4/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195944185
git clone --depth 1 --no-tags https://github.com/alysondantas/sd_pbl_dois.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196412535
git clone --depth 1 --no-tags https://github.com/nakedtofu/CECS-201.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194626300
git clone --depth 1 --no-tags https://github.com/nakedtofu/CECS-360.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194632082
git clone --depth 1 --no-tags https://github.com/Xiaowoniumeiyouke/xilnet.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193871042
git clone --depth 1 --no-tags https://github.com/aldlfkahs/Portfolio.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195396447
git clone --depth 1 --no-tags https://github.com/answerie-github/ALU16.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/195208638
git clone --depth 1 --no-tags https://github.com/Ryushane/ADDA_verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196819567
git clone --depth 1 --no-tags https://github.com/cbkathir/shakti_intern.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/191887180
git clone --depth 1 --no-tags https://github.com/sanjaytharagesh31/Computer-Organization-and-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192359399
git clone --depth 1 --no-tags https://github.com/lingfengts/ts.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/191915902
git clone --depth 1 --no-tags https://github.com/doganakad/CSC258.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192639554
git clone --depth 1 --no-tags https://github.com/stompercito/InstruccionesMIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192913258
git clone --depth 1 --no-tags https://github.com/fernandofranco07/Tarea-8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193281738
git clone --depth 1 --no-tags https://github.com/DarshanDayashankar/RTL_MIPS32_PROCESSOR.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193362136
git clone --depth 1 --no-tags https://github.com/Himson/Project2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193658830
git clone --depth 1 --no-tags https://github.com/doriasu/PFNtask2019.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193709817
git clone --depth 1 --no-tags https://github.com/TomasBoboi/vumeter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196941863
git clone --depth 1 --no-tags https://github.com/ZhouHaojie/DDS19.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196017631
git clone --depth 1 --no-tags https://github.com/sterngerlach/vlsi-final-assignment.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194844844
git clone --depth 1 --no-tags https://github.com/dongri/vlang.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193599114
git clone --depth 1 --no-tags https://github.com/ooyamatakehisa/CPU-on-FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/196532852
git clone --depth 1 --no-tags https://github.com/noritan/Design363.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194519557
git clone --depth 1 --no-tags https://github.com/zaqc/sprut_v6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/191959709
git clone --depth 1 --no-tags https://github.com/cfrantz/learning-fpga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192241759
git clone --depth 1 --no-tags https://github.com/nsluhrs/WS2812b_Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192449736
git clone --depth 1 --no-tags https://github.com/bornhorst/HR_Monitor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192991382
git clone --depth 1 --no-tags https://github.com/aliasadi78/CAP2019.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192706042
git clone --depth 1 --no-tags https://github.com/lukewilliamson98/Virtual-Arithmetic-Logic-Unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193198951
git clone --depth 1 --no-tags https://github.com/bill-ahmed/Motion-Pong.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193958947
git clone --depth 1 --no-tags https://github.com/evalldojunior/Projeto2-SD.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194284872
git clone --depth 1 --no-tags https://github.com/mousavi889/ARM8-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/194335468
git clone --depth 1 --no-tags https://github.com/einhov/fpga_tunnel.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193717433
git clone --depth 1 --no-tags https://github.com/gurmanstoor/CPU-RISC-Machine-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/193415975
git clone --depth 1 --no-tags https://github.com/dirkmo/vga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192348881
git clone --depth 1 --no-tags https://github.com/doganakad/CSC258-labs.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192639947
git clone --depth 1 --no-tags https://github.com/surendharkodaikal/verilog_projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192627624
git clone --depth 1 --no-tags https://github.com/kocourOggy/Simple-MIPS32-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/192549706
