WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 10000000
Simulation Instructions: 10000000
Number of CPUs: 1
Page size: 4096

helo
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 800 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2505015 heartbeat IPC: 3.992 cumulative IPC: 3.992 (Simulation time: 00 hr 00 min 43 sec)
Warmup finished CPU 0 instructions: 10000001 cycles: 2505016 cumulative IPC: 3.992 (Simulation time: 00 hr 00 min 43 sec)
Warmup complete CPU 0 instructions: 10000001 cycles: 2505016 cumulative IPC: 3.992 (Simulation time: 00 hr 00 min 43 sec)
Heartbeat CPU 0 instructions: 20000003 cycles: 44401024 heartbeat IPC: 0.2387 cumulative IPC: 0.2387 (Simulation time: 00 hr 04 min 52 sec)
Simulation finished CPU 0 instructions: 10000002 cycles: 41896009 cumulative IPC: 0.2387 (Simulation time: 00 hr 04 min 52 sec)
Simulation complete CPU 0 instructions: 10000002 cycles: 41896009 cumulative IPC: 0.2387 (Simulation time: 00 hr 04 min 52 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /scratch/cluster/hill/traces/spec2006/xalancbmk_99B.trace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.2387 instructions: 10000002 cycles: 41896009
CPU 0 Branch Prediction Accuracy: 56.22% MPKI: 133 Average ROB Occupancy at Mispredict: 1.23
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.0109
BRANCH_INDIRECT: 0.007
BRANCH_CONDITIONAL: 133
BRANCH_DIRECT_CALL: 0.0002
BRANCH_INDIRECT_CALL: 0.0204
BRANCH_RETURN: 0.0442

LLC TOTAL        ACCESS:     333027 HIT:      30308 MISS:     302719
LLC LOAD         ACCESS:     315996 HIT:      25824 MISS:     290172
LLC RFO          ACCESS:        567 HIT:        184 MISS:        383
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:       1528 HIT:       1509 MISS:         19
LLC TRANSLATION  ACCESS:      14936 HIT:       2791 MISS:      12145
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 227 cycles
cpu0_DTLB TOTAL        ACCESS:    2717428 HIT:    2628486 MISS:      88942
cpu0_DTLB LOAD         ACCESS:    2717428 HIT:    2628486 MISS:      88942
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 56.05 cycles
cpu0_ITLB TOTAL        ACCESS:      28693 HIT:      24707 MISS:       3986
cpu0_ITLB LOAD         ACCESS:      28693 HIT:      24707 MISS:       3986
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 29.76 cycles
cpu0_L1D TOTAL        ACCESS:    3088095 HIT:    2627390 MISS:     460705
cpu0_L1D LOAD         ACCESS:    2888161 HIT:    2454876 MISS:     433285
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:     164652 HIT:     161836 MISS:       2816
cpu0_L1D TRANSLATION  ACCESS:      35282 HIT:      10678 MISS:      24604
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 170 cycles
cpu0_L1I TOTAL        ACCESS:      32057 HIT:      21162 MISS:      10895
cpu0_L1I LOAD         ACCESS:      32057 HIT:      21162 MISS:      10895
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 76.64 cycles
cpu0_L2C TOTAL        ACCESS:     355685 HIT:      24149 MISS:     331536
cpu0_L2C LOAD         ACCESS:     326126 HIT:      10130 MISS:     315996
cpu0_L2C RFO          ACCESS:       1214 HIT:        647 MISS:        567
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:       3815 HIT:       3778 MISS:         37
cpu0_L2C TRANSLATION  ACCESS:      24530 HIT:       9594 MISS:      14936
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 228.1 cycles
cpu0_STLB TOTAL        ACCESS:      45163 HIT:      12556 MISS:      32607
cpu0_STLB LOAD         ACCESS:      45163 HIT:      12556 MISS:      32607
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 150.4 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     214776
  ROW_BUFFER_MISS:      87924
 AVG DBUS CONGESTED CYCLE: 3.913
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:         30
  FULL:       1214
