// Seed: 541678441
module module_0;
  wire id_1;
  localparam id_2 = 1 | -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd40
) (
    output logic id_0,
    input  wire  _id_1
);
  wand [-1 : id_1] id_3;
  always @(posedge 1) begin : LABEL_0
    id_0 <= #1 -1;
  end
  wire id_4;
  assign id_3 = 1 && "" && -1'b0;
  nor primCall (id_0, id_3, id_4, id_5);
  logic id_5;
  module_0 modCall_1 ();
endmodule
module module_2 #(
    parameter id_2 = 32'd21
) (
    output tri0 id_0,
    input supply1 id_1,
    output supply0 _id_2
);
  logic id_4;
  assign id_4[-1] = 1;
  assign id_4 = id_1;
  logic [1 : id_2] id_5;
  logic [7:0] id_6;
  assign id_0 = 1'b0;
  module_0 modCall_1 ();
  wire  id_7 = id_6[1];
  logic id_8;
  wire  id_9;
  assign id_6 = id_7;
  assign id_4 = id_5[-1'b0];
endmodule
