#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x13d808b70 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x13d8081b0 .scope module, "audio_timing_tb" "audio_timing_tb" 3 3;
 .timescale -9 -12;
P_0x13d807d10 .param/l "AUDIO_CLK_COUNT" 1 3 13, +C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000>;
P_0x13d807d50 .param/l "AUDIO_RATE" 0 3 7, +C4<00000000000000001011101110000000>;
P_0x13d807d90 .param/real "CLK_PERIOD" 0 3 8, Cr<m5161555555555400gfc7>; value=40.6901
P_0x13d807dd0 .param/l "CLK_RATE" 0 3 6, +C4<00000001011101110000000000000000>;
P_0x13d807e10 .param/l "I2S_BCLK_COUNT" 1 3 11, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000>;
P_0x13d807e50 .param/l "I2S_LRCLK_COUNT" 1 3 12, +C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000>;
v0x6000012c0cf0_0 .net "audio_clk", 0 0, L_0x600000bc4150;  1 drivers
v0x6000012c0d80_0 .var/i "audio_clk_count", 31 0;
v0x6000012c0e10_0 .var/i "bclk_toggle_count", 31 0;
v0x6000012c0ea0_0 .var "clk", 0 0;
v0x6000012c0f30_0 .var "data_bit", 0 0;
v0x6000012c0fc0_0 .var "data_buf", 31 0;
v0x6000012c1050_0 .var "data_shift", 15 0;
v0x6000012c10e0_0 .var "data_word", 15 0;
v0x6000012c1170_0 .net "i2s_bclk", 0 0, L_0x600000bc41c0;  1 drivers
v0x6000012c1200_0 .net "i2s_data_load_strobe", 0 0, L_0x600000bc4380;  1 drivers
v0x6000012c1290_0 .net "i2s_data_shift_strobe", 0 0, L_0x600000bc4310;  1 drivers
v0x6000012c1320_0 .net "i2s_lrclk", 0 0, L_0x600000bc42a0;  1 drivers
v0x6000012c13b0_0 .var/i "load_strobe_count", 31 0;
v0x6000012c1440_0 .var/i "lrclk_toggle_count", 31 0;
v0x6000012c14d0_0 .var "prev_audio_clk", 0 0;
v0x6000012c1560_0 .var "prev_i2s_bclk", 0 0;
v0x6000012c15f0_0 .var "prev_i2s_lrclk", 0 0;
v0x6000012c1680_0 .var "reset", 0 0;
v0x6000012c1710_0 .var/i "shift_strobe_count", 31 0;
E_0x6000035dc400 .event posedge, v0x6000012c05a0_0;
E_0x6000035dc440 .event posedge, v0x6000012c0630_0;
S_0x13d807e90 .scope begin, "$unm_blk_12" "$unm_blk_12" 3 133, 3 133 0, S_0x13d8081b0;
 .timescale -9 -12;
v0x6000012c0360_0 .var/real "bclk_to_lrclk_ratio", 0 0;
S_0x13d80b7f0 .scope module, "dut" "audio_timing" 3 33, 4 2 0, S_0x13d8081b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "reset";
    .port_info 1 /INPUT 1 "clk";
    .port_info 2 /OUTPUT 1 "audio_clk";
    .port_info 3 /OUTPUT 1 "i2s_bclk";
    .port_info 4 /OUTPUT 1 "i2s_lrclk";
    .port_info 5 /OUTPUT 1 "i2s_data_shift_strobe";
    .port_info 6 /OUTPUT 1 "i2s_data_load_strobe";
P_0x13d80a130 .param/l "AUDIO_CLK_COUNT" 1 4 20, +C4<0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000000>;
P_0x13d80a170 .param/l "AUDIO_RATE" 0 4 5, +C4<00000000000000001011101110000000>;
P_0x13d80a1b0 .param/l "CLK_RATE" 0 4 4, +C4<00000001011101110000000000000000>;
P_0x13d80a1f0 .param/l "I2S_BCLK_COUNT" 1 4 18, +C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000>;
P_0x13d80a230 .param/l "I2S_LRCLK_COUNT" 1 4 19, +C4<00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000100000000>;
L_0x600000bc4150 .functor BUFZ 1, v0x6000012c0c60_0, C4<0>, C4<0>, C4<0>;
L_0x600000bc41c0 .functor BUFZ 1, v0x6000012c0750_0, C4<0>, C4<0>, C4<0>;
L_0x600000bc42a0 .functor BUFZ 1, v0x6000012c0a20_0, C4<0>, C4<0>, C4<0>;
L_0x600000bc4310 .functor AND 1, L_0x6000011c83c0, v0x6000012c0b40_0, C4<1>, C4<1>;
L_0x600000bc4380 .functor BUFZ 1, v0x6000012c0ab0_0, C4<0>, C4<0>, C4<0>;
v0x6000012c03f0_0 .net *"_ivl_7", 0 0, L_0x6000011c83c0;  1 drivers
v0x6000012c0480_0 .net "audio_clk", 0 0, L_0x600000bc4150;  alias, 1 drivers
v0x6000012c0510_0 .var "audio_counter_r", 8 0;
v0x6000012c05a0_0 .net "clk", 0 0, v0x6000012c0ea0_0;  1 drivers
v0x6000012c0630_0 .net "i2s_bclk", 0 0, L_0x600000bc41c0;  alias, 1 drivers
v0x6000012c06c0_0 .var "i2s_bclk_counter_r", 2 0;
v0x6000012c0750_0 .var "i2s_clk_r", 0 0;
v0x6000012c07e0_0 .net "i2s_data_load_strobe", 0 0, L_0x600000bc4380;  alias, 1 drivers
v0x6000012c0870_0 .net "i2s_data_shift_strobe", 0 0, L_0x600000bc4310;  alias, 1 drivers
v0x6000012c0900_0 .net "i2s_lrclk", 0 0, L_0x600000bc42a0;  alias, 1 drivers
v0x6000012c0990_0 .var "i2s_lrclk_counter_r", 7 0;
v0x6000012c0a20_0 .var "i2s_lrclk_r", 0 0;
v0x6000012c0ab0_0 .var "load_strobe_r", 0 0;
v0x6000012c0b40_0 .var "prev_i2s_clk_r", 0 0;
v0x6000012c0bd0_0 .net "reset", 0 0, v0x6000012c1680_0;  1 drivers
v0x6000012c0c60_0 .var "sample_ce", 0 0;
E_0x6000035dc600 .event posedge, v0x6000012c0bd0_0, v0x6000012c05a0_0;
L_0x6000011c83c0 .reduce/nor v0x6000012c0750_0;
    .scope S_0x13d80b7f0;
T_0 ;
    %wait E_0x6000035dc600;
    %load/vec4 v0x6000012c0bd0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x6000012c06c0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x6000012c0990_0, 0;
    %pushi/vec4 0, 0, 9;
    %assign/vec4 v0x6000012c0510_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000012c0c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000012c0750_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000012c0b40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000012c0a20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x6000012c0ab0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x6000012c06c0_0;
    %pad/u 96;
    %cmpi/e 7, 0, 96;
    %flag_mov 8, 4;
    %jmp/0 T_0.2, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_0.3, 8;
T_0.2 ; End of true expr.
    %load/vec4 v0x6000012c06c0_0;
    %addi 1, 0, 3;
    %jmp/0 T_0.3, 8;
 ; End of false expr.
    %blend;
T_0.3;
    %assign/vec4 v0x6000012c06c0_0, 0;
    %load/vec4 v0x6000012c0990_0;
    %pad/u 128;
    %cmpi/e 255, 0, 128;
    %flag_mov 8, 4;
    %jmp/0 T_0.4, 8;
    %pushi/vec4 0, 0, 8;
    %jmp/1 T_0.5, 8;
T_0.4 ; End of true expr.
    %load/vec4 v0x6000012c0990_0;
    %addi 1, 0, 8;
    %jmp/0 T_0.5, 8;
 ; End of false expr.
    %blend;
T_0.5;
    %assign/vec4 v0x6000012c0990_0, 0;
    %load/vec4 v0x6000012c0510_0;
    %pad/u 160;
    %cmpi/e 511, 0, 160;
    %flag_mov 8, 4;
    %jmp/0 T_0.6, 8;
    %pushi/vec4 0, 0, 9;
    %jmp/1 T_0.7, 8;
T_0.6 ; End of true expr.
    %load/vec4 v0x6000012c0510_0;
    %addi 1, 0, 9;
    %jmp/0 T_0.7, 8;
 ; End of false expr.
    %blend;
T_0.7;
    %assign/vec4 v0x6000012c0510_0, 0;
    %load/vec4 v0x6000012c0510_0;
    %pad/u 160;
    %pushi/vec4 511, 0, 160;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v0x6000012c0c60_0, 0;
    %load/vec4 v0x6000012c06c0_0;
    %pad/u 96;
    %cmpi/e 7, 0, 96;
    %flag_mov 8, 4;
    %jmp/0 T_0.8, 8;
    %load/vec4 v0x6000012c0750_0;
    %inv;
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %load/vec4 v0x6000012c0750_0;
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %assign/vec4 v0x6000012c0750_0, 0;
    %load/vec4 v0x6000012c0990_0;
    %pad/u 128;
    %cmpi/e 255, 0, 128;
    %flag_mov 8, 4;
    %jmp/0 T_0.10, 8;
    %load/vec4 v0x6000012c0a20_0;
    %inv;
    %jmp/1 T_0.11, 8;
T_0.10 ; End of true expr.
    %load/vec4 v0x6000012c0a20_0;
    %jmp/0 T_0.11, 8;
 ; End of false expr.
    %blend;
T_0.11;
    %assign/vec4 v0x6000012c0a20_0, 0;
    %load/vec4 v0x6000012c0990_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_0.12, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.13, 8;
T_0.12 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.13, 8;
 ; End of false expr.
    %blend;
T_0.13;
    %pad/s 1;
    %assign/vec4 v0x6000012c0ab0_0, 0;
    %load/vec4 v0x6000012c0750_0;
    %assign/vec4 v0x6000012c0b40_0, 0;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x13d8081b0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000012c0ea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x6000012c1680_0, 0, 1;
    %pushi/vec4 3405691582, 0, 32;
    %store/vec4 v0x6000012c0fc0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000012c0f30_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000012c1050_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x6000012c10e0_0, 0, 16;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000012c0e10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000012c1440_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000012c0d80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000012c1710_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x6000012c13b0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000012c1560_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000012c15f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000012c14d0_0, 0, 1;
    %end;
    .thread T_1, $init;
    .scope S_0x13d8081b0;
T_2 ;
    %delay 20345, 0;
    %load/vec4 v0x6000012c0ea0_0;
    %inv;
    %store/vec4 v0x6000012c0ea0_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x13d8081b0;
T_3 ;
    %wait E_0x6000035dc440;
    %load/vec4 v0x6000012c0fc0_0;
    %parti/s 1, 31, 6;
    %assign/vec4 v0x6000012c0f30_0, 0;
    %load/vec4 v0x6000012c0fc0_0;
    %parti/s 31, 0, 2;
    %concati/vec4 0, 0, 1;
    %assign/vec4 v0x6000012c0fc0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_0x13d8081b0;
T_4 ;
    %wait E_0x6000035dc400;
    %load/vec4 v0x6000012c1290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0x6000012c1050_0;
    %parti/s 15, 0, 2;
    %load/vec4 v0x6000012c0f30_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x6000012c1050_0, 0;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x13d8081b0;
T_5 ;
    %wait E_0x6000035dc400;
    %load/vec4 v0x6000012c1200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v0x6000012c1050_0;
    %assign/vec4 v0x6000012c10e0_0, 0;
T_5.0 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x13d8081b0;
T_6 ;
    %wait E_0x6000035dc400;
    %load/vec4 v0x6000012c1170_0;
    %assign/vec4 v0x6000012c1560_0, 0;
    %load/vec4 v0x6000012c1320_0;
    %assign/vec4 v0x6000012c15f0_0, 0;
    %load/vec4 v0x6000012c0cf0_0;
    %assign/vec4 v0x6000012c14d0_0, 0;
    %load/vec4 v0x6000012c1680_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x6000012c1170_0;
    %load/vec4 v0x6000012c1560_0;
    %cmp/ne;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x6000012c0e10_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x6000012c0e10_0, 0;
T_6.2 ;
    %load/vec4 v0x6000012c1320_0;
    %load/vec4 v0x6000012c15f0_0;
    %cmp/ne;
    %jmp/0xz  T_6.4, 4;
    %load/vec4 v0x6000012c1440_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x6000012c1440_0, 0;
T_6.4 ;
    %load/vec4 v0x6000012c0cf0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.8, 9;
    %load/vec4 v0x6000012c14d0_0;
    %nor/r;
    %and;
T_6.8;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.6, 8;
    %load/vec4 v0x6000012c0d80_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x6000012c0d80_0, 0;
T_6.6 ;
    %load/vec4 v0x6000012c1290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.9, 8;
    %load/vec4 v0x6000012c1710_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x6000012c1710_0, 0;
T_6.9 ;
    %load/vec4 v0x6000012c1200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.11, 8;
    %load/vec4 v0x6000012c13b0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x6000012c13b0_0, 0;
T_6.11 ;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x13d807e90;
T_7 ;
    %load/vec4 v0x6000012c0e10_0;
    %cvt/rv/s;
    %load/vec4 v0x6000012c1440_0;
    %cvt/rv/s;
    %div/wr;
    %store/real v0x6000012c0360_0;
    %end;
    .thread T_7, $init;
    .scope S_0x13d8081b0;
T_8 ;
    %vpi_call/w 3 103 "$dumpfile", "audio_timing_tb.vcd" {0 0 0};
    %vpi_call/w 3 104 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x13d8081b0 {0 0 0};
    %vpi_call/w 3 106 "$display", "=== Audio Timing Testbench ===" {0 0 0};
    %vpi_call/w 3 107 "$display", "CLK_RATE: %d Hz", P_0x13d807dd0 {0 0 0};
    %vpi_call/w 3 108 "$display", "AUDIO_RATE: %d Hz", P_0x13d807d50 {0 0 0};
    %vpi_call/w 3 109 "$display", "Expected I2S_BCLK_COUNT: %d", P_0x13d807e10 {0 0 0};
    %vpi_call/w 3 110 "$display", "Expected I2S_LRCLK_COUNT: %d", P_0x13d807e50 {0 0 0};
    %vpi_call/w 3 111 "$display", "Expected AUDIO_CLK_COUNT: %d", P_0x13d807d10 {0 0 0};
    %vpi_call/w 3 112 "$display", "Clock period: %f ns", P_0x13d807d90 {0 0 0};
    %delay 406901, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x6000012c1680_0, 0, 1;
    %vpi_call/w 3 117 "$display", "Reset released at time %t", $time {0 0 0};
    %delay 83333333, 0;
    %vpi_call/w 3 125 "$display", "\012=== Results after 4 audio periods ===" {0 0 0};
    %vpi_call/w 3 126 "$display", "BCLK toggles: %d (expected ~%d)", v0x6000012c0e10_0, 32'sb00000000000000000000000010000000 {0 0 0};
    %vpi_call/w 3 127 "$display", "LRCLK toggles: %d (expected ~%d)", v0x6000012c1440_0, 32'sb00000000000000000000000000001000 {0 0 0};
    %vpi_call/w 3 128 "$display", "Audio clock pulses: %d (expected ~%d)", v0x6000012c0d80_0, 32'sb00000000000000000000000000000100 {0 0 0};
    %vpi_call/w 3 129 "$display", "Shift strobes: %d", v0x6000012c1710_0 {0 0 0};
    %vpi_call/w 3 130 "$display", "Load strobes: %d", v0x6000012c13b0_0 {0 0 0};
    %load/vec4 v0x6000012c0e10_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_8.2, 5;
    %pushi/vec4 0, 0, 32;
    %load/vec4 v0x6000012c1440_0;
    %cmp/s;
    %flag_get/vec4 5;
    %and;
T_8.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %fork t_1, S_0x13d807e90;
    %jmp t_0;
    .scope S_0x13d807e90;
t_1 ;
    %vpi_call/w 3 135 "$display", "BCLK:LRCLK ratio: %f (expected 16.0)", v0x6000012c0360_0 {0 0 0};
    %pushi/real 2080374784, 4069; load=15.5000
    %load/real v0x6000012c0360_0;
    %cmp/wr;
    %flag_or 5, 4;
    %flag_get/vec4 5;
    %jmp/0 T_8.5, 5;
    %load/real v0x6000012c0360_0;
    %pushi/real 1107296256, 4070; load=16.5000
    %cmp/wr;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
T_8.5;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.3, 8;
    %vpi_call/w 3 138 "$display", "\342\234\223 BCLK:LRCLK ratio PASS" {0 0 0};
    %jmp T_8.4;
T_8.3 ;
    %vpi_call/w 3 140 "$display", "\342\234\227 BCLK:LRCLK ratio FAIL" {0 0 0};
T_8.4 ;
    %end;
    .scope S_0x13d8081b0;
t_0 %join;
T_8.0 ;
    %vpi_call/w 3 143 "$display", "\012Simulation completed at time %t", $time {0 0 0};
    %vpi_call/w 3 144 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x13d8081b0;
T_9 ;
    %delay 208333333, 0;
    %vpi_call/w 3 150 "$display", "ERROR: Simulation timeout!" {0 0 0};
    %vpi_call/w 3 151 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "audio_timing_tb.sv";
    "audio_timing.sv";
