#-----------------------------------------------------------
# Vivado v2017.3 (64-bit)
# SW Build 2018833 on Wed Oct  4 19:58:22 MDT 2017
# IP Build 2016188 on Wed Oct  4 21:52:56 MDT 2017
# Start of session at: Wed Aug 31 16:55:06 2022
# Process ID: 23688
# Current directory: C:/Users/Jerzy/Desktop/projekt_verilog/projekt_uec2/uec2_projekt/src
# Command line: vivado.exe -mode tcl -source run.tcl -tclargs open
# Log file: C:/Users/Jerzy/Desktop/projekt_verilog/projekt_uec2/uec2_projekt/src/vivado.log
# Journal file: C:/Users/Jerzy/Desktop/projekt_verilog/projekt_uec2/uec2_projekt/src\vivado.jou
#-----------------------------------------------------------
source run.tcl
update_compile_order -fileset sources_1
update_files -from_files C:/Users/Jerzy/Desktop/projekt_verilog/projekt_uec2/uec2_projekt/src/rtl/ov7670_fr/top_level.v -to_files C:/Users/Jerzy/Desktop/projekt_verilog/projekt_uec2/uec2_projekt/src/build/PROJEKT_UEC2.srcs/sources_1/imports/ov7670_fr/top_level.v -filesets [get_filesets *]
add_files -norecurse C:/Users/Jerzy/Desktop/projekt_verilog/projekt_uec2/uec2_projekt/src/rtl/ov7670_fr/resetlocked.v
update_compile_order -fileset sources_1
synth_design -rtl -name rtl_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
update_files -from_files C:/Users/Jerzy/Desktop/projekt_verilog/projekt_uec2/uec2_projekt/src/rtl/ov7670_fr/top_level.v -to_files C:/Users/Jerzy/Desktop/projekt_verilog/projekt_uec2/uec2_projekt/src/build/PROJEKT_UEC2.srcs/sources_1/imports/ov7670_fr/top_level.v -filesets [get_filesets *]
refresh_design
reset_run synth_1
update_files -from_files C:/Users/Jerzy/Desktop/projekt_verilog/projekt_uec2/uec2_projekt/src/rtl/ov7670_fr/top_level.v -to_files C:/Users/Jerzy/Desktop/projekt_verilog/projekt_uec2/uec2_projekt/src/build/PROJEKT_UEC2.srcs/sources_1/imports/ov7670_fr/top_level.v -filesets [get_filesets *]
refresh_design
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
update_files -from_files C:/Users/Jerzy/Desktop/projekt_verilog/projekt_uec2/uec2_projekt/src/rtl/ov7670_fr/top_level.v -to_files C:/Users/Jerzy/Desktop/projekt_verilog/projekt_uec2/uec2_projekt/src/build/PROJEKT_UEC2.srcs/sources_1/imports/ov7670_fr/top_level.v -filesets [get_filesets *]
update_files -from_files C:/Users/Jerzy/Desktop/projekt_verilog/projekt_uec2/uec2_projekt/src/rtl/ov7670_fr/address_Generator.v -to_files C:/Users/Jerzy/Desktop/projekt_verilog/projekt_uec2/uec2_projekt/src/build/PROJEKT_UEC2.srcs/sources_1/imports/ov7670_fr/address_Generator.v -filesets [get_filesets *]
refresh_design
update_files -from_files C:/Users/Jerzy/Desktop/projekt_verilog/projekt_uec2/uec2_projekt/src/rtl/ov7670_fr/top_level.v -to_files C:/Users/Jerzy/Desktop/projekt_verilog/projekt_uec2/uec2_projekt/src/build/PROJEKT_UEC2.srcs/sources_1/imports/ov7670_fr/top_level.v -filesets [get_filesets *]
update_files -from_files C:/Users/Jerzy/Desktop/projekt_verilog/projekt_uec2/uec2_projekt/src/rtl/ov7670_fr/vga.v -to_files C:/Users/Jerzy/Desktop/projekt_verilog/projekt_uec2/uec2_projekt/src/build/PROJEKT_UEC2.srcs/sources_1/imports/ov7670_fr/vga.v -filesets [get_filesets *]
refresh_design
update_files -from_files C:/Users/Jerzy/Desktop/projekt_verilog/projekt_uec2/uec2_projekt/src/rtl/ov7670_fr/vga.v -to_files C:/Users/Jerzy/Desktop/projekt_verilog/projekt_uec2/uec2_projekt/src/build/PROJEKT_UEC2.srcs/sources_1/imports/ov7670_fr/vga.v -filesets [get_filesets *]
update_files -from_files C:/Users/Jerzy/Desktop/projekt_verilog/projekt_uec2/uec2_projekt/src/rtl/ov7670_fr/vga.v -to_files C:/Users/Jerzy/Desktop/projekt_verilog/projekt_uec2/uec2_projekt/src/build/PROJEKT_UEC2.srcs/sources_1/imports/ov7670_fr/vga.v -filesets [get_filesets *]
refresh_design
update_files -from_files C:/Users/Jerzy/Desktop/projekt_verilog/projekt_uec2/uec2_projekt/src/rtl/ov7670_fr/vga.v -to_files C:/Users/Jerzy/Desktop/projekt_verilog/projekt_uec2/uec2_projekt/src/build/PROJEKT_UEC2.srcs/sources_1/imports/ov7670_fr/vga.v -filesets [get_filesets *]
synth_design -rtl -name rtl_1
synth_design -rtl -name rtl_1
update_files -from_files C:/Users/Jerzy/Desktop/projekt_verilog/projekt_uec2/uec2_projekt/src/rtl/ov7670_fr/vga.v -to_files C:/Users/Jerzy/Desktop/projekt_verilog/projekt_uec2/uec2_projekt/src/build/PROJEKT_UEC2.srcs/sources_1/imports/ov7670_fr/vga.v -filesets [get_filesets *]
refresh_design
update_files -from_files C:/Users/Jerzy/Desktop/projekt_verilog/projekt_uec2/uec2_projekt/src/rtl/ov7670_fr/vga.v -to_files C:/Users/Jerzy/Desktop/projekt_verilog/projekt_uec2/uec2_projekt/src/build/PROJEKT_UEC2.srcs/sources_1/imports/ov7670_fr/vga.v -filesets [get_filesets *]
refresh_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
