{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1752826327334 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1752826327335 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 18 17:12:07 2025 " "Processing started: Fri Jul 18 17:12:07 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1752826327335 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752826327335 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CALC -c CALC " "Command: quartus_map --read_settings_files=on --write_settings_files=off CALC -c CALC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752826327335 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1752826327662 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1752826327662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "calc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file calc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CALC " "Found entity 1: CALC" {  } { { "CALC.bdf" "" { Schematic "d:/work/CALC/CALC.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752826333944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1752826333944 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "CALC " "Elaborating entity \"CALC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1752826333970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74157 74157:inst11 " "Elaborating entity \"74157\" for hierarchy \"74157:inst11\"" {  } { { "CALC.bdf" "inst11" { Schematic "d:/work/CALC/CALC.bdf" { { 136 1072 1192 328 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752826333985 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74157:inst11 " "Elaborated megafunction instantiation \"74157:inst11\"" {  } { { "CALC.bdf" "" { Schematic "d:/work/CALC/CALC.bdf" { { 136 1072 1192 328 "inst11" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752826333985 ""}
{ "Warning" "WSGN_SEARCH_FILE" "add_sub_4.bdf 1 1 " "Using design file add_sub_4.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ADD_SUB_4 " "Found entity 1: ADD_SUB_4" {  } { { "add_sub_4.bdf" "" { Schematic "d:/work/CALC/add_sub_4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752826333995 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1752826333995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD_SUB_4 ADD_SUB_4:inst " "Elaborating entity \"ADD_SUB_4\" for hierarchy \"ADD_SUB_4:inst\"" {  } { { "CALC.bdf" "inst" { Schematic "d:/work/CALC/CALC.bdf" { { 160 192 320 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752826333995 ""}
{ "Warning" "WSGN_SEARCH_FILE" "add4.bdf 1 1 " "Using design file add4.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ADD4 " "Found entity 1: ADD4" {  } { { "add4.bdf" "" { Schematic "d:/work/CALC/add4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752826334004 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1752826334004 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ADD4 ADD_SUB_4:inst\|ADD4:inst " "Elaborating entity \"ADD4\" for hierarchy \"ADD_SUB_4:inst\|ADD4:inst\"" {  } { { "add_sub_4.bdf" "inst" { Schematic "d:/work/CALC/add_sub_4.bdf" { { 88 464 576 280 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752826334004 ""}
{ "Warning" "WSGN_SEARCH_FILE" "hafa.bdf 1 1 " "Using design file hafa.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 HAFA " "Found entity 1: HAFA" {  } { { "hafa.bdf" "" { Schematic "d:/work/CALC/hafa.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752826334015 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1752826334015 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HAFA ADD_SUB_4:inst\|ADD4:inst\|HAFA:inst9 " "Elaborating entity \"HAFA\" for hierarchy \"ADD_SUB_4:inst\|ADD4:inst\|HAFA:inst9\"" {  } { { "add4.bdf" "inst9" { Schematic "d:/work/CALC/add4.bdf" { { 400 504 616 496 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752826334015 ""}
{ "Warning" "WSGN_SEARCH_FILE" "ha.bdf 1 1 " "Using design file ha.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 HA " "Found entity 1: HA" {  } { { "ha.bdf" "" { Schematic "d:/work/CALC/ha.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752826334024 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1752826334024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HA ADD_SUB_4:inst\|ADD4:inst\|HAFA:inst9\|HA:inst1 " "Elaborating entity \"HA\" for hierarchy \"ADD_SUB_4:inst\|ADD4:inst\|HAFA:inst9\|HA:inst1\"" {  } { { "hafa.bdf" "inst1" { Schematic "d:/work/CALC/hafa.bdf" { { 224 216 312 320 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752826334024 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "MULT4 mult4.bdf " "Entity \"MULT4\" obtained from \"mult4.bdf\" instead of from Quartus Prime megafunction library" {  } { { "mult4.bdf" "" { Schematic "d:/work/CALC/mult4.bdf" { } } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1752826334040 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mult4.bdf 1 1 " "Using design file mult4.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 MULT4 " "Found entity 1: MULT4" {  } { { "mult4.bdf" "" { Schematic "d:/work/CALC/mult4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752826334040 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1752826334040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MULT4 MULT4:inst2 " "Elaborating entity \"MULT4\" for hierarchy \"MULT4:inst2\"" {  } { { "CALC.bdf" "inst2" { Schematic "d:/work/CALC/CALC.bdf" { { 272 192 320 368 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752826334040 ""}
{ "Warning" "WSGN_SEARCH_FILE" "div4.bdf 1 1 " "Using design file div4.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 DIV4 " "Found entity 1: DIV4" {  } { { "div4.bdf" "" { Schematic "d:/work/CALC/div4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1752826334054 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1752826334054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DIV4 DIV4:inst1 " "Elaborating entity \"DIV4\" for hierarchy \"DIV4:inst1\"" {  } { { "CALC.bdf" "inst1" { Schematic "d:/work/CALC/CALC.bdf" { { 384 192 328 480 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752826334055 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1752826334716 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1752826335084 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1752826335084 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "89 " "Implemented 89 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1752826335108 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1752826335108 ""} { "Info" "ICUT_CUT_TM_LCELLS" "71 " "Implemented 71 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1752826335108 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1752826335108 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4773 " "Peak virtual memory: 4773 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1752826335118 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 18 17:12:15 2025 " "Processing ended: Fri Jul 18 17:12:15 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1752826335118 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1752826335118 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1752826335118 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1752826335118 ""}
