{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1444019357297 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition " "Version 15.0.0 Build 145 04/22/2015 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1444019357305 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 04 23:29:17 2015 " "Processing started: Sun Oct 04 23:29:17 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1444019357305 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1444019357305 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu4bit -c alu4bit " "Command: quartus_map --read_settings_files=on --write_settings_files=off alu4bit -c alu4bit" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1444019357305 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1444019357812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu4bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu4bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu4bit-behv " "Found design unit 1: alu4bit-behv" {  } { { "alu4bit.vhd" "" { Text "C:/Users/crims_000/Documents/VHDL Labs/ALU4Bit/alu4bit.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444019374647 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu4bit " "Found entity 1: alu4bit" {  } { { "alu4bit.vhd" "" { Text "C:/Users/crims_000/Documents/VHDL Labs/ALU4Bit/alu4bit.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444019374647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444019374647 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "alu4bit " "Elaborating entity \"alu4bit\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1444019374684 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "borrow alu4bit.vhd(14) " "VHDL Signal Declaration warning at alu4bit.vhd(14): used implicit default value for signal \"borrow\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "alu4bit.vhd" "" { Text "C:/Users/crims_000/Documents/VHDL Labs/ALU4Bit/alu4bit.vhd" 14 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1444019374686 "|alu4bit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "r alu4bit.vhd(43) " "VHDL Process Statement warning at alu4bit.vhd(43): inferring latch(es) for signal or variable \"r\", which holds its previous value in one or more paths through the process" {  } { { "alu4bit.vhd" "" { Text "C:/Users/crims_000/Documents/VHDL Labs/ALU4Bit/alu4bit.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1444019374688 "|alu4bit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "result alu4bit.vhd(43) " "VHDL Process Statement warning at alu4bit.vhd(43): inferring latch(es) for signal or variable \"result\", which holds its previous value in one or more paths through the process" {  } { { "alu4bit.vhd" "" { Text "C:/Users/crims_000/Documents/VHDL Labs/ALU4Bit/alu4bit.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1444019374689 "|alu4bit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "carry alu4bit.vhd(43) " "VHDL Process Statement warning at alu4bit.vhd(43): inferring latch(es) for signal or variable \"carry\", which holds its previous value in one or more paths through the process" {  } { { "alu4bit.vhd" "" { Text "C:/Users/crims_000/Documents/VHDL Labs/ALU4Bit/alu4bit.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1444019374689 "|alu4bit"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "overflow alu4bit.vhd(43) " "VHDL Process Statement warning at alu4bit.vhd(43): inferring latch(es) for signal or variable \"overflow\", which holds its previous value in one or more paths through the process" {  } { { "alu4bit.vhd" "" { Text "C:/Users/crims_000/Documents/VHDL Labs/ALU4Bit/alu4bit.vhd" 43 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1444019374689 "|alu4bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "overflow alu4bit.vhd(43) " "Inferred latch for \"overflow\" at alu4bit.vhd(43)" {  } { { "alu4bit.vhd" "" { Text "C:/Users/crims_000/Documents/VHDL Labs/ALU4Bit/alu4bit.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444019374690 "|alu4bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry alu4bit.vhd(43) " "Inferred latch for \"carry\" at alu4bit.vhd(43)" {  } { { "alu4bit.vhd" "" { Text "C:/Users/crims_000/Documents/VHDL Labs/ALU4Bit/alu4bit.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444019374690 "|alu4bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[0\] alu4bit.vhd(43) " "Inferred latch for \"result\[0\]\" at alu4bit.vhd(43)" {  } { { "alu4bit.vhd" "" { Text "C:/Users/crims_000/Documents/VHDL Labs/ALU4Bit/alu4bit.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444019374690 "|alu4bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[1\] alu4bit.vhd(43) " "Inferred latch for \"result\[1\]\" at alu4bit.vhd(43)" {  } { { "alu4bit.vhd" "" { Text "C:/Users/crims_000/Documents/VHDL Labs/ALU4Bit/alu4bit.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444019374690 "|alu4bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[2\] alu4bit.vhd(43) " "Inferred latch for \"result\[2\]\" at alu4bit.vhd(43)" {  } { { "alu4bit.vhd" "" { Text "C:/Users/crims_000/Documents/VHDL Labs/ALU4Bit/alu4bit.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444019374691 "|alu4bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[3\] alu4bit.vhd(43) " "Inferred latch for \"result\[3\]\" at alu4bit.vhd(43)" {  } { { "alu4bit.vhd" "" { Text "C:/Users/crims_000/Documents/VHDL Labs/ALU4Bit/alu4bit.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444019374691 "|alu4bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "result\[4\] alu4bit.vhd(43) " "Inferred latch for \"result\[4\]\" at alu4bit.vhd(43)" {  } { { "alu4bit.vhd" "" { Text "C:/Users/crims_000/Documents/VHDL Labs/ALU4Bit/alu4bit.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444019374691 "|alu4bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[0\] alu4bit.vhd(43) " "Inferred latch for \"r\[0\]\" at alu4bit.vhd(43)" {  } { { "alu4bit.vhd" "" { Text "C:/Users/crims_000/Documents/VHDL Labs/ALU4Bit/alu4bit.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444019374691 "|alu4bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[1\] alu4bit.vhd(43) " "Inferred latch for \"r\[1\]\" at alu4bit.vhd(43)" {  } { { "alu4bit.vhd" "" { Text "C:/Users/crims_000/Documents/VHDL Labs/ALU4Bit/alu4bit.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444019374691 "|alu4bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[2\] alu4bit.vhd(43) " "Inferred latch for \"r\[2\]\" at alu4bit.vhd(43)" {  } { { "alu4bit.vhd" "" { Text "C:/Users/crims_000/Documents/VHDL Labs/ALU4Bit/alu4bit.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444019374691 "|alu4bit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "r\[3\] alu4bit.vhd(43) " "Inferred latch for \"r\[3\]\" at alu4bit.vhd(43)" {  } { { "alu4bit.vhd" "" { Text "C:/Users/crims_000/Documents/VHDL Labs/ALU4Bit/alu4bit.vhd" 43 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444019374691 "|alu4bit"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r\[0\]\$latch " "Latch r\[0\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op\[1\] " "Ports D and ENA on the latch are fed by the same signal op\[1\]" {  } { { "alu4bit.vhd" "" { Text "C:/Users/crims_000/Documents/VHDL Labs/ALU4Bit/alu4bit.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1444019375592 ""}  } { { "alu4bit.vhd" "" { Text "C:/Users/crims_000/Documents/VHDL Labs/ALU4Bit/alu4bit.vhd" 43 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1444019375592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r\[1\]\$latch " "Latch r\[1\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op\[1\] " "Ports D and ENA on the latch are fed by the same signal op\[1\]" {  } { { "alu4bit.vhd" "" { Text "C:/Users/crims_000/Documents/VHDL Labs/ALU4Bit/alu4bit.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1444019375592 ""}  } { { "alu4bit.vhd" "" { Text "C:/Users/crims_000/Documents/VHDL Labs/ALU4Bit/alu4bit.vhd" 43 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1444019375592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r\[2\]\$latch " "Latch r\[2\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op\[1\] " "Ports D and ENA on the latch are fed by the same signal op\[1\]" {  } { { "alu4bit.vhd" "" { Text "C:/Users/crims_000/Documents/VHDL Labs/ALU4Bit/alu4bit.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1444019375592 ""}  } { { "alu4bit.vhd" "" { Text "C:/Users/crims_000/Documents/VHDL Labs/ALU4Bit/alu4bit.vhd" 43 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1444019375592 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "r\[3\]\$latch " "Latch r\[3\]\$latch has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op\[1\] " "Ports D and ENA on the latch are fed by the same signal op\[1\]" {  } { { "alu4bit.vhd" "" { Text "C:/Users/crims_000/Documents/VHDL Labs/ALU4Bit/alu4bit.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1444019375593 ""}  } { { "alu4bit.vhd" "" { Text "C:/Users/crims_000/Documents/VHDL Labs/ALU4Bit/alu4bit.vhd" 43 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1444019375593 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[0\] " "Latch result\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op\[0\] " "Ports D and ENA on the latch are fed by the same signal op\[0\]" {  } { { "alu4bit.vhd" "" { Text "C:/Users/crims_000/Documents/VHDL Labs/ALU4Bit/alu4bit.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1444019375593 ""}  } { { "alu4bit.vhd" "" { Text "C:/Users/crims_000/Documents/VHDL Labs/ALU4Bit/alu4bit.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1444019375593 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[1\] " "Latch result\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op\[0\] " "Ports D and ENA on the latch are fed by the same signal op\[0\]" {  } { { "alu4bit.vhd" "" { Text "C:/Users/crims_000/Documents/VHDL Labs/ALU4Bit/alu4bit.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1444019375593 ""}  } { { "alu4bit.vhd" "" { Text "C:/Users/crims_000/Documents/VHDL Labs/ALU4Bit/alu4bit.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1444019375593 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[2\] " "Latch result\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op\[1\] " "Ports D and ENA on the latch are fed by the same signal op\[1\]" {  } { { "alu4bit.vhd" "" { Text "C:/Users/crims_000/Documents/VHDL Labs/ALU4Bit/alu4bit.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1444019375593 ""}  } { { "alu4bit.vhd" "" { Text "C:/Users/crims_000/Documents/VHDL Labs/ALU4Bit/alu4bit.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1444019375593 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "result\[3\] " "Latch result\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA op\[1\] " "Ports D and ENA on the latch are fed by the same signal op\[1\]" {  } { { "alu4bit.vhd" "" { Text "C:/Users/crims_000/Documents/VHDL Labs/ALU4Bit/alu4bit.vhd" 9 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1444019375593 ""}  } { { "alu4bit.vhd" "" { Text "C:/Users/crims_000/Documents/VHDL Labs/ALU4Bit/alu4bit.vhd" 43 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1444019375593 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1444019375810 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1444019376347 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444019376347 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "55 " "Implemented 55 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1444019376423 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1444019376423 ""} { "Info" "ICUT_CUT_TM_LCELLS" "36 " "Implemented 36 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1444019376423 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1444019376423 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "782 " "Peak virtual memory: 782 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1444019376466 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 04 23:29:36 2015 " "Processing ended: Sun Oct 04 23:29:36 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1444019376466 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1444019376466 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1444019376466 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1444019376466 ""}
