// 4 bit LFSR
module LFSR_4bit(Clock, Reset, Out);
	input Clock, Reset;
	output [3:0] Out;
	reg [3:0] PS, NS;
	reg T;
	
	always @(*) begin
		T = ~(PS[3] ^ PS[2]);
		NS = {PS[2:0], T};
	end
		
	assign Out = PS;
	
	always @(posedge Clock) begin
		if (Reset)
			PS <= 4'b0000;
		else 
			PS <= NS;
	end

endmodule
