library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.all;

entity MUX2_1 is
	port(dataIn0, dataIn1	: in  std_logic_vector(17 downto 0);
		  dataOut				: out std_logic_vector(17 downto 0);
		  sel						: in	std_logic);
end MUX2_1;

architecture Behavioral of MUX2_1 is

begin
	if (sel == '1') then
		dataOut <= dataIn1;
	else
		dataOut <= dataIn0;
end Behavioral;
