$comment
	File created using the following command:
		vcd file FlipFlop.msim.vcd -direction
$end
$date
	Mon Feb 28 16:58:46 2022
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module FlipFlop_vlg_vec_tst $end
$var reg 1 ! CLK $end
$var reg 1 " X $end
$var wire 1 # QD $end
$var wire 1 $ Qjk $end
$var wire 1 % QT $end
$var wire 1 & Y $end
$var wire 1 ' sampler $end
$scope module i1 $end
$var wire 1 ( gnd $end
$var wire 1 ) vcc $end
$var wire 1 * unknown $end
$var tri1 1 + devclrn $end
$var tri1 1 , devpor $end
$var tri1 1 - devoe $end
$var wire 1 . CLK~input_o $end
$var wire 1 / X~input_o $end
$var wire 1 0 CLK~inputclkctrl_outclk $end
$var wire 1 1 Y~output_o $end
$var wire 1 2 Qjk~output_o $end
$var wire 1 3 QT~output_o $end
$var wire 1 4 QD~output_o $end
$var wire 1 5 inst2~0_combout $end
$var wire 1 6 inst2~q $end
$var wire 1 7 inst38~0_combout $end
$var wire 1 8 inst38~q $end
$var wire 1 9 inst4~0_combout $end
$var wire 1 : inst4~q $end
$var wire 1 ; inst5~combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
1"
0#
0$
0%
1&
x'
0(
1)
x*
1+
1,
1-
0.
1/
00
11
02
03
04
15
06
07
08
19
0:
0;
$end
#50000
1!
1.
10
0'
1:
16
1;
09
17
14
12
1#
1$
01
0&
#100000
0"
0!
0/
0.
00
1'
#150000
1!
1.
10
0'
0:
18
07
05
04
13
0#
1%
#200000
1"
0!
1/
0.
00
1'
#250000
1!
1.
10
0'
08
06
0;
15
19
03
02
0%
0$
11
1&
#300000
0"
0!
0/
0.
00
1'
#350000
1!
1.
10
0'
1:
16
1;
09
17
14
12
1#
1$
01
0&
#400000
1"
0!
1/
0.
00
1'
#450000
1!
1.
10
0'
0:
18
07
05
04
13
0#
1%
#500000
0!
0.
00
1'
#550000
1!
1.
10
0'
08
06
0;
15
19
03
02
0%
0$
11
1&
#600000
0"
0!
0/
0.
00
1'
#650000
1!
1.
10
0'
1:
16
1;
09
17
14
12
1#
1$
01
0&
#700000
0!
0.
00
1'
#750000
1!
1.
10
0'
0:
18
07
05
04
13
0#
1%
#800000
0!
0.
00
1'
#850000
1!
1.
10
0'
08
06
0;
15
19
03
02
0%
0$
11
1&
#900000
0!
0.
00
1'
#950000
1!
1.
10
0'
1:
16
1;
09
17
14
12
1#
1$
01
0&
#1000000
