// Seed: 1653933281
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_7 = 1;
  assign id_4 = -1;
  supply0 id_9 = 1 == 1, id_10, id_11, id_12;
  assign id_1 = -1;
endmodule
module module_1 (
    id_1,
    id_2
);
  inout wire id_2;
  output wire id_1;
  initial id_1 = 1;
  supply0 id_3, id_4;
  assign id_1 = id_2;
  wire id_5;
  initial id_2 <= 1;
  assign id_3 = 1;
  always_comb id_4 += -1;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_4,
      id_3,
      id_5
  );
endmodule
