* ******************************************************************************

* iCEcube Report

* Version:            2014.08.26723

* Build Date:         Sep 19 2014 11:22:53

* File Generated:     Jul 7 2016 18:55:03

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Synthesis/Placement Summary:
----------------------------
    Status:  Successful
    Runtime: 0 seconds

Device Info:
------------
    Device Family: iCE40
    Device:        iCE40HX1K
    Package:       VQ100

Design statistics:
------------------
    FFs:                  9
    LUTs:                 12
    RAMs:                 0
    IOBs:                 5
    GBs:                  1
    PLLs:                 0
    Warm Boots:           0

Logic Resource Utilization:
---------------------------
    Total Logic Cells: 12/1280
        Combinational Logic Cells: 3        out of   1280      0.234375%
        Sequential Logic Cells:    9        out of   1280      0.703125%
        Logic Tiles:               3        out of   160       1.875%
    Registers: 
        Logic Registers:           9        out of   1280      0.703125%
        IO Registers:              0        out of   560       0
    Block RAMs:                    0        out of   16        0%
    Warm Boots:                    0        out of   1         0%
    Pins:
        Input Pins:                1        out of   72        1.38889%
        Output Pins:               4        out of   72        5.55556%
        InOut Pins:                0        out of   72        0%
    Global Buffers:                1        out of   8         12.5%
    PLLs:                          0        out of   0       

IO Bank Utilization:
--------------------
    Bank 3: 1        out of   18        5.55556%
    Bank 1: 4        out of   19        21.0526%
    Bank 0: 0        out of   19        0%
    Bank 2: 0        out of   16        0%

Detailed I/O Info:
------------------
    Input Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name  
    ----------  ---------  -----------  -------  -------  -----------    -----------  
    13          Input      SB_LVCMOS    No       3        Simple Input   CLK_3_33MHZ  

    Output Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function    Signal Name  
    ----------  ---------  -----------  -------  -------  -----------    -----------  
    51          Output     SB_LVCMOS    No       1        Simple Output  LED3         
    53          Output     SB_LVCMOS    No       1        Simple Output  LED2         
    56          Output     SB_LVCMOS    No       1        Simple Output  LED1         
    59          Output     SB_LVCMOS    No       1        Simple Output  LED0         

Detailed Global Buffer Info:
----------------------------
    Buffer Number  IO Bank  Driven By  Fanout  Signal Name      
    -------------  -------  ---------  ------  -----------      
    4              3        IO         9       CLK_3_33MHZ_c_g  


Router Summary:
---------------
    Status:  Successful
    Runtime: 4 seconds

Routing Resource Utilization:
-----------------------------
              Local line of tile       74 out of  28666      0.258146%
                          Span 4        1 out of   6944      0.0144009%
                  Global network        1 out of      8      12.5%
      Vertical Inter-LUT Connect        1 out of   1120      0.0892857%

