#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue Jun 15 18:58:21 2021
# Process ID: 8580
# Current directory: D:/GitCode/ImageProcessingofSketch
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent6308 D:\GitCode\ImageProcessingofSketch\ImageProcessing.xpr
# Log file: D:/GitCode/ImageProcessingofSketch/vivado.log
# Journal file: D:/GitCode/ImageProcessingofSketch\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/GitCode/ImageProcessingofSketch/ImageProcessing.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/gitcode/imageprocessingofsketch'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 732.855 ; gain = 65.137
update_compile_order -fileset sources_1
ipx::open_ipxact_file {D:\gitcode\imageprocessingofsketch\component.xml}
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/new/conv.v'.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagesynthesis (Synthesis)': File 'ImageProcessing.srcs/sources_1/ip/outputBuffer/outputBuffer.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
WARNING: [IP_Flow 19-3898] File Group 'xilinx_anylanguagebehavioralsimulation (Simulation)': File 'ImageProcessing.srcs/sources_1/ip/outputBuffer/outputBuffer.xci' is not found in the project sources. It will be removed from the packaged IP when the sources are merged. If still required, please add this file to the project and re-package.
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/new/conv.v'.
WARNING: [IP_Flow 19-4963] outputBuffer has board value specified. The packaged IP will be restricted to usage with board 'em.avnet.com:zed:part0:1.3'
set_property version 1.3 [ipx::current_core]
set_property core_revision 9 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path d:/gitcode/imageprocessingofsketch
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/gitcode/imageprocessingofsketch'
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/new/conv.v'.
WARNING: [IP_Flow 19-4963] outputBuffer has board value specified. The packaged IP will be restricted to usage with board 'em.avnet.com:zed:part0:1.3'
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitCode/ImageProcessingofSketch/ImageProcessing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitCode/ImageProcessingofSketch/ImageProcessing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitCode/ImageProcessingofSketch/ImageProcessing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/ip/outputBuffer/sim/outputBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module outputBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/new/conv1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/new/imageControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imageControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/new/imageProcessTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imageProcessTop
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/new/lineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lineBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitCode/ImageProcessingofSketch/ImageProcessing.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 2b403b64ac424dbba59215d951718441 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-597] element index -1 into num_read_words_dc is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:8080]
WARNING: [VRFC 10-597] element index -1 into num_write_words_dc is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:8130]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lineBuffer
Compiling module xil_defaultlib.imageControl
Compiling module xil_defaultlib.conv1
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_s...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_p...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_COMMON_...
Compiling module xil_defaultlib.outputBuffer
Compiling module xil_defaultlib.imageProcessTop
Compiling module xil_defaultlib.tb
WARNING: [XSIM 43-3373] "D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sim_1/new/tb.v" Line 64. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sim_1/new/tb.v" Line 71. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sim_1/new/tb.v" Line 84. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/GitCode/ImageProcessingofSketch/ImageProcessing.sim/sim_1/behav/xsim/xsim.dir/tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Tue Jun 15 20:35:59 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 800.098 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/GitCode/ImageProcessingofSketch/ImageProcessing.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:06 ; elapsed = 00:00:15 . Memory (MB): peak = 804.254 ; gain = 4.156
run all
run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:24 . Memory (MB): peak = 809.820 ; gain = 4.422
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 812.223 ; gain = 0.000
set_property version 1.3.1 [ipx::current_core]
set_property core_revision 10 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path d:/gitcode/imageprocessingofsketch
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/gitcode/imageprocessingofsketch'
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/new/conv.v'.
WARNING: [IP_Flow 19-4963] outputBuffer has board value specified. The packaged IP will be restricted to usage with board 'em.avnet.com:zed:part0:1.3'
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitCode/ImageProcessingofSketch/ImageProcessing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitCode/ImageProcessingofSketch/ImageProcessing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitCode/ImageProcessingofSketch/ImageProcessing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/ip/outputBuffer/sim/outputBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module outputBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/new/conv1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/new/imageControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imageControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/new/imageProcessTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imageProcessTop
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/new/lineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lineBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitCode/ImageProcessingofSketch/ImageProcessing.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 2b403b64ac424dbba59215d951718441 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-597] element index -1 into num_read_words_dc is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:8080]
WARNING: [VRFC 10-597] element index -1 into num_write_words_dc is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:8130]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lineBuffer
Compiling module xil_defaultlib.imageControl
Compiling module xil_defaultlib.conv1
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_s...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_p...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_COMMON_...
Compiling module xil_defaultlib.outputBuffer
Compiling module xil_defaultlib.imageProcessTop
Compiling module xil_defaultlib.tb
WARNING: [XSIM 43-3373] "D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sim_1/new/tb.v" Line 64. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sim_1/new/tb.v" Line 71. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sim_1/new/tb.v" Line 84. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/GitCode/ImageProcessingofSketch/ImageProcessing.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 812.223 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 812.223 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property version 1.3.2 [ipx::current_core]
set_property core_revision 11 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path d:/gitcode/imageprocessingofsketch
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/gitcode/imageprocessingofsketch'
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitCode/ImageProcessingofSketch/ImageProcessing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitCode/ImageProcessingofSketch/ImageProcessing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitCode/ImageProcessingofSketch/ImageProcessing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/ip/outputBuffer/sim/outputBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module outputBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/new/conv1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/new/imageControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imageControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/new/imageProcessTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imageProcessTop
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/new/lineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lineBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitCode/ImageProcessingofSketch/ImageProcessing.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 2b403b64ac424dbba59215d951718441 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-597] element index -1 into num_read_words_dc is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:8080]
WARNING: [VRFC 10-597] element index -1 into num_write_words_dc is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:8130]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lineBuffer
Compiling module xil_defaultlib.imageControl
Compiling module xil_defaultlib.conv1
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_s...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_p...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_COMMON_...
Compiling module xil_defaultlib.outputBuffer
Compiling module xil_defaultlib.imageProcessTop
Compiling module xil_defaultlib.tb
WARNING: [XSIM 43-3373] "D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sim_1/new/tb.v" Line 64. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sim_1/new/tb.v" Line 71. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sim_1/new/tb.v" Line 84. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/GitCode/ImageProcessingofSketch/ImageProcessing.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 822.414 ; gain = 8.367
run all
run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:22 . Memory (MB): peak = 822.688 ; gain = 0.273
close_sim
INFO: [Simtcl 6-16] Simulation closed
ipx::merge_project_changes files [ipx::current_core]
WARNING: [IP_Flow 19-3833] Unreferenced file from the top module is not packaged: 'D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/new/conv.v'.
WARNING: [IP_Flow 19-4963] outputBuffer has board value specified. The packaged IP will be restricted to usage with board 'em.avnet.com:zed:part0:1.3'
set_property version 1.3.3 [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
set_property core_revision 12 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
update_ip_catalog -rebuild -repo_path d:/gitcode/imageprocessingofsketch
INFO: [IP_Flow 19-725] Reloaded user IP repository 'd:/gitcode/imageprocessingofsketch'
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitCode/ImageProcessingofSketch/ImageProcessing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitCode/ImageProcessingofSketch/ImageProcessing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitCode/ImageProcessingofSketch/ImageProcessing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/ip/outputBuffer/sim/outputBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module outputBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/new/conv1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/new/imageControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imageControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/new/imageProcessTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imageProcessTop
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/new/lineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lineBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitCode/ImageProcessingofSketch/ImageProcessing.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 2b403b64ac424dbba59215d951718441 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-597] element index -1 into num_read_words_dc is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:8080]
WARNING: [VRFC 10-597] element index -1 into num_write_words_dc is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:8130]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lineBuffer
Compiling module xil_defaultlib.imageControl
Compiling module xil_defaultlib.conv1
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_s...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_p...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_COMMON_...
Compiling module xil_defaultlib.outputBuffer
Compiling module xil_defaultlib.imageProcessTop
Compiling module xil_defaultlib.tb
WARNING: [XSIM 43-3373] "D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sim_1/new/tb.v" Line 64. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sim_1/new/tb.v" Line 71. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sim_1/new/tb.v" Line 84. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/GitCode/ImageProcessingofSketch/ImageProcessing.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 829.664 ; gain = 4.238
run all
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:22 . Memory (MB): peak = 832.297 ; gain = 2.461
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitCode/ImageProcessingofSketch/ImageProcessing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitCode/ImageProcessingofSketch/ImageProcessing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitCode/ImageProcessingofSketch/ImageProcessing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/ip/outputBuffer/sim/outputBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module outputBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/new/conv1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv1
ERROR: [VRFC 10-529] concurrent assignment to a non-net inverse_multData1_s5 is not permitted [D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/new/conv1.v:244]
ERROR: [VRFC 10-1040] module conv1 ignored due to previous errors [D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/new/conv1.v:23]
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/GitCode/ImageProcessingofSketch/ImageProcessing.sim/sim_1/behav/xsim/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'D:/GitCode/ImageProcessingofSketch/ImageProcessing.sim/sim_1/behav/xsim/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
ERROR: [Common 17-69] Command failed: ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.

relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitCode/ImageProcessingofSketch/ImageProcessing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitCode/ImageProcessingofSketch/ImageProcessing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitCode/ImageProcessingofSketch/ImageProcessing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/ip/outputBuffer/sim/outputBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module outputBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/new/conv1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/new/imageControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imageControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/new/imageProcessTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imageProcessTop
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/new/lineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lineBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitCode/ImageProcessingofSketch/ImageProcessing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitCode/ImageProcessingofSketch/ImageProcessing.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 2b403b64ac424dbba59215d951718441 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-597] element index -1 into num_read_words_dc is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:8080]
WARNING: [VRFC 10-597] element index -1 into num_write_words_dc is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:8130]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lineBuffer
Compiling module xil_defaultlib.imageControl
Compiling module xil_defaultlib.conv1
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_s...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_p...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_COMMON_...
Compiling module xil_defaultlib.outputBuffer
Compiling module xil_defaultlib.imageProcessTop
Compiling module xil_defaultlib.tb
WARNING: [XSIM 43-3373] "D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sim_1/new/tb.v" Line 64. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sim_1/new/tb.v" Line 71. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sim_1/new/tb.v" Line 84. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 834.805 ; gain = 1.883
run all
run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:20 . Memory (MB): peak = 836.648 ; gain = 1.648
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitCode/ImageProcessingofSketch/ImageProcessing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitCode/ImageProcessingofSketch/ImageProcessing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitCode/ImageProcessingofSketch/ImageProcessing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitCode/ImageProcessingofSketch/ImageProcessing.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 2b403b64ac424dbba59215d951718441 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-597] element index -1 into num_read_words_dc is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:8080]
WARNING: [VRFC 10-597] element index -1 into num_write_words_dc is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:8130]
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/GitCode/ImageProcessingofSketch/ImageProcessing.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_behav -key {Behavioral:sim_1:Functional:tb} -tclbatch {tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 837.715 ; gain = 0.047
run all
run: Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 851.164 ; gain = 10.535
relaunch_sim
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitCode/ImageProcessingofSketch/ImageProcessing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2017.4/data/xsim/ip/xsim_ip.ini' copied to run dir:'D:/GitCode/ImageProcessingofSketch/ImageProcessing.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/GitCode/ImageProcessingofSketch/ImageProcessing.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/ip/outputBuffer/sim/outputBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module outputBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/new/conv1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module conv1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/new/imageControl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imageControl
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/new/imageProcessTop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module imageProcessTop
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sources_1/new/lineBuffer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lineBuffer
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
"xvhdl --incr --relax -prj tb_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'D:/GitCode/ImageProcessingofSketch/ImageProcessing.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/GitCode/ImageProcessingofSketch/ImageProcessing.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto 2b403b64ac424dbba59215d951718441 --incr --debug typical --relax --mt 2 -L fifo_generator_v13_2_1 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot tb_behav xil_defaultlib.tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-597] element index -1 into num_read_words_dc is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:8080]
WARNING: [VRFC 10-597] element index -1 into num_write_words_dc is out of bounds [/wrk/2017.4/nightly/2017_12_15_2086221/packages/customer/vivado/data/ip/xilinx/fifo_generator_v13_2/simulation/fifo_generator_vlog_beh.v:8130]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.lineBuffer
Compiling module xil_defaultlib.imageControl
Compiling module xil_defaultlib.conv1
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_s...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_bhv_ver_p...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1_CONV_VER(...
Compiling module fifo_generator_v13_2_1.fifo_generator_vlog_beh(C_COMMON...
Compiling module fifo_generator_v13_2_1.fifo_generator_v13_2_1(C_COMMON_...
Compiling module xil_defaultlib.outputBuffer
Compiling module xil_defaultlib.imageProcessTop
Compiling module xil_defaultlib.tb
WARNING: [XSIM 43-3373] "D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sim_1/new/tb.v" Line 64. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sim_1/new/tb.v" Line 71. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
WARNING: [XSIM 43-3373] "D:/GitCode/ImageProcessingofSketch/ImageProcessing.srcs/sim_1/new/tb.v" Line 84. System function $fscanf is used as system task. This system function should have a LHS e.g. x=$fscanf().
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2017.4
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 851.164 ; gain = 0.000
run all
run: Time (s): cpu = 00:00:10 ; elapsed = 00:00:23 . Memory (MB): peak = 851.164 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Jun 15 22:05:00 2021...
