<?xml version="1.0" encoding="UTF-8"?>
<deploy
 date="2025.04.09.17:45:39"
 outputDirectory="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/">
 <perimeter>
  <parameter
     name="AUTO_GENERATION_ID"
     type="Integer"
     defaultValue="0"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_UNIQUE_ID"
     type="String"
     defaultValue=""
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_FAMILY"
     type="String"
     defaultValue="Cyclone 10 LP"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE"
     type="String"
     defaultValue="10CL025YU256I7G"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_DEVICE_SPEEDGRADE"
     type="String"
     defaultValue="7"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_REFCLK_CLOCK_RATE"
     type="Long"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_REFCLK_CLOCK_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <parameter
     name="AUTO_REFCLK_RESET_DOMAIN"
     type="Integer"
     defaultValue="-1"
     onHdl="0"
     affectsHdl="1" />
  <interface name="io" kind="conduit" start="0">
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <port name="io_dq" direction="bidir" role="dq" width="8" />
   <port name="io_rwds" direction="bidir" role="rwds" width="1" />
   <port name="io_ckout" direction="output" role="ckout" width="1" />
   <port name="io_ckoutn" direction="output" role="ckoutn" width="1" />
   <port name="io_csn" direction="output" role="csn" width="1" />
   <port name="io_rstn" direction="output" role="rstn" width="1" />
  </interface>
  <interface name="jtag_uart_0_irq" kind="interrupt" start="0">
   <property name="associatedAddressablePoint" value="" />
   <property name="associatedClock" value="" />
   <property name="associatedReset" value="" />
   <property name="bridgedReceiverOffset" value="0" />
   <property name="bridgesToReceiver" value="" />
   <property name="irqScheme" value="NONE" />
   <port name="jtag_uart_0_irq_irq" direction="output" role="irq" width="1" />
  </interface>
  <interface name="memrst" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="memrst_reset" direction="input" role="reset" width="1" />
  </interface>
  <interface name="refclk" kind="clock" start="0">
   <property name="clockRate" value="50000000" />
   <property name="externallyDriven" value="false" />
   <property name="ptfSchematicName" value="" />
   <port name="refclk_clk" direction="input" role="clk" width="1" />
  </interface>
  <interface name="rst" kind="reset" start="0">
   <property name="associatedClock" value="" />
   <property name="synchronousEdges" value="NONE" />
   <port name="rst_reset" direction="input" role="reset" width="1" />
  </interface>
 </perimeter>
 <entity
   path=""
   parameterizationKey="sys:1.0:AUTO_DEVICE=10CL025YU256I7G,AUTO_DEVICE_FAMILY=Cyclone 10 LP,AUTO_DEVICE_SPEEDGRADE=7,AUTO_GENERATION_ID=1744191906,AUTO_REFCLK_CLOCK_DOMAIN=-1,AUTO_REFCLK_CLOCK_RATE=-1,AUTO_REFCLK_RESET_DOMAIN=-1,AUTO_UNIQUE_ID=(hyperram_controller:0.3:)(intel_niosv_m:26.0.0:AUTO_CLK_CLOCK_DOMAIN=1,AUTO_CLK_RESET_DOMAIN=1,AUTO_DEVICE=10CL025YU256I7G,AUTO_DEVICE_SPEEDGRADE=7,AUTO_PLATFORM_IRQ_RX_INTERRUPTS_USED=0,clockFrequency=0,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;hyperram_controller_0.s0&apos; start=&apos;0x1000000&apos; end=&apos;0x2000000&apos; type=&apos;hyperram_controller.s0&apos; /&gt;&lt;slave name=&apos;intel_niosv_m_0.dm_agent&apos; start=&apos;0x2010000&apos; end=&apos;0x2020000&apos; type=&apos;intel_niosv_m.dm_agent&apos; /&gt;&lt;slave name=&apos;onchip_memory2_0.s1&apos; start=&apos;0x2028000&apos; end=&apos;0x2030000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;hyperram_controller_0.csr&apos; start=&apos;0x2030000&apos; end=&apos;0x2031000&apos; type=&apos;hyperram_controller.csr&apos; /&gt;&lt;slave name=&apos;intel_niosv_m_0.timer_sw_agent&apos; start=&apos;0x2031000&apos; end=&apos;0x2031040&apos; type=&apos;intel_niosv_m.timer_sw_agent&apos; /&gt;&lt;slave name=&apos;jtag_uart_0.avalon_jtag_slave&apos; start=&apos;0x2031040&apos; end=&apos;0x2031048&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;/address-map&gt;,deviceFamily=Cyclone 10 LP,enableAvalonInterface=true,enableDebug=true,enableDebugReset=false,enableECCLite=false,hartId=0,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;hyperram_controller_0.s0&apos; start=&apos;0x1000000&apos; end=&apos;0x2000000&apos; type=&apos;hyperram_controller.s0&apos; /&gt;&lt;slave name=&apos;intel_niosv_m_0.dm_agent&apos; start=&apos;0x2010000&apos; end=&apos;0x2020000&apos; type=&apos;intel_niosv_m.dm_agent&apos; /&gt;&lt;slave name=&apos;onchip_memory2_0.s1&apos; start=&apos;0x2028000&apos; end=&apos;0x2030000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;/address-map&gt;,interruptMode=0,numGpr=32,pipelineArch=false,resetOffset=0,resetSlave=hyperram_controller_0.s0,useResetReq=false(altera_clock_bridge:24.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:24.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(intel_niosv_m_unit:26.0.0:AUTO_DEBUG_IRQ_RX_INTERRUPTS_USED=1,AUTO_EXT_IRQ_RX_INTERRUPTS_USED=-1,AUTO_PLATFORM_IRQ_RX_INTERRUPTS_USED=0,AUTO_SW_IRQ_RX_INTERRUPTS_USED=1,AUTO_TIMER_IRQ_RX_INTERRUPTS_USED=1,CORE_EXTN=256,DBG_EXPN_VECTOR=33619968,DEBUG_ENABLED=1,DEVICE_FAMILY=Cyclone 10 LP,ECC_EN=0,ENABLE_AVALON=1,HARTID=0,RESET_VECTOR=16777216,SMALL_CORE=1,USE_RESET_REQ=0(intel_niosv_m_unit:26.0.0:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=2,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=0,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0(altera_reset_controller:24.1:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=2,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=0,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0)))(intel_niosv_timer_msip:1.2.0:ADDR_WIDTH=6,HARTID=0,IRQ_EN=1,NIOS_VARIANT=m)(intel_niosv_dbg_mod:2.1.0:DEBUG_RESET_EN=0,DEVICE_FAMILY=Cyclone 10 LP,FPU_EN=0,NIOS_VARIANT=m)(clock:24.1:)(clock:24.1:)(reset:24.1:)(clock:24.1:)(reset:24.1:)(interrupt:24.1:irqNumber=0)(interrupt:24.1:irqNumber=0)(clock:24.1:)(reset:24.1:)(interrupt:24.1:irqNumber=0))(altera_avalon_jtag_uart:24.1:FIFO_WIDTH=8,HEX_READ_DEPTH_STR=64,HEX_WRITE_DEPTH_STR=64,RD_WIDTHU=6,WR_WIDTHU=6,allowMultipleConnections=false,avalonSpec=2.0,clkFreq=0,enableInteractiveInput=false,enableInteractiveOutput=false,hubInstanceID=0,legacySignalAllow=false,printingMethod=false,readBufferDepth=64,readIRQThreshold=0,read_le=ON,simInputCharacterStream=,simInteractiveOptions=NO_INTERACTIVE_WINDOWS,useRegistersForReadBuffer=false,useRegistersForWriteBuffer=false,useRelativePathForSimFile=false,writeBufferDepth=64,writeIRQThreshold=0,write_le=ON)(altera_avalon_onchip_memory2:24.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=sys_onchip_memory2_0,blockType=AUTO,copyInitFile=false,dataWidth=32,dataWidth2=32,derived_enableDiffWidth=false,derived_gui_ram_block_type=Automatic,derived_init_file_name=sys_onchip_memory2_0.hex,derived_is_hardcopy=false,derived_set_addr_width=13,derived_set_addr_width2=13,derived_set_data_width=32,derived_set_data_width2=32,derived_singleClockOperation=false,deviceFamily=Cyclone 10 LP,deviceFeatures=COMPILER_SUPPORT 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 ANY_QFP 0 ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 HARDCOPY 0 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_HSPICE_WRITER_SUPPORT 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_18_BIT_MULTS 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 IFP_USE_LEGACY_IO_CHECKER 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_BARE_DIE 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_JZ_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_LTH_485_PIN 0 IS_SMI_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_REVE_SILICON 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M144K_MEMORY 0 M10K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_MIGRATABLE 0 NOT_LISTED 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_POF 0 NO_PIN_OUT 0 NO_RPE_SUPPORT 0 NO_TDC_SUPPORT 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORT_HIGH_SPEED_HPS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_CRC 1 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QMAP_IN_DEVELOPMENT 0 QFIT_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_OCT_AUTO_CALIBRATION 1 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1,dualPort=false,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=true,initializationFileName=onchip_mem.hex,instanceID=NONE,memorySize=32768,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true)(altera_reset_bridge:24.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=-1,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=none,USE_RESET_REQUEST=0)(avalon:24.1:arbitrationPriority=1,baseAddress=0x02031040,defaultConnection=false)(avalon:24.1:arbitrationPriority=1,baseAddress=0x02030000,defaultConnection=false)(avalon:24.1:arbitrationPriority=1,baseAddress=0x02010000,defaultConnection=false)(avalon:24.1:arbitrationPriority=1,baseAddress=0x01000000,defaultConnection=false)(avalon:24.1:arbitrationPriority=1,baseAddress=0x02028000,defaultConnection=false)(avalon:24.1:arbitrationPriority=1,baseAddress=0x02031000,defaultConnection=false)(avalon:24.1:arbitrationPriority=1,baseAddress=0x02010000,defaultConnection=false)(avalon:24.1:arbitrationPriority=1,baseAddress=0x01000000,defaultConnection=false)(avalon:24.1:arbitrationPriority=1,baseAddress=0x02028000,defaultConnection=false)(clock:24.1:)(clock:24.1:)(clock:24.1:)(reset:24.1:)(reset:24.1:)(reset:24.1:)(reset:24.1:)"
   instancePathKey="sys"
   kind="sys"
   version="1.0"
   name="sys">
  <parameter name="AUTO_REFCLK_CLOCK_DOMAIN" value="-1" />
  <parameter name="AUTO_GENERATION_ID" value="1744191906" />
  <parameter name="AUTO_DEVICE" value="10CL025YU256I7G" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="AUTO_REFCLK_CLOCK_RATE" value="-1" />
  <parameter name="AUTO_UNIQUE_ID" value="" />
  <parameter name="AUTO_REFCLK_RESET_DOMAIN" value="-1" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <generatedFiles>
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/sys.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/addr_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/comp_stm.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/hyperram_controller.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/iobuf.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/ck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/dq.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/pll2.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/hyperram_controller_top.sv"
       type="SYSTEM_VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/top.out.sdc"
       type="SDC"
       attributes="IS_CONFIGURATION_PACKAGE" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/sys_intel_niosv_m_0.v"
       type="VERILOG" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_opcode_def.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_mem_op_state.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_ram.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/ecc_enc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/ecc_dec.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altecc_enc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altecc_dec.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_reg_file.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_csr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_csrind_if.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_csrind_host.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_interrupt_handler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_instr_buffer.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_bus_req.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_shift.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_alu.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_lsu.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_c_decoder.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_c_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_c_csr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_c_D_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_c_E_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_c_M0_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_m_decoder.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_m_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_m_instr_prefetch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_m_D_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_m_E_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_m_M0_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_m_W_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_avl_to_axi_shim.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/sys_intel_niosv_m_0_hart.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_reset_controller.v"
       type="VERILOG" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_timer_msip.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/csr_mlab.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/debug_rom.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_dm_def.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_ram.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_dm_jtag2mm.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_dm_top.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_debug_module.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_std_synchronizer_bundle.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_std_synchronizer.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_reset_synchronizer.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_reset_controller.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/sys_intel_niosv_m_0_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_avalon_jtag_uart.sv"
       type="SYSTEM_VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_avalon_jtag_uart_log_module.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_avalon_jtag_uart_scfifo_r.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_avalon_jtag_uart_scfifo_w.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_avalon_jtag_uart_sim_scfifo_r.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_avalon_jtag_uart_sim_scfifo_w.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/sys_onchip_memory2_0.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/sys_onchip_memory2_0.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/sys_mm_interconnect_0.v"
       type="VERILOG" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/sys_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/sys_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/sys_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/sys_mm_interconnect_0_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/sys_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/sys_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/sys_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/sys_mm_interconnect_0_cmd_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/sys_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/sys_mm_interconnect_0_rsp_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/sys_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/sys_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/sys_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/sys_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys.qsys" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/hyperram_controller_hw.tcl" />
   <file
       path="D:/intelfpga_standard/24.1std/ip/altera/soft_processor/intel_niosv_m/intel_niosv_m_hw.tcl" />
   <file
       path="D:/intelfpga_standard/24.1std/ip/altera/soft_processor/intel_niosv_m/intel_niosv_m_unit_hw.tcl" />
   <file
       path="D:/intelfpga_standard/24.1std/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="D:/intelfpga_standard/24.1std/ip/altera/soft_processor/intel_niosv_common/intel_niosv_timer_msip_hw.tcl" />
   <file
       path="D:/intelfpga_standard/24.1std/ip/altera/soft_processor/intel_niosv_common/intel_niosv_dbg_mod_hw.tcl" />
   <file
       path="D:/intelfpga_standard/24.1std/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
   <file
       path="D:/intelfpga_standard/24.1std/ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/altera_avalon_jtag_uart_hw.tcl" />
   <file
       path="D:/intelfpga_standard/24.1std/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
   <file
       path="D:/intelfpga_standard/24.1std/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
   <file
       path="D:/intelfpga_standard/24.1std/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="D:/intelfpga_standard/24.1std/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="D:/intelfpga_standard/24.1std/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="D:/intelfpga_standard/24.1std/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="D:/intelfpga_standard/24.1std/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="D:/intelfpga_standard/24.1std/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="D:/intelfpga_standard/24.1std/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga_standard/24.1std/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga_standard/24.1std/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga_standard/24.1std/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga_standard/24.1std/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="D:/intelfpga_standard/24.1std/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga_standard/24.1std/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga_standard/24.1std/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga_standard/24.1std/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga_standard/24.1std/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga_standard/24.1std/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga_standard/24.1std/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga_standard/24.1std/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga_standard/24.1std/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="D:/intelfpga_standard/24.1std/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
   <file
       path="D:/intelfpga_standard/24.1std/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
   <file
       path="D:/intelfpga_standard/24.1std/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <messages>
   <message level="Debug" culprit="sys">queue size: 0 starting:sys "sys"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>16</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>5</b> modules, <b>16</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_translator_transform"><![CDATA[After transform: <b>13</b> modules, <b>40</b> connections]]></message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces intel_niosv_m_0.data_manager and intel_niosv_m_0_data_manager_translator.avalon_anti_master_0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces intel_niosv_m_0.instruction_manager and intel_niosv_m_0_instruction_manager_translator.avalon_anti_master_0</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces jtag_uart_0_avalon_jtag_slave_translator.avalon_anti_slave_0 and jtag_uart_0.avalon_jtag_slave</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces hyperram_controller_0_csr_translator.avalon_anti_slave_0 and hyperram_controller_0.csr</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces intel_niosv_m_0_dm_agent_translator.avalon_anti_slave_0 and intel_niosv_m_0.dm_agent</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces hyperram_controller_0_s0_translator.avalon_anti_slave_0 and hyperram_controller_0.s0</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces onchip_memory2_0_s1_translator.avalon_anti_slave_0 and onchip_memory2_0.s1</message>
   <message level="Debug">Transform merlin_domain_transform not run on matched interfaces intel_niosv_m_0_timer_sw_agent_translator.avalon_anti_slave_0 and intel_niosv_m_0.timer_sw_agent</message>
   <message level="Debug" culprit="merlin_domain_transform"><![CDATA[After transform: <b>32</b> modules, <b>129</b> connections]]></message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_router_transform"><![CDATA[After transform: <b>40</b> modules, <b>153</b> connections]]></message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_traffic_limiter_transform"><![CDATA[After transform: <b>42</b> modules, <b>161</b> connections]]></message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_network_to_switch_transform"><![CDATA[After transform: <b>57</b> modules, <b>195</b> connections]]></message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug" culprit="limiter_update_transform"><![CDATA[After transform: <b>57</b> modules, <b>197</b> connections]]></message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_clock_and_reset_bridge_transform"><![CDATA[After transform: <b>61</b> modules, <b>257</b> connections]]></message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>6</b> modules, <b>19</b> connections]]></message>
   <message level="Debug" culprit="merlin_mm_transform"><![CDATA[After transform: <b>6</b> modules, <b>19</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_interrupt_mapper_transform"><![CDATA[After transform: <b>7</b> modules, <b>22</b> connections]]></message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="reset_adaptation_transform"><![CDATA[After transform: <b>10</b> modules, <b>31</b> connections]]></message>
   <message level="Debug" culprit="sys"><![CDATA["<b>sys</b>" reuses <b>hyperram_controller</b> "<b>submodules/hyperram_controller_top</b>"]]></message>
   <message level="Debug" culprit="sys"><![CDATA["<b>sys</b>" reuses <b>intel_niosv_m</b> "<b>submodules/sys_intel_niosv_m_0</b>"]]></message>
   <message level="Debug" culprit="sys"><![CDATA["<b>sys</b>" reuses <b>altera_avalon_jtag_uart</b> "<b>submodules/altera_avalon_jtag_uart</b>"]]></message>
   <message level="Debug" culprit="sys"><![CDATA["<b>sys</b>" reuses <b>altera_avalon_onchip_memory2</b> "<b>submodules/sys_onchip_memory2_0</b>"]]></message>
   <message level="Debug" culprit="sys"><![CDATA["<b>sys</b>" reuses <b>altera_mm_interconnect</b> "<b>submodules/sys_mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="sys"><![CDATA["<b>sys</b>" reuses <b>altera_irq_mapper</b> "<b>submodules/sys_irq_mapper</b>"]]></message>
   <message level="Debug" culprit="sys"><![CDATA["<b>sys</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="sys"><![CDATA["<b>sys</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Debug" culprit="sys">queue size: 7 starting:hyperram_controller "submodules/hyperram_controller_top"</message>
   <message level="Info" culprit="hyperram_controller_0"><![CDATA["<b>sys</b>" instantiated <b>hyperram_controller</b> "<b>hyperram_controller_0</b>"]]></message>
   <message level="Debug" culprit="sys">queue size: 6 starting:intel_niosv_m "submodules/sys_intel_niosv_m_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>10</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_interrupt_mapper_transform"><![CDATA[After transform: <b>8</b> modules, <b>19</b> connections]]></message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="intel_niosv_m_0"><![CDATA["<b>intel_niosv_m_0</b>" reuses <b>intel_niosv_m_unit</b> "<b>submodules/sys_intel_niosv_m_0_hart</b>"]]></message>
   <message level="Debug" culprit="intel_niosv_m_0"><![CDATA["<b>intel_niosv_m_0</b>" reuses <b>intel_niosv_timer_msip</b> "<b>submodules/niosv_timer_msip</b>"]]></message>
   <message level="Debug" culprit="intel_niosv_m_0"><![CDATA["<b>intel_niosv_m_0</b>" reuses <b>intel_niosv_dbg_mod</b> "<b>submodules/niosv_dm_top</b>"]]></message>
   <message level="Debug" culprit="intel_niosv_m_0"><![CDATA["<b>intel_niosv_m_0</b>" reuses <b>altera_irq_mapper</b> "<b>submodules/sys_intel_niosv_m_0_irq_mapper</b>"]]></message>
   <message level="Debug" culprit="intel_niosv_m_0"><![CDATA["<b>intel_niosv_m_0</b>" reuses <b>altera_irq_mapper</b> "<b>submodules/sys_intel_niosv_m_0_irq_mapper</b>"]]></message>
   <message level="Debug" culprit="intel_niosv_m_0"><![CDATA["<b>intel_niosv_m_0</b>" reuses <b>altera_irq_mapper</b> "<b>submodules/sys_intel_niosv_m_0_irq_mapper</b>"]]></message>
   <message level="Info" culprit="intel_niosv_m_0"><![CDATA["<b>sys</b>" instantiated <b>intel_niosv_m</b> "<b>intel_niosv_m_0</b>"]]></message>
   <message level="Debug" culprit="sys">queue size: 63 starting:intel_niosv_m_unit "submodules/sys_intel_niosv_m_0_hart"</message>
   <message level="Info" culprit="niosv_reset_controller">"Generating: niosv_reset_controller"</message>
   <message level="Debug" culprit="hart"><![CDATA["<b>hart</b>" reuses <b>intel_niosv_m_unit</b> "<b>submodules/niosv_reset_controller</b>"]]></message>
   <message level="Info" culprit="hart"><![CDATA["<b>intel_niosv_m_0</b>" instantiated <b>intel_niosv_m_unit</b> "<b>hart</b>"]]></message>
   <message level="Debug" culprit="sys">queue size: 1 starting:intel_niosv_m_unit "submodules/niosv_reset_controller"</message>
   <message level="Debug" culprit="niosv_reset_controller"><![CDATA["<b>niosv_reset_controller</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="niosv_reset_controller"><![CDATA["<b>hart</b>" instantiated <b>intel_niosv_m_unit</b> "<b>niosv_reset_controller</b>"]]></message>
   <message level="Debug" culprit="sys">queue size: 65 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>sys</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="sys">queue size: 63 starting:intel_niosv_timer_msip "submodules/niosv_timer_msip"</message>
   <message level="Info" culprit="timer_module"><![CDATA["<b>intel_niosv_m_0</b>" instantiated <b>intel_niosv_timer_msip</b> "<b>timer_module</b>"]]></message>
   <message level="Debug" culprit="sys">queue size: 62 starting:intel_niosv_dbg_mod "submodules/niosv_dm_top"</message>
   <message level="Info" culprit="dbg_mod"><![CDATA["<b>intel_niosv_m_0</b>" instantiated <b>intel_niosv_dbg_mod</b> "<b>dbg_mod</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_ram.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_reset_synchronizer.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_reset_controller.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_reset_controller.sdc</b>]]></message>
   <message level="Debug" culprit="sys">queue size: 61 starting:altera_irq_mapper "submodules/sys_intel_niosv_m_0_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>intel_niosv_m_0</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
   <message level="Debug" culprit="sys">queue size: 11 starting:altera_avalon_jtag_uart "submodules/altera_avalon_jtag_uart"</message>
   <message level="Info" culprit="jtag_uart_0"><![CDATA["<b>sys</b>" instantiated <b>altera_avalon_jtag_uart</b> "<b>jtag_uart_0</b>"]]></message>
   <message level="Debug" culprit="sys">queue size: 10 starting:altera_avalon_onchip_memory2 "submodules/sys_onchip_memory2_0"</message>
   <message level="Info" culprit="onchip_memory2_0">Starting RTL generation for module 'sys_onchip_memory2_0'</message>
   <message level="Info" culprit="onchip_memory2_0"><![CDATA[  Generation command is [exec cmd /c {set LC_ALL=C&& D:/intelfpga_standard/24.1std/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_standard/24.1std/quartus/bin64/perl/lib -I D:/intelfpga_standard/24.1std/quartus/sopc_builder/bin/europa -I D:/intelfpga_standard/24.1std/quartus/sopc_builder/bin -I D:/intelfpga_standard/24.1std/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_standard/24.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga_standard/24.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=sys_onchip_memory2_0 --dir=C:/Users/ROSDIA~1/AppData/Local/Temp/alt0187_6890490887042862529.dir/0004_onchip_memory2_0_gen/ --quartus_dir=D:/intelfpga_standard/24.1std/quartus --verilog --config=C:/Users/ROSDIA~1/AppData/Local/Temp/alt0187_6890490887042862529.dir/0004_onchip_memory2_0_gen//sys_onchip_memory2_0_component_configuration.pl --do_build_sim=0}]]]></message>
   <message level="Info" culprit="onchip_memory2_0">Done RTL generation for module 'sys_onchip_memory2_0'</message>
   <message level="Info" culprit="onchip_memory2_0"><![CDATA["<b>sys</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>onchip_memory2_0</b>"]]></message>
   <message level="Debug" culprit="sys">queue size: 9 starting:altera_mm_interconnect "submodules/sys_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>56</b> modules, <b>185</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>185</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>185</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>185</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>185</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>185</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>185</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>185</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>185</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.008s/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.057s/0.080s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.009s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.018s/0.031s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.016s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.009s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.014s/0.023s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.001s/0.002s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.012s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.015s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_005">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_005.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.error_adapter_0">Timing: ELA:1/0.017s</message>
   <message level="Debug" culprit="avalon_st_adapter_005">Timing: COM:3/0.017s/0.018s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>62</b> modules, <b>203</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/sys_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/sys_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/sys_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/sys_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/sys_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/sys_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/sys_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/sys_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/sys_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/sys_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/sys_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/sys_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/sys_mm_interconnect_0_cmd_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/sys_mm_interconnect_0_cmd_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/sys_mm_interconnect_0_cmd_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/sys_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/sys_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/sys_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/sys_mm_interconnect_0_rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/sys_mm_interconnect_0_rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/sys_mm_interconnect_0_rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/sys_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/sys_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/sys_mm_interconnect_0_rsp_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/sys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/sys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/sys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/sys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/sys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/sys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>sys</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="sys">queue size: 58 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="intel_niosv_m_0_data_manager_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>intel_niosv_m_0_data_manager_translator</b>"]]></message>
   <message level="Debug" culprit="sys">queue size: 56 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>jtag_uart_0_avalon_jtag_slave_translator</b>"]]></message>
   <message level="Debug" culprit="sys">queue size: 50 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="intel_niosv_m_0_data_manager_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>intel_niosv_m_0_data_manager_agent</b>"]]></message>
   <message level="Debug" culprit="sys">queue size: 48 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>jtag_uart_0_avalon_jtag_slave_agent</b>"]]></message>
   <message level="Debug" culprit="sys">queue size: 47 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="sys">queue size: 32 starting:altera_merlin_router "submodules/sys_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="sys">queue size: 31 starting:altera_merlin_router "submodules/sys_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="sys">queue size: 30 starting:altera_merlin_router "submodules/sys_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="sys">queue size: 28 starting:altera_merlin_router "submodules/sys_mm_interconnect_0_router_004"</message>
   <message level="Info" culprit="router_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_004</b>"]]></message>
   <message level="Debug" culprit="sys">queue size: 24 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="intel_niosv_m_0_data_manager_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>intel_niosv_m_0_data_manager_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="sys">queue size: 22 starting:altera_merlin_demultiplexer "submodules/sys_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="sys">queue size: 21 starting:altera_merlin_demultiplexer "submodules/sys_mm_interconnect_0_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="sys">queue size: 20 starting:altera_merlin_multiplexer "submodules/sys_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="sys">queue size: 18 starting:altera_merlin_multiplexer "submodules/sys_mm_interconnect_0_cmd_mux_002"</message>
   <message level="Info" culprit="cmd_mux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_002</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="sys">queue size: 14 starting:altera_merlin_demultiplexer "submodules/sys_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="sys">queue size: 12 starting:altera_merlin_demultiplexer "submodules/sys_mm_interconnect_0_rsp_demux_002"</message>
   <message level="Info" culprit="rsp_demux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="sys">queue size: 8 starting:altera_merlin_multiplexer "submodules/sys_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="sys">queue size: 7 starting:altera_merlin_multiplexer "submodules/sys_mm_interconnect_0_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="sys">queue size: 6 starting:altera_avalon_st_adapter "submodules/sys_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="sys">queue size: 1 starting:error_adapter "submodules/sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
   <message level="Debug" culprit="sys">queue size: 66 starting:altera_irq_mapper "submodules/sys_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>sys</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
   <message level="Debug" culprit="sys">queue size: 65 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>sys</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="hyperram_controller:0.3:"
   instancePathKey="sys:.:hyperram_controller_0"
   kind="hyperram_controller"
   version="0.3"
   name="hyperram_controller_top">
  <generatedFiles>
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/addr_decode.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/comp_stm.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/hyperram_controller.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/iobuf.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/ck.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/dq.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/pll2.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/hyperram_controller_top.sv"
       type="SYSTEM_VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/top.out.sdc"
       type="SDC"
       attributes="IS_CONFIGURATION_PACKAGE" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/hyperram_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="sys" as="hyperram_controller_0" />
  <messages>
   <message level="Debug" culprit="sys">queue size: 7 starting:hyperram_controller "submodules/hyperram_controller_top"</message>
   <message level="Info" culprit="hyperram_controller_0"><![CDATA["<b>sys</b>" instantiated <b>hyperram_controller</b> "<b>hyperram_controller_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="intel_niosv_m:26.0.0:AUTO_CLK_CLOCK_DOMAIN=1,AUTO_CLK_RESET_DOMAIN=1,AUTO_DEVICE=10CL025YU256I7G,AUTO_DEVICE_SPEEDGRADE=7,AUTO_PLATFORM_IRQ_RX_INTERRUPTS_USED=0,clockFrequency=0,dataSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;hyperram_controller_0.s0&apos; start=&apos;0x1000000&apos; end=&apos;0x2000000&apos; type=&apos;hyperram_controller.s0&apos; /&gt;&lt;slave name=&apos;intel_niosv_m_0.dm_agent&apos; start=&apos;0x2010000&apos; end=&apos;0x2020000&apos; type=&apos;intel_niosv_m.dm_agent&apos; /&gt;&lt;slave name=&apos;onchip_memory2_0.s1&apos; start=&apos;0x2028000&apos; end=&apos;0x2030000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;hyperram_controller_0.csr&apos; start=&apos;0x2030000&apos; end=&apos;0x2031000&apos; type=&apos;hyperram_controller.csr&apos; /&gt;&lt;slave name=&apos;intel_niosv_m_0.timer_sw_agent&apos; start=&apos;0x2031000&apos; end=&apos;0x2031040&apos; type=&apos;intel_niosv_m.timer_sw_agent&apos; /&gt;&lt;slave name=&apos;jtag_uart_0.avalon_jtag_slave&apos; start=&apos;0x2031040&apos; end=&apos;0x2031048&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;/address-map&gt;,deviceFamily=Cyclone 10 LP,enableAvalonInterface=true,enableDebug=true,enableDebugReset=false,enableECCLite=false,hartId=0,instSlaveMapParam=&lt;address-map&gt;&lt;slave name=&apos;hyperram_controller_0.s0&apos; start=&apos;0x1000000&apos; end=&apos;0x2000000&apos; type=&apos;hyperram_controller.s0&apos; /&gt;&lt;slave name=&apos;intel_niosv_m_0.dm_agent&apos; start=&apos;0x2010000&apos; end=&apos;0x2020000&apos; type=&apos;intel_niosv_m.dm_agent&apos; /&gt;&lt;slave name=&apos;onchip_memory2_0.s1&apos; start=&apos;0x2028000&apos; end=&apos;0x2030000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;/address-map&gt;,interruptMode=0,numGpr=32,pipelineArch=false,resetOffset=0,resetSlave=hyperram_controller_0.s0,useResetReq=false(altera_clock_bridge:24.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:24.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(intel_niosv_m_unit:26.0.0:AUTO_DEBUG_IRQ_RX_INTERRUPTS_USED=1,AUTO_EXT_IRQ_RX_INTERRUPTS_USED=-1,AUTO_PLATFORM_IRQ_RX_INTERRUPTS_USED=0,AUTO_SW_IRQ_RX_INTERRUPTS_USED=1,AUTO_TIMER_IRQ_RX_INTERRUPTS_USED=1,CORE_EXTN=256,DBG_EXPN_VECTOR=33619968,DEBUG_ENABLED=1,DEVICE_FAMILY=Cyclone 10 LP,ECC_EN=0,ENABLE_AVALON=1,HARTID=0,RESET_VECTOR=16777216,SMALL_CORE=1,USE_RESET_REQ=0(intel_niosv_m_unit:26.0.0:ADAPT_RESET_REQUEST=1,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=2,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=0,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0(altera_reset_controller:24.1:ADAPT_RESET_REQUEST=1,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=2,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=0,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0)))(intel_niosv_timer_msip:1.2.0:ADDR_WIDTH=6,HARTID=0,IRQ_EN=1,NIOS_VARIANT=m)(intel_niosv_dbg_mod:2.1.0:DEBUG_RESET_EN=0,DEVICE_FAMILY=Cyclone 10 LP,FPU_EN=0,NIOS_VARIANT=m)(clock:24.1:)(clock:24.1:)(reset:24.1:)(clock:24.1:)(reset:24.1:)(interrupt:24.1:irqNumber=0)(interrupt:24.1:irqNumber=0)(clock:24.1:)(reset:24.1:)(interrupt:24.1:irqNumber=0)"
   instancePathKey="sys:.:intel_niosv_m_0"
   kind="intel_niosv_m"
   version="26.0.0"
   name="sys_intel_niosv_m_0">
  <parameter
     name="instSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;hyperram_controller_0.s0&apos; start=&apos;0x1000000&apos; end=&apos;0x2000000&apos; type=&apos;hyperram_controller.s0&apos; /&gt;&lt;slave name=&apos;intel_niosv_m_0.dm_agent&apos; start=&apos;0x2010000&apos; end=&apos;0x2020000&apos; type=&apos;intel_niosv_m.dm_agent&apos; /&gt;&lt;slave name=&apos;onchip_memory2_0.s1&apos; start=&apos;0x2028000&apos; end=&apos;0x2030000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="enableDebug" value="true" />
  <parameter name="AUTO_PLATFORM_IRQ_RX_INTERRUPTS_USED" value="0" />
  <parameter name="enableECCLite" value="false" />
  <parameter name="enableDebugReset" value="false" />
  <parameter name="deviceFamily" value="Cyclone 10 LP" />
  <parameter name="useResetReq" value="false" />
  <parameter name="interruptMode" value="0" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="7" />
  <parameter name="resetSlave" value="hyperram_controller_0.s0" />
  <parameter name="pipelineArch" value="false" />
  <parameter
     name="dataSlaveMapParam"
     value="&lt;address-map&gt;&lt;slave name=&apos;hyperram_controller_0.s0&apos; start=&apos;0x1000000&apos; end=&apos;0x2000000&apos; type=&apos;hyperram_controller.s0&apos; /&gt;&lt;slave name=&apos;intel_niosv_m_0.dm_agent&apos; start=&apos;0x2010000&apos; end=&apos;0x2020000&apos; type=&apos;intel_niosv_m.dm_agent&apos; /&gt;&lt;slave name=&apos;onchip_memory2_0.s1&apos; start=&apos;0x2028000&apos; end=&apos;0x2030000&apos; type=&apos;altera_avalon_onchip_memory2.s1&apos; /&gt;&lt;slave name=&apos;hyperram_controller_0.csr&apos; start=&apos;0x2030000&apos; end=&apos;0x2031000&apos; type=&apos;hyperram_controller.csr&apos; /&gt;&lt;slave name=&apos;intel_niosv_m_0.timer_sw_agent&apos; start=&apos;0x2031000&apos; end=&apos;0x2031040&apos; type=&apos;intel_niosv_m.timer_sw_agent&apos; /&gt;&lt;slave name=&apos;jtag_uart_0.avalon_jtag_slave&apos; start=&apos;0x2031040&apos; end=&apos;0x2031048&apos; type=&apos;altera_avalon_jtag_uart.avalon_jtag_slave&apos; /&gt;&lt;/address-map&gt;" />
  <parameter name="hartId" value="0" />
  <parameter name="clockFrequency" value="0" />
  <parameter name="AUTO_DEVICE" value="10CL025YU256I7G" />
  <parameter name="resetOffset" value="0" />
  <parameter name="AUTO_CLK_RESET_DOMAIN" value="1" />
  <parameter name="AUTO_CLK_CLOCK_DOMAIN" value="1" />
  <parameter name="numGpr" value="32" />
  <parameter name="enableAvalonInterface" value="true" />
  <generatedFiles>
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/sys_intel_niosv_m_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_opcode_def.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_mem_op_state.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_ram.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/ecc_enc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/ecc_dec.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altecc_enc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altecc_dec.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_reg_file.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_csr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_csrind_if.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_csrind_host.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_interrupt_handler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_instr_buffer.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_bus_req.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_shift.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_alu.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_lsu.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_c_decoder.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_c_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_c_csr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_c_D_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_c_E_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_c_M0_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_m_decoder.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_m_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_m_instr_prefetch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_m_D_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_m_E_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_m_M0_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_m_W_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_avl_to_axi_shim.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/sys_intel_niosv_m_0_hart.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_reset_controller.v"
       type="VERILOG" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_timer_msip.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/csr_mlab.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/debug_rom.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_dm_def.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_ram.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_dm_jtag2mm.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_dm_top.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_debug_module.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_std_synchronizer_bundle.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_std_synchronizer.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_reset_synchronizer.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_reset_controller.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/sys_intel_niosv_m_0_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/intelfpga_standard/24.1std/ip/altera/soft_processor/intel_niosv_m/intel_niosv_m_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/intelfpga_standard/24.1std/ip/altera/soft_processor/intel_niosv_m/intel_niosv_m_unit_hw.tcl" />
   <file
       path="D:/intelfpga_standard/24.1std/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
   <file
       path="D:/intelfpga_standard/24.1std/ip/altera/soft_processor/intel_niosv_common/intel_niosv_timer_msip_hw.tcl" />
   <file
       path="D:/intelfpga_standard/24.1std/ip/altera/soft_processor/intel_niosv_common/intel_niosv_dbg_mod_hw.tcl" />
   <file
       path="D:/intelfpga_standard/24.1std/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="sys" as="intel_niosv_m_0" />
  <messages>
   <message level="Debug" culprit="sys">queue size: 6 starting:intel_niosv_m "submodules/sys_intel_niosv_m_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>5</b> modules, <b>10</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug" culprit="merlin_interrupt_mapper_transform"><![CDATA[After transform: <b>8</b> modules, <b>19</b> connections]]></message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="intel_niosv_m_0"><![CDATA["<b>intel_niosv_m_0</b>" reuses <b>intel_niosv_m_unit</b> "<b>submodules/sys_intel_niosv_m_0_hart</b>"]]></message>
   <message level="Debug" culprit="intel_niosv_m_0"><![CDATA["<b>intel_niosv_m_0</b>" reuses <b>intel_niosv_timer_msip</b> "<b>submodules/niosv_timer_msip</b>"]]></message>
   <message level="Debug" culprit="intel_niosv_m_0"><![CDATA["<b>intel_niosv_m_0</b>" reuses <b>intel_niosv_dbg_mod</b> "<b>submodules/niosv_dm_top</b>"]]></message>
   <message level="Debug" culprit="intel_niosv_m_0"><![CDATA["<b>intel_niosv_m_0</b>" reuses <b>altera_irq_mapper</b> "<b>submodules/sys_intel_niosv_m_0_irq_mapper</b>"]]></message>
   <message level="Debug" culprit="intel_niosv_m_0"><![CDATA["<b>intel_niosv_m_0</b>" reuses <b>altera_irq_mapper</b> "<b>submodules/sys_intel_niosv_m_0_irq_mapper</b>"]]></message>
   <message level="Debug" culprit="intel_niosv_m_0"><![CDATA["<b>intel_niosv_m_0</b>" reuses <b>altera_irq_mapper</b> "<b>submodules/sys_intel_niosv_m_0_irq_mapper</b>"]]></message>
   <message level="Info" culprit="intel_niosv_m_0"><![CDATA["<b>sys</b>" instantiated <b>intel_niosv_m</b> "<b>intel_niosv_m_0</b>"]]></message>
   <message level="Debug" culprit="sys">queue size: 63 starting:intel_niosv_m_unit "submodules/sys_intel_niosv_m_0_hart"</message>
   <message level="Info" culprit="niosv_reset_controller">"Generating: niosv_reset_controller"</message>
   <message level="Debug" culprit="hart"><![CDATA["<b>hart</b>" reuses <b>intel_niosv_m_unit</b> "<b>submodules/niosv_reset_controller</b>"]]></message>
   <message level="Info" culprit="hart"><![CDATA["<b>intel_niosv_m_0</b>" instantiated <b>intel_niosv_m_unit</b> "<b>hart</b>"]]></message>
   <message level="Debug" culprit="sys">queue size: 1 starting:intel_niosv_m_unit "submodules/niosv_reset_controller"</message>
   <message level="Debug" culprit="niosv_reset_controller"><![CDATA["<b>niosv_reset_controller</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="niosv_reset_controller"><![CDATA["<b>hart</b>" instantiated <b>intel_niosv_m_unit</b> "<b>niosv_reset_controller</b>"]]></message>
   <message level="Debug" culprit="sys">queue size: 65 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>sys</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
   <message level="Debug" culprit="sys">queue size: 63 starting:intel_niosv_timer_msip "submodules/niosv_timer_msip"</message>
   <message level="Info" culprit="timer_module"><![CDATA["<b>intel_niosv_m_0</b>" instantiated <b>intel_niosv_timer_msip</b> "<b>timer_module</b>"]]></message>
   <message level="Debug" culprit="sys">queue size: 62 starting:intel_niosv_dbg_mod "submodules/niosv_dm_top"</message>
   <message level="Info" culprit="dbg_mod"><![CDATA["<b>intel_niosv_m_0</b>" instantiated <b>intel_niosv_dbg_mod</b> "<b>dbg_mod</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_ram.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_reset_synchronizer.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_reset_controller.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_reset_controller.sdc</b>]]></message>
   <message level="Debug" culprit="sys">queue size: 61 starting:altera_irq_mapper "submodules/sys_intel_niosv_m_0_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>intel_niosv_m_0</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_jtag_uart:24.1:FIFO_WIDTH=8,HEX_READ_DEPTH_STR=64,HEX_WRITE_DEPTH_STR=64,RD_WIDTHU=6,WR_WIDTHU=6,allowMultipleConnections=false,avalonSpec=2.0,clkFreq=0,enableInteractiveInput=false,enableInteractiveOutput=false,hubInstanceID=0,legacySignalAllow=false,printingMethod=false,readBufferDepth=64,readIRQThreshold=0,read_le=ON,simInputCharacterStream=,simInteractiveOptions=NO_INTERACTIVE_WINDOWS,useRegistersForReadBuffer=false,useRegistersForWriteBuffer=false,useRelativePathForSimFile=false,writeBufferDepth=64,writeIRQThreshold=0,write_le=ON"
   instancePathKey="sys:.:jtag_uart_0"
   kind="altera_avalon_jtag_uart"
   version="24.1"
   name="altera_avalon_jtag_uart">
  <parameter name="readBufferDepth" value="64" />
  <parameter name="clkFreq" value="0" />
  <parameter name="useRelativePathForSimFile" value="false" />
  <parameter name="read_le" value="ON" />
  <parameter name="HEX_WRITE_DEPTH_STR" value="64" />
  <parameter name="hubInstanceID" value="0" />
  <parameter name="write_le" value="ON" />
  <parameter name="enableInteractiveInput" value="false" />
  <parameter name="avalonSpec" value="2.0" />
  <parameter name="FIFO_WIDTH" value="8" />
  <parameter name="simInputCharacterStream" value="" />
  <parameter name="readIRQThreshold" value="0" />
  <parameter name="useRegistersForWriteBuffer" value="false" />
  <parameter name="useRegistersForReadBuffer" value="false" />
  <parameter name="simInteractiveOptions" value="NO_INTERACTIVE_WINDOWS" />
  <parameter name="HEX_READ_DEPTH_STR" value="64" />
  <parameter name="enableInteractiveOutput" value="false" />
  <parameter name="writeIRQThreshold" value="0" />
  <parameter name="RD_WIDTHU" value="6" />
  <parameter name="writeBufferDepth" value="64" />
  <parameter name="allowMultipleConnections" value="false" />
  <parameter name="printingMethod" value="false" />
  <parameter name="WR_WIDTHU" value="6" />
  <parameter name="legacySignalAllow" value="false" />
  <generatedFiles>
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_avalon_jtag_uart.sv"
       type="SYSTEM_VERILOG"
       attributes="TOP_LEVEL_FILE" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_avalon_jtag_uart_log_module.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_avalon_jtag_uart_scfifo_r.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_avalon_jtag_uart_scfifo_w.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_avalon_jtag_uart_sim_scfifo_r.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_avalon_jtag_uart_sim_scfifo_w.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_standard/24.1std/ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/altera_avalon_jtag_uart_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="sys" as="jtag_uart_0" />
  <messages>
   <message level="Debug" culprit="sys">queue size: 11 starting:altera_avalon_jtag_uart "submodules/altera_avalon_jtag_uart"</message>
   <message level="Info" culprit="jtag_uart_0"><![CDATA["<b>sys</b>" instantiated <b>altera_avalon_jtag_uart</b> "<b>jtag_uart_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_onchip_memory2:24.1:allowInSystemMemoryContentEditor=false,autoInitializationFileName=sys_onchip_memory2_0,blockType=AUTO,copyInitFile=false,dataWidth=32,dataWidth2=32,derived_enableDiffWidth=false,derived_gui_ram_block_type=Automatic,derived_init_file_name=sys_onchip_memory2_0.hex,derived_is_hardcopy=false,derived_set_addr_width=13,derived_set_addr_width2=13,derived_set_data_width=32,derived_set_data_width2=32,derived_singleClockOperation=false,deviceFamily=Cyclone 10 LP,deviceFeatures=COMPILER_SUPPORT 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 ANY_QFP 0 ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 HARDCOPY 0 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_HSPICE_WRITER_SUPPORT 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_18_BIT_MULTS 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 IFP_USE_LEGACY_IO_CHECKER 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_BARE_DIE 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_JZ_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_LTH_485_PIN 0 IS_SMI_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_REVE_SILICON 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M144K_MEMORY 0 M10K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_MIGRATABLE 0 NOT_LISTED 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_POF 0 NO_PIN_OUT 0 NO_RPE_SUPPORT 0 NO_TDC_SUPPORT 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORT_HIGH_SPEED_HPS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_CRC 1 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QMAP_IN_DEVELOPMENT 0 QFIT_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_OCT_AUTO_CALIBRATION 1 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1,dualPort=false,ecc_enabled=false,enPRInitMode=false,enableDiffWidth=false,initMemContent=true,initializationFileName=onchip_mem.hex,instanceID=NONE,memorySize=32768,readDuringWriteMode=DONT_CARE,resetrequest_enabled=true,simAllowMRAMContentsFile=false,simMemInitOnlyFilename=0,singleClockOperation=false,slave1Latency=1,slave2Latency=1,useNonDefaultInitFile=false,useShallowMemBlocks=false,writable=true"
   instancePathKey="sys:.:onchip_memory2_0"
   kind="altera_avalon_onchip_memory2"
   version="24.1"
   name="sys_onchip_memory2_0">
  <parameter name="derived_singleClockOperation" value="false" />
  <parameter name="derived_is_hardcopy" value="false" />
  <parameter
     name="deviceFeatures"
     value="COMPILER_SUPPORT 1 CELL_LEVEL_BACK_ANNOTATION_DISABLED 0 ANY_QFP 0 ADDRESS_STALL 1 ADVANCED_INFO 0 ALLOWS_COMPILING_OTHER_FAMILY_IP 1 GENERATE_DC_ON_CURRENT_WARNING_FOR_INTERNAL_CLAMPING_DIODE 0 DSP 0 DSP_SHIFTER_BLOCK 0 DUMP_ASM_LAB_BITS_FOR_POWER 1 EMUL 1 ENABLE_ADVANCED_IO_ANALYSIS_GUI_FEATURES 1 ENABLE_PIN_PLANNER 0 ENGINEERING_SAMPLE 0 EPCS 1 ESB 0 FAKE1 0 FAKE2 0 FAKE3 0 FAMILY_LEVEL_INSTALLATION_ONLY 1 FASTEST 0 FINAL_TIMING_MODEL 0 FITTER_USE_FALLING_EDGE_DELAY 0 FPP_COMPLETELY_PLACES_AND_ROUTES_PERIPHERY 0 HARDCOPY 0 HAS_MICROPROCESSOR 0 HAS_MIF_SMART_COMPILE_SUPPORT 1 HAS_MINMAX_TIMING_MODELING_SUPPORT 1 HAS_MIN_TIMING_ANALYSIS_SUPPORT 1 HAS_MUX_RESTRUCTURE_SUPPORT 1 HAS_NADDER_STYLE_CLOCKING 0 HAS_NADDER_STYLE_FF 0 HAS_NADDER_STYLE_LCELL_COMB 0 HAS_NEW_CDB_NAME_FOR_M20K_SCLR 0 HAS_NEW_HC_FLOW_SUPPORT 0 HAS_NEW_SERDES_MAX_RESOURCE_COUNT_REPORTING_SUPPORT 1 HAS_NEW_VPR_SUPPORT 1 HAS_NONSOCKET_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_NO_HARDBLOCK_PARTITION_SUPPORT 0 HAS_NO_JTAG_USERCODE_SUPPORT 0 HAS_OPERATING_SETTINGS_AND_CONDITIONS_REPORTING_SUPPORT 1 HAS_ACE_SUPPORT 1 HAS_ACTIVE_PARALLEL_FLASH_SUPPORT 0 HAS_ADJUSTABLE_OUTPUT_IO_TIMING_MEAS_POINT 0 HAS_ADVANCED_IO_INVERTED_CORNER 0 HAS_ADVANCED_IO_POWER_SUPPORT 1 HAS_ADVANCED_IO_TIMING_SUPPORT 1 HAS_ALM_SUPPORT 0 HAS_ATOM_AND_ROUTING_POWER_MODELED_TOGETHER 0 HAS_AUTO_DERIVE_CLOCK_UNCERTAINTY_SUPPORT 0 HAS_AUTO_FIT_SUPPORT 1 HAS_BALANCED_OPT_TECHNIQUE_SUPPORT 1 HAS_BENEFICIAL_SKEW_SUPPORT 1 HAS_BITLEVEL_DRIVE_STRENGTH_CONTROL 1 HAS_BSDL_FILE_GENERATION 1 HAS_CDB_RE_NETWORK_PRESERVATION_SUPPORT 0 HAS_CGA_SUPPORT 1 HAS_CHECK_NETLIST_SUPPORT 0 HAS_CLOCK_REGION_CHECKER_ENABLED 1 HAS_CORE_JUNCTION_TEMP_DERATING 0 HAS_CROSSTALK_SUPPORT 0 HAS_CUSTOM_REGION_SUPPORT 1 HAS_DAP_JTAG_FROM_HPS 0 HAS_DATA_DRIVEN_ACVQ_HSSI_SUPPORT 0 HAS_DDB_FDI_SUPPORT 0 HAS_DESIGN_ANALYZER_SUPPORT 1 HAS_DETAILED_IO_RAIL_POWER_MODEL 1 HAS_DETAILED_LEIM_STATIC_POWER_MODEL 1 HAS_DETAILED_LE_POWER_MODEL 1 HAS_DETAILED_ROUTING_MUX_STATIC_POWER_MODEL 1 HAS_DETAILED_THERMAL_CIRCUIT_PARAMETER_SUPPORT 1 HAS_DEVICE_MIGRATION_SUPPORT 1 HAS_DIAGONAL_MIGRATION_SUPPORT 0 HAS_EMIF_TOOLKIT_SUPPORT 0 HAS_ERROR_DETECTION_SUPPORT 0 HAS_FAMILY_VARIANT_MIGRATION_SUPPORT 0 HAS_FANOUT_FREE_NODE_SUPPORT 1 HAS_FAST_FIT_SUPPORT 1 HAS_FIT_NETLIST_OPT_RETIME_SUPPORT 1 HAS_FIT_NETLIST_OPT_SUPPORT 1 HAS_FITTER_ECO_SUPPORT 1 HAS_FORMAL_VERIFICATION_SUPPORT 1 HAS_FPGA_XCHANGE_SUPPORT 1 HAS_FSAC_LUTRAM_REGISTER_PACKING_SUPPORT 0 HAS_FULL_DAT_MIN_TIMING_SUPPORT 1 HAS_FULL_INCREMENTAL_DESIGN_SUPPORT 1 HAS_FUNCTIONAL_SIMULATION_SUPPORT 1 HAS_FUNCTIONAL_VERILOG_SIMULATION_SUPPORT 0 HAS_FUNCTIONAL_VHDL_SIMULATION_SUPPORT 0 HAS_GLITCH_FILTERING_SUPPORT 1 HAS_HARDCOPYII_SUPPORT 0 HAS_HC_READY_SUPPORT 0 HAS_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_HOLD_TIME_AVOIDANCE_ACROSS_CLOCK_SPINE_SUPPORT 1 HAS_HSSI_POWER_CALCULATOR 0 HAS_HSPICE_WRITER_SUPPORT 0 HAS_IBISO_WRITER_SUPPORT 0 HAS_ICD_DATA_IP 0 HAS_IDB_SUPPORT 1 HAS_INCREMENTAL_DAT_SUPPORT 1 HAS_INCREMENTAL_SYNTHESIS_SUPPORT 1 HAS_IO_ASSIGNMENT_ANALYSIS_SUPPORT 1 HAS_IO_DECODER 0 HAS_IO_PLACEMENT_OPTIMIZATION_SUPPORT 1 HAS_IO_PLACEMENT_USING_GEOMETRY_RULE 0 HAS_IO_PLACEMENT_USING_PHYSIC_RULE 0 HAS_IO_SMART_RECOMPILE_SUPPORT 0 HAS_JITTER_SUPPORT 1 HAS_JTAG_SLD_HUB_SUPPORT 1 HAS_LOGIC_LOCK_SUPPORT 1 HAS_PAD_LOCATION_ASSIGNMENT_SUPPORT 0 HAS_PASSIVE_PARALLEL_SUPPORT 0 HAS_PARTIAL_RECONFIG_SUPPORT 0 HAS_PDN_MODEL_STATUS 0 HAS_PHYSICAL_NETLIST_OUTPUT 0 HAS_PHYSICAL_DESIGN_PLANNER_SUPPORT 0 HAS_PHYSICAL_ROUTING_SUPPORT 0 HAS_PIN_SPECIFIC_VOLTAGE_SUPPORT 1 HAS_PLDM_REF_SUPPORT 1 HAS_POWER_BINNING_LIMITS_DATA 0 HAS_POWER_ESTIMATION_SUPPORT 1 HAS_PRELIMINARY_CLOCK_UNCERTAINTY_NUMBERS 0 HAS_PRE_FITTER_FPP_SUPPORT 0 HAS_PRE_FITTER_LUTRAM_NETLIST_CHECKER_ENABLED 0 HAS_PVA_SUPPORT 1 HAS_QUARTUS_HIERARCHICAL_DESIGN_SUPPORT 0 HAS_RAPID_RECOMPILE_SUPPORT 0 HAS_RCF_SUPPORT 1 HAS_RCF_SUPPORT_FOR_DEBUGGING 0 HAS_RED_BLACK_SEPARATION_SUPPORT 0 HAS_RE_LEVEL_TIMING_GRAPH_SUPPORT 1 HAS_RISEFALL_DELAY_SUPPORT 1 HAS_SIGNAL_PROBE_SUPPORT 1 HAS_SIGNAL_TAP_SUPPORT 1 HAS_SIMULATOR_SUPPORT 0 HAS_SPLIT_IO_SUPPORT 1 HAS_SPLIT_LC_SUPPORT 1 HAS_STRICT_PRESERVATION_SUPPORT 1 HAS_SYNTHESIS_ON_ATOMS 0 HAS_SYNTH_NETLIST_OPT_RETIME_SUPPORT 1 HAS_SYNTH_NETLIST_OPT_SUPPORT 1 HAS_SYNTH_FSYN_NETLIST_OPT_SUPPORT 1 HAS_TCL_FITTER_SUPPORT 0 HAS_TECHNOLOGY_MIGRATION_SUPPORT 0 HAS_TEMPLATED_REGISTER_PACKING_SUPPORT 1 HAS_TIME_BORROWING_SUPPORT 0 HAS_TIMING_DRIVEN_SYNTHESIS_SUPPORT 1 HAS_TIMING_INFO_SUPPORT 1 HAS_TIMING_OPERATING_CONDITIONS 1 HAS_TIMING_SIMULATION_SUPPORT 0 HAS_TITAN_BASED_MAC_REGISTER_PACKER_SUPPORT 0 HAS_U2B2_SUPPORT 0 HAS_USE_FITTER_INFO_SUPPORT 1 HAS_USER_HIGH_SPEED_LOW_POWER_TILE_SUPPORT 0 HAS_VCCPD_POWER_RAIL 0 HAS_VERTICAL_MIGRATION_SUPPORT 1 HAS_VIEWDRAW_SYMBOL_SUPPORT 0 HAS_VIO_SUPPORT 1 HAS_VIRTUAL_DEVICES 0 HAS_WYSIWYG_DFFEAS_SUPPORT 1 HAS_XIBISO_WRITER_SUPPORT 1 HAS_XIBISO2_WRITER_SUPPORT 0 HAS_18_BIT_MULTS 0 INCREMENTAL_DESIGN_SUPPORTS_COMPATIBLE_CONSTRAINTS 1 INSTALLED 0 INTERNAL_POF_SUPPORT_ENABLED 0 INTERNAL_USE_ONLY 0 IFP_USE_LEGACY_IO_CHECKER 0 ISSUE_MILITARY_TEMPERATURE_WARNING 0 IS_CONFIG_ROM 0 IS_BARE_DIE 0 IS_DEFAULT_FAMILY 0 IS_FOR_INTERNAL_TESTING_ONLY 0 IS_HARDCOPY_FAMILY 0 IS_HBGA_PACKAGE 0 IS_HIGH_CURRENT_PART 0 IS_JW_NEW_BINNING_PLAN 0 IS_JZ_NEW_BINNING_PLAN 0 IS_LOW_POWER_PART 0 IS_LTH_485_PIN 0 IS_SMI_PART 0 IS_SDM_ONLY_PACKAGE 0 IS_REVE_SILICON 0 LOAD_BLK_TYPE_DATA_FROM_ATOM_WYS_INFO 0 LVDS_IO 1 M144K_MEMORY 0 M10K_MEMORY 0 M20K_MEMORY 0 M4K_MEMORY 0 M512_MEMORY 0 M9K_MEMORY 1 MLAB_MEMORY 0 MRAM_MEMORY 0 NOT_MIGRATABLE 0 NOT_LISTED 0 NO_FITTER_DELAY_CACHE_GENERATED 0 NO_SUPPORT_FOR_LOGICLOCK_CONTENT_BACK_ANNOTATION 1 NO_SUPPORT_FOR_STA_CLOCK_UNCERTAINTY_CHECK 0 NO_POF 0 NO_PIN_OUT 0 NO_RPE_SUPPORT 0 NO_TDC_SUPPORT 0 SHOW_HIDDEN_FAMILY_IN_PROGRAMMER 0 STRICT_TIMING_DB_CHECKS 0 SUPPORT_HIGH_SPEED_HPS 0 SUPPORTS_1P0V_IOSTD 0 SUPPORTS_CRC 1 SUPPORTS_ADDITIONAL_OPTIONS_FOR_UNUSED_IO 0 SUPPORTS_GENERATION_OF_EARLY_POWER_ESTIMATOR_FILE 1 SUPPORTS_GLOBAL_SIGNAL_BACK_ANNOTATION 0 SUPPORTS_DIFFERENTIAL_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_DSP_BALANCING_BACK_ANNOTATION 0 SUPPORTS_HIPI_RETIMING 0 SUPPORTS_LICENSE_FREE_PARTIAL_RECONFIG 0 SUPPORTS_MAC_CHAIN_OUT_ADDER 0 SUPPORTS_NEW_BINNING_PLAN 0 SUPPORTS_SIGNALPROBE_REGISTER_PIPELINING 1 SUPPORTS_SINGLE_ENDED_AIOT_BOARD_TRACE_MODEL 1 SUPPORTS_RAM_PACKING_BACK_ANNOTATION 0 SUPPORTS_REG_PACKING_BACK_ANNOTATION 0 SUPPORTS_USER_MANUAL_LOGIC_DUPLICATION 1 SUPPORTS_VID 0 POSTMAP_BAK_DATABASE_EXPORT_ENABLED 1 POSTFIT_BAK_DATABASE_EXPORT_ENABLED 1 PROGRAMMER_ONLY 0 PROGRAMMER_SUPPORT 1 PVA_SUPPORTS_ONLY_SUBSET_OF_ATOMS 0 QMAP_IN_DEVELOPMENT 0 QFIT_IN_DEVELOPMENT 0 RAM_LOGICAL_NAME_CHECKING_IN_CUT_ENABLED 1 REPORTS_METASTABILITY_MTBF 1 REQUIRE_QUARTUS_HIERARCHICAL_DESIGN 0 REQUIRE_SPECIAL_HANDLING_FOR_LOCAL_LABLINE 1 REQUIRES_INSTALLATION_PATCH 0 REQUIRES_LIST_OF_TEMPERATURE_AND_VOLTAGE_OPERATING_CONDITIONS 1 RESERVES_SIGNAL_PROBE_PINS 0 RESOLVE_MAX_FANOUT_EARLY 1 RESOLVE_MAX_FANOUT_LATE 0 RESPECTS_FIXED_SIZED_LOCKED_LOCATION_LOGICLOCK 1 RESTRICTED_USER_SELECTION 0 RESTRICT_PARTIAL_RECONFIG 0 RISEFALL_SUPPORT_IS_HIDDEN 0 WYSIWYG_BUS_WIDTH_CHECKING_IN_CUT_ENABLED 1 TMV_RUN_CUSTOMIZABLE_VIEWER 1 TMV_RUN_INTERNAL_DETAILS 1 TMV_RUN_INTERNAL_DETAILS_ON_IO 0 TMV_RUN_INTERNAL_DETAILS_ON_IOBUF 1 TMV_RUN_INTERNAL_DETAILS_ON_LCELL 0 TMV_RUN_INTERNAL_DETAILS_ON_LRAM 0 TRANSCEIVER_3G_BLOCK 0 TRANSCEIVER_6G_BLOCK 0 USES_ACV_FOR_FLED 1 USES_ADB_FOR_BACK_ANNOTATION 1 USES_ALTERA_LNSIM 0 USES_ASIC_ROUTING_POWER_CALCULATOR 0 USES_DATA_DRIVEN_PLL_COMPUTATION_UTIL 1 USES_DEV 1 USES_ICP_FOR_ECO_FITTER 0 USES_LIBERTY_TIMING 0 USES_NETWORK_ROUTING_POWER_CALCULATOR 0 USES_PART_INFO_FOR_DISPLAYING_CORE_VOLTAGE_VALUE 0 USES_POWER_SIGNAL_ACTIVITIES 1 USES_PVAFAM2 0 USES_SECOND_GENERATION_PART_INFO 0 USES_SECOND_GENERATION_POWER_ANALYZER 0 USES_THIRD_GENERATION_TIMING_MODELS_TIS 1 USES_U2B2_TIMING_MODELS 0 USES_XML_FORMAT_FOR_EMIF_PIN_MAP_FILE 0 USE_OCT_AUTO_CALIBRATION 1 USE_ADVANCED_IO_POWER_BY_DEFAULT 1 USE_ADVANCED_IO_TIMING_BY_DEFAULT 1 USE_BASE_FAMILY_DDB_PATH 0 USE_RELAX_IO_ASSIGNMENT_RULES 0 USE_RISEFALL_ONLY 1 USE_SEPARATE_LIST_FOR_TECH_MIGRATION 0 USE_SINGLE_COMPILER_PASS_PLL_MIF_FILE_WRITER 1 USE_TITAN_IO_BASED_IO_REGISTER_PACKER_UTIL 0 USING_28NM_OR_OLDER_TIMING_METHODOLOGY 1" />
  <parameter name="autoInitializationFileName" value="sys_onchip_memory2_0" />
  <parameter name="derived_gui_ram_block_type" value="Automatic" />
  <parameter name="enPRInitMode" value="false" />
  <parameter name="useShallowMemBlocks" value="false" />
  <parameter name="writable" value="true" />
  <parameter name="dualPort" value="false" />
  <parameter name="derived_set_addr_width2" value="13" />
  <parameter name="dataWidth" value="32" />
  <parameter name="allowInSystemMemoryContentEditor" value="false" />
  <parameter name="derived_set_addr_width" value="13" />
  <parameter name="derived_init_file_name" value="sys_onchip_memory2_0.hex" />
  <parameter name="initializationFileName" value="onchip_mem.hex" />
  <parameter name="singleClockOperation" value="false" />
  <parameter name="derived_set_data_width2" value="32" />
  <parameter name="readDuringWriteMode" value="DONT_CARE" />
  <parameter name="blockType" value="AUTO" />
  <parameter name="derived_enableDiffWidth" value="false" />
  <parameter name="useNonDefaultInitFile" value="false" />
  <parameter name="resetrequest_enabled" value="true" />
  <parameter name="simMemInitOnlyFilename" value="0" />
  <parameter name="copyInitFile" value="false" />
  <parameter name="deviceFamily" value="Cyclone 10 LP" />
  <parameter name="simAllowMRAMContentsFile" value="false" />
  <parameter name="ecc_enabled" value="false" />
  <parameter name="derived_set_data_width" value="32" />
  <parameter name="instanceID" value="NONE" />
  <parameter name="memorySize" value="32768" />
  <parameter name="dataWidth2" value="32" />
  <parameter name="enableDiffWidth" value="false" />
  <parameter name="initMemContent" value="true" />
  <parameter name="slave1Latency" value="1" />
  <parameter name="slave2Latency" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/sys_onchip_memory2_0.hex"
       type="HEX"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/sys_onchip_memory2_0.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_standard/24.1std/ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/altera_avalon_onchip_memory2_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="sys" as="onchip_memory2_0" />
  <messages>
   <message level="Debug" culprit="sys">queue size: 10 starting:altera_avalon_onchip_memory2 "submodules/sys_onchip_memory2_0"</message>
   <message level="Info" culprit="onchip_memory2_0">Starting RTL generation for module 'sys_onchip_memory2_0'</message>
   <message level="Info" culprit="onchip_memory2_0"><![CDATA[  Generation command is [exec cmd /c {set LC_ALL=C&& D:/intelfpga_standard/24.1std/quartus/bin64/perl/bin/perl.exe -I D:/intelfpga_standard/24.1std/quartus/bin64/perl/lib -I D:/intelfpga_standard/24.1std/quartus/sopc_builder/bin/europa -I D:/intelfpga_standard/24.1std/quartus/sopc_builder/bin -I D:/intelfpga_standard/24.1std/quartus/../ip/altera/sopc_builder_ip/common -I D:/intelfpga_standard/24.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- D:/intelfpga_standard/24.1std/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=sys_onchip_memory2_0 --dir=C:/Users/ROSDIA~1/AppData/Local/Temp/alt0187_6890490887042862529.dir/0004_onchip_memory2_0_gen/ --quartus_dir=D:/intelfpga_standard/24.1std/quartus --verilog --config=C:/Users/ROSDIA~1/AppData/Local/Temp/alt0187_6890490887042862529.dir/0004_onchip_memory2_0_gen//sys_onchip_memory2_0_component_configuration.pl --do_build_sim=0}]]]></message>
   <message level="Info" culprit="onchip_memory2_0">Done RTL generation for module 'sys_onchip_memory2_0'</message>
   <message level="Info" culprit="onchip_memory2_0"><![CDATA["<b>sys</b>" instantiated <b>altera_avalon_onchip_memory2</b> "<b>onchip_memory2_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_mm_interconnect:24.1:AUTO_DEVICE=10CL025YU256I7G,AUTO_DEVICE_FAMILY=Cyclone 10 LP,AUTO_DEVICE_SPEEDGRADE=,COMPOSE_CONTENTS=add_instance {intel_niosv_m_0_data_manager_translator} {altera_merlin_master_translator};set_instance_parameter_value {intel_niosv_m_0_data_manager_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {intel_niosv_m_0_data_manager_translator} {AV_DATA_W} {32};set_instance_parameter_value {intel_niosv_m_0_data_manager_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {intel_niosv_m_0_data_manager_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {intel_niosv_m_0_data_manager_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {intel_niosv_m_0_data_manager_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {intel_niosv_m_0_data_manager_translator} {AV_READLATENCY} {0};set_instance_parameter_value {intel_niosv_m_0_data_manager_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {intel_niosv_m_0_data_manager_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {intel_niosv_m_0_data_manager_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {intel_niosv_m_0_data_manager_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {intel_niosv_m_0_data_manager_translator} {USE_READDATA} {1};set_instance_parameter_value {intel_niosv_m_0_data_manager_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {intel_niosv_m_0_data_manager_translator} {USE_READ} {1};set_instance_parameter_value {intel_niosv_m_0_data_manager_translator} {USE_WRITE} {1};set_instance_parameter_value {intel_niosv_m_0_data_manager_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {intel_niosv_m_0_data_manager_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {intel_niosv_m_0_data_manager_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {intel_niosv_m_0_data_manager_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {intel_niosv_m_0_data_manager_translator} {USE_ADDRESS} {1};set_instance_parameter_value {intel_niosv_m_0_data_manager_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {intel_niosv_m_0_data_manager_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {intel_niosv_m_0_data_manager_translator} {USE_CLKEN} {0};set_instance_parameter_value {intel_niosv_m_0_data_manager_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {intel_niosv_m_0_data_manager_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {intel_niosv_m_0_data_manager_translator} {USE_LOCK} {0};set_instance_parameter_value {intel_niosv_m_0_data_manager_translator} {USE_READRESPONSE} {1};set_instance_parameter_value {intel_niosv_m_0_data_manager_translator} {USE_WRITERESPONSE} {1};set_instance_parameter_value {intel_niosv_m_0_data_manager_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {intel_niosv_m_0_data_manager_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {intel_niosv_m_0_data_manager_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {intel_niosv_m_0_data_manager_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {intel_niosv_m_0_data_manager_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {intel_niosv_m_0_data_manager_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {intel_niosv_m_0_data_manager_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {intel_niosv_m_0_data_manager_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {intel_niosv_m_0_data_manager_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {intel_niosv_m_0_data_manager_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {intel_niosv_m_0_data_manager_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {intel_niosv_m_0_data_manager_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {intel_niosv_m_0_data_manager_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {intel_niosv_m_0_data_manager_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {intel_niosv_m_0_data_manager_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {intel_niosv_m_0_data_manager_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {intel_niosv_m_0_data_manager_translator} {SYNC_RESET} {0};add_instance {intel_niosv_m_0_instruction_manager_translator} {altera_merlin_master_translator};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_translator} {AV_DATA_W} {32};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_translator} {AV_READLATENCY} {0};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_translator} {USE_READDATA} {1};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_translator} {USE_READ} {1};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_translator} {USE_WRITE} {0};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_translator} {USE_ADDRESS} {1};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_translator} {USE_CLKEN} {0};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_translator} {USE_LOCK} {0};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_translator} {USE_READRESPONSE} {1};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_translator} {SYNC_RESET} {0};add_instance {jtag_uart_0_avalon_jtag_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_READ} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {hyperram_controller_0_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {hyperram_controller_0_csr_translator} {AV_ADDRESS_W} {10};set_instance_parameter_value {hyperram_controller_0_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {hyperram_controller_0_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {hyperram_controller_0_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {hyperram_controller_0_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {hyperram_controller_0_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {hyperram_controller_0_csr_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {hyperram_controller_0_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {hyperram_controller_0_csr_translator} {AV_READLATENCY} {0};set_instance_parameter_value {hyperram_controller_0_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {hyperram_controller_0_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {hyperram_controller_0_csr_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {hyperram_controller_0_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {hyperram_controller_0_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {hyperram_controller_0_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {hyperram_controller_0_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {hyperram_controller_0_csr_translator} {USE_READ} {1};set_instance_parameter_value {hyperram_controller_0_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {hyperram_controller_0_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {hyperram_controller_0_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {hyperram_controller_0_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {hyperram_controller_0_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {hyperram_controller_0_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {hyperram_controller_0_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {hyperram_controller_0_csr_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {hyperram_controller_0_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {hyperram_controller_0_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {hyperram_controller_0_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {hyperram_controller_0_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {hyperram_controller_0_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {hyperram_controller_0_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {hyperram_controller_0_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {hyperram_controller_0_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {hyperram_controller_0_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {hyperram_controller_0_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {hyperram_controller_0_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {hyperram_controller_0_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {hyperram_controller_0_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {hyperram_controller_0_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {hyperram_controller_0_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {hyperram_controller_0_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {hyperram_controller_0_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {4};set_instance_parameter_value {hyperram_controller_0_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {hyperram_controller_0_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {hyperram_controller_0_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {hyperram_controller_0_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {hyperram_controller_0_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {hyperram_controller_0_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {hyperram_controller_0_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {hyperram_controller_0_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {hyperram_controller_0_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {hyperram_controller_0_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {hyperram_controller_0_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {intel_niosv_m_0_dm_agent_translator} {altera_merlin_slave_translator};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {AV_ADDRESS_W} {16};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {AV_DATA_W} {32};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {UAV_DATA_W} {32};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {AV_READLATENCY} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {USE_READDATA} {1};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {USE_READ} {1};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {USE_WRITE} {1};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {USE_ADDRESS} {1};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {USE_LOCK} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {2};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {hyperram_controller_0_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {hyperram_controller_0_s0_translator} {AV_ADDRESS_W} {22};set_instance_parameter_value {hyperram_controller_0_s0_translator} {AV_DATA_W} {32};set_instance_parameter_value {hyperram_controller_0_s0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {hyperram_controller_0_s0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {hyperram_controller_0_s0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {hyperram_controller_0_s0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {hyperram_controller_0_s0_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {hyperram_controller_0_s0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {hyperram_controller_0_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {hyperram_controller_0_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {hyperram_controller_0_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {hyperram_controller_0_s0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {hyperram_controller_0_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {hyperram_controller_0_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {hyperram_controller_0_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {hyperram_controller_0_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {hyperram_controller_0_s0_translator} {USE_READ} {1};set_instance_parameter_value {hyperram_controller_0_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {hyperram_controller_0_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {hyperram_controller_0_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {hyperram_controller_0_s0_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {hyperram_controller_0_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {hyperram_controller_0_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {hyperram_controller_0_s0_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {hyperram_controller_0_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {hyperram_controller_0_s0_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {hyperram_controller_0_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {hyperram_controller_0_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {hyperram_controller_0_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {hyperram_controller_0_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {hyperram_controller_0_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {hyperram_controller_0_s0_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {hyperram_controller_0_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {hyperram_controller_0_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {hyperram_controller_0_s0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {hyperram_controller_0_s0_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {hyperram_controller_0_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {hyperram_controller_0_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {hyperram_controller_0_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {hyperram_controller_0_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {hyperram_controller_0_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {hyperram_controller_0_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {4};set_instance_parameter_value {hyperram_controller_0_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {hyperram_controller_0_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {hyperram_controller_0_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {hyperram_controller_0_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {hyperram_controller_0_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {hyperram_controller_0_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {hyperram_controller_0_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {hyperram_controller_0_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {hyperram_controller_0_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {hyperram_controller_0_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {hyperram_controller_0_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {onchip_memory2_0_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_ADDRESS_W} {13};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_READ} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {intel_niosv_m_0_timer_sw_agent_translator} {altera_merlin_slave_translator};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {AV_ADDRESS_W} {6};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {AV_DATA_W} {32};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {UAV_DATA_W} {32};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {AV_READLATENCY} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {USE_READDATA} {1};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {USE_READ} {1};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {USE_WRITE} {1};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {USE_ADDRESS} {1};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {USE_LOCK} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {2};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {intel_niosv_m_0_data_manager_agent} {altera_merlin_master_agent};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {PKT_QOS_H} {86};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {PKT_QOS_L} {86};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {PKT_DATA_SIDEBAND_H} {84};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {PKT_DATA_SIDEBAND_L} {84};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {PKT_ADDR_SIDEBAND_H} {83};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {PKT_ADDR_SIDEBAND_L} {83};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {PKT_BURST_TYPE_H} {82};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {PKT_BURST_TYPE_L} {81};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {PKT_CACHE_H} {100};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {PKT_CACHE_L} {97};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {PKT_THREAD_ID_H} {93};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {PKT_THREAD_ID_L} {93};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {PKT_PROTECTION_H} {96};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {PKT_PROTECTION_L} {94};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {PKT_DATA_H} {31};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {PKT_DATA_L} {0};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {PKT_DEST_ID_H} {92};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {ST_DATA_W} {106};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;jtag_uart_0_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000002031040&quot;
   end=&quot;0x00000000002031048&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;hyperram_controller_0_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000002030000&quot;
   end=&quot;0x00000000002031000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;intel_niosv_m_0_dm_agent_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000002010000&quot;
   end=&quot;0x00000000002020000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;hyperram_controller_0_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000001000000&quot;
   end=&quot;0x00000000002000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;onchip_memory2_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000002028000&quot;
   end=&quot;0x00000000002030000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;intel_niosv_m_0_timer_sw_agent_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000002031000&quot;
   end=&quot;0x00000000002031040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {ID} {0};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {CACHE_VALUE} {0};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {USE_READRESPONSE} {1};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {USE_WRITERESPONSE} {1};add_instance {intel_niosv_m_0_instruction_manager_agent} {altera_merlin_master_agent};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {PKT_QOS_H} {86};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {PKT_QOS_L} {86};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {PKT_DATA_SIDEBAND_H} {84};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {PKT_DATA_SIDEBAND_L} {84};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {PKT_ADDR_SIDEBAND_H} {83};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {PKT_ADDR_SIDEBAND_L} {83};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {PKT_BURST_TYPE_H} {82};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {PKT_BURST_TYPE_L} {81};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {PKT_CACHE_H} {100};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {PKT_CACHE_L} {97};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {PKT_THREAD_ID_H} {93};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {PKT_THREAD_ID_L} {93};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {PKT_PROTECTION_H} {96};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {PKT_PROTECTION_L} {94};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {PKT_DATA_H} {31};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {PKT_DATA_L} {0};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {PKT_DEST_ID_H} {92};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {ST_DATA_W} {106};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;onchip_memory2_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000002028000&quot;
   end=&quot;0x00000000002030000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;intel_niosv_m_0_dm_agent_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000002010000&quot;
   end=&quot;0x00000000002020000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;hyperram_controller_0_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000001000000&quot;
   end=&quot;0x00000000002000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {ID} {1};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {CACHE_VALUE} {0};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {USE_READRESPONSE} {1};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {USE_WRITERESPONSE} {0};add_instance {jtag_uart_0_avalon_jtag_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_PROTECTION_H} {96};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_PROTECTION_L} {94};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_DEST_ID_H} {92};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {ST_DATA_W} {106};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {ID} {4};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {ECC_ENABLE} {0};add_instance {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {hyperram_controller_0_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {hyperram_controller_0_csr_agent} {PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {hyperram_controller_0_csr_agent} {PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {hyperram_controller_0_csr_agent} {PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {hyperram_controller_0_csr_agent} {PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {hyperram_controller_0_csr_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {hyperram_controller_0_csr_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {hyperram_controller_0_csr_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {hyperram_controller_0_csr_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {hyperram_controller_0_csr_agent} {PKT_PROTECTION_H} {96};set_instance_parameter_value {hyperram_controller_0_csr_agent} {PKT_PROTECTION_L} {94};set_instance_parameter_value {hyperram_controller_0_csr_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {hyperram_controller_0_csr_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {hyperram_controller_0_csr_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {hyperram_controller_0_csr_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {hyperram_controller_0_csr_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {hyperram_controller_0_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {hyperram_controller_0_csr_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {hyperram_controller_0_csr_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {hyperram_controller_0_csr_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {hyperram_controller_0_csr_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {hyperram_controller_0_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {hyperram_controller_0_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {hyperram_controller_0_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {hyperram_controller_0_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {hyperram_controller_0_csr_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {hyperram_controller_0_csr_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {hyperram_controller_0_csr_agent} {PKT_DEST_ID_H} {92};set_instance_parameter_value {hyperram_controller_0_csr_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {hyperram_controller_0_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {hyperram_controller_0_csr_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {hyperram_controller_0_csr_agent} {ST_DATA_W} {106};set_instance_parameter_value {hyperram_controller_0_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {hyperram_controller_0_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {hyperram_controller_0_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {hyperram_controller_0_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {hyperram_controller_0_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {hyperram_controller_0_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {hyperram_controller_0_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {hyperram_controller_0_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {hyperram_controller_0_csr_agent} {ID} {0};set_instance_parameter_value {hyperram_controller_0_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {hyperram_controller_0_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {hyperram_controller_0_csr_agent} {ECC_ENABLE} {0};add_instance {hyperram_controller_0_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {hyperram_controller_0_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {hyperram_controller_0_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {hyperram_controller_0_csr_agent_rsp_fifo} {FIFO_DEPTH} {5};set_instance_parameter_value {hyperram_controller_0_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {hyperram_controller_0_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {hyperram_controller_0_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {hyperram_controller_0_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {hyperram_controller_0_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {hyperram_controller_0_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {hyperram_controller_0_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {hyperram_controller_0_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {hyperram_controller_0_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {hyperram_controller_0_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {hyperram_controller_0_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {hyperram_controller_0_csr_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {hyperram_controller_0_csr_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {hyperram_controller_0_csr_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {hyperram_controller_0_csr_agent_rdata_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {hyperram_controller_0_csr_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {hyperram_controller_0_csr_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {hyperram_controller_0_csr_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {hyperram_controller_0_csr_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {hyperram_controller_0_csr_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {hyperram_controller_0_csr_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {hyperram_controller_0_csr_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {hyperram_controller_0_csr_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {hyperram_controller_0_csr_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {hyperram_controller_0_csr_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {hyperram_controller_0_csr_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {intel_niosv_m_0_dm_agent_agent} {altera_merlin_slave_agent};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent} {PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent} {PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent} {PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent} {PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent} {PKT_PROTECTION_H} {96};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent} {PKT_PROTECTION_L} {94};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent} {PKT_DATA_H} {31};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent} {PKT_DATA_L} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent} {PKT_DEST_ID_H} {92};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent} {ST_DATA_W} {106};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent} {ID} {2};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent} {ECC_ENABLE} {0};add_instance {intel_niosv_m_0_dm_agent_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent_rsp_fifo} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent_rsp_fifo} {FIFO_DEPTH} {3};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {intel_niosv_m_0_dm_agent_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent_rdata_fifo} {FIFO_DEPTH} {3};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {hyperram_controller_0_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {hyperram_controller_0_s0_agent} {PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {hyperram_controller_0_s0_agent} {PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {hyperram_controller_0_s0_agent} {PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {hyperram_controller_0_s0_agent} {PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {hyperram_controller_0_s0_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {hyperram_controller_0_s0_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {hyperram_controller_0_s0_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {hyperram_controller_0_s0_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {hyperram_controller_0_s0_agent} {PKT_PROTECTION_H} {96};set_instance_parameter_value {hyperram_controller_0_s0_agent} {PKT_PROTECTION_L} {94};set_instance_parameter_value {hyperram_controller_0_s0_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {hyperram_controller_0_s0_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {hyperram_controller_0_s0_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {hyperram_controller_0_s0_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {hyperram_controller_0_s0_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {hyperram_controller_0_s0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {hyperram_controller_0_s0_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {hyperram_controller_0_s0_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {hyperram_controller_0_s0_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {hyperram_controller_0_s0_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {hyperram_controller_0_s0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {hyperram_controller_0_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {hyperram_controller_0_s0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {hyperram_controller_0_s0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {hyperram_controller_0_s0_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {hyperram_controller_0_s0_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {hyperram_controller_0_s0_agent} {PKT_DEST_ID_H} {92};set_instance_parameter_value {hyperram_controller_0_s0_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {hyperram_controller_0_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {hyperram_controller_0_s0_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {hyperram_controller_0_s0_agent} {ST_DATA_W} {106};set_instance_parameter_value {hyperram_controller_0_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {hyperram_controller_0_s0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {hyperram_controller_0_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {hyperram_controller_0_s0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {hyperram_controller_0_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {hyperram_controller_0_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {hyperram_controller_0_s0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {hyperram_controller_0_s0_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {hyperram_controller_0_s0_agent} {ID} {1};set_instance_parameter_value {hyperram_controller_0_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {hyperram_controller_0_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {hyperram_controller_0_s0_agent} {ECC_ENABLE} {0};add_instance {hyperram_controller_0_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {hyperram_controller_0_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {hyperram_controller_0_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {hyperram_controller_0_s0_agent_rsp_fifo} {FIFO_DEPTH} {5};set_instance_parameter_value {hyperram_controller_0_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {hyperram_controller_0_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {hyperram_controller_0_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {hyperram_controller_0_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {hyperram_controller_0_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {hyperram_controller_0_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {hyperram_controller_0_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {hyperram_controller_0_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {hyperram_controller_0_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {hyperram_controller_0_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {hyperram_controller_0_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {hyperram_controller_0_s0_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {hyperram_controller_0_s0_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {hyperram_controller_0_s0_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {hyperram_controller_0_s0_agent_rdata_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {hyperram_controller_0_s0_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {hyperram_controller_0_s0_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {hyperram_controller_0_s0_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {hyperram_controller_0_s0_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {hyperram_controller_0_s0_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {hyperram_controller_0_s0_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {hyperram_controller_0_s0_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {hyperram_controller_0_s0_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {hyperram_controller_0_s0_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {hyperram_controller_0_s0_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {hyperram_controller_0_s0_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {onchip_memory2_0_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_PROTECTION_H} {96};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_PROTECTION_L} {94};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_DEST_ID_H} {92};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {onchip_memory2_0_s1_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {onchip_memory2_0_s1_agent} {ST_DATA_W} {106};set_instance_parameter_value {onchip_memory2_0_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {onchip_memory2_0_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {onchip_memory2_0_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {onchip_memory2_0_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {onchip_memory2_0_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {onchip_memory2_0_s1_agent} {ID} {5};set_instance_parameter_value {onchip_memory2_0_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {ECC_ENABLE} {0};add_instance {onchip_memory2_0_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {intel_niosv_m_0_timer_sw_agent_agent} {altera_merlin_slave_agent};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent} {PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent} {PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent} {PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent} {PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent} {PKT_PROTECTION_H} {96};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent} {PKT_PROTECTION_L} {94};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent} {PKT_DATA_H} {31};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent} {PKT_DATA_L} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent} {PKT_DEST_ID_H} {92};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent} {ST_DATA_W} {106};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent} {ID} {3};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent} {ECC_ENABLE} {0};add_instance {intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo} {FIFO_DEPTH} {3};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo} {FIFO_DEPTH} {3};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {1 2 5 0 3 4 };set_instance_parameter_value {router} {CHANNEL_ID} {001000 000100 010000 000010 100000 000001 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both both both both both };set_instance_parameter_value {router} {START_ADDRESS} {0x1000000 0x2010000 0x2028000 0x2030000 0x2031000 0x2031040 };set_instance_parameter_value {router} {END_ADDRESS} {0x2000000 0x2020000 0x2030000 0x2031000 0x2031040 0x2031048 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {67};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {96};set_instance_parameter_value {router} {PKT_PROTECTION_L} {94};set_instance_parameter_value {router} {PKT_DEST_ID_H} {92};set_instance_parameter_value {router} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router} {PKT_TRANS_READ} {71};set_instance_parameter_value {router} {ST_DATA_W} {106};set_instance_parameter_value {router} {ST_CHANNEL_W} {6};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {3};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {1};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {1 2 5 };set_instance_parameter_value {router_001} {CHANNEL_ID} {010 001 100 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both both both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x1000000 0x2010000 0x2028000 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x2000000 0x2020000 0x2030000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {67};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {96};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {94};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {92};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_001} {ST_DATA_W} {106};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {1};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {67};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {96};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {94};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {92};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_002} {ST_DATA_W} {106};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {67};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {96};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {94};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {92};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_003} {ST_DATA_W} {106};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_004} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {67};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {96};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {94};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {92};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_004} {ST_DATA_W} {106};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_005} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {67};set_instance_parameter_value {router_005} {PKT_ADDR_L} {36};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {96};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {94};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {92};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_005} {ST_DATA_W} {106};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_006} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {67};set_instance_parameter_value {router_006} {PKT_ADDR_L} {36};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {96};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {94};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {92};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_006} {ST_DATA_W} {106};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {0 };set_instance_parameter_value {router_007} {CHANNEL_ID} {1 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_007} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {67};set_instance_parameter_value {router_007} {PKT_ADDR_L} {36};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {96};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {94};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {92};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_007} {ST_DATA_W} {106};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_007} {DECODER_TYPE} {1};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};add_instance {intel_niosv_m_0_data_manager_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {intel_niosv_m_0_data_manager_limiter} {PKT_DEST_ID_H} {92};set_instance_parameter_value {intel_niosv_m_0_data_manager_limiter} {PKT_DEST_ID_L} {90};set_instance_parameter_value {intel_niosv_m_0_data_manager_limiter} {PKT_SRC_ID_H} {89};set_instance_parameter_value {intel_niosv_m_0_data_manager_limiter} {PKT_SRC_ID_L} {87};set_instance_parameter_value {intel_niosv_m_0_data_manager_limiter} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {intel_niosv_m_0_data_manager_limiter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {intel_niosv_m_0_data_manager_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {intel_niosv_m_0_data_manager_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {intel_niosv_m_0_data_manager_limiter} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {intel_niosv_m_0_data_manager_limiter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {intel_niosv_m_0_data_manager_limiter} {PKT_THREAD_ID_H} {93};set_instance_parameter_value {intel_niosv_m_0_data_manager_limiter} {PKT_THREAD_ID_L} {93};set_instance_parameter_value {intel_niosv_m_0_data_manager_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {intel_niosv_m_0_data_manager_limiter} {MAX_OUTSTANDING_RESPONSES} {4};set_instance_parameter_value {intel_niosv_m_0_data_manager_limiter} {PIPELINED} {0};set_instance_parameter_value {intel_niosv_m_0_data_manager_limiter} {ST_DATA_W} {106};set_instance_parameter_value {intel_niosv_m_0_data_manager_limiter} {ST_CHANNEL_W} {6};set_instance_parameter_value {intel_niosv_m_0_data_manager_limiter} {VALID_WIDTH} {6};set_instance_parameter_value {intel_niosv_m_0_data_manager_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {intel_niosv_m_0_data_manager_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {intel_niosv_m_0_data_manager_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {intel_niosv_m_0_data_manager_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {intel_niosv_m_0_data_manager_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {intel_niosv_m_0_data_manager_limiter} {REORDER} {0};add_instance {intel_niosv_m_0_instruction_manager_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_limiter} {PKT_DEST_ID_H} {92};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_limiter} {PKT_DEST_ID_L} {90};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_limiter} {PKT_SRC_ID_H} {89};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_limiter} {PKT_SRC_ID_L} {87};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_limiter} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_limiter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_limiter} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_limiter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_limiter} {PKT_THREAD_ID_H} {93};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_limiter} {PKT_THREAD_ID_L} {93};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_limiter} {MAX_OUTSTANDING_RESPONSES} {4};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_limiter} {PIPELINED} {0};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_limiter} {ST_DATA_W} {106};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_limiter} {ST_CHANNEL_W} {6};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_limiter} {VALID_WIDTH} {6};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_limiter} {REORDER} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {106};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {6};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {6};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {106};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {3};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {6};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {106};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {106};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {106};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {106};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {106};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_005} {ST_DATA_W} {106};set_instance_parameter_value {cmd_mux_005} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_mux_005} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_005} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_005} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {106};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {106};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {106};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {106};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {106};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_005} {ST_DATA_W} {106};set_instance_parameter_value {rsp_demux_005} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_demux_005} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {106};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {6};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {106};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {3};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {intel_niosv_m_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {intel_niosv_m_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {intel_niosv_m_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {intel_niosv_m_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {intel_niosv_m_0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {hyperram_controller_0_reset_controller_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {hyperram_controller_0_reset_controller_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {hyperram_controller_0_reset_controller_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {hyperram_controller_0_reset_controller_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {hyperram_controller_0_reset_controller_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {hyperram_controller_0_csr_translator_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {hyperram_controller_0_csr_translator_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {hyperram_controller_0_csr_translator_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {hyperram_controller_0_csr_translator_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {hyperram_controller_0_csr_translator_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {hyperram_controller_0_coreclk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {hyperram_controller_0_coreclk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {hyperram_controller_0_coreclk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {intel_niosv_m_0_data_manager_translator.avalon_universal_master_0} {intel_niosv_m_0_data_manager_agent.av} {avalon};set_connection_parameter_value {intel_niosv_m_0_data_manager_translator.avalon_universal_master_0/intel_niosv_m_0_data_manager_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {intel_niosv_m_0_data_manager_translator.avalon_universal_master_0/intel_niosv_m_0_data_manager_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {intel_niosv_m_0_data_manager_translator.avalon_universal_master_0/intel_niosv_m_0_data_manager_agent.av} {defaultConnection} {false};add_connection {intel_niosv_m_0_instruction_manager_translator.avalon_universal_master_0} {intel_niosv_m_0_instruction_manager_agent.av} {avalon};set_connection_parameter_value {intel_niosv_m_0_instruction_manager_translator.avalon_universal_master_0/intel_niosv_m_0_instruction_manager_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {intel_niosv_m_0_instruction_manager_translator.avalon_universal_master_0/intel_niosv_m_0_instruction_manager_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {intel_niosv_m_0_instruction_manager_translator.avalon_universal_master_0/intel_niosv_m_0_instruction_manager_agent.av} {defaultConnection} {false};add_connection {jtag_uart_0_avalon_jtag_slave_agent.m0} {jtag_uart_0_avalon_jtag_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {jtag_uart_0_avalon_jtag_slave_agent.m0/jtag_uart_0_avalon_jtag_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {jtag_uart_0_avalon_jtag_slave_agent.m0/jtag_uart_0_avalon_jtag_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {jtag_uart_0_avalon_jtag_slave_agent.m0/jtag_uart_0_avalon_jtag_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {jtag_uart_0_avalon_jtag_slave_agent.rf_source} {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo.out} {jtag_uart_0_avalon_jtag_slave_agent.rf_sink} {avalon_streaming};add_connection {jtag_uart_0_avalon_jtag_slave_agent.rdata_fifo_src} {jtag_uart_0_avalon_jtag_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {jtag_uart_0_avalon_jtag_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/jtag_uart_0_avalon_jtag_slave_agent.cp} {qsys_mm.command};add_connection {hyperram_controller_0_csr_agent.m0} {hyperram_controller_0_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {hyperram_controller_0_csr_agent.m0/hyperram_controller_0_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {hyperram_controller_0_csr_agent.m0/hyperram_controller_0_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {hyperram_controller_0_csr_agent.m0/hyperram_controller_0_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {hyperram_controller_0_csr_agent.rf_source} {hyperram_controller_0_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {hyperram_controller_0_csr_agent_rsp_fifo.out} {hyperram_controller_0_csr_agent.rf_sink} {avalon_streaming};add_connection {hyperram_controller_0_csr_agent.rdata_fifo_src} {hyperram_controller_0_csr_agent_rdata_fifo.in} {avalon_streaming};add_connection {hyperram_controller_0_csr_agent_rdata_fifo.out} {hyperram_controller_0_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {hyperram_controller_0_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/hyperram_controller_0_csr_agent.cp} {qsys_mm.command};add_connection {intel_niosv_m_0_dm_agent_agent.m0} {intel_niosv_m_0_dm_agent_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {intel_niosv_m_0_dm_agent_agent.m0/intel_niosv_m_0_dm_agent_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {intel_niosv_m_0_dm_agent_agent.m0/intel_niosv_m_0_dm_agent_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {intel_niosv_m_0_dm_agent_agent.m0/intel_niosv_m_0_dm_agent_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {intel_niosv_m_0_dm_agent_agent.rf_source} {intel_niosv_m_0_dm_agent_agent_rsp_fifo.in} {avalon_streaming};add_connection {intel_niosv_m_0_dm_agent_agent_rsp_fifo.out} {intel_niosv_m_0_dm_agent_agent.rf_sink} {avalon_streaming};add_connection {intel_niosv_m_0_dm_agent_agent.rdata_fifo_src} {intel_niosv_m_0_dm_agent_agent_rdata_fifo.in} {avalon_streaming};add_connection {intel_niosv_m_0_dm_agent_agent_rdata_fifo.out} {intel_niosv_m_0_dm_agent_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_002.src} {intel_niosv_m_0_dm_agent_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/intel_niosv_m_0_dm_agent_agent.cp} {qsys_mm.command};add_connection {hyperram_controller_0_s0_agent.m0} {hyperram_controller_0_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {hyperram_controller_0_s0_agent.m0/hyperram_controller_0_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {hyperram_controller_0_s0_agent.m0/hyperram_controller_0_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {hyperram_controller_0_s0_agent.m0/hyperram_controller_0_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {hyperram_controller_0_s0_agent.rf_source} {hyperram_controller_0_s0_agent_rsp_fifo.in} {avalon_streaming};add_connection {hyperram_controller_0_s0_agent_rsp_fifo.out} {hyperram_controller_0_s0_agent.rf_sink} {avalon_streaming};add_connection {hyperram_controller_0_s0_agent.rdata_fifo_src} {hyperram_controller_0_s0_agent_rdata_fifo.in} {avalon_streaming};add_connection {hyperram_controller_0_s0_agent_rdata_fifo.out} {hyperram_controller_0_s0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_003.src} {hyperram_controller_0_s0_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/hyperram_controller_0_s0_agent.cp} {qsys_mm.command};add_connection {onchip_memory2_0_s1_agent.m0} {onchip_memory2_0_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {onchip_memory2_0_s1_agent.rf_source} {onchip_memory2_0_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {onchip_memory2_0_s1_agent_rsp_fifo.out} {onchip_memory2_0_s1_agent.rf_sink} {avalon_streaming};add_connection {onchip_memory2_0_s1_agent.rdata_fifo_src} {onchip_memory2_0_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_004.src} {onchip_memory2_0_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/onchip_memory2_0_s1_agent.cp} {qsys_mm.command};add_connection {intel_niosv_m_0_timer_sw_agent_agent.m0} {intel_niosv_m_0_timer_sw_agent_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {intel_niosv_m_0_timer_sw_agent_agent.m0/intel_niosv_m_0_timer_sw_agent_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {intel_niosv_m_0_timer_sw_agent_agent.m0/intel_niosv_m_0_timer_sw_agent_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {intel_niosv_m_0_timer_sw_agent_agent.m0/intel_niosv_m_0_timer_sw_agent_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {intel_niosv_m_0_timer_sw_agent_agent.rf_source} {intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo.in} {avalon_streaming};add_connection {intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo.out} {intel_niosv_m_0_timer_sw_agent_agent.rf_sink} {avalon_streaming};add_connection {intel_niosv_m_0_timer_sw_agent_agent.rdata_fifo_src} {intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo.in} {avalon_streaming};add_connection {intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo.out} {intel_niosv_m_0_timer_sw_agent_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_005.src} {intel_niosv_m_0_timer_sw_agent_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_005.src/intel_niosv_m_0_timer_sw_agent_agent.cp} {qsys_mm.command};add_connection {intel_niosv_m_0_data_manager_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {intel_niosv_m_0_data_manager_agent.cp/router.sink} {qsys_mm.command};add_connection {intel_niosv_m_0_instruction_manager_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {intel_niosv_m_0_instruction_manager_agent.cp/router_001.sink} {qsys_mm.command};add_connection {jtag_uart_0_avalon_jtag_slave_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {jtag_uart_0_avalon_jtag_slave_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux.sink} {qsys_mm.response};add_connection {hyperram_controller_0_csr_agent.rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {hyperram_controller_0_csr_agent.rp/router_003.sink} {qsys_mm.response};add_connection {router_003.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {intel_niosv_m_0_dm_agent_agent.rp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {intel_niosv_m_0_dm_agent_agent.rp/router_004.sink} {qsys_mm.response};add_connection {router_004.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {hyperram_controller_0_s0_agent.rp} {router_005.sink} {avalon_streaming};preview_set_connection_tag {hyperram_controller_0_s0_agent.rp/router_005.sink} {qsys_mm.response};add_connection {router_005.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {onchip_memory2_0_s1_agent.rp} {router_006.sink} {avalon_streaming};preview_set_connection_tag {onchip_memory2_0_s1_agent.rp/router_006.sink} {qsys_mm.response};add_connection {router_006.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {intel_niosv_m_0_timer_sw_agent_agent.rp} {router_007.sink} {avalon_streaming};preview_set_connection_tag {intel_niosv_m_0_timer_sw_agent_agent.rp/router_007.sink} {qsys_mm.response};add_connection {router_007.src} {rsp_demux_005.sink} {avalon_streaming};preview_set_connection_tag {router_007.src/rsp_demux_005.sink} {qsys_mm.response};add_connection {router.src} {intel_niosv_m_0_data_manager_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/intel_niosv_m_0_data_manager_limiter.cmd_sink} {qsys_mm.command};add_connection {intel_niosv_m_0_data_manager_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {intel_niosv_m_0_data_manager_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {intel_niosv_m_0_data_manager_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/intel_niosv_m_0_data_manager_limiter.rsp_sink} {qsys_mm.response};add_connection {intel_niosv_m_0_data_manager_limiter.rsp_src} {intel_niosv_m_0_data_manager_agent.rp} {avalon_streaming};preview_set_connection_tag {intel_niosv_m_0_data_manager_limiter.rsp_src/intel_niosv_m_0_data_manager_agent.rp} {qsys_mm.response};add_connection {router_001.src} {intel_niosv_m_0_instruction_manager_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_001.src/intel_niosv_m_0_instruction_manager_limiter.cmd_sink} {qsys_mm.command};add_connection {intel_niosv_m_0_instruction_manager_limiter.cmd_src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {intel_niosv_m_0_instruction_manager_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.command};add_connection {rsp_mux_001.src} {intel_niosv_m_0_instruction_manager_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/intel_niosv_m_0_instruction_manager_limiter.rsp_sink} {qsys_mm.response};add_connection {intel_niosv_m_0_instruction_manager_limiter.rsp_src} {intel_niosv_m_0_instruction_manager_agent.rp} {avalon_streaming};preview_set_connection_tag {intel_niosv_m_0_instruction_manager_limiter.rsp_src/intel_niosv_m_0_instruction_manager_agent.rp} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux.src3} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux.src4} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.command};add_connection {cmd_demux.src5} {cmd_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src5/cmd_mux_005.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux_002.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux_002.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src1} {cmd_mux_003.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src1/cmd_mux_003.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src2} {cmd_mux_004.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src2/cmd_mux_004.sink1} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_002.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux_003.src0} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.response};add_connection {rsp_demux_003.src1} {rsp_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src1/rsp_mux_001.sink1} {qsys_mm.response};add_connection {rsp_demux_004.src0} {rsp_mux.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.response};add_connection {rsp_demux_004.src1} {rsp_mux_001.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src1/rsp_mux_001.sink2} {qsys_mm.response};add_connection {rsp_demux_005.src0} {rsp_mux.sink5} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src0/rsp_mux.sink5} {qsys_mm.response};add_connection {intel_niosv_m_0_data_manager_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {intel_niosv_m_0_instruction_manager_limiter.cmd_valid} {cmd_demux_001.sink_valid} {avalon_streaming};add_connection {intel_niosv_m_0_reset_reset_bridge.out_reset} {intel_niosv_m_0_data_manager_translator.reset} {reset};add_connection {intel_niosv_m_0_reset_reset_bridge.out_reset} {intel_niosv_m_0_instruction_manager_translator.reset} {reset};add_connection {intel_niosv_m_0_reset_reset_bridge.out_reset} {jtag_uart_0_avalon_jtag_slave_translator.reset} {reset};add_connection {intel_niosv_m_0_reset_reset_bridge.out_reset} {intel_niosv_m_0_dm_agent_translator.reset} {reset};add_connection {intel_niosv_m_0_reset_reset_bridge.out_reset} {onchip_memory2_0_s1_translator.reset} {reset};add_connection {intel_niosv_m_0_reset_reset_bridge.out_reset} {intel_niosv_m_0_timer_sw_agent_translator.reset} {reset};add_connection {intel_niosv_m_0_reset_reset_bridge.out_reset} {intel_niosv_m_0_data_manager_agent.clk_reset} {reset};add_connection {intel_niosv_m_0_reset_reset_bridge.out_reset} {intel_niosv_m_0_instruction_manager_agent.clk_reset} {reset};add_connection {intel_niosv_m_0_reset_reset_bridge.out_reset} {jtag_uart_0_avalon_jtag_slave_agent.clk_reset} {reset};add_connection {intel_niosv_m_0_reset_reset_bridge.out_reset} {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {intel_niosv_m_0_reset_reset_bridge.out_reset} {intel_niosv_m_0_dm_agent_agent.clk_reset} {reset};add_connection {intel_niosv_m_0_reset_reset_bridge.out_reset} {intel_niosv_m_0_dm_agent_agent_rsp_fifo.clk_reset} {reset};add_connection {intel_niosv_m_0_reset_reset_bridge.out_reset} {intel_niosv_m_0_dm_agent_agent_rdata_fifo.clk_reset} {reset};add_connection {intel_niosv_m_0_reset_reset_bridge.out_reset} {onchip_memory2_0_s1_agent.clk_reset} {reset};add_connection {intel_niosv_m_0_reset_reset_bridge.out_reset} {onchip_memory2_0_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {intel_niosv_m_0_reset_reset_bridge.out_reset} {intel_niosv_m_0_timer_sw_agent_agent.clk_reset} {reset};add_connection {intel_niosv_m_0_reset_reset_bridge.out_reset} {intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo.clk_reset} {reset};add_connection {intel_niosv_m_0_reset_reset_bridge.out_reset} {intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo.clk_reset} {reset};add_connection {intel_niosv_m_0_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {intel_niosv_m_0_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {intel_niosv_m_0_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {intel_niosv_m_0_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {intel_niosv_m_0_reset_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {intel_niosv_m_0_reset_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {intel_niosv_m_0_reset_reset_bridge.out_reset} {intel_niosv_m_0_data_manager_limiter.clk_reset} {reset};add_connection {intel_niosv_m_0_reset_reset_bridge.out_reset} {intel_niosv_m_0_instruction_manager_limiter.clk_reset} {reset};add_connection {intel_niosv_m_0_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {intel_niosv_m_0_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {intel_niosv_m_0_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {intel_niosv_m_0_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {intel_niosv_m_0_reset_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {intel_niosv_m_0_reset_reset_bridge.out_reset} {cmd_mux_005.clk_reset} {reset};add_connection {intel_niosv_m_0_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {intel_niosv_m_0_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {intel_niosv_m_0_reset_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {intel_niosv_m_0_reset_reset_bridge.out_reset} {rsp_demux_005.clk_reset} {reset};add_connection {intel_niosv_m_0_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {intel_niosv_m_0_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {hyperram_controller_0_csr_translator_reset_reset_bridge.out_reset} {hyperram_controller_0_csr_translator.reset} {reset};add_connection {hyperram_controller_0_csr_translator_reset_reset_bridge.out_reset} {hyperram_controller_0_s0_translator.reset} {reset};add_connection {hyperram_controller_0_csr_translator_reset_reset_bridge.out_reset} {hyperram_controller_0_csr_agent.clk_reset} {reset};add_connection {hyperram_controller_0_csr_translator_reset_reset_bridge.out_reset} {hyperram_controller_0_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {hyperram_controller_0_csr_translator_reset_reset_bridge.out_reset} {hyperram_controller_0_csr_agent_rdata_fifo.clk_reset} {reset};add_connection {hyperram_controller_0_csr_translator_reset_reset_bridge.out_reset} {hyperram_controller_0_s0_agent.clk_reset} {reset};add_connection {hyperram_controller_0_csr_translator_reset_reset_bridge.out_reset} {hyperram_controller_0_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {hyperram_controller_0_csr_translator_reset_reset_bridge.out_reset} {hyperram_controller_0_s0_agent_rdata_fifo.clk_reset} {reset};add_connection {hyperram_controller_0_csr_translator_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {hyperram_controller_0_csr_translator_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {hyperram_controller_0_csr_translator_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {hyperram_controller_0_csr_translator_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {hyperram_controller_0_csr_translator_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {hyperram_controller_0_csr_translator_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {intel_niosv_m_0_data_manager_translator.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {intel_niosv_m_0_instruction_manager_translator.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {jtag_uart_0_avalon_jtag_slave_translator.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {hyperram_controller_0_csr_translator.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {intel_niosv_m_0_dm_agent_translator.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {hyperram_controller_0_s0_translator.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {onchip_memory2_0_s1_translator.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {intel_niosv_m_0_timer_sw_agent_translator.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {intel_niosv_m_0_data_manager_agent.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {intel_niosv_m_0_instruction_manager_agent.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {jtag_uart_0_avalon_jtag_slave_agent.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {hyperram_controller_0_csr_agent.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {hyperram_controller_0_csr_agent_rsp_fifo.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {hyperram_controller_0_csr_agent_rdata_fifo.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {intel_niosv_m_0_dm_agent_agent.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {intel_niosv_m_0_dm_agent_agent_rsp_fifo.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {intel_niosv_m_0_dm_agent_agent_rdata_fifo.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {hyperram_controller_0_s0_agent.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {hyperram_controller_0_s0_agent_rsp_fifo.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {hyperram_controller_0_s0_agent_rdata_fifo.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {onchip_memory2_0_s1_agent.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {onchip_memory2_0_s1_agent_rsp_fifo.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {intel_niosv_m_0_timer_sw_agent_agent.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {router.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {intel_niosv_m_0_data_manager_limiter.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {intel_niosv_m_0_instruction_manager_limiter.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {cmd_mux_005.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {rsp_demux_005.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {intel_niosv_m_0_reset_reset_bridge.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {hyperram_controller_0_reset_controller_reset_bridge.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {hyperram_controller_0_csr_translator_reset_reset_bridge.clk} {clock};add_interface {hyperram_controller_0_coreclk} {clock} {slave};set_interface_property {hyperram_controller_0_coreclk} {EXPORT_OF} {hyperram_controller_0_coreclk_clock_bridge.in_clk};add_interface {hyperram_controller_0_csr_translator_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {hyperram_controller_0_csr_translator_reset_reset_bridge_in_reset} {EXPORT_OF} {hyperram_controller_0_csr_translator_reset_reset_bridge.in_reset};add_interface {hyperram_controller_0_reset_controller_reset_bridge_in_reset} {reset} {slave};set_interface_property {hyperram_controller_0_reset_controller_reset_bridge_in_reset} {EXPORT_OF} {hyperram_controller_0_reset_controller_reset_bridge.in_reset};add_interface {intel_niosv_m_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {intel_niosv_m_0_reset_reset_bridge_in_reset} {EXPORT_OF} {intel_niosv_m_0_reset_reset_bridge.in_reset};add_interface {intel_niosv_m_0_data_manager} {avalon} {slave};set_interface_property {intel_niosv_m_0_data_manager} {EXPORT_OF} {intel_niosv_m_0_data_manager_translator.avalon_anti_master_0};add_interface {intel_niosv_m_0_instruction_manager} {avalon} {slave};set_interface_property {intel_niosv_m_0_instruction_manager} {EXPORT_OF} {intel_niosv_m_0_instruction_manager_translator.avalon_anti_master_0};add_interface {hyperram_controller_0_csr} {avalon} {master};set_interface_property {hyperram_controller_0_csr} {EXPORT_OF} {hyperram_controller_0_csr_translator.avalon_anti_slave_0};add_interface {hyperram_controller_0_s0} {avalon} {master};set_interface_property {hyperram_controller_0_s0} {EXPORT_OF} {hyperram_controller_0_s0_translator.avalon_anti_slave_0};add_interface {intel_niosv_m_0_dm_agent} {avalon} {master};set_interface_property {intel_niosv_m_0_dm_agent} {EXPORT_OF} {intel_niosv_m_0_dm_agent_translator.avalon_anti_slave_0};add_interface {intel_niosv_m_0_timer_sw_agent} {avalon} {master};set_interface_property {intel_niosv_m_0_timer_sw_agent} {EXPORT_OF} {intel_niosv_m_0_timer_sw_agent_translator.avalon_anti_slave_0};add_interface {jtag_uart_0_avalon_jtag_slave} {avalon} {master};set_interface_property {jtag_uart_0_avalon_jtag_slave} {EXPORT_OF} {jtag_uart_0_avalon_jtag_slave_translator.avalon_anti_slave_0};add_interface {onchip_memory2_0_s1} {avalon} {master};set_interface_property {onchip_memory2_0_s1} {EXPORT_OF} {onchip_memory2_0_s1_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.hyperram_controller_0.csr} {0};set_module_assignment {interconnect_id.hyperram_controller_0.s0} {1};set_module_assignment {interconnect_id.intel_niosv_m_0.data_manager} {0};set_module_assignment {interconnect_id.intel_niosv_m_0.dm_agent} {2};set_module_assignment {interconnect_id.intel_niosv_m_0.instruction_manager} {1};set_module_assignment {interconnect_id.intel_niosv_m_0.timer_sw_agent} {3};set_module_assignment {interconnect_id.jtag_uart_0.avalon_jtag_slave} {4};set_module_assignment {interconnect_id.onchip_memory2_0.s1} {5};(altera_merlin_master_translator:24.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=1,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=1)(altera_merlin_master_translator:24.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=1,USE_WAITREQUEST=1,USE_WRITE=0,USE_WRITEDATA=0,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:24.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:24.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=10,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=4,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:24.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=16,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=2,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:24.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=22,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=4,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:24.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=13,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=1,AV_READ_WAIT=0,AV_READ_WAIT_CYCLES=0,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=0,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=0,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_slave_translator:24.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=6,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=2,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0)(altera_merlin_master_agent:24.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;jtag_uart_0_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000002031040&quot;
   end=&quot;0x00000000002031048&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;hyperram_controller_0_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000002030000&quot;
   end=&quot;0x00000000002031000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;intel_niosv_m_0_dm_agent_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000002010000&quot;
   end=&quot;0x00000000002020000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;hyperram_controller_0_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000001000000&quot;
   end=&quot;0x00000000002000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;onchip_memory2_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000002028000&quot;
   end=&quot;0x00000000002030000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;intel_niosv_m_0_timer_sw_agent_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000002031000&quot;
   end=&quot;0x00000000002031040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=83,PKT_ADDR_SIDEBAND_L=83,PKT_BEGIN_BURST=85,PKT_BURSTWRAP_H=77,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=80,PKT_BURST_SIZE_L=78,PKT_BURST_TYPE_H=82,PKT_BURST_TYPE_L=81,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_CACHE_H=100,PKT_CACHE_L=97,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=84,PKT_DATA_SIDEBAND_L=84,PKT_DEST_ID_H=92,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=105,PKT_ORI_BURST_SIZE_L=103,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_QOS_H=86,PKT_QOS_L=86,PKT_RESPONSE_STATUS_H=102,PKT_RESPONSE_STATUS_L=101,PKT_SRC_ID_H=89,PKT_SRC_ID_L=87,PKT_THREAD_ID_H=93,PKT_THREAD_ID_L=93,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=6,ST_DATA_W=106,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=1,USE_WRITERESPONSE=1)(altera_merlin_master_agent:24.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;onchip_memory2_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000002028000&quot;
   end=&quot;0x00000000002030000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;intel_niosv_m_0_dm_agent_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000002010000&quot;
   end=&quot;0x00000000002020000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;hyperram_controller_0_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000001000000&quot;
   end=&quot;0x00000000002000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=1,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=83,PKT_ADDR_SIDEBAND_L=83,PKT_BEGIN_BURST=85,PKT_BURSTWRAP_H=77,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=80,PKT_BURST_SIZE_L=78,PKT_BURST_TYPE_H=82,PKT_BURST_TYPE_L=81,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_CACHE_H=100,PKT_CACHE_L=97,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=84,PKT_DATA_SIDEBAND_L=84,PKT_DEST_ID_H=92,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=105,PKT_ORI_BURST_SIZE_L=103,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_QOS_H=86,PKT_QOS_L=86,PKT_RESPONSE_STATUS_H=102,PKT_RESPONSE_STATUS_L=101,PKT_SRC_ID_H=89,PKT_SRC_ID_L=87,PKT_THREAD_ID_H=93,PKT_THREAD_ID_L=93,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=6,ST_DATA_W=106,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=1,USE_WRITERESPONSE=0)(altera_merlin_slave_agent:24.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=4,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=85,PKT_BURSTWRAP_H=77,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=80,PKT_BURST_SIZE_L=78,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=92,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=105,PKT_ORI_BURST_SIZE_L=103,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_RESPONSE_STATUS_H=102,PKT_RESPONSE_STATUS_L=101,PKT_SRC_ID_H=89,PKT_SRC_ID_L=87,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=6,ST_DATA_W=106,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:24.1:BITS_PER_SYMBOL=107,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:24.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=0,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=85,PKT_BURSTWRAP_H=77,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=80,PKT_BURST_SIZE_L=78,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=92,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=105,PKT_ORI_BURST_SIZE_L=103,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_RESPONSE_STATUS_H=102,PKT_RESPONSE_STATUS_L=101,PKT_SRC_ID_H=89,PKT_SRC_ID_L=87,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=6,ST_DATA_W=106,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:24.1:BITS_PER_SYMBOL=107,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=5,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:24.1:BITS_PER_SYMBOL=34,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=8,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:24.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=2,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=85,PKT_BURSTWRAP_H=77,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=80,PKT_BURST_SIZE_L=78,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=92,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=105,PKT_ORI_BURST_SIZE_L=103,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_RESPONSE_STATUS_H=102,PKT_RESPONSE_STATUS_L=101,PKT_SRC_ID_H=89,PKT_SRC_ID_L=87,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=6,ST_DATA_W=106,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:24.1:BITS_PER_SYMBOL=107,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=3,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:24.1:BITS_PER_SYMBOL=34,CHANNEL_WIDTH=0,EMPTY_LATENCY=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=3,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:24.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=1,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=85,PKT_BURSTWRAP_H=77,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=80,PKT_BURST_SIZE_L=78,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=92,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=105,PKT_ORI_BURST_SIZE_L=103,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_RESPONSE_STATUS_H=102,PKT_RESPONSE_STATUS_L=101,PKT_SRC_ID_H=89,PKT_SRC_ID_L=87,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=6,ST_DATA_W=106,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:24.1:BITS_PER_SYMBOL=107,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=5,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:24.1:BITS_PER_SYMBOL=34,CHANNEL_WIDTH=0,EMPTY_LATENCY=3,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=8,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=1,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:24.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=5,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=85,PKT_BURSTWRAP_H=77,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=80,PKT_BURST_SIZE_L=78,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=92,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=105,PKT_ORI_BURST_SIZE_L=103,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_RESPONSE_STATUS_H=102,PKT_RESPONSE_STATUS_L=101,PKT_SRC_ID_H=89,PKT_SRC_ID_L=87,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=6,ST_DATA_W=106,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:24.1:BITS_PER_SYMBOL=107,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_merlin_slave_agent:24.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=3,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=85,PKT_BURSTWRAP_H=77,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=80,PKT_BURST_SIZE_L=78,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=92,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=105,PKT_ORI_BURST_SIZE_L=103,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_RESPONSE_STATUS_H=102,PKT_RESPONSE_STATUS_L=101,PKT_SRC_ID_H=89,PKT_SRC_ID_L=87,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=6,ST_DATA_W=106,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0)(altera_avalon_sc_fifo:24.1:BITS_PER_SYMBOL=107,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=3,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0)(altera_avalon_sc_fifo:24.1:BITS_PER_SYMBOL=34,CHANNEL_WIDTH=0,EMPTY_LATENCY=0,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=3,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=0,USE_STORE_FORWARD=0)(altera_merlin_router:24.1:CHANNEL_ID=001000,000100,010000,000010,100000,000001,DECODER_TYPE=0,DEFAULT_CHANNEL=3,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,2,5,0,3,4,END_ADDRESS=0x2000000,0x2020000,0x2030000,0x2031000,0x2031040,0x2031048,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=92,PKT_DEST_ID_L=90,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,0,SLAVES_INFO=1:001000:0x1000000:0x2000000:both:1:0:0:1,2:000100:0x2010000:0x2020000:both:1:0:0:1,5:010000:0x2028000:0x2030000:both:1:0:0:1,0:000010:0x2030000:0x2031000:both:1:0:0:1,3:100000:0x2031000:0x2031040:both:1:0:0:1,4:000001:0x2031040:0x2031048:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x1000000,0x2010000,0x2028000,0x2030000,0x2031000,0x2031040,ST_CHANNEL_W=6,ST_DATA_W=106,TYPE_OF_TRANSACTION=both,both,both,both,both,both)(altera_merlin_router:24.1:CHANNEL_ID=010,001,100,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,2,5,END_ADDRESS=0x2000000,0x2020000,0x2030000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=92,PKT_DEST_ID_L=90,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,0,SECURED_RANGE_PAIRS=0,0,0,SLAVES_INFO=1:010:0x1000000:0x2000000:both:1:0:0:1,2:001:0x2010000:0x2020000:both:1:0:0:1,5:100:0x2028000:0x2030000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x1000000,0x2010000,0x2028000,ST_CHANNEL_W=6,ST_DATA_W=106,TYPE_OF_TRANSACTION=both,both,both)(altera_merlin_router:24.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=92,PKT_DEST_ID_L=90,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=6,ST_DATA_W=106,TYPE_OF_TRANSACTION=both)(altera_merlin_router:24.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=92,PKT_DEST_ID_L=90,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=6,ST_DATA_W=106,TYPE_OF_TRANSACTION=both)(altera_merlin_router:24.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=92,PKT_DEST_ID_L=90,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=6,ST_DATA_W=106,TYPE_OF_TRANSACTION=both,read)(altera_merlin_router:24.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=92,PKT_DEST_ID_L=90,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=6,ST_DATA_W=106,TYPE_OF_TRANSACTION=both,read)(altera_merlin_router:24.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=92,PKT_DEST_ID_L=90,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=6,ST_DATA_W=106,TYPE_OF_TRANSACTION=both,read)(altera_merlin_router:24.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=92,PKT_DEST_ID_L=90,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=6,ST_DATA_W=106,TYPE_OF_TRANSACTION=both)(altera_merlin_traffic_limiter:24.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=4,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DEST_ID_H=92,PKT_DEST_ID_L=90,PKT_SRC_ID_H=89,PKT_SRC_ID_L=87,PKT_THREAD_ID_H=93,PKT_THREAD_ID_L=93,PKT_TRANS_POSTED=69,PKT_TRANS_WRITE=70,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=6,ST_DATA_W=106,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=6)(altera_merlin_traffic_limiter:24.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=4,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DEST_ID_H=92,PKT_DEST_ID_L=90,PKT_SRC_ID_H=89,PKT_SRC_ID_L=87,PKT_THREAD_ID_H=93,PKT_THREAD_ID_L=93,PKT_TRANS_POSTED=69,PKT_TRANS_WRITE=70,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=6,ST_DATA_W=106,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=6)(altera_merlin_demultiplexer:24.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=6,ST_CHANNEL_W=6,ST_DATA_W=106,VALID_WIDTH=6)(altera_merlin_demultiplexer:24.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=3,ST_CHANNEL_W=6,ST_DATA_W=106,VALID_WIDTH=6)(altera_merlin_multiplexer:24.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=6,ST_DATA_W=106,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:24.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=6,ST_DATA_W=106,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:24.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=6,ST_DATA_W=106,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:24.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=6,ST_DATA_W=106,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:24.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=6,ST_DATA_W=106,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:24.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=6,ST_DATA_W=106,USE_EXTERNAL_ARB=0)(altera_merlin_demultiplexer:24.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=6,ST_DATA_W=106,VALID_WIDTH=1)(altera_merlin_demultiplexer:24.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=6,ST_DATA_W=106,VALID_WIDTH=1)(altera_merlin_demultiplexer:24.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=6,ST_DATA_W=106,VALID_WIDTH=1)(altera_merlin_demultiplexer:24.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=6,ST_DATA_W=106,VALID_WIDTH=1)(altera_merlin_demultiplexer:24.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=6,ST_DATA_W=106,VALID_WIDTH=1)(altera_merlin_demultiplexer:24.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=6,ST_DATA_W=106,VALID_WIDTH=1)(altera_merlin_multiplexer:24.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=6,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=6,ST_DATA_W=106,USE_EXTERNAL_ARB=0)(altera_merlin_multiplexer:24.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=3,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=6,ST_DATA_W=106,USE_EXTERNAL_ARB=0)(altera_reset_bridge:24.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:24.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_reset_bridge:24.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=50000000,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(altera_clock_bridge:24.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=50000000,NUM_CLOCK_OUTPUTS=1)(avalon:24.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:24.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon:24.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:24.1:)(avalon_streaming:24.1:)(avalon_streaming:24.1:)(avalon_streaming:24.1:)(avalon:24.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:24.1:)(avalon_streaming:24.1:)(avalon_streaming:24.1:)(avalon_streaming:24.1:)(avalon_streaming:24.1:)(avalon:24.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:24.1:)(avalon_streaming:24.1:)(avalon_streaming:24.1:)(avalon_streaming:24.1:)(avalon_streaming:24.1:)(avalon:24.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:24.1:)(avalon_streaming:24.1:)(avalon_streaming:24.1:)(avalon_streaming:24.1:)(avalon_streaming:24.1:)(avalon:24.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:24.1:)(avalon_streaming:24.1:)(avalon_streaming:24.1:)(avalon_streaming:24.1:)(avalon:24.1:arbitrationPriority=1,baseAddress=0x0000,defaultConnection=false)(avalon_streaming:24.1:)(avalon_streaming:24.1:)(avalon_streaming:24.1:)(avalon_streaming:24.1:)(avalon_streaming:24.1:)(avalon_streaming:24.1:)(avalon_streaming:24.1:)(avalon_streaming:24.1:)(avalon_streaming:24.1:)(avalon_streaming:24.1:)(avalon_streaming:24.1:)(avalon_streaming:24.1:)(avalon_streaming:24.1:)(avalon_streaming:24.1:)(avalon_streaming:24.1:)(avalon_streaming:24.1:)(avalon_streaming:24.1:)(avalon_streaming:24.1:)(avalon_streaming:24.1:)(avalon_streaming:24.1:)(avalon_streaming:24.1:)(avalon_streaming:24.1:)(avalon_streaming:24.1:)(avalon_streaming:24.1:)(avalon_streaming:24.1:)(avalon_streaming:24.1:)(avalon_streaming:24.1:)(avalon_streaming:24.1:)(avalon_streaming:24.1:)(avalon_streaming:24.1:)(avalon_streaming:24.1:)(avalon_streaming:24.1:)(avalon_streaming:24.1:)(avalon_streaming:24.1:)(avalon_streaming:24.1:)(avalon_streaming:24.1:)(avalon_streaming:24.1:)(avalon_streaming:24.1:)(avalon_streaming:24.1:)(avalon_streaming:24.1:)(avalon_streaming:24.1:)(avalon_streaming:24.1:)(avalon_streaming:24.1:)(avalon_streaming:24.1:)(avalon_streaming:24.1:)(avalon_streaming:24.1:)(avalon_streaming:24.1:)(reset:24.1:)(reset:24.1:)(reset:24.1:)(reset:24.1:)(reset:24.1:)(reset:24.1:)(reset:24.1:)(reset:24.1:)(reset:24.1:)(reset:24.1:)(reset:24.1:)(reset:24.1:)(reset:24.1:)(reset:24.1:)(reset:24.1:)(reset:24.1:)(reset:24.1:)(reset:24.1:)(reset:24.1:)(reset:24.1:)(reset:24.1:)(reset:24.1:)(reset:24.1:)(reset:24.1:)(reset:24.1:)(reset:24.1:)(reset:24.1:)(reset:24.1:)(reset:24.1:)(reset:24.1:)(reset:24.1:)(reset:24.1:)(reset:24.1:)(reset:24.1:)(reset:24.1:)(reset:24.1:)(reset:24.1:)(reset:24.1:)(reset:24.1:)(reset:24.1:)(reset:24.1:)(reset:24.1:)(reset:24.1:)(reset:24.1:)(reset:24.1:)(reset:24.1:)(reset:24.1:)(reset:24.1:)(reset:24.1:)(reset:24.1:)(reset:24.1:)(reset:24.1:)(clock:24.1:)(clock:24.1:)(clock:24.1:)(clock:24.1:)(clock:24.1:)(clock:24.1:)(clock:24.1:)(clock:24.1:)(clock:24.1:)(clock:24.1:)(clock:24.1:)(clock:24.1:)(clock:24.1:)(clock:24.1:)(clock:24.1:)(clock:24.1:)(clock:24.1:)(clock:24.1:)(clock:24.1:)(clock:24.1:)(clock:24.1:)(clock:24.1:)(clock:24.1:)(clock:24.1:)(clock:24.1:)(clock:24.1:)(clock:24.1:)(clock:24.1:)(clock:24.1:)(clock:24.1:)(clock:24.1:)(clock:24.1:)(clock:24.1:)(clock:24.1:)(clock:24.1:)(clock:24.1:)(clock:24.1:)(clock:24.1:)(clock:24.1:)(clock:24.1:)(clock:24.1:)(clock:24.1:)(clock:24.1:)(clock:24.1:)(clock:24.1:)(clock:24.1:)(clock:24.1:)(clock:24.1:)(clock:24.1:)(clock:24.1:)(clock:24.1:)(clock:24.1:)(clock:24.1:)(clock:24.1:)(clock:24.1:)"
   instancePathKey="sys:.:mm_interconnect_0"
   kind="altera_mm_interconnect"
   version="24.1"
   name="sys_mm_interconnect_0">
  <parameter name="AUTO_DEVICE" value="10CL025YU256I7G" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter
     name="COMPOSE_CONTENTS"
     value="add_instance {intel_niosv_m_0_data_manager_translator} {altera_merlin_master_translator};set_instance_parameter_value {intel_niosv_m_0_data_manager_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {intel_niosv_m_0_data_manager_translator} {AV_DATA_W} {32};set_instance_parameter_value {intel_niosv_m_0_data_manager_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {intel_niosv_m_0_data_manager_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {intel_niosv_m_0_data_manager_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {intel_niosv_m_0_data_manager_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {intel_niosv_m_0_data_manager_translator} {AV_READLATENCY} {0};set_instance_parameter_value {intel_niosv_m_0_data_manager_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {intel_niosv_m_0_data_manager_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {intel_niosv_m_0_data_manager_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {intel_niosv_m_0_data_manager_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {intel_niosv_m_0_data_manager_translator} {USE_READDATA} {1};set_instance_parameter_value {intel_niosv_m_0_data_manager_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {intel_niosv_m_0_data_manager_translator} {USE_READ} {1};set_instance_parameter_value {intel_niosv_m_0_data_manager_translator} {USE_WRITE} {1};set_instance_parameter_value {intel_niosv_m_0_data_manager_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {intel_niosv_m_0_data_manager_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {intel_niosv_m_0_data_manager_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {intel_niosv_m_0_data_manager_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {intel_niosv_m_0_data_manager_translator} {USE_ADDRESS} {1};set_instance_parameter_value {intel_niosv_m_0_data_manager_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {intel_niosv_m_0_data_manager_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {intel_niosv_m_0_data_manager_translator} {USE_CLKEN} {0};set_instance_parameter_value {intel_niosv_m_0_data_manager_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {intel_niosv_m_0_data_manager_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {intel_niosv_m_0_data_manager_translator} {USE_LOCK} {0};set_instance_parameter_value {intel_niosv_m_0_data_manager_translator} {USE_READRESPONSE} {1};set_instance_parameter_value {intel_niosv_m_0_data_manager_translator} {USE_WRITERESPONSE} {1};set_instance_parameter_value {intel_niosv_m_0_data_manager_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {intel_niosv_m_0_data_manager_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {intel_niosv_m_0_data_manager_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {intel_niosv_m_0_data_manager_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {intel_niosv_m_0_data_manager_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {intel_niosv_m_0_data_manager_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {intel_niosv_m_0_data_manager_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {intel_niosv_m_0_data_manager_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {intel_niosv_m_0_data_manager_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {intel_niosv_m_0_data_manager_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {intel_niosv_m_0_data_manager_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {intel_niosv_m_0_data_manager_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {intel_niosv_m_0_data_manager_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {intel_niosv_m_0_data_manager_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {intel_niosv_m_0_data_manager_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {intel_niosv_m_0_data_manager_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {intel_niosv_m_0_data_manager_translator} {SYNC_RESET} {0};add_instance {intel_niosv_m_0_instruction_manager_translator} {altera_merlin_master_translator};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_translator} {AV_ADDRESS_W} {32};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_translator} {AV_DATA_W} {32};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_translator} {AV_READLATENCY} {0};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_translator} {USE_READDATA} {1};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_translator} {USE_WRITEDATA} {0};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_translator} {USE_READ} {1};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_translator} {USE_WRITE} {0};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_translator} {USE_ADDRESS} {1};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_translator} {USE_CLKEN} {0};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_translator} {USE_LOCK} {0};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_translator} {USE_READRESPONSE} {1};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {64};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_translator} {SYNC_RESET} {0};add_instance {jtag_uart_0_avalon_jtag_slave_translator} {altera_merlin_slave_translator};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_ADDRESS_W} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_DATA_W} {32};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {UAV_DATA_W} {32};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_BYTEENABLE_W} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_READLATENCY} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_READDATA} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_READ} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_WRITE} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_ADDRESS} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_LOCK} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {hyperram_controller_0_csr_translator} {altera_merlin_slave_translator};set_instance_parameter_value {hyperram_controller_0_csr_translator} {AV_ADDRESS_W} {10};set_instance_parameter_value {hyperram_controller_0_csr_translator} {AV_DATA_W} {32};set_instance_parameter_value {hyperram_controller_0_csr_translator} {UAV_DATA_W} {32};set_instance_parameter_value {hyperram_controller_0_csr_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {hyperram_controller_0_csr_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {hyperram_controller_0_csr_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {hyperram_controller_0_csr_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {hyperram_controller_0_csr_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {hyperram_controller_0_csr_translator} {AV_READLATENCY} {0};set_instance_parameter_value {hyperram_controller_0_csr_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {hyperram_controller_0_csr_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {hyperram_controller_0_csr_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {hyperram_controller_0_csr_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {hyperram_controller_0_csr_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {hyperram_controller_0_csr_translator} {USE_READDATA} {1};set_instance_parameter_value {hyperram_controller_0_csr_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {hyperram_controller_0_csr_translator} {USE_READ} {1};set_instance_parameter_value {hyperram_controller_0_csr_translator} {USE_WRITE} {1};set_instance_parameter_value {hyperram_controller_0_csr_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {hyperram_controller_0_csr_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {hyperram_controller_0_csr_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {hyperram_controller_0_csr_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {hyperram_controller_0_csr_translator} {USE_ADDRESS} {1};set_instance_parameter_value {hyperram_controller_0_csr_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {hyperram_controller_0_csr_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {hyperram_controller_0_csr_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {hyperram_controller_0_csr_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {hyperram_controller_0_csr_translator} {USE_LOCK} {0};set_instance_parameter_value {hyperram_controller_0_csr_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {hyperram_controller_0_csr_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {hyperram_controller_0_csr_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {hyperram_controller_0_csr_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {hyperram_controller_0_csr_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {hyperram_controller_0_csr_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {hyperram_controller_0_csr_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {hyperram_controller_0_csr_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {hyperram_controller_0_csr_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {hyperram_controller_0_csr_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {hyperram_controller_0_csr_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {hyperram_controller_0_csr_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {hyperram_controller_0_csr_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {hyperram_controller_0_csr_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {4};set_instance_parameter_value {hyperram_controller_0_csr_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {hyperram_controller_0_csr_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {hyperram_controller_0_csr_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {hyperram_controller_0_csr_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {hyperram_controller_0_csr_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {hyperram_controller_0_csr_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {hyperram_controller_0_csr_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {hyperram_controller_0_csr_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {hyperram_controller_0_csr_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {hyperram_controller_0_csr_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {hyperram_controller_0_csr_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {intel_niosv_m_0_dm_agent_translator} {altera_merlin_slave_translator};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {AV_ADDRESS_W} {16};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {AV_DATA_W} {32};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {UAV_DATA_W} {32};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {AV_READLATENCY} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {USE_READDATA} {1};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {USE_READ} {1};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {USE_WRITE} {1};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {USE_ADDRESS} {1};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {USE_LOCK} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {2};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {hyperram_controller_0_s0_translator} {altera_merlin_slave_translator};set_instance_parameter_value {hyperram_controller_0_s0_translator} {AV_ADDRESS_W} {22};set_instance_parameter_value {hyperram_controller_0_s0_translator} {AV_DATA_W} {32};set_instance_parameter_value {hyperram_controller_0_s0_translator} {UAV_DATA_W} {32};set_instance_parameter_value {hyperram_controller_0_s0_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {hyperram_controller_0_s0_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {hyperram_controller_0_s0_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {hyperram_controller_0_s0_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {hyperram_controller_0_s0_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {hyperram_controller_0_s0_translator} {AV_READLATENCY} {0};set_instance_parameter_value {hyperram_controller_0_s0_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {hyperram_controller_0_s0_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {hyperram_controller_0_s0_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {hyperram_controller_0_s0_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {hyperram_controller_0_s0_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {hyperram_controller_0_s0_translator} {USE_READDATA} {1};set_instance_parameter_value {hyperram_controller_0_s0_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {hyperram_controller_0_s0_translator} {USE_READ} {1};set_instance_parameter_value {hyperram_controller_0_s0_translator} {USE_WRITE} {1};set_instance_parameter_value {hyperram_controller_0_s0_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {hyperram_controller_0_s0_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {hyperram_controller_0_s0_translator} {USE_BYTEENABLE} {0};set_instance_parameter_value {hyperram_controller_0_s0_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {hyperram_controller_0_s0_translator} {USE_ADDRESS} {1};set_instance_parameter_value {hyperram_controller_0_s0_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {hyperram_controller_0_s0_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {hyperram_controller_0_s0_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {hyperram_controller_0_s0_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {hyperram_controller_0_s0_translator} {USE_LOCK} {0};set_instance_parameter_value {hyperram_controller_0_s0_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {hyperram_controller_0_s0_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {hyperram_controller_0_s0_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {hyperram_controller_0_s0_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {hyperram_controller_0_s0_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {hyperram_controller_0_s0_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {hyperram_controller_0_s0_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {hyperram_controller_0_s0_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {hyperram_controller_0_s0_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {hyperram_controller_0_s0_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {hyperram_controller_0_s0_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {hyperram_controller_0_s0_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {hyperram_controller_0_s0_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {hyperram_controller_0_s0_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {4};set_instance_parameter_value {hyperram_controller_0_s0_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {hyperram_controller_0_s0_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {hyperram_controller_0_s0_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {hyperram_controller_0_s0_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {hyperram_controller_0_s0_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {hyperram_controller_0_s0_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {hyperram_controller_0_s0_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {hyperram_controller_0_s0_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {hyperram_controller_0_s0_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {hyperram_controller_0_s0_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {hyperram_controller_0_s0_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {onchip_memory2_0_s1_translator} {altera_merlin_slave_translator};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_ADDRESS_W} {13};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_DATA_W} {32};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_DATA_W} {32};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_READLATENCY} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_READ_WAIT} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_READDATA} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_READ} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_WRITE} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_CHIPSELECT} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_ADDRESS} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_READDATAVALID} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_WAITREQUEST} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_LOCK} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_AV_CLKEN} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_ADDRESS_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {1};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {onchip_memory2_0_s1_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {intel_niosv_m_0_timer_sw_agent_translator} {altera_merlin_slave_translator};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {AV_ADDRESS_W} {6};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {AV_DATA_W} {32};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {UAV_DATA_W} {32};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {AV_BURSTCOUNT_W} {1};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {AV_BYTEENABLE_W} {4};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {UAV_BYTEENABLE_W} {4};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {UAV_ADDRESS_W} {32};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {UAV_BURSTCOUNT_W} {3};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {AV_READLATENCY} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {AV_SETUP_WAIT} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {AV_WRITE_WAIT} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {AV_READ_WAIT} {1};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {AV_DATA_HOLD} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {AV_TIMING_UNITS} {1};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {USE_READDATA} {1};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {USE_WRITEDATA} {1};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {USE_READ} {1};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {USE_WRITE} {1};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {USE_BEGINBURSTTRANSFER} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {USE_BEGINTRANSFER} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {USE_BYTEENABLE} {1};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {USE_CHIPSELECT} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {USE_ADDRESS} {1};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {USE_BURSTCOUNT} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {USE_READDATAVALID} {1};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {USE_WAITREQUEST} {1};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {USE_WRITEBYTEENABLE} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {USE_LOCK} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {USE_AV_CLKEN} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {USE_UAV_CLKEN} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {USE_OUTPUTENABLE} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {USE_DEBUGACCESS} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {USE_READRESPONSE} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {USE_WRITERESPONSE} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {AV_SYMBOLS_PER_WORD} {4};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {AV_ADDRESS_SYMBOLS} {1};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {AV_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {AV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {UAV_CONSTANT_BURST_BEHAVIOR} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {AV_REQUIRE_UNALIGNED_ADDRESSES} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {AV_MAX_PENDING_READ_TRANSACTIONS} {2};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {AV_MAX_PENDING_WRITE_TRANSACTIONS} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {AV_INTERLEAVEBURSTS} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {AV_BITS_PER_SYMBOL} {8};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {AV_ISBIGENDIAN} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {AV_ADDRESSGROUP} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {UAV_ADDRESSGROUP} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {AV_REGISTEROUTGOINGSIGNALS} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {AV_REGISTERINCOMINGSIGNALS} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {AV_ALWAYSBURSTMAXBURST} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_translator} {CHIPSELECT_THROUGH_READLATENCY} {0};add_instance {intel_niosv_m_0_data_manager_agent} {altera_merlin_master_agent};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {PKT_QOS_H} {86};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {PKT_QOS_L} {86};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {PKT_DATA_SIDEBAND_H} {84};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {PKT_DATA_SIDEBAND_L} {84};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {PKT_ADDR_SIDEBAND_H} {83};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {PKT_ADDR_SIDEBAND_L} {83};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {PKT_BURST_TYPE_H} {82};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {PKT_BURST_TYPE_L} {81};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {PKT_CACHE_H} {100};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {PKT_CACHE_L} {97};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {PKT_THREAD_ID_H} {93};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {PKT_THREAD_ID_L} {93};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {PKT_PROTECTION_H} {96};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {PKT_PROTECTION_L} {94};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {PKT_DATA_H} {31};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {PKT_DATA_L} {0};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {PKT_DEST_ID_H} {92};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {ST_DATA_W} {106};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;jtag_uart_0_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000002031040&quot;
   end=&quot;0x00000000002031048&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;hyperram_controller_0_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000002030000&quot;
   end=&quot;0x00000000002031000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;intel_niosv_m_0_dm_agent_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000002010000&quot;
   end=&quot;0x00000000002020000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;hyperram_controller_0_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000001000000&quot;
   end=&quot;0x00000000002000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;onchip_memory2_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000002028000&quot;
   end=&quot;0x00000000002030000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;intel_niosv_m_0_timer_sw_agent_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000002031000&quot;
   end=&quot;0x00000000002031040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {ID} {0};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {CACHE_VALUE} {0};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {USE_READRESPONSE} {1};set_instance_parameter_value {intel_niosv_m_0_data_manager_agent} {USE_WRITERESPONSE} {1};add_instance {intel_niosv_m_0_instruction_manager_agent} {altera_merlin_master_agent};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {PKT_QOS_H} {86};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {PKT_QOS_L} {86};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {PKT_DATA_SIDEBAND_H} {84};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {PKT_DATA_SIDEBAND_L} {84};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {PKT_ADDR_SIDEBAND_H} {83};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {PKT_ADDR_SIDEBAND_L} {83};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {PKT_BURST_TYPE_H} {82};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {PKT_BURST_TYPE_L} {81};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {PKT_CACHE_H} {100};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {PKT_CACHE_L} {97};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {PKT_THREAD_ID_H} {93};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {PKT_THREAD_ID_L} {93};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {PKT_TRANS_EXCLUSIVE} {73};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {PKT_PROTECTION_H} {96};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {PKT_PROTECTION_L} {94};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {PKT_DATA_H} {31};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {PKT_DATA_L} {0};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {PKT_DEST_ID_H} {92};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {ST_DATA_W} {106};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {AV_BURSTCOUNT_W} {3};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {AV_BURSTBOUNDARIES} {0};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {ADDR_MAP} {&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;onchip_memory2_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000002028000&quot;
   end=&quot;0x00000000002030000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;intel_niosv_m_0_dm_agent_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000002010000&quot;
   end=&quot;0x00000000002020000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;hyperram_controller_0_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000001000000&quot;
   end=&quot;0x00000000002000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {SUPPRESS_0_BYTEEN_RSP} {0};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {ID} {1};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {BURSTWRAP_VALUE} {1};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {CACHE_VALUE} {0};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {SECURE_ACCESS_BIT} {1};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {USE_READRESPONSE} {1};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_agent} {USE_WRITERESPONSE} {0};add_instance {jtag_uart_0_avalon_jtag_slave_agent} {altera_merlin_slave_agent};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_PROTECTION_H} {96};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_PROTECTION_L} {94};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_DATA_H} {31};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_DATA_L} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_DEST_ID_H} {92};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {ST_DATA_W} {106};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {ID} {4};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent} {ECC_ENABLE} {0};add_instance {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {hyperram_controller_0_csr_agent} {altera_merlin_slave_agent};set_instance_parameter_value {hyperram_controller_0_csr_agent} {PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {hyperram_controller_0_csr_agent} {PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {hyperram_controller_0_csr_agent} {PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {hyperram_controller_0_csr_agent} {PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {hyperram_controller_0_csr_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {hyperram_controller_0_csr_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {hyperram_controller_0_csr_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {hyperram_controller_0_csr_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {hyperram_controller_0_csr_agent} {PKT_PROTECTION_H} {96};set_instance_parameter_value {hyperram_controller_0_csr_agent} {PKT_PROTECTION_L} {94};set_instance_parameter_value {hyperram_controller_0_csr_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {hyperram_controller_0_csr_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {hyperram_controller_0_csr_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {hyperram_controller_0_csr_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {hyperram_controller_0_csr_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {hyperram_controller_0_csr_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {hyperram_controller_0_csr_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {hyperram_controller_0_csr_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {hyperram_controller_0_csr_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {hyperram_controller_0_csr_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {hyperram_controller_0_csr_agent} {PKT_DATA_H} {31};set_instance_parameter_value {hyperram_controller_0_csr_agent} {PKT_DATA_L} {0};set_instance_parameter_value {hyperram_controller_0_csr_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {hyperram_controller_0_csr_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {hyperram_controller_0_csr_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {hyperram_controller_0_csr_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {hyperram_controller_0_csr_agent} {PKT_DEST_ID_H} {92};set_instance_parameter_value {hyperram_controller_0_csr_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {hyperram_controller_0_csr_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {hyperram_controller_0_csr_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {hyperram_controller_0_csr_agent} {ST_DATA_W} {106};set_instance_parameter_value {hyperram_controller_0_csr_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {hyperram_controller_0_csr_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {hyperram_controller_0_csr_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {hyperram_controller_0_csr_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {hyperram_controller_0_csr_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {hyperram_controller_0_csr_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {hyperram_controller_0_csr_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {hyperram_controller_0_csr_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {hyperram_controller_0_csr_agent} {ID} {0};set_instance_parameter_value {hyperram_controller_0_csr_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {hyperram_controller_0_csr_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {hyperram_controller_0_csr_agent} {ECC_ENABLE} {0};add_instance {hyperram_controller_0_csr_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {hyperram_controller_0_csr_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {hyperram_controller_0_csr_agent_rsp_fifo} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {hyperram_controller_0_csr_agent_rsp_fifo} {FIFO_DEPTH} {5};set_instance_parameter_value {hyperram_controller_0_csr_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {hyperram_controller_0_csr_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {hyperram_controller_0_csr_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {hyperram_controller_0_csr_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {hyperram_controller_0_csr_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {hyperram_controller_0_csr_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {hyperram_controller_0_csr_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {hyperram_controller_0_csr_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {hyperram_controller_0_csr_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {hyperram_controller_0_csr_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {hyperram_controller_0_csr_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {hyperram_controller_0_csr_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {hyperram_controller_0_csr_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {hyperram_controller_0_csr_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {hyperram_controller_0_csr_agent_rdata_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {hyperram_controller_0_csr_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {hyperram_controller_0_csr_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {hyperram_controller_0_csr_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {hyperram_controller_0_csr_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {hyperram_controller_0_csr_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {hyperram_controller_0_csr_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {hyperram_controller_0_csr_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {hyperram_controller_0_csr_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {hyperram_controller_0_csr_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {hyperram_controller_0_csr_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {hyperram_controller_0_csr_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {intel_niosv_m_0_dm_agent_agent} {altera_merlin_slave_agent};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent} {PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent} {PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent} {PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent} {PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent} {PKT_PROTECTION_H} {96};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent} {PKT_PROTECTION_L} {94};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent} {PKT_DATA_H} {31};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent} {PKT_DATA_L} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent} {PKT_DEST_ID_H} {92};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent} {ST_DATA_W} {106};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent} {ID} {2};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent} {ECC_ENABLE} {0};add_instance {intel_niosv_m_0_dm_agent_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent_rsp_fifo} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent_rsp_fifo} {FIFO_DEPTH} {3};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {intel_niosv_m_0_dm_agent_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent_rdata_fifo} {FIFO_DEPTH} {3};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {intel_niosv_m_0_dm_agent_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {hyperram_controller_0_s0_agent} {altera_merlin_slave_agent};set_instance_parameter_value {hyperram_controller_0_s0_agent} {PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {hyperram_controller_0_s0_agent} {PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {hyperram_controller_0_s0_agent} {PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {hyperram_controller_0_s0_agent} {PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {hyperram_controller_0_s0_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {hyperram_controller_0_s0_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {hyperram_controller_0_s0_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {hyperram_controller_0_s0_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {hyperram_controller_0_s0_agent} {PKT_PROTECTION_H} {96};set_instance_parameter_value {hyperram_controller_0_s0_agent} {PKT_PROTECTION_L} {94};set_instance_parameter_value {hyperram_controller_0_s0_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {hyperram_controller_0_s0_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {hyperram_controller_0_s0_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {hyperram_controller_0_s0_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {hyperram_controller_0_s0_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {hyperram_controller_0_s0_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {hyperram_controller_0_s0_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {hyperram_controller_0_s0_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {hyperram_controller_0_s0_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {hyperram_controller_0_s0_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {hyperram_controller_0_s0_agent} {PKT_DATA_H} {31};set_instance_parameter_value {hyperram_controller_0_s0_agent} {PKT_DATA_L} {0};set_instance_parameter_value {hyperram_controller_0_s0_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {hyperram_controller_0_s0_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {hyperram_controller_0_s0_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {hyperram_controller_0_s0_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {hyperram_controller_0_s0_agent} {PKT_DEST_ID_H} {92};set_instance_parameter_value {hyperram_controller_0_s0_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {hyperram_controller_0_s0_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {hyperram_controller_0_s0_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {hyperram_controller_0_s0_agent} {ST_DATA_W} {106};set_instance_parameter_value {hyperram_controller_0_s0_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {hyperram_controller_0_s0_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {hyperram_controller_0_s0_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {hyperram_controller_0_s0_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {hyperram_controller_0_s0_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {hyperram_controller_0_s0_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {hyperram_controller_0_s0_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {hyperram_controller_0_s0_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {hyperram_controller_0_s0_agent} {ID} {1};set_instance_parameter_value {hyperram_controller_0_s0_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {hyperram_controller_0_s0_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {hyperram_controller_0_s0_agent} {ECC_ENABLE} {0};add_instance {hyperram_controller_0_s0_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {hyperram_controller_0_s0_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {hyperram_controller_0_s0_agent_rsp_fifo} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {hyperram_controller_0_s0_agent_rsp_fifo} {FIFO_DEPTH} {5};set_instance_parameter_value {hyperram_controller_0_s0_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {hyperram_controller_0_s0_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {hyperram_controller_0_s0_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {hyperram_controller_0_s0_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {hyperram_controller_0_s0_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {hyperram_controller_0_s0_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {hyperram_controller_0_s0_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {hyperram_controller_0_s0_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {hyperram_controller_0_s0_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {hyperram_controller_0_s0_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {hyperram_controller_0_s0_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {hyperram_controller_0_s0_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {hyperram_controller_0_s0_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {hyperram_controller_0_s0_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {hyperram_controller_0_s0_agent_rdata_fifo} {FIFO_DEPTH} {8};set_instance_parameter_value {hyperram_controller_0_s0_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {hyperram_controller_0_s0_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {hyperram_controller_0_s0_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {hyperram_controller_0_s0_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {hyperram_controller_0_s0_agent_rdata_fifo} {EMPTY_LATENCY} {3};set_instance_parameter_value {hyperram_controller_0_s0_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {1};set_instance_parameter_value {hyperram_controller_0_s0_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {hyperram_controller_0_s0_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {hyperram_controller_0_s0_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {hyperram_controller_0_s0_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {hyperram_controller_0_s0_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {onchip_memory2_0_s1_agent} {altera_merlin_slave_agent};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_PROTECTION_H} {96};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_PROTECTION_L} {94};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_DATA_H} {31};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_DATA_L} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_DEST_ID_H} {92};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {onchip_memory2_0_s1_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {onchip_memory2_0_s1_agent} {ST_DATA_W} {106};set_instance_parameter_value {onchip_memory2_0_s1_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {onchip_memory2_0_s1_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {onchip_memory2_0_s1_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {onchip_memory2_0_s1_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {onchip_memory2_0_s1_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {onchip_memory2_0_s1_agent} {ID} {5};set_instance_parameter_value {onchip_memory2_0_s1_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent} {ECC_ENABLE} {0};add_instance {onchip_memory2_0_s1_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {FIFO_DEPTH} {2};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {onchip_memory2_0_s1_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {intel_niosv_m_0_timer_sw_agent_agent} {altera_merlin_slave_agent};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent} {PKT_ORI_BURST_SIZE_H} {105};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent} {PKT_ORI_BURST_SIZE_L} {103};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent} {PKT_RESPONSE_STATUS_H} {102};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent} {PKT_RESPONSE_STATUS_L} {101};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent} {PKT_BURST_SIZE_H} {80};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent} {PKT_BURST_SIZE_L} {78};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent} {PKT_BEGIN_BURST} {85};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent} {PKT_PROTECTION_H} {96};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent} {PKT_PROTECTION_L} {94};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent} {PKT_BURSTWRAP_H} {77};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent} {PKT_BURSTWRAP_L} {77};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent} {PKT_ADDR_H} {67};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent} {PKT_ADDR_L} {36};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent} {PKT_TRANS_COMPRESSED_READ} {68};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent} {PKT_TRANS_READ} {71};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent} {PKT_DATA_H} {31};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent} {PKT_DATA_L} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent} {PKT_BYTEEN_H} {35};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent} {PKT_BYTEEN_L} {32};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent} {PKT_SRC_ID_H} {89};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent} {PKT_SRC_ID_L} {87};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent} {PKT_DEST_ID_H} {92};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent} {PKT_DEST_ID_L} {90};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent} {PKT_SYMBOL_W} {8};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent} {ST_CHANNEL_W} {6};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent} {ST_DATA_W} {106};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent} {AVS_BURSTCOUNT_SYMBOLS} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent} {AVS_BURSTCOUNT_W} {3};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent} {AV_LINEWRAPBURSTS} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent} {SUPPRESS_0_BYTEEN_CMD} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent} {PREVENT_FIFO_OVERFLOW} {1};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent} {MAX_BYTE_CNT} {4};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent} {MAX_BURSTWRAP} {1};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent} {ID} {3};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent} {USE_READRESPONSE} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent} {USE_WRITERESPONSE} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent} {ECC_ENABLE} {0};add_instance {intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo} {BITS_PER_SYMBOL} {107};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo} {FIFO_DEPTH} {3};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo} {USE_PACKETS} {1};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo} {EMPTY_LATENCY} {1};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo} {altera_avalon_sc_fifo};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo} {SYMBOLS_PER_BEAT} {1};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo} {BITS_PER_SYMBOL} {34};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo} {FIFO_DEPTH} {3};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo} {CHANNEL_WIDTH} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo} {ERROR_WIDTH} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo} {USE_PACKETS} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo} {USE_FILL_LEVEL} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo} {EMPTY_LATENCY} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo} {USE_MEMORY_BLOCKS} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo} {USE_STORE_FORWARD} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo} {USE_ALMOST_FULL_IF} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo} {USE_ALMOST_EMPTY_IF} {0};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo} {ENABLE_EXPLICIT_MAXCHANNEL} {false};set_instance_parameter_value {intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo} {EXPLICIT_MAXCHANNEL} {0};add_instance {router} {altera_merlin_router};set_instance_parameter_value {router} {DESTINATION_ID} {1 2 5 0 3 4 };set_instance_parameter_value {router} {CHANNEL_ID} {001000 000100 010000 000010 100000 000001 };set_instance_parameter_value {router} {TYPE_OF_TRANSACTION} {both both both both both both };set_instance_parameter_value {router} {START_ADDRESS} {0x1000000 0x2010000 0x2028000 0x2030000 0x2031000 0x2031040 };set_instance_parameter_value {router} {END_ADDRESS} {0x2000000 0x2020000 0x2030000 0x2031000 0x2031040 0x2031048 };set_instance_parameter_value {router} {NON_SECURED_TAG} {1 1 1 1 1 1 };set_instance_parameter_value {router} {SECURED_RANGE_PAIRS} {0 0 0 0 0 0 };set_instance_parameter_value {router} {SECURED_RANGE_LIST} {0 0 0 0 0 0 };set_instance_parameter_value {router} {SPAN_OFFSET} {};set_instance_parameter_value {router} {PKT_ADDR_H} {67};set_instance_parameter_value {router} {PKT_ADDR_L} {36};set_instance_parameter_value {router} {PKT_PROTECTION_H} {96};set_instance_parameter_value {router} {PKT_PROTECTION_L} {94};set_instance_parameter_value {router} {PKT_DEST_ID_H} {92};set_instance_parameter_value {router} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router} {PKT_TRANS_READ} {71};set_instance_parameter_value {router} {ST_DATA_W} {106};set_instance_parameter_value {router} {ST_CHANNEL_W} {6};set_instance_parameter_value {router} {DECODER_TYPE} {0};set_instance_parameter_value {router} {DEFAULT_CHANNEL} {3};set_instance_parameter_value {router} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router} {DEFAULT_DESTID} {1};set_instance_parameter_value {router} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router} {MEMORY_ALIASING_DECODE} {0};add_instance {router_001} {altera_merlin_router};set_instance_parameter_value {router_001} {DESTINATION_ID} {1 2 5 };set_instance_parameter_value {router_001} {CHANNEL_ID} {010 001 100 };set_instance_parameter_value {router_001} {TYPE_OF_TRANSACTION} {both both both };set_instance_parameter_value {router_001} {START_ADDRESS} {0x1000000 0x2010000 0x2028000 };set_instance_parameter_value {router_001} {END_ADDRESS} {0x2000000 0x2020000 0x2030000 };set_instance_parameter_value {router_001} {NON_SECURED_TAG} {1 1 1 };set_instance_parameter_value {router_001} {SECURED_RANGE_PAIRS} {0 0 0 };set_instance_parameter_value {router_001} {SECURED_RANGE_LIST} {0 0 0 };set_instance_parameter_value {router_001} {SPAN_OFFSET} {};set_instance_parameter_value {router_001} {PKT_ADDR_H} {67};set_instance_parameter_value {router_001} {PKT_ADDR_L} {36};set_instance_parameter_value {router_001} {PKT_PROTECTION_H} {96};set_instance_parameter_value {router_001} {PKT_PROTECTION_L} {94};set_instance_parameter_value {router_001} {PKT_DEST_ID_H} {92};set_instance_parameter_value {router_001} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_001} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_001} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_001} {ST_DATA_W} {106};set_instance_parameter_value {router_001} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_001} {DECODER_TYPE} {0};set_instance_parameter_value {router_001} {DEFAULT_CHANNEL} {1};set_instance_parameter_value {router_001} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_001} {DEFAULT_DESTID} {1};set_instance_parameter_value {router_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_001} {MEMORY_ALIASING_DECODE} {0};add_instance {router_002} {altera_merlin_router};set_instance_parameter_value {router_002} {DESTINATION_ID} {0 };set_instance_parameter_value {router_002} {CHANNEL_ID} {1 };set_instance_parameter_value {router_002} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_002} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_002} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_002} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_002} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_002} {SPAN_OFFSET} {};set_instance_parameter_value {router_002} {PKT_ADDR_H} {67};set_instance_parameter_value {router_002} {PKT_ADDR_L} {36};set_instance_parameter_value {router_002} {PKT_PROTECTION_H} {96};set_instance_parameter_value {router_002} {PKT_PROTECTION_L} {94};set_instance_parameter_value {router_002} {PKT_DEST_ID_H} {92};set_instance_parameter_value {router_002} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_002} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_002} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_002} {ST_DATA_W} {106};set_instance_parameter_value {router_002} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_002} {DECODER_TYPE} {1};set_instance_parameter_value {router_002} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_002} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_002} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_002} {MEMORY_ALIASING_DECODE} {0};add_instance {router_003} {altera_merlin_router};set_instance_parameter_value {router_003} {DESTINATION_ID} {0 };set_instance_parameter_value {router_003} {CHANNEL_ID} {1 };set_instance_parameter_value {router_003} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_003} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_003} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_003} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_003} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_003} {SPAN_OFFSET} {};set_instance_parameter_value {router_003} {PKT_ADDR_H} {67};set_instance_parameter_value {router_003} {PKT_ADDR_L} {36};set_instance_parameter_value {router_003} {PKT_PROTECTION_H} {96};set_instance_parameter_value {router_003} {PKT_PROTECTION_L} {94};set_instance_parameter_value {router_003} {PKT_DEST_ID_H} {92};set_instance_parameter_value {router_003} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_003} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_003} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_003} {ST_DATA_W} {106};set_instance_parameter_value {router_003} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_003} {DECODER_TYPE} {1};set_instance_parameter_value {router_003} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_003} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_003} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_003} {MEMORY_ALIASING_DECODE} {0};add_instance {router_004} {altera_merlin_router};set_instance_parameter_value {router_004} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_004} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_004} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_004} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_004} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_004} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_004} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_004} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_004} {SPAN_OFFSET} {};set_instance_parameter_value {router_004} {PKT_ADDR_H} {67};set_instance_parameter_value {router_004} {PKT_ADDR_L} {36};set_instance_parameter_value {router_004} {PKT_PROTECTION_H} {96};set_instance_parameter_value {router_004} {PKT_PROTECTION_L} {94};set_instance_parameter_value {router_004} {PKT_DEST_ID_H} {92};set_instance_parameter_value {router_004} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_004} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_004} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_004} {ST_DATA_W} {106};set_instance_parameter_value {router_004} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_004} {DECODER_TYPE} {1};set_instance_parameter_value {router_004} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_004} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_004} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_004} {MEMORY_ALIASING_DECODE} {0};add_instance {router_005} {altera_merlin_router};set_instance_parameter_value {router_005} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_005} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_005} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_005} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_005} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_005} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_005} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_005} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_005} {SPAN_OFFSET} {};set_instance_parameter_value {router_005} {PKT_ADDR_H} {67};set_instance_parameter_value {router_005} {PKT_ADDR_L} {36};set_instance_parameter_value {router_005} {PKT_PROTECTION_H} {96};set_instance_parameter_value {router_005} {PKT_PROTECTION_L} {94};set_instance_parameter_value {router_005} {PKT_DEST_ID_H} {92};set_instance_parameter_value {router_005} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_005} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_005} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_005} {ST_DATA_W} {106};set_instance_parameter_value {router_005} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_005} {DECODER_TYPE} {1};set_instance_parameter_value {router_005} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_005} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_005} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_005} {MEMORY_ALIASING_DECODE} {0};add_instance {router_006} {altera_merlin_router};set_instance_parameter_value {router_006} {DESTINATION_ID} {0 1 };set_instance_parameter_value {router_006} {CHANNEL_ID} {01 10 };set_instance_parameter_value {router_006} {TYPE_OF_TRANSACTION} {both read };set_instance_parameter_value {router_006} {START_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_006} {END_ADDRESS} {0x0 0x0 };set_instance_parameter_value {router_006} {NON_SECURED_TAG} {1 1 };set_instance_parameter_value {router_006} {SECURED_RANGE_PAIRS} {0 0 };set_instance_parameter_value {router_006} {SECURED_RANGE_LIST} {0 0 };set_instance_parameter_value {router_006} {SPAN_OFFSET} {};set_instance_parameter_value {router_006} {PKT_ADDR_H} {67};set_instance_parameter_value {router_006} {PKT_ADDR_L} {36};set_instance_parameter_value {router_006} {PKT_PROTECTION_H} {96};set_instance_parameter_value {router_006} {PKT_PROTECTION_L} {94};set_instance_parameter_value {router_006} {PKT_DEST_ID_H} {92};set_instance_parameter_value {router_006} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_006} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_006} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_006} {ST_DATA_W} {106};set_instance_parameter_value {router_006} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_006} {DECODER_TYPE} {1};set_instance_parameter_value {router_006} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_006} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_006} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_006} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_006} {MEMORY_ALIASING_DECODE} {0};add_instance {router_007} {altera_merlin_router};set_instance_parameter_value {router_007} {DESTINATION_ID} {0 };set_instance_parameter_value {router_007} {CHANNEL_ID} {1 };set_instance_parameter_value {router_007} {TYPE_OF_TRANSACTION} {both };set_instance_parameter_value {router_007} {START_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {END_ADDRESS} {0x0 };set_instance_parameter_value {router_007} {NON_SECURED_TAG} {1 };set_instance_parameter_value {router_007} {SECURED_RANGE_PAIRS} {0 };set_instance_parameter_value {router_007} {SECURED_RANGE_LIST} {0 };set_instance_parameter_value {router_007} {SPAN_OFFSET} {};set_instance_parameter_value {router_007} {PKT_ADDR_H} {67};set_instance_parameter_value {router_007} {PKT_ADDR_L} {36};set_instance_parameter_value {router_007} {PKT_PROTECTION_H} {96};set_instance_parameter_value {router_007} {PKT_PROTECTION_L} {94};set_instance_parameter_value {router_007} {PKT_DEST_ID_H} {92};set_instance_parameter_value {router_007} {PKT_DEST_ID_L} {90};set_instance_parameter_value {router_007} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {router_007} {PKT_TRANS_READ} {71};set_instance_parameter_value {router_007} {ST_DATA_W} {106};set_instance_parameter_value {router_007} {ST_CHANNEL_W} {6};set_instance_parameter_value {router_007} {DECODER_TYPE} {1};set_instance_parameter_value {router_007} {DEFAULT_CHANNEL} {0};set_instance_parameter_value {router_007} {DEFAULT_WR_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_RD_CHANNEL} {-1};set_instance_parameter_value {router_007} {DEFAULT_DESTID} {0};set_instance_parameter_value {router_007} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {router_007} {MEMORY_ALIASING_DECODE} {0};add_instance {intel_niosv_m_0_data_manager_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {intel_niosv_m_0_data_manager_limiter} {PKT_DEST_ID_H} {92};set_instance_parameter_value {intel_niosv_m_0_data_manager_limiter} {PKT_DEST_ID_L} {90};set_instance_parameter_value {intel_niosv_m_0_data_manager_limiter} {PKT_SRC_ID_H} {89};set_instance_parameter_value {intel_niosv_m_0_data_manager_limiter} {PKT_SRC_ID_L} {87};set_instance_parameter_value {intel_niosv_m_0_data_manager_limiter} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {intel_niosv_m_0_data_manager_limiter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {intel_niosv_m_0_data_manager_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {intel_niosv_m_0_data_manager_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {intel_niosv_m_0_data_manager_limiter} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {intel_niosv_m_0_data_manager_limiter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {intel_niosv_m_0_data_manager_limiter} {PKT_THREAD_ID_H} {93};set_instance_parameter_value {intel_niosv_m_0_data_manager_limiter} {PKT_THREAD_ID_L} {93};set_instance_parameter_value {intel_niosv_m_0_data_manager_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {intel_niosv_m_0_data_manager_limiter} {MAX_OUTSTANDING_RESPONSES} {4};set_instance_parameter_value {intel_niosv_m_0_data_manager_limiter} {PIPELINED} {0};set_instance_parameter_value {intel_niosv_m_0_data_manager_limiter} {ST_DATA_W} {106};set_instance_parameter_value {intel_niosv_m_0_data_manager_limiter} {ST_CHANNEL_W} {6};set_instance_parameter_value {intel_niosv_m_0_data_manager_limiter} {VALID_WIDTH} {6};set_instance_parameter_value {intel_niosv_m_0_data_manager_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {intel_niosv_m_0_data_manager_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {intel_niosv_m_0_data_manager_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {intel_niosv_m_0_data_manager_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {intel_niosv_m_0_data_manager_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {intel_niosv_m_0_data_manager_limiter} {REORDER} {0};add_instance {intel_niosv_m_0_instruction_manager_limiter} {altera_merlin_traffic_limiter};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_limiter} {PKT_DEST_ID_H} {92};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_limiter} {PKT_DEST_ID_L} {90};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_limiter} {PKT_SRC_ID_H} {89};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_limiter} {PKT_SRC_ID_L} {87};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_limiter} {PKT_BYTE_CNT_H} {76};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_limiter} {PKT_BYTE_CNT_L} {74};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_limiter} {PKT_BYTEEN_H} {35};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_limiter} {PKT_BYTEEN_L} {32};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_limiter} {PKT_TRANS_POSTED} {69};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_limiter} {PKT_TRANS_WRITE} {70};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_limiter} {PKT_THREAD_ID_H} {93};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_limiter} {PKT_THREAD_ID_L} {93};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_limiter} {MAX_BURST_LENGTH} {1};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_limiter} {MAX_OUTSTANDING_RESPONSES} {4};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_limiter} {PIPELINED} {0};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_limiter} {ST_DATA_W} {106};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_limiter} {ST_CHANNEL_W} {6};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_limiter} {VALID_WIDTH} {6};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_limiter} {ENFORCE_ORDER} {1};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_limiter} {PREVENT_HAZARDS} {0};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_limiter} {SUPPORTS_POSTED_WRITES} {1};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_limiter} {SUPPORTS_NONPOSTED_WRITES} {0};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_limiter} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};set_instance_parameter_value {intel_niosv_m_0_instruction_manager_limiter} {REORDER} {0};add_instance {cmd_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux} {ST_DATA_W} {106};set_instance_parameter_value {cmd_demux} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_demux} {NUM_OUTPUTS} {6};set_instance_parameter_value {cmd_demux} {VALID_WIDTH} {6};set_instance_parameter_value {cmd_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {cmd_demux_001} {ST_DATA_W} {106};set_instance_parameter_value {cmd_demux_001} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_demux_001} {NUM_OUTPUTS} {3};set_instance_parameter_value {cmd_demux_001} {VALID_WIDTH} {6};set_instance_parameter_value {cmd_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux} {ST_DATA_W} {106};set_instance_parameter_value {cmd_mux} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_mux} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_001} {ST_DATA_W} {106};set_instance_parameter_value {cmd_mux_001} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_mux_001} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_001} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_001} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_002} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_002} {ST_DATA_W} {106};set_instance_parameter_value {cmd_mux_002} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_mux_002} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_002} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_002} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_002} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_002} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_003} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_003} {ST_DATA_W} {106};set_instance_parameter_value {cmd_mux_003} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_mux_003} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_003} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_003} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_003} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_003} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_004} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_004} {ST_DATA_W} {106};set_instance_parameter_value {cmd_mux_004} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_mux_004} {NUM_INPUTS} {2};set_instance_parameter_value {cmd_mux_004} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_004} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_004} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_004} {ARBITRATION_SHARES} {1 1 };set_instance_parameter_value {cmd_mux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {cmd_mux_005} {altera_merlin_multiplexer};set_instance_parameter_value {cmd_mux_005} {ST_DATA_W} {106};set_instance_parameter_value {cmd_mux_005} {ST_CHANNEL_W} {6};set_instance_parameter_value {cmd_mux_005} {NUM_INPUTS} {1};set_instance_parameter_value {cmd_mux_005} {PIPELINE_ARB} {1};set_instance_parameter_value {cmd_mux_005} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {cmd_mux_005} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SCHEME} {round-robin};set_instance_parameter_value {cmd_mux_005} {ARBITRATION_SHARES} {1 };set_instance_parameter_value {cmd_mux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux} {ST_DATA_W} {106};set_instance_parameter_value {rsp_demux} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_demux} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_001} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_001} {ST_DATA_W} {106};set_instance_parameter_value {rsp_demux_001} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_demux_001} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_001} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_002} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_002} {ST_DATA_W} {106};set_instance_parameter_value {rsp_demux_002} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_demux_002} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_002} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_002} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_003} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_003} {ST_DATA_W} {106};set_instance_parameter_value {rsp_demux_003} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_demux_003} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_003} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_003} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_004} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_004} {ST_DATA_W} {106};set_instance_parameter_value {rsp_demux_004} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_demux_004} {NUM_OUTPUTS} {2};set_instance_parameter_value {rsp_demux_004} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_004} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_demux_005} {altera_merlin_demultiplexer};set_instance_parameter_value {rsp_demux_005} {ST_DATA_W} {106};set_instance_parameter_value {rsp_demux_005} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_demux_005} {NUM_OUTPUTS} {1};set_instance_parameter_value {rsp_demux_005} {VALID_WIDTH} {1};set_instance_parameter_value {rsp_demux_005} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux} {ST_DATA_W} {106};set_instance_parameter_value {rsp_mux} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_mux} {NUM_INPUTS} {6};set_instance_parameter_value {rsp_mux} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux} {ARBITRATION_SHARES} {1 1 1 1 1 1 };set_instance_parameter_value {rsp_mux} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {rsp_mux_001} {altera_merlin_multiplexer};set_instance_parameter_value {rsp_mux_001} {ST_DATA_W} {106};set_instance_parameter_value {rsp_mux_001} {ST_CHANNEL_W} {6};set_instance_parameter_value {rsp_mux_001} {NUM_INPUTS} {3};set_instance_parameter_value {rsp_mux_001} {PIPELINE_ARB} {0};set_instance_parameter_value {rsp_mux_001} {USE_EXTERNAL_ARB} {0};set_instance_parameter_value {rsp_mux_001} {PKT_TRANS_LOCK} {72};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SCHEME} {no-arb};set_instance_parameter_value {rsp_mux_001} {ARBITRATION_SHARES} {1 1 1 };set_instance_parameter_value {rsp_mux_001} {MERLIN_PACKET_FORMAT} {ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)};add_instance {intel_niosv_m_0_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {intel_niosv_m_0_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {intel_niosv_m_0_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {intel_niosv_m_0_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {intel_niosv_m_0_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {hyperram_controller_0_reset_controller_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {hyperram_controller_0_reset_controller_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {hyperram_controller_0_reset_controller_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {hyperram_controller_0_reset_controller_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {hyperram_controller_0_reset_controller_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {hyperram_controller_0_csr_translator_reset_reset_bridge} {altera_reset_bridge};set_instance_parameter_value {hyperram_controller_0_csr_translator_reset_reset_bridge} {ACTIVE_LOW_RESET} {0};set_instance_parameter_value {hyperram_controller_0_csr_translator_reset_reset_bridge} {SYNCHRONOUS_EDGES} {deassert};set_instance_parameter_value {hyperram_controller_0_csr_translator_reset_reset_bridge} {NUM_RESET_OUTPUTS} {1};set_instance_parameter_value {hyperram_controller_0_csr_translator_reset_reset_bridge} {USE_RESET_REQUEST} {0};add_instance {hyperram_controller_0_coreclk_clock_bridge} {altera_clock_bridge};set_instance_parameter_value {hyperram_controller_0_coreclk_clock_bridge} {EXPLICIT_CLOCK_RATE} {50000000};set_instance_parameter_value {hyperram_controller_0_coreclk_clock_bridge} {NUM_CLOCK_OUTPUTS} {1};add_connection {intel_niosv_m_0_data_manager_translator.avalon_universal_master_0} {intel_niosv_m_0_data_manager_agent.av} {avalon};set_connection_parameter_value {intel_niosv_m_0_data_manager_translator.avalon_universal_master_0/intel_niosv_m_0_data_manager_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {intel_niosv_m_0_data_manager_translator.avalon_universal_master_0/intel_niosv_m_0_data_manager_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {intel_niosv_m_0_data_manager_translator.avalon_universal_master_0/intel_niosv_m_0_data_manager_agent.av} {defaultConnection} {false};add_connection {intel_niosv_m_0_instruction_manager_translator.avalon_universal_master_0} {intel_niosv_m_0_instruction_manager_agent.av} {avalon};set_connection_parameter_value {intel_niosv_m_0_instruction_manager_translator.avalon_universal_master_0/intel_niosv_m_0_instruction_manager_agent.av} {arbitrationPriority} {1};set_connection_parameter_value {intel_niosv_m_0_instruction_manager_translator.avalon_universal_master_0/intel_niosv_m_0_instruction_manager_agent.av} {baseAddress} {0x0000};set_connection_parameter_value {intel_niosv_m_0_instruction_manager_translator.avalon_universal_master_0/intel_niosv_m_0_instruction_manager_agent.av} {defaultConnection} {false};add_connection {jtag_uart_0_avalon_jtag_slave_agent.m0} {jtag_uart_0_avalon_jtag_slave_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {jtag_uart_0_avalon_jtag_slave_agent.m0/jtag_uart_0_avalon_jtag_slave_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {jtag_uart_0_avalon_jtag_slave_agent.m0/jtag_uart_0_avalon_jtag_slave_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {jtag_uart_0_avalon_jtag_slave_agent.m0/jtag_uart_0_avalon_jtag_slave_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {jtag_uart_0_avalon_jtag_slave_agent.rf_source} {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo.in} {avalon_streaming};add_connection {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo.out} {jtag_uart_0_avalon_jtag_slave_agent.rf_sink} {avalon_streaming};add_connection {jtag_uart_0_avalon_jtag_slave_agent.rdata_fifo_src} {jtag_uart_0_avalon_jtag_slave_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux.src} {jtag_uart_0_avalon_jtag_slave_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux.src/jtag_uart_0_avalon_jtag_slave_agent.cp} {qsys_mm.command};add_connection {hyperram_controller_0_csr_agent.m0} {hyperram_controller_0_csr_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {hyperram_controller_0_csr_agent.m0/hyperram_controller_0_csr_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {hyperram_controller_0_csr_agent.m0/hyperram_controller_0_csr_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {hyperram_controller_0_csr_agent.m0/hyperram_controller_0_csr_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {hyperram_controller_0_csr_agent.rf_source} {hyperram_controller_0_csr_agent_rsp_fifo.in} {avalon_streaming};add_connection {hyperram_controller_0_csr_agent_rsp_fifo.out} {hyperram_controller_0_csr_agent.rf_sink} {avalon_streaming};add_connection {hyperram_controller_0_csr_agent.rdata_fifo_src} {hyperram_controller_0_csr_agent_rdata_fifo.in} {avalon_streaming};add_connection {hyperram_controller_0_csr_agent_rdata_fifo.out} {hyperram_controller_0_csr_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_001.src} {hyperram_controller_0_csr_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_001.src/hyperram_controller_0_csr_agent.cp} {qsys_mm.command};add_connection {intel_niosv_m_0_dm_agent_agent.m0} {intel_niosv_m_0_dm_agent_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {intel_niosv_m_0_dm_agent_agent.m0/intel_niosv_m_0_dm_agent_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {intel_niosv_m_0_dm_agent_agent.m0/intel_niosv_m_0_dm_agent_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {intel_niosv_m_0_dm_agent_agent.m0/intel_niosv_m_0_dm_agent_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {intel_niosv_m_0_dm_agent_agent.rf_source} {intel_niosv_m_0_dm_agent_agent_rsp_fifo.in} {avalon_streaming};add_connection {intel_niosv_m_0_dm_agent_agent_rsp_fifo.out} {intel_niosv_m_0_dm_agent_agent.rf_sink} {avalon_streaming};add_connection {intel_niosv_m_0_dm_agent_agent.rdata_fifo_src} {intel_niosv_m_0_dm_agent_agent_rdata_fifo.in} {avalon_streaming};add_connection {intel_niosv_m_0_dm_agent_agent_rdata_fifo.out} {intel_niosv_m_0_dm_agent_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_002.src} {intel_niosv_m_0_dm_agent_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_002.src/intel_niosv_m_0_dm_agent_agent.cp} {qsys_mm.command};add_connection {hyperram_controller_0_s0_agent.m0} {hyperram_controller_0_s0_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {hyperram_controller_0_s0_agent.m0/hyperram_controller_0_s0_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {hyperram_controller_0_s0_agent.m0/hyperram_controller_0_s0_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {hyperram_controller_0_s0_agent.m0/hyperram_controller_0_s0_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {hyperram_controller_0_s0_agent.rf_source} {hyperram_controller_0_s0_agent_rsp_fifo.in} {avalon_streaming};add_connection {hyperram_controller_0_s0_agent_rsp_fifo.out} {hyperram_controller_0_s0_agent.rf_sink} {avalon_streaming};add_connection {hyperram_controller_0_s0_agent.rdata_fifo_src} {hyperram_controller_0_s0_agent_rdata_fifo.in} {avalon_streaming};add_connection {hyperram_controller_0_s0_agent_rdata_fifo.out} {hyperram_controller_0_s0_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_003.src} {hyperram_controller_0_s0_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_003.src/hyperram_controller_0_s0_agent.cp} {qsys_mm.command};add_connection {onchip_memory2_0_s1_agent.m0} {onchip_memory2_0_s1_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {onchip_memory2_0_s1_agent.m0/onchip_memory2_0_s1_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {onchip_memory2_0_s1_agent.rf_source} {onchip_memory2_0_s1_agent_rsp_fifo.in} {avalon_streaming};add_connection {onchip_memory2_0_s1_agent_rsp_fifo.out} {onchip_memory2_0_s1_agent.rf_sink} {avalon_streaming};add_connection {onchip_memory2_0_s1_agent.rdata_fifo_src} {onchip_memory2_0_s1_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_004.src} {onchip_memory2_0_s1_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_004.src/onchip_memory2_0_s1_agent.cp} {qsys_mm.command};add_connection {intel_niosv_m_0_timer_sw_agent_agent.m0} {intel_niosv_m_0_timer_sw_agent_translator.avalon_universal_slave_0} {avalon};set_connection_parameter_value {intel_niosv_m_0_timer_sw_agent_agent.m0/intel_niosv_m_0_timer_sw_agent_translator.avalon_universal_slave_0} {arbitrationPriority} {1};set_connection_parameter_value {intel_niosv_m_0_timer_sw_agent_agent.m0/intel_niosv_m_0_timer_sw_agent_translator.avalon_universal_slave_0} {baseAddress} {0x0000};set_connection_parameter_value {intel_niosv_m_0_timer_sw_agent_agent.m0/intel_niosv_m_0_timer_sw_agent_translator.avalon_universal_slave_0} {defaultConnection} {false};add_connection {intel_niosv_m_0_timer_sw_agent_agent.rf_source} {intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo.in} {avalon_streaming};add_connection {intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo.out} {intel_niosv_m_0_timer_sw_agent_agent.rf_sink} {avalon_streaming};add_connection {intel_niosv_m_0_timer_sw_agent_agent.rdata_fifo_src} {intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo.in} {avalon_streaming};add_connection {intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo.out} {intel_niosv_m_0_timer_sw_agent_agent.rdata_fifo_sink} {avalon_streaming};add_connection {cmd_mux_005.src} {intel_niosv_m_0_timer_sw_agent_agent.cp} {avalon_streaming};preview_set_connection_tag {cmd_mux_005.src/intel_niosv_m_0_timer_sw_agent_agent.cp} {qsys_mm.command};add_connection {intel_niosv_m_0_data_manager_agent.cp} {router.sink} {avalon_streaming};preview_set_connection_tag {intel_niosv_m_0_data_manager_agent.cp/router.sink} {qsys_mm.command};add_connection {intel_niosv_m_0_instruction_manager_agent.cp} {router_001.sink} {avalon_streaming};preview_set_connection_tag {intel_niosv_m_0_instruction_manager_agent.cp/router_001.sink} {qsys_mm.command};add_connection {jtag_uart_0_avalon_jtag_slave_agent.rp} {router_002.sink} {avalon_streaming};preview_set_connection_tag {jtag_uart_0_avalon_jtag_slave_agent.rp/router_002.sink} {qsys_mm.response};add_connection {router_002.src} {rsp_demux.sink} {avalon_streaming};preview_set_connection_tag {router_002.src/rsp_demux.sink} {qsys_mm.response};add_connection {hyperram_controller_0_csr_agent.rp} {router_003.sink} {avalon_streaming};preview_set_connection_tag {hyperram_controller_0_csr_agent.rp/router_003.sink} {qsys_mm.response};add_connection {router_003.src} {rsp_demux_001.sink} {avalon_streaming};preview_set_connection_tag {router_003.src/rsp_demux_001.sink} {qsys_mm.response};add_connection {intel_niosv_m_0_dm_agent_agent.rp} {router_004.sink} {avalon_streaming};preview_set_connection_tag {intel_niosv_m_0_dm_agent_agent.rp/router_004.sink} {qsys_mm.response};add_connection {router_004.src} {rsp_demux_002.sink} {avalon_streaming};preview_set_connection_tag {router_004.src/rsp_demux_002.sink} {qsys_mm.response};add_connection {hyperram_controller_0_s0_agent.rp} {router_005.sink} {avalon_streaming};preview_set_connection_tag {hyperram_controller_0_s0_agent.rp/router_005.sink} {qsys_mm.response};add_connection {router_005.src} {rsp_demux_003.sink} {avalon_streaming};preview_set_connection_tag {router_005.src/rsp_demux_003.sink} {qsys_mm.response};add_connection {onchip_memory2_0_s1_agent.rp} {router_006.sink} {avalon_streaming};preview_set_connection_tag {onchip_memory2_0_s1_agent.rp/router_006.sink} {qsys_mm.response};add_connection {router_006.src} {rsp_demux_004.sink} {avalon_streaming};preview_set_connection_tag {router_006.src/rsp_demux_004.sink} {qsys_mm.response};add_connection {intel_niosv_m_0_timer_sw_agent_agent.rp} {router_007.sink} {avalon_streaming};preview_set_connection_tag {intel_niosv_m_0_timer_sw_agent_agent.rp/router_007.sink} {qsys_mm.response};add_connection {router_007.src} {rsp_demux_005.sink} {avalon_streaming};preview_set_connection_tag {router_007.src/rsp_demux_005.sink} {qsys_mm.response};add_connection {router.src} {intel_niosv_m_0_data_manager_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router.src/intel_niosv_m_0_data_manager_limiter.cmd_sink} {qsys_mm.command};add_connection {intel_niosv_m_0_data_manager_limiter.cmd_src} {cmd_demux.sink} {avalon_streaming};preview_set_connection_tag {intel_niosv_m_0_data_manager_limiter.cmd_src/cmd_demux.sink} {qsys_mm.command};add_connection {rsp_mux.src} {intel_niosv_m_0_data_manager_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux.src/intel_niosv_m_0_data_manager_limiter.rsp_sink} {qsys_mm.response};add_connection {intel_niosv_m_0_data_manager_limiter.rsp_src} {intel_niosv_m_0_data_manager_agent.rp} {avalon_streaming};preview_set_connection_tag {intel_niosv_m_0_data_manager_limiter.rsp_src/intel_niosv_m_0_data_manager_agent.rp} {qsys_mm.response};add_connection {router_001.src} {intel_niosv_m_0_instruction_manager_limiter.cmd_sink} {avalon_streaming};preview_set_connection_tag {router_001.src/intel_niosv_m_0_instruction_manager_limiter.cmd_sink} {qsys_mm.command};add_connection {intel_niosv_m_0_instruction_manager_limiter.cmd_src} {cmd_demux_001.sink} {avalon_streaming};preview_set_connection_tag {intel_niosv_m_0_instruction_manager_limiter.cmd_src/cmd_demux_001.sink} {qsys_mm.command};add_connection {rsp_mux_001.src} {intel_niosv_m_0_instruction_manager_limiter.rsp_sink} {avalon_streaming};preview_set_connection_tag {rsp_mux_001.src/intel_niosv_m_0_instruction_manager_limiter.rsp_sink} {qsys_mm.response};add_connection {intel_niosv_m_0_instruction_manager_limiter.rsp_src} {intel_niosv_m_0_instruction_manager_agent.rp} {avalon_streaming};preview_set_connection_tag {intel_niosv_m_0_instruction_manager_limiter.rsp_src/intel_niosv_m_0_instruction_manager_agent.rp} {qsys_mm.response};add_connection {cmd_demux.src0} {cmd_mux.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src0/cmd_mux.sink0} {qsys_mm.command};add_connection {cmd_demux.src1} {cmd_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src1/cmd_mux_001.sink0} {qsys_mm.command};add_connection {cmd_demux.src2} {cmd_mux_002.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src2/cmd_mux_002.sink0} {qsys_mm.command};add_connection {cmd_demux.src3} {cmd_mux_003.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src3/cmd_mux_003.sink0} {qsys_mm.command};add_connection {cmd_demux.src4} {cmd_mux_004.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src4/cmd_mux_004.sink0} {qsys_mm.command};add_connection {cmd_demux.src5} {cmd_mux_005.sink0} {avalon_streaming};preview_set_connection_tag {cmd_demux.src5/cmd_mux_005.sink0} {qsys_mm.command};add_connection {cmd_demux_001.src0} {cmd_mux_002.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src0/cmd_mux_002.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src1} {cmd_mux_003.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src1/cmd_mux_003.sink1} {qsys_mm.command};add_connection {cmd_demux_001.src2} {cmd_mux_004.sink1} {avalon_streaming};preview_set_connection_tag {cmd_demux_001.src2/cmd_mux_004.sink1} {qsys_mm.command};add_connection {rsp_demux.src0} {rsp_mux.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux.src0/rsp_mux.sink0} {qsys_mm.response};add_connection {rsp_demux_001.src0} {rsp_mux.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_001.src0/rsp_mux.sink1} {qsys_mm.response};add_connection {rsp_demux_002.src0} {rsp_mux.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src0/rsp_mux.sink2} {qsys_mm.response};add_connection {rsp_demux_002.src1} {rsp_mux_001.sink0} {avalon_streaming};preview_set_connection_tag {rsp_demux_002.src1/rsp_mux_001.sink0} {qsys_mm.response};add_connection {rsp_demux_003.src0} {rsp_mux.sink3} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src0/rsp_mux.sink3} {qsys_mm.response};add_connection {rsp_demux_003.src1} {rsp_mux_001.sink1} {avalon_streaming};preview_set_connection_tag {rsp_demux_003.src1/rsp_mux_001.sink1} {qsys_mm.response};add_connection {rsp_demux_004.src0} {rsp_mux.sink4} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src0/rsp_mux.sink4} {qsys_mm.response};add_connection {rsp_demux_004.src1} {rsp_mux_001.sink2} {avalon_streaming};preview_set_connection_tag {rsp_demux_004.src1/rsp_mux_001.sink2} {qsys_mm.response};add_connection {rsp_demux_005.src0} {rsp_mux.sink5} {avalon_streaming};preview_set_connection_tag {rsp_demux_005.src0/rsp_mux.sink5} {qsys_mm.response};add_connection {intel_niosv_m_0_data_manager_limiter.cmd_valid} {cmd_demux.sink_valid} {avalon_streaming};add_connection {intel_niosv_m_0_instruction_manager_limiter.cmd_valid} {cmd_demux_001.sink_valid} {avalon_streaming};add_connection {intel_niosv_m_0_reset_reset_bridge.out_reset} {intel_niosv_m_0_data_manager_translator.reset} {reset};add_connection {intel_niosv_m_0_reset_reset_bridge.out_reset} {intel_niosv_m_0_instruction_manager_translator.reset} {reset};add_connection {intel_niosv_m_0_reset_reset_bridge.out_reset} {jtag_uart_0_avalon_jtag_slave_translator.reset} {reset};add_connection {intel_niosv_m_0_reset_reset_bridge.out_reset} {intel_niosv_m_0_dm_agent_translator.reset} {reset};add_connection {intel_niosv_m_0_reset_reset_bridge.out_reset} {onchip_memory2_0_s1_translator.reset} {reset};add_connection {intel_niosv_m_0_reset_reset_bridge.out_reset} {intel_niosv_m_0_timer_sw_agent_translator.reset} {reset};add_connection {intel_niosv_m_0_reset_reset_bridge.out_reset} {intel_niosv_m_0_data_manager_agent.clk_reset} {reset};add_connection {intel_niosv_m_0_reset_reset_bridge.out_reset} {intel_niosv_m_0_instruction_manager_agent.clk_reset} {reset};add_connection {intel_niosv_m_0_reset_reset_bridge.out_reset} {jtag_uart_0_avalon_jtag_slave_agent.clk_reset} {reset};add_connection {intel_niosv_m_0_reset_reset_bridge.out_reset} {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo.clk_reset} {reset};add_connection {intel_niosv_m_0_reset_reset_bridge.out_reset} {intel_niosv_m_0_dm_agent_agent.clk_reset} {reset};add_connection {intel_niosv_m_0_reset_reset_bridge.out_reset} {intel_niosv_m_0_dm_agent_agent_rsp_fifo.clk_reset} {reset};add_connection {intel_niosv_m_0_reset_reset_bridge.out_reset} {intel_niosv_m_0_dm_agent_agent_rdata_fifo.clk_reset} {reset};add_connection {intel_niosv_m_0_reset_reset_bridge.out_reset} {onchip_memory2_0_s1_agent.clk_reset} {reset};add_connection {intel_niosv_m_0_reset_reset_bridge.out_reset} {onchip_memory2_0_s1_agent_rsp_fifo.clk_reset} {reset};add_connection {intel_niosv_m_0_reset_reset_bridge.out_reset} {intel_niosv_m_0_timer_sw_agent_agent.clk_reset} {reset};add_connection {intel_niosv_m_0_reset_reset_bridge.out_reset} {intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo.clk_reset} {reset};add_connection {intel_niosv_m_0_reset_reset_bridge.out_reset} {intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo.clk_reset} {reset};add_connection {intel_niosv_m_0_reset_reset_bridge.out_reset} {router.clk_reset} {reset};add_connection {intel_niosv_m_0_reset_reset_bridge.out_reset} {router_001.clk_reset} {reset};add_connection {intel_niosv_m_0_reset_reset_bridge.out_reset} {router_002.clk_reset} {reset};add_connection {intel_niosv_m_0_reset_reset_bridge.out_reset} {router_004.clk_reset} {reset};add_connection {intel_niosv_m_0_reset_reset_bridge.out_reset} {router_006.clk_reset} {reset};add_connection {intel_niosv_m_0_reset_reset_bridge.out_reset} {router_007.clk_reset} {reset};add_connection {intel_niosv_m_0_reset_reset_bridge.out_reset} {intel_niosv_m_0_data_manager_limiter.clk_reset} {reset};add_connection {intel_niosv_m_0_reset_reset_bridge.out_reset} {intel_niosv_m_0_instruction_manager_limiter.clk_reset} {reset};add_connection {intel_niosv_m_0_reset_reset_bridge.out_reset} {cmd_demux.clk_reset} {reset};add_connection {intel_niosv_m_0_reset_reset_bridge.out_reset} {cmd_demux_001.clk_reset} {reset};add_connection {intel_niosv_m_0_reset_reset_bridge.out_reset} {cmd_mux.clk_reset} {reset};add_connection {intel_niosv_m_0_reset_reset_bridge.out_reset} {cmd_mux_002.clk_reset} {reset};add_connection {intel_niosv_m_0_reset_reset_bridge.out_reset} {cmd_mux_004.clk_reset} {reset};add_connection {intel_niosv_m_0_reset_reset_bridge.out_reset} {cmd_mux_005.clk_reset} {reset};add_connection {intel_niosv_m_0_reset_reset_bridge.out_reset} {rsp_demux.clk_reset} {reset};add_connection {intel_niosv_m_0_reset_reset_bridge.out_reset} {rsp_demux_002.clk_reset} {reset};add_connection {intel_niosv_m_0_reset_reset_bridge.out_reset} {rsp_demux_004.clk_reset} {reset};add_connection {intel_niosv_m_0_reset_reset_bridge.out_reset} {rsp_demux_005.clk_reset} {reset};add_connection {intel_niosv_m_0_reset_reset_bridge.out_reset} {rsp_mux.clk_reset} {reset};add_connection {intel_niosv_m_0_reset_reset_bridge.out_reset} {rsp_mux_001.clk_reset} {reset};add_connection {hyperram_controller_0_csr_translator_reset_reset_bridge.out_reset} {hyperram_controller_0_csr_translator.reset} {reset};add_connection {hyperram_controller_0_csr_translator_reset_reset_bridge.out_reset} {hyperram_controller_0_s0_translator.reset} {reset};add_connection {hyperram_controller_0_csr_translator_reset_reset_bridge.out_reset} {hyperram_controller_0_csr_agent.clk_reset} {reset};add_connection {hyperram_controller_0_csr_translator_reset_reset_bridge.out_reset} {hyperram_controller_0_csr_agent_rsp_fifo.clk_reset} {reset};add_connection {hyperram_controller_0_csr_translator_reset_reset_bridge.out_reset} {hyperram_controller_0_csr_agent_rdata_fifo.clk_reset} {reset};add_connection {hyperram_controller_0_csr_translator_reset_reset_bridge.out_reset} {hyperram_controller_0_s0_agent.clk_reset} {reset};add_connection {hyperram_controller_0_csr_translator_reset_reset_bridge.out_reset} {hyperram_controller_0_s0_agent_rsp_fifo.clk_reset} {reset};add_connection {hyperram_controller_0_csr_translator_reset_reset_bridge.out_reset} {hyperram_controller_0_s0_agent_rdata_fifo.clk_reset} {reset};add_connection {hyperram_controller_0_csr_translator_reset_reset_bridge.out_reset} {router_003.clk_reset} {reset};add_connection {hyperram_controller_0_csr_translator_reset_reset_bridge.out_reset} {router_005.clk_reset} {reset};add_connection {hyperram_controller_0_csr_translator_reset_reset_bridge.out_reset} {cmd_mux_001.clk_reset} {reset};add_connection {hyperram_controller_0_csr_translator_reset_reset_bridge.out_reset} {cmd_mux_003.clk_reset} {reset};add_connection {hyperram_controller_0_csr_translator_reset_reset_bridge.out_reset} {rsp_demux_001.clk_reset} {reset};add_connection {hyperram_controller_0_csr_translator_reset_reset_bridge.out_reset} {rsp_demux_003.clk_reset} {reset};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {intel_niosv_m_0_data_manager_translator.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {intel_niosv_m_0_instruction_manager_translator.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {jtag_uart_0_avalon_jtag_slave_translator.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {hyperram_controller_0_csr_translator.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {intel_niosv_m_0_dm_agent_translator.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {hyperram_controller_0_s0_translator.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {onchip_memory2_0_s1_translator.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {intel_niosv_m_0_timer_sw_agent_translator.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {intel_niosv_m_0_data_manager_agent.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {intel_niosv_m_0_instruction_manager_agent.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {jtag_uart_0_avalon_jtag_slave_agent.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {hyperram_controller_0_csr_agent.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {hyperram_controller_0_csr_agent_rsp_fifo.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {hyperram_controller_0_csr_agent_rdata_fifo.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {intel_niosv_m_0_dm_agent_agent.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {intel_niosv_m_0_dm_agent_agent_rsp_fifo.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {intel_niosv_m_0_dm_agent_agent_rdata_fifo.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {hyperram_controller_0_s0_agent.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {hyperram_controller_0_s0_agent_rsp_fifo.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {hyperram_controller_0_s0_agent_rdata_fifo.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {onchip_memory2_0_s1_agent.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {onchip_memory2_0_s1_agent_rsp_fifo.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {intel_niosv_m_0_timer_sw_agent_agent.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {router.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {router_001.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {router_002.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {router_003.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {router_004.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {router_005.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {router_006.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {router_007.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {intel_niosv_m_0_data_manager_limiter.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {intel_niosv_m_0_instruction_manager_limiter.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {cmd_demux.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {rsp_mux.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {cmd_demux_001.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {rsp_mux_001.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {cmd_mux.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {rsp_demux.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {cmd_mux_001.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {rsp_demux_001.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {cmd_mux_002.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {rsp_demux_002.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {cmd_mux_003.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {rsp_demux_003.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {cmd_mux_004.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {rsp_demux_004.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {cmd_mux_005.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {rsp_demux_005.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {intel_niosv_m_0_reset_reset_bridge.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {hyperram_controller_0_reset_controller_reset_bridge.clk} {clock};add_connection {hyperram_controller_0_coreclk_clock_bridge.out_clk} {hyperram_controller_0_csr_translator_reset_reset_bridge.clk} {clock};add_interface {hyperram_controller_0_coreclk} {clock} {slave};set_interface_property {hyperram_controller_0_coreclk} {EXPORT_OF} {hyperram_controller_0_coreclk_clock_bridge.in_clk};add_interface {hyperram_controller_0_csr_translator_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {hyperram_controller_0_csr_translator_reset_reset_bridge_in_reset} {EXPORT_OF} {hyperram_controller_0_csr_translator_reset_reset_bridge.in_reset};add_interface {hyperram_controller_0_reset_controller_reset_bridge_in_reset} {reset} {slave};set_interface_property {hyperram_controller_0_reset_controller_reset_bridge_in_reset} {EXPORT_OF} {hyperram_controller_0_reset_controller_reset_bridge.in_reset};add_interface {intel_niosv_m_0_reset_reset_bridge_in_reset} {reset} {slave};set_interface_property {intel_niosv_m_0_reset_reset_bridge_in_reset} {EXPORT_OF} {intel_niosv_m_0_reset_reset_bridge.in_reset};add_interface {intel_niosv_m_0_data_manager} {avalon} {slave};set_interface_property {intel_niosv_m_0_data_manager} {EXPORT_OF} {intel_niosv_m_0_data_manager_translator.avalon_anti_master_0};add_interface {intel_niosv_m_0_instruction_manager} {avalon} {slave};set_interface_property {intel_niosv_m_0_instruction_manager} {EXPORT_OF} {intel_niosv_m_0_instruction_manager_translator.avalon_anti_master_0};add_interface {hyperram_controller_0_csr} {avalon} {master};set_interface_property {hyperram_controller_0_csr} {EXPORT_OF} {hyperram_controller_0_csr_translator.avalon_anti_slave_0};add_interface {hyperram_controller_0_s0} {avalon} {master};set_interface_property {hyperram_controller_0_s0} {EXPORT_OF} {hyperram_controller_0_s0_translator.avalon_anti_slave_0};add_interface {intel_niosv_m_0_dm_agent} {avalon} {master};set_interface_property {intel_niosv_m_0_dm_agent} {EXPORT_OF} {intel_niosv_m_0_dm_agent_translator.avalon_anti_slave_0};add_interface {intel_niosv_m_0_timer_sw_agent} {avalon} {master};set_interface_property {intel_niosv_m_0_timer_sw_agent} {EXPORT_OF} {intel_niosv_m_0_timer_sw_agent_translator.avalon_anti_slave_0};add_interface {jtag_uart_0_avalon_jtag_slave} {avalon} {master};set_interface_property {jtag_uart_0_avalon_jtag_slave} {EXPORT_OF} {jtag_uart_0_avalon_jtag_slave_translator.avalon_anti_slave_0};add_interface {onchip_memory2_0_s1} {avalon} {master};set_interface_property {onchip_memory2_0_s1} {EXPORT_OF} {onchip_memory2_0_s1_translator.avalon_anti_slave_0};set_module_assignment {interconnect_id.hyperram_controller_0.csr} {0};set_module_assignment {interconnect_id.hyperram_controller_0.s0} {1};set_module_assignment {interconnect_id.intel_niosv_m_0.data_manager} {0};set_module_assignment {interconnect_id.intel_niosv_m_0.dm_agent} {2};set_module_assignment {interconnect_id.intel_niosv_m_0.instruction_manager} {1};set_module_assignment {interconnect_id.intel_niosv_m_0.timer_sw_agent} {3};set_module_assignment {interconnect_id.jtag_uart_0.avalon_jtag_slave} {4};set_module_assignment {interconnect_id.onchip_memory2_0.s1} {5};" />
  <generatedFiles>
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/sys_mm_interconnect_0.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/sys_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/sys_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/sys_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/sys_mm_interconnect_0_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/sys_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/sys_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/sys_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/sys_mm_interconnect_0_cmd_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/sys_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/sys_mm_interconnect_0_rsp_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/sys_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/sys_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/sys_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/intelfpga_standard/24.1std/ip/altera/merlin/altera_mm_interconnect/altera_mm_interconnect_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/intelfpga_standard/24.1std/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
   <file
       path="D:/intelfpga_standard/24.1std/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
   <file
       path="D:/intelfpga_standard/24.1std/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
   <file
       path="D:/intelfpga_standard/24.1std/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
   <file
       path="D:/intelfpga_standard/24.1std/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="D:/intelfpga_standard/24.1std/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
   <file
       path="D:/intelfpga_standard/24.1std/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga_standard/24.1std/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga_standard/24.1std/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga_standard/24.1std/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
   <file
       path="D:/intelfpga_standard/24.1std/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
   <file
       path="D:/intelfpga_standard/24.1std/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga_standard/24.1std/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga_standard/24.1std/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga_standard/24.1std/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga_standard/24.1std/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga_standard/24.1std/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
   <file
       path="D:/intelfpga_standard/24.1std/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga_standard/24.1std/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
   <file
       path="D:/intelfpga_standard/24.1std/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
   <file
       path="D:/intelfpga_standard/24.1std/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="sys" as="mm_interconnect_0" />
  <messages>
   <message level="Debug" culprit="sys">queue size: 9 starting:altera_mm_interconnect "submodules/sys_mm_interconnect_0"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>56</b> modules, <b>185</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>185</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>185</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>185</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>185</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>185</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>185</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>185</b> connections]]></message>
   <message level="Debug">Transform: InitialInterconnectTransform</message>
   <message level="Debug" culprit="merlin_initial_interconnect_transform"><![CDATA[After transform: <b>0</b> modules, <b>0</b> connections]]></message>
   <message level="Debug">Transform: TerminalIdAssignmentUpdateTransform</message>
   <message level="Debug">Transform: DefaultSlaveTransform</message>
   <message level="Debug">Transform: TranslatorTransform</message>
   <message level="Debug">No Avalon connections, skipping transform </message>
   <message level="Debug">Transform: IDPadTransform</message>
   <message level="Debug">Transform: DomainTransform</message>
   <message level="Debug">Transform: RouterTransform</message>
   <message level="Debug">Transform: TrafficLimiterTransform</message>
   <message level="Debug">Transform: BurstTransform</message>
   <message level="Debug">Transform: TreeTransform</message>
   <message level="Debug">Transform: NetworkToSwitchTransform</message>
   <message level="Debug">Transform: WidthTransform</message>
   <message level="Debug">Transform: RouterTableTransform</message>
   <message level="Debug">Transform: ThreadIDMappingTableTransform</message>
   <message level="Debug">Transform: ClockCrossingTransform</message>
   <message level="Debug">Transform: PipelineTransform</message>
   <message level="Debug">Transform: SpotPipelineTransform</message>
   <message level="Debug">Transform: PerformanceMonitorTransform</message>
   <message level="Debug">Transform: TrafficLimiterUpdateTransform</message>
   <message level="Debug">Transform: InsertClockAndResetBridgesTransform</message>
   <message level="Debug">Transform: InterconnectConnectionsTagger</message>
   <message level="Debug">Transform: HierarchyTransform</message>
   <message level="Debug" culprit="merlin_hierarchy_transform"><![CDATA[After transform: <b>56</b> modules, <b>185</b> connections]]></message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter.rst_bridge_0">Timing: ELA:2/0.008s/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter.error_adapter_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter">Timing: COM:3/0.057s/0.080s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_001">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_001.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_001.error_adapter_0">Timing: ELA:1/0.009s</message>
   <message level="Debug" culprit="avalon_st_adapter_001">Timing: COM:3/0.018s/0.031s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_002">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_002.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_002.error_adapter_0">Timing: ELA:1/0.016s</message>
   <message level="Debug" culprit="avalon_st_adapter_002">Timing: COM:3/0.016s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_003">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_003.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.rst_bridge_0">Timing: ELA:2/0.000s/0.001s</message>
   <message level="Debug" culprit="avalon_st_adapter_003.error_adapter_0">Timing: ELA:1/0.009s</message>
   <message level="Debug" culprit="avalon_st_adapter_003">Timing: COM:3/0.014s/0.023s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_004">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_004.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.rst_bridge_0">Timing: ELA:2/0.001s/0.002s</message>
   <message level="Debug" culprit="avalon_st_adapter_004.error_adapter_0">Timing: ELA:1/0.012s</message>
   <message level="Debug" culprit="avalon_st_adapter_004">Timing: COM:3/0.015s/0.016s</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Info" culprit="avalon_st_adapter_005">Inserting error_adapter: error_adapter_0</message>
   <message level="Debug" culprit="avalon_st_adapter_005.clk_bridge_0">Timing: ELA:1/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.rst_bridge_0">Timing: ELA:2/0.000s/0.000s</message>
   <message level="Debug" culprit="avalon_st_adapter_005.error_adapter_0">Timing: ELA:1/0.017s</message>
   <message level="Debug" culprit="avalon_st_adapter_005">Timing: COM:3/0.017s/0.018s</message>
   <message
       level="Debug"
       culprit="com_altera_sopcmodel_transforms_avalonst_AvalonStreamingTransform"><![CDATA[After transform: <b>62</b> modules, <b>203</b> connections]]></message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_translator</b> "<b>submodules/altera_merlin_master_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_translator</b> "<b>submodules/altera_merlin_slave_translator</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_master_agent</b> "<b>submodules/altera_merlin_master_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_slave_agent</b> "<b>submodules/altera_merlin_slave_agent</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_sc_fifo</b> "<b>submodules/altera_avalon_sc_fifo</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/sys_mm_interconnect_0_router</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/sys_mm_interconnect_0_router_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/sys_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/sys_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/sys_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/sys_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/sys_mm_interconnect_0_router_004</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_router</b> "<b>submodules/sys_mm_interconnect_0_router_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_traffic_limiter</b> "<b>submodules/altera_merlin_traffic_limiter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/sys_mm_interconnect_0_cmd_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/sys_mm_interconnect_0_cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/sys_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/sys_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/sys_mm_interconnect_0_cmd_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/sys_mm_interconnect_0_cmd_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/sys_mm_interconnect_0_cmd_mux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/sys_mm_interconnect_0_cmd_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/sys_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/sys_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/sys_mm_interconnect_0_rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/sys_mm_interconnect_0_rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/sys_mm_interconnect_0_rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_demultiplexer</b> "<b>submodules/sys_mm_interconnect_0_rsp_demux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/sys_mm_interconnect_0_rsp_mux</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_merlin_multiplexer</b> "<b>submodules/sys_mm_interconnect_0_rsp_mux_001</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/sys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/sys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/sys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/sys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/sys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="mm_interconnect_0"><![CDATA["<b>mm_interconnect_0</b>" reuses <b>altera_avalon_st_adapter</b> "<b>submodules/sys_mm_interconnect_0_avalon_st_adapter</b>"]]></message>
   <message level="Info" culprit="mm_interconnect_0"><![CDATA["<b>sys</b>" instantiated <b>altera_mm_interconnect</b> "<b>mm_interconnect_0</b>"]]></message>
   <message level="Debug" culprit="sys">queue size: 58 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="intel_niosv_m_0_data_manager_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>intel_niosv_m_0_data_manager_translator</b>"]]></message>
   <message level="Debug" culprit="sys">queue size: 56 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>jtag_uart_0_avalon_jtag_slave_translator</b>"]]></message>
   <message level="Debug" culprit="sys">queue size: 50 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="intel_niosv_m_0_data_manager_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>intel_niosv_m_0_data_manager_agent</b>"]]></message>
   <message level="Debug" culprit="sys">queue size: 48 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>jtag_uart_0_avalon_jtag_slave_agent</b>"]]></message>
   <message level="Debug" culprit="sys">queue size: 47 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo</b>"]]></message>
   <message level="Debug" culprit="sys">queue size: 32 starting:altera_merlin_router "submodules/sys_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
   <message level="Debug" culprit="sys">queue size: 31 starting:altera_merlin_router "submodules/sys_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
   <message level="Debug" culprit="sys">queue size: 30 starting:altera_merlin_router "submodules/sys_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
   <message level="Debug" culprit="sys">queue size: 28 starting:altera_merlin_router "submodules/sys_mm_interconnect_0_router_004"</message>
   <message level="Info" culprit="router_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_004</b>"]]></message>
   <message level="Debug" culprit="sys">queue size: 24 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="intel_niosv_m_0_data_manager_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>intel_niosv_m_0_data_manager_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
   <message level="Debug" culprit="sys">queue size: 22 starting:altera_merlin_demultiplexer "submodules/sys_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
   <message level="Debug" culprit="sys">queue size: 21 starting:altera_merlin_demultiplexer "submodules/sys_mm_interconnect_0_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
   <message level="Debug" culprit="sys">queue size: 20 starting:altera_merlin_multiplexer "submodules/sys_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
   <message level="Debug" culprit="sys">queue size: 18 starting:altera_merlin_multiplexer "submodules/sys_mm_interconnect_0_cmd_mux_002"</message>
   <message level="Info" culprit="cmd_mux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_002</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="sys">queue size: 14 starting:altera_merlin_demultiplexer "submodules/sys_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
   <message level="Debug" culprit="sys">queue size: 12 starting:altera_merlin_demultiplexer "submodules/sys_mm_interconnect_0_rsp_demux_002"</message>
   <message level="Info" culprit="rsp_demux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_002</b>"]]></message>
   <message level="Debug" culprit="sys">queue size: 8 starting:altera_merlin_multiplexer "submodules/sys_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="sys">queue size: 7 starting:altera_merlin_multiplexer "submodules/sys_mm_interconnect_0_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
   <message level="Debug" culprit="sys">queue size: 6 starting:altera_avalon_st_adapter "submodules/sys_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="sys">queue size: 1 starting:error_adapter "submodules/sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_irq_mapper:24.1:AUTO_DEVICE_FAMILY=Cyclone 10 LP,IRQ_MAP=,NUM_RCVRS=0,SENDER_IRQ_WIDTH=16"
   instancePathKey="sys:.:irq_mapper"
   kind="altera_irq_mapper"
   version="24.1"
   name="sys_irq_mapper">
  <parameter name="NUM_RCVRS" value="0" />
  <parameter name="IRQ_MAP" value="" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="SENDER_IRQ_WIDTH" value="16" />
  <generatedFiles>
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/sys_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_standard/24.1std/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="sys" as="irq_mapper" />
  <messages>
   <message level="Debug" culprit="sys">queue size: 66 starting:altera_irq_mapper "submodules/sys_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>sys</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_reset_controller:24.1:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=1,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=1,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0"
   instancePathKey="sys:.:rst_controller"
   kind="altera_reset_controller"
   version="24.1"
   name="altera_reset_controller">
  <generatedFiles>
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_standard/24.1std/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="sys" as="rst_controller,rst_controller_001" />
  <instantiator instantiator="niosv_reset_controller" as="niosv_reset_controller" />
  <messages>
   <message level="Debug" culprit="sys">queue size: 65 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>sys</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="intel_niosv_m_unit:26.0.0:AUTO_DEBUG_IRQ_RX_INTERRUPTS_USED=1,AUTO_EXT_IRQ_RX_INTERRUPTS_USED=-1,AUTO_PLATFORM_IRQ_RX_INTERRUPTS_USED=0,AUTO_SW_IRQ_RX_INTERRUPTS_USED=1,AUTO_TIMER_IRQ_RX_INTERRUPTS_USED=1,CORE_EXTN=256,DBG_EXPN_VECTOR=33619968,DEBUG_ENABLED=1,DEVICE_FAMILY=Cyclone 10 LP,ECC_EN=0,ENABLE_AVALON=1,HARTID=0,RESET_VECTOR=16777216,SMALL_CORE=1,USE_RESET_REQ=0(intel_niosv_m_unit:26.0.0:ADAPT_RESET_REQUEST=1,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=2,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=0,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0(altera_reset_controller:24.1:ADAPT_RESET_REQUEST=1,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=2,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=0,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0))"
   instancePathKey="sys:.:intel_niosv_m_0:.:hart"
   kind="intel_niosv_m_unit"
   version="26.0.0"
   name="sys_intel_niosv_m_0_hart">
  <parameter name="AUTO_DEBUG_IRQ_RX_INTERRUPTS_USED" value="1" />
  <parameter name="HARTID" value="0" />
  <parameter name="AUTO_EXT_IRQ_RX_INTERRUPTS_USED" value="-1" />
  <parameter name="SMALL_CORE" value="1" />
  <parameter name="AUTO_PLATFORM_IRQ_RX_INTERRUPTS_USED" value="0" />
  <parameter name="DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="AUTO_TIMER_IRQ_RX_INTERRUPTS_USED" value="1" />
  <parameter name="DBG_EXPN_VECTOR" value="33619968" />
  <parameter name="ECC_EN" value="0" />
  <parameter name="AUTO_SW_IRQ_RX_INTERRUPTS_USED" value="1" />
  <parameter name="ENABLE_AVALON" value="1" />
  <parameter name="CORE_EXTN" value="256" />
  <parameter name="DEBUG_ENABLED" value="1" />
  <parameter name="USE_RESET_REQ" value="0" />
  <parameter name="RESET_VECTOR" value="16777216" />
  <generatedFiles>
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_opcode_def.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_mem_op_state.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_ram.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/ecc_enc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/ecc_dec.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altecc_enc.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altecc_dec.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_reg_file.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_csr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_csrind_if.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_csrind_host.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_interrupt_handler.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_instr_buffer.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_bus_req.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_shift.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_alu.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_lsu.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_c_decoder.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_c_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_c_csr.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_c_D_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_c_E_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_c_M0_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_m_decoder.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_m_core.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_m_instr_prefetch.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_m_D_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_m_E_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_m_M0_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_m_W_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_avl_to_axi_shim.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/sys_intel_niosv_m_0_hart.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_reset_controller.v"
       type="VERILOG" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/intelfpga_standard/24.1std/ip/altera/soft_processor/intel_niosv_m/intel_niosv_m_unit_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/intelfpga_standard/24.1std/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="sys_intel_niosv_m_0" as="hart" />
  <messages>
   <message level="Debug" culprit="sys">queue size: 63 starting:intel_niosv_m_unit "submodules/sys_intel_niosv_m_0_hart"</message>
   <message level="Info" culprit="niosv_reset_controller">"Generating: niosv_reset_controller"</message>
   <message level="Debug" culprit="hart"><![CDATA["<b>hart</b>" reuses <b>intel_niosv_m_unit</b> "<b>submodules/niosv_reset_controller</b>"]]></message>
   <message level="Info" culprit="hart"><![CDATA["<b>intel_niosv_m_0</b>" instantiated <b>intel_niosv_m_unit</b> "<b>hart</b>"]]></message>
   <message level="Debug" culprit="sys">queue size: 1 starting:intel_niosv_m_unit "submodules/niosv_reset_controller"</message>
   <message level="Debug" culprit="niosv_reset_controller"><![CDATA["<b>niosv_reset_controller</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="niosv_reset_controller"><![CDATA["<b>hart</b>" instantiated <b>intel_niosv_m_unit</b> "<b>niosv_reset_controller</b>"]]></message>
   <message level="Debug" culprit="sys">queue size: 65 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>sys</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="intel_niosv_timer_msip:1.2.0:ADDR_WIDTH=6,HARTID=0,IRQ_EN=1,NIOS_VARIANT=m"
   instancePathKey="sys:.:intel_niosv_m_0:.:timer_module"
   kind="intel_niosv_timer_msip"
   version="1.2.0"
   name="niosv_timer_msip">
  <parameter name="HARTID" value="0" />
  <parameter name="ADDR_WIDTH" value="6" />
  <parameter name="IRQ_EN" value="1" />
  <parameter name="NIOS_VARIANT" value="m" />
  <generatedFiles>
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_timer_msip.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_standard/24.1std/ip/altera/soft_processor/intel_niosv_common/intel_niosv_timer_msip_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="sys_intel_niosv_m_0" as="timer_module" />
  <messages>
   <message level="Debug" culprit="sys">queue size: 63 starting:intel_niosv_timer_msip "submodules/niosv_timer_msip"</message>
   <message level="Info" culprit="timer_module"><![CDATA["<b>intel_niosv_m_0</b>" instantiated <b>intel_niosv_timer_msip</b> "<b>timer_module</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="intel_niosv_dbg_mod:2.1.0:DEBUG_RESET_EN=0,DEVICE_FAMILY=Cyclone 10 LP,FPU_EN=0,NIOS_VARIANT=m"
   instancePathKey="sys:.:intel_niosv_m_0:.:dbg_mod"
   kind="intel_niosv_dbg_mod"
   version="2.1.0"
   name="niosv_dm_top">
  <parameter name="DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="DEBUG_RESET_EN" value="0" />
  <parameter name="NIOS_VARIANT" value="m" />
  <parameter name="FPU_EN" value="0" />
  <generatedFiles>
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/csr_mlab.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/debug_rom.mif"
       type="MIF"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_dm_def.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_ram.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_dm_jtag2mm.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_dm_top.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_debug_module.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_std_synchronizer_bundle.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_std_synchronizer_nocut.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_std_synchronizer.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_avalon_st_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.sdc"
       type="SDC"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_reset_synchronizer.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_reset_controller.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_standard/24.1std/ip/altera/soft_processor/intel_niosv_common/intel_niosv_dbg_mod_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="sys_intel_niosv_m_0" as="dbg_mod" />
  <messages>
   <message level="Debug" culprit="sys">queue size: 62 starting:intel_niosv_dbg_mod "submodules/niosv_dm_top"</message>
   <message level="Info" culprit="dbg_mod"><![CDATA["<b>intel_niosv_m_0</b>" instantiated <b>intel_niosv_dbg_mod</b> "<b>dbg_mod</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_ram.sv</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_reset_synchronizer.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_reset_controller.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_reset_controller.sdc</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_irq_mapper:24.1:AUTO_DEVICE_FAMILY=Cyclone 10 LP,IRQ_MAP=0:0,NUM_RCVRS=1,SENDER_IRQ_WIDTH=1"
   instancePathKey="sys:.:intel_niosv_m_0:.:irq_mapper"
   kind="altera_irq_mapper"
   version="24.1"
   name="sys_intel_niosv_m_0_irq_mapper">
  <parameter name="NUM_RCVRS" value="1" />
  <parameter name="IRQ_MAP" value="0:0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="SENDER_IRQ_WIDTH" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/sys_intel_niosv_m_0_irq_mapper.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_standard/24.1std/ip/altera/merlin/altera_irq_mapper/altera_irq_mapper_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="sys_intel_niosv_m_0"
     as="irq_mapper,irq_mapper_001,irq_mapper_002" />
  <messages>
   <message level="Debug" culprit="sys">queue size: 61 starting:altera_irq_mapper "submodules/sys_intel_niosv_m_0_irq_mapper"</message>
   <message level="Info" culprit="irq_mapper"><![CDATA["<b>intel_niosv_m_0</b>" instantiated <b>altera_irq_mapper</b> "<b>irq_mapper</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_translator:24.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=1,AV_ADDRESS_W=32,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=4,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=64,AV_READLATENCY=0,AV_READ_WAIT=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_SETUP_WAIT=0,AV_SYMBOLS_PER_WORD=4,AV_WRITE_WAIT=0,SYNC_RESET=0,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_CONSTANT_BURST_BEHAVIOR=0,USE_ADDRESS=1,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=1,USE_CHIPSELECT=0,USE_CLKEN=0,USE_DEBUGACCESS=0,USE_LOCK=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=1,USE_READRESPONSE=1,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEDATA=1,USE_WRITERESPONSE=1"
   instancePathKey="sys:.:mm_interconnect_0:.:intel_niosv_m_0_data_manager_translator"
   kind="altera_merlin_master_translator"
   version="24.1"
   name="altera_merlin_master_translator">
  <parameter name="SYNC_RESET" value="0" />
  <generatedFiles>
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_merlin_master_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_standard/24.1std/ip/altera/merlin/altera_merlin_master_translator/altera_merlin_master_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="sys_mm_interconnect_0"
     as="intel_niosv_m_0_data_manager_translator,intel_niosv_m_0_instruction_manager_translator" />
  <messages>
   <message level="Debug" culprit="sys">queue size: 58 starting:altera_merlin_master_translator "submodules/altera_merlin_master_translator"</message>
   <message level="Info" culprit="intel_niosv_m_0_data_manager_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_translator</b> "<b>intel_niosv_m_0_data_manager_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_translator:24.1:AV_ADDRESSGROUP=0,AV_ADDRESS_SYMBOLS=0,AV_ADDRESS_W=1,AV_ALWAYSBURSTMAXBURST=0,AV_BITS_PER_SYMBOL=8,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_SYMBOLS=0,AV_BURSTCOUNT_W=1,AV_BYTEENABLE_W=1,AV_CONSTANT_BURST_BEHAVIOR=0,AV_DATA_HOLD=0,AV_DATA_HOLD_CYCLES=0,AV_DATA_W=32,AV_INTERLEAVEBURSTS=0,AV_ISBIGENDIAN=0,AV_LINEWRAPBURSTS=0,AV_MAX_PENDING_READ_TRANSACTIONS=1,AV_MAX_PENDING_WRITE_TRANSACTIONS=0,AV_READLATENCY=0,AV_READ_WAIT=1,AV_READ_WAIT_CYCLES=1,AV_REGISTERINCOMINGSIGNALS=0,AV_REGISTEROUTGOINGSIGNALS=0,AV_REQUIRE_UNALIGNED_ADDRESSES=0,AV_SETUP_WAIT=0,AV_SETUP_WAIT_CYCLES=0,AV_SYMBOLS_PER_WORD=4,AV_TIMING_UNITS=1,AV_WRITE_WAIT=0,AV_WRITE_WAIT_CYCLES=0,CHIPSELECT_THROUGH_READLATENCY=0,CLOCK_RATE=50000000,UAV_ADDRESSGROUP=0,UAV_ADDRESS_W=32,UAV_BURSTCOUNT_W=3,UAV_BYTEENABLE_W=4,UAV_CONSTANT_BURST_BEHAVIOR=0,UAV_DATA_W=32,USE_ADDRESS=1,USE_AV_CLKEN=0,USE_BEGINBURSTTRANSFER=0,USE_BEGINTRANSFER=0,USE_BURSTCOUNT=0,USE_BYTEENABLE=0,USE_CHIPSELECT=1,USE_DEBUGACCESS=0,USE_LOCK=0,USE_OUTPUTENABLE=0,USE_READ=1,USE_READDATA=1,USE_READDATAVALID=0,USE_READRESPONSE=0,USE_UAV_CLKEN=0,USE_WAITREQUEST=1,USE_WRITE=1,USE_WRITEBYTEENABLE=0,USE_WRITEDATA=1,USE_WRITERESPONSE=0"
   instancePathKey="sys:.:mm_interconnect_0:.:jtag_uart_0_avalon_jtag_slave_translator"
   kind="altera_merlin_slave_translator"
   version="24.1"
   name="altera_merlin_slave_translator">
  <generatedFiles>
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_merlin_slave_translator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_standard/24.1std/ip/altera/merlin/altera_merlin_slave_translator/altera_merlin_slave_translator_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="sys_mm_interconnect_0"
     as="jtag_uart_0_avalon_jtag_slave_translator,hyperram_controller_0_csr_translator,intel_niosv_m_0_dm_agent_translator,hyperram_controller_0_s0_translator,onchip_memory2_0_s1_translator,intel_niosv_m_0_timer_sw_agent_translator" />
  <messages>
   <message level="Debug" culprit="sys">queue size: 56 starting:altera_merlin_slave_translator "submodules/altera_merlin_slave_translator"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_translator"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_translator</b> "<b>jtag_uart_0_avalon_jtag_slave_translator</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_master_agent:24.1:ADDR_MAP=&lt;?xml version=&quot;1.0&quot; encoding=&quot;UTF-8&quot;?&gt;
&lt;address_map&gt;
 &lt;slave
   id=&quot;4&quot;
   name=&quot;jtag_uart_0_avalon_jtag_slave_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000002031040&quot;
   end=&quot;0x00000000002031048&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;0&quot;
   name=&quot;hyperram_controller_0_csr_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000002030000&quot;
   end=&quot;0x00000000002031000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;2&quot;
   name=&quot;intel_niosv_m_0_dm_agent_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000002010000&quot;
   end=&quot;0x00000000002020000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;1&quot;
   name=&quot;hyperram_controller_0_s0_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000001000000&quot;
   end=&quot;0x00000000002000000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;5&quot;
   name=&quot;onchip_memory2_0_s1_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000002028000&quot;
   end=&quot;0x00000000002030000&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
 &lt;slave
   id=&quot;3&quot;
   name=&quot;intel_niosv_m_0_timer_sw_agent_translator.avalon_universal_slave_0&quot;
   start=&quot;0x0000000002031000&quot;
   end=&quot;0x00000000002031040&quot;
   responds=&quot;1&quot;
   user_default=&quot;0&quot; /&gt;
&lt;/address_map&gt;
,AV_BURSTBOUNDARIES=0,AV_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,BURSTWRAP_VALUE=1,CACHE_VALUE=0,ID=0,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_ADDR_SIDEBAND_H=83,PKT_ADDR_SIDEBAND_L=83,PKT_BEGIN_BURST=85,PKT_BURSTWRAP_H=77,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=80,PKT_BURST_SIZE_L=78,PKT_BURST_TYPE_H=82,PKT_BURST_TYPE_L=81,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_CACHE_H=100,PKT_CACHE_L=97,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DATA_SIDEBAND_H=84,PKT_DATA_SIDEBAND_L=84,PKT_DEST_ID_H=92,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=105,PKT_ORI_BURST_SIZE_L=103,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_QOS_H=86,PKT_QOS_L=86,PKT_RESPONSE_STATUS_H=102,PKT_RESPONSE_STATUS_L=101,PKT_SRC_ID_H=89,PKT_SRC_ID_L=87,PKT_THREAD_ID_H=93,PKT_THREAD_ID_L=93,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_EXCLUSIVE=73,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURE_ACCESS_BIT=1,ST_CHANNEL_W=6,ST_DATA_W=106,SUPPRESS_0_BYTEEN_RSP=0,USE_READRESPONSE=1,USE_WRITERESPONSE=1"
   instancePathKey="sys:.:mm_interconnect_0:.:intel_niosv_m_0_data_manager_agent"
   kind="altera_merlin_master_agent"
   version="24.1"
   name="altera_merlin_master_agent">
  <generatedFiles>
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_merlin_master_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_standard/24.1std/ip/altera/merlin/altera_merlin_master_agent/altera_merlin_master_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="sys_mm_interconnect_0"
     as="intel_niosv_m_0_data_manager_agent,intel_niosv_m_0_instruction_manager_agent" />
  <messages>
   <message level="Debug" culprit="sys">queue size: 50 starting:altera_merlin_master_agent "submodules/altera_merlin_master_agent"</message>
   <message level="Info" culprit="intel_niosv_m_0_data_manager_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_master_agent</b> "<b>intel_niosv_m_0_data_manager_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_slave_agent:24.1:AVS_BURSTCOUNT_SYMBOLS=0,AVS_BURSTCOUNT_W=3,AV_LINEWRAPBURSTS=0,ECC_ENABLE=0,ID=4,MAX_BURSTWRAP=1,MAX_BYTE_CNT=4,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_BEGIN_BURST=85,PKT_BURSTWRAP_H=77,PKT_BURSTWRAP_L=77,PKT_BURST_SIZE_H=80,PKT_BURST_SIZE_L=78,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DATA_H=31,PKT_DATA_L=0,PKT_DEST_ID_H=92,PKT_DEST_ID_L=90,PKT_ORI_BURST_SIZE_H=105,PKT_ORI_BURST_SIZE_L=103,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_RESPONSE_STATUS_H=102,PKT_RESPONSE_STATUS_L=101,PKT_SRC_ID_H=89,PKT_SRC_ID_L=87,PKT_SYMBOL_W=8,PKT_TRANS_COMPRESSED_READ=68,PKT_TRANS_LOCK=72,PKT_TRANS_POSTED=69,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,PREVENT_FIFO_OVERFLOW=1,ST_CHANNEL_W=6,ST_DATA_W=106,SUPPRESS_0_BYTEEN_CMD=0,USE_READRESPONSE=0,USE_WRITERESPONSE=0"
   instancePathKey="sys:.:mm_interconnect_0:.:jtag_uart_0_avalon_jtag_slave_agent"
   kind="altera_merlin_slave_agent"
   version="24.1"
   name="altera_merlin_slave_agent">
  <generatedFiles>
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_merlin_slave_agent.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_merlin_burst_uncompressor.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_standard/24.1std/ip/altera/merlin/altera_merlin_slave_agent/altera_merlin_slave_agent_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="sys_mm_interconnect_0"
     as="jtag_uart_0_avalon_jtag_slave_agent,hyperram_controller_0_csr_agent,intel_niosv_m_0_dm_agent_agent,hyperram_controller_0_s0_agent,onchip_memory2_0_s1_agent,intel_niosv_m_0_timer_sw_agent_agent" />
  <messages>
   <message level="Debug" culprit="sys">queue size: 48 starting:altera_merlin_slave_agent "submodules/altera_merlin_slave_agent"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_agent"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_slave_agent</b> "<b>jtag_uart_0_avalon_jtag_slave_agent</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_sc_fifo:24.1:BITS_PER_SYMBOL=107,CHANNEL_WIDTH=0,EMPTY_LATENCY=1,ENABLE_EXPLICIT_MAXCHANNEL=false,ERROR_WIDTH=0,EXPLICIT_MAXCHANNEL=0,FIFO_DEPTH=2,SYMBOLS_PER_BEAT=1,USE_ALMOST_EMPTY_IF=0,USE_ALMOST_FULL_IF=0,USE_FILL_LEVEL=0,USE_MEMORY_BLOCKS=0,USE_PACKETS=1,USE_STORE_FORWARD=0"
   instancePathKey="sys:.:mm_interconnect_0:.:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"
   kind="altera_avalon_sc_fifo"
   version="24.1"
   name="altera_avalon_sc_fifo">
  <parameter name="EXPLICIT_MAXCHANNEL" value="0" />
  <parameter name="ENABLE_EXPLICIT_MAXCHANNEL" value="false" />
  <generatedFiles>
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_standard/24.1std/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo_hw.tcl" />
   <file
       path="D:/intelfpga_standard/24.1std/ip/altera/sopc_builder_ip/altera_avalon_sc_fifo/altera_avalon_sc_fifo.v" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="sys_mm_interconnect_0"
     as="jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo,hyperram_controller_0_csr_agent_rsp_fifo,hyperram_controller_0_csr_agent_rdata_fifo,intel_niosv_m_0_dm_agent_agent_rsp_fifo,intel_niosv_m_0_dm_agent_agent_rdata_fifo,hyperram_controller_0_s0_agent_rsp_fifo,hyperram_controller_0_s0_agent_rdata_fifo,onchip_memory2_0_s1_agent_rsp_fifo,intel_niosv_m_0_timer_sw_agent_agent_rsp_fifo,intel_niosv_m_0_timer_sw_agent_agent_rdata_fifo" />
  <messages>
   <message level="Debug" culprit="sys">queue size: 47 starting:altera_avalon_sc_fifo "submodules/altera_avalon_sc_fifo"</message>
   <message level="Info" culprit="jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_sc_fifo</b> "<b>jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:24.1:CHANNEL_ID=001000,000100,010000,000010,100000,000001,DECODER_TYPE=0,DEFAULT_CHANNEL=3,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,2,5,0,3,4,END_ADDRESS=0x2000000,0x2020000,0x2030000,0x2031000,0x2031040,0x2031048,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,1,1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=92,PKT_DEST_ID_L=90,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,0,0,0,0,SECURED_RANGE_PAIRS=0,0,0,0,0,0,SLAVES_INFO=1:001000:0x1000000:0x2000000:both:1:0:0:1,2:000100:0x2010000:0x2020000:both:1:0:0:1,5:010000:0x2028000:0x2030000:both:1:0:0:1,0:000010:0x2030000:0x2031000:both:1:0:0:1,3:100000:0x2031000:0x2031040:both:1:0:0:1,4:000001:0x2031040:0x2031048:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x1000000,0x2010000,0x2028000,0x2030000,0x2031000,0x2031040,ST_CHANNEL_W=6,ST_DATA_W=106,TYPE_OF_TRANSACTION=both,both,both,both,both,both"
   instancePathKey="sys:.:mm_interconnect_0:.:router"
   kind="altera_merlin_router"
   version="24.1"
   name="sys_mm_interconnect_0_router">
  <parameter name="ST_CHANNEL_W" value="6" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter
     name="START_ADDRESS"
     value="0x1000000,0x2010000,0x2028000,0x2030000,0x2031000,0x2031040" />
  <parameter name="DEFAULT_CHANNEL" value="3" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="1:001000:0x1000000:0x2000000:both:1:0:0:1,2:000100:0x2010000:0x2020000:both:1:0:0:1,5:010000:0x2028000:0x2030000:both:1:0:0:1,0:000010:0x2030000:0x2031000:both:1:0:0:1,3:100000:0x2031000:0x2031040:both:1:0:0:1,4:000001:0x2031040:0x2031048:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="92" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="90" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="001000,000100,010000,000010,100000,000001" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both,both,both,both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0,0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="106" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0,0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="96" />
  <parameter
     name="END_ADDRESS"
     value="0x2000000,0x2020000,0x2030000,0x2031000,0x2031040,0x2031048" />
  <parameter name="PKT_PROTECTION_L" value="94" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="1" />
  <parameter name="DESTINATION_ID" value="1,2,5,0,3,4" />
  <parameter name="NON_SECURED_TAG" value="1,1,1,1,1,1" />
  <generatedFiles>
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/sys_mm_interconnect_0_router.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_standard/24.1std/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="sys_mm_interconnect_0" as="router" />
  <messages>
   <message level="Debug" culprit="sys">queue size: 32 starting:altera_merlin_router "submodules/sys_mm_interconnect_0_router"</message>
   <message level="Info" culprit="router"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:24.1:CHANNEL_ID=010,001,100,DECODER_TYPE=0,DEFAULT_CHANNEL=1,DEFAULT_DESTID=1,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=1,2,5,END_ADDRESS=0x2000000,0x2020000,0x2030000,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=92,PKT_DEST_ID_L=90,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,0,SECURED_RANGE_PAIRS=0,0,0,SLAVES_INFO=1:010:0x1000000:0x2000000:both:1:0:0:1,2:001:0x2010000:0x2020000:both:1:0:0:1,5:100:0x2028000:0x2030000:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x1000000,0x2010000,0x2028000,ST_CHANNEL_W=6,ST_DATA_W=106,TYPE_OF_TRANSACTION=both,both,both"
   instancePathKey="sys:.:mm_interconnect_0:.:router_001"
   kind="altera_merlin_router"
   version="24.1"
   name="sys_mm_interconnect_0_router_001">
  <parameter name="ST_CHANNEL_W" value="6" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x1000000,0x2010000,0x2028000" />
  <parameter name="DEFAULT_CHANNEL" value="1" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="1:010:0x1000000:0x2000000:both:1:0:0:1,2:001:0x2010000:0x2020000:both:1:0:0:1,5:100:0x2028000:0x2030000:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="92" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="90" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="010,001,100" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,both,both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="106" />
  <parameter name="SECURED_RANGE_LIST" value="0,0,0" />
  <parameter name="DECODER_TYPE" value="0" />
  <parameter name="PKT_PROTECTION_H" value="96" />
  <parameter name="END_ADDRESS" value="0x2000000,0x2020000,0x2030000" />
  <parameter name="PKT_PROTECTION_L" value="94" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="1" />
  <parameter name="DESTINATION_ID" value="1,2,5" />
  <parameter name="NON_SECURED_TAG" value="1,1,1" />
  <generatedFiles>
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/sys_mm_interconnect_0_router_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_standard/24.1std/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="sys_mm_interconnect_0" as="router_001" />
  <messages>
   <message level="Debug" culprit="sys">queue size: 31 starting:altera_merlin_router "submodules/sys_mm_interconnect_0_router_001"</message>
   <message level="Info" culprit="router_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:24.1:CHANNEL_ID=1,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,END_ADDRESS=0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=92,PKT_DEST_ID_L=90,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,SECURED_RANGE_PAIRS=0,SLAVES_INFO=0:1:0x0:0x0:both:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,ST_CHANNEL_W=6,ST_DATA_W=106,TYPE_OF_TRANSACTION=both"
   instancePathKey="sys:.:mm_interconnect_0:.:router_002"
   kind="altera_merlin_router"
   version="24.1"
   name="sys_mm_interconnect_0_router_002">
  <parameter name="ST_CHANNEL_W" value="6" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter name="SLAVES_INFO" value="0:1:0x0:0x0:both:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="92" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="90" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="1" />
  <parameter name="TYPE_OF_TRANSACTION" value="both" />
  <parameter name="SECURED_RANGE_PAIRS" value="0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="106" />
  <parameter name="SECURED_RANGE_LIST" value="0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="96" />
  <parameter name="END_ADDRESS" value="0x0" />
  <parameter name="PKT_PROTECTION_L" value="94" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0" />
  <parameter name="NON_SECURED_TAG" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/sys_mm_interconnect_0_router_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_standard/24.1std/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="sys_mm_interconnect_0"
     as="router_002,router_003,router_007" />
  <messages>
   <message level="Debug" culprit="sys">queue size: 30 starting:altera_merlin_router "submodules/sys_mm_interconnect_0_router_002"</message>
   <message level="Info" culprit="router_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_router:24.1:CHANNEL_ID=01,10,DECODER_TYPE=1,DEFAULT_CHANNEL=0,DEFAULT_DESTID=0,DEFAULT_RD_CHANNEL=-1,DEFAULT_WR_CHANNEL=-1,DESTINATION_ID=0,1,END_ADDRESS=0x0,0x0,MEMORY_ALIASING_DECODE=0,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NON_SECURED_TAG=1,1,PKT_ADDR_H=67,PKT_ADDR_L=36,PKT_DEST_ID_H=92,PKT_DEST_ID_L=90,PKT_PROTECTION_H=96,PKT_PROTECTION_L=94,PKT_TRANS_READ=71,PKT_TRANS_WRITE=70,SECURED_RANGE_LIST=0,0,SECURED_RANGE_PAIRS=0,0,SLAVES_INFO=0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1,SPAN_OFFSET=,START_ADDRESS=0x0,0x0,ST_CHANNEL_W=6,ST_DATA_W=106,TYPE_OF_TRANSACTION=both,read"
   instancePathKey="sys:.:mm_interconnect_0:.:router_004"
   kind="altera_merlin_router"
   version="24.1"
   name="sys_mm_interconnect_0_router_004">
  <parameter name="ST_CHANNEL_W" value="6" />
  <parameter name="DEFAULT_WR_CHANNEL" value="-1" />
  <parameter name="PKT_TRANS_READ" value="71" />
  <parameter name="START_ADDRESS" value="0x0,0x0" />
  <parameter name="DEFAULT_CHANNEL" value="0" />
  <parameter name="MEMORY_ALIASING_DECODE" value="0" />
  <parameter
     name="SLAVES_INFO"
     value="0:01:0x0:0x0:both:1:0:0:1,1:10:0x0:0x0:read:1:0:0:1" />
  <parameter name="DEFAULT_RD_CHANNEL" value="-1" />
  <parameter name="PKT_ADDR_H" value="67" />
  <parameter name="PKT_DEST_ID_H" value="92" />
  <parameter name="PKT_ADDR_L" value="36" />
  <parameter name="PKT_DEST_ID_L" value="90" />
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="CHANNEL_ID" value="01,10" />
  <parameter name="TYPE_OF_TRANSACTION" value="both,read" />
  <parameter name="SECURED_RANGE_PAIRS" value="0,0" />
  <parameter name="SPAN_OFFSET" value="" />
  <parameter name="ST_DATA_W" value="106" />
  <parameter name="SECURED_RANGE_LIST" value="0,0" />
  <parameter name="DECODER_TYPE" value="1" />
  <parameter name="PKT_PROTECTION_H" value="96" />
  <parameter name="END_ADDRESS" value="0x0,0x0" />
  <parameter name="PKT_PROTECTION_L" value="94" />
  <parameter name="PKT_TRANS_WRITE" value="70" />
  <parameter name="DEFAULT_DESTID" value="0" />
  <parameter name="DESTINATION_ID" value="0,1" />
  <parameter name="NON_SECURED_TAG" value="1,1" />
  <generatedFiles>
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/sys_mm_interconnect_0_router_004.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_standard/24.1std/ip/altera/merlin/altera_merlin_router/altera_merlin_router_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="sys_mm_interconnect_0"
     as="router_004,router_005,router_006" />
  <messages>
   <message level="Debug" culprit="sys">queue size: 28 starting:altera_merlin_router "submodules/sys_mm_interconnect_0_router_004"</message>
   <message level="Info" culprit="router_004"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_router</b> "<b>router_004</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_traffic_limiter:24.1:ENFORCE_ORDER=1,MAX_BURST_LENGTH=1,MAX_OUTSTANDING_RESPONSES=4,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),PIPELINED=0,PKT_BYTEEN_H=35,PKT_BYTEEN_L=32,PKT_BYTE_CNT_H=76,PKT_BYTE_CNT_L=74,PKT_DEST_ID_H=92,PKT_DEST_ID_L=90,PKT_SRC_ID_H=89,PKT_SRC_ID_L=87,PKT_THREAD_ID_H=93,PKT_THREAD_ID_L=93,PKT_TRANS_POSTED=69,PKT_TRANS_WRITE=70,PREVENT_HAZARDS=0,REORDER=0,ST_CHANNEL_W=6,ST_DATA_W=106,SUPPORTS_NONPOSTED_WRITES=0,SUPPORTS_POSTED_WRITES=1,VALID_WIDTH=6"
   instancePathKey="sys:.:mm_interconnect_0:.:intel_niosv_m_0_data_manager_limiter"
   kind="altera_merlin_traffic_limiter"
   version="24.1"
   name="altera_merlin_traffic_limiter">
  <generatedFiles>
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_merlin_traffic_limiter.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_merlin_reorder_memory.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_avalon_sc_fifo.v"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_avalon_st_pipeline_base.v"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_standard/24.1std/ip/altera/merlin/altera_merlin_traffic_limiter/altera_merlin_traffic_limiter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="sys_mm_interconnect_0"
     as="intel_niosv_m_0_data_manager_limiter,intel_niosv_m_0_instruction_manager_limiter" />
  <messages>
   <message level="Debug" culprit="sys">queue size: 24 starting:altera_merlin_traffic_limiter "submodules/altera_merlin_traffic_limiter"</message>
   <message level="Info" culprit="intel_niosv_m_0_data_manager_limiter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_traffic_limiter</b> "<b>intel_niosv_m_0_data_manager_limiter</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_avalon_sc_fifo.v</b>]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_avalon_st_pipeline_base.v</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:24.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=6,ST_CHANNEL_W=6,ST_DATA_W=106,VALID_WIDTH=6"
   instancePathKey="sys:.:mm_interconnect_0:.:cmd_demux"
   kind="altera_merlin_demultiplexer"
   version="24.1"
   name="sys_mm_interconnect_0_cmd_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="6" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="VALID_WIDTH" value="6" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="ST_DATA_W" value="106" />
  <parameter name="NUM_OUTPUTS" value="6" />
  <generatedFiles>
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/sys_mm_interconnect_0_cmd_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_standard/24.1std/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="sys_mm_interconnect_0" as="cmd_demux" />
  <messages>
   <message level="Debug" culprit="sys">queue size: 22 starting:altera_merlin_demultiplexer "submodules/sys_mm_interconnect_0_cmd_demux"</message>
   <message level="Info" culprit="cmd_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:24.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=3,ST_CHANNEL_W=6,ST_DATA_W=106,VALID_WIDTH=6"
   instancePathKey="sys:.:mm_interconnect_0:.:cmd_demux_001"
   kind="altera_merlin_demultiplexer"
   version="24.1"
   name="sys_mm_interconnect_0_cmd_demux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="6" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="VALID_WIDTH" value="6" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="ST_DATA_W" value="106" />
  <parameter name="NUM_OUTPUTS" value="3" />
  <generatedFiles>
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/sys_mm_interconnect_0_cmd_demux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_standard/24.1std/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="sys_mm_interconnect_0" as="cmd_demux_001" />
  <messages>
   <message level="Debug" culprit="sys">queue size: 21 starting:altera_merlin_demultiplexer "submodules/sys_mm_interconnect_0_cmd_demux_001"</message>
   <message level="Info" culprit="cmd_demux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>cmd_demux_001</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:24.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=1,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=6,ST_DATA_W=106,USE_EXTERNAL_ARB=0"
   instancePathKey="sys:.:mm_interconnect_0:.:cmd_mux"
   kind="altera_merlin_multiplexer"
   version="24.1"
   name="sys_mm_interconnect_0_cmd_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="6" />
  <parameter name="ARBITRATION_SHARES" value="1" />
  <parameter name="NUM_INPUTS" value="1" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="106" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/sys_mm_interconnect_0_cmd_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_standard/24.1std/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="sys_mm_interconnect_0"
     as="cmd_mux,cmd_mux_001,cmd_mux_005" />
  <messages>
   <message level="Debug" culprit="sys">queue size: 20 starting:altera_merlin_multiplexer "submodules/sys_mm_interconnect_0_cmd_mux"</message>
   <message level="Info" culprit="cmd_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:24.1:ARBITRATION_SCHEME=round-robin,ARBITRATION_SHARES=1,1,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=2,PIPELINE_ARB=1,PKT_TRANS_LOCK=72,ST_CHANNEL_W=6,ST_DATA_W=106,USE_EXTERNAL_ARB=0"
   instancePathKey="sys:.:mm_interconnect_0:.:cmd_mux_002"
   kind="altera_merlin_multiplexer"
   version="24.1"
   name="sys_mm_interconnect_0_cmd_mux_002">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="6" />
  <parameter name="ARBITRATION_SHARES" value="1,1" />
  <parameter name="NUM_INPUTS" value="2" />
  <parameter name="PIPELINE_ARB" value="1" />
  <parameter name="ARBITRATION_SCHEME" value="round-robin" />
  <parameter name="ST_DATA_W" value="106" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/sys_mm_interconnect_0_cmd_mux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_standard/24.1std/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="sys_mm_interconnect_0"
     as="cmd_mux_002,cmd_mux_003,cmd_mux_004" />
  <messages>
   <message level="Debug" culprit="sys">queue size: 18 starting:altera_merlin_multiplexer "submodules/sys_mm_interconnect_0_cmd_mux_002"</message>
   <message level="Info" culprit="cmd_mux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>cmd_mux_002</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:24.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=1,ST_CHANNEL_W=6,ST_DATA_W=106,VALID_WIDTH=1"
   instancePathKey="sys:.:mm_interconnect_0:.:rsp_demux"
   kind="altera_merlin_demultiplexer"
   version="24.1"
   name="sys_mm_interconnect_0_rsp_demux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="6" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="ST_DATA_W" value="106" />
  <parameter name="NUM_OUTPUTS" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/sys_mm_interconnect_0_rsp_demux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_standard/24.1std/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="sys_mm_interconnect_0"
     as="rsp_demux,rsp_demux_001,rsp_demux_005" />
  <messages>
   <message level="Debug" culprit="sys">queue size: 14 starting:altera_merlin_demultiplexer "submodules/sys_mm_interconnect_0_rsp_demux"</message>
   <message level="Info" culprit="rsp_demux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_demultiplexer:24.1:AUTO_CLK_CLOCK_RATE=50000000,AUTO_DEVICE_FAMILY=Cyclone 10 LP,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_OUTPUTS=2,ST_CHANNEL_W=6,ST_DATA_W=106,VALID_WIDTH=1"
   instancePathKey="sys:.:mm_interconnect_0:.:rsp_demux_002"
   kind="altera_merlin_demultiplexer"
   version="24.1"
   name="sys_mm_interconnect_0_rsp_demux_002">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="6" />
  <parameter name="AUTO_CLK_CLOCK_RATE" value="50000000" />
  <parameter name="VALID_WIDTH" value="1" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="ST_DATA_W" value="106" />
  <parameter name="NUM_OUTPUTS" value="2" />
  <generatedFiles>
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/sys_mm_interconnect_0_rsp_demux_002.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_standard/24.1std/ip/altera/merlin/altera_merlin_demultiplexer/altera_merlin_demultiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="sys_mm_interconnect_0"
     as="rsp_demux_002,rsp_demux_003,rsp_demux_004" />
  <messages>
   <message level="Debug" culprit="sys">queue size: 12 starting:altera_merlin_demultiplexer "submodules/sys_mm_interconnect_0_rsp_demux_002"</message>
   <message level="Info" culprit="rsp_demux_002"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_demultiplexer</b> "<b>rsp_demux_002</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:24.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=6,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=6,ST_DATA_W=106,USE_EXTERNAL_ARB=0"
   instancePathKey="sys:.:mm_interconnect_0:.:rsp_mux"
   kind="altera_merlin_multiplexer"
   version="24.1"
   name="sys_mm_interconnect_0_rsp_mux">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="6" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1,1,1,1" />
  <parameter name="NUM_INPUTS" value="6" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="106" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/sys_mm_interconnect_0_rsp_mux.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_standard/24.1std/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="sys_mm_interconnect_0" as="rsp_mux" />
  <messages>
   <message level="Debug" culprit="sys">queue size: 8 starting:altera_merlin_multiplexer "submodules/sys_mm_interconnect_0_rsp_mux"</message>
   <message level="Info" culprit="rsp_mux"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_merlin_multiplexer:24.1:ARBITRATION_SCHEME=no-arb,ARBITRATION_SHARES=1,1,1,MERLIN_PACKET_FORMAT=ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0),NUM_INPUTS=3,PIPELINE_ARB=0,PKT_TRANS_LOCK=72,ST_CHANNEL_W=6,ST_DATA_W=106,USE_EXTERNAL_ARB=0"
   instancePathKey="sys:.:mm_interconnect_0:.:rsp_mux_001"
   kind="altera_merlin_multiplexer"
   version="24.1"
   name="sys_mm_interconnect_0_rsp_mux_001">
  <parameter
     name="MERLIN_PACKET_FORMAT"
     value="ori_burst_size(105:103) response_status(102:101) cache(100:97) protection(96:94) thread_id(93) dest_id(92:90) src_id(89:87) qos(86) begin_burst(85) data_sideband(84) addr_sideband(83) burst_type(82:81) burst_size(80:78) burstwrap(77) byte_cnt(76:74) trans_exclusive(73) trans_lock(72) trans_read(71) trans_write(70) trans_posted(69) trans_compressed_read(68) addr(67:36) byteen(35:32) data(31:0)" />
  <parameter name="ST_CHANNEL_W" value="6" />
  <parameter name="ARBITRATION_SHARES" value="1,1,1" />
  <parameter name="NUM_INPUTS" value="3" />
  <parameter name="PIPELINE_ARB" value="0" />
  <parameter name="ARBITRATION_SCHEME" value="no-arb" />
  <parameter name="ST_DATA_W" value="106" />
  <parameter name="USE_EXTERNAL_ARB" value="0" />
  <parameter name="PKT_TRANS_LOCK" value="72" />
  <generatedFiles>
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/sys_mm_interconnect_0_rsp_mux_001.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_merlin_arbitrator.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_standard/24.1std/ip/altera/merlin/altera_merlin_multiplexer/altera_merlin_multiplexer_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator instantiator="sys_mm_interconnect_0" as="rsp_mux_001" />
  <messages>
   <message level="Debug" culprit="sys">queue size: 7 starting:altera_merlin_multiplexer "submodules/sys_mm_interconnect_0_rsp_mux_001"</message>
   <message level="Info" culprit="rsp_mux_001"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_merlin_multiplexer</b> "<b>rsp_mux_001</b>"]]></message>
   <message level="Info"><![CDATA[Reusing file <b>C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_merlin_arbitrator.sv</b>]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="altera_avalon_st_adapter:24.1:AUTO_DEVICE=10CL025YU256I7G,AUTO_DEVICE_FAMILY=Cyclone 10 LP,AUTO_DEVICE_SPEEDGRADE=,inBitsPerSymbol=34,inChannelWidth=0,inDataWidth=34,inEmptyWidth=1,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inUseEmptyPort=0,inUsePackets=0,inUseReady=1,inUseValid=1,outChannelWidth=0,outDataWidth=34,outEmptyWidth=1,outErrorDescriptor=,outErrorWidth=1,outMaxChannel=0,outReadyLatency=0,outUseEmptyPort=0,outUseReady=1,outUseValid=1(altera_clock_bridge:24.1:DERIVED_CLOCK_RATE=0,EXPLICIT_CLOCK_RATE=0,NUM_CLOCK_OUTPUTS=1)(altera_reset_bridge:24.1:ACTIVE_LOW_RESET=0,AUTO_CLK_CLOCK_RATE=0,NUM_RESET_OUTPUTS=1,SYNCHRONOUS_EDGES=deassert,USE_RESET_REQUEST=0)(error_adapter:24.1:inBitsPerSymbol=34,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1)(clock:24.1:)(clock:24.1:)(reset:24.1:)"
   instancePathKey="sys:.:mm_interconnect_0:.:avalon_st_adapter"
   kind="altera_avalon_st_adapter"
   version="24.1"
   name="sys_mm_interconnect_0_avalon_st_adapter">
  <parameter name="inUseValid" value="1" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="outUseEmptyPort" value="0" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="outUseValid" value="1" />
  <parameter name="outMaxChannel" value="0" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="0" />
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inEmptyWidth" value="1" />
  <parameter name="inUseReady" value="1" />
  <parameter name="outReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE_FAMILY" value="Cyclone 10 LP" />
  <parameter name="outDataWidth" value="34" />
  <parameter name="AUTO_DEVICE_SPEEDGRADE" value="" />
  <parameter name="inUseEmptyPort" value="0" />
  <parameter name="outChannelWidth" value="0" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="outUseReady" value="1" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="AUTO_DEVICE" value="10CL025YU256I7G" />
  <parameter name="inDataWidth" value="34" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="outEmptyWidth" value="1" />
  <generatedFiles>
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/sys_mm_interconnect_0_avalon_st_adapter.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles>
   <file
       path="D:/intelfpga_standard/24.1std/ip/altera/avalon_st/altera_avalon_st_adapter/altera_avalon_st_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles>
   <file
       path="D:/intelfpga_standard/24.1std/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </childSourceFiles>
  <instantiator
     instantiator="sys_mm_interconnect_0"
     as="avalon_st_adapter,avalon_st_adapter_001,avalon_st_adapter_002,avalon_st_adapter_003,avalon_st_adapter_004,avalon_st_adapter_005" />
  <messages>
   <message level="Debug" culprit="sys">queue size: 6 starting:altera_avalon_st_adapter "submodules/sys_mm_interconnect_0_avalon_st_adapter"</message>
   <message level="Progress" culprit="min"></message>
   <message level="Progress" culprit="max"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Progress" culprit="current"></message>
   <message level="Debug">Transform: CustomInstructionTransform</message>
   <message level="Debug">No custom instruction connections, skipping transform </message>
   <message level="Debug" culprit="merlin_custom_instruction_transform"><![CDATA[After transform: <b>3</b> modules, <b>3</b> connections]]></message>
   <message level="Debug">Transform: MMTransform</message>
   <message level="Debug">Transform: InterruptMapperTransform</message>
   <message level="Debug">Transform: InterruptSyncTransform</message>
   <message level="Debug">Transform: InterruptFanoutTransform</message>
   <message level="Debug">Transform: AvalonStreamingTransform</message>
   <message level="Debug">Transform: ResetAdaptation</message>
   <message level="Debug" culprit="avalon_st_adapter"><![CDATA["<b>avalon_st_adapter</b>" reuses <b>error_adapter</b> "<b>submodules/sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0</b>"]]></message>
   <message level="Info" culprit="avalon_st_adapter"><![CDATA["<b>mm_interconnect_0</b>" instantiated <b>altera_avalon_st_adapter</b> "<b>avalon_st_adapter</b>"]]></message>
   <message level="Debug" culprit="sys">queue size: 1 starting:error_adapter "submodules/sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="intel_niosv_m_unit:26.0.0:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=2,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=0,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0(altera_reset_controller:24.1:ADAPT_RESET_REQUEST=0,MIN_RST_ASSERTION_TIME=3,NUM_RESET_INPUTS=2,OUTPUT_RESET_SYNC_EDGES=deassert,RESET_REQUEST_PRESENT=0,RESET_REQ_EARLY_DSRT_TIME=1,RESET_REQ_WAIT_TIME=1,SYNC_DEPTH=2,USE_RESET_REQUEST_IN0=0,USE_RESET_REQUEST_IN1=0,USE_RESET_REQUEST_IN10=0,USE_RESET_REQUEST_IN11=0,USE_RESET_REQUEST_IN12=0,USE_RESET_REQUEST_IN13=0,USE_RESET_REQUEST_IN14=0,USE_RESET_REQUEST_IN15=0,USE_RESET_REQUEST_IN2=0,USE_RESET_REQUEST_IN3=0,USE_RESET_REQUEST_IN4=0,USE_RESET_REQUEST_IN5=0,USE_RESET_REQUEST_IN6=0,USE_RESET_REQUEST_IN7=0,USE_RESET_REQUEST_IN8=0,USE_RESET_REQUEST_IN9=0,USE_RESET_REQUEST_INPUT=0)"
   instancePathKey="sys:.:intel_niosv_m_0:.:hart:.:niosv_reset_controller"
   kind="intel_niosv_m_unit"
   version="26.0.0"
   name="niosv_reset_controller">
  <generatedFiles>
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/niosv_reset_controller.v"
       type="VERILOG" />
  </generatedFiles>
  <childGeneratedFiles>
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_reset_controller.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_reset_synchronizer.v"
       type="VERILOG"
       attributes="" />
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/altera_reset_controller.sdc"
       type="SDC"
       attributes="" />
  </childGeneratedFiles>
  <sourceFiles/>
  <childSourceFiles>
   <file
       path="D:/intelfpga_standard/24.1std/ip/altera/merlin/altera_reset_controller/altera_reset_controller_hw.tcl" />
  </childSourceFiles>
  <instantiator instantiator="sys_intel_niosv_m_0_hart" as="niosv_reset_controller" />
  <messages>
   <message level="Debug" culprit="sys">queue size: 1 starting:intel_niosv_m_unit "submodules/niosv_reset_controller"</message>
   <message level="Debug" culprit="niosv_reset_controller"><![CDATA["<b>niosv_reset_controller</b>" reuses <b>altera_reset_controller</b> "<b>submodules/altera_reset_controller</b>"]]></message>
   <message level="Info" culprit="niosv_reset_controller"><![CDATA["<b>hart</b>" instantiated <b>intel_niosv_m_unit</b> "<b>niosv_reset_controller</b>"]]></message>
   <message level="Debug" culprit="sys">queue size: 65 starting:altera_reset_controller "submodules/altera_reset_controller"</message>
   <message level="Info" culprit="rst_controller"><![CDATA["<b>sys</b>" instantiated <b>altera_reset_controller</b> "<b>rst_controller</b>"]]></message>
  </messages>
 </entity>
 <entity
   path="submodules/"
   parameterizationKey="error_adapter:24.1:inBitsPerSymbol=34,inChannelWidth=0,inErrorDescriptor=,inErrorWidth=0,inMaxChannel=0,inReadyLatency=0,inSymbolsPerBeat=1,inUseEmpty=false,inUseEmptyPort=NO,inUsePackets=false,inUseReady=true,outErrorDescriptor=,outErrorWidth=1"
   instancePathKey="sys:.:mm_interconnect_0:.:avalon_st_adapter:.:error_adapter_0"
   kind="error_adapter"
   version="24.1"
   name="sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0">
  <parameter name="inErrorWidth" value="0" />
  <parameter name="inUseReady" value="true" />
  <parameter name="inBitsPerSymbol" value="34" />
  <parameter name="inChannelWidth" value="0" />
  <parameter name="inSymbolsPerBeat" value="1" />
  <parameter name="inUseEmptyPort" value="NO" />
  <parameter name="outErrorWidth" value="1" />
  <parameter name="inMaxChannel" value="0" />
  <parameter name="inReadyLatency" value="0" />
  <parameter name="outErrorDescriptor" value="" />
  <parameter name="inUseEmpty" value="false" />
  <parameter name="inErrorDescriptor" value="" />
  <parameter name="inUsePackets" value="false" />
  <generatedFiles>
   <file
       path="C:/Users/rosdiabdulsaid/Desktop/prj/c10lp/hyperRAM_controller/sys/synthesis/submodules/sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv"
       type="SYSTEM_VERILOG"
       attributes="" />
  </generatedFiles>
  <childGeneratedFiles/>
  <sourceFiles>
   <file
       path="D:/intelfpga_standard/24.1std/ip/altera/avalon_st/altera_avalon_st_error_adapter/avalon-st_error_adapter_hw.tcl" />
  </sourceFiles>
  <childSourceFiles/>
  <instantiator
     instantiator="sys_mm_interconnect_0_avalon_st_adapter"
     as="error_adapter_0" />
  <messages>
   <message level="Debug" culprit="sys">queue size: 1 starting:error_adapter "submodules/sys_mm_interconnect_0_avalon_st_adapter_error_adapter_0"</message>
   <message level="Info" culprit="error_adapter_0"><![CDATA["<b>avalon_st_adapter</b>" instantiated <b>error_adapter</b> "<b>error_adapter_0</b>"]]></message>
  </messages>
 </entity>
</deploy>
