
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl



****** Vivado v2024.1 (64-bit)
  **** SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
  **** IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
  **** SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
  **** Start of session at: Thu Jun 13 19:47:39 2024
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 629.496 ; gain = 199.586
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'F:/Tools/Xilinx-2024.1/Vivado/2024.1/data/ip'.
add_files: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 750.371 ; gain = 120.875
Command: synth_design -top design_1_wrapper -part xck26-sfvc784-2LV-c
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xck26'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xck26'
INFO: [Device 21-403] Loading part xck26-sfvc784-2LV-c
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 34584
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2169.387 ; gain = 397.336
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'design_1_wrapper' [E:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [F:/Tools/Xilinx-2024.1/Vivado/2024.1/scripts/rt/data/unisim_comp.v:78209]
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (0#1) [F:/Tools/Xilinx-2024.1/Vivado/2024.1/scripts/rt/data/unisim_comp.v:78209]
INFO: [Synth 8-6157] synthesizing module 'design_1' [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_smc_0' [E:/KRIA/project_2/project_2.runs/synth_1/.Xil/Vivado-38536-Tey/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_smc_0' (0#1) [E:/KRIA/project_2/project_2.runs/synth_1/.Xil/Vivado-38536-Tey/realtime/design_1_axi_smc_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_axi_vdma_0_0' [E:/KRIA/project_2/project_2.runs/synth_1/.Xil/Vivado-38536-Tey/realtime/design_1_axi_vdma_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_axi_vdma_0_0' (0#1) [E:/KRIA/project_2/project_2.runs/synth_1/.Xil/Vivado-38536-Tey/realtime/design_1_axi_vdma_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mm2s_frame_ptr_out' of module 'design_1_axi_vdma_0_0' is unconnected for instance 'axi_vdma_0' [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:430]
WARNING: [Synth 8-7071] port 's2mm_frame_ptr_out' of module 'design_1_axi_vdma_0_0' is unconnected for instance 'axi_vdma_0' [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:430]
WARNING: [Synth 8-7071] port 'mm2s_introut' of module 'design_1_axi_vdma_0_0' is unconnected for instance 'axi_vdma_0' [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:430]
WARNING: [Synth 8-7071] port 's2mm_introut' of module 'design_1_axi_vdma_0_0' is unconnected for instance 'axi_vdma_0' [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:430]
WARNING: [Synth 8-7023] instance 'axi_vdma_0' of module 'design_1_axi_vdma_0_0' has 67 connections declared, but only 63 given [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:430]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_0_0' [E:/KRIA/project_2/project_2.runs/synth_1/.Xil/Vivado-38536-Tey/realtime/design_1_clk_wiz_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_0_0' (0#1) [E:/KRIA/project_2/project_2.runs/synth_1/.Xil/Vivado-38536-Tey/realtime/design_1_clk_wiz_0_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_clk_wiz_1_0' [E:/KRIA/project_2/project_2.runs/synth_1/.Xil/Vivado-38536-Tey/realtime/design_1_clk_wiz_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_clk_wiz_1_0' (0#1) [E:/KRIA/project_2/project_2.runs/synth_1/.Xil/Vivado-38536-Tey/realtime/design_1_clk_wiz_1_0_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:501]
INFO: [Synth 8-6157] synthesizing module 'design_1_ila_0_0' [E:/KRIA/project_2/project_2.runs/synth_1/.Xil/Vivado-38536-Tey/realtime/design_1_ila_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ila_0_0' (0#1) [E:/KRIA/project_2/project_2.runs/synth_1/.Xil/Vivado-38536-Tey/realtime/design_1_ila_0_0_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:512]
INFO: [Synth 8-6157] synthesizing module 'design_1_ila_1_0' [E:/KRIA/project_2/project_2.runs/synth_1/.Xil/Vivado-38536-Tey/realtime/design_1_ila_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ila_1_0' (0#1) [E:/KRIA/project_2/project_2.runs/synth_1/.Xil/Vivado-38536-Tey/realtime/design_1_ila_1_0_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:521]
INFO: [Synth 8-6157] synthesizing module 'design_1_ila_2_0' [E:/KRIA/project_2/project_2.runs/synth_1/.Xil/Vivado-38536-Tey/realtime/design_1_ila_2_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ila_2_0' (0#1) [E:/KRIA/project_2/project_2.runs/synth_1/.Xil/Vivado-38536-Tey/realtime/design_1_ila_2_0_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:532]
INFO: [Synth 8-6157] synthesizing module 'design_1_ila_3_0' [E:/KRIA/project_2/project_2.runs/synth_1/.Xil/Vivado-38536-Tey/realtime/design_1_ila_3_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ila_3_0' (0#1) [E:/KRIA/project_2/project_2.runs/synth_1/.Xil/Vivado-38536-Tey/realtime/design_1_ila_3_0_stub.v:6]
WARNING: [Synth 8-4446] all outputs are unconnected for this instance and logic may be removed [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:543]
INFO: [Synth 8-6157] synthesizing module 'design_1_ila_4_0' [E:/KRIA/project_2/project_2.runs/synth_1/.Xil/Vivado-38536-Tey/realtime/design_1_ila_4_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ila_4_0' (0#1) [E:/KRIA/project_2/project_2.runs/synth_1/.Xil/Vivado-38536-Tey/realtime/design_1_ila_4_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_mipi_csi2_rx_subsyst_0_0' [E:/KRIA/project_2/project_2.runs/synth_1/.Xil/Vivado-38536-Tey/realtime/design_1_mipi_csi2_rx_subsyst_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_mipi_csi2_rx_subsyst_0_0' (0#1) [E:/KRIA/project_2/project_2.runs/synth_1/.Xil/Vivado-38536-Tey/realtime/design_1_mipi_csi2_rx_subsyst_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'rxbyteclkhs' of module 'design_1_mipi_csi2_rx_subsyst_0_0' is unconnected for instance 'mipi_csi2_rx_subsyst_0' [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:554]
WARNING: [Synth 8-7071] port 'clkoutphy_out' of module 'design_1_mipi_csi2_rx_subsyst_0_0' is unconnected for instance 'mipi_csi2_rx_subsyst_0' [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:554]
WARNING: [Synth 8-7071] port 'system_rst_out' of module 'design_1_mipi_csi2_rx_subsyst_0_0' is unconnected for instance 'mipi_csi2_rx_subsyst_0' [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:554]
WARNING: [Synth 8-7071] port 'pll_lock_out' of module 'design_1_mipi_csi2_rx_subsyst_0_0' is unconnected for instance 'mipi_csi2_rx_subsyst_0' [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:554]
WARNING: [Synth 8-7071] port 'csirxss_csi_irq' of module 'design_1_mipi_csi2_rx_subsyst_0_0' is unconnected for instance 'mipi_csi2_rx_subsyst_0' [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:554]
WARNING: [Synth 8-7071] port 'frame_rcvd_pulse_out' of module 'design_1_mipi_csi2_rx_subsyst_0_0' is unconnected for instance 'mipi_csi2_rx_subsyst_0' [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:554]
WARNING: [Synth 8-7023] instance 'mipi_csi2_rx_subsyst_0' of module 'design_1_mipi_csi2_rx_subsyst_0_0' has 38 connections declared, but only 32 given [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:554]
INFO: [Synth 8-6157] synthesizing module 'design_1_proc_sys_reset_0_0' [E:/KRIA/project_2/project_2.runs/synth_1/.Xil/Vivado-38536-Tey/realtime/design_1_proc_sys_reset_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_proc_sys_reset_0_0' (0#1) [E:/KRIA/project_2/project_2.runs/synth_1/.Xil/Vivado-38536-Tey/realtime/design_1_proc_sys_reset_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:587]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:587]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_proc_sys_reset_0_0' is unconnected for instance 'proc_sys_reset_0' [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:587]
WARNING: [Synth 8-7023] instance 'proc_sys_reset_0' of module 'design_1_proc_sys_reset_0_0' has 10 connections declared, but only 7 given [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:587]
INFO: [Synth 8-6157] synthesizing module 'design_1_ps8_0_axi_periph_0' [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:1111]
INFO: [Synth 8-6157] synthesizing module 'm00_couplers_imp_QJIMLI' [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:2389]
INFO: [Synth 8-6155] done synthesizing module 'm00_couplers_imp_QJIMLI' (0#1) [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:2389]
INFO: [Synth 8-6157] synthesizing module 'm01_couplers_imp_1D3SAH3' [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:2521]
INFO: [Synth 8-6155] done synthesizing module 'm01_couplers_imp_1D3SAH3' (0#1) [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:2521]
INFO: [Synth 8-6157] synthesizing module 'm02_couplers_imp_P3UMW5' [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:2653]
INFO: [Synth 8-6155] done synthesizing module 'm02_couplers_imp_P3UMW5' (0#1) [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:2653]
INFO: [Synth 8-6157] synthesizing module 'm03_couplers_imp_1E9R4HW' [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:2785]
INFO: [Synth 8-6155] done synthesizing module 'm03_couplers_imp_1E9R4HW' (0#1) [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:2785]
INFO: [Synth 8-6157] synthesizing module 'm04_couplers_imp_NB1YAO' [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:2917]
INFO: [Synth 8-6155] done synthesizing module 'm04_couplers_imp_NB1YAO' (0#1) [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:2917]
INFO: [Synth 8-6157] synthesizing module 'm05_couplers_imp_1FZ4A9T' [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:3042]
INFO: [Synth 8-6155] done synthesizing module 'm05_couplers_imp_1FZ4A9T' (0#1) [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:3042]
INFO: [Synth 8-6157] synthesizing module 's00_couplers_imp_1A7ZMW4' [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:3174]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_0' [E:/KRIA/project_2/project_2.runs/synth_1/.Xil/Vivado-38536-Tey/realtime/design_1_auto_ds_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_0' (0#1) [E:/KRIA/project_2/project_2.runs/synth_1/.Xil/Vivado-38536-Tey/realtime/design_1_auto_ds_0_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_0' [E:/KRIA/project_2/project_2.runs/synth_1/.Xil/Vivado-38536-Tey/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_0' (0#1) [E:/KRIA/project_2/project_2.runs/synth_1/.Xil/Vivado-38536-Tey/realtime/design_1_auto_pc_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's00_couplers_imp_1A7ZMW4' (0#1) [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:3174]
INFO: [Synth 8-6157] synthesizing module 's01_couplers_imp_KGUFR9' [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:3584]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_ds_1' [E:/KRIA/project_2/project_2.runs/synth_1/.Xil/Vivado-38536-Tey/realtime/design_1_auto_ds_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_ds_1' (0#1) [E:/KRIA/project_2/project_2.runs/synth_1/.Xil/Vivado-38536-Tey/realtime/design_1_auto_ds_1_stub.v:6]
INFO: [Synth 8-6157] synthesizing module 'design_1_auto_pc_1' [E:/KRIA/project_2/project_2.runs/synth_1/.Xil/Vivado-38536-Tey/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_auto_pc_1' (0#1) [E:/KRIA/project_2/project_2.runs/synth_1/.Xil/Vivado-38536-Tey/realtime/design_1_auto_pc_1_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 's01_couplers_imp_KGUFR9' (0#1) [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:3584]
INFO: [Synth 8-6157] synthesizing module 'design_1_xbar_0' [E:/KRIA/project_2/project_2.runs/synth_1/.Xil/Vivado-38536-Tey/realtime/design_1_xbar_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xbar_0' (0#1) [E:/KRIA/project_2/project_2.runs/synth_1/.Xil/Vivado-38536-Tey/realtime/design_1_xbar_0_stub.v:6]
WARNING: [Synth 8-7071] port 'm_axi_awprot' of module 'design_1_xbar_0' is unconnected for instance 'xbar' [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:2348]
WARNING: [Synth 8-7071] port 'm_axi_arprot' of module 'design_1_xbar_0' is unconnected for instance 'xbar' [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:2348]
WARNING: [Synth 8-7023] instance 'xbar' of module 'design_1_xbar_0' has 40 connections declared, but only 38 given [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:2348]
INFO: [Synth 8-6155] done synthesizing module 'design_1_ps8_0_axi_periph_0' (0#1) [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:1111]
INFO: [Synth 8-6157] synthesizing module 'design_1_rst_ps8_0_100M_0' [E:/KRIA/project_2/project_2.runs/synth_1/.Xil/Vivado-38536-Tey/realtime/design_1_rst_ps8_0_100M_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_rst_ps8_0_100M_0' (0#1) [E:/KRIA/project_2/project_2.runs/synth_1/.Xil/Vivado-38536-Tey/realtime/design_1_rst_ps8_0_100M_0_stub.v:6]
WARNING: [Synth 8-7071] port 'mb_reset' of module 'design_1_rst_ps8_0_100M_0' is unconnected for instance 'rst_ps8_0_100M' [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:789]
WARNING: [Synth 8-7071] port 'bus_struct_reset' of module 'design_1_rst_ps8_0_100M_0' is unconnected for instance 'rst_ps8_0_100M' [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:789]
WARNING: [Synth 8-7071] port 'peripheral_reset' of module 'design_1_rst_ps8_0_100M_0' is unconnected for instance 'rst_ps8_0_100M' [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:789]
WARNING: [Synth 8-7071] port 'interconnect_aresetn' of module 'design_1_rst_ps8_0_100M_0' is unconnected for instance 'rst_ps8_0_100M' [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:789]
WARNING: [Synth 8-7023] instance 'rst_ps8_0_100M' of module 'design_1_rst_ps8_0_100M_0' has 10 connections declared, but only 6 given [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:789]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_axi4s_vid_out_0_0' [E:/KRIA/project_2/project_2.runs/synth_1/.Xil/Vivado-38536-Tey/realtime/design_1_v_axi4s_vid_out_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_axi4s_vid_out_0_0' (0#1) [E:/KRIA/project_2/project_2.runs/synth_1/.Xil/Vivado-38536-Tey/realtime/design_1_v_axi4s_vid_out_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'vid_vblank' of module 'design_1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:796]
WARNING: [Synth 8-7071] port 'vid_hblank' of module 'design_1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:796]
WARNING: [Synth 8-7071] port 'vid_field_id' of module 'design_1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:796]
WARNING: [Synth 8-7071] port 'overflow' of module 'design_1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:796]
WARNING: [Synth 8-7071] port 'fifo_read_level' of module 'design_1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:796]
WARNING: [Synth 8-7071] port 'sof_state_out' of module 'design_1_v_axi4s_vid_out_0_0' is unconnected for instance 'v_axi4s_vid_out_0' [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:796]
WARNING: [Synth 8-7023] instance 'v_axi4s_vid_out_0' of module 'design_1_v_axi4s_vid_out_0_0' has 32 connections declared, but only 26 given [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:796]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_demosaic_0_0' [E:/KRIA/project_2/project_2.runs/synth_1/.Xil/Vivado-38536-Tey/realtime/design_1_v_demosaic_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_demosaic_0_0' (0#1) [E:/KRIA/project_2/project_2.runs/synth_1/.Xil/Vivado-38536-Tey/realtime/design_1_v_demosaic_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'interrupt' of module 'design_1_v_demosaic_0_0' is unconnected for instance 'v_demosaic_0' [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:823]
WARNING: [Synth 8-7023] instance 'v_demosaic_0' of module 'design_1_v_demosaic_0_0' has 38 connections declared, but only 37 given [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:823]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_gamma_lut_0_0' [E:/KRIA/project_2/project_2.runs/synth_1/.Xil/Vivado-38536-Tey/realtime/design_1_v_gamma_lut_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_gamma_lut_0_0' (0#1) [E:/KRIA/project_2/project_2.runs/synth_1/.Xil/Vivado-38536-Tey/realtime/design_1_v_gamma_lut_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'interrupt' of module 'design_1_v_gamma_lut_0_0' is unconnected for instance 'v_gamma_lut_0' [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:861]
WARNING: [Synth 8-7023] instance 'v_gamma_lut_0' of module 'design_1_v_gamma_lut_0_0' has 38 connections declared, but only 37 given [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:861]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tc_0_0' [E:/KRIA/project_2/project_2.runs/synth_1/.Xil/Vivado-38536-Tey/realtime/design_1_v_tc_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tc_0_0' (0#1) [E:/KRIA/project_2/project_2.runs/synth_1/.Xil/Vivado-38536-Tey/realtime/design_1_v_tc_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'irq' of module 'design_1_v_tc_0_0' is unconnected for instance 'v_tc_0' [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:899]
WARNING: [Synth 8-7023] instance 'v_tc_0' of module 'design_1_v_tc_0_0' has 33 connections declared, but only 32 given [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:899]
INFO: [Synth 8-6157] synthesizing module 'design_1_v_tpg_0_0' [E:/KRIA/project_2/project_2.runs/synth_1/.Xil/Vivado-38536-Tey/realtime/design_1_v_tpg_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_v_tpg_0_0' (0#1) [E:/KRIA/project_2/project_2.runs/synth_1/.Xil/Vivado-38536-Tey/realtime/design_1_v_tpg_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'fid' of module 'design_1_v_tpg_0_0' is unconnected for instance 'v_tpg_0' [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:932]
WARNING: [Synth 8-7071] port 'interrupt' of module 'design_1_v_tpg_0_0' is unconnected for instance 'v_tpg_0' [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:932]
WARNING: [Synth 8-7023] instance 'v_tpg_0' of module 'design_1_v_tpg_0_0' has 40 connections declared, but only 38 given [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:932]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_0_0' [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'xlconstant_v1_1_9_xlconstant' [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'xlconstant_v1_1_9_xlconstant' (0#1) [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/ipshared/e2d2/hdl/xlconstant_v1_1_vl_rfs.v:68]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_0_0' (0#1) [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_xlconstant_0_0/synth/design_1_xlconstant_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'design_1_xlconstant_1_0' [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_xlconstant_1_0/synth/design_1_xlconstant_1_0.v:53]
INFO: [Synth 8-6155] done synthesizing module 'design_1_xlconstant_1_0' (0#1) [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_xlconstant_1_0/synth/design_1_xlconstant_1_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'design_1_zynq_ultra_ps_e_0_0' [E:/KRIA/project_2/project_2.runs/synth_1/.Xil/Vivado-38536-Tey/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'design_1_zynq_ultra_ps_e_0_0' (0#1) [E:/KRIA/project_2/project_2.runs/synth_1/.Xil/Vivado-38536-Tey/realtime/design_1_zynq_ultra_ps_e_0_0_stub.v:6]
WARNING: [Synth 8-7071] port 'maxigp0_awuser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:975]
WARNING: [Synth 8-7071] port 'maxigp0_aruser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:975]
WARNING: [Synth 8-7071] port 'maxigp1_awuser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:975]
WARNING: [Synth 8-7071] port 'maxigp1_aruser' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:975]
WARNING: [Synth 8-7071] port 'saxigp0_bid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:975]
WARNING: [Synth 8-7071] port 'saxigp0_rid' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:975]
WARNING: [Synth 8-7071] port 'dp_video_ref_clk' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:975]
WARNING: [Synth 8-7071] port 'dp_video_out_hsync' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:975]
WARNING: [Synth 8-7071] port 'dp_video_out_vsync' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:975]
WARNING: [Synth 8-7071] port 'dp_video_out_pixel1' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:975]
WARNING: [Synth 8-7071] port 'dp_live_video_de_out' of module 'design_1_zynq_ultra_ps_e_0_0' is unconnected for instance 'zynq_ultra_ps_e_0' [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:975]
WARNING: [Synth 8-7023] instance 'zynq_ultra_ps_e_0' of module 'design_1_zynq_ultra_ps_e_0_0' has 144 connections declared, but only 133 given [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:975]
INFO: [Synth 8-6155] done synthesizing module 'design_1' (0#1) [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:13]
INFO: [Synth 8-6155] done synthesizing module 'design_1_wrapper' (0#1) [E:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v:13]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'v_demosaic_0'. This will prevent further optimization [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:823]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'mipi_csi2_rx_subsyst_0'. This will prevent further optimization [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:554]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_0'. This will prevent further optimization [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:501]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'v_axi4s_vid_out_0'. This will prevent further optimization [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:796]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_1'. This will prevent further optimization [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:512]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'v_tc_0'. This will prevent further optimization [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:899]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'zynq_ultra_ps_e_0'. This will prevent further optimization [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:975]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'v_tpg_0'. This will prevent further optimization [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:932]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_2'. This will prevent further optimization [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:521]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'axi_vdma_0'. This will prevent further optimization [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:430]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'v_gamma_lut_0'. This will prevent further optimization [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:861]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_3'. This will prevent further optimization [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:532]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'ila_4'. This will prevent further optimization [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/synth/design_1.v:543]
WARNING: [Synth 8-7129] Port M_ACLK in module s01_couplers_imp_KGUFR9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s01_couplers_imp_KGUFR9 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module s00_couplers_imp_1A7ZMW4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module s00_couplers_imp_1A7ZMW4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m05_couplers_imp_1FZ4A9T is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m05_couplers_imp_1FZ4A9T is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m05_couplers_imp_1FZ4A9T is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m05_couplers_imp_1FZ4A9T is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m04_couplers_imp_NB1YAO is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m04_couplers_imp_NB1YAO is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m04_couplers_imp_NB1YAO is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m04_couplers_imp_NB1YAO is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m03_couplers_imp_1E9R4HW is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m02_couplers_imp_P3UMW5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m02_couplers_imp_P3UMW5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m02_couplers_imp_P3UMW5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m02_couplers_imp_P3UMW5 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m01_couplers_imp_1D3SAH3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m01_couplers_imp_1D3SAH3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m01_couplers_imp_1D3SAH3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m01_couplers_imp_1D3SAH3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ACLK in module m00_couplers_imp_QJIMLI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M_ARESETN in module m00_couplers_imp_QJIMLI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ACLK in module m00_couplers_imp_QJIMLI is either unconnected or has no load
WARNING: [Synth 8-7129] Port S_ARESETN in module m00_couplers_imp_QJIMLI is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M02_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M02_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M03_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M03_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M04_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M04_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M05_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M05_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2294.258 ; gain = 522.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2294.258 ; gain = 522.207
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 2294.258 ; gain = 522.207
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.065 . Memory (MB): peak = 2294.258 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Finished Parsing XDC File [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Parsing XDC File [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0_in_context.xdc] for cell 'design_1_i/axi_vdma_0'
Finished Parsing XDC File [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0/design_1_axi_vdma_0_0_in_context.xdc] for cell 'design_1_i/axi_vdma_0'
Parsing XDC File [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_in_context.xdc] for cell 'design_1_i/clk_wiz_1'
Finished Parsing XDC File [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0/design_1_clk_wiz_1_0_in_context.xdc] for cell 'design_1_i/clk_wiz_1'
Parsing XDC File [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0/design_1_ila_0_0_in_context.xdc] for cell 'design_1_i/ila_0'
Finished Parsing XDC File [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_ila_0_0/design_1_ila_0_0/design_1_ila_0_0_in_context.xdc] for cell 'design_1_i/ila_0'
Parsing XDC File [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_ila_1_0/design_1_ila_1_0/design_1_ila_1_0_in_context.xdc] for cell 'design_1_i/ila_1'
Finished Parsing XDC File [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_ila_1_0/design_1_ila_1_0/design_1_ila_1_0_in_context.xdc] for cell 'design_1_i/ila_1'
Parsing XDC File [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_ila_2_0/design_1_ila_2_0/design_1_ila_2_0_in_context.xdc] for cell 'design_1_i/ila_2'
Finished Parsing XDC File [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_ila_2_0/design_1_ila_2_0/design_1_ila_2_0_in_context.xdc] for cell 'design_1_i/ila_2'
Parsing XDC File [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_ila_3_0/design_1_ila_3_0/design_1_ila_2_0_in_context.xdc] for cell 'design_1_i/ila_3'
Finished Parsing XDC File [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_ila_3_0/design_1_ila_3_0/design_1_ila_2_0_in_context.xdc] for cell 'design_1_i/ila_3'
Parsing XDC File [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_ila_4_0/design_1_ila_4_0/design_1_ila_4_0_in_context.xdc] for cell 'design_1_i/ila_4'
Finished Parsing XDC File [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_ila_4_0/design_1_ila_4_0/design_1_ila_4_0_in_context.xdc] for cell 'design_1_i/ila_4'
Parsing XDC File [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc] for cell 'design_1_i/mipi_csi2_rx_subsyst_0'
Finished Parsing XDC File [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc] for cell 'design_1_i/mipi_csi2_rx_subsyst_0'
Parsing XDC File [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_i/proc_sys_reset_0'
Finished Parsing XDC File [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0/design_1_proc_sys_reset_0_0_in_context.xdc] for cell 'design_1_i/proc_sys_reset_0'
Parsing XDC File [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/xbar'
Finished Parsing XDC File [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/xbar'
Parsing XDC File [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Finished Parsing XDC File [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_auto_ds_0/design_1_auto_ds_0/design_1_auto_ds_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds'
Parsing XDC File [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Finished Parsing XDC File [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc'
Parsing XDC File [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1/design_1_auto_ds_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds'
Finished Parsing XDC File [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_auto_ds_1/design_1_auto_ds_1/design_1_auto_ds_1_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds'
Parsing XDC File [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc'
Finished Parsing XDC File [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_auto_pc_1/design_1_auto_pc_1/design_1_auto_pc_0_in_context.xdc] for cell 'design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc'
Parsing XDC File [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_100M'
Finished Parsing XDC File [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0/design_1_rst_ps8_0_100M_0_in_context.xdc] for cell 'design_1_i/rst_ps8_0_100M'
Parsing XDC File [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0_in_context.xdc] for cell 'design_1_i/v_axi4s_vid_out_0'
Finished Parsing XDC File [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0/design_1_v_axi4s_vid_out_0_0_in_context.xdc] for cell 'design_1_i/v_axi4s_vid_out_0'
Parsing XDC File [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/design_1_v_demosaic_0_0/design_1_v_demosaic_0_0_in_context.xdc] for cell 'design_1_i/v_demosaic_0'
Finished Parsing XDC File [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_v_demosaic_0_0/design_1_v_demosaic_0_0/design_1_v_demosaic_0_0_in_context.xdc] for cell 'design_1_i/v_demosaic_0'
Parsing XDC File [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/design_1_v_gamma_lut_0_0/design_1_v_gamma_lut_0_0_in_context.xdc] for cell 'design_1_i/v_gamma_lut_0'
Finished Parsing XDC File [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_v_gamma_lut_0_0/design_1_v_gamma_lut_0_0/design_1_v_gamma_lut_0_0_in_context.xdc] for cell 'design_1_i/v_gamma_lut_0'
Parsing XDC File [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0/design_1_v_tc_0_0_in_context.xdc] for cell 'design_1_i/v_tc_0'
Finished Parsing XDC File [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_v_tc_0_0/design_1_v_tc_0_0/design_1_v_tc_0_0_in_context.xdc] for cell 'design_1_i/v_tc_0'
Parsing XDC File [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/design_1_v_tpg_0_0/design_1_v_tpg_0_0_in_context.xdc] for cell 'design_1_i/v_tpg_0'
Finished Parsing XDC File [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_v_tpg_0_0/design_1_v_tpg_0_0/design_1_v_tpg_0_0_in_context.xdc] for cell 'design_1_i/v_tpg_0'
Parsing XDC File [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Finished Parsing XDC File [e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0/design_1_zynq_ultra_ps_e_0_0_in_context.xdc] for cell 'design_1_i/zynq_ultra_ps_e_0'
Parsing XDC File [E:/KRIA/project_2/project_2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [E:/KRIA/project_2/project_2.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2329.465 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 2 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2329.465 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '10.000' specified during out-of-context synthesis of instance 'design_1_i/mipi_csi2_rx_subsyst_0' at clock pin 'lite_aclk' is different from the actual clock period '4.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 2330.445 ; gain = 558.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xck26-sfvc784-2LV-c
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:29 ; elapsed = 00:00:28 . Memory (MB): peak = 2330.445 ; gain = 558.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_0_clk_n. (constraint file  e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_0_clk_n. (constraint file  e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_0_clk_p. (constraint file  e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 6).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_0_clk_p. (constraint file  e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 7).
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_0_data_n[0]. (constraint file  e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 8).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_0_data_n[0]. (constraint file  e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 9).
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_0_data_n[1]. (constraint file  e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 10).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_0_data_n[1]. (constraint file  e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 11).
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_0_data_p[0]. (constraint file  e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 12).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_0_data_p[0]. (constraint file  e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 13).
Applied set_property IO_BUFFER_TYPE = NONE for mipi_phy_if_0_data_p[1]. (constraint file  e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 14).
Applied set_property CLOCK_BUFFER_TYPE = NONE for mipi_phy_if_0_data_p[1]. (constraint file  e:/KRIA/project_2/project_2.gen/sources_1/bd/design_1/ip/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0/design_1_mipi_csi2_rx_subsyst_0_0_in_context.xdc, line 15).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_vdma_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/clk_wiz_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ila_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ila_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ila_2. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ila_3. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ila_4. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/mipi_csi2_rx_subsyst_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/proc_sys_reset_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s00_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s00_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s01_couplers/auto_ds. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph/s01_couplers/auto_pc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/ps8_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_ps8_0_100M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/v_axi4s_vid_out_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/v_demosaic_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/v_gamma_lut_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/v_tc_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/v_tpg_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/xlconstant_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/xlconstant_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/zynq_ultra_ps_e_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:29 . Memory (MB): peak = 2330.445 ; gain = 558.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:30 ; elapsed = 00:00:29 . Memory (MB): peak = 2330.445 ; gain = 558.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1248 (col length:96)
BRAMs: 288 (col length: RAMB18 96 RAMB36 48)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-7129] Port M00_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M00_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M01_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M02_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M02_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M03_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M03_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M04_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M04_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M05_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port M05_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S00_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ACLK in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port S01_ARESETN in module design_1_ps8_0_axi_periph_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:32 . Memory (MB): peak = 2330.445 ; gain = 558.395
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 2771.363 ; gain = 999.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 2772.285 ; gain = 1000.234
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:48 ; elapsed = 00:00:48 . Memory (MB): peak = 2783.320 ; gain = 1011.270
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:00:54 . Memory (MB): peak = 2798.105 ; gain = 1026.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:55 ; elapsed = 00:00:54 . Memory (MB): peak = 2798.105 ; gain = 1026.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:55 ; elapsed = 00:00:55 . Memory (MB): peak = 2798.105 ; gain = 1026.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:55 ; elapsed = 00:00:55 . Memory (MB): peak = 2798.105 ; gain = 1026.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:55 ; elapsed = 00:00:55 . Memory (MB): peak = 2798.105 ; gain = 1026.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:55 ; elapsed = 00:00:55 . Memory (MB): peak = 2798.105 ; gain = 1026.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------------------+----------+
|      |BlackBox name                     |Instances |
+------+----------------------------------+----------+
|1     |design_1_axi_smc_0                |         1|
|2     |design_1_axi_vdma_0_0             |         1|
|3     |design_1_clk_wiz_0_0              |         1|
|4     |design_1_clk_wiz_1_0              |         1|
|5     |design_1_ila_0_0                  |         1|
|6     |design_1_ila_1_0                  |         1|
|7     |design_1_ila_2_0                  |         1|
|8     |design_1_ila_3_0                  |         1|
|9     |design_1_ila_4_0                  |         1|
|10    |design_1_mipi_csi2_rx_subsyst_0_0 |         1|
|11    |design_1_proc_sys_reset_0_0       |         1|
|12    |design_1_xbar_0                   |         1|
|13    |design_1_auto_ds_0                |         1|
|14    |design_1_auto_pc_0                |         1|
|15    |design_1_auto_ds_1                |         1|
|16    |design_1_auto_pc_1                |         1|
|17    |design_1_rst_ps8_0_100M_0         |         1|
|18    |design_1_v_axi4s_vid_out_0_0      |         1|
|19    |design_1_v_demosaic_0_0           |         1|
|20    |design_1_v_gamma_lut_0_0          |         1|
|21    |design_1_v_tc_0_0                 |         1|
|22    |design_1_v_tpg_0_0                |         1|
|23    |design_1_zynq_ultra_ps_e_0_0      |         1|
+------+----------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------+------+
|      |Cell                            |Count |
+------+--------------------------------+------+
|1     |design_1_auto_ds                |     2|
|3     |design_1_auto_pc                |     2|
|5     |design_1_axi_smc                |     1|
|6     |design_1_axi_vdma_0             |     1|
|7     |design_1_clk_wiz_0              |     1|
|8     |design_1_clk_wiz_1              |     1|
|9     |design_1_ila_0                  |     1|
|10    |design_1_ila_1                  |     1|
|11    |design_1_ila_2                  |     1|
|12    |design_1_ila_3                  |     1|
|13    |design_1_ila_4                  |     1|
|14    |design_1_mipi_csi2_rx_subsyst_0 |     1|
|15    |design_1_proc_sys_reset_0       |     1|
|16    |design_1_rst_ps8_0_100M         |     1|
|17    |design_1_v_axi4s_vid_out_0      |     1|
|18    |design_1_v_demosaic_0           |     1|
|19    |design_1_v_gamma_lut_0          |     1|
|20    |design_1_v_tc_0                 |     1|
|21    |design_1_v_tpg_0                |     1|
|22    |design_1_xbar                   |     1|
|23    |design_1_zynq_ultra_ps_e_0      |     1|
|24    |IOBUF                           |     2|
|25    |OBUF                            |     1|
+------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:55 ; elapsed = 00:00:55 . Memory (MB): peak = 2798.105 ; gain = 1026.055
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 17 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:37 ; elapsed = 00:00:48 . Memory (MB): peak = 2798.105 ; gain = 989.867
Synthesis Optimization Complete : Time (s): cpu = 00:00:57 ; elapsed = 00:00:56 . Memory (MB): peak = 2798.105 ; gain = 1026.055
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 2798.105 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 2798.105 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IOBUF => IOBUF (IBUFCTRL, INBUF, OBUFT): 2 instances

Synth Design complete | Checksum: adfd513
INFO: [Common 17-83] Releasing license: Synthesis
109 Infos, 119 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:09 ; elapsed = 00:01:08 . Memory (MB): peak = 2798.105 ; gain = 2047.734
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2798.105 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/KRIA/project_2/project_2.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jun 13 19:49:15 2024...
