read -sv run_verilog_mid/adder_32b_12_106_39e3ac3cffb12724f8d97dde1cc8f11e.v
hierarchy -top main
flatten
proc; techmap; opt;
abc -fast -liberty NangateOpenCellLibrary_typical.lib
write_verilog run_yosys_mid/adder_32b_12_106_39e3ac3cffb12724f8d97dde1cc8f11e_yosys.v
