{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1550179039213 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1550179039214 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Feb 14 22:17:18 2019 " "Processing started: Thu Feb 14 22:17:18 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1550179039214 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1550179039214 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TransmisorSerie -c TransmisorSerie " "Command: quartus_map --read_settings_files=on --write_settings_files=off TransmisorSerie -c TransmisorSerie" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1550179039214 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1550179040335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadorm10.vhd 2 1 " "Found 2 design units, including 1 entities, in source file contadorm10.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ContadorM10-behavioral " "Found design unit 1: ContadorM10-behavioral" {  } { { "ContadorM10.vhd" "" { Text "C:/Users/Maroa/Documents/ICAI/Sistemas Digitales/SISTEMAS DIGITALES II/Practica2/ContadorM10.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550179041221 ""} { "Info" "ISGN_ENTITY_NAME" "1 ContadorM10 " "Found entity 1: ContadorM10" {  } { { "ContadorM10.vhd" "" { Text "C:/Users/Maroa/Documents/ICAI/Sistemas Digitales/SISTEMAS DIGITALES II/Practica2/ContadorM10.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550179041221 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1550179041221 ""}
{ "Warning" "WSGN_SEARCH_FILE" "transmisorserie.vhd 2 1 " "Using design file transmisorserie.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TransmisorSerie-structural " "Found design unit 1: TransmisorSerie-structural" {  } { { "transmisorserie.vhd" "" { Text "C:/Users/Maroa/Documents/ICAI/Sistemas Digitales/SISTEMAS DIGITALES II/Practica2/transmisorserie.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550179041332 ""} { "Info" "ISGN_ENTITY_NAME" "1 TransmisorSerie " "Found entity 1: TransmisorSerie" {  } { { "transmisorserie.vhd" "" { Text "C:/Users/Maroa/Documents/ICAI/Sistemas Digitales/SISTEMAS DIGITALES II/Practica2/transmisorserie.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550179041332 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1550179041332 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TransmisorSerie " "Elaborating entity \"TransmisorSerie\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1550179041336 ""}
{ "Warning" "WSGN_SEARCH_FILE" "detectorflanco.vhd 2 1 " "Using design file detectorflanco.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DetectorFlanco-behavioral " "Found design unit 1: DetectorFlanco-behavioral" {  } { { "detectorflanco.vhd" "" { Text "C:/Users/Maroa/Documents/ICAI/Sistemas Digitales/SISTEMAS DIGITALES II/Practica2/detectorflanco.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550179041368 ""} { "Info" "ISGN_ENTITY_NAME" "1 DetectorFlanco " "Found entity 1: DetectorFlanco" {  } { { "detectorflanco.vhd" "" { Text "C:/Users/Maroa/Documents/ICAI/Sistemas Digitales/SISTEMAS DIGITALES II/Practica2/detectorflanco.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550179041368 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1550179041368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DetectorFlanco DetectorFlanco:DetectorFlanco_i " "Elaborating entity \"DetectorFlanco\" for hierarchy \"DetectorFlanco:DetectorFlanco_i\"" {  } { { "transmisorserie.vhd" "DetectorFlanco_i" { Text "C:/Users/Maroa/Documents/ICAI/Sistemas Digitales/SISTEMAS DIGITALES II/Practica2/transmisorserie.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550179041371 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "reset detectorflanco.vhd(48) " "VHDL Process Statement warning at detectorflanco.vhd(48): signal \"reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "detectorflanco.vhd" "" { Text "C:/Users/Maroa/Documents/ICAI/Sistemas Digitales/SISTEMAS DIGITALES II/Practica2/detectorflanco.vhd" 48 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1550179041373 "|TransmisorSerie|DetectorFlanco:DetectorFlanco_i"}
{ "Warning" "WSGN_SEARCH_FILE" "circuitocontrol.vhd 2 1 " "Using design file circuitocontrol.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CircuitoControl-behavioral " "Found design unit 1: CircuitoControl-behavioral" {  } { { "circuitocontrol.vhd" "" { Text "C:/Users/Maroa/Documents/ICAI/Sistemas Digitales/SISTEMAS DIGITALES II/Practica2/circuitocontrol.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550179041401 ""} { "Info" "ISGN_ENTITY_NAME" "1 CircuitoControl " "Found entity 1: CircuitoControl" {  } { { "circuitocontrol.vhd" "" { Text "C:/Users/Maroa/Documents/ICAI/Sistemas Digitales/SISTEMAS DIGITALES II/Practica2/circuitocontrol.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550179041401 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1550179041401 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CircuitoControl CircuitoControl:CircuitoControl_i " "Elaborating entity \"CircuitoControl\" for hierarchy \"CircuitoControl:CircuitoControl_i\"" {  } { { "transmisorserie.vhd" "CircuitoControl_i" { Text "C:/Users/Maroa/Documents/ICAI/Sistemas Digitales/SISTEMAS DIGITALES II/Practica2/transmisorserie.vhd" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550179041405 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "contador_M10 circuitocontrol.vhd(91) " "VHDL Process Statement warning at circuitocontrol.vhd(91): signal \"contador_M10\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "circuitocontrol.vhd" "" { Text "C:/Users/Maroa/Documents/ICAI/Sistemas Digitales/SISTEMAS DIGITALES II/Practica2/circuitocontrol.vhd" 91 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1550179041407 "|TransmisorSerie|CircuitoControl:CircuitoControl_i"}
{ "Warning" "WSGN_SEARCH_FILE" "regparser.vhd 2 1 " "Using design file regparser.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegParSer-behavioral " "Found design unit 1: RegParSer-behavioral" {  } { { "regparser.vhd" "" { Text "C:/Users/Maroa/Documents/ICAI/Sistemas Digitales/SISTEMAS DIGITALES II/Practica2/regparser.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550179041448 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegParSer " "Found entity 1: RegParSer" {  } { { "regparser.vhd" "" { Text "C:/Users/Maroa/Documents/ICAI/Sistemas Digitales/SISTEMAS DIGITALES II/Practica2/regparser.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550179041448 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1550179041448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegParSer RegParSer:RegParSer_i " "Elaborating entity \"RegParSer\" for hierarchy \"RegParSer:RegParSer_i\"" {  } { { "transmisorserie.vhd" "RegParSer_i" { Text "C:/Users/Maroa/Documents/ICAI/Sistemas Digitales/SISTEMAS DIGITALES II/Practica2/transmisorserie.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550179041453 ""}
{ "Warning" "WSGN_SEARCH_FILE" "temporizadorunbit.vhd 2 1 " "Using design file temporizadorunbit.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TemporizadorUnBit-behavioral " "Found design unit 1: TemporizadorUnBit-behavioral" {  } { { "temporizadorunbit.vhd" "" { Text "C:/Users/Maroa/Documents/ICAI/Sistemas Digitales/SISTEMAS DIGITALES II/Practica2/temporizadorunbit.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550179041501 ""} { "Info" "ISGN_ENTITY_NAME" "1 TemporizadorUnBit " "Found entity 1: TemporizadorUnBit" {  } { { "temporizadorunbit.vhd" "" { Text "C:/Users/Maroa/Documents/ICAI/Sistemas Digitales/SISTEMAS DIGITALES II/Practica2/temporizadorunbit.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550179041501 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1550179041501 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TemporizadorUnBit TemporizadorUnBit:TemporizadorUnBit_i " "Elaborating entity \"TemporizadorUnBit\" for hierarchy \"TemporizadorUnBit:TemporizadorUnBit_i\"" {  } { { "transmisorserie.vhd" "TemporizadorUnBit_i" { Text "C:/Users/Maroa/Documents/ICAI/Sistemas Digitales/SISTEMAS DIGITALES II/Practica2/transmisorserie.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550179041505 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ContadorM10 ContadorM10:ContadorM10_i " "Elaborating entity \"ContadorM10\" for hierarchy \"ContadorM10:ContadorM10_i\"" {  } { { "transmisorserie.vhd" "ContadorM10_i" { Text "C:/Users/Maroa/Documents/ICAI/Sistemas Digitales/SISTEMAS DIGITALES II/Practica2/transmisorserie.vhd" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550179041512 ""}
{ "Warning" "WSGN_SEARCH_FILE" "generabitparidad.vhd 2 1 " "Using design file generabitparidad.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 GeneraBitParidad-behavioral " "Found design unit 1: GeneraBitParidad-behavioral" {  } { { "generabitparidad.vhd" "" { Text "C:/Users/Maroa/Documents/ICAI/Sistemas Digitales/SISTEMAS DIGITALES II/Practica2/generabitparidad.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550179041559 ""} { "Info" "ISGN_ENTITY_NAME" "1 GeneraBitParidad " "Found entity 1: GeneraBitParidad" {  } { { "generabitparidad.vhd" "" { Text "C:/Users/Maroa/Documents/ICAI/Sistemas Digitales/SISTEMAS DIGITALES II/Practica2/generabitparidad.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550179041559 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1550179041559 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "GeneraBitParidad GeneraBitParidad:GeneraBitParidad_i " "Elaborating entity \"GeneraBitParidad\" for hierarchy \"GeneraBitParidad:GeneraBitParidad_i\"" {  } { { "transmisorserie.vhd" "GeneraBitParidad_i" { Text "C:/Users/Maroa/Documents/ICAI/Sistemas Digitales/SISTEMAS DIGITALES II/Practica2/transmisorserie.vhd" 134 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550179041565 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mux3a1.vhd 2 1 " "Using design file mux3a1.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Mux3a1-behavioral " "Found design unit 1: Mux3a1-behavioral" {  } { { "mux3a1.vhd" "" { Text "C:/Users/Maroa/Documents/ICAI/Sistemas Digitales/SISTEMAS DIGITALES II/Practica2/mux3a1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550179041612 ""} { "Info" "ISGN_ENTITY_NAME" "1 Mux3a1 " "Found entity 1: Mux3a1" {  } { { "mux3a1.vhd" "" { Text "C:/Users/Maroa/Documents/ICAI/Sistemas Digitales/SISTEMAS DIGITALES II/Practica2/mux3a1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1550179041612 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1550179041612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux3a1 Mux3a1:Mux3a1_i " "Elaborating entity \"Mux3a1\" for hierarchy \"Mux3a1:Mux3a1_i\"" {  } { { "transmisorserie.vhd" "Mux3a1_i" { Text "C:/Users/Maroa/Documents/ICAI/Sistemas Digitales/SISTEMAS DIGITALES II/Practica2/transmisorserie.vhd" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1550179041617 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "generabitparidad.vhd" "" { Text "C:/Users/Maroa/Documents/ICAI/Sistemas Digitales/SISTEMAS DIGITALES II/Practica2/generabitparidad.vhd" 17 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1550179042239 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1550179042239 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1550179042336 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1550179042621 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1550179042621 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "69 " "Implemented 69 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1550179042744 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1550179042744 ""} { "Info" "ICUT_CUT_TM_LCELLS" "57 " "Implemented 57 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1550179042744 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1550179042744 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 10 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4666 " "Peak virtual memory: 4666 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1550179042796 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Feb 14 22:17:22 2019 " "Processing ended: Thu Feb 14 22:17:22 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1550179042796 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1550179042796 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1550179042796 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1550179042796 ""}
