Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 43f55efd69aa4e918038648ffa5e146b --incr --debug typical --relax --mt 8 -L xil_defaultlib -L axi_infrastructure_v1_1_0 -L smartconnect_v1_0 -L axi_protocol_checker_v2_0_1 -L axi_vip_v1_1_1 -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot TB_MemorEDF_behav xil_defaultlib.TB_MemorEDF xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port m00_axi_awuser [/home/denis/github/MemorEDF/rtl/MemorEDF/MemorEDF.ip_user_files/bd/design_1/ip/design_1_porttoportmapping_v1_0_0_0/sim/design_1_porttoportmapping_v1_0_0_0.v:395]
WARNING: [VRFC 10-278] actual bit length 1 differs from formal bit length 2 for port m00_axi_aruser [/home/denis/github/MemorEDF/rtl/MemorEDF/MemorEDF.ip_user_files/bd/design_1/ip/design_1_porttoportmapping_v1_0_0_0/sim/design_1_porttoportmapping_v1_0_0_0.v:416]
WARNING: [VRFC 10-1783] select index 16 into byte_ram is out of bounds [/home/denis/github/MemorEDF/rtl/MemorEDF/MemorEDF.ip_user_files/bd/design_1/ipshared/e5b5/src/ConfigurationPort.sv:591]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Packetizer(C_S_AXI_ID_WIDTH=16,C...
Compiling module xil_defaultlib.Packetizer(C_S_AXI_ID_WIDTH=16,C...
Compiling module xil_defaultlib.ConfigurationPort(C_S_AXI_ID_WID...
Compiling module xil_defaultlib.Serializer(C_M_AXI_ADDR_WIDTH=40...
Compiling module xil_defaultlib.Dispatcher(OUTPUTS=2,INPUT_SIZE=...
Compiling module xil_defaultlib.Queue(DATA_SIZE=678,QUEUE_LENGTH...
Compiling module xil_defaultlib.Selector(INPUT_SIZE=678)
Compiling module xil_defaultlib.Selector(INPUTS=32'sb0111,INPUT_...
Compiling module xil_defaultlib.Combinatorial_Selector(INPUTS=32...
Compiling module xil_defaultlib.TDMA
Compiling module xil_defaultlib.EDF_default
Compiling module xil_defaultlib.MaxSelector(VALUE_SIZE=2)
Compiling module xil_defaultlib.FP_default
Compiling module xil_defaultlib.Combinatorial_FP_default
Compiling module xil_defaultlib.MemGuard(REGISTER_SIZE=32)
Compiling module xil_defaultlib.MaxSelector(VALUE_SIZE=2,DISCRIM...
Compiling module xil_defaultlib.Combinatorial_FP(PRIORITY_SIZE=2...
Compiling module xil_defaultlib.LFSR16_default
Compiling module xil_defaultlib.Gallois16_default
Compiling module xil_defaultlib.MaxSelector(VALUE_SIZE=2,DISCRIM...
Compiling module xil_defaultlib.Combinatorial_FP(PRIORITY_SIZE=3...
Compiling module xil_defaultlib.Aging
Compiling module xil_defaultlib.Combinatorial_Dispatcher(INPUT_S...
Compiling module xil_defaultlib.Scheduler(TDMA_ENABLED=32'sb01,E...
Compiling module xil_defaultlib.NonAXIDomain(DATA_SIZE=678,TDMA_...
Compiling module xil_defaultlib.MemorEDF(CONFIGURATION_PORT_ENAB...
Compiling module xil_defaultlib.design_1_MemorEDF_0_0
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_1.axi_vip_v1_1_1_top(C_AXI_INTERFA...
Compiling module xil_defaultlib.design_1_axi_vip_0_0
Compiling module xilinx_vip.axi_vip_if(C_AXI_ADDR_WIDTH=40,C...
Compiling module axi_vip_v1_1_1.axi_vip_v1_1_1_top(C_AXI_INTERFA...
Compiling module xil_defaultlib.design_1_axi_vip_1_0
Compiling module xil_defaultlib.design_1_axi_vip_0_2
Compiling module xil_defaultlib.design_1_axi_vip_2_0
Compiling module xil_defaultlib.porttoportmapping_v1_0(C_S00_AXI...
Compiling module xil_defaultlib.design_1_porttoportmapping_v1_0_...
Compiling module xil_defaultlib.design_1
Compiling module xil_defaultlib.design_1_wrapper
Compiling module xil_defaultlib.TB_MemorEDF
Compiling module xil_defaultlib.glbl
Compiling package xilinx_vip.axi_vip_pkg
Compiling package xilinx_vip.xil_common_vip_pkg
Compiling package std.std
Built simulation snapshot TB_MemorEDF_behav
