
---------- Begin Simulation Statistics ----------
simSeconds                                   0.510159                       # Number of seconds simulated (Second)
simTicks                                 510158827500                       # Number of ticks simulated (Tick)
finalTick                                5098610196000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                  43778.10                       # Real time elapsed on the host (Second)
hostTickRate                                 11653290                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    4394712                       # Number of bytes of host memory used (Byte)
simInsts                                   4274065917                       # Number of instructions simulated (Count)
simOps                                     6184299930                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    97630                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     141265                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu0.exec_context.thread_0.numOps            0                       # Number of ops (including micro ops) committed (Count)
system.cpu0.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.cpu0.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu0.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu0.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu0.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu0.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu0.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu0.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.cpu0.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.cpu0.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu0.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu0.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu0.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu0.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu0.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu0.exec_context.thread_0.numMiscRegReads            0                       # Number of times the Misc registers were read (Count)
system.cpu0.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu0.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu0.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu0.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu0.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu0.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu0.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.cpu0.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.cpu0.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu0.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5098610196000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5098610196000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::OFF 510164692000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu1.exec_context.thread_0.numOps            0                       # Number of ops (including micro ops) committed (Count)
system.cpu1.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.cpu1.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu1.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu1.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu1.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu1.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu1.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu1.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.cpu1.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.cpu1.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu1.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu1.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu1.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu1.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu1.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu1.exec_context.thread_0.numMiscRegReads            0                       # Number of times the Misc registers were read (Count)
system.cpu1.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu1.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu1.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu1.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu1.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu1.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu1.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu1.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu1.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu1.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5098610196000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5098610196000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::OFF 510164692000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu2.exec_context.thread_0.numOps            0                       # Number of ops (including micro ops) committed (Count)
system.cpu2.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.cpu2.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu2.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu2.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu2.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu2.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu2.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu2.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu2.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.cpu2.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.cpu2.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu2.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu2.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu2.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu2.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu2.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu2.exec_context.thread_0.numMiscRegReads            0                       # Number of times the Misc registers were read (Count)
system.cpu2.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu2.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu2.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu2.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu2.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu2.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu2.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu2.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu2.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu2.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5098610196000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5098610196000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::OFF 510164692000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu3.exec_context.thread_0.numOps            0                       # Number of ops (including micro ops) committed (Count)
system.cpu3.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.cpu3.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu3.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu3.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu3.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu3.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu3.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu3.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu3.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.cpu3.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.cpu3.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu3.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu3.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu3.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu3.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu3.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu3.exec_context.thread_0.numMiscRegReads            0                       # Number of times the Misc registers were read (Count)
system.cpu3.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu3.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu3.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu3.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu3.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu3.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu3.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.cpu3.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.cpu3.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu3.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5098610196000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5098610196000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::OFF 510164692000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.transDist::ReadReq                   962                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                  962                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                 4145                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp                4145                       # Transaction distribution (Count)
system.iobus.pktCount_system.pc.south_bridge.io_apic.int_request::system.ruby.l1_cntrl1.sequencer.pio-response-port          426                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pc.south_bridge.io_apic.int_request::total          426                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.pc.com_1.pio           34                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port         1588                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port           66                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port           20                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port           62                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl0.sequencer.mem-request-port::total         1770                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.pc.south_bridge.ide.pio           60                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.pc.com_1.pio         1630                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port          138                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port         2084                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port          142                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port          148                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::total         4202                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port           44                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port           42                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port         1578                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port           40                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::total         1704                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.pc.south_bridge.ide.pio          170                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port          102                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port          112                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port           88                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port         1640                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::total         2112                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                    10214                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.pc.south_bridge.io_apic.int_request::system.ruby.l1_cntrl1.sequencer.pio-response-port          852                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pc.south_bridge.io_apic.int_request::total          852                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.pc.com_1.pio           17                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port         3176                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port          132                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port           40                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port          124                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl0.sequencer.mem-request-port::total         3489                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.pc.south_bridge.ide.pio           30                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.pc.com_1.pio          815                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port          276                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port         4168                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port          284                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port          296                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::total         5869                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port           88                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port           84                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port         3156                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port           80                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::total         3408                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.pc.south_bridge.ide.pio          100                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port          204                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port          224                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port          176                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port         3280                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::total         3984                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                     17602                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 5098610196000                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer15.occupancy             2083000                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer15.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer16.occupancy             2964451                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer16.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer17.occupancy             2030384                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer17.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer18.occupancy             2059890                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer2.occupancy               214500                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer9.occupancy              1423500                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer9.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.respLayer0.occupancy              226495                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer3.occupancy             1328500                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer5.occupancy             3370500                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer5.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer7.occupancy             1297000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer7.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer9.occupancy             1542500                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer9.utilization               0.0                       # Layer utilization (Ratio)
system.mem_ctrls.avgPriority_ruby.dir_cntrl0::samples   2256958.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.033121724500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        45876                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        45876                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             3693709                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             693733                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     1521696                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     737647                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   1521696                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   737647                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                   2384                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     1                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.40                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.68                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                      1857                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               1521696                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               737647                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                 1109432                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  275613                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                   78137                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                   29580                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                   12930                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                    6662                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                    3729                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                    2144                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                     779                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                     227                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                     48                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                     19                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      7                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                    838                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                    941                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                  29319                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  41920                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  45414                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                  46454                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                  46833                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                  47114                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                  47181                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                  47267                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                  47330                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                  47233                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                  47331                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                  47311                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                  47411                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                  47606                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                  47320                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                  47120                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                   1095                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                    377                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                    144                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                    113                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                     82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                     79                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                     74                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                     84                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                     72                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                     76                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                     72                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                     86                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                     74                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                     77                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                     77                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                     80                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                     72                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                     76                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                     73                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                     82                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                     73                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                     75                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                     78                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                     78                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                     70                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                     76                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                     79                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                     79                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                     74                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                     81                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                   1960                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        45876                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      33.121719                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     63.075953                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-511         45867     99.98%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-1023            4      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-1535            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2048-2559            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2560-3071            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::7680-8191            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         45876                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        45876                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.078429                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.062438                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.066506                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16-17         44881     97.83%     97.83% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18-19           873      1.90%     99.73% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20-21            66      0.14%     99.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22-23            10      0.02%     99.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24-25             6      0.01%     99.91% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::26-27             3      0.01%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28-29             4      0.01%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::30-31             6      0.01%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32-33             3      0.01%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::34-35             1      0.00%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::36-37             1      0.00%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::38-39             1      0.00%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::42-43             1      0.00%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::44-45             2      0.00%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::48-49             3      0.01%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::64-65            13      0.03%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::66-67             1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::68-69             1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         45876                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                  152576                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                97388544                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             47209408                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              190898478.57234228                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              92538647.68222599                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  510158831500                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     225799.64                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::ruby.dir_cntrl0     97235968                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::ruby.dir_cntrl0     47207296                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::ruby.dir_cntrl0 190599403.084914773703                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::ruby.dir_cntrl0 92534507.795025855303                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::ruby.dir_cntrl0      1521696                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::ruby.dir_cntrl0       737647                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::ruby.dir_cntrl0  63951849000                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::ruby.dir_cntrl0 12485924203750                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::ruby.dir_cntrl0     42026.69                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::ruby.dir_cntrl0  16926692.85                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::ruby.dir_cntrl0     97388544                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total       97388544                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::ruby.dir_cntrl0     47209408                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     47209408                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::ruby.dir_cntrl0      1521696                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         1521696                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::ruby.dir_cntrl0       737647                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         737647                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::ruby.dir_cntrl0    190898479                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         190898479                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::ruby.dir_cntrl0     92538648                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         92538648                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::ruby.dir_cntrl0    283437126                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        283437126                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              1519312                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              737614                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        93897                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1        97263                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        83977                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        91118                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        93416                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5        95116                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6        95129                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        90574                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        92148                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        92235                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10       103759                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11        96492                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12       102543                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        94404                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14        96635                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15       100606                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        46589                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        47672                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        41552                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        44293                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        46093                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        46627                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        44353                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        42795                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        43738                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        45999                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        49067                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        46778                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        48068                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        49021                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        46132                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        48837                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             35464749000                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            7596560000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        63951849000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                23342.64                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           42092.64                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              914557                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             237077                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            60.20                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           32.14                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples      1105299                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   130.683625                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    97.751235                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   150.109853                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127       685955     62.06%     62.06% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255       290968     26.32%     88.39% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        65170      5.90%     94.28% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511        23826      2.16%     96.44% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639        11871      1.07%     97.51% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         6714      0.61%     98.12% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         4773      0.43%     98.55% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         3723      0.34%     98.89% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        12299      1.11%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total      1105299                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead              97235968                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten           47207296                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              190.599403                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               92.534508                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    2.21                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                1.49                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.72                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               51.03                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 5098610196000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy      3800293560                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy      2019896340                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy     5288005380                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy    1879064280                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 40271827440.000008                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy  86137640190                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 123366274560                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  262763001750                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   515.061168                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 319782023000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF  17035460000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 173347191000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy      4092362400                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy      2175119430                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy     5561603040                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy    1971280800                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 40271827440.000008                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy  85941243270                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 123531661440                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  263545097820                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   516.594213                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 320233445000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF  17035460000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 172895768500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 5098610196000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.bad_addr.power_state.pwrStateResidencyTicks::UNDEFINED 5098610196000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 5098610196000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.default_bus.power_state.pwrStateResidencyTicks::UNDEFINED 5098610196000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.empty_isa.power_state.pwrStateResidencyTicks::UNDEFINED 5098610196000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 5098610196000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 5098610196000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 5098610196000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 5098610196000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 5098610196000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 5098610196000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 5098610196000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadFullPages            0                       # Number of full page size DMA reads (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadBytes            0                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadTxs            0                       # Number of DMA read transactions (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteFullPages           78                       # Number of full page size DMA writes. (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteBytes       319488                       # Number of bytes transfered via DMA writes. (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteTxs           78                       # Number of DMA write transactions. (Count)
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 5098610196000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 5098610196000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 5098610196000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 5098610196000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 5098610196000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 5098610196000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 5098610196000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.delayHistogram::bucket_size            16                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::max_bucket            159                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::samples          63571986                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::mean             1.280107                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::stdev            3.288597                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram               |    63062487     99.20%     99.20% |      488720      0.77%     99.97% |       18746      0.03%    100.00% |        1816      0.00%    100.00% |         192      0.00%    100.00% |          23      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::total            63571986                       # delay histogram for all message (Unspecified)
system.ruby.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::samples   2259618652                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::mean      1.438336                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::gmean     1.307383                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::stdev     0.735210                       (Unspecified)
system.ruby.m_outstandReqHistSeqr        |  1523726325     67.43%     67.43% |   694050148     30.72%     98.15% |    39625715      1.75%     99.90% |     1748917      0.08%     99.98% |      337017      0.01%     99.99% |       78767      0.00%    100.00% |       25094      0.00%    100.00% |       20388      0.00%    100.00% |        6281      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_outstandReqHistSeqr::total   2259618652                       (Unspecified)
system.ruby.m_latencyHistSeqr::bucket_size          256                       (Unspecified)
system.ruby.m_latencyHistSeqr::max_bucket         2559                       (Unspecified)
system.ruby.m_latencyHistSeqr::samples     2299071407                       (Unspecified)
system.ruby.m_latencyHistSeqr::mean          1.295362                       (Unspecified)
system.ruby.m_latencyHistSeqr::gmean         1.033402                       (Unspecified)
system.ruby.m_latencyHistSeqr::stdev         5.782470                       (Unspecified)
system.ruby.m_latencyHistSeqr            |  2298940419     99.99%     99.99% |       88382      0.00%    100.00% |       36854      0.00%    100.00% |        4089      0.00%    100.00% |        1348      0.00%    100.00% |         256      0.00%    100.00% |          54      0.00%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_latencyHistSeqr::total       2299071407                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::bucket_size          128                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::max_bucket         1279                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::samples   2286342189                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::mean       1.018093                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::gmean      1.012471                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::stdev      0.201936                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr         |  2286341483    100.00%    100.00% |         612      0.00%    100.00% |          32      0.00%    100.00% |          39      0.00%    100.00% |          15      0.00%    100.00% |           7      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_hitLatencyHistSeqr::total    2286342189                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::bucket_size          256                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::max_bucket         2559                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::samples     12729218                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::mean     51.096642                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::gmean    40.777921                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::stdev    59.480030                       (Unspecified)
system.ruby.m_missLatencyHistSeqr        |    12598324     98.97%     98.97% |       88311      0.69%     99.67% |       36832      0.29%     99.95% |        4088      0.03%     99.99% |        1348      0.01%    100.00% |         256      0.00%    100.00% |          54      0.00%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_missLatencyHistSeqr::total     12729218                       (Unspecified)
system.ruby.delayVCHist.vnet_0::bucket_size           16                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::max_bucket          159                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::samples      35887924                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::mean         1.946129                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::stdev        3.864010                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0           |    35490384     98.89%     98.89% |      382216      1.07%     99.96% |       13714      0.04%    100.00% |        1446      0.00%    100.00% |         145      0.00%    100.00% |          17      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::total        35887924                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_1::bucket_size           16                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::max_bucket          159                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::samples      27488952                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::mean         0.419664                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::stdev        2.046292                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1           |    27376993     99.59%     99.59% |      106504      0.39%     99.98% |        5032      0.02%    100.00% |         370      0.00%    100.00% |          47      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::total        27488952                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_2::bucket_size            1                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::max_bucket            9                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::samples        195110                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::mean         0.001548                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::stdev        0.055618                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2           |      194959     99.92%     99.92% |           0      0.00%     99.92% |         151      0.08%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::total          195110                       # delay histogram for vnet_2 (Unspecified)
system.ruby.Directory_Controller.Fetch        1521645      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.Data          732655      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.Memory_Data      1521697      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.Memory_Ack       737647      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.DMA_READ           61      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.DMA_WRITE         4992      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.CleanReplacement       756463      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.I.Fetch      1521645      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.I.DMA_READ           51      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.I.DMA_WRITE         4992      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.ID.Memory_Data           51      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.ID_W.Memory_Ack         4992      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.M.Data        732645      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.M.DMA_READ           10      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.M.CleanReplacement       756463      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.IM.Memory_Data      1521646      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.MI.Memory_Ack       732645      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.M_DRD.Data           10      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.M_DRDI.Memory_Ack           10      0.00%      0.00% (Unspecified)
system.ruby.DMA_Controller.ReadRequest   |          61    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.ReadRequest::total           61                       (Unspecified)
system.ruby.DMA_Controller.WriteRequest  |        4992    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.WriteRequest::total         4992                       (Unspecified)
system.ruby.DMA_Controller.Data          |          61    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.Data::total             61                       (Unspecified)
system.ruby.DMA_Controller.Ack           |        4992    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.Ack::total            4992                       (Unspecified)
system.ruby.DMA_Controller.READY.ReadRequest |          61    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.READY.ReadRequest::total           61                       (Unspecified)
system.ruby.DMA_Controller.READY.WriteRequest |        4992    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.READY.WriteRequest::total         4992                       (Unspecified)
system.ruby.DMA_Controller.BUSY_RD.Data  |          61    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.BUSY_RD.Data::total           61                       (Unspecified)
system.ruby.DMA_Controller.BUSY_WR.Ack   |        4992    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.BUSY_WR.Ack::total         4992                       (Unspecified)
system.ruby.L1Cache_Controller.Load      |   319929315     28.10%     28.10% |   237174265     20.83%     48.93% |   225811696     19.83%     68.76% |   355668790     31.24%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Load::total   1138584066                       (Unspecified)
system.ruby.L1Cache_Controller.Ifetch    |   175777954     27.64%     27.64% |   134852075     21.21%     48.85% |   126563909     19.90%     68.75% |   198713228     31.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Ifetch::total    635907166                       (Unspecified)
system.ruby.L1Cache_Controller.Store     |   142429277     27.15%     27.15% |   102622109     19.56%     46.71% |   121882082     23.23%     69.95% |   157651671     30.05%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Store::total    524585139                       (Unspecified)
system.ruby.L1Cache_Controller.Inv       |       36314     20.81%     20.81% |       43370     24.86%     45.67% |       56170     32.20%     77.87% |       38610     22.13%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Inv::total       174464                       (Unspecified)
system.ruby.L1Cache_Controller.L1_Replacement |     3211262     25.31%     25.31% |     2917311     23.00%     48.31% |     2389709     18.84%     67.15% |     4167221     32.85%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.L1_Replacement::total     12685503                       (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETX  |         356     14.87%     14.87% |         679     28.36%     43.23% |         724     30.24%     73.48% |         635     26.52%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETX::total         2394                       (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETS  |        5398     29.57%     29.57% |        5162     28.28%     57.86% |        3367     18.45%     76.30% |        4325     23.70%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETS::total        18252                       (Unspecified)
system.ruby.L1Cache_Controller.Data_Exclusive |     1197412     22.13%     22.13% |     1293139     23.90%     46.03% |      960003     17.74%     63.78% |     1959748     36.22%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data_Exclusive::total      5410302                       (Unspecified)
system.ruby.L1Cache_Controller.DataS_fromL1 |        4283     23.47%     23.47% |        4930     27.01%     50.48% |        2836     15.54%     66.01% |        6203     33.99%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.DataS_fromL1::total        18252                       (Unspecified)
system.ruby.L1Cache_Controller.Data_all_Acks |     2018829     27.68%     27.68% |     1628564     22.33%     50.02% |     1435924     19.69%     69.71% |     2208978     30.29%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data_all_Acks::total      7292295                       (Unspecified)
system.ruby.L1Cache_Controller.Ack       |        7954     52.75%     52.75% |        2780     18.44%     71.18% |        1942     12.88%     84.06% |        2404     15.94%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Ack::total        15080                       (Unspecified)
system.ruby.L1Cache_Controller.Ack_all   |        2740     32.74%     32.74% |        2215     26.47%     59.21% |        1453     17.36%     76.57% |        1961     23.43%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Ack_all::total         8369                       (Unspecified)
system.ruby.L1Cache_Controller.WB_Ack    |     2943970     25.48%     25.48% |     2631358     22.77%     48.25% |     2125660     18.39%     66.64% |     3855257     33.36%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.WB_Ack::total     11556245                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Load   |     1286130     22.25%     22.25% |     1374207     23.78%     46.03% |     1030370     17.83%     63.86% |     2088936     36.14%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Load::total      5779643                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Ifetch |      175333     23.50%     23.50% |      201387     26.99%     50.49% |      189283     25.37%     75.86% |      180125     24.14%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Ifetch::total       746128                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Store  |     1750811     28.41%     28.41% |     1342619     21.78%     50.19% |     1170936     19.00%     69.19% |     1899153     30.81%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Store::total      6163519                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Inv    |       24141     19.46%     19.46% |       30260     24.40%     43.86% |       41567     33.51%     77.38% |       28058     22.62%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Inv::total       124026                       (Unspecified)
system.ruby.L1Cache_Controller.I.Load    |        1501     17.54%     17.54% |        2637     30.81%     48.34% |        2788     32.57%     80.91% |        1634     19.09%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Load::total         8560                       (Unspecified)
system.ruby.L1Cache_Controller.I.Ifetch  |        6316     30.11%     30.11% |        5283     25.18%     55.29% |        4714     22.47%     77.76% |        4665     22.24%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Ifetch::total        20978                       (Unspecified)
system.ruby.L1Cache_Controller.I.Store   |         432     21.42%     21.42% |         498     24.69%     46.11% |         671     33.27%     79.38% |         416     20.62%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Store::total         2017                       (Unspecified)
system.ruby.L1Cache_Controller.I.L1_Replacement |        4251     20.07%     20.07% |        5352     25.27%     45.34% |        7152     33.77%     79.11% |        4425     20.89%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.L1_Replacement::total        21180                       (Unspecified)
system.ruby.L1Cache_Controller.S.Load    |     4215883     16.81%     16.81% |     6275028     25.02%     41.83% |     4712454     18.79%     60.62% |     9874473     39.38%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Load::total     25077838                       (Unspecified)
system.ruby.L1Cache_Controller.S.Ifetch  |   175596301     27.65%     27.65% |   134645404     21.20%     48.85% |   126369904     19.90%     68.74% |   198528436     31.26%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Ifetch::total    635140045                       (Unspecified)
system.ruby.L1Cache_Controller.S.Store   |        2741     32.74%     32.74% |        2215     26.46%     59.20% |        1454     17.37%     76.57% |        1961     23.43%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Store::total         8371                       (Unspecified)
system.ruby.L1Cache_Controller.S.Inv     |       10760     24.32%     24.32% |       12052     27.24%     51.57% |       11657     26.35%     77.92% |        9769     22.08%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Inv::total        44238                       (Unspecified)
system.ruby.L1Cache_Controller.S.L1_Replacement |      263029     23.74%     23.74% |      280580     25.32%     49.06% |      256895     23.19%     72.25% |      307508     27.75%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.L1_Replacement::total      1108012                       (Unspecified)
system.ruby.L1Cache_Controller.E.Load    |    40927484     23.56%     23.56% |    35357048     20.35%     43.92% |    40249000     23.17%     67.09% |    57174552     32.91%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Load::total    173708084                       (Unspecified)
system.ruby.L1Cache_Controller.E.Store   |      158841     14.44%     14.44% |      322424     29.32%     43.76% |      175812     15.99%     59.75% |      442694     40.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Store::total      1099771                       (Unspecified)
system.ruby.L1Cache_Controller.E.Inv     |         418     20.07%     20.07% |         336     16.13%     36.20% |        1080     51.85%     88.05% |         249     11.95%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Inv::total         2083                       (Unspecified)
system.ruby.L1Cache_Controller.E.L1_Replacement |     1035480     24.09%     24.09% |      967140     22.50%     46.60% |      781214     18.18%     64.77% |     1514036     35.23%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.L1_Replacement::total      4297870                       (Unspecified)
system.ruby.L1Cache_Controller.E.Fwd_GETX |          35     11.71%     11.71% |          77     25.75%     37.46% |         147     49.16%     86.62% |          40     13.38%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Fwd_GETX::total          299                       (Unspecified)
system.ruby.L1Cache_Controller.E.Fwd_GETS |        2541     25.72%     25.72% |        3105     31.42%     57.14% |        1572     15.91%     73.05% |        2663     26.95%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Fwd_GETS::total         9881                       (Unspecified)
system.ruby.L1Cache_Controller.M.Load    |   273497608     29.28%     29.28% |   194163671     20.79%     50.07% |   179816490     19.25%     69.32% |   286527246     30.68%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Load::total    934005015                       (Unspecified)
system.ruby.L1Cache_Controller.M.Store   |   140516447     27.16%     27.16% |   100954345     19.52%     46.68% |   120533203     23.30%     69.98% |   155307441     30.02%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Store::total    517311436                       (Unspecified)
system.ruby.L1Cache_Controller.M.Inv     |         994     24.16%     24.16% |         722     17.55%     41.71% |        1864     45.31%     87.02% |         534     12.98%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Inv::total         4114                       (Unspecified)
system.ruby.L1Cache_Controller.M.L1_Replacement |     1908490     26.29%     26.29% |     1664218     22.93%     49.22% |     1344446     18.52%     67.74% |     2341221     32.26%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.L1_Replacement::total      7258375                       (Unspecified)
system.ruby.L1Cache_Controller.M.Fwd_GETX |         321     15.33%     15.33% |         602     28.75%     44.08% |         576     27.51%     71.59% |         595     28.41%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Fwd_GETX::total         2094                       (Unspecified)
system.ruby.L1Cache_Controller.M.Fwd_GETS |        2857     34.13%     34.13% |        2057     24.58%     58.71% |        1794     21.43%     80.14% |        1662     19.86%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Fwd_GETS::total         8370                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Inv    |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Inv::total            1                       (Unspecified)
system.ruby.L1Cache_Controller.IS.L1_Replacement |           8     13.11%     13.11% |          21     34.43%     47.54% |           2      3.28%     50.82% |          30     49.18%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.L1_Replacement::total           61                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_Exclusive |     1197412     22.13%     22.13% |     1293139     23.90%     46.03% |      960003     17.74%     63.78% |     1959748     36.22%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total      5410302                       (Unspecified)
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |        4283     23.47%     23.47% |        4930     27.01%     50.48% |        2836     15.54%     66.01% |        6203     33.99%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total        18252                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_all_Acks |      267585     23.75%     23.75% |      285446     25.33%     49.08% |      264315     23.46%     72.54% |      309409     27.46%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total      1126755                       (Unspecified)
system.ruby.L1Cache_Controller.IM.L1_Replacement |           4     80.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           1     20.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.L1_Replacement::total            5                       (Unspecified)
system.ruby.L1Cache_Controller.IM.Data_all_Acks |     1751244     28.40%     28.40% |     1343118     21.78%     50.19% |     1171608     19.00%     69.19% |     1899569     30.81%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total      6165539                       (Unspecified)
system.ruby.L1Cache_Controller.IM.Ack    |        3011     82.56%     82.56% |         245      6.72%     89.28% |         207      5.68%     94.95% |         184      5.05%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.Ack::total         3647                       (Unspecified)
system.ruby.L1Cache_Controller.SM.Inv    |           1     50.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM.Inv::total            2                       (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack    |        4943     43.23%     43.23% |        2535     22.17%     65.41% |        1735     15.18%     80.58% |        2220     19.42%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack::total        11433                       (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack_all |        2740     32.74%     32.74% |        2215     26.47%     59.21% |        1453     17.36%     76.57% |        1961     23.43%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack_all::total         8369                       (Unspecified)
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks::total            1                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Load  |         709     14.39%     14.39% |        1674     33.98%     48.38% |         594     12.06%     60.43% |        1949     39.57%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Load::total         4926                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Ifetch |           4     26.67%     26.67% |           1      6.67%     33.33% |           8     53.33%     86.67% |           2     13.33%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Ifetch::total           15                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Store |           5     20.00%     20.00% |           8     32.00%     52.00% |           6     24.00%     76.00% |           6     24.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Store::total           25                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Fwd_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Fwd_GETX::total            1                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Fwd_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Fwd_GETS::total            1                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.WB_Ack |     2943970     25.48%     25.48% |     2631358     22.77%     48.25% |     2125658     18.39%     66.64% |     3855257     33.36%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.WB_Ack::total     11556243                       (Unspecified)
system.ruby.L1Cache_Controller.SINK_WB_ACK.WB_Ack |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SINK_WB_ACK.WB_Ack::total            2                       (Unspecified)
system.ruby.L2Cache_Controller.L1_GET_INSTR       767309      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_GETS        5788874      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_GETX        6165618      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_UPGRADE         8372      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_PUTX       11556246      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_PUTX_old            1      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L2_Replacement       730044      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L2_Replacement_clean       759064      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Mem_Data       1521645      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Mem_Ack        1489118      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.WB_Data          12484      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.WB_Data_clean         9882      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Ack              60814      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Ack_all          94456      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Unblock          18252      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Exclusive_Unblock     11584210      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MEM_Inv             20      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR        88561      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETS       891838      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETX       541245      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR       677820      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETS       359387      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETX         1428      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_UPGRADE         8369      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_PUTX            1      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L2_Replacement          683      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean        91690      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GET_INSTR           31      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GETS      4518587      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GETX      5620472      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L2_Replacement       727420      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L2_Replacement_clean       663128      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_GETS        18252      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_GETX         2394      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_PUTX     11556243      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_PUTX_old            1      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L2_Replacement         1941      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean         4246      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.MEM_Inv           10      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M_I.L1_GET_INSTR          203      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M_I.L1_GETS          253      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M_I.L1_GETX           78      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M_I.Mem_Ack      1489118      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_I.WB_Data         1513      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_I.Ack_all          438      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_I.MEM_Inv           10      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MCT_I.WB_Data         2601      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MCT_I.Ack_all         1645      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.I_I.Ack          59978      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.I_I.Ack_all        91690      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.S_I.Ack            836      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.S_I.Ack_all          683      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.ISS.L1_GETS          124      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.ISS.Mem_Data       891715      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IS.L1_GET_INSTR          694      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IS.L1_GETS           15      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IS.Mem_Data        88685      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IM.Mem_Data       541245      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.L1_GETS          344      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE            2      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock         9797      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.L1_GETS           29      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.L1_GETX            1      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.L1_PUTX            1      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock     11574413      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS           44      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.L1_UPGRADE            1      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.L1_PUTX            1      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.WB_Data         8331      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean         9829      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.Unblock           92      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.WB_Data           39      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.WB_Data_clean           53      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_SB.L1_GETS            1      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_SB.Unblock        18160      0.00%      0.00% (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::samples   1138579141                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::mean     1.281120                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::gmean     1.019650                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::stdev     6.158990                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr |  1138493405     99.99%     99.99% |       64668      0.01%    100.00% |       19212      0.00%    100.00% |        1292      0.00%    100.00% |         508      0.00%    100.00% |          50      0.00%    100.00% |           5      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::total   1138579141                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::samples   1132790937                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::mean     1.000586                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::gmean     1.000406                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::stdev     0.024197                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |  1132127284     99.94%     99.94% |      663652      0.06%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::total   1132790937                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::samples      5788204                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::mean    56.183653                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::gmean    42.447568                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::stdev    66.572562                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr |     5702468     98.52%     98.52% |       64668      1.12%     99.64% |       19212      0.33%     99.97% |        1292      0.02%     99.99% |         508      0.01%    100.00% |          50      0.00%    100.00% |           5      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::total      5788204                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::samples    479736511                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::mean     1.659400                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::gmean     1.105235                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::stdev     7.764743                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr |   479699723     99.99%     99.99% |       17389      0.00%    100.00% |       15708      0.00%    100.00% |        2650      0.00%    100.00% |         787      0.00%    100.00% |         201      0.00%    100.00% |          49      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::total    479736511                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::samples    473601789                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::mean     1.077957                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::gmean     1.055182                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::stdev     0.347183                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr |   473601514    100.00%    100.00% |         229      0.00%    100.00% |          21      0.00%    100.00% |          15      0.00%    100.00% |           6      0.00%    100.00% |           3      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::total    473601789                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::samples      6134722                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::mean    46.546893                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::gmean    39.561862                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::stdev    51.618743                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr |     6097980     99.40%     99.40% |       17353      0.28%     99.68% |       15699      0.26%     99.94% |        2649      0.04%     99.98% |         787      0.01%    100.00% |         201      0.00%    100.00% |          49      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::total      6134722                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::samples    635907151                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::mean     1.057678                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::gmean     1.004407                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::stdev     2.606570                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr |   635899267    100.00%    100.00% |        5934      0.00%    100.00% |        1774      0.00%    100.00% |         126      0.00%    100.00% |          46      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::total    635907151                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::samples    635140045                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.000000                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.000000                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::stdev     0.000231                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |   635140011    100.00%    100.00% |          34      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::total    635140045                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::samples       767106                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::mean    48.813332                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::gmean    38.287806                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::stdev    57.869129                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr |      759222     98.97%     98.97% |        5934      0.77%     99.75% |        1774      0.23%     99.98% |         126      0.02%     99.99% |          46      0.01%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::total       767106                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::samples     44653438                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::mean     1.114981                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::gmean     1.058332                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::stdev     2.228515                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr |    44653055    100.00%    100.00% |         260      0.00%    100.00% |         100      0.00%    100.00% |          17      0.00%    100.00% |           5      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::total     44653438                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::samples     44628757                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.084737                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.056163                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     0.859991                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr |    44628326    100.00%    100.00% |         383      0.00%    100.00% |          11      0.00%    100.00% |          24      0.00%    100.00% |           9      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::total     44628757                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::samples        24681                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::mean    55.803817                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    43.197528                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    68.230776                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr |       24346     98.64%     98.64% |         225      0.91%     99.55% |          87      0.35%     99.91% |          17      0.07%     99.98% |           5      0.02%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::total        24681                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::samples        97583                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::mean     9.496224                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::gmean     1.742168                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::stdev    33.598280                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr |       95087     97.44%     97.44% |        2299      2.36%     99.80% |          69      0.07%     99.87% |          62      0.06%     99.93% |          42      0.04%     99.98% |          18      0.02%     99.99% |           4      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::total        97583                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size           16                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket          159                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::samples        83078                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::mean     1.003491                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::gmean     1.000200                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::stdev     0.561117                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr |       83074    100.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::total        83078                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::samples        14505                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::mean    58.138711                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::gmean    41.826074                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::stdev    69.380112                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr |       12009     82.79%     82.79% |        2299     15.85%     98.64% |          69      0.48%     99.12% |          62      0.43%     99.54% |          42      0.29%     99.83% |          18      0.12%     99.96% |           4      0.03%     99.99% |           0      0.00%     99.99% |           2      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::total        14505                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::samples        97583                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |       97583    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::total        97583                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::samples        97583                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |       97583    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::total        97583                       (Unspecified)
system.ruby.clk_domain.clock                      500                       # Clock period in ticks (Tick)
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 5098610196000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl0.requestToDir.m_msg_count      1526939                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.requestToDir.m_buf_msgs     0.000150                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.requestToMemory.m_msg_count      2259584                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.requestToMemory.m_buf_msgs     0.000274                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.requestToMemory.m_stall_time    266274500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl0.requestToMemory.m_avg_stall_time   117.842267                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl0.responseFromDir.m_msg_count      3016067                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseFromDir.m_buf_msgs     0.000296                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.responseFromMemory.m_msg_count      2259584                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseFromMemory.m_buf_msgs     0.000281                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.responseToDir.m_msg_count      1489118                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseToDir.m_buf_msgs     0.000146                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dma_cntrl0.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 5098610196000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dma_cntrl0.mandatoryQueue.m_msg_count         5053                       # Number of messages passed the buffer (Count)
system.ruby.dma_cntrl0.mandatoryQueue.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dma_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 5098610196000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dma_cntrl0.requestToDir.m_msg_count         5053                       # Number of messages passed the buffer (Count)
system.ruby.dma_cntrl0.requestToDir.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dma_cntrl0.responseFromDir.m_msg_count         5053                       # Number of messages passed the buffer (Count)
system.ruby.dma_cntrl0.responseFromDir.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.io_controller.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 5098610196000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.io_controller.power_state.pwrStateResidencyTicks::UNDEFINED 5098610196000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.fullyBusyCycles         5029097                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::samples      6217256                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::mean     0.285905                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::stdev     1.534306                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::0-7      6109341     98.26%     98.26% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::8-15        97916      1.57%     99.84% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::16-23         8541      0.14%     99.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::24-31         1110      0.02%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::32-39          282      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::40-47           49      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::48-55           10      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::56-63            5      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::64-71            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::total      6217256                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.L1Dcache.m_demand_hits    459316263                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl0.L1Dcache.m_demand_misses      3041615                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl0.L1Dcache.m_demand_accesses    462357878                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl0.L1Icache.m_demand_hits    175596301                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl0.L1Icache.m_demand_misses       181649                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl0.L1Icache.m_demand_accesses    175777950                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl0.mandatoryQueue.m_msg_count    638135828                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.mandatoryQueue.m_buf_msgs     0.062654                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.mandatoryQueue.m_stall_time    177705000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl0.mandatoryQueue.m_stall_count          730                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl0.mandatoryQueue.m_avg_stall_time     0.278475                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 5098610196000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl0.requestFromL1Cache.m_msg_count      6167234                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.requestFromL1Cache.m_buf_msgs     0.001210                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.requestToL1Cache.m_msg_count        42068                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.requestToL1Cache.m_buf_msgs     0.604370                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.responseFromL1Cache.m_msg_count        47466                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.responseFromL1Cache.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.responseToL1Cache.m_msg_count      6175188                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.responseToL1Cache.m_buf_msgs     0.000606                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 5098610196000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.unblockFromL1Cache.m_msg_count      2955679                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.unblockFromL1Cache.m_buf_msgs     0.000290                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.fullyBusyCycles         4185372                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::samples      5612197                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::mean     0.591345                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::stdev     2.490882                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::0-7      5429029     96.74%     96.74% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::8-15       145765      2.60%     99.33% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::16-23        29447      0.52%     99.86% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::24-31         6241      0.11%     99.97% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::32-39         1335      0.02%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::40-47          273      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::48-55           75      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::56-63           22      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::64-71            9      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::72-79            1      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::total      5612197                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.L1Dcache.m_demand_hits    337072858                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl1.L1Dcache.m_demand_misses      2722229                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl1.L1Dcache.m_demand_accesses    339795087                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl1.L1Icache.m_demand_hits    134645441                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl1.L1Icache.m_demand_misses       206718                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl1.L1Icache.m_demand_accesses    134852159                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl1.mandatoryQueue.m_msg_count    474647246                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.mandatoryQueue.m_buf_msgs     0.046626                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.mandatoryQueue.m_stall_time    172936500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl1.mandatoryQueue.m_stall_count         1704                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl1.mandatoryQueue.m_avg_stall_time     0.364347                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 5098610196000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl1.requestFromL1Cache.m_msg_count      5560305                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.requestFromL1Cache.m_buf_msgs     0.001091                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.requestToL1Cache.m_msg_count        49211                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.requestToL1Cache.m_buf_msgs     0.720523                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.responseFromL1Cache.m_msg_count        54373                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.responseFromL1Cache.m_buf_msgs     0.000011                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.responseToL1Cache.m_msg_count      5563085                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.responseToL1Cache.m_buf_msgs     0.000546                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 5098610196000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl1.unblockFromL1Cache.m_msg_count      2643454                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.unblockFromL1Cache.m_buf_msgs     0.000259                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.fullyBusyCycles         3257053                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::samples      4588079                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::mean     0.446377                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::stdev     2.042265                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::0-15      4570912     99.63%     99.63% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::16-31        16315      0.36%     99.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::32-47          756      0.02%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::48-63           82      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::64-79           10      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::80-95            4      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::total      4588079                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.L1Dcache.m_demand_hits    345487467                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl2.L1Dcache.m_demand_misses      2206307                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl2.L1Dcache.m_demand_accesses    347693774                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl2.L1Icache.m_demand_hits    126369997                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl2.L1Icache.m_demand_misses       194051                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl2.L1Icache.m_demand_accesses    126564048                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl2.mandatoryQueue.m_msg_count    474257822                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.mandatoryQueue.m_buf_msgs     0.046574                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.mandatoryQueue.m_stall_time    132818000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl2.mandatoryQueue.m_stall_count          610                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl2.mandatoryQueue.m_avg_stall_time     0.280054                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 5098610196000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl2.requestFromL1Cache.m_msg_count      4526018                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.requestFromL1Cache.m_buf_msgs     0.000888                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.requestToL1Cache.m_msg_count        60261                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.requestToL1Cache.m_buf_msgs     0.000006                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.responseFromL1Cache.m_msg_count        63628                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.responseFromL1Cache.m_buf_msgs     0.000012                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.responseToL1Cache.m_msg_count      4527959                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.responseToL1Cache.m_buf_msgs     0.000444                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 5098610196000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl2.unblockFromL1Cache.m_msg_count      2135987                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.unblockFromL1Cache.m_buf_msgs     0.000209                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.fullyBusyCycles         6034626                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::samples      8078121                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::mean     0.503312                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::stdev     2.308862                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::0-15      8032369     99.43%     99.43% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::16-31        43432      0.54%     99.97% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::32-47         2158      0.03%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::48-63          151      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::64-79            9      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::80-95            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::total      8078121                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.L1Dcache.m_demand_hits    509326406                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl3.L1Dcache.m_demand_misses      3992100                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl3.L1Dcache.m_demand_accesses    513318506                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl3.L1Icache.m_demand_hits    198528436                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl3.L1Icache.m_demand_misses       184790                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl3.L1Icache.m_demand_accesses    198713226                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl3.mandatoryQueue.m_msg_count    712031732                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.mandatoryQueue.m_buf_msgs     0.069940                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.mandatoryQueue.m_stall_time    255292000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl3.mandatoryQueue.m_stall_count         1988                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl3.mandatoryQueue.m_avg_stall_time     0.358540                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 5098610196000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl3.requestFromL1Cache.m_msg_count      8032147                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.requestFromL1Cache.m_buf_msgs     0.001575                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.requestToL1Cache.m_msg_count        43570                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.requestToL1Cache.m_buf_msgs     1.239207                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.responseFromL1Cache.m_msg_count        47895                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.responseFromL1Cache.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.responseToL1Cache.m_msg_count      8034551                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.responseToL1Cache.m_buf_msgs     0.000788                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 5098610196000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl3.unblockFromL1Cache.m_msg_count      3867481                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.unblockFromL1Cache.m_buf_msgs     0.000379                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.fullyBusyCycles            6695                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::samples     39076333                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::mean     1.795686                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::stdev     3.746917                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::0-15     38677155     98.98%     98.98% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::16-31       383634      0.98%     99.96% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::32-47        13893      0.04%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::48-63         1471      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::64-79          161      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::80-95           17      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::96-111            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::total     39076333                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_msg_count      1521886                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_buf_msgs     0.002686                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestFromL2Cache.m_msg_count       129013                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.L1RequestFromL2Cache.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_msg_count     24285704                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_buf_msgs     0.002383                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_stall_time      8574500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_stall_count          958                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_avg_stall_time     0.353068                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl0.L2cache.m_demand_hits     11186094                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl0.L2cache.m_demand_misses      1543365                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl0.L2cache.m_demand_accesses     12729459                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 5098610196000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl0.responseFromL2Cache.m_msg_count     25753342                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.responseFromL2Cache.m_buf_msgs     0.021158                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.responseToL2Cache.m_msg_count      3188649                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.responseToL2Cache.m_buf_msgs     0.000313                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.unblockToL2Cache.m_msg_count     11602601                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.unblockToL2Cache.m_buf_msgs     0.001138                       # Average number of messages in buffer ((Count/Tick))
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks (Tick)
system.ruby.network.msg_count.Control        42754035                       (Unspecified)
system.ruby.network.msg_byte.Control        342032280                       (Unspecified)
system.ruby.network.msg_count.Request_Control       519208                       (Unspecified)
system.ruby.network.msg_byte.Request_Control      4153664                       (Unspecified)
system.ruby.network.msg_count.Response_Data     44980996                       (Unspecified)
system.ruby.network.msg_byte.Response_Data   3238631712                       (Unspecified)
system.ruby.network.msg_count.Response_Control     76749468                       (Unspecified)
system.ruby.network.msg_byte.Response_Control    613995744                       (Unspecified)
system.ruby.network.msg_count.Writeback_Data     21787467                       (Unspecified)
system.ruby.network.msg_byte.Writeback_Data   1568697624                       (Unspecified)
system.ruby.network.msg_count.Writeback_Control     12923745                       (Unspecified)
system.ruby.network.msg_byte.Writeback_Control    103389960                       (Unspecified)
system.ruby.network.int_links0.buffers0.m_msg_count      6167234                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links0.buffers0.m_buf_msgs     0.006044                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links0.buffers1.m_msg_count        47466                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links0.buffers1.m_buf_msgs     0.000047                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links0.buffers2.m_msg_count      2955679                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links0.buffers2.m_buf_msgs     0.002897                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links1.buffers0.m_msg_count      5560204                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links1.buffers0.m_buf_msgs     0.005449                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links1.buffers1.m_msg_count        54373                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links1.buffers1.m_buf_msgs     0.000053                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links1.buffers2.m_msg_count      2643402                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links1.buffers2.m_buf_msgs     0.002591                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links10.buffers1.m_msg_count      4527818                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links10.buffers1.m_buf_msgs     0.004438                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links10.buffers2.m_msg_count        60261                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links10.buffers2.m_buf_msgs     0.000059                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links11.buffers1.m_msg_count      8034551                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links11.buffers1.m_buf_msgs     0.007875                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links11.buffers2.m_msg_count        43570                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links11.buffers2.m_buf_msgs     0.000043                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links12.buffers0.m_msg_count     24285461                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links12.buffers0.m_buf_msgs     0.023802                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links12.buffers1.m_msg_count      3188410                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links12.buffers1.m_buf_msgs     0.003125                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links12.buffers2.m_msg_count     11602462                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links12.buffers2.m_buf_msgs     0.011371                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links13.buffers0.m_msg_count      1526698                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links13.buffers0.m_buf_msgs     0.001496                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links13.buffers1.m_msg_count      1489118                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links13.buffers1.m_buf_msgs     0.001459                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links14.buffers1.m_msg_count         5053                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links14.buffers1.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links2.buffers0.m_msg_count      4525876                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links2.buffers0.m_buf_msgs     0.004436                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links2.buffers1.m_msg_count        63628                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links2.buffers1.m_buf_msgs     0.000062                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links2.buffers2.m_msg_count      2135900                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links2.buffers2.m_buf_msgs     0.002093                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links3.buffers0.m_msg_count      8032147                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links3.buffers0.m_buf_msgs     0.007872                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links3.buffers1.m_msg_count        47895                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links3.buffers1.m_buf_msgs     0.000047                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links3.buffers2.m_msg_count      3867481                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links3.buffers2.m_buf_msgs     0.003790                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links4.buffers0.m_msg_count      1521645                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links4.buffers0.m_buf_msgs     0.001491                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links4.buffers1.m_msg_count     25753102                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links4.buffers1.m_buf_msgs     0.025240                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links4.buffers2.m_msg_count       128988                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links4.buffers2.m_buf_msgs     0.000126                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links5.buffers1.m_msg_count      3015827                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links5.buffers1.m_buf_msgs     0.002956                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links6.buffers0.m_msg_count         5053                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links6.buffers0.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links8.buffers1.m_msg_count      6175188                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links8.buffers1.m_buf_msgs     0.006052                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links8.buffers2.m_msg_count        42068                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links8.buffers2.m_buf_msgs     0.000041                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links9.buffers1.m_msg_count      5562986                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links9.buffers1.m_buf_msgs     0.005452                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links9.buffers2.m_msg_count        49211                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links9.buffers2.m_buf_msgs     0.000048                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED 5098610196000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers0.percent_links_utilized     1.384787                       (Unspecified)
system.ruby.network.routers0.msg_count.Control::0      3223264                       (Unspecified)
system.ruby.network.routers0.msg_bytes.Control::0     25786112                       (Unspecified)
system.ruby.network.routers0.msg_count.Request_Control::2        42068                       (Unspecified)
system.ruby.network.routers0.msg_bytes.Request_Control::2       336544                       (Unspecified)
system.ruby.network.routers0.msg_count.Response_Data::1      3231676                       (Unspecified)
system.ruby.network.routers0.msg_bytes.Response_Data::1    232680672                       (Unspecified)
system.ruby.network.routers0.msg_count.Response_Control::1      2989984                       (Unspecified)
system.ruby.network.routers0.msg_count.Response_Control::2      2955679                       (Unspecified)
system.ruby.network.routers0.msg_bytes.Response_Control::1     23919872                       (Unspecified)
system.ruby.network.routers0.msg_bytes.Response_Control::2     23645432                       (Unspecified)
system.ruby.network.routers0.msg_count.Writeback_Data::0      1908490                       (Unspecified)
system.ruby.network.routers0.msg_count.Writeback_Data::1          994                       (Unspecified)
system.ruby.network.routers0.msg_bytes.Writeback_Data::0    137411280                       (Unspecified)
system.ruby.network.routers0.msg_bytes.Writeback_Data::1        71568                       (Unspecified)
system.ruby.network.routers0.msg_count.Writeback_Control::0      1035480                       (Unspecified)
system.ruby.network.routers0.msg_bytes.Writeback_Control::0      8283840                       (Unspecified)
system.ruby.network.routers0.port_buffers1.m_msg_count      6175188                       # Number of messages passed the buffer (Count)
system.ruby.network.routers0.port_buffers1.m_buf_msgs     0.000606                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers0.port_buffers2.m_msg_count        42068                       # Number of messages passed the buffer (Count)
system.ruby.network.routers0.port_buffers2.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers0.port_buffers3.m_msg_count      6167234                       # Number of messages passed the buffer (Count)
system.ruby.network.routers0.port_buffers3.m_buf_msgs     0.001391                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers0.port_buffers3.m_stall_time   4008867500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers0.port_buffers3.m_avg_stall_time   650.026819                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers0.port_buffers4.m_msg_count        47466                       # Number of messages passed the buffer (Count)
system.ruby.network.routers0.port_buffers4.m_buf_msgs     0.000008                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers0.port_buffers4.m_stall_time     15408000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers0.port_buffers4.m_avg_stall_time   324.611301                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers0.port_buffers5.m_msg_count      2955679                       # Number of messages passed the buffer (Count)
system.ruby.network.routers0.port_buffers5.m_buf_msgs     0.000290                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers0.port_buffers5.m_stall_time        58500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers0.port_buffers5.m_avg_stall_time     0.019792                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 5098610196000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers0.throttle00.acc_link_utilization     15990724                       # Accumulated link utilization (Count)
system.ruby.network.routers0.throttle00.link_utilization     1.567230                       # Average link utilization (Ratio)
system.ruby.network.routers0.throttle00.total_msg_count      6217256                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers0.throttle00.total_msg_bytes    255851584                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers0.throttle00.total_data_msg_bytes    206113536                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers0.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers0.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers0.throttle00.total_bw_sat_cy     12882109                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers0.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers0.throttle00.avg_bandwidth         0.47                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers0.throttle00.avg_useful_bandwidth         0.38                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers0.throttle00.msg_count.Request_Control::2        42068                       (Unspecified)
system.ruby.network.routers0.throttle00.msg_bytes.Request_Control::2       336544                       (Unspecified)
system.ruby.network.routers0.throttle00.msg_count.Response_Data::1      3220524                       (Unspecified)
system.ruby.network.routers0.throttle00.msg_bytes.Response_Data::1    231877728                       (Unspecified)
system.ruby.network.routers0.throttle00.msg_count.Response_Control::1      2954664                       (Unspecified)
system.ruby.network.routers0.throttle00.msg_bytes.Response_Control::1     23637312                       (Unspecified)
system.ruby.network.routers0.throttle01.acc_link_utilization 12267733.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers0.throttle01.link_utilization     1.202345                       # Average link utilization (Ratio)
system.ruby.network.routers0.throttle01.total_msg_count      9170379                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers0.throttle01.total_msg_bytes    196283736                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers0.throttle01.total_data_msg_bytes    122920704                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers0.throttle01.total_msg_wait_time   4024334000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers0.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers0.throttle01.total_bw_sat_cy      7748092                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers0.throttle01.avg_msg_wait_time   438.840532                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers0.throttle01.avg_bandwidth         0.36                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers0.throttle01.avg_useful_bandwidth         0.22                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers0.throttle01.msg_count.Control::0      3223264                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_bytes.Control::0     25786112                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_count.Response_Data::1        11152                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_bytes.Response_Data::1       802944                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_count.Response_Control::1        35320                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_count.Response_Control::2      2955679                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_bytes.Response_Control::1       282560                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_bytes.Response_Control::2     23645432                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_count.Writeback_Data::0      1908490                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_count.Writeback_Data::1          994                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_bytes.Writeback_Data::0    137411280                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_bytes.Writeback_Data::1        71568                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_count.Writeback_Control::0      1035480                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_bytes.Writeback_Control::0      8283840                       (Unspecified)
system.ruby.network.routers1.percent_links_utilized     1.242060                       (Unspecified)
system.ruby.network.routers1.msg_count.Control::0      2928947                       (Unspecified)
system.ruby.network.routers1.msg_bytes.Control::0     23431576                       (Unspecified)
system.ruby.network.routers1.msg_count.Request_Control::2        49211                       (Unspecified)
system.ruby.network.routers1.msg_bytes.Request_Control::2       393688                       (Unspecified)
system.ruby.network.routers1.msg_count.Response_Data::1      2937735                       (Unspecified)
system.ruby.network.routers1.msg_bytes.Response_Data::1    211516920                       (Unspecified)
system.ruby.network.routers1.msg_count.Response_Control::1      2679001                       (Unspecified)
system.ruby.network.routers1.msg_count.Response_Control::2      2643454                       (Unspecified)
system.ruby.network.routers1.msg_bytes.Response_Control::1     21432008                       (Unspecified)
system.ruby.network.routers1.msg_bytes.Response_Control::2     21147632                       (Unspecified)
system.ruby.network.routers1.msg_count.Writeback_Data::0      1664218                       (Unspecified)
system.ruby.network.routers1.msg_count.Writeback_Data::1          722                       (Unspecified)
system.ruby.network.routers1.msg_bytes.Writeback_Data::0    119823696                       (Unspecified)
system.ruby.network.routers1.msg_bytes.Writeback_Data::1        51984                       (Unspecified)
system.ruby.network.routers1.msg_count.Writeback_Control::0       967140                       (Unspecified)
system.ruby.network.routers1.msg_bytes.Writeback_Control::0      7737120                       (Unspecified)
system.ruby.network.routers1.port_buffers1.m_msg_count      5563085                       # Number of messages passed the buffer (Count)
system.ruby.network.routers1.port_buffers1.m_buf_msgs     0.000546                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers1.port_buffers2.m_msg_count        49211                       # Number of messages passed the buffer (Count)
system.ruby.network.routers1.port_buffers2.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers1.port_buffers3.m_msg_count      5560305                       # Number of messages passed the buffer (Count)
system.ruby.network.routers1.port_buffers3.m_buf_msgs     0.001269                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers1.port_buffers3.m_stall_time   3687940000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers1.port_buffers3.m_avg_stall_time   663.262177                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers1.port_buffers4.m_msg_count        54373                       # Number of messages passed the buffer (Count)
system.ruby.network.routers1.port_buffers4.m_buf_msgs     0.000008                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers1.port_buffers4.m_stall_time     14284500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers1.port_buffers4.m_avg_stall_time   262.713111                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers1.port_buffers5.m_msg_count      2643454                       # Number of messages passed the buffer (Count)
system.ruby.network.routers1.port_buffers5.m_buf_msgs     0.000259                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers1.port_buffers5.m_stall_time        59500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers1.port_buffers5.m_avg_stall_time     0.022508                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 5098610196000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers1.throttle00.acc_link_utilization     14513076                       # Accumulated link utilization (Count)
system.ruby.network.routers1.throttle00.link_utilization     1.422408                       # Average link utilization (Ratio)
system.ruby.network.routers1.throttle00.total_msg_count      5612296                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers1.throttle00.total_msg_bytes    232209216                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers1.throttle00.total_data_msg_bytes    187310848                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers1.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers1.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers1.throttle00.total_bw_sat_cy     11706972                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers1.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers1.throttle00.avg_bandwidth         0.42                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers1.throttle00.avg_useful_bandwidth         0.34                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers1.throttle00.msg_count.Request_Control::2        49211                       (Unspecified)
system.ruby.network.routers1.throttle00.msg_bytes.Request_Control::2       393688                       (Unspecified)
system.ruby.network.routers1.throttle00.msg_count.Response_Data::1      2926732                       (Unspecified)
system.ruby.network.routers1.throttle00.msg_bytes.Response_Data::1    210724704                       (Unspecified)
system.ruby.network.routers1.throttle00.msg_count.Response_Control::1      2636353                       (Unspecified)
system.ruby.network.routers1.throttle00.msg_bytes.Response_Control::1     21090824                       (Unspecified)
system.ruby.network.routers1.throttle01.acc_link_utilization     10832838                       # Accumulated link utilization (Count)
system.ruby.network.routers1.throttle01.link_utilization     1.061712                       # Average link utilization (Ratio)
system.ruby.network.routers1.throttle01.total_msg_count      8258132                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers1.throttle01.total_msg_bytes    173325408                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers1.throttle01.total_data_msg_bytes    107260352                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers1.throttle01.total_msg_wait_time   3702284000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers1.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers1.throttle01.total_bw_sat_cy      6823622                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers1.throttle01.avg_msg_wait_time   448.319790                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers1.throttle01.avg_bandwidth         0.32                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers1.throttle01.avg_useful_bandwidth         0.20                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers1.throttle01.msg_count.Control::0      2928947                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_bytes.Control::0     23431576                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_count.Response_Data::1        11003                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_bytes.Response_Data::1       792216                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_count.Response_Control::1        42648                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_count.Response_Control::2      2643454                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_bytes.Response_Control::1       341184                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_bytes.Response_Control::2     21147632                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_count.Writeback_Data::0      1664218                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_count.Writeback_Data::1          722                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_bytes.Writeback_Data::0    119823696                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_bytes.Writeback_Data::1        51984                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_count.Writeback_Control::0       967140                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_bytes.Writeback_Control::0      7737120                       (Unspecified)
system.ruby.network.routers2.percent_links_utilized     1.012803                       (Unspecified)
system.ruby.network.routers2.msg_count.Control::0      2400358                       (Unspecified)
system.ruby.network.routers2.msg_bytes.Control::0     19202864                       (Unspecified)
system.ruby.network.routers2.msg_count.Request_Control::2        60261                       (Unspecified)
system.ruby.network.routers2.msg_bytes.Request_Control::2       482088                       (Unspecified)
system.ruby.network.routers2.msg_count.Response_Data::1      2406362                       (Unspecified)
system.ruby.network.routers2.msg_bytes.Response_Data::1    173258064                       (Unspecified)
system.ruby.network.routers2.msg_count.Response_Control::1      2183361                       (Unspecified)
system.ruby.network.routers2.msg_count.Response_Control::2      2135987                       (Unspecified)
system.ruby.network.routers2.msg_bytes.Response_Control::1     17466888                       (Unspecified)
system.ruby.network.routers2.msg_bytes.Response_Control::2     17087896                       (Unspecified)
system.ruby.network.routers2.msg_count.Writeback_Data::0      1344446                       (Unspecified)
system.ruby.network.routers2.msg_count.Writeback_Data::1         1864                       (Unspecified)
system.ruby.network.routers2.msg_bytes.Writeback_Data::0     96800112                       (Unspecified)
system.ruby.network.routers2.msg_bytes.Writeback_Data::1       134208                       (Unspecified)
system.ruby.network.routers2.msg_count.Writeback_Control::0       781214                       (Unspecified)
system.ruby.network.routers2.msg_bytes.Writeback_Control::0      6249712                       (Unspecified)
system.ruby.network.routers2.port_buffers1.m_msg_count      4527959                       # Number of messages passed the buffer (Count)
system.ruby.network.routers2.port_buffers1.m_buf_msgs     0.000444                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers2.port_buffers2.m_msg_count        60261                       # Number of messages passed the buffer (Count)
system.ruby.network.routers2.port_buffers2.m_buf_msgs     0.000006                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers2.port_buffers3.m_msg_count      4526018                       # Number of messages passed the buffer (Count)
system.ruby.network.routers2.port_buffers3.m_buf_msgs     0.001006                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers2.port_buffers3.m_stall_time   2867060500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers2.port_buffers3.m_avg_stall_time   633.462019                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers2.port_buffers4.m_msg_count        63628                       # Number of messages passed the buffer (Count)
system.ruby.network.routers2.port_buffers4.m_buf_msgs     0.000008                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers2.port_buffers4.m_stall_time      9484000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers2.port_buffers4.m_avg_stall_time   149.053876                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers2.port_buffers5.m_msg_count      2135987                       # Number of messages passed the buffer (Count)
system.ruby.network.routers2.port_buffers5.m_buf_msgs     0.000209                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers2.port_buffers5.m_stall_time        41500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers2.port_buffers5.m_avg_stall_time     0.019429                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED 5098610196000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers2.throttle00.acc_link_utilization     11889726                       # Accumulated link utilization (Count)
system.ruby.network.routers2.throttle00.link_utilization     1.165297                       # Average link utilization (Ratio)
system.ruby.network.routers2.throttle00.total_msg_count      4588220                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers2.throttle00.total_msg_bytes    190235616                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers2.throttle00.total_data_msg_bytes    153529856                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers2.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers2.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers2.throttle00.total_bw_sat_cy      9595641                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers2.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers2.throttle00.avg_bandwidth         0.35                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers2.throttle00.avg_useful_bandwidth         0.28                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers2.throttle00.msg_count.Request_Control::2        60261                       (Unspecified)
system.ruby.network.routers2.throttle00.msg_bytes.Request_Control::2       482088                       (Unspecified)
system.ruby.network.routers2.throttle00.msg_count.Response_Data::1      2398904                       (Unspecified)
system.ruby.network.routers2.throttle00.msg_bytes.Response_Data::1    172721088                       (Unspecified)
system.ruby.network.routers2.throttle00.msg_count.Response_Control::1      2129055                       (Unspecified)
system.ruby.network.routers2.throttle00.msg_bytes.Response_Control::1     17032440                       (Unspecified)
system.ruby.network.routers2.throttle01.acc_link_utilization 8777888.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers2.throttle01.link_utilization     0.860309                       # Average link utilization (Ratio)
system.ruby.network.routers2.throttle01.total_msg_count      6725633                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers2.throttle01.total_msg_bytes    140446216                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers2.throttle01.total_data_msg_bytes     86641152                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers2.throttle01.total_msg_wait_time   2876586000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers2.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers2.throttle01.total_bw_sat_cy      5479343                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers2.throttle01.avg_msg_wait_time   427.704872                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers2.throttle01.avg_bandwidth         0.26                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers2.throttle01.avg_useful_bandwidth         0.16                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers2.throttle01.msg_count.Control::0      2400358                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_bytes.Control::0     19202864                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_count.Response_Data::1         7458                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_bytes.Response_Data::1       536976                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_count.Response_Control::1        54306                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_count.Response_Control::2      2135987                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_bytes.Response_Control::1       434448                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_bytes.Response_Control::2     17087896                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_count.Writeback_Data::0      1344446                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_count.Writeback_Data::1         1864                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_bytes.Writeback_Data::0     96800112                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_bytes.Writeback_Data::1       134208                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_count.Writeback_Control::0       781214                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_bytes.Writeback_Control::0      6249712                       (Unspecified)
system.ruby.network.routers3.percent_links_utilized     1.769875                       (Unspecified)
system.ruby.network.routers3.msg_count.Control::0      4176890                       (Unspecified)
system.ruby.network.routers3.msg_bytes.Control::0     33415120                       (Unspecified)
system.ruby.network.routers3.msg_count.Request_Control::2        43570                       (Unspecified)
system.ruby.network.routers3.msg_bytes.Request_Control::2       348560                       (Unspecified)
system.ruby.network.routers3.msg_count.Response_Data::1      4184214                       (Unspecified)
system.ruby.network.routers3.msg_bytes.Response_Data::1    301263408                       (Unspecified)
system.ruby.network.routers3.msg_count.Response_Control::1      3897698                       (Unspecified)
system.ruby.network.routers3.msg_count.Response_Control::2      3867481                       (Unspecified)
system.ruby.network.routers3.msg_bytes.Response_Control::1     31181584                       (Unspecified)
system.ruby.network.routers3.msg_bytes.Response_Control::2     30939848                       (Unspecified)
system.ruby.network.routers3.msg_count.Writeback_Data::0      2341221                       (Unspecified)
system.ruby.network.routers3.msg_count.Writeback_Data::1          534                       (Unspecified)
system.ruby.network.routers3.msg_bytes.Writeback_Data::0    168567912                       (Unspecified)
system.ruby.network.routers3.msg_bytes.Writeback_Data::1        38448                       (Unspecified)
system.ruby.network.routers3.msg_count.Writeback_Control::0      1514036                       (Unspecified)
system.ruby.network.routers3.msg_bytes.Writeback_Control::0     12112288                       (Unspecified)
system.ruby.network.routers3.port_buffers1.m_msg_count      8034551                       # Number of messages passed the buffer (Count)
system.ruby.network.routers3.port_buffers1.m_buf_msgs     0.000788                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers3.port_buffers2.m_msg_count        43570                       # Number of messages passed the buffer (Count)
system.ruby.network.routers3.port_buffers2.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers3.port_buffers3.m_msg_count      8032147                       # Number of messages passed the buffer (Count)
system.ruby.network.routers3.port_buffers3.m_buf_msgs     0.001800                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers3.port_buffers3.m_stall_time   5161886000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers3.port_buffers3.m_avg_stall_time   642.653328                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers3.port_buffers4.m_msg_count        47895                       # Number of messages passed the buffer (Count)
system.ruby.network.routers3.port_buffers4.m_buf_msgs     0.000007                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers3.port_buffers4.m_stall_time     11525500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers3.port_buffers4.m_avg_stall_time   240.640985                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers3.port_buffers5.m_msg_count      3867481                       # Number of messages passed the buffer (Count)
system.ruby.network.routers3.port_buffers5.m_buf_msgs     0.000379                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers3.port_buffers5.m_stall_time        94000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers3.port_buffers5.m_avg_stall_time     0.024305                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED 5098610196000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers3.throttle00.acc_link_utilization 20738776.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers3.throttle00.link_utilization     2.032580                       # Average link utilization (Ratio)
system.ruby.network.routers3.throttle00.total_msg_count      8078121                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers3.throttle00.total_msg_bytes    331820424                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers3.throttle00.total_data_msg_bytes    267195456                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers3.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers3.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers3.throttle00.total_bw_sat_cy     16699753                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers3.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers3.throttle00.avg_bandwidth         0.61                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers3.throttle00.avg_useful_bandwidth         0.49                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers3.throttle00.msg_count.Request_Control::2        43570                       (Unspecified)
system.ruby.network.routers3.throttle00.msg_bytes.Request_Control::2       348560                       (Unspecified)
system.ruby.network.routers3.throttle00.msg_count.Response_Data::1      4174929                       (Unspecified)
system.ruby.network.routers3.throttle00.msg_bytes.Response_Data::1    300594888                       (Unspecified)
system.ruby.network.routers3.throttle00.msg_count.Response_Control::1      3859622                       (Unspecified)
system.ruby.network.routers3.throttle00.msg_bytes.Response_Control::1     30876976                       (Unspecified)
system.ruby.network.routers3.throttle01.acc_link_utilization 15377921.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers3.throttle01.link_utilization     1.507170                       # Average link utilization (Ratio)
system.ruby.network.routers3.throttle01.total_msg_count     11947523                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers3.throttle01.total_msg_bytes    246046744                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers3.throttle01.total_data_msg_bytes    150466560                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers3.throttle01.total_msg_wait_time   5173505500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers3.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers3.throttle01.total_bw_sat_cy      9561180                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers3.throttle01.avg_msg_wait_time   433.019087                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers3.throttle01.avg_bandwidth         0.45                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers3.throttle01.avg_useful_bandwidth         0.27                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers3.throttle01.msg_count.Control::0      4176890                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_bytes.Control::0     33415120                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_count.Response_Data::1         9285                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_bytes.Response_Data::1       668520                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_count.Response_Control::1        38076                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_count.Response_Control::2      3867481                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_bytes.Response_Control::1       304608                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_bytes.Response_Control::2     30939848                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_count.Writeback_Data::0      2341221                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_count.Writeback_Data::1          534                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_bytes.Writeback_Data::0    168567912                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_bytes.Writeback_Data::1        38448                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_count.Writeback_Control::0      1514036                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_bytes.Writeback_Control::0     12112288                       (Unspecified)
system.ruby.network.routers4.percent_links_utilized     5.987358                       (Unspecified)
system.ruby.network.routers4.msg_count.Control::0     14251345                       (Unspecified)
system.ruby.network.routers4.msg_bytes.Control::0    114010760                       (Unspecified)
system.ruby.network.routers4.msg_count.Request_Control::2       128988                       (Unspecified)
system.ruby.network.routers4.msg_bytes.Request_Control::2      1031904                       (Unspecified)
system.ruby.network.routers4.msg_count.Response_Data::1     14972403                       (Unspecified)
system.ruby.network.routers4.msg_bytes.Response_Data::1   1078013016                       (Unspecified)
system.ruby.network.routers4.msg_count.Response_Control::1     13965475                       (Unspecified)
system.ruby.network.routers4.msg_count.Response_Control::2     11602601                       (Unspecified)
system.ruby.network.routers4.msg_bytes.Response_Control::1    111723800                       (Unspecified)
system.ruby.network.routers4.msg_bytes.Response_Control::2     92820808                       (Unspecified)
system.ruby.network.routers4.msg_count.Writeback_Data::0      7258375                       (Unspecified)
system.ruby.network.routers4.msg_count.Writeback_Data::1         4114                       (Unspecified)
system.ruby.network.routers4.msg_bytes.Writeback_Data::0    522603000                       (Unspecified)
system.ruby.network.routers4.msg_bytes.Writeback_Data::1       296208                       (Unspecified)
system.ruby.network.routers4.msg_count.Writeback_Control::0      4297870                       (Unspecified)
system.ruby.network.routers4.msg_bytes.Writeback_Control::0     34382960                       (Unspecified)
system.ruby.network.routers4.port_buffers0.m_msg_count     24285704                       # Number of messages passed the buffer (Count)
system.ruby.network.routers4.port_buffers0.m_buf_msgs     0.002382                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers4.port_buffers1.m_msg_count      3188650                       # Number of messages passed the buffer (Count)
system.ruby.network.routers4.port_buffers1.m_buf_msgs     0.000313                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers4.port_buffers2.m_msg_count     11602601                       # Number of messages passed the buffer (Count)
system.ruby.network.routers4.port_buffers2.m_buf_msgs     0.001138                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers4.port_buffers3.m_msg_count      1521886                       # Number of messages passed the buffer (Count)
system.ruby.network.routers4.port_buffers3.m_buf_msgs     0.000412                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers4.port_buffers3.m_stall_time   1337414000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers4.port_buffers3.m_avg_stall_time   878.787242                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers4.port_buffers4.m_msg_count     25753342                       # Number of messages passed the buffer (Count)
system.ruby.network.routers4.port_buffers4.m_buf_msgs     0.003109                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers4.port_buffers4.m_stall_time   2974428000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers4.port_buffers4.m_avg_stall_time   115.496777                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers4.port_buffers5.m_msg_count       128988                       # Number of messages passed the buffer (Count)
system.ruby.network.routers4.port_buffers5.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers4.port_buffers5.m_stall_time        42500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers4.port_buffers5.m_avg_stall_time     0.329488                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers4.power_state.pwrStateResidencyTicks::UNDEFINED 5098610196000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers4.throttle00.acc_link_utilization     54748982                       # Accumulated link utilization (Count)
system.ruby.network.routers4.throttle00.link_utilization     5.365876                       # Average link utilization (Ratio)
system.ruby.network.routers4.throttle00.total_msg_count     39076955                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers4.throttle00.total_msg_bytes    875983768                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers4.throttle00.total_data_msg_bytes    563368128                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers4.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers4.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers4.throttle00.total_bw_sat_cy     35244556                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers4.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers4.throttle00.avg_bandwidth         1.60                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers4.throttle00.avg_useful_bandwidth         1.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers4.throttle00.msg_count.Control::0     12729459                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_bytes.Control::0    101835672                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_count.Response_Data::1      1540138                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_bytes.Response_Data::1    110889936                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_count.Response_Control::1      1644398                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_count.Response_Control::2     11602601                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_bytes.Response_Control::1     13155184                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_bytes.Response_Control::2     92820808                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_count.Writeback_Data::0      7258375                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_count.Writeback_Data::1         4114                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_bytes.Writeback_Data::0    522603000                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_bytes.Writeback_Data::1       296208                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_count.Writeback_Control::0      4297870                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_bytes.Writeback_Control::0     34382960                       (Unspecified)
system.ruby.network.routers4.throttle01.acc_link_utilization     67431168                       # Accumulated link utilization (Count)
system.ruby.network.routers4.throttle01.link_utilization     6.608841                       # Average link utilization (Ratio)
system.ruby.network.routers4.throttle01.total_msg_count     27404216                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers4.throttle01.total_msg_bytes   1078898688                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers4.throttle01.total_data_msg_bytes    859664960                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers4.throttle01.total_msg_wait_time   4311884500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers4.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers4.throttle01.total_bw_sat_cy     54276814                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers4.throttle01.avg_msg_wait_time   157.343837                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers4.throttle01.avg_bandwidth         1.97                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers4.throttle01.avg_useful_bandwidth         1.57                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers4.throttle01.msg_count.Control::0      1521886                       (Unspecified)
system.ruby.network.routers4.throttle01.msg_bytes.Control::0     12175088                       (Unspecified)
system.ruby.network.routers4.throttle01.msg_count.Request_Control::2       128988                       (Unspecified)
system.ruby.network.routers4.throttle01.msg_bytes.Request_Control::2      1031904                       (Unspecified)
system.ruby.network.routers4.throttle01.msg_count.Response_Data::1     13432265                       (Unspecified)
system.ruby.network.routers4.throttle01.msg_bytes.Response_Data::1    967123080                       (Unspecified)
system.ruby.network.routers4.throttle01.msg_count.Response_Control::1     12321077                       (Unspecified)
system.ruby.network.routers4.throttle01.msg_bytes.Response_Control::1     98568616                       (Unspecified)
system.ruby.network.routers5.percent_links_utilized     0.589741                       (Unspecified)
system.ruby.network.routers5.msg_count.Control::0      1521886                       (Unspecified)
system.ruby.network.routers5.msg_bytes.Control::0     12175088                       (Unspecified)
system.ruby.network.routers5.msg_count.Response_Data::1      2254602                       (Unspecified)
system.ruby.network.routers5.msg_bytes.Response_Data::1    162331344                       (Unspecified)
system.ruby.network.routers5.msg_count.Response_Control::1      2245591                       (Unspecified)
system.ruby.network.routers5.msg_bytes.Response_Control::1     17964728                       (Unspecified)
system.ruby.network.routers5.msg_count.Writeback_Control::0         5053                       (Unspecified)
system.ruby.network.routers5.msg_count.Writeback_Control::1         4992                       (Unspecified)
system.ruby.network.routers5.msg_bytes.Writeback_Control::0        40424                       (Unspecified)
system.ruby.network.routers5.msg_bytes.Writeback_Control::1        39936                       (Unspecified)
system.ruby.network.routers5.port_buffers0.m_msg_count      1526939                       # Number of messages passed the buffer (Count)
system.ruby.network.routers5.port_buffers0.m_buf_msgs     0.000150                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers5.port_buffers1.m_msg_count      1489118                       # Number of messages passed the buffer (Count)
system.ruby.network.routers5.port_buffers1.m_buf_msgs     0.000146                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers5.port_buffers4.m_msg_count      3016067                       # Number of messages passed the buffer (Count)
system.ruby.network.routers5.port_buffers4.m_buf_msgs     0.000300                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers5.port_buffers4.m_stall_time     20154500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers5.port_buffers4.m_avg_stall_time     6.682378                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers5.power_state.pwrStateResidencyTicks::UNDEFINED 5098610196000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers5.throttle00.acc_link_utilization 4438648.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers5.throttle00.link_utilization     0.435026                       # Average link utilization (Ratio)
system.ruby.network.routers5.throttle00.total_msg_count      3016057                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers5.throttle00.total_msg_bytes     71018376                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers5.throttle00.total_data_msg_bytes     46889920                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers5.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers5.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers5.throttle00.total_bw_sat_cy      2930645                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers5.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers5.throttle00.avg_bandwidth         0.13                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers5.throttle00.avg_useful_bandwidth         0.09                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers5.throttle00.msg_count.Control::0      1521886                       (Unspecified)
system.ruby.network.routers5.throttle00.msg_bytes.Control::0     12175088                       (Unspecified)
system.ruby.network.routers5.throttle00.msg_count.Response_Data::1       732655                       (Unspecified)
system.ruby.network.routers5.throttle00.msg_bytes.Response_Data::1     52751160                       (Unspecified)
system.ruby.network.routers5.throttle00.msg_count.Response_Control::1       756463                       (Unspecified)
system.ruby.network.routers5.throttle00.msg_bytes.Response_Control::1      6051704                       (Unspecified)
system.ruby.network.routers5.throttle00.msg_count.Writeback_Control::0         5053                       (Unspecified)
system.ruby.network.routers5.throttle00.msg_bytes.Writeback_Control::0        40424                       (Unspecified)
system.ruby.network.routers5.throttle01.acc_link_utilization 7595821.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers5.throttle01.link_utilization     0.744457                       # Average link utilization (Ratio)
system.ruby.network.routers5.throttle01.total_msg_count      3016067                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers5.throttle01.total_msg_bytes    121533144                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers5.throttle01.total_data_msg_bytes     97404608                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers5.throttle01.total_msg_wait_time     20154500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers5.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers5.throttle01.total_bw_sat_cy      6088256                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers5.throttle01.avg_msg_wait_time     6.682378                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers5.throttle01.avg_bandwidth         0.22                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers5.throttle01.avg_useful_bandwidth         0.18                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers5.throttle01.msg_count.Response_Data::1      1521947                       (Unspecified)
system.ruby.network.routers5.throttle01.msg_bytes.Response_Data::1    109580184                       (Unspecified)
system.ruby.network.routers5.throttle01.msg_count.Response_Control::1      1489128                       (Unspecified)
system.ruby.network.routers5.throttle01.msg_bytes.Response_Control::1     11913024                       (Unspecified)
system.ruby.network.routers5.throttle01.msg_count.Writeback_Control::1         4992                       (Unspecified)
system.ruby.network.routers5.throttle01.msg_bytes.Writeback_Control::1        39936                       (Unspecified)
system.ruby.network.routers6.percent_links_utilized     0.000260                       (Unspecified)
system.ruby.network.routers6.msg_count.Response_Data::1           61                       (Unspecified)
system.ruby.network.routers6.msg_bytes.Response_Data::1         4392                       (Unspecified)
system.ruby.network.routers6.msg_count.Writeback_Control::0         5053                       (Unspecified)
system.ruby.network.routers6.msg_count.Writeback_Control::1         4992                       (Unspecified)
system.ruby.network.routers6.msg_bytes.Writeback_Control::0        40424                       (Unspecified)
system.ruby.network.routers6.msg_bytes.Writeback_Control::1        39936                       (Unspecified)
system.ruby.network.routers6.port_buffers1.m_msg_count         5053                       # Number of messages passed the buffer (Count)
system.ruby.network.routers6.port_buffers1.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers6.port_buffers3.m_msg_count         5053                       # Number of messages passed the buffer (Count)
system.ruby.network.routers6.port_buffers3.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers6.power_state.pwrStateResidencyTicks::UNDEFINED 5098610196000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers6.throttle00.acc_link_utilization  2770.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers6.throttle00.link_utilization     0.000272                       # Average link utilization (Ratio)
system.ruby.network.routers6.throttle00.total_msg_count         5053                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers6.throttle00.total_msg_bytes        44328                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers6.throttle00.total_data_msg_bytes         3904                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers6.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers6.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers6.throttle00.total_bw_sat_cy          244                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers6.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers6.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers6.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers6.throttle00.msg_count.Response_Data::1           61                       (Unspecified)
system.ruby.network.routers6.throttle00.msg_bytes.Response_Data::1         4392                       (Unspecified)
system.ruby.network.routers6.throttle00.msg_count.Writeback_Control::1         4992                       (Unspecified)
system.ruby.network.routers6.throttle00.msg_bytes.Writeback_Control::1        39936                       (Unspecified)
system.ruby.network.routers6.throttle01.acc_link_utilization  2526.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers6.throttle01.link_utilization     0.000248                       # Average link utilization (Ratio)
system.ruby.network.routers6.throttle01.total_msg_count         5053                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers6.throttle01.total_msg_bytes        40424                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers6.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers6.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers6.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers6.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers6.throttle01.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers6.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers6.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers6.throttle01.msg_count.Writeback_Control::0         5053                       (Unspecified)
system.ruby.network.routers6.throttle01.msg_bytes.Writeback_Control::0        40424                       (Unspecified)
system.ruby.network.routers7.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers7.power_state.pwrStateResidencyTicks::UNDEFINED 5098610196000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers7.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers7.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers7.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers7.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers7.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers7.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers7.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers7.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers7.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers7.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers7.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers7.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers7.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers7.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers7.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers7.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers7.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers7.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers7.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers7.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers7.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers7.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.percent_links_utilized     1.498586                       (Unspecified)
system.ruby.network.routers8.msg_count.Control::0     14251345                       (Unspecified)
system.ruby.network.routers8.msg_bytes.Control::0    114010760                       (Unspecified)
system.ruby.network.routers8.msg_count.Request_Control::2       195110                       (Unspecified)
system.ruby.network.routers8.msg_bytes.Request_Control::2      1560880                       (Unspecified)
system.ruby.network.routers8.msg_count.Response_Data::1     14993943                       (Unspecified)
system.ruby.network.routers8.msg_bytes.Response_Data::1   1079563896                       (Unspecified)
system.ruby.network.routers8.msg_count.Response_Control::1     13980555                       (Unspecified)
system.ruby.network.routers8.msg_count.Response_Control::2     11602601                       (Unspecified)
system.ruby.network.routers8.msg_bytes.Response_Control::1    111844440                       (Unspecified)
system.ruby.network.routers8.msg_bytes.Response_Control::2     92820808                       (Unspecified)
system.ruby.network.routers8.msg_count.Writeback_Data::0      7258375                       (Unspecified)
system.ruby.network.routers8.msg_count.Writeback_Data::1         4114                       (Unspecified)
system.ruby.network.routers8.msg_bytes.Writeback_Data::0    522603000                       (Unspecified)
system.ruby.network.routers8.msg_bytes.Writeback_Data::1       296208                       (Unspecified)
system.ruby.network.routers8.msg_count.Writeback_Control::0      4302923                       (Unspecified)
system.ruby.network.routers8.msg_count.Writeback_Control::1         4992                       (Unspecified)
system.ruby.network.routers8.msg_bytes.Writeback_Control::0     34423384                       (Unspecified)
system.ruby.network.routers8.msg_bytes.Writeback_Control::1        39936                       (Unspecified)
system.ruby.network.routers8.port_buffers1.m_msg_count      6175188                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers1.m_buf_msgs     0.000606                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers1.m_stall_time      3935500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers1.m_avg_stall_time     0.637309                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers10.m_msg_count      8034551                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers10.m_buf_msgs     0.000789                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers10.m_stall_time      3907500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers10.m_avg_stall_time     0.486337                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers11.m_msg_count        43570                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers11.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers11.m_stall_time         2000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers11.m_avg_stall_time     0.045903                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers12.m_msg_count     24285704                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers12.m_buf_msgs     0.002721                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers12.m_stall_time   1728550000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers12.m_avg_stall_time    71.175618                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers13.m_msg_count      3188650                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers13.m_buf_msgs     0.000316                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers13.m_stall_time     18184000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers13.m_avg_stall_time     5.702727                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers14.m_msg_count     11602601                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers14.m_buf_msgs     0.001138                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers14.m_stall_time      1810500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers14.m_avg_stall_time     0.156043                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers15.m_msg_count      1526939                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers15.m_buf_msgs     0.000152                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers15.m_stall_time     13574500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers15.m_avg_stall_time     8.890008                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers16.m_msg_count      1489118                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers16.m_buf_msgs     0.000146                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers19.m_msg_count         5053                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers19.m_buf_msgs     0.000000                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers2.m_msg_count        42068                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers2.m_buf_msgs     0.000004                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers2.m_stall_time         2500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers2.m_avg_stall_time     0.059428                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers4.m_msg_count      5563085                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers4.m_buf_msgs     0.000546                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers4.m_stall_time      2307000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers4.m_avg_stall_time     0.414698                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers5.m_msg_count        49211                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers5.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers5.m_stall_time         3000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers5.m_avg_stall_time     0.060962                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers7.m_msg_count      4527959                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers7.m_buf_msgs     0.000444                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers7.m_stall_time      1484500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers7.m_avg_stall_time     0.327852                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers8.m_msg_count        60261                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers8.m_buf_msgs     0.000006                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers8.m_stall_time         3000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers8.m_avg_stall_time     0.049783                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.power_state.pwrStateResidencyTicks::UNDEFINED 5098610196000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers8.throttle00.acc_link_utilization     15990724                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle00.link_utilization     1.567230                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle00.total_msg_count      6217256                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle00.total_msg_bytes    255851584                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle00.total_data_msg_bytes    206113536                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle00.total_msg_wait_time      3938000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle00.total_bw_sat_cy     12884454                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle00.avg_msg_wait_time     0.633398                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle00.avg_bandwidth         0.47                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle00.avg_useful_bandwidth         0.38                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle00.msg_count.Request_Control::2        42068                       (Unspecified)
system.ruby.network.routers8.throttle00.msg_bytes.Request_Control::2       336544                       (Unspecified)
system.ruby.network.routers8.throttle00.msg_count.Response_Data::1      3220524                       (Unspecified)
system.ruby.network.routers8.throttle00.msg_bytes.Response_Data::1    231877728                       (Unspecified)
system.ruby.network.routers8.throttle00.msg_count.Response_Control::1      2954664                       (Unspecified)
system.ruby.network.routers8.throttle00.msg_bytes.Response_Control::1     23637312                       (Unspecified)
system.ruby.network.routers8.throttle01.acc_link_utilization     14513076                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle01.link_utilization     1.422408                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle01.total_msg_count      5612296                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle01.total_msg_bytes    232209216                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle01.total_data_msg_bytes    187310848                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle01.total_msg_wait_time      2310000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle01.total_bw_sat_cy     11707531                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle01.avg_msg_wait_time     0.411596                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle01.avg_bandwidth         0.42                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle01.avg_useful_bandwidth         0.34                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle01.msg_count.Request_Control::2        49211                       (Unspecified)
system.ruby.network.routers8.throttle01.msg_bytes.Request_Control::2       393688                       (Unspecified)
system.ruby.network.routers8.throttle01.msg_count.Response_Data::1      2926732                       (Unspecified)
system.ruby.network.routers8.throttle01.msg_bytes.Response_Data::1    210724704                       (Unspecified)
system.ruby.network.routers8.throttle01.msg_count.Response_Control::1      2636353                       (Unspecified)
system.ruby.network.routers8.throttle01.msg_bytes.Response_Control::1     21090824                       (Unspecified)
system.ruby.network.routers8.throttle02.acc_link_utilization     11889726                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle02.link_utilization     1.165297                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle02.total_msg_count      4588220                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle02.total_msg_bytes    190235616                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle02.total_data_msg_bytes    153529856                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle02.total_msg_wait_time      1487500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle02.total_bw_sat_cy      9596045                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle02.avg_msg_wait_time     0.324200                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle02.avg_bandwidth         0.35                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle02.avg_useful_bandwidth         0.28                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle02.msg_count.Request_Control::2        60261                       (Unspecified)
system.ruby.network.routers8.throttle02.msg_bytes.Request_Control::2       482088                       (Unspecified)
system.ruby.network.routers8.throttle02.msg_count.Response_Data::1      2398904                       (Unspecified)
system.ruby.network.routers8.throttle02.msg_bytes.Response_Data::1    172721088                       (Unspecified)
system.ruby.network.routers8.throttle02.msg_count.Response_Control::1      2129055                       (Unspecified)
system.ruby.network.routers8.throttle02.msg_bytes.Response_Control::1     17032440                       (Unspecified)
system.ruby.network.routers8.throttle03.acc_link_utilization 20738776.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle03.link_utilization     2.032580                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle03.total_msg_count      8078121                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle03.total_msg_bytes    331820424                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle03.total_data_msg_bytes    267195456                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle03.total_msg_wait_time      3909500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle03.total_bw_sat_cy     16700611                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle03.avg_msg_wait_time     0.483962                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle03.avg_bandwidth         0.61                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle03.avg_useful_bandwidth         0.49                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle03.msg_count.Request_Control::2        43570                       (Unspecified)
system.ruby.network.routers8.throttle03.msg_bytes.Request_Control::2       348560                       (Unspecified)
system.ruby.network.routers8.throttle03.msg_count.Response_Data::1      4174929                       (Unspecified)
system.ruby.network.routers8.throttle03.msg_bytes.Response_Data::1    300594888                       (Unspecified)
system.ruby.network.routers8.throttle03.msg_count.Response_Control::1      3859622                       (Unspecified)
system.ruby.network.routers8.throttle03.msg_bytes.Response_Control::1     30876976                       (Unspecified)
system.ruby.network.routers8.throttle04.acc_link_utilization     54748984                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle04.link_utilization     5.365876                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle04.total_msg_count     39076955                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle04.total_msg_bytes    875983768                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle04.total_data_msg_bytes    563368128                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle04.total_msg_wait_time   1748544500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle04.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle04.total_bw_sat_cy     36140879                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle04.avg_msg_wait_time    44.746181                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle04.avg_bandwidth         1.60                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle04.avg_useful_bandwidth         1.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle04.msg_count.Control::0     12729459                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_bytes.Control::0    101835672                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_count.Response_Data::1      1540138                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_bytes.Response_Data::1    110889936                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_count.Response_Control::1      1644398                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_count.Response_Control::2     11602601                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_bytes.Response_Control::1     13155184                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_bytes.Response_Control::2     92820808                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_count.Writeback_Data::0      7258375                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_count.Writeback_Data::1         4114                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_bytes.Writeback_Data::0    522603000                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_bytes.Writeback_Data::1       296208                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_count.Writeback_Control::0      4297870                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_bytes.Writeback_Control::0     34382960                       (Unspecified)
system.ruby.network.routers8.throttle05.acc_link_utilization 4438648.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle05.link_utilization     0.435026                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle05.total_msg_count      3016057                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle05.total_msg_bytes     71018376                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle05.total_data_msg_bytes     46889920                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle05.total_msg_wait_time     13574500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle05.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle05.total_bw_sat_cy      2931828                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle05.avg_msg_wait_time     4.500744                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle05.avg_bandwidth         0.13                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle05.avg_useful_bandwidth         0.09                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle05.msg_count.Control::0      1521886                       (Unspecified)
system.ruby.network.routers8.throttle05.msg_bytes.Control::0     12175088                       (Unspecified)
system.ruby.network.routers8.throttle05.msg_count.Response_Data::1       732655                       (Unspecified)
system.ruby.network.routers8.throttle05.msg_bytes.Response_Data::1     52751160                       (Unspecified)
system.ruby.network.routers8.throttle05.msg_count.Response_Control::1       756463                       (Unspecified)
system.ruby.network.routers8.throttle05.msg_bytes.Response_Control::1      6051704                       (Unspecified)
system.ruby.network.routers8.throttle05.msg_count.Writeback_Control::0         5053                       (Unspecified)
system.ruby.network.routers8.throttle05.msg_bytes.Writeback_Control::0        40424                       (Unspecified)
system.ruby.network.routers8.throttle06.acc_link_utilization  2770.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle06.link_utilization     0.000272                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle06.total_msg_count         5053                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle06.total_msg_bytes        44328                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle06.total_data_msg_bytes         3904                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle06.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle06.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle06.total_bw_sat_cy          244                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle06.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle06.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle06.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle06.msg_count.Response_Data::1           61                       (Unspecified)
system.ruby.network.routers8.throttle06.msg_bytes.Response_Data::1         4392                       (Unspecified)
system.ruby.network.routers8.throttle06.msg_count.Writeback_Control::1         4992                       (Unspecified)
system.ruby.network.routers8.throttle06.msg_bytes.Writeback_Control::1        39936                       (Unspecified)
system.ruby.network.routers8.throttle07.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle07.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle07.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle07.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle07.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle07.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle07.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle07.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle07.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle07.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle07.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED 5098610196000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.numCycles               891133405                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus0.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus0.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus0.instsAdded             2002447018                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus0.nonSpecInstsAdded          137756                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus0.instsIssued            1878917908                       # Number of instructions issued (Count)
system.switch_cpus0.squashedInstsIssued       1673430                       # Number of squashed instructions issued (Count)
system.switch_cpus0.squashedInstsExamined    330555759                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus0.squashedOperandsExamined    694831538                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus0.squashedNonSpecRemoved        38520                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus0.numIssuedDist::samples    888984051                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::mean      2.113556                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::stdev     2.126137                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::0        293672704     33.03%     33.03% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::1        152596559     17.17%     50.20% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::2        105056862     11.82%     62.02% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::3         95537768     10.75%     72.76% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::4         96094016     10.81%     83.57% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::5         72449670      8.15%     91.72% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::6         42069133      4.73%     96.46% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::7         21503603      2.42%     98.87% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::8         10003736      1.13%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::total    888984051                       # Number of insts issued each cycle (Count)
system.switch_cpus0.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::IntAlu        4789682     19.13%     19.13% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::IntMult             0      0.00%     19.13% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::IntDiv              1      0.00%     19.13% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatAdd         1002      0.00%     19.13% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatCmp            0      0.00%     19.13% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatCvt           16      0.00%     19.13% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMult            0      0.00%     19.13% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMultAcc            0      0.00%     19.13% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatDiv            0      0.00%     19.13% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMisc            0      0.00%     19.13% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatSqrt            0      0.00%     19.13% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAdd            23      0.00%     19.13% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAddAcc            0      0.00%     19.13% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAlu           281      0.00%     19.13% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdCmp             0      0.00%     19.13% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdCvt             0      0.00%     19.13% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdMisc            6      0.00%     19.13% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdMult            0      0.00%     19.13% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdMultAcc            0      0.00%     19.13% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdShift            0      0.00%     19.13% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdShiftAcc            0      0.00%     19.13% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdDiv             0      0.00%     19.13% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSqrt            0      0.00%     19.13% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatAdd         6029      0.02%     19.15% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatAlu            0      0.00%     19.15% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatCmp            0      0.00%     19.15% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatCvt            0      0.00%     19.15% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatDiv            0      0.00%     19.15% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatMisc            0      0.00%     19.15% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatMult         1510      0.01%     19.16% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatMultAcc            0      0.00%     19.16% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatSqrt            0      0.00%     19.16% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdReduceAdd            0      0.00%     19.16% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdReduceAlu            0      0.00%     19.16% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdReduceCmp            0      0.00%     19.16% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatReduceAdd            0      0.00%     19.16% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatReduceCmp            0      0.00%     19.16% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAes             0      0.00%     19.16% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAesMix            0      0.00%     19.16% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSha1Hash            0      0.00%     19.16% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSha1Hash2            0      0.00%     19.16% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSha256Hash            0      0.00%     19.16% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSha256Hash2            0      0.00%     19.16% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdShaSigma2            0      0.00%     19.16% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdShaSigma3            0      0.00%     19.16% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdPredAlu            0      0.00%     19.16% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::MemRead      17983546     71.81%     90.97% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::MemWrite       818047      3.27%     94.24% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMemRead      1430101      5.71%     99.95% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMemWrite        13494      0.05%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statIssuedInstType_0::No_OpClass        45351      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::IntAlu    954901702     50.82%     50.82% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::IntMult       302986      0.02%     50.84% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::IntDiv        90583      0.00%     50.85% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatAdd    127487643      6.79%     57.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatCmp            0      0.00%     57.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatCvt         1464      0.00%     57.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMult            0      0.00%     57.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMultAcc            0      0.00%     57.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatDiv            0      0.00%     57.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMisc            0      0.00%     57.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatSqrt            0      0.00%     57.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAdd         3024      0.00%     57.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAddAcc            0      0.00%     57.63% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAlu      2742010      0.15%     57.78% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdCmp            0      0.00%     57.78% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdCvt          718      0.00%     57.78% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdMisc      1591127      0.08%     57.86% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdMult            0      0.00%     57.86% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdMultAcc            0      0.00%     57.86% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdShift         1488      0.00%     57.86% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     57.86% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdDiv            0      0.00%     57.86% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSqrt            0      0.00%     57.86% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatAdd     29292824      1.56%     59.42% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     59.42% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatCmp            0      0.00%     59.42% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatCvt     26291931      1.40%     60.82% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatDiv       169512      0.01%     60.83% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     60.83% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatMult      7859056      0.42%     61.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     61.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatSqrt       448379      0.02%     61.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     61.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     61.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     61.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     61.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     61.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAes            0      0.00%     61.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAesMix            0      0.00%     61.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     61.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     61.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     61.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     61.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     61.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     61.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdPredAlu            0      0.00%     61.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::MemRead    475613066     25.31%     86.58% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::MemWrite     96849790      5.15%     91.74% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMemRead    112329086      5.98%     97.72% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMemWrite     42896168      2.28%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::total   1878917908                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.issueRate                2.108459                       # Inst issue rate ((Count/Cycle))
system.switch_cpus0.fuBusy                   25043738                       # FU busy when requested (Count)
system.switch_cpus0.fuBusyRate               0.013329                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus0.intInstQueueReads      3969059254                       # Number of integer instruction queue reads (Count)
system.switch_cpus0.intInstQueueWrites     1928903355                       # Number of integer instruction queue writes (Count)
system.switch_cpus0.intInstQueueWakeupAccesses   1509431783                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus0.fpInstQueueReads        704477781                       # Number of floating instruction queue reads (Count)
system.switch_cpus0.fpInstQueueWrites       404607055                       # Number of floating instruction queue writes (Count)
system.switch_cpus0.fpInstQueueWakeupAccesses    333732310                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus0.vecInstQueueReads               0                       # Number of vector instruction queue reads (Count)
system.switch_cpus0.vecInstQueueWrites              0                       # Number of vector instruction queue writes (Count)
system.switch_cpus0.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus0.intAluAccesses         1550991423                       # Number of integer alu accesses (Count)
system.switch_cpus0.fpAluAccesses           352924872                       # Number of floating point alu accesses (Count)
system.switch_cpus0.vecAluAccesses                  0                       # Number of vector alu accesses (Count)
system.switch_cpus0.numInsts               1864089750                       # Number of executed instructions (Count)
system.switch_cpus0.numLoadInsts            578353941                       # Number of load instructions executed (Count)
system.switch_cpus0.numSquashedInsts         13011080                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus0.numSwp                          0                       # Number of swp insts executed (Count)
system.switch_cpus0.numNop                          0                       # Number of nop insts executed (Count)
system.switch_cpus0.numRefs                 717252818                       # Number of memory reference insts executed (Count)
system.switch_cpus0.numBranches              89155876                       # Number of branches executed (Count)
system.switch_cpus0.numStoreInsts           138898877                       # Number of stores executed (Count)
system.switch_cpus0.numRate                  2.091819                       # Inst execution rate ((Count/Cycle))
system.switch_cpus0.timesIdled                  93318                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus0.idleCycles                2149354                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus0.quiesceCycles           128930381                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.switch_cpus0.committedInsts         1170063578                       # Number of Instructions Simulated (Count)
system.switch_cpus0.committedOps           1672029014                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus0.cpi                      0.761611                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus0.totalCpi                 0.761611                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus0.ipc                      1.313006                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus0.totalIpc                 1.313006                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus0.intRegfileReads        2185326397                       # Number of integer regfile reads (Count)
system.switch_cpus0.intRegfileWrites       1262961911                       # Number of integer regfile writes (Count)
system.switch_cpus0.fpRegfileReads          216113402                       # Number of floating regfile reads (Count)
system.switch_cpus0.fpRegfileWrites         275981261                       # Number of floating regfile writes (Count)
system.switch_cpus0.ccRegfileReads          513958693                       # number of cc regfile reads (Count)
system.switch_cpus0.ccRegfileWrites         742904233                       # number of cc regfile writes (Count)
system.switch_cpus0.miscRegfileReads        907036146                       # number of misc regfile reads (Count)
system.switch_cpus0.miscRegfileWrites           46310                       # number of misc regfile writes (Count)
system.switch_cpus0.MemDepUnit__0.insertedLoads    614434372                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__0.insertedStores    156346108                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__0.conflictingLoads    250589146                       # Number of conflicting loads. (Count)
system.switch_cpus0.MemDepUnit__0.conflictingStores     68264789                       # Number of conflicting stores. (Count)
system.switch_cpus0.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus0.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus0.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus0.branchPred.lookups      108702653                       # Number of BP lookups (Count)
system.switch_cpus0.branchPred.condPredicted     96420802                       # Number of conditional branches predicted (Count)
system.switch_cpus0.branchPred.condIncorrect      5673380                       # Number of conditional branches incorrect (Count)
system.switch_cpus0.branchPred.BTBLookups     86739073                       # Number of BTB lookups (Count)
system.switch_cpus0.branchPred.BTBUpdates      1948705                       # Number of BTB updates (Count)
system.switch_cpus0.branchPred.BTBHits       86565104                       # Number of BTB hits (Count)
system.switch_cpus0.branchPred.BTBHitRatio     0.997994                       # BTB Hit Ratio (Ratio)
system.switch_cpus0.branchPred.RASUsed        2182145                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus0.branchPred.RASIncorrect         1607                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus0.branchPred.indirectLookups       979926                       # Number of indirect predictor lookups. (Count)
system.switch_cpus0.branchPred.indirectHits       906929                       # Number of indirect target hits. (Count)
system.switch_cpus0.branchPred.indirectMisses        72997                       # Number of indirect misses. (Count)
system.switch_cpus0.branchPred.indirectMispredicted         7336                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus0.commit.commitSquashedInsts    330568932                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus0.commit.commitNonSpecStalls        99236                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus0.commit.branchMispredicts      5330584                       # The number of times a branch was mispredicted (Count)
system.switch_cpus0.commit.numCommittedDist::samples    844208890                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::mean     1.980587                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::stdev     2.765906                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::0    377657231     44.74%     44.74% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::1    181144796     21.46%     66.19% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::2     47496458      5.63%     71.82% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::3     73990459      8.76%     80.58% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::4     20890732      2.47%     83.06% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::5      5868746      0.70%     83.75% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::6      8883355      1.05%     84.81% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::7     18503767      2.19%     87.00% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::8    109773346     13.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::total    844208890                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.instsCommitted   1170063578                       # Number of instructions committed (Count)
system.switch_cpus0.commit.opsCommitted    1672029014                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus0.commit.memRefs          637653810                       # Number of memory references committed (Count)
system.switch_cpus0.commit.loads            508117332                       # Number of loads committed (Count)
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed (Count)
system.switch_cpus0.commit.membars              38258                       # Number of memory barriers committed (Count)
system.switch_cpus0.commit.branches          84439614                       # Number of branches committed (Count)
system.switch_cpus0.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
system.switch_cpus0.commit.floating         314943057                       # Number of committed floating point instructions. (Count)
system.switch_cpus0.commit.integer         1494073130                       # Number of committed integer instructions. (Count)
system.switch_cpus0.commit.functionCalls      1874331                       # Number of function calls committed. (Count)
system.switch_cpus0.commit.committedInstType_0::No_OpClass        13373      0.00%      0.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::IntAlu    855893563     51.19%     51.19% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::IntMult       286429      0.02%     51.21% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::IntDiv        71821      0.00%     51.21% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatAdd    110219212      6.59%     57.80% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     57.80% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatCvt         1408      0.00%     57.80% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     57.80% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     57.80% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     57.80% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     57.80% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     57.80% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAdd         2992      0.00%     57.80% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     57.80% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAlu      2561898      0.15%     57.96% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdCmp            0      0.00%     57.96% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdCvt          706      0.00%     57.96% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdMisc      1577086      0.09%     58.05% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     58.05% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.05% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdShift         1488      0.00%     58.05% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.05% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     58.05% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     58.05% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     29253293      1.75%     59.80% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     59.80% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     59.80% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt     26030419      1.56%     61.36% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv       168708      0.01%     61.37% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.37% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult      7844775      0.47%     61.84% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     61.84% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt       448033      0.03%     61.86% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     61.86% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     61.86% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     61.86% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     61.86% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     61.86% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     61.86% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     61.86% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     61.86% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     61.86% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     61.86% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     61.86% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     61.86% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     61.86% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     61.86% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::MemRead    414225583     24.77%     86.64% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::MemWrite     86920640      5.20%     91.84% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     93891749      5.62%     97.45% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite     42615838      2.55%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::total   1672029014                       # Class of committed instruction (Count)
system.switch_cpus0.commit.commitEligibleSamples    109773346                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus0.decode.idleCycles       141884217                       # Number of cycles decode is idle (Cycle)
system.switch_cpus0.decode.blockedCycles    437093514                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus0.decode.runCycles        245657148                       # Number of cycles decode is running (Cycle)
system.switch_cpus0.decode.unblockCycles     58668850                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus0.decode.squashCycles       5680322                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus0.decode.branchResolved     83517940                       # Number of times decode resolved a branch (Count)
system.switch_cpus0.decode.branchMispred       354618                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus0.decode.decodedInsts    2060110860                       # Number of instructions handled by decode (Count)
system.switch_cpus0.decode.squashedInsts       653999                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus0.fetch.icacheStallCycles    183248961                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus0.fetch.insts            1498807089                       # Number of instructions fetch has processed (Count)
system.switch_cpus0.fetch.branches          108702653                       # Number of branches that fetch encountered (Count)
system.switch_cpus0.fetch.predictedBranches     89654178                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus0.fetch.cycles            699532427                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus0.fetch.squashCycles       12054634                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus0.fetch.tlbCycles             57859                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus0.fetch.miscStallCycles        45008                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus0.fetch.pendingTrapStallCycles        67429                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus0.fetch.pendingQuiesceStallCycles         2266                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.switch_cpus0.fetch.icacheWaitRetryStallCycles         2784                       # Number of stall cycles due to full MSHR (Cycle)
system.switch_cpus0.fetch.cacheLines        175806205                       # Number of cache lines fetched (Count)
system.switch_cpus0.fetch.icacheSquashes      1666007                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus0.fetch.tlbSquashes            1507                       # Number of outstanding ITLB misses that were squashed (Count)
system.switch_cpus0.fetch.nisnDist::samples    888984051                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::mean     2.402519                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::stdev     3.306077                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::0       535143552     60.20%     60.20% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::1         8955002      1.01%     61.20% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::2        33127103      3.73%     64.93% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::3        35472465      3.99%     68.92% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::4        28921268      3.25%     72.17% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::5        23326121      2.62%     74.80% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::6        29849663      3.36%     78.16% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::7        10750437      1.21%     79.37% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::8       183438440     20.63%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::total    888984051                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.branchRate         0.121982                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus0.fetch.rate               1.681911                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus0.iew.idleCycles                  0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus0.iew.squashCycles          5680322                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus0.iew.blockCycles          46565078                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus0.iew.unblockCycles        48043891                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus0.iew.dispatchedInsts    2002584774                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus0.iew.dispSquashedInsts        70830                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus0.iew.dispLoadInsts       614434372                       # Number of dispatched load instructions (Count)
system.switch_cpus0.iew.dispStoreInsts      156346108                       # Number of dispatched store instructions (Count)
system.switch_cpus0.iew.dispNonSpecInsts        73950                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus0.iew.iqFullEvents          3457921                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus0.iew.lsqFullEvents        43980856                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus0.iew.memOrderViolationEvents       378615                       # Number of memory order violations (Count)
system.switch_cpus0.iew.predictedTakenIncorrect      3790762                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus0.iew.predictedNotTakenIncorrect      1670887                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus0.iew.branchMispredicts      5461649                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus0.iew.instsToCommit      1845767499                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus0.iew.writebackCount     1843164093                       # Cumulative count of insts written-back (Count)
system.switch_cpus0.iew.producerInst       1458037221                       # Number of instructions producing a value (Count)
system.switch_cpus0.iew.consumerInst       2123306746                       # Number of instructions consuming a value (Count)
system.switch_cpus0.iew.wbRate               2.068337                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus0.iew.wbFanout             0.686682                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus0.lsq0.forwLoads          193439726                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus0.lsq0.squashedLoads      106317040                       # Number of loads squashed (Count)
system.switch_cpus0.lsq0.ignoredResponses       334164                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus0.lsq0.memOrderViolation       378615                       # Number of memory ordering violations (Count)
system.switch_cpus0.lsq0.squashedStores      26809630                       # Number of stores squashed (Count)
system.switch_cpus0.lsq0.rescheduledLoads     14758811                       # Number of loads that were rescheduled (Count)
system.switch_cpus0.lsq0.blockedByCache          1294                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus0.lsq0.loadToUse::samples    508116388                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::mean     2.999793                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::stdev     4.983875                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::0-9     505296902     99.45%     99.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::10-19      1035665      0.20%     99.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::20-29       391189      0.08%     99.73% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::30-39      1084295      0.21%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::40-49        48103      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::50-59         2451      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::60-69         1117      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::70-79         4354      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::80-89         3725      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::90-99         1664      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::100-109         3206      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::110-119         4864      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::120-129        24435      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::130-139        77905      0.02%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::140-149         8057      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::150-159        24305      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::160-169        15027      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::170-179         5877      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::180-189        31604      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::190-199        15003      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::200-209         3987      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::210-219         1688      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::220-229         3038      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::230-239         1660      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::240-249         1023      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::250-259          999      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::260-269          882      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::270-279          896      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::280-289          919      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::290-299          712      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::overflows        20836      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::max_value         1642                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::total    508116388                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.mmu.dtb.rdAccesses      585134170                       # TLB accesses on read requests (Count)
system.switch_cpus0.mmu.dtb.wrAccesses      139010436                       # TLB accesses on write requests (Count)
system.switch_cpus0.mmu.dtb.rdMisses          1706755                       # TLB misses on read requests (Count)
system.switch_cpus0.mmu.dtb.wrMisses           110413                       # TLB misses on write requests (Count)
system.switch_cpus0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5098610196000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus0.mmu.itb.wrAccesses      175816722                       # TLB accesses on write requests (Count)
system.switch_cpus0.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus0.mmu.itb.wrMisses             5463                       # TLB misses on write requests (Count)
system.switch_cpus0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5098610196000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.power_state.numTransitions          174                       # Number of power state transitions (Count)
system.switch_cpus0.power_state.ticksClkGated::samples           87                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::mean 742290798.850575                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::stdev 358635178.933673                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::1000-5e+10           87    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::min_value      3652500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::max_value    998045000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::total           87                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.pwrStateResidencyTicks::ON 445566659000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.power_state.pwrStateResidencyTicks::CLK_GATED  64579299500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF     18748000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.rename.squashCycles       5680322                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus0.rename.idleCycles       167769661                       # Number of cycles rename is idle (Cycle)
system.switch_cpus0.rename.blockCycles      136808467                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus0.rename.serializeStallCycles      2260543                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus0.rename.runCycles        275112747                       # Number of cycles rename is running (Cycle)
system.switch_cpus0.rename.unblockCycles    301352311                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus0.rename.renamedInsts    2032113553                       # Number of instructions processed by rename (Count)
system.switch_cpus0.rename.ROBFullEvents        34422                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus0.rename.IQFullEvents     117404911                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus0.rename.LQFullEvents     178982857                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus0.rename.SQFullEvents      58156763                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus0.rename.fullRegistersEvents          367                       # Number of times there has been no free registers (Count)
system.switch_cpus0.rename.renamedOperands   3806422147                       # Number of destination operands rename has renamed (Count)
system.switch_cpus0.rename.lookups         6995766332                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus0.rename.intLookups      2437529804                       # Number of integer rename lookups (Count)
system.switch_cpus0.rename.fpLookups        243440620                       # Number of floating rename lookups (Count)
system.switch_cpus0.rename.committedMaps   3140198160                       # Number of HB maps that are committed (Count)
system.switch_cpus0.rename.undoneMaps       666223987                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus0.rename.serializing          60351                       # count of serializing insts renamed (Count)
system.switch_cpus0.rename.tempSerializing        60645                       # count of temporary serializing insts renamed (Count)
system.switch_cpus0.rename.skidInsts        352876873                       # count of insts added to the skid buffer (Count)
system.switch_cpus0.rob.reads              2737013473                       # The number of ROB reads (Count)
system.switch_cpus0.rob.writes             4050091171                       # The number of ROB writes (Count)
system.switch_cpus0.thread_0.numInsts      1170063578                       # Number of Instructions committed (Count)
system.switch_cpus0.thread_0.numOps        1672029014                       # Number of Ops committed (Count)
system.switch_cpus0.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus1.numCycles               667220670                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus1.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus1.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus1.instsAdded             1533586322                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus1.nonSpecInstsAdded          201019                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus1.instsIssued            1433083490                       # Number of instructions issued (Count)
system.switch_cpus1.squashedInstsIssued       1117513                       # Number of squashed instructions issued (Count)
system.switch_cpus1.squashedInstsExamined    257535440                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus1.squashedOperandsExamined    532782342                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus1.squashedNonSpecRemoved        41950                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus1.numIssuedDist::samples    664489480                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::mean      2.156668                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::stdev     2.155560                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::0        220081495     33.12%     33.12% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::1        105859336     15.93%     49.05% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::2         80119353     12.06%     61.11% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::3         72961536     10.98%     72.09% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::4         71944635     10.83%     82.92% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::5         55255525      8.32%     91.23% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::6         32509228      4.89%     96.12% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::7         17077669      2.57%     98.69% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::8          8680703      1.31%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::total    664489480                       # Number of insts issued each cycle (Count)
system.switch_cpus1.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::IntAlu        3693195     17.90%     17.90% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::IntMult             0      0.00%     17.90% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::IntDiv              0      0.00%     17.90% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatAdd          614      0.00%     17.91% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatCmp            0      0.00%     17.91% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatCvt           18      0.00%     17.91% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMult            0      0.00%     17.91% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMultAcc            0      0.00%     17.91% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatDiv            0      0.00%     17.91% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMisc            0      0.00%     17.91% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatSqrt            0      0.00%     17.91% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAdd            32      0.00%     17.91% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAddAcc            0      0.00%     17.91% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAlu          4332      0.02%     17.93% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdCmp             0      0.00%     17.93% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdCvt             7      0.00%     17.93% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdMisc            8      0.00%     17.93% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdMult            0      0.00%     17.93% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdMultAcc            0      0.00%     17.93% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdShift            0      0.00%     17.93% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdShiftAcc            0      0.00%     17.93% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdDiv             0      0.00%     17.93% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSqrt            0      0.00%     17.93% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatAdd       106252      0.52%     18.44% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatAlu            0      0.00%     18.44% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatCmp            0      0.00%     18.44% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatCvt            0      0.00%     18.44% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatDiv            0      0.00%     18.44% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatMisc            0      0.00%     18.44% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatMult        51568      0.25%     18.69% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatMultAcc            0      0.00%     18.69% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatSqrt            0      0.00%     18.69% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdReduceAdd            0      0.00%     18.69% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdReduceAlu            0      0.00%     18.69% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdReduceCmp            0      0.00%     18.69% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatReduceAdd            0      0.00%     18.69% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatReduceCmp            0      0.00%     18.69% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAes             0      0.00%     18.69% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAesMix            0      0.00%     18.69% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSha1Hash            0      0.00%     18.69% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSha1Hash2            0      0.00%     18.69% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSha256Hash            0      0.00%     18.69% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSha256Hash2            0      0.00%     18.69% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdShaSigma2            0      0.00%     18.69% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdShaSigma3            0      0.00%     18.69% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdPredAlu            0      0.00%     18.69% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::MemRead      14144116     68.56%     87.26% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::MemWrite      1509205      7.32%     94.57% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMemRead      1105232      5.36%     99.93% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMemWrite        14216      0.07%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statIssuedInstType_0::No_OpClass        51883      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::IntAlu    755264268     52.70%     52.71% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::IntMult       213980      0.01%     52.72% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::IntDiv        61578      0.00%     52.72% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatAdd     81046660      5.66%     58.38% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatCmp            0      0.00%     58.38% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatCvt         2236      0.00%     58.38% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMult            0      0.00%     58.38% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMultAcc            0      0.00%     58.38% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatDiv            0      0.00%     58.38% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMisc            0      0.00%     58.38% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatSqrt            0      0.00%     58.38% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAdd         3024      0.00%     58.38% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAddAcc            0      0.00%     58.38% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAlu      6737083      0.47%     58.85% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdCmp            0      0.00%     58.85% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdCvt         4470      0.00%     58.85% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdMisc      4367484      0.30%     59.16% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdMult            0      0.00%     59.16% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdMultAcc            0      0.00%     59.16% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdShift         1488      0.00%     59.16% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     59.16% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdDiv            0      0.00%     59.16% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSqrt            0      0.00%     59.16% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatAdd     24594558      1.72%     60.87% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     60.87% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     60.87% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatCvt     21534813      1.50%     62.37% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatDiv       623863      0.04%     62.42% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     62.42% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatMult      7851646      0.55%     62.97% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     62.97% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatSqrt       332251      0.02%     62.99% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     62.99% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     62.99% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     62.99% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     62.99% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     62.99% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAes            0      0.00%     62.99% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAesMix            0      0.00%     62.99% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     62.99% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     62.99% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     62.99% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     62.99% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     62.99% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     62.99% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdPredAlu            0      0.00%     62.99% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::MemRead    351508730     24.53%     87.52% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::MemWrite     74729198      5.21%     92.73% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMemRead     76275714      5.32%     98.05% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMemWrite     27878563      1.95%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::total   1433083490                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.issueRate                2.147840                       # Inst issue rate ((Count/Cycle))
system.switch_cpus1.fuBusy                   20628795                       # FU busy when requested (Count)
system.switch_cpus1.fuBusyRate               0.014395                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus1.intInstQueueReads      3033572528                       # Number of integer instruction queue reads (Count)
system.switch_cpus1.intInstQueueWrites     1491299402                       # Number of integer instruction queue writes (Count)
system.switch_cpus1.intInstQueueWakeupAccesses   1160710772                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus1.fpInstQueueReads        518830240                       # Number of floating instruction queue reads (Count)
system.switch_cpus1.fpInstQueueWrites       300258565                       # Number of floating instruction queue writes (Count)
system.switch_cpus1.fpInstQueueWakeupAccesses    248229003                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus1.vecInstQueueReads               0                       # Number of vector instruction queue reads (Count)
system.switch_cpus1.vecInstQueueWrites              0                       # Number of vector instruction queue writes (Count)
system.switch_cpus1.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus1.intAluAccesses         1193626355                       # Number of integer alu accesses (Count)
system.switch_cpus1.fpAluAccesses           260034047                       # Number of floating point alu accesses (Count)
system.switch_cpus1.vecAluAccesses                  0                       # Number of vector alu accesses (Count)
system.switch_cpus1.numInsts               1422380540                       # Number of executed instructions (Count)
system.switch_cpus1.numLoadInsts            420968530                       # Number of load instructions executed (Count)
system.switch_cpus1.numSquashedInsts          9473842                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus1.numSwp                          0                       # Number of swp insts executed (Count)
system.switch_cpus1.numNop                          0                       # Number of nop insts executed (Count)
system.switch_cpus1.numRefs                 522870402                       # Number of memory reference insts executed (Count)
system.switch_cpus1.numBranches              69634238                       # Number of branches executed (Count)
system.switch_cpus1.numStoreInsts           101901872                       # Number of stores executed (Count)
system.switch_cpus1.numRate                  2.131799                       # Inst execution rate ((Count/Cycle))
system.switch_cpus1.timesIdled                 108234                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus1.idleCycles                2731190                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus1.quiesceCycles           353077878                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.switch_cpus1.committedInsts          894990972                       # Number of Instructions Simulated (Count)
system.switch_cpus1.committedOps           1276251900                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus1.cpi                      0.745505                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus1.totalCpi                 0.745505                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus1.ipc                      1.341372                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus1.totalIpc                 1.341372                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus1.intRegfileReads        1673881522                       # Number of integer regfile reads (Count)
system.switch_cpus1.intRegfileWrites        974181763                       # Number of integer regfile writes (Count)
system.switch_cpus1.fpRegfileReads          203532251                       # Number of floating regfile reads (Count)
system.switch_cpus1.fpRegfileWrites         208295495                       # Number of floating regfile writes (Count)
system.switch_cpus1.ccRegfileReads          382308926                       # number of cc regfile reads (Count)
system.switch_cpus1.ccRegfileWrites         557822669                       # number of cc regfile writes (Count)
system.switch_cpus1.miscRegfileReads        673885862                       # number of misc regfile reads (Count)
system.switch_cpus1.miscRegfileWrites           75470                       # number of misc regfile writes (Count)
system.switch_cpus1.MemDepUnit__0.insertedLoads    451213466                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__0.insertedStores    114452485                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__0.conflictingLoads    175024683                       # Number of conflicting loads. (Count)
system.switch_cpus1.MemDepUnit__0.conflictingStores     45192322                       # Number of conflicting stores. (Count)
system.switch_cpus1.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus1.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus1.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus1.branchPred.lookups       85532157                       # Number of BP lookups (Count)
system.switch_cpus1.branchPred.condPredicted     71694986                       # Number of conditional branches predicted (Count)
system.switch_cpus1.branchPred.condIncorrect      4258906                       # Number of conditional branches incorrect (Count)
system.switch_cpus1.branchPred.BTBLookups     64573716                       # Number of BTB lookups (Count)
system.switch_cpus1.branchPred.BTBUpdates      1606397                       # Number of BTB updates (Count)
system.switch_cpus1.branchPred.BTBHits       64389210                       # Number of BTB hits (Count)
system.switch_cpus1.branchPred.BTBHitRatio     0.997143                       # BTB Hit Ratio (Ratio)
system.switch_cpus1.branchPred.RASUsed        3032461                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus1.branchPred.RASIncorrect         2124                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus1.branchPred.indirectLookups      1318636                       # Number of indirect predictor lookups. (Count)
system.switch_cpus1.branchPred.indirectHits      1245217                       # Number of indirect target hits. (Count)
system.switch_cpus1.branchPred.indirectMisses        73419                       # Number of indirect misses. (Count)
system.switch_cpus1.branchPred.indirectMispredicted         8667                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus1.commit.commitSquashedInsts    257540346                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus1.commit.commitNonSpecStalls       159069                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus1.commit.branchMispredicts      3997747                       # The number of times a branch was mispredicted (Count)
system.switch_cpus1.commit.numCommittedDist::samples    629708658                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::mean     2.026734                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::stdev     2.808818                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::0    281812600     44.75%     44.75% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::1    130336578     20.70%     65.45% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::2     37853747      6.01%     71.46% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::3     51570189      8.19%     79.65% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::4     17645708      2.80%     82.45% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::5      4224506      0.67%     83.12% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::6      7417562      1.18%     84.30% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::7     11495617      1.83%     86.13% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::8     87352151     13.87%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::total    629708658                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.instsCommitted    894990972                       # Number of instructions committed (Count)
system.switch_cpus1.commit.opsCommitted    1276251900                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus1.commit.memRefs          465203077                       # Number of memory references committed (Count)
system.switch_cpus1.commit.loads            371208856                       # Number of loads committed (Count)
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed (Count)
system.switch_cpus1.commit.membars              62430                       # Number of memory barriers committed (Count)
system.switch_cpus1.commit.branches          65047652                       # Number of branches committed (Count)
system.switch_cpus1.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
system.switch_cpus1.commit.floating         233808149                       # Number of committed floating point instructions. (Count)
system.switch_cpus1.commit.integer         1137519527                       # Number of committed integer instructions. (Count)
system.switch_cpus1.commit.functionCalls      2174189                       # Number of function calls committed. (Count)
system.switch_cpus1.commit.committedInstType_0::No_OpClass        18635      0.00%      0.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::IntAlu    676075691     52.97%     52.97% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::IntMult       202843      0.02%     52.99% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::IntDiv        50205      0.00%     52.99% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatAdd     70461115      5.52%     58.52% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     58.52% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatCvt         2176      0.00%     58.52% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     58.52% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.52% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     58.52% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     58.52% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     58.52% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAdd         2992      0.00%     58.52% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.52% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAlu      5873050      0.46%     58.98% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdCmp            0      0.00%     58.98% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdCvt         4416      0.00%     58.98% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdMisc      4141130      0.32%     59.30% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     59.30% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     59.30% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdShift         1488      0.00%     59.30% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     59.30% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     59.30% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     59.30% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     24329560      1.91%     61.21% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.21% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.21% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt     21216626      1.66%     62.87% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv       623617      0.05%     62.92% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     62.92% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult      7713250      0.60%     63.52% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     63.52% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt       332029      0.03%     63.55% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     63.55% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     63.55% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     63.55% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     63.55% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     63.55% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     63.55% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     63.55% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     63.55% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     63.55% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     63.55% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     63.55% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     63.55% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     63.55% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     63.55% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::MemRead    306468211     24.01%     87.56% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::MemWrite     66345133      5.20%     92.76% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMemRead     64740645      5.07%     97.83% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite     27649088      2.17%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::total   1276251900                       # Class of committed instruction (Count)
system.switch_cpus1.commit.commitEligibleSamples     87352151                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus1.decode.idleCycles       108880741                       # Number of cycles decode is idle (Cycle)
system.switch_cpus1.decode.blockedCycles    319048047                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus1.decode.runCycles        188493054                       # Number of cycles decode is running (Cycle)
system.switch_cpus1.decode.unblockCycles     43841386                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus1.decode.squashCycles       4226252                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus1.decode.branchResolved     61904629                       # Number of times decode resolved a branch (Count)
system.switch_cpus1.decode.branchMispred       272243                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus1.decode.decodedInsts    1576896135                       # Number of instructions handled by decode (Count)
system.switch_cpus1.decode.squashedInsts       579406                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus1.fetch.icacheStallCycles    142283389                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus1.fetch.insts            1149432743                       # Number of instructions fetch has processed (Count)
system.switch_cpus1.fetch.branches           85532157                       # Number of branches that fetch encountered (Count)
system.switch_cpus1.fetch.predictedBranches     68666888                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus1.fetch.cycles            517488290                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus1.fetch.squashCycles        8987146                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus1.fetch.tlbCycles             70366                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus1.fetch.miscStallCycles        39999                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus1.fetch.pendingTrapStallCycles       106059                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus1.fetch.pendingQuiesceStallCycles         5476                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.switch_cpus1.fetch.icacheWaitRetryStallCycles         2328                       # Number of stall cycles due to full MSHR (Cycle)
system.switch_cpus1.fetch.cacheLines        134878357                       # Number of cache lines fetched (Count)
system.switch_cpus1.fetch.icacheSquashes      1236133                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus1.fetch.tlbSquashes            1355                       # Number of outstanding ITLB misses that were squashed (Count)
system.switch_cpus1.fetch.nisnDist::samples    664489480                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::mean     2.462893                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::stdev     3.322451                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::0       393265087     59.18%     59.18% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::1         8175386      1.23%     60.41% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::2        23395703      3.52%     63.93% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::3        25872507      3.89%     67.83% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::4        22423586      3.37%     71.20% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::5        22072960      3.32%     74.52% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::6        20817814      3.13%     77.66% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::7         8715133      1.31%     78.97% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::8       139751304     21.03%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::total    664489480                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.branchRate         0.128192                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus1.fetch.rate               1.722718                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus1.iew.idleCycles                  0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus1.iew.squashCycles          4226252                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus1.iew.blockCycles          43857078                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus1.iew.unblockCycles        27366640                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus1.iew.dispatchedInsts    1533787341                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus1.iew.dispSquashedInsts        41113                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus1.iew.dispLoadInsts       451213466                       # Number of dispatched load instructions (Count)
system.switch_cpus1.iew.dispStoreInsts      114452485                       # Number of dispatched store instructions (Count)
system.switch_cpus1.iew.dispNonSpecInsts       110844                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus1.iew.iqFullEvents          2048794                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus1.iew.lsqFullEvents        24983102                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus1.iew.memOrderViolationEvents       241253                       # Number of memory order violations (Count)
system.switch_cpus1.iew.predictedTakenIncorrect      2691086                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus1.iew.predictedNotTakenIncorrect      1394510                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus1.iew.branchMispredicts      4085596                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus1.iew.instsToCommit      1411249507                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus1.iew.writebackCount     1408939775                       # Cumulative count of insts written-back (Count)
system.switch_cpus1.iew.producerInst       1126523202                       # Number of instructions producing a value (Count)
system.switch_cpus1.iew.consumerInst       1664921299                       # Number of instructions consuming a value (Count)
system.switch_cpus1.iew.wbRate               2.111655                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus1.iew.wbFanout             0.676622                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus1.lsq0.forwLoads          138606443                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus1.lsq0.squashedLoads       80004610                       # Number of loads squashed (Count)
system.switch_cpus1.lsq0.ignoredResponses       222063                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus1.lsq0.memOrderViolation       241253                       # Number of memory ordering violations (Count)
system.switch_cpus1.lsq0.squashedStores      20458264                       # Number of stores squashed (Count)
system.switch_cpus1.lsq0.rescheduledLoads      8503766                       # Number of loads that were rescheduled (Count)
system.switch_cpus1.lsq0.blockedByCache          1382                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus1.lsq0.loadToUse::samples    371206803                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::mean     3.074039                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::stdev     6.244556                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::0-9     368574110     99.29%     99.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::10-19       701378      0.19%     99.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::20-29       247292      0.07%     99.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::30-39      1259027      0.34%     99.89% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::40-49       137226      0.04%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::50-59        11450      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::60-69         3054      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::70-79         8980      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::80-89         5654      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::90-99         2172      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::100-109         4154      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::110-119         5887      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::120-129        20538      0.01%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::130-139        65366      0.02%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::140-149        10865      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::150-159        20396      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::160-169        16691      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::170-179         7388      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::180-189        32188      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::190-199        21826      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::200-209         7642      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::210-219         4690      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::220-229         3200      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::230-239         2366      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::240-249         1565      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::250-259         1503      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::260-269         1421      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::270-279         1338      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::280-289         1209      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::290-299          937      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::overflows        25290      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::max_value         1799                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::total    371206803                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.mmu.dtb.rdAccesses      425261511                       # TLB accesses on read requests (Count)
system.switch_cpus1.mmu.dtb.wrAccesses      101997118                       # TLB accesses on write requests (Count)
system.switch_cpus1.mmu.dtb.rdMisses          1140410                       # TLB misses on read requests (Count)
system.switch_cpus1.mmu.dtb.wrMisses            88879                       # TLB misses on write requests (Count)
system.switch_cpus1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5098610196000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus1.mmu.itb.wrAccesses      134892595                       # TLB accesses on write requests (Count)
system.switch_cpus1.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus1.mmu.itb.wrMisses             6024                       # TLB misses on write requests (Count)
system.switch_cpus1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5098610196000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.power_state.numTransitions          393                       # Number of power state transitions (Count)
system.switch_cpus1.power_state.ticksClkGated::samples          197                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::mean 896185725.913706                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::stdev 275274188.165965                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::1000-5e+10          197    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::min_value      3701500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::max_value    998561500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::total          197                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.pwrStateResidencyTicks::ON 333494247495                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.power_state.pwrStateResidencyTicks::CLK_GATED 176548588005                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF    121871000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.rename.squashCycles       4226252                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus1.rename.idleCycles       128618784                       # Number of cycles rename is idle (Cycle)
system.switch_cpus1.rename.blockCycles      101370005                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus1.rename.serializeStallCycles      2975310                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus1.rename.runCycles        210723180                       # Number of cycles rename is running (Cycle)
system.switch_cpus1.rename.unblockCycles    216575949                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus1.rename.renamedInsts    1555226330                       # Number of instructions processed by rename (Count)
system.switch_cpus1.rename.ROBFullEvents        74879                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus1.rename.IQFullEvents      72213297                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus1.rename.LQFullEvents     110454244                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus1.rename.SQFullEvents      56680976                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus1.rename.fullRegistersEvents          165                       # Number of times there has been no free registers (Count)
system.switch_cpus1.rename.renamedOperands   2885040792                       # Number of destination operands rename has renamed (Count)
system.switch_cpus1.rename.lookups         5322160493                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus1.rename.intLookups      1870406218                       # Number of integer rename lookups (Count)
system.switch_cpus1.rename.fpLookups        227456609                       # Number of floating rename lookups (Count)
system.switch_cpus1.rename.committedMaps   2387659478                       # Number of HB maps that are committed (Count)
system.switch_cpus1.rename.undoneMaps       497381314                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus1.rename.serializing          89128                       # count of serializing insts renamed (Count)
system.switch_cpus1.rename.tempSerializing        88569                       # count of temporary serializing insts renamed (Count)
system.switch_cpus1.rename.skidInsts        257728688                       # count of insts added to the skid buffer (Count)
system.switch_cpus1.rob.reads              2076112129                       # The number of ROB reads (Count)
system.switch_cpus1.rob.writes             3102460313                       # The number of ROB writes (Count)
system.switch_cpus1.thread_0.numInsts       894990972                       # Number of Instructions committed (Count)
system.switch_cpus1.thread_0.numOps        1276251900                       # Number of Ops committed (Count)
system.switch_cpus1.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus2.numCycles               693329052                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus2.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus2.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus2.instsAdded             1555869107                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus2.nonSpecInstsAdded          149533                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus2.instsIssued            1485801426                       # Number of instructions issued (Count)
system.switch_cpus2.squashedInstsIssued        936199                       # Number of squashed instructions issued (Count)
system.switch_cpus2.squashedInstsExamined    218581526                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus2.squashedOperandsExamined    453288689                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus2.squashedNonSpecRemoved        32304                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus2.numIssuedDist::samples    688659027                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::mean      2.157528                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::stdev     2.084373                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::0        206425272     29.97%     29.97% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::1        123140812     17.88%     47.86% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::2         93837847     13.63%     61.48% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::3         83331176     12.10%     73.58% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::4         73630836     10.69%     84.27% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::5         52741676      7.66%     91.93% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::6         30995716      4.50%     96.43% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::7         15660164      2.27%     98.71% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::8          8895528      1.29%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::total    688659027                       # Number of insts issued each cycle (Count)
system.switch_cpus2.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::IntAlu        2916720     13.90%     13.90% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::IntMult             0      0.00%     13.90% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::IntDiv              0      0.00%     13.90% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatAdd          737      0.00%     13.91% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatCmp            0      0.00%     13.91% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatCvt            4      0.00%     13.91% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMult            0      0.00%     13.91% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMultAcc            0      0.00%     13.91% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatDiv            0      0.00%     13.91% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMisc            0      0.00%     13.91% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatSqrt            0      0.00%     13.91% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAdd             0      0.00%     13.91% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAddAcc            0      0.00%     13.91% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAlu         11862      0.06%     13.96% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdCmp             0      0.00%     13.96% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdCvt            15      0.00%     13.96% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdMisc           14      0.00%     13.96% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdMult            0      0.00%     13.96% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdMultAcc            0      0.00%     13.96% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdShift            2      0.00%     13.96% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdShiftAcc            0      0.00%     13.96% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdDiv             0      0.00%     13.96% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSqrt            0      0.00%     13.96% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatAdd        76740      0.37%     14.33% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatAlu            0      0.00%     14.33% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatCmp            0      0.00%     14.33% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatCvt            0      0.00%     14.33% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatDiv            0      0.00%     14.33% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatMisc            0      0.00%     14.33% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatMult        29156      0.14%     14.47% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatMultAcc            0      0.00%     14.47% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatSqrt            0      0.00%     14.47% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdReduceAdd            0      0.00%     14.47% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdReduceAlu            0      0.00%     14.47% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdReduceCmp            0      0.00%     14.47% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatReduceAdd            0      0.00%     14.47% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatReduceCmp            0      0.00%     14.47% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAes             0      0.00%     14.47% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAesMix            0      0.00%     14.47% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSha1Hash            0      0.00%     14.47% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSha1Hash2            0      0.00%     14.47% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSha256Hash            0      0.00%     14.47% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSha256Hash2            0      0.00%     14.47% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdShaSigma2            0      0.00%     14.47% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdShaSigma3            0      0.00%     14.47% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdPredAlu            0      0.00%     14.47% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::MemRead      13609843     64.87%     79.34% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::MemWrite      2248524     10.72%     90.05% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMemRead      2054626      9.79%     99.85% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMemWrite        32182      0.15%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statIssuedInstType_0::No_OpClass        39998      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::IntAlu    720534877     48.49%     48.50% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::IntMult      2435630      0.16%     48.66% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::IntDiv      1598227      0.11%     48.77% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatAdd     98427230      6.62%     55.39% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatCmp            0      0.00%     55.39% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatCvt         1726      0.00%     55.39% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMult            0      0.00%     55.39% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMultAcc            0      0.00%     55.39% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatDiv            0      0.00%     55.39% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMisc            0      0.00%     55.39% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatSqrt            0      0.00%     55.39% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAdd          352      0.00%     55.39% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAddAcc            0      0.00%     55.39% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAlu     13321410      0.90%     56.29% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdCmp            0      0.00%     56.29% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdCvt         1038      0.00%     56.29% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdMisc     12062663      0.81%     57.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdMult            0      0.00%     57.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdMultAcc            0      0.00%     57.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdShift          317      0.00%     57.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdShiftAcc            0      0.00%     57.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdDiv            0      0.00%     57.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSqrt            0      0.00%     57.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatAdd     33101132      2.23%     59.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatAlu            0      0.00%     59.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatCmp            0      0.00%     59.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatCvt     30177647      2.03%     61.36% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatDiv       783192      0.05%     61.41% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatMisc            0      0.00%     61.41% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatMult     15714682      1.06%     62.47% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     62.47% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatSqrt       294755      0.02%     62.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdReduceAdd            0      0.00%     62.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdReduceAlu            0      0.00%     62.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdReduceCmp            0      0.00%     62.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     62.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     62.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAes            0      0.00%     62.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAesMix            0      0.00%     62.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSha1Hash            0      0.00%     62.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     62.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSha256Hash            0      0.00%     62.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     62.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdShaSigma2            0      0.00%     62.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdShaSigma3            0      0.00%     62.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdPredAlu            0      0.00%     62.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::MemRead    330717081     22.26%     84.75% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::MemWrite     82972134      5.58%     90.33% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMemRead    106139948      7.14%     97.48% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMemWrite     37477387      2.52%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::total   1485801426                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.issueRate                2.142996                       # Inst issue rate ((Count/Cycle))
system.switch_cpus2.fuBusy                   20980425                       # FU busy when requested (Count)
system.switch_cpus2.fuBusyRate               0.014121                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus2.intInstQueueReads      2962283129                       # Number of integer instruction queue reads (Count)
system.switch_cpus2.intInstQueueWrites     1395308231                       # Number of integer instruction queue writes (Count)
system.switch_cpus2.intInstQueueWakeupAccesses   1115670016                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus2.fpInstQueueReads        719895374                       # Number of floating instruction queue reads (Count)
system.switch_cpus2.fpInstQueueWrites       379541807                       # Number of floating instruction queue writes (Count)
system.switch_cpus2.fpInstQueueWakeupAccesses    333969001                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus2.vecInstQueueReads               0                       # Number of vector instruction queue reads (Count)
system.switch_cpus2.vecInstQueueWrites              0                       # Number of vector instruction queue writes (Count)
system.switch_cpus2.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus2.intAluAccesses         1145713513                       # Number of integer alu accesses (Count)
system.switch_cpus2.fpAluAccesses           361028340                       # Number of floating point alu accesses (Count)
system.switch_cpus2.vecAluAccesses                  0                       # Number of vector alu accesses (Count)
system.switch_cpus2.numInsts               1476837971                       # Number of executed instructions (Count)
system.switch_cpus2.numLoadInsts            431337473                       # Number of load instructions executed (Count)
system.switch_cpus2.numSquashedInsts          7918599                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus2.numSwp                          0                       # Number of swp insts executed (Count)
system.switch_cpus2.numNop                          0                       # Number of nop insts executed (Count)
system.switch_cpus2.numRefs                 551135068                       # Number of memory reference insts executed (Count)
system.switch_cpus2.numBranches              68089066                       # Number of branches executed (Count)
system.switch_cpus2.numStoreInsts           119797595                       # Number of stores executed (Count)
system.switch_cpus2.numRate                  2.130068                       # Inst execution rate ((Count/Cycle))
system.switch_cpus2.timesIdled                 108855                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus2.idleCycles                4670025                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus2.quiesceCycles           326988603                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.switch_cpus2.committedInsts          887241442                       # Number of Instructions Simulated (Count)
system.switch_cpus2.committedOps           1337437100                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus2.cpi                      0.781443                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus2.totalCpi                 0.781443                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus2.ipc                      1.279683                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus2.totalIpc                 1.279683                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus2.intRegfileReads        1669859798                       # Number of integer regfile reads (Count)
system.switch_cpus2.intRegfileWrites        930516142                       # Number of integer regfile writes (Count)
system.switch_cpus2.fpRegfileReads          308433887                       # Number of floating regfile reads (Count)
system.switch_cpus2.fpRegfileWrites         282474960                       # Number of floating regfile writes (Count)
system.switch_cpus2.ccRegfileReads          351639863                       # number of cc regfile reads (Count)
system.switch_cpus2.ccRegfileWrites         475846669                       # number of cc regfile writes (Count)
system.switch_cpus2.miscRegfileReads        697840918                       # number of misc regfile reads (Count)
system.switch_cpus2.miscRegfileWrites           56706                       # number of misc regfile writes (Count)
system.switch_cpus2.MemDepUnit__0.insertedLoads    441246656                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__0.insertedStores    130936651                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__0.conflictingLoads    183680373                       # Number of conflicting loads. (Count)
system.switch_cpus2.MemDepUnit__0.conflictingStores     55619196                       # Number of conflicting stores. (Count)
system.switch_cpus2.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus2.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus2.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus2.branchPred.lookups       81287649                       # Number of BP lookups (Count)
system.switch_cpus2.branchPred.condPredicted     66548548                       # Number of conditional branches predicted (Count)
system.switch_cpus2.branchPred.condIncorrect      3584262                       # Number of conditional branches incorrect (Count)
system.switch_cpus2.branchPred.BTBLookups     61871244                       # Number of BTB lookups (Count)
system.switch_cpus2.branchPred.BTBUpdates      1323148                       # Number of BTB updates (Count)
system.switch_cpus2.branchPred.BTBHits       61706638                       # Number of BTB hits (Count)
system.switch_cpus2.branchPred.BTBHitRatio     0.997340                       # BTB Hit Ratio (Ratio)
system.switch_cpus2.branchPred.RASUsed        3914576                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus2.branchPred.RASIncorrect         1468                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus2.branchPred.indirectLookups       997775                       # Number of indirect predictor lookups. (Count)
system.switch_cpus2.branchPred.indirectHits       932517                       # Number of indirect target hits. (Count)
system.switch_cpus2.branchPred.indirectMisses        65258                       # Number of indirect misses. (Count)
system.switch_cpus2.branchPred.indirectMispredicted         7527                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus2.commit.commitSquashedInsts    218596643                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus2.commit.commitNonSpecStalls       117229                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus2.commit.branchMispredicts      3374978                       # The number of times a branch was mispredicted (Count)
system.switch_cpus2.commit.numCommittedDist::samples    659122123                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::mean     2.029119                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::stdev     2.816789                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::0    295187972     44.79%     44.79% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::1    139969395     21.24%     66.02% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::2     37348316      5.67%     71.69% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::3     48506300      7.36%     79.05% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::4     20400334      3.10%     82.14% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::5      5121542      0.78%     82.92% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::6      8712387      1.32%     84.24% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::7     13238211      2.01%     86.25% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::8     90637666     13.75%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::total    659122123                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.instsCommitted    887241442                       # Number of instructions committed (Count)
system.switch_cpus2.commit.opsCommitted    1337437100                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus2.commit.memRefs          487175906                       # Number of memory references committed (Count)
system.switch_cpus2.commit.loads            373780135                       # Number of loads committed (Count)
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed (Count)
system.switch_cpus2.commit.membars              45314                       # Number of memory barriers committed (Count)
system.switch_cpus2.commit.branches          64243356                       # Number of branches committed (Count)
system.switch_cpus2.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
system.switch_cpus2.commit.floating         321196381                       # Number of committed floating point instructions. (Count)
system.switch_cpus2.commit.integer         1144382289                       # Number of committed integer instructions. (Count)
system.switch_cpus2.commit.functionCalls      3249676                       # Number of function calls committed. (Count)
system.switch_cpus2.commit.committedInstType_0::No_OpClass        13481      0.00%      0.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::IntAlu    653630661     48.87%     48.87% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::IntMult      2396690      0.18%     49.05% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::IntDiv      1581715      0.12%     49.17% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatAdd     88520360      6.62%     55.79% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     55.79% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatCvt         1552      0.00%     55.79% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     55.79% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     55.79% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     55.79% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     55.79% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     55.79% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAdd          264      0.00%     55.79% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     55.79% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAlu     12674387      0.95%     56.74% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdCmp            0      0.00%     56.74% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdCvt          774      0.00%     56.74% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdMisc     11913708      0.89%     57.63% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     57.63% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     57.63% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdShift          116      0.00%     57.63% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     57.63% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     57.63% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     57.63% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     32922713      2.46%     60.09% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     60.09% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     60.09% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt     29902228      2.24%     62.33% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv       774800      0.06%     62.38% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     62.38% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     15633203      1.17%     63.55% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     63.55% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt       294542      0.02%     63.57% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     63.57% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     63.57% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     63.57% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     63.57% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     63.57% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     63.57% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     63.57% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     63.57% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     63.57% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     63.57% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     63.57% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     63.57% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     63.57% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     63.57% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::MemRead    293252637     21.93%     85.50% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::MemWrite     76177523      5.70%     91.20% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     80527498      6.02%     97.22% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite     37218248      2.78%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::total   1337437100                       # Class of committed instruction (Count)
system.switch_cpus2.commit.commitEligibleSamples     90637666                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus2.decode.idleCycles        95621471                       # Number of cycles decode is idle (Cycle)
system.switch_cpus2.decode.blockedCycles    361734616                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus2.decode.runCycles        171115592                       # Number of cycles decode is running (Cycle)
system.switch_cpus2.decode.unblockCycles     56574606                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus2.decode.squashCycles       3612742                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus2.decode.branchResolved     59618052                       # Number of times decode resolved a branch (Count)
system.switch_cpus2.decode.branchMispred       217219                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus2.decode.decodedInsts    1592705124                       # Number of instructions handled by decode (Count)
system.switch_cpus2.decode.squashedInsts       490138                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus2.fetch.icacheStallCycles    133531411                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus2.fetch.insts            1101677248                       # Number of instructions fetch has processed (Count)
system.switch_cpus2.fetch.branches           81287649                       # Number of branches that fetch encountered (Count)
system.switch_cpus2.fetch.predictedBranches     66553731                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus2.fetch.cycles            551116355                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus2.fetch.squashCycles        7651242                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus2.fetch.tlbCycles             65569                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus2.fetch.miscStallCycles        37654                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus2.fetch.pendingTrapStallCycles        76783                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus2.fetch.pendingQuiesceStallCycles         4513                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.switch_cpus2.fetch.icacheWaitRetryStallCycles         1121                       # Number of stall cycles due to full MSHR (Cycle)
system.switch_cpus2.fetch.cacheLines        126591655                       # Number of cache lines fetched (Count)
system.switch_cpus2.fetch.icacheSquashes      1041775                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus2.fetch.tlbSquashes             723                       # Number of outstanding ITLB misses that were squashed (Count)
system.switch_cpus2.fetch.nisnDist::samples    688659027                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::mean     2.387300                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::stdev     3.316451                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::0       418206350     60.73%     60.73% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::1        10391374      1.51%     62.24% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::2        22108553      3.21%     65.45% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::3        24108991      3.50%     68.95% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::4        20082259      2.92%     71.86% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::5        19248033      2.80%     74.66% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::6        22863426      3.32%     77.98% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::7         9849807      1.43%     79.41% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::8       141800234     20.59%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::total    688659027                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.branchRate         0.117243                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus2.fetch.rate               1.588967                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus2.iew.idleCycles                  0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus2.iew.squashCycles          3612742                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus2.iew.blockCycles          35786606                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus2.iew.unblockCycles        26086065                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus2.iew.dispatchedInsts    1556018640                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus2.iew.dispSquashedInsts        42775                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus2.iew.dispLoadInsts       441246656                       # Number of dispatched load instructions (Count)
system.switch_cpus2.iew.dispStoreInsts      130936651                       # Number of dispatched store instructions (Count)
system.switch_cpus2.iew.dispNonSpecInsts        83367                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus2.iew.iqFullEvents          2147608                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus2.iew.lsqFullEvents        23532008                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus2.iew.memOrderViolationEvents       255640                       # Number of memory order violations (Count)
system.switch_cpus2.iew.predictedTakenIncorrect      2294736                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus2.iew.predictedNotTakenIncorrect      1156762                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus2.iew.branchMispredicts      3451498                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus2.iew.instsToCommit      1451594915                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus2.iew.writebackCount     1449639017                       # Cumulative count of insts written-back (Count)
system.switch_cpus2.iew.producerInst       1123013821                       # Number of instructions producing a value (Count)
system.switch_cpus2.iew.consumerInst       1676683362                       # Number of instructions consuming a value (Count)
system.switch_cpus2.iew.wbRate               2.090838                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus2.iew.wbFanout             0.669783                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus2.lsq0.forwLoads          143205443                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus2.lsq0.squashedLoads       67466522                       # Number of loads squashed (Count)
system.switch_cpus2.lsq0.ignoredResponses       180805                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus2.lsq0.memOrderViolation       255640                       # Number of memory ordering violations (Count)
system.switch_cpus2.lsq0.squashedStores      17540875                       # Number of stores squashed (Count)
system.switch_cpus2.lsq0.rescheduledLoads     23029087                       # Number of loads that were rescheduled (Count)
system.switch_cpus2.lsq0.blockedByCache          1132                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus2.lsq0.loadToUse::samples    373778831                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::mean     3.592241                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::stdev     7.670569                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::0-9     361818804     96.80%     96.80% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::10-19      6651389      1.78%     98.58% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::20-29      1515749      0.41%     98.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::30-39       994761      0.27%     99.25% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::40-49       845543      0.23%     99.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::50-59       618614      0.17%     99.64% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::60-69       793191      0.21%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::70-79        21296      0.01%     99.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::80-89        88422      0.02%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::90-99       164542      0.04%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::100-109        11435      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::110-119         4479      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::120-129        23711      0.01%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::130-139        50705      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::140-149        13371      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::150-159        29108      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::160-169        15839      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::170-179         8641      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::180-189        30432      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::190-199        23684      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::200-209        10137      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::210-219         6446      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::220-229         4786      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::230-239         2314      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::240-249         4454      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::250-259         2911      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::260-269         1321      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::270-279         1481      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::280-289         1172      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::290-299          845      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::overflows        19248      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::max_value         1576                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::total    373778831                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.mmu.dtb.rdAccesses      434987988                       # TLB accesses on read requests (Count)
system.switch_cpus2.mmu.dtb.wrAccesses      119891807                       # TLB accesses on write requests (Count)
system.switch_cpus2.mmu.dtb.rdMisses           952033                       # TLB misses on read requests (Count)
system.switch_cpus2.mmu.dtb.wrMisses            92909                       # TLB misses on write requests (Count)
system.switch_cpus2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5098610196000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus2.mmu.itb.wrAccesses      126600709                       # TLB accesses on write requests (Count)
system.switch_cpus2.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus2.mmu.itb.wrMisses             4210                       # TLB misses on write requests (Count)
system.switch_cpus2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5098610196000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.power_state.numTransitions          338                       # Number of power state transitions (Count)
system.switch_cpus2.power_state.ticksClkGated::samples          169                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::mean 967422402.366864                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::stdev 151726253.950783                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::1000-5e+10          169    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::min_value      3760500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::max_value    998568500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::total          169                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.pwrStateResidencyTicks::ON 342265613500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.power_state.pwrStateResidencyTicks::CLK_GATED 163494386000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF   4404707000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.rename.squashCycles       3612742                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus2.rename.idleCycles       120259790                       # Number of cycles rename is idle (Cycle)
system.switch_cpus2.rename.blockCycles       94738885                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus2.rename.serializeStallCycles      2455447                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus2.rename.runCycles        200992319                       # Number of cycles rename is running (Cycle)
system.switch_cpus2.rename.unblockCycles    266599844                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus2.rename.renamedInsts    1574647986                       # Number of instructions processed by rename (Count)
system.switch_cpus2.rename.ROBFullEvents        63892                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus2.rename.IQFullEvents      92118247                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus2.rename.LQFullEvents     155640712                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus2.rename.SQFullEvents      46577681                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus2.rename.fullRegistersEvents           12                       # Number of times there has been no free registers (Count)
system.switch_cpus2.rename.renamedOperands   2661430133                       # Number of destination operands rename has renamed (Count)
system.switch_cpus2.rename.lookups         5126804394                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus2.rename.intLookups      1823828553                       # Number of integer rename lookups (Count)
system.switch_cpus2.rename.fpLookups        328292144                       # Number of floating rename lookups (Count)
system.switch_cpus2.rename.committedMaps   2239414559                       # Number of HB maps that are committed (Count)
system.switch_cpus2.rename.undoneMaps       422015560                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus2.rename.serializing          67020                       # count of serializing insts renamed (Count)
system.switch_cpus2.rename.tempSerializing        66631                       # count of temporary serializing insts renamed (Count)
system.switch_cpus2.rename.skidInsts        330491314                       # count of insts added to the skid buffer (Count)
system.switch_cpus2.rob.reads              2124489598                       # The number of ROB reads (Count)
system.switch_cpus2.rob.writes             3141687817                       # The number of ROB writes (Count)
system.switch_cpus2.thread_0.numInsts       887241442                       # Number of Instructions committed (Count)
system.switch_cpus2.thread_0.numOps        1337437100                       # Number of Ops committed (Count)
system.switch_cpus2.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus3.numCycles              1017015380                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus3.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus3.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus3.instsAdded             2279653467                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus3.nonSpecInstsAdded          174556                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus3.instsIssued            2132535411                       # Number of instructions issued (Count)
system.switch_cpus3.squashedInstsIssued       1580377                       # Number of squashed instructions issued (Count)
system.switch_cpus3.squashedInstsExamined    381247617                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus3.squashedOperandsExamined    790123341                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus3.squashedNonSpecRemoved        37297                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus3.numIssuedDist::samples   1014868283                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::mean      2.101293                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::stdev     2.118123                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::0        337092081     33.22%     33.22% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::1        169735523     16.72%     49.94% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::2        126397997     12.45%     62.39% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::3        110927477     10.93%     73.33% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::4        107320708     10.57%     83.90% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::5         79925114      7.88%     91.78% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::6         47443814      4.67%     96.45% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::7         24554375      2.42%     98.87% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::8         11471194      1.13%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::total   1014868283                       # Number of insts issued each cycle (Count)
system.switch_cpus3.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::IntAlu        5298789     17.76%     17.76% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::IntMult             0      0.00%     17.76% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::IntDiv              3      0.00%     17.76% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatAdd         1578      0.01%     17.76% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatCmp            0      0.00%     17.76% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatCvt            1      0.00%     17.76% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMult            0      0.00%     17.76% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMultAcc            0      0.00%     17.76% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatDiv            0      0.00%     17.76% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMisc            0      0.00%     17.76% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatSqrt            0      0.00%     17.76% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAdd             0      0.00%     17.76% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAddAcc            0      0.00%     17.76% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAlu          7704      0.03%     17.79% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdCmp             0      0.00%     17.79% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdCvt             3      0.00%     17.79% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdMisc           13      0.00%     17.79% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdMult            0      0.00%     17.79% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdMultAcc            0      0.00%     17.79% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdShift            0      0.00%     17.79% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdShiftAcc            0      0.00%     17.79% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdDiv             0      0.00%     17.79% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSqrt            0      0.00%     17.79% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatAdd       135059      0.45%     18.24% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatAlu            0      0.00%     18.24% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatCmp            0      0.00%     18.24% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatCvt            0      0.00%     18.24% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatDiv            0      0.00%     18.24% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatMisc            0      0.00%     18.24% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatMult        69197      0.23%     18.47% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatMultAcc            0      0.00%     18.47% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatSqrt            0      0.00%     18.47% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdReduceAdd            0      0.00%     18.47% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdReduceAlu            0      0.00%     18.47% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdReduceCmp            0      0.00%     18.47% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatReduceAdd            0      0.00%     18.47% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatReduceCmp            0      0.00%     18.47% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAes             0      0.00%     18.47% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAesMix            0      0.00%     18.47% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSha1Hash            0      0.00%     18.47% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSha1Hash2            0      0.00%     18.47% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSha256Hash            0      0.00%     18.47% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSha256Hash2            0      0.00%     18.47% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdShaSigma2            0      0.00%     18.47% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdShaSigma3            0      0.00%     18.47% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdPredAlu            0      0.00%     18.47% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::MemRead      20556292     68.88%     87.35% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::MemWrite      2291494      7.68%     95.03% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMemRead      1458700      4.89%     99.92% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMemWrite        25023      0.08%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statIssuedInstType_0::No_OpClass        43677      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::IntAlu   1098099385     51.49%     51.49% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::IntMult       738290      0.03%     51.53% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::IntDiv       441869      0.02%     51.55% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatAdd    129514649      6.07%     57.62% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatCmp            0      0.00%     57.62% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatCvt         1403      0.00%     57.62% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMult            0      0.00%     57.62% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMultAcc            0      0.00%     57.62% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatDiv            0      0.00%     57.62% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMisc            0      0.00%     57.62% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatSqrt            0      0.00%     57.62% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAdd          814      0.00%     57.62% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAddAcc            0      0.00%     57.62% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAlu     11037568      0.52%     58.14% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdCmp            0      0.00%     58.14% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdCvt          554      0.00%     58.14% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdMisc      6809018      0.32%     58.46% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdMult            0      0.00%     58.46% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdMultAcc            0      0.00%     58.46% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdShift          396      0.00%     58.46% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdShiftAcc            0      0.00%     58.46% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdDiv            0      0.00%     58.46% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSqrt            0      0.00%     58.46% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatAdd     37964685      1.78%     60.24% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatAlu            0      0.00%     60.24% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatCmp            0      0.00%     60.24% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatCvt     33365972      1.56%     61.81% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatDiv       739195      0.03%     61.84% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatMisc            0      0.00%     61.84% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatMult     12416447      0.58%     62.42% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     62.42% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatSqrt       522635      0.02%     62.45% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdReduceAdd            0      0.00%     62.45% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdReduceAlu            0      0.00%     62.45% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdReduceCmp            0      0.00%     62.45% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     62.45% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     62.45% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAes            0      0.00%     62.45% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAesMix            0      0.00%     62.45% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSha1Hash            0      0.00%     62.45% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     62.45% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSha256Hash            0      0.00%     62.45% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     62.45% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdShaSigma2            0      0.00%     62.45% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdShaSigma3            0      0.00%     62.45% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdPredAlu            0      0.00%     62.45% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::MemRead    522018910     24.48%     86.93% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::MemWrite    113215471      5.31%     92.23% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMemRead    121781622      5.71%     97.95% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMemWrite     43822851      2.05%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::total   2132535411                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.issueRate                2.096857                       # Inst issue rate ((Count/Cycle))
system.switch_cpus3.fuBusy                   29843856                       # FU busy when requested (Count)
system.switch_cpus3.fuBusyRate               0.013995                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus3.intInstQueueReads      4491455624                       # Number of integer instruction queue reads (Count)
system.switch_cpus3.intInstQueueWrites     2193314920                       # Number of integer instruction queue writes (Count)
system.switch_cpus3.intInstQueueWakeupAccesses   1703783501                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus3.fpInstQueueReads        819907714                       # Number of floating instruction queue reads (Count)
system.switch_cpus3.fpInstQueueWrites       468105384                       # Number of floating instruction queue writes (Count)
system.switch_cpus3.fpInstQueueWakeupAccesses    390474595                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus3.vecInstQueueReads               0                       # Number of vector instruction queue reads (Count)
system.switch_cpus3.vecInstQueueWrites              0                       # Number of vector instruction queue writes (Count)
system.switch_cpus3.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus3.intAluAccesses         1751560577                       # Number of integer alu accesses (Count)
system.switch_cpus3.fpAluAccesses           410775013                       # Number of floating point alu accesses (Count)
system.switch_cpus3.vecAluAccesses                  0                       # Number of vector alu accesses (Count)
system.switch_cpus3.numInsts               2117255388                       # Number of executed instructions (Count)
system.switch_cpus3.numLoadInsts            634107283                       # Number of load instructions executed (Count)
system.switch_cpus3.numSquashedInsts         13589157                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus3.numSwp                          0                       # Number of swp insts executed (Count)
system.switch_cpus3.numNop                          0                       # Number of nop insts executed (Count)
system.switch_cpus3.numRefs                 790120697                       # Number of memory reference insts executed (Count)
system.switch_cpus3.numBranches             103605827                       # Number of branches executed (Count)
system.switch_cpus3.numStoreInsts           156013414                       # Number of stores executed (Count)
system.switch_cpus3.numRate                  2.081832                       # Inst execution rate ((Count/Cycle))
system.switch_cpus3.timesIdled                  90801                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus3.idleCycles                2147097                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus3.quiesceCycles             3048913                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.switch_cpus3.committedInsts         1321769174                       # Number of Instructions Simulated (Count)
system.switch_cpus3.committedOps           1898580405                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus3.cpi                      0.769435                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus3.totalCpi                 0.769435                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus3.ipc                      1.299655                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus3.totalIpc                 1.299655                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus3.intRegfileReads        2466145041                       # Number of integer regfile reads (Count)
system.switch_cpus3.intRegfileWrites       1425227695                       # Number of integer regfile writes (Count)
system.switch_cpus3.fpRegfileReads          315839584                       # Number of floating regfile reads (Count)
system.switch_cpus3.fpRegfileWrites         327633141                       # Number of floating regfile writes (Count)
system.switch_cpus3.ccRegfileReads          566220182                       # number of cc regfile reads (Count)
system.switch_cpus3.ccRegfileWrites         791621732                       # number of cc regfile writes (Count)
system.switch_cpus3.miscRegfileReads       1014790456                       # number of misc regfile reads (Count)
system.switch_cpus3.miscRegfileWrites           65621                       # number of misc regfile writes (Count)
system.switch_cpus3.MemDepUnit__0.insertedLoads    676787603                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__0.insertedStores    175029759                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__0.conflictingLoads    270211409                       # Number of conflicting loads. (Count)
system.switch_cpus3.MemDepUnit__0.conflictingStores     73820835                       # Number of conflicting stores. (Count)
system.switch_cpus3.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus3.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus3.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus3.branchPred.lookups      126708738                       # Number of BP lookups (Count)
system.switch_cpus3.branchPred.condPredicted    106830998                       # Number of conditional branches predicted (Count)
system.switch_cpus3.branchPred.condIncorrect      6118898                       # Number of conditional branches incorrect (Count)
system.switch_cpus3.branchPred.BTBLookups     96345168                       # Number of BTB lookups (Count)
system.switch_cpus3.branchPred.BTBUpdates      2253555                       # Number of BTB updates (Count)
system.switch_cpus3.branchPred.BTBHits       96158602                       # Number of BTB hits (Count)
system.switch_cpus3.branchPred.BTBHitRatio     0.998064                       # BTB Hit Ratio (Ratio)
system.switch_cpus3.branchPred.RASUsed        4669242                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus3.branchPred.RASIncorrect         1531                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus3.branchPred.indirectLookups      1791600                       # Number of indirect predictor lookups. (Count)
system.switch_cpus3.branchPred.indirectHits      1720028                       # Number of indirect target hits. (Count)
system.switch_cpus3.branchPred.indirectMisses        71572                       # Number of indirect misses. (Count)
system.switch_cpus3.branchPred.indirectMispredicted         7703                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus3.commit.commitSquashedInsts    381269379                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus3.commit.commitNonSpecStalls       137259                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus3.commit.branchMispredicts      5794926                       # The number of times a branch was mispredicted (Count)
system.switch_cpus3.commit.numCommittedDist::samples    963524491                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::mean     1.970454                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::stdev     2.763425                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::0    435997149     45.25%     45.25% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::1    200655678     20.83%     66.08% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::2     58695472      6.09%     72.17% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::3     79437284      8.24%     80.41% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::4     26800936      2.78%     83.19% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::5      6973410      0.72%     83.92% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::6     10630245      1.10%     85.02% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::7     18304869      1.90%     86.92% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::8    126029448     13.08%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::total    963524491                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.instsCommitted   1321769174                       # Number of instructions committed (Count)
system.switch_cpus3.commit.opsCommitted    1898580405                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus3.commit.memRefs          702396046                       # Number of memory references committed (Count)
system.switch_cpus3.commit.loads            557930172                       # Number of loads committed (Count)
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed (Count)
system.switch_cpus3.commit.membars              57922                       # Number of memory barriers committed (Count)
system.switch_cpus3.commit.branches          96847713                       # Number of branches committed (Count)
system.switch_cpus3.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
system.switch_cpus3.commit.floating         368879502                       # Number of committed floating point instructions. (Count)
system.switch_cpus3.commit.integer         1680167315                       # Number of committed integer instructions. (Count)
system.switch_cpus3.commit.functionCalls      3302570                       # Number of function calls committed. (Count)
system.switch_cpus3.commit.committedInstType_0::No_OpClass        15678      0.00%      0.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::IntAlu    981545834     51.70%     51.70% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::IntMult       716957      0.04%     51.74% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::IntDiv       424033      0.02%     51.76% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatAdd    113028105      5.95%     57.71% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     57.71% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatCvt         1264      0.00%     57.71% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     57.71% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     57.71% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     57.71% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     57.71% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     57.71% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAdd          792      0.00%     57.71% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     57.71% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAlu      9883999      0.52%     58.23% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdCmp            0      0.00%     58.23% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdCvt          518      0.00%     58.23% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdMisc      6510196      0.34%     58.58% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     58.58% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.58% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdShift          382      0.00%     58.58% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.58% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     58.58% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     58.58% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     37616605      1.98%     60.56% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     60.56% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     60.56% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt     32942998      1.74%     62.29% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv       735915      0.04%     62.33% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     62.33% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     12238773      0.64%     62.98% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     62.98% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt       522310      0.03%     63.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     63.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     63.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     63.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     63.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     63.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     63.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     63.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     63.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     63.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     63.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     63.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     63.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     63.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     63.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::MemRead    456108540     24.02%     87.03% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::MemWrite    100974360      5.32%     92.35% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMemRead    101821632      5.36%     97.71% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite     43491514      2.29%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::total   1898580405                       # Class of committed instruction (Count)
system.switch_cpus3.commit.commitEligibleSamples    126029448                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus3.decode.idleCycles       155048653                       # Number of cycles decode is idle (Cycle)
system.switch_cpus3.decode.blockedCycles    510869952                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus3.decode.runCycles        271636912                       # Number of cycles decode is running (Cycle)
system.switch_cpus3.decode.unblockCycles     71189704                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus3.decode.squashCycles       6123062                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus3.decode.branchResolved     92434996                       # Number of times decode resolved a branch (Count)
system.switch_cpus3.decode.branchMispred       334556                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus3.decode.decodedInsts    2342506224                       # Number of instructions handled by decode (Count)
system.switch_cpus3.decode.squashedInsts       628396                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus3.fetch.icacheStallCycles    206678093                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus3.fetch.insts            1697954427                       # Number of instructions fetch has processed (Count)
system.switch_cpus3.fetch.branches          126708738                       # Number of branches that fetch encountered (Count)
system.switch_cpus3.fetch.predictedBranches    102547872                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus3.fetch.cycles            801551247                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus3.fetch.squashCycles       12902670                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus3.fetch.tlbCycles             56455                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus3.fetch.miscStallCycles        49441                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus3.fetch.pendingTrapStallCycles        79931                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus3.fetch.pendingQuiesceStallCycles          330                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.switch_cpus3.fetch.icacheWaitRetryStallCycles         1451                       # Number of stall cycles due to full MSHR (Cycle)
system.switch_cpus3.fetch.cacheLines        198737521                       # Number of cache lines fetched (Count)
system.switch_cpus3.fetch.icacheSquashes      1765918                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus3.fetch.tlbSquashes            1637                       # Number of outstanding ITLB misses that were squashed (Count)
system.switch_cpus3.fetch.nisnDist::samples   1014868283                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::mean     2.397197                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::stdev     3.303491                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::0       612112284     60.31%     60.31% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::1        12390170      1.22%     61.54% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::2        35003973      3.45%     64.98% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::3        37545239      3.70%     68.68% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::4        32201767      3.17%     71.86% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::5        32559060      3.21%     75.07% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::6        32931341      3.24%     78.31% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::7        12380491      1.22%     79.53% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::8       207743958     20.47%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::total   1014868283                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.branchRate         0.124589                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus3.fetch.rate               1.669546                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus3.iew.idleCycles                  0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus3.iew.squashCycles          6123062                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus3.iew.blockCycles          64842285                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus3.iew.unblockCycles        49308671                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus3.iew.dispatchedInsts    2279828023                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus3.iew.dispSquashedInsts        47771                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus3.iew.dispLoadInsts       676787603                       # Number of dispatched load instructions (Count)
system.switch_cpus3.iew.dispStoreInsts      175029759                       # Number of dispatched store instructions (Count)
system.switch_cpus3.iew.dispNonSpecInsts        93426                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus3.iew.iqFullEvents          3133057                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus3.iew.lsqFullEvents        45477533                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus3.iew.memOrderViolationEvents       353233                       # Number of memory order violations (Count)
system.switch_cpus3.iew.predictedTakenIncorrect      3920456                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus3.iew.predictedNotTakenIncorrect      1998112                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus3.iew.branchMispredicts      5918568                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus3.iew.instsToCommit      2097771963                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus3.iew.writebackCount     2094258096                       # Cumulative count of insts written-back (Count)
system.switch_cpus3.iew.producerInst       1660829214                       # Number of instructions producing a value (Count)
system.switch_cpus3.iew.consumerInst       2450364381                       # Number of instructions consuming a value (Count)
system.switch_cpus3.iew.wbRate               2.059220                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus3.iew.wbFanout             0.677789                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus3.lsq0.forwLoads          208798828                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus3.lsq0.squashedLoads      118857431                       # Number of loads squashed (Count)
system.switch_cpus3.lsq0.ignoredResponses       300275                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus3.lsq0.memOrderViolation       353233                       # Number of memory ordering violations (Count)
system.switch_cpus3.lsq0.squashedStores      30563885                       # Number of stores squashed (Count)
system.switch_cpus3.lsq0.rescheduledLoads     15622830                       # Number of loads that were rescheduled (Count)
system.switch_cpus3.lsq0.blockedByCache          1042                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus3.lsq0.loadToUse::samples    557928373                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::mean     3.163420                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::stdev     6.520573                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::0-9     551660728     98.88%     98.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::10-19      2463481      0.44%     99.32% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::20-29       698633      0.13%     99.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::30-39      1875781      0.34%     99.78% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::40-49       364573      0.07%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::50-59       170844      0.03%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::60-69       173621      0.03%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::70-79        13158      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::80-89        31754      0.01%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::90-99        47983      0.01%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::100-109         5367      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::110-119         5750      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::120-129        38150      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::130-139       121662      0.02%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::140-149        16383      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::150-159        43407      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::160-169        29307      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::170-179        11247      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::180-189        52165      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::190-199        33675      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::200-209        11100      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::210-219         5385      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::220-229         5096      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::230-239         3099      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::240-249         2126      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::250-259         2005      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::260-269         1861      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::270-279         2198      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::280-289         2034      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::290-299         1222      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::overflows        34578      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::max_value         1528                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::total    557928373                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.mmu.dtb.rdAccesses      639863192                       # TLB accesses on read requests (Count)
system.switch_cpus3.mmu.dtb.wrAccesses      156150430                       # TLB accesses on write requests (Count)
system.switch_cpus3.mmu.dtb.rdMisses          1564084                       # TLB misses on read requests (Count)
system.switch_cpus3.mmu.dtb.wrMisses           126869                       # TLB misses on write requests (Count)
system.switch_cpus3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5098610196000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus3.mmu.itb.wrAccesses      198749178                       # TLB accesses on write requests (Count)
system.switch_cpus3.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus3.mmu.itb.wrMisses             6292                       # TLB misses on write requests (Count)
system.switch_cpus3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5098610196000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.power_state.numTransitions           22                       # Number of power state transitions (Count)
system.switch_cpus3.power_state.ticksClkGated::samples           11                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::mean 145823227.272727                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::stdev 288624782.881803                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::1000-5e+10           11    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::min_value      3520000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::max_value    993328000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::total           11                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.pwrStateResidencyTicks::ON 508507684500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.power_state.pwrStateResidencyTicks::CLK_GATED   1604055500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF     52966500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.rename.squashCycles       6123062                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus3.rename.idleCycles       186508894                       # Number of cycles rename is idle (Cycle)
system.switch_cpus3.rename.blockCycles      163534741                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus3.rename.serializeStallCycles      2578610                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus3.rename.runCycles        308093859                       # Number of cycles rename is running (Cycle)
system.switch_cpus3.rename.unblockCycles    348029117                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus3.rename.renamedInsts    2310858609                       # Number of instructions processed by rename (Count)
system.switch_cpus3.rename.ROBFullEvents        96142                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus3.rename.IQFullEvents     129258558                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus3.rename.LQFullEvents     190693185                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus3.rename.SQFullEvents      73877567                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus3.rename.fullRegistersEvents            7                       # Number of times there has been no free registers (Count)
system.switch_cpus3.rename.renamedOperands   4181306718                       # Number of destination operands rename has renamed (Count)
system.switch_cpus3.rename.lookups         7824842134                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus3.rename.intLookups      2754862664                       # Number of integer rename lookups (Count)
system.switch_cpus3.rename.fpLookups        350465902                       # Number of floating rename lookups (Count)
system.switch_cpus3.rename.committedMaps   3449886917                       # Number of HB maps that are committed (Count)
system.switch_cpus3.rename.undoneMaps       731419801                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus3.rename.serializing          81809                       # count of serializing insts renamed (Count)
system.switch_cpus3.rename.tempSerializing        74928                       # count of temporary serializing insts renamed (Count)
system.switch_cpus3.rename.skidInsts        422405032                       # count of insts added to the skid buffer (Count)
system.switch_cpus3.rob.reads              3117310585                       # The number of ROB reads (Count)
system.switch_cpus3.rob.writes             4611176432                       # The number of ROB writes (Count)
system.switch_cpus3.thread_0.numInsts      1321769174                       # Number of Instructions committed (Count)
system.switch_cpus3.thread_0.numOps        1898580405                       # Number of Ops committed (Count)
system.switch_cpus3.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 5098610196000                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
simSeconds                                   0.522648                       # Number of seconds simulated (Second)
simTicks                                 522647742500                       # Number of ticks simulated (Tick)
finalTick                                5111099111000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                  44005.05                       # Real time elapsed on the host (Second)
hostTickRate                                 11876995                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    4842200                       # Number of bytes of host memory used (Byte)
simInsts                                   4289769057                       # Number of instructions simulated (Count)
simOps                                     6218782695                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                    97484                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     141320                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu0.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu0.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu0.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu0.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu0.exec_context.thread_0.numOps            0                       # Number of ops (including micro ops) committed (Count)
system.cpu0.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.cpu0.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu0.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu0.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu0.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu0.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu0.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu0.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu0.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.cpu0.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.cpu0.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu0.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu0.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu0.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu0.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu0.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu0.exec_context.thread_0.numMiscRegReads            0                       # Number of times the Misc registers were read (Count)
system.cpu0.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu0.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu0.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu0.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu0.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu0.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu0.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.cpu0.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.cpu0.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.cpu0.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu0.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu0.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5111099111000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu0.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu0.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu0.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5111099111000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.power_state.pwrStateResidencyTicks::OFF 522653607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu0.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu0.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu0.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu1.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu1.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu1.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu1.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu1.exec_context.thread_0.numOps            0                       # Number of ops (including micro ops) committed (Count)
system.cpu1.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.cpu1.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu1.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu1.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu1.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu1.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu1.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu1.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu1.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.cpu1.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.cpu1.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu1.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu1.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu1.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu1.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu1.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu1.exec_context.thread_0.numMiscRegReads            0                       # Number of times the Misc registers were read (Count)
system.cpu1.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu1.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu1.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu1.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu1.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu1.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu1.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu1.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu1.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.cpu1.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu1.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu1.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5111099111000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu1.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu1.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu1.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5111099111000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.power_state.pwrStateResidencyTicks::OFF 522653607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu1.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu1.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu1.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu2.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu2.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu2.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu2.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu2.exec_context.thread_0.numOps            0                       # Number of ops (including micro ops) committed (Count)
system.cpu2.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.cpu2.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu2.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu2.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu2.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu2.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu2.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu2.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu2.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.cpu2.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.cpu2.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu2.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu2.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu2.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu2.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu2.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu2.exec_context.thread_0.numMiscRegReads            0                       # Number of times the Misc registers were read (Count)
system.cpu2.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu2.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu2.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu2.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu2.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu2.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu2.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu2.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu2.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.cpu2.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.cpu2.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu2.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu2.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5111099111000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu2.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu2.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu2.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5111099111000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.power_state.pwrStateResidencyTicks::OFF 522653607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu2.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu2.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu2.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu3.numCycles                               0                       # Number of cpu cycles simulated (Cycle)
system.cpu3.numWorkItemsStarted                     0                       # Number of work items this cpu started (Count)
system.cpu3.numWorkItemsCompleted                   0                       # Number of work items this cpu completed (Count)
system.cpu3.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu3.exec_context.thread_0.numOps            0                       # Number of ops (including micro ops) committed (Count)
system.cpu3.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.cpu3.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu3.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu3.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu3.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu3.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu3.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu3.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu3.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.cpu3.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.cpu3.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu3.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu3.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu3.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu3.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu3.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu3.exec_context.thread_0.numMiscRegReads            0                       # Number of times the Misc registers were read (Count)
system.cpu3.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu3.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu3.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu3.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu3.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu3.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu3.exec_context.thread_0.notIdleFraction            0                       # Percentage of non-idle cycles (Ratio)
system.cpu3.exec_context.thread_0.idleFraction            1                       # Percentage of idle cycles (Ratio)
system.cpu3.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.cpu3.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.cpu3.interrupts.clk_domain.clock          8000                       # Clock period in ticks (Tick)
system.cpu3.mmu.dtb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.dtb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu3.mmu.dtb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.dtb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5111099111000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.mmu.itb.rdAccesses                      0                       # TLB accesses on read requests (Count)
system.cpu3.mmu.itb.wrAccesses                      0                       # TLB accesses on write requests (Count)
system.cpu3.mmu.itb.rdMisses                        0                       # TLB misses on read requests (Count)
system.cpu3.mmu.itb.wrMisses                        0                       # TLB misses on write requests (Count)
system.cpu3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5111099111000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.power_state.pwrStateResidencyTicks::OFF 522653607000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu3.thread_0.numInsts                       0                       # Number of Instructions committed (Count)
system.cpu3.thread_0.numOps                         0                       # Number of Ops committed (Count)
system.cpu3.thread_0.numMemRefs                     0                       # Number of Memory References (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.iobus.transDist::ReadReq                  2085                       # Transaction distribution (Count)
system.iobus.transDist::ReadResp                 2085                       # Transaction distribution (Count)
system.iobus.transDist::WriteReq                 5125                       # Transaction distribution (Count)
system.iobus.transDist::WriteResp                5125                       # Transaction distribution (Count)
system.iobus.pktCount_system.pc.south_bridge.io_apic.int_request::system.ruby.l1_cntrl1.sequencer.pio-response-port         1154                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.pc.south_bridge.io_apic.int_request::total         1154                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.pc.com_1.pio           44                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port         1642                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port           66                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port           22                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port           62                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl0.sequencer.mem-request-port::total         1836                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.pc.south_bridge.ide.pio           84                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.pc.com_1.pio         4508                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port          150                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port         2244                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port          152                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port          148                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl1.sequencer.mem-request-port::total         7286                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.pc.south_bridge.ide.pio           68                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.pc.com_1.pio           10                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port           50                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port           50                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port         1696                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port           50                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl2.sequencer.mem-request-port::total         1924                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.pc.south_bridge.ide.pio          170                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.pc.com_1.pio            2                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port          108                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port          116                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port           96                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port         1728                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount_system.ruby.l1_cntrl3.sequencer.mem-request-port::total         2220                       # Packet count per connected requestor and responder (Count)
system.iobus.pktCount::total                    14420                       # Packet count per connected requestor and responder (Count)
system.iobus.pktSize_system.pc.south_bridge.io_apic.int_request::system.ruby.l1_cntrl1.sequencer.pio-response-port         2308                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.pc.south_bridge.io_apic.int_request::total         2308                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.pc.com_1.pio           22                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port         3284                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port          132                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port           44                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl0.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port          124                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl0.sequencer.mem-request-port::total         3606                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.pc.south_bridge.ide.pio           42                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.pc.com_1.pio         2254                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port          300                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port         4488                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port          304                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port          296                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl1.sequencer.mem-request-port::total         7684                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.pc.south_bridge.ide.pio           40                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.pc.com_1.pio            5                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port          100                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port          100                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port         3392                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port          100                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl2.sequencer.mem-request-port::total         3737                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.pc.south_bridge.ide.pio          100                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.pc.com_1.pio            1                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl0.sequencer.pio-response-port          216                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl1.sequencer.pio-response-port          232                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl2.sequencer.pio-response-port          192                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::system.ruby.l1_cntrl3.sequencer.pio-response-port         3456                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize_system.ruby.l1_cntrl3.sequencer.mem-request-port::total         4197                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.pktSize::total                     21532                       # Cumulative packet size per connected requestor and responder (Byte)
system.iobus.power_state.pwrStateResidencyTicks::UNDEFINED 5111099111000                       # Cumulative time (in ticks) in various power states (Tick)
system.iobus.reqLayer15.occupancy             2172500                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer15.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer16.occupancy             4046949                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer16.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer17.occupancy             2168384                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer17.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer18.occupancy             2160390                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer18.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer2.occupancy               298500                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer2.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.reqLayer9.occupancy              3920500                       # Layer occupancy (ticks) (Tick)
system.iobus.reqLayer9.utilization                0.0                       # Layer utilization (Ratio)
system.iobus.respLayer0.occupancy              601493                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer3.occupancy             1376000                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer3.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer5.occupancy             6045500                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer5.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer7.occupancy             1456500                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer7.utilization               0.0                       # Layer utilization (Ratio)
system.iobus.respLayer9.occupancy             1627500                       # Layer occupancy (ticks) (Tick)
system.iobus.respLayer9.utilization               0.0                       # Layer utilization (Ratio)
system.mem_ctrls.avgPriority_ruby.dir_cntrl0::samples   2390002.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.033121724500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds        48682                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds        48682                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState             3910507                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState             736059                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                     1609802                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                     782664                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                   1609802                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                   782664                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                   2463                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     1                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.39                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      25.69                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                      1899                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6               1609802                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6               782664                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                 1178861                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                  290984                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                   80743                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                   30053                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                   13039                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                    6691                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                    3737                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                    2146                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                     779                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                     227                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                     48                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                     19                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      7                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      4                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      1                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                    868                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                    974                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                  31371                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                  44587                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                  48209                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                  49282                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                  49674                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                  49957                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                  50018                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                  50119                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                  50205                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                  50122                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                  50232                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                  50210                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                  50336                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                  50530                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                  50181                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                  49951                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                   1109                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                    380                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                    146                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                    117                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                     84                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                     81                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                     76                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                     87                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                     75                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                     78                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                     74                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                     91                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                     76                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                     80                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                     79                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                     83                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                     74                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                     79                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                     75                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                     85                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                     75                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                     78                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                     80                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                     80                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                     72                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                     78                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                     83                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                     83                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                     76                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                     83                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                   2005                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples        48682                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      33.021959                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev     61.301507                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::0-511         48673     99.98%     99.98% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::512-1023            4      0.01%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::1024-1535            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2048-2559            1      0.00%     99.99% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::2560-3071            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::7680-8191            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::8704-9215            1      0.00%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total         48682                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples        48682                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      16.076681                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     16.060741                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      1.076544                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16-17         47656     97.89%     97.89% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18-19           903      1.85%     99.75% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::20-21            66      0.14%     99.88% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::22-23            10      0.02%     99.90% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::24-25             6      0.01%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::26-27             3      0.01%     99.92% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::28-29             4      0.01%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::30-31             6      0.01%     99.94% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::32-33             3      0.01%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::34-35             1      0.00%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::36-37             1      0.00%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::38-39             1      0.00%     99.95% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::42-43             1      0.00%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::44-45             2      0.00%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::48-49             3      0.01%     99.97% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::64-65            13      0.03%     99.99% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::66-67             1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::68-69             1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::80-81             1      0.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total         48682                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                  157632                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys               103027328                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys             50090496                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              197125749.56735799                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              95839878.23309119                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  522647722000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                     218455.65                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::ruby.dir_cntrl0    102869696                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::ruby.dir_cntrl0     50089280                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::ruby.dir_cntrl0 196824146.810506880283                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::ruby.dir_cntrl0 95837551.618239313364                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::ruby.dir_cntrl0      1609802                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::ruby.dir_cntrl0       782664                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::ruby.dir_cntrl0  67286458250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::ruby.dir_cntrl0 12793485520000                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::ruby.dir_cntrl0     41797.97                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::ruby.dir_cntrl0  16346076.38                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::ruby.dir_cntrl0    103027328                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total      103027328                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::ruby.dir_cntrl0     50090496                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total     50090496                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::ruby.dir_cntrl0      1609802                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total         1609802                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::ruby.dir_cntrl0       782664                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total         782664                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::ruby.dir_cntrl0    197125750                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total         197125750                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::ruby.dir_cntrl0     95839878                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total         95839878                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::ruby.dir_cntrl0    292965628                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total        292965628                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts              1607339                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts              782645                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0        99817                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1       102167                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2        89019                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3        95631                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4        99714                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5       100793                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6       100804                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7        96237                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8        96499                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9        97937                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10       109825                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11       103444                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12       107981                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13        98338                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14       103068                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15       106065                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0        49804                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1        50306                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2        44213                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3        46526                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4        49426                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5        49687                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6        47219                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7        45654                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8        45723                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9        48621                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10        52289                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11        50537                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12        50824                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13        50966                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14        49224                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15        51626                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat             37148852000                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat            8036695000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat        67286458250                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                23112.02                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           41862.02                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits              976986                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits             250008                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            60.78                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           31.94                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples      1163000                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   131.523027                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    97.911066                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   152.384454                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127       722788     62.15%     62.15% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255       303775     26.12%     88.27% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383        68316      5.87%     94.14% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511        25191      2.17%     96.31% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639        12707      1.09%     97.40% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767         7362      0.63%     98.03% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895         5274      0.45%     98.49% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023         4080      0.35%     98.84% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151        13507      1.16%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total      1163000                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead             102869696                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten           50089280                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW              196.824147                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW               95.837552                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    2.29                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                1.54                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.75                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               51.34                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 5111099111000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy      4009245660                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy      2130953220                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy     5599966260                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy    1998398700                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 41257710000.000008                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy  90636381720                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy 124373604000                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy  270006259560                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   516.612314                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 322344615500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF  17452500000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 182856473500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy      4295374020                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy      2283037845                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy     5878154940                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy    2087008200                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 41257710000.000008                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy  90515456220                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy 124475436000                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy  270792177225                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   518.116037                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 322632321750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF  17452500000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 182568766750                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 5111099111000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.bad_addr.power_state.pwrStateResidencyTicks::UNDEFINED 5111099111000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.com_1.power_state.pwrStateResidencyTicks::UNDEFINED 5111099111000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.default_bus.power_state.pwrStateResidencyTicks::UNDEFINED 5111099111000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.empty_isa.power_state.pwrStateResidencyTicks::UNDEFINED 5111099111000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_2.power_state.pwrStateResidencyTicks::UNDEFINED 5111099111000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_3.power_state.pwrStateResidencyTicks::UNDEFINED 5111099111000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_com_4.power_state.pwrStateResidencyTicks::UNDEFINED 5111099111000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.fake_floppy.power_state.pwrStateResidencyTicks::UNDEFINED 5111099111000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.pci_host.power_state.pwrStateResidencyTicks::UNDEFINED 5111099111000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.cmos.power_state.pwrStateResidencyTicks::UNDEFINED 5111099111000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.dma1.power_state.pwrStateResidencyTicks::UNDEFINED 5111099111000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadFullPages            0                       # Number of full page size DMA reads (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadBytes            0                       # Number of bytes transfered via DMA reads (not PRD). (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaReadTxs            0                       # Number of DMA read transactions (not PRD). (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteFullPages           80                       # Number of full page size DMA writes. (Count)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteBytes       327680                       # Number of bytes transfered via DMA writes. (Byte)
system.pc.south_bridge.ide.disks.IdeDisk.dmaWriteTxs           80                       # Number of DMA write transactions. (Count)
system.pc.south_bridge.ide.power_state.pwrStateResidencyTicks::UNDEFINED 5111099111000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.io_apic.power_state.pwrStateResidencyTicks::UNDEFINED 5111099111000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.keyboard.power_state.pwrStateResidencyTicks::UNDEFINED 5111099111000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic1.power_state.pwrStateResidencyTicks::UNDEFINED 5111099111000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pic2.power_state.pwrStateResidencyTicks::UNDEFINED 5111099111000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.pit.power_state.pwrStateResidencyTicks::UNDEFINED 5111099111000                       # Cumulative time (in ticks) in various power states (Tick)
system.pc.south_bridge.speaker.power_state.pwrStateResidencyTicks::UNDEFINED 5111099111000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.delayHistogram::bucket_size            16                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::max_bucket            159                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::samples         128815432                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::mean             1.274649                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::stdev            3.281569                       # delay histogram for all message (Unspecified)
system.ruby.delayHistogram               |   127789230     99.20%     99.20% |      984396      0.76%     99.97% |       37683      0.03%    100.00% |        3677      0.00%    100.00% |         395      0.00%    100.00% |          47      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message (Unspecified)
system.ruby.delayHistogram::total           128815432                       # delay histogram for all message (Unspecified)
system.ruby.m_outstandReqHistSeqr::bucket_size            2                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::max_bucket           19                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::samples   4529735924                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::mean      1.439345                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::gmean     1.307911                       (Unspecified)
system.ruby.m_outstandReqHistSeqr::stdev     0.738475                       (Unspecified)
system.ruby.m_outstandReqHistSeqr        |  3053061947     67.40%     67.40% |  1392111196     30.73%     98.13% |    79841990      1.76%     99.90% |     3650424      0.08%     99.98% |      717845      0.02%     99.99% |      186813      0.00%    100.00% |       77141      0.00%    100.00% |       70455      0.00%    100.00% |       18113      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_outstandReqHistSeqr::total   4529735924                       (Unspecified)
system.ruby.m_latencyHistSeqr::bucket_size          256                       (Unspecified)
system.ruby.m_latencyHistSeqr::max_bucket         2559                       (Unspecified)
system.ruby.m_latencyHistSeqr::samples     4608685979                       (Unspecified)
system.ruby.m_latencyHistSeqr::mean          1.300190                       (Unspecified)
system.ruby.m_latencyHistSeqr::gmean         1.033693                       (Unspecified)
system.ruby.m_latencyHistSeqr::stdev         5.848523                       (Unspecified)
system.ruby.m_latencyHistSeqr            |  4608418027     99.99%     99.99% |      179905      0.00%    100.00% |       76124      0.00%    100.00% |        8449      0.00%    100.00% |        2809      0.00%    100.00% |         543      0.00%    100.00% |         110      0.00%    100.00% |          10      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_latencyHistSeqr::total       4608685979                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::bucket_size          128                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::max_bucket         1279                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::samples   4582804924                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::mean       1.018095                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::gmean      1.012453                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr::stdev      0.213455                       (Unspecified)
system.ruby.m_hitLatencyHistSeqr         |  4582803221    100.00%    100.00% |        1471      0.00%    100.00% |          75      0.00%    100.00% |          95      0.00%    100.00% |          42      0.00%    100.00% |          16      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_hitLatencyHistSeqr::total    4582804924                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::bucket_size          256                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::max_bucket         2559                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::samples     25881055                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::mean     51.251267                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::gmean    40.833815                       (Unspecified)
system.ruby.m_missLatencyHistSeqr::stdev    59.780564                       (Unspecified)
system.ruby.m_missLatencyHistSeqr        |    25613335     98.97%     98.97% |      179735      0.69%     99.66% |       76066      0.29%     99.95% |        8445      0.03%     99.99% |        2809      0.01%    100.00% |         543      0.00%    100.00% |         110      0.00%    100.00% |          10      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.m_missLatencyHistSeqr::total     25881055                       (Unspecified)
system.ruby.delayVCHist.vnet_0::bucket_size           16                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::max_bucket          159                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::samples      72590838                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::mean         1.939241                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::stdev        3.858206                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0           |    71790514     98.90%     98.90% |      769539      1.06%     99.96% |       27537      0.04%    100.00% |        2918      0.00%    100.00% |         292      0.00%    100.00% |          34      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_0::total        72590838                       # delay histogram for vnet_0 (Unspecified)
system.ruby.delayVCHist.vnet_1::bucket_size           16                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::max_bucket          159                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::samples      55799532                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::mean         0.419765                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::stdev        2.043764                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1           |    55573654     99.60%     99.60% |      214857      0.39%     99.98% |       10146      0.02%    100.00% |         759      0.00%    100.00% |         103      0.00%    100.00% |          13      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_1::total        55799532                       # delay histogram for vnet_1 (Unspecified)
system.ruby.delayVCHist.vnet_2::bucket_size            1                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::max_bucket            9                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::samples        425062                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::mean         0.001515                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::stdev        0.055026                       # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2           |      424740     99.92%     99.92% |           0      0.00%     99.92% |         322      0.08%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2 (Unspecified)
system.ruby.delayVCHist.vnet_2::total          425062                       # delay histogram for vnet_2 (Unspecified)
system.ruby.Directory_Controller.Fetch        1609751      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.Data          777544      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.Memory_Data      1609803      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.Memory_Ack       782664      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.DMA_READ           63      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.DMA_WRITE         5120      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.CleanReplacement       799680      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.I.Fetch      1609751      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.I.DMA_READ           51      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.I.DMA_WRITE         5120      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.ID.Memory_Data           51      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.ID_W.Memory_Ack         5120      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.M.Data        777532      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.M.DMA_READ           12      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.M.CleanReplacement       799680      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.IM.Memory_Data      1609752      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.MI.Memory_Ack       777532      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.M_DRD.Data           12      0.00%      0.00% (Unspecified)
system.ruby.Directory_Controller.M_DRDI.Memory_Ack           12      0.00%      0.00% (Unspecified)
system.ruby.DMA_Controller.ReadRequest   |          63    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.ReadRequest::total           63                       (Unspecified)
system.ruby.DMA_Controller.WriteRequest  |        5120    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.WriteRequest::total         5120                       (Unspecified)
system.ruby.DMA_Controller.Data          |          63    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.Data::total             63                       (Unspecified)
system.ruby.DMA_Controller.Ack           |        5120    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.Ack::total            5120                       (Unspecified)
system.ruby.DMA_Controller.READY.ReadRequest |          63    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.READY.ReadRequest::total           63                       (Unspecified)
system.ruby.DMA_Controller.READY.WriteRequest |        5120    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.READY.WriteRequest::total         5120                       (Unspecified)
system.ruby.DMA_Controller.BUSY_RD.Data  |          63    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.BUSY_RD.Data::total           63                       (Unspecified)
system.ruby.DMA_Controller.BUSY_WR.Ack   |        5120    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.DMA_Controller.BUSY_WR.Ack::total         5120                       (Unspecified)
system.ruby.L1Cache_Controller.Load      |   320166311     28.03%     28.03% |   237745893     20.82%     48.85% |   227512460     19.92%     68.77% |   356715681     31.23%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Load::total   1142140345                       (Unspecified)
system.ruby.L1Cache_Controller.Ifetch    |   176087261     27.52%     27.52% |   135587506     21.19%     48.70% |   128263953     20.04%     68.75% |   200011432     31.25%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Ifetch::total    639950152                       (Unspecified)
system.ruby.L1Cache_Controller.Store     |   142629421     27.04%     27.04% |   103100133     19.54%     46.58% |   123247817     23.36%     69.94% |   158551716     30.06%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Store::total    527529087                       (Unspecified)
system.ruby.L1Cache_Controller.Inv       |       41881     20.69%     20.69% |       50078     24.74%     45.43% |       64284     31.76%     77.18% |       46187     22.82%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Inv::total       202430                       (Unspecified)
system.ruby.L1Cache_Controller.L1_Replacement |     3244638     24.76%     24.76% |     2995864     22.87%     47.63% |     2546082     19.43%     67.06% |     4315672     32.94%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.L1_Replacement::total     13102256                       (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETX  |         874     21.29%     21.29% |        1259     30.67%     51.96% |        1134     27.62%     79.59% |         838     20.41%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETX::total         4105                       (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETS  |        7053     30.12%     30.12% |        6656     28.42%     58.54% |        4416     18.86%     77.40% |        5292     22.60%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Fwd_GETS::total        23417                       (Unspecified)
system.ruby.L1Cache_Controller.Data_Exclusive |     1205482     21.75%     21.75% |     1315243     23.73%     45.47% |     1019252     18.39%     63.86% |     2003672     36.14%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data_Exclusive::total      5543649                       (Unspecified)
system.ruby.L1Cache_Controller.DataS_fromL1 |        5880     25.11%     25.11% |        5841     24.94%     50.05% |        3642     15.55%     65.61% |        8054     34.39%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.DataS_fromL1::total        23417                       (Unspecified)
system.ruby.L1Cache_Controller.Data_all_Acks |     2043372     26.98%     26.98% |     1684630     22.25%     49.23% |     1532547     20.24%     69.47% |     2311966     30.53%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Data_all_Acks::total      7572515                       (Unspecified)
system.ruby.L1Cache_Controller.Ack       |        9496     47.01%     47.01% |        3810     18.86%     65.87% |        3203     15.86%     81.72% |        3692     18.28%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Ack::total        20201                       (Unspecified)
system.ruby.L1Cache_Controller.Ack_all   |        3981     32.48%     32.48% |        3076     25.10%     57.58% |        2198     17.93%     75.51% |        3001     24.49%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.Ack_all::total        12256                       (Unspecified)
system.ruby.L1Cache_Controller.WB_Ack    |     2954988     25.16%     25.16% |     2661525     22.66%     47.82% |     2208737     18.80%     66.62% |     3920658     33.38%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.WB_Ack::total     11745908                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Load   |     1297486     21.86%     21.86% |     1400854     23.60%     45.46% |     1096543     18.47%     63.93% |     2141167     36.07%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Load::total      5936050                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Ifetch |      193362     20.42%     20.42% |      243847     25.76%     46.18% |      255080     26.94%     73.13% |      254414     26.87%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Ifetch::total       946703                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Store  |     1754801     28.20%     28.20% |     1352065     21.73%     49.92% |     1195338     19.21%     69.13% |     1921082     30.87%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Store::total      6223286                       (Unspecified)
system.ruby.L1Cache_Controller.NP.Inv    |       27923     19.04%     19.04% |       35405     24.14%     43.17% |       48896     33.33%     76.50% |       34465     23.50%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.NP.Inv::total       146689                       (Unspecified)
system.ruby.L1Cache_Controller.I.Load    |        2009     20.35%     20.35% |        3021     30.60%     50.95% |        2994     30.33%     81.27% |        1849     18.73%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Load::total         9873                       (Unspecified)
system.ruby.L1Cache_Controller.I.Ifetch  |        6402     30.33%     30.33% |        5292     25.07%     55.41% |        4727     22.40%     77.81% |        4684     22.19%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Ifetch::total        21105                       (Unspecified)
system.ruby.L1Cache_Controller.I.Store   |         673     26.29%     26.29% |         633     24.73%     51.02% |         757     29.57%     80.59% |         497     19.41%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.Store::total         2560                       (Unspecified)
system.ruby.L1Cache_Controller.I.L1_Replacement |        5468     21.23%     21.23% |        6826     26.50%     47.73% |        7935     30.80%     78.53% |        5530     21.47%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.I.L1_Replacement::total        25759                       (Unspecified)
system.ruby.L1Cache_Controller.S.Load    |     4253731     16.66%     16.66% |     6333633     24.81%     41.47% |     4977379     19.50%     60.96% |     9966440     39.04%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Load::total     25531183                       (Unspecified)
system.ruby.L1Cache_Controller.S.Ifetch  |   175887493     27.53%     27.53% |   135338366     21.18%     48.71% |   128004136     20.03%     68.74% |   199752326     31.26%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Ifetch::total    638982321                       (Unspecified)
system.ruby.L1Cache_Controller.S.Store   |        3982     32.48%     32.48% |        3076     25.09%     57.58% |        2199     17.94%     75.52% |        3001     24.48%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Store::total        12258                       (Unspecified)
system.ruby.L1Cache_Controller.S.Inv     |       12075     24.96%     24.96% |       13252     27.39%     52.35% |       12326     25.48%     77.83% |       10727     22.17%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.Inv::total        48380                       (Unspecified)
system.ruby.L1Cache_Controller.S.L1_Replacement |      284169     21.36%     21.36% |      327492     24.61%     45.97% |      329407     24.76%     70.73% |      389451     29.27%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.S.L1_Replacement::total      1330519                       (Unspecified)
system.ruby.L1Cache_Controller.E.Load    |    40969240     23.45%     23.45% |    35502508     20.32%     43.78% |    40722178     23.31%     67.09% |    57488517     32.91%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Load::total    174682443                       (Unspecified)
system.ruby.L1Cache_Controller.E.Store   |      161494     14.04%     14.04% |      328928     28.59%     42.63% |      205072     17.82%     60.45% |      455024     39.55%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Store::total      1150518                       (Unspecified)
system.ruby.L1Cache_Controller.E.Inv     |         588     23.50%     23.50% |         487     19.46%     42.97% |        1106     44.20%     87.17% |         321     12.83%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Inv::total         2502                       (Unspecified)
system.ruby.L1Cache_Controller.E.L1_Replacement |     1040117     23.76%     23.76% |      982067     22.43%     46.19% |      810626     18.52%     64.71% |     1545032     35.29%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.L1_Replacement::total      4377842                       (Unspecified)
system.ruby.L1Cache_Controller.E.Fwd_GETX |          49      7.88%      7.88% |          96     15.43%     23.31% |         386     62.06%     85.37% |          91     14.63%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Fwd_GETX::total          622                       (Unspecified)
system.ruby.L1Cache_Controller.E.Fwd_GETS |        3190     26.72%     26.72% |        3628     30.39%     57.11% |        2054     17.21%     74.32% |        3066     25.68%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.E.Fwd_GETS::total        11938                       (Unspecified)
system.ruby.L1Cache_Controller.M.Load    |   273643133     29.24%     29.24% |   194504199     20.78%     50.02% |   180712763     19.31%     69.32% |   287115740     30.68%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Load::total    935975835                       (Unspecified)
system.ruby.L1Cache_Controller.M.Store   |   140708466     27.05%     27.05% |   101415423     19.50%     46.55% |   121844442     23.43%     69.98% |   156172104     30.02%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Store::total    520140435                       (Unspecified)
system.ruby.L1Cache_Controller.M.Inv     |        1294     26.65%     26.65% |         934     19.23%     45.88% |        1954     40.24%     86.12% |         674     13.88%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Inv::total         4856                       (Unspecified)
system.ruby.L1Cache_Controller.M.L1_Replacement |     1914871     25.99%     25.99% |     1679458     22.79%     48.78% |     1398111     18.98%     67.76% |     2375626     32.24%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.L1_Replacement::total      7368066                       (Unspecified)
system.ruby.L1Cache_Controller.M.Fwd_GETX |         825     23.69%     23.69% |        1163     33.40%     57.09% |         747     21.45%     78.55% |         747     21.45%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Fwd_GETX::total         3482                       (Unspecified)
system.ruby.L1Cache_Controller.M.Fwd_GETS |        3863     33.66%     33.66% |        3028     26.38%     60.04% |        2361     20.57%     80.61% |        2226     19.39%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M.Fwd_GETS::total        11478                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Inv    |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Inv::total            1                       (Unspecified)
system.ruby.L1Cache_Controller.IS.L1_Replacement |           9     13.85%     13.85% |          21     32.31%     46.15% |           3      4.62%     50.77% |          32     49.23%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.L1_Replacement::total           65                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_Exclusive |     1205482     21.75%     21.75% |     1315243     23.73%     45.47% |     1019252     18.39%     63.86% |     2003672     36.14%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total      5543649                       (Unspecified)
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |        5880     25.11%     25.11% |        5841     24.94%     50.05% |        3642     15.55%     65.61% |        8054     34.39%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total        23417                       (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_all_Acks |      287897     21.38%     21.38% |      331931     24.65%     46.03% |      336450     24.98%     71.01% |      390387     28.99%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total      1346665                       (Unspecified)
system.ruby.L1Cache_Controller.IM.L1_Replacement |           4     80.00%     80.00% |           0      0.00%     80.00% |           0      0.00%     80.00% |           1     20.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.L1_Replacement::total            5                       (Unspecified)
system.ruby.L1Cache_Controller.IM.Data_all_Acks |     1755475     28.20%     28.20% |     1352699     21.73%     49.92% |     1196096     19.21%     69.14% |     1921579     30.86%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total      6225849                       (Unspecified)
system.ruby.L1Cache_Controller.IM.Ack    |        3141     74.54%     74.54% |         360      8.54%     83.08% |         381      9.04%     92.12% |         332      7.88%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IM.Ack::total         4214                       (Unspecified)
system.ruby.L1Cache_Controller.SM.Inv    |           1     50.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM.Inv::total            2                       (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack    |        6355     39.75%     39.75% |        3450     21.58%     61.33% |        2822     17.65%     78.98% |        3360     21.02%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack::total        15987                       (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack_all |        3981     32.48%     32.48% |        3076     25.10%     57.58% |        2198     17.93%     75.51% |        3001     24.49%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SM.Ack_all::total        12256                       (Unspecified)
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.IS_I.Data_all_Acks::total            1                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Load  |         712     14.35%     14.35% |        1678     33.82%     48.18% |         603     12.15%     60.33% |        1968     39.67%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Load::total         4961                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Ifetch |           4     17.39%     17.39% |           1      4.35%     21.74% |          10     43.48%     65.22% |           8     34.78%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Ifetch::total           23                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Store |           5     16.67%     16.67% |           8     26.67%     43.33% |           9     30.00%     73.33% |           8     26.67%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Store::total           30                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Fwd_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Fwd_GETX::total            1                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.Fwd_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |           1    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.Fwd_GETS::total            1                       (Unspecified)
system.ruby.L1Cache_Controller.M_I.WB_Ack |     2954988     25.16%     25.16% |     2661525     22.66%     47.82% |     2208735     18.80%     66.62% |     3920658     33.38%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.M_I.WB_Ack::total     11745906                       (Unspecified)
system.ruby.L1Cache_Controller.SINK_WB_ACK.WB_Ack |           0      0.00%      0.00% |           0      0.00%      0.00% |           2    100.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.L1Cache_Controller.SINK_WB_ACK.WB_Ack::total            2                       (Unspecified)
system.ruby.L2Cache_Controller.L1_GET_INSTR       968010      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_GETS        5946633      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_GETX        6225929      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_UPGRADE        12259      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_PUTX       11745909      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L1_PUTX_old            1      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L2_Replacement       774670      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.L2_Replacement_clean       802542      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Mem_Data       1609752      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Mem_Ack        1577224      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.WB_Data          16334      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.WB_Data_clean        11939      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Ack              70510      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Ack_all         106863      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Unblock          23417      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.Exclusive_Unblock     11781754      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MEM_Inv             24      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR       104822      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETS       937877      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.NP.L1_GETX       567051      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR       862242      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETS       378595      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_GETX         1856      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_UPGRADE        12256      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L1_PUTX            1      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L2_Replacement          879      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean       103482      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GET_INSTR           49      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GETS      4605895      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L1_GETX      5652837      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L2_Replacement       771278      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M.L2_Replacement_clean       694227      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_GETS        23417      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_GETX         4105      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_PUTX     11745906      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L1_PUTX_old            1      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L2_Replacement         2513      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean         4833      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT.MEM_Inv           12      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M_I.L1_GET_INSTR          203      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M_I.L1_GETS          253      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M_I.L1_GETX           78      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.M_I.Mem_Ack      1577224      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_I.WB_Data         1994      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_I.Ack_all          531      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_I.MEM_Inv           12      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MCT_I.WB_Data         2862      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MCT_I.Ack_all         1971      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.I_I.Ack          69458      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.I_I.Ack_all       103482      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.S_I.Ack           1052      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.S_I.Ack_all          879      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.ISS.L1_GETS          124      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.ISS.Mem_Data       937754      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IS.L1_GET_INSTR          694      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IS.L1_GETS           15      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IS.Mem_Data       104947      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.IM.Mem_Data       567051      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.L1_GETS          373      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.L1_GETX            1      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.L1_UPGRADE            2      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock        14112      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.L1_GETS           39      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.L1_GETX            1      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.L1_PUTX            1      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock     11767642      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.L1_GETS           44      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.L1_UPGRADE            1      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.L1_PUTX            1      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.WB_Data        11426      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.WB_Data_clean        11859      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IIB.Unblock          132      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.WB_Data           52      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_IB.WB_Data_clean           80      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_SB.L1_GETS            1      0.00%      0.00% (Unspecified)
system.ruby.L2Cache_Controller.MT_SB.Unblock        23285      0.00%      0.00% (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::samples   2280714526                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::mean     1.285669                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::gmean     1.019898                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::stdev     6.224196                       (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr |  2280539957     99.99%     99.99% |      131014      0.01%    100.00% |       39629      0.00%    100.00% |        2715      0.00%    100.00% |        1077      0.00%    100.00% |         119      0.00%    100.00% |          11      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.latency_hist_seqr::total   2280714526                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::samples   2268980398                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::mean     1.000586                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::gmean     1.000406                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::stdev     0.024206                       (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr |           0      0.00%      0.00% |  2267650174     99.94%     99.94% |     1330221      0.06%    100.00% |           3      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.hit_latency_hist_seqr::total   2268980398                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::samples     11734128                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::mean    56.410863                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::gmean    42.562738                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::stdev    66.897234                       (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr |    11559559     98.51%     98.51% |      131014      1.12%     99.63% |       39629      0.34%     99.97% |        2715      0.02%     99.99% |        1077      0.01%    100.00% |         119      0.00%    100.00% |          11      0.00%    100.00% |           2      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.LD.miss_latency_hist_seqr::total     11734128                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::samples    962150490                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::mean     1.662625                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::gmean     1.105198                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::stdev     7.823196                       (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr |   962075351     99.99%     99.99% |       35334      0.00%    100.00% |       32261      0.00%    100.00% |        5420      0.00%    100.00% |        1607      0.00%    100.00% |         410      0.00%    100.00% |          99      0.00%    100.00% |           8      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.latency_hist_seqr::total    962150490                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::samples    949832711                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::mean     1.077872                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::gmean     1.055059                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::stdev     0.366934                       (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr |   949832014    100.00%    100.00% |         578      0.00%    100.00% |          51      0.00%    100.00% |          37      0.00%    100.00% |          19      0.00%    100.00% |           8      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.hit_latency_hist_seqr::total    949832711                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::samples     12317779                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::mean    46.753346                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::gmean    39.649722                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::stdev    52.063819                       (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr |    12242759     99.39%     99.39% |       35246      0.29%     99.68% |       32234      0.26%     99.94% |        5416      0.04%     99.98% |        1607      0.01%    100.00% |         410      0.00%    100.00% |          99      0.00%    100.00% |           8      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.ST.miss_latency_hist_seqr::total     12317779                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::samples   1275857280                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::mean     1.064033                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::gmean     1.004958                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::stdev     2.719346                       (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr |  1275840325    100.00%    100.00% |       12688      0.00%    100.00% |        3876      0.00%    100.00% |         269      0.00%    100.00% |         110      0.00%    100.00% |          12      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.latency_hist_seqr::total   1275857280                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::samples   1274122366                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::mean     1.000000                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::gmean     1.000000                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::stdev     0.000239                       (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |  1274122293    100.00%    100.00% |          73      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.hit_latency_hist_seqr::total   1274122366                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::samples      1734914                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::mean    48.089546                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::gmean    37.975448                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::stdev    56.778213                       (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr |     1717959     99.02%     99.02% |       12688      0.73%     99.75% |        3876      0.22%     99.98% |         269      0.02%     99.99% |         110      0.01%    100.00% |          12      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.IFETCH.miss_latency_hist_seqr::total      1734914                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::samples     89419011                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::mean     1.117223                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::gmean     1.058476                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::stdev     2.301212                       (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr |    89418191    100.00%    100.00% |         559      0.00%    100.00% |         214      0.00%    100.00% |          35      0.00%    100.00% |          10      0.00%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.latency_hist_seqr::total     89419011                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::samples     89367200                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::mean     1.085383                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::gmean     1.056202                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::stdev     0.913624                       (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr |    89366195    100.00%    100.00% |         892      0.00%    100.00% |          24      0.00%    100.00% |          58      0.00%    100.00% |          23      0.00%    100.00% |           8      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.hit_latency_hist_seqr::total     89367200                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::bucket_size          256                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::max_bucket         2559                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::samples        51811                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::mean    56.037289                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::gmean    43.240259                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::stdev    68.423925                       (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr |       51104     98.64%     98.64% |         477      0.92%     99.56% |         183      0.35%     99.91% |          35      0.07%     99.98% |          10      0.02%    100.00% |           2      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.RMW_Read.miss_latency_hist_seqr::total        51811                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::samples       272336                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::mean     9.192274                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::gmean     1.774765                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::stdev    31.638835                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr |      266146     97.73%     97.73% |        5721      2.10%     99.83% |         152      0.06%     99.88% |         158      0.06%     99.94% |         101      0.04%     99.98% |          43      0.02%     99.99% |          10      0.00%    100.00% |           0      0.00%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.latency_hist_seqr::total       272336                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::bucket_size           32                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::max_bucket          319                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::samples       229913                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::mean     1.003741                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::gmean     1.000230                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::stdev     0.607165                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr |      229905    100.00%    100.00% |           2      0.00%    100.00% |           1      0.00%    100.00% |           4      0.00%    100.00% |           0      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.hit_latency_hist_seqr::total       229913                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::bucket_size          128                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::max_bucket         1279                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::samples        42423                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::mean    53.570327                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::gmean    39.703341                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::stdev    63.963508                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr |       36234     85.41%     85.41% |        5720     13.48%     98.89% |         152      0.36%     99.25% |         158      0.37%     99.63% |         101      0.24%     99.86% |          43      0.10%     99.96% |          10      0.02%     99.99% |           0      0.00%     99.99% |           5      0.01%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Read.miss_latency_hist_seqr::total        42423                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::samples       272336                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr |           0      0.00%      0.00% |      272336    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.latency_hist_seqr::total       272336                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::bucket_size            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::max_bucket            9                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::samples       272336                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::mean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::gmean            1                       (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr |           0      0.00%      0.00% |      272336    100.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% (Unspecified)
system.ruby.RequestType.Locked_RMW_Write.hit_latency_hist_seqr::total       272336                       (Unspecified)
system.ruby.clk_domain.clock                      500                       # Clock period in ticks (Tick)
system.ruby.dir_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 5111099111000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dir_cntrl0.requestToDir.m_msg_count      1615175                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.requestToDir.m_buf_msgs     0.000158                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.requestToMemory.m_msg_count      2392707                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.requestToMemory.m_buf_msgs     0.000287                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.requestToMemory.m_stall_time    268849000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.dir_cntrl0.requestToMemory.m_avg_stall_time   112.361856                       # Average stall ticks per message ((Tick/Count))
system.ruby.dir_cntrl0.responseFromDir.m_msg_count      3192411                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseFromDir.m_buf_msgs     0.000312                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.responseFromMemory.m_msg_count      2392707                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseFromMemory.m_buf_msgs     0.000296                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dir_cntrl0.responseToDir.m_msg_count      1577224                       # Number of messages passed the buffer (Count)
system.ruby.dir_cntrl0.responseToDir.m_buf_msgs     0.000154                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dma_cntrl0.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 5111099111000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dma_cntrl0.mandatoryQueue.m_msg_count         5183                       # Number of messages passed the buffer (Count)
system.ruby.dma_cntrl0.mandatoryQueue.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dma_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 5111099111000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.dma_cntrl0.requestToDir.m_msg_count         5183                       # Number of messages passed the buffer (Count)
system.ruby.dma_cntrl0.requestToDir.m_buf_msgs     0.000003                       # Average number of messages in buffer ((Count/Tick))
system.ruby.dma_cntrl0.responseFromDir.m_msg_count         5183                       # Number of messages passed the buffer (Count)
system.ruby.dma_cntrl0.responseFromDir.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.io_controller.dma_sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 5111099111000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.io_controller.power_state.pwrStateResidencyTicks::UNDEFINED 5111099111000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.fullyBusyCycles         5032699                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::samples      6273007                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::mean     0.289044                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::stdev     1.543026                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::0-15      6262749     99.84%     99.84% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::16-31         9902      0.16%     99.99% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::32-47          337      0.01%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::48-63           16      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::64-79            3      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.delayHistogram::total      6273007                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl0.L1Dcache.m_demand_hits    459736064                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl0.L1Dcache.m_demand_misses      3058951                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl0.L1Dcache.m_demand_accesses    462795015                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl0.L1Icache.m_demand_hits    175887493                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl0.L1Icache.m_demand_misses       199764                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl0.L1Icache.m_demand_accesses    176087257                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl0.mandatoryQueue.m_msg_count    638882272                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.mandatoryQueue.m_buf_msgs     0.062574                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.mandatoryQueue.m_stall_time    177960000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl0.mandatoryQueue.m_stall_count          734                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl0.mandatoryQueue.m_avg_stall_time     0.278549                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 5111099111000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl0.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl0.requestFromL1Cache.m_msg_count      6213703                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.requestFromL1Cache.m_buf_msgs     0.001216                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.requestToL1Cache.m_msg_count        49808                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.requestToL1Cache.m_buf_msgs     0.639500                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.responseFromL1Cache.m_msg_count        56861                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.responseFromL1Cache.m_buf_msgs     0.000011                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.responseToL1Cache.m_msg_count      6223199                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.responseToL1Cache.m_buf_msgs     0.000609                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl0.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 5111099111000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl0.unblockFromL1Cache.m_msg_count      2970818                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl0.unblockFromL1Cache.m_buf_msgs     0.000291                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.fullyBusyCycles         4193894                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::samples      5732118                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::mean     0.588533                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::stdev     2.480350                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::0-15      5694409     99.34%     99.34% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::16-31        35974      0.63%     99.97% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::32-47         1625      0.03%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::48-63           98      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::64-79           12      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.delayHistogram::total      5732118                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl1.L1Dcache.m_demand_hits    338085033                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl1.L1Dcache.m_demand_misses      2759702                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl1.L1Dcache.m_demand_accesses    340844735                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl1.L1Icache.m_demand_hits    135338403                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl1.L1Icache.m_demand_misses       249187                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl1.L1Icache.m_demand_accesses    135587590                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl1.mandatoryQueue.m_msg_count    476432325                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.mandatoryQueue.m_buf_msgs     0.046688                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.mandatoryQueue.m_stall_time    173517500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl1.mandatoryQueue.m_stall_count         1708                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl1.mandatoryQueue.m_avg_stall_time     0.364202                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl1.power_state.pwrStateResidencyTicks::UNDEFINED 5111099111000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl1.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl1.requestFromL1Cache.m_msg_count      5670414                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.requestFromL1Cache.m_buf_msgs     0.001109                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.requestToL1Cache.m_msg_count        57993                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.requestToL1Cache.m_buf_msgs     0.738311                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.responseFromL1Cache.m_msg_count        64649                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.responseFromL1Cache.m_buf_msgs     0.000013                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.responseToL1Cache.m_msg_count      5674224                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.responseToL1Cache.m_buf_msgs     0.000555                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl1.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 5111099111000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl1.unblockFromL1Cache.m_msg_count      2676911                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl1.unblockFromL1Cache.m_buf_msgs     0.000262                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.fullyBusyCycles         3286947                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::samples      4839413                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::mean     0.442622                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::stdev     2.025333                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::0-15      4821784     99.64%     99.64% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::16-31        16764      0.35%     99.98% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::32-47          768      0.02%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::48-63           83      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::64-79           10      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::80-95            4      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.delayHistogram::total      4839413                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl2.L1Dcache.m_demand_hits    348462342                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl2.L1Dcache.m_demand_misses      2297919                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl2.L1Dcache.m_demand_accesses    350760261                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl2.L1Icache.m_demand_hits    128004229                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl2.L1Icache.m_demand_misses       259861                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl2.L1Icache.m_demand_accesses    128264090                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl2.mandatoryQueue.m_msg_count    479024351                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.mandatoryQueue.m_buf_msgs     0.046930                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.mandatoryQueue.m_stall_time    134569000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl2.mandatoryQueue.m_stall_count          625                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl2.mandatoryQueue.m_avg_stall_time     0.280923                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl2.power_state.pwrStateResidencyTicks::UNDEFINED 5111099111000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl2.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl2.requestFromL1Cache.m_msg_count      4766517                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.requestFromL1Cache.m_buf_msgs     0.000933                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.requestToL1Cache.m_msg_count        69834                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.requestToL1Cache.m_buf_msgs     0.004460                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.responseFromL1Cache.m_msg_count        74250                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.responseFromL1Cache.m_buf_msgs     0.000015                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.responseToL1Cache.m_msg_count      4769720                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.responseToL1Cache.m_buf_msgs     0.000467                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl2.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 5111099111000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl2.unblockFromL1Cache.m_msg_count      2221275                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl2.unblockFromL1Cache.m_buf_msgs     0.000217                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.fullyBusyCycles         6050937                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::samples      8303360                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::mean     0.501997                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::stdev     2.297799                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::0-15      8257092     99.44%     99.44% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::16-31        43936      0.53%     99.97% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::32-47         2167      0.03%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::48-63          153      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::64-79           10      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::80-95            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.delayHistogram::total      8303360                       # delay_histogram (Unspecified)
system.ruby.l1_cntrl3.L1Dcache.m_demand_hits    511197825                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl3.L1Dcache.m_demand_misses      4067596                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl3.L1Dcache.m_demand_accesses    515265421                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl3.L1Icache.m_demand_hits    199752326                       # Number of cache demand hits (Unspecified)
system.ruby.l1_cntrl3.L1Icache.m_demand_misses       259098                       # Number of cache demand misses (Unspecified)
system.ruby.l1_cntrl3.L1Icache.m_demand_accesses    200011424                       # Number of cache demand accesses (Unspecified)
system.ruby.l1_cntrl3.mandatoryQueue.m_msg_count    715276845                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.mandatoryQueue.m_buf_msgs     0.070090                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.mandatoryQueue.m_stall_time    256482000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l1_cntrl3.mandatoryQueue.m_stall_count         2017                       # Number of times messages were stalled (Count)
system.ruby.l1_cntrl3.mandatoryQueue.m_avg_stall_time     0.358577                       # Average stall ticks per message ((Tick/Count))
system.ruby.l1_cntrl3.power_state.pwrStateResidencyTicks::UNDEFINED 5111099111000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numMissObserved            0                       # Number of misses observed (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numAllocatedStreams            0                       # Number of streams allocated for prefetching (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numPrefetchRequested            0                       # Number of prefetch requests made (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numHits            0                       # Number of prefetched blocks accessed (for the first time) (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numPartialHits            0                       # Number of misses observed for a block being prefetched (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numPagesCrossed            0                       # Number of prefetches across pages (Unspecified)
system.ruby.l1_cntrl3.prefetcher.RubyPrefetcher.numMissedPrefetchedBlocks            0                       # Number of misses for blocks that were prefetched, yet missed (Unspecified)
system.ruby.l1_cntrl3.requestFromL1Cache.m_msg_count      8247352                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.requestFromL1Cache.m_buf_msgs     0.001614                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.requestToL1Cache.m_msg_count        52317                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.requestToL1Cache.m_buf_msgs     1.275275                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.responseFromL1Cache.m_msg_count        57609                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.responseFromL1Cache.m_buf_msgs     0.000011                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.responseToL1Cache.m_msg_count      8251043                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.responseToL1Cache.m_buf_msgs     0.000807                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l1_cntrl3.sequencer.power_state.pwrStateResidencyTicks::UNDEFINED 5111099111000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l1_cntrl3.unblockFromL1Cache.m_msg_count      3936306                       # Number of messages passed the buffer (Count)
system.ruby.l1_cntrl3.unblockFromL1Cache.m_buf_msgs     0.000385                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.fullyBusyCycles            6864                       # cycles for which number of transistions == max transitions (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::samples     40095548                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::mean     1.778715                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::stdev     3.732090                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::0-15     39690709     98.99%     98.99% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::16-31       389100      0.97%     99.96% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::32-47        14040      0.04%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::48-63         1511      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::64-79          168      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::80-95           18      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::96-111            2      0.00%    100.00% # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.delayHistogram::total     40095548                       # delay_histogram (Unspecified)
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_msg_count      1609992                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.DirRequestFromL2Cache.m_buf_msgs     0.002835                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestFromL2Cache.m_msg_count       153353                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.L1RequestFromL2Cache.m_buf_msgs     0.000015                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_msg_count     24897985                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_buf_msgs     0.002437                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_stall_time      8679500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_stall_count          998                       # Number of times messages were stalled (Count)
system.ruby.l2_cntrl0.L1RequestToL2Cache.m_avg_stall_time     0.348603                       # Average stall ticks per message ((Tick/Count))
system.ruby.l2_cntrl0.L2cache.m_demand_hits     11513730                       # Number of cache demand hits (Unspecified)
system.ruby.l2_cntrl0.L2cache.m_demand_misses      1638347                       # Number of cache demand misses (Unspecified)
system.ruby.l2_cntrl0.L2cache.m_demand_accesses     13152077                       # Number of cache demand accesses (Unspecified)
system.ruby.l2_cntrl0.power_state.pwrStateResidencyTicks::UNDEFINED 5111099111000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.l2_cntrl0.responseFromL2Cache.m_msg_count     26446854                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.responseFromL2Cache.m_buf_msgs     0.021779                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.responseToL2Cache.m_msg_count      3392874                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.responseToL2Cache.m_buf_msgs     0.000332                       # Average number of messages in buffer ((Count/Tick))
system.ruby.l2_cntrl0.unblockToL2Cache.m_msg_count     11805310                       # Number of messages passed the buffer (Count)
system.ruby.l2_cntrl0.unblockToL2Cache.m_buf_msgs     0.001155                       # Average number of messages in buffer ((Count/Tick))
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks (Tick)
system.ruby.network.msg_count.Control        44286207                       (Unspecified)
system.ruby.network.msg_byte.Control        354289656                       (Unspecified)
system.ruby.network.msg_count.Request_Control       613232                       (Unspecified)
system.ruby.network.msg_byte.Request_Control      4905856                       (Unspecified)
system.ruby.network.msg_count.Response_Data     46651678                       (Unspecified)
system.ruby.network.msg_byte.Response_Data   3358920816                       (Unspecified)
system.ruby.network.msg_count.Response_Control     78413892                       (Unspecified)
system.ruby.network.msg_byte.Response_Control    627311136                       (Unspecified)
system.ruby.network.msg_count.Writeback_Data     22118766                       (Unspecified)
system.ruby.network.msg_byte.Writeback_Data   1592551152                       (Unspecified)
system.ruby.network.msg_count.Writeback_Control     13164435                       (Unspecified)
system.ruby.network.msg_byte.Writeback_Control    105315480                       (Unspecified)
system.ruby.network.int_links0.buffers0.m_msg_count      6213703                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links0.buffers0.m_buf_msgs     0.005944                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links0.buffers1.m_msg_count        56861                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links0.buffers1.m_buf_msgs     0.000054                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links0.buffers2.m_msg_count      2970818                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links0.buffers2.m_buf_msgs     0.002842                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links1.buffers0.m_msg_count      5670313                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links1.buffers0.m_buf_msgs     0.005425                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links1.buffers1.m_msg_count        64649                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links1.buffers1.m_buf_msgs     0.000062                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links1.buffers2.m_msg_count      2676859                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links1.buffers2.m_buf_msgs     0.002561                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links10.buffers1.m_msg_count      4769579                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links10.buffers1.m_buf_msgs     0.004563                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links10.buffers2.m_msg_count        69834                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links10.buffers2.m_buf_msgs     0.000067                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links11.buffers1.m_msg_count      8251043                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links11.buffers1.m_buf_msgs     0.007894                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links11.buffers2.m_msg_count        52317                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links11.buffers2.m_buf_msgs     0.000050                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links12.buffers0.m_msg_count     24897742                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links12.buffers0.m_buf_msgs     0.023819                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links12.buffers1.m_msg_count      3392634                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links12.buffers1.m_buf_msgs     0.003246                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links12.buffers2.m_msg_count     11805171                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links12.buffers2.m_buf_msgs     0.011294                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links13.buffers0.m_msg_count      1614934                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links13.buffers0.m_buf_msgs     0.001545                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links13.buffers1.m_msg_count      1577224                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links13.buffers1.m_buf_msgs     0.001509                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links14.buffers1.m_msg_count         5183                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links14.buffers1.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links2.buffers0.m_msg_count      4766375                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links2.buffers0.m_buf_msgs     0.004560                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links2.buffers1.m_msg_count        74250                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links2.buffers1.m_buf_msgs     0.000071                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links2.buffers2.m_msg_count      2221188                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links2.buffers2.m_buf_msgs     0.002125                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links3.buffers0.m_msg_count      8247351                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links3.buffers0.m_buf_msgs     0.007890                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links3.buffers1.m_msg_count        57609                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links3.buffers1.m_buf_msgs     0.000055                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links3.buffers2.m_msg_count      3936306                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links3.buffers2.m_buf_msgs     0.003766                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links4.buffers0.m_msg_count      1609751                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links4.buffers0.m_buf_msgs     0.001540                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links4.buffers1.m_msg_count     26446614                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links4.buffers1.m_buf_msgs     0.025301                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links4.buffers2.m_msg_count       153328                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links4.buffers2.m_buf_msgs     0.000147                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links5.buffers1.m_msg_count      3192171                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links5.buffers1.m_buf_msgs     0.003054                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links6.buffers0.m_msg_count         5183                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links6.buffers0.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links8.buffers1.m_msg_count      6223199                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links8.buffers1.m_buf_msgs     0.005954                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links8.buffers2.m_msg_count        49808                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links8.buffers2.m_buf_msgs     0.000048                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links9.buffers1.m_msg_count      5674125                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links9.buffers1.m_buf_msgs     0.005428                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.int_links9.buffers2.m_msg_count        57993                       # Number of messages passed the buffer (Count)
system.ruby.network.int_links9.buffers2.m_buf_msgs     0.000055                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.power_state.pwrStateResidencyTicks::UNDEFINED 5111099111000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers0.percent_links_utilized     1.363285                       (Unspecified)
system.ruby.network.routers0.msg_count.Control::0      3258715                       (Unspecified)
system.ruby.network.routers0.msg_bytes.Control::0     26069720                       (Unspecified)
system.ruby.network.routers0.msg_count.Request_Control::2        49808                       (Unspecified)
system.ruby.network.routers0.msg_bytes.Request_Control::2       398464                       (Unspecified)
system.ruby.network.routers0.msg_count.Response_Data::1      3269714                       (Unspecified)
system.ruby.network.routers0.msg_bytes.Response_Data::1    235419408                       (Unspecified)
system.ruby.network.routers0.msg_count.Response_Control::1      3009052                       (Unspecified)
system.ruby.network.routers0.msg_count.Response_Control::2      2970818                       (Unspecified)
system.ruby.network.routers0.msg_bytes.Response_Control::1     24072416                       (Unspecified)
system.ruby.network.routers0.msg_bytes.Response_Control::2     23766544                       (Unspecified)
system.ruby.network.routers0.msg_count.Writeback_Data::0      1914871                       (Unspecified)
system.ruby.network.routers0.msg_count.Writeback_Data::1         1294                       (Unspecified)
system.ruby.network.routers0.msg_bytes.Writeback_Data::0    137870712                       (Unspecified)
system.ruby.network.routers0.msg_bytes.Writeback_Data::1        93168                       (Unspecified)
system.ruby.network.routers0.msg_count.Writeback_Control::0      1040117                       (Unspecified)
system.ruby.network.routers0.msg_bytes.Writeback_Control::0      8320936                       (Unspecified)
system.ruby.network.routers0.port_buffers1.m_msg_count      6223199                       # Number of messages passed the buffer (Count)
system.ruby.network.routers0.port_buffers1.m_buf_msgs     0.000609                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers0.port_buffers2.m_msg_count        49808                       # Number of messages passed the buffer (Count)
system.ruby.network.routers0.port_buffers2.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers0.port_buffers3.m_msg_count      6213703                       # Number of messages passed the buffer (Count)
system.ruby.network.routers0.port_buffers3.m_buf_msgs     0.001395                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers0.port_buffers3.m_stall_time   4024651500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers0.port_buffers3.m_avg_stall_time   647.705804                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers0.port_buffers4.m_msg_count        56861                       # Number of messages passed the buffer (Count)
system.ruby.network.routers0.port_buffers4.m_buf_msgs     0.000009                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers0.port_buffers4.m_stall_time     19792500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers0.port_buffers4.m_avg_stall_time   348.085683                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers0.port_buffers5.m_msg_count      2970818                       # Number of messages passed the buffer (Count)
system.ruby.network.routers0.port_buffers5.m_buf_msgs     0.000291                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers0.port_buffers5.m_stall_time        59000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers0.port_buffers5.m_avg_stall_time     0.019860                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers0.power_state.pwrStateResidencyTicks::UNDEFINED 5111099111000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers0.throttle00.acc_link_utilization 16155439.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers0.throttle00.link_utilization     1.545538                       # Average link utilization (Ratio)
system.ruby.network.routers0.throttle00.total_msg_count      6273007                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers0.throttle00.total_msg_bytes    258487032                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers0.throttle00.total_data_msg_bytes    208302976                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers0.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers0.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers0.throttle00.total_bw_sat_cy     13018957                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers0.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers0.throttle00.avg_bandwidth         0.46                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers0.throttle00.avg_useful_bandwidth         0.37                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers0.throttle00.msg_count.Request_Control::2        49808                       (Unspecified)
system.ruby.network.routers0.throttle00.msg_bytes.Request_Control::2       398464                       (Unspecified)
system.ruby.network.routers0.throttle00.msg_count.Response_Data::1      3254734                       (Unspecified)
system.ruby.network.routers0.throttle00.msg_bytes.Response_Data::1    234340848                       (Unspecified)
system.ruby.network.routers0.throttle00.msg_count.Response_Control::1      2968465                       (Unspecified)
system.ruby.network.routers0.throttle00.msg_bytes.Response_Control::1     23747720                       (Unspecified)
system.ruby.network.routers0.throttle01.acc_link_utilization     12345271                       # Accumulated link utilization (Count)
system.ruby.network.routers0.throttle01.link_utilization     1.181032                       # Average link utilization (Ratio)
system.ruby.network.routers0.throttle01.total_msg_count      9241382                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers0.throttle01.total_msg_bytes    197524336                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers0.throttle01.total_data_msg_bytes    123593280                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers0.throttle01.total_msg_wait_time   4044503000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers0.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers0.throttle01.total_bw_sat_cy      7791636                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers0.throttle01.avg_msg_wait_time   437.651317                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers0.throttle01.avg_bandwidth         0.35                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers0.throttle01.avg_useful_bandwidth         0.22                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers0.throttle01.msg_count.Control::0      3258715                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_bytes.Control::0     26069720                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_count.Response_Data::1        14980                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_bytes.Response_Data::1      1078560                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_count.Response_Control::1        40587                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_count.Response_Control::2      2970818                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_bytes.Response_Control::1       324696                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_bytes.Response_Control::2     23766544                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_count.Writeback_Data::0      1914871                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_count.Writeback_Data::1         1294                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_bytes.Writeback_Data::0    137870712                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_bytes.Writeback_Data::1        93168                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_count.Writeback_Control::0      1040117                       (Unspecified)
system.ruby.network.routers0.throttle01.msg_bytes.Writeback_Control::0      8320936                       (Unspecified)
system.ruby.network.routers1.percent_links_utilized     1.237698                       (Unspecified)
system.ruby.network.routers1.msg_count.Control::0      3008889                       (Unspecified)
system.ruby.network.routers1.msg_bytes.Control::0     24071112                       (Unspecified)
system.ruby.network.routers1.msg_count.Request_Control::2        57993                       (Unspecified)
system.ruby.network.routers1.msg_bytes.Request_Control::2       463944                       (Unspecified)
system.ruby.network.routers1.msg_count.Response_Data::1      3020384                       (Unspecified)
system.ruby.network.routers1.msg_bytes.Response_Data::1    217467648                       (Unspecified)
system.ruby.network.routers1.msg_count.Response_Control::1      2717555                       (Unspecified)
system.ruby.network.routers1.msg_count.Response_Control::2      2676911                       (Unspecified)
system.ruby.network.routers1.msg_bytes.Response_Control::1     21740440                       (Unspecified)
system.ruby.network.routers1.msg_bytes.Response_Control::2     21415288                       (Unspecified)
system.ruby.network.routers1.msg_count.Writeback_Data::0      1679458                       (Unspecified)
system.ruby.network.routers1.msg_count.Writeback_Data::1          934                       (Unspecified)
system.ruby.network.routers1.msg_bytes.Writeback_Data::0    120920976                       (Unspecified)
system.ruby.network.routers1.msg_bytes.Writeback_Data::1        67248                       (Unspecified)
system.ruby.network.routers1.msg_count.Writeback_Control::0       982067                       (Unspecified)
system.ruby.network.routers1.msg_bytes.Writeback_Control::0      7856536                       (Unspecified)
system.ruby.network.routers1.port_buffers1.m_msg_count      5674224                       # Number of messages passed the buffer (Count)
system.ruby.network.routers1.port_buffers1.m_buf_msgs     0.000555                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers1.port_buffers2.m_msg_count        57993                       # Number of messages passed the buffer (Count)
system.ruby.network.routers1.port_buffers2.m_buf_msgs     0.000006                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers1.port_buffers3.m_msg_count      5670414                       # Number of messages passed the buffer (Count)
system.ruby.network.routers1.port_buffers3.m_buf_msgs     0.001283                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers1.port_buffers3.m_stall_time   3723343000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers1.port_buffers3.m_avg_stall_time   656.626306                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers1.port_buffers4.m_msg_count        64649                       # Number of messages passed the buffer (Count)
system.ruby.network.routers1.port_buffers4.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers1.port_buffers4.m_stall_time     18169500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers1.port_buffers4.m_avg_stall_time   281.048431                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers1.port_buffers5.m_msg_count      2676911                       # Number of messages passed the buffer (Count)
system.ruby.network.routers1.port_buffers5.m_buf_msgs     0.000262                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers1.port_buffers5.m_stall_time        64000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers1.port_buffers5.m_avg_stall_time     0.023908                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers1.power_state.pwrStateResidencyTicks::UNDEFINED 5111099111000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers1.throttle00.acc_link_utilization 14889360.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers1.throttle00.link_utilization     1.424416                       # Average link utilization (Ratio)
system.ruby.network.routers1.throttle00.total_msg_count      5732217                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers1.throttle00.total_msg_bytes    238229768                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers1.throttle00.total_data_msg_bytes    192372032                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers1.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers1.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers1.throttle00.total_bw_sat_cy     12023319                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers1.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers1.throttle00.avg_bandwidth         0.42                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers1.throttle00.avg_useful_bandwidth         0.34                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers1.throttle00.msg_count.Request_Control::2        57993                       (Unspecified)
system.ruby.network.routers1.throttle00.msg_bytes.Request_Control::2       463944                       (Unspecified)
system.ruby.network.routers1.throttle00.msg_count.Response_Data::1      3005813                       (Unspecified)
system.ruby.network.routers1.throttle00.msg_bytes.Response_Data::1    216418536                       (Unspecified)
system.ruby.network.routers1.throttle00.msg_count.Response_Control::1      2668411                       (Unspecified)
system.ruby.network.routers1.throttle00.msg_bytes.Response_Control::1     21347288                       (Unspecified)
system.ruby.network.routers1.throttle01.acc_link_utilization     10985839                       # Accumulated link utilization (Count)
system.ruby.network.routers1.throttle01.link_utilization     1.050979                       # Average link utilization (Ratio)
system.ruby.network.routers1.throttle01.total_msg_count      8411974                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers1.throttle01.total_msg_bytes    175773424                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers1.throttle01.total_data_msg_bytes    108477632                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers1.throttle01.total_msg_wait_time   3741576500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers1.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers1.throttle01.total_bw_sat_cy      6902423                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers1.throttle01.avg_msg_wait_time   444.791734                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers1.throttle01.avg_bandwidth         0.31                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers1.throttle01.avg_useful_bandwidth         0.19                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers1.throttle01.msg_count.Control::0      3008889                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_bytes.Control::0     24071112                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_count.Response_Data::1        14571                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_bytes.Response_Data::1      1049112                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_count.Response_Control::1        49144                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_count.Response_Control::2      2676911                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_bytes.Response_Control::1       393152                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_bytes.Response_Control::2     21415288                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_count.Writeback_Data::0      1679458                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_count.Writeback_Data::1          934                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_bytes.Writeback_Data::0    120920976                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_bytes.Writeback_Data::1        67248                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_count.Writeback_Control::0       982067                       (Unspecified)
system.ruby.network.routers1.throttle01.msg_bytes.Writeback_Control::0      7856536                       (Unspecified)
system.ruby.network.routers2.percent_links_utilized     1.043401                       (Unspecified)
system.ruby.network.routers2.msg_count.Control::0      2557780                       (Unspecified)
system.ruby.network.routers2.msg_bytes.Control::0     20462240                       (Unspecified)
system.ruby.network.routers2.msg_count.Request_Control::2        69834                       (Unspecified)
system.ruby.network.routers2.msg_bytes.Request_Control::2       558672                       (Unspecified)
system.ruby.network.routers2.msg_count.Response_Data::1      2565548                       (Unspecified)
system.ruby.network.routers2.msg_bytes.Response_Data::1    184719456                       (Unspecified)
system.ruby.network.routers2.msg_count.Response_Control::1      2276468                       (Unspecified)
system.ruby.network.routers2.msg_count.Response_Control::2      2221275                       (Unspecified)
system.ruby.network.routers2.msg_bytes.Response_Control::1     18211744                       (Unspecified)
system.ruby.network.routers2.msg_bytes.Response_Control::2     17770200                       (Unspecified)
system.ruby.network.routers2.msg_count.Writeback_Data::0      1398111                       (Unspecified)
system.ruby.network.routers2.msg_count.Writeback_Data::1         1954                       (Unspecified)
system.ruby.network.routers2.msg_bytes.Writeback_Data::0    100663992                       (Unspecified)
system.ruby.network.routers2.msg_bytes.Writeback_Data::1       140688                       (Unspecified)
system.ruby.network.routers2.msg_count.Writeback_Control::0       810626                       (Unspecified)
system.ruby.network.routers2.msg_bytes.Writeback_Control::0      6485008                       (Unspecified)
system.ruby.network.routers2.port_buffers1.m_msg_count      4769720                       # Number of messages passed the buffer (Count)
system.ruby.network.routers2.port_buffers1.m_buf_msgs     0.000467                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers2.port_buffers2.m_msg_count        69834                       # Number of messages passed the buffer (Count)
system.ruby.network.routers2.port_buffers2.m_buf_msgs     0.000007                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers2.port_buffers3.m_msg_count      4766517                       # Number of messages passed the buffer (Count)
system.ruby.network.routers2.port_buffers3.m_buf_msgs     0.001051                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers2.port_buffers3.m_stall_time   2987529000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers2.port_buffers3.m_avg_stall_time   626.774015                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers2.port_buffers4.m_msg_count        74250                       # Number of messages passed the buffer (Count)
system.ruby.network.routers2.port_buffers4.m_buf_msgs     0.000010                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers2.port_buffers4.m_stall_time     12483000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers2.port_buffers4.m_avg_stall_time   168.121212                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers2.port_buffers5.m_msg_count      2221275                       # Number of messages passed the buffer (Count)
system.ruby.network.routers2.port_buffers5.m_buf_msgs     0.000217                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers2.port_buffers5.m_stall_time        45000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers2.port_buffers5.m_avg_stall_time     0.020259                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers2.power_state.pwrStateResidencyTicks::UNDEFINED 5111099111000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers2.throttle00.acc_link_utilization     12642105                       # Accumulated link utilization (Count)
system.ruby.network.routers2.throttle00.link_utilization     1.209429                       # Average link utilization (Ratio)
system.ruby.network.routers2.throttle00.total_msg_count      4839554                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers2.throttle00.total_msg_bytes    202273680                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers2.throttle00.total_data_msg_bytes    163557248                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers2.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers2.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers2.throttle00.total_bw_sat_cy     10222364                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers2.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers2.throttle00.avg_bandwidth         0.36                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers2.throttle00.avg_useful_bandwidth         0.29                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers2.throttle00.msg_count.Request_Control::2        69834                       (Unspecified)
system.ruby.network.routers2.throttle00.msg_bytes.Request_Control::2       558672                       (Unspecified)
system.ruby.network.routers2.throttle00.msg_count.Response_Data::1      2555582                       (Unspecified)
system.ruby.network.routers2.throttle00.msg_bytes.Response_Data::1    184001904                       (Unspecified)
system.ruby.network.routers2.throttle00.msg_count.Response_Control::1      2214138                       (Unspecified)
system.ruby.network.routers2.throttle00.msg_bytes.Response_Control::1     17713104                       (Unspecified)
system.ruby.network.routers2.throttle01.acc_link_utilization      9171145                       # Accumulated link utilization (Count)
system.ruby.network.routers2.throttle01.link_utilization     0.877373                       # Average link utilization (Ratio)
system.ruby.network.routers2.throttle01.total_msg_count      7062042                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers2.throttle01.total_msg_bytes    146738320                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers2.throttle01.total_data_msg_bytes     90241984                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers2.throttle01.total_msg_wait_time   3000057000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers2.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers2.throttle01.total_bw_sat_cy      5710431                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers2.throttle01.avg_msg_wait_time   424.814381                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers2.throttle01.avg_bandwidth         0.26                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers2.throttle01.avg_useful_bandwidth         0.16                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers2.throttle01.msg_count.Control::0      2557780                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_bytes.Control::0     20462240                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_count.Response_Data::1         9966                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_bytes.Response_Data::1       717552                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_count.Response_Control::1        62330                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_count.Response_Control::2      2221275                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_bytes.Response_Control::1       498640                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_bytes.Response_Control::2     17770200                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_count.Writeback_Data::0      1398111                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_count.Writeback_Data::1         1954                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_bytes.Writeback_Data::0    100663992                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_bytes.Writeback_Data::1       140688                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_count.Writeback_Control::0       810626                       (Unspecified)
system.ruby.network.routers2.throttle01.msg_bytes.Writeback_Control::0      6485008                       (Unspecified)
system.ruby.network.routers3.percent_links_utilized     1.775477                       (Unspecified)
system.ruby.network.routers3.msg_count.Control::0      4326693                       (Unspecified)
system.ruby.network.routers3.msg_bytes.Control::0     34613544                       (Unspecified)
system.ruby.network.routers3.msg_count.Request_Control::2        52317                       (Unspecified)
system.ruby.network.routers3.msg_bytes.Request_Control::2       418536                       (Unspecified)
system.ruby.network.routers3.msg_count.Response_Data::1      4335114                       (Unspecified)
system.ruby.network.routers3.msg_bytes.Response_Data::1    312128208                       (Unspecified)
system.ruby.network.routers3.msg_count.Response_Control::1      3972864                       (Unspecified)
system.ruby.network.routers3.msg_count.Response_Control::2      3936306                       (Unspecified)
system.ruby.network.routers3.msg_bytes.Response_Control::1     31782912                       (Unspecified)
system.ruby.network.routers3.msg_bytes.Response_Control::2     31490448                       (Unspecified)
system.ruby.network.routers3.msg_count.Writeback_Data::0      2375626                       (Unspecified)
system.ruby.network.routers3.msg_count.Writeback_Data::1          674                       (Unspecified)
system.ruby.network.routers3.msg_bytes.Writeback_Data::0    171045072                       (Unspecified)
system.ruby.network.routers3.msg_bytes.Writeback_Data::1        48528                       (Unspecified)
system.ruby.network.routers3.msg_count.Writeback_Control::0      1545032                       (Unspecified)
system.ruby.network.routers3.msg_bytes.Writeback_Control::0     12360256                       (Unspecified)
system.ruby.network.routers3.port_buffers1.m_msg_count      8251043                       # Number of messages passed the buffer (Count)
system.ruby.network.routers3.port_buffers1.m_buf_msgs     0.000807                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers3.port_buffers2.m_msg_count        52317                       # Number of messages passed the buffer (Count)
system.ruby.network.routers3.port_buffers2.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers3.port_buffers3.m_msg_count      8247351                       # Number of messages passed the buffer (Count)
system.ruby.network.routers3.port_buffers3.m_buf_msgs     0.001832                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers3.port_buffers3.m_stall_time   5240191000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers3.port_buffers3.m_avg_stall_time   635.378681                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers3.port_buffers4.m_msg_count        57609                       # Number of messages passed the buffer (Count)
system.ruby.network.routers3.port_buffers4.m_buf_msgs     0.000008                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers3.port_buffers4.m_stall_time     14146000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers3.port_buffers4.m_avg_stall_time   245.551910                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers3.port_buffers5.m_msg_count      3936306                       # Number of messages passed the buffer (Count)
system.ruby.network.routers3.port_buffers5.m_buf_msgs     0.000385                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers3.port_buffers5.m_stall_time       100500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers3.port_buffers5.m_avg_stall_time     0.025532                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers3.power_state.pwrStateResidencyTicks::UNDEFINED 5111099111000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers3.throttle00.acc_link_utilization     21446448                       # Accumulated link utilization (Count)
system.ruby.network.routers3.throttle00.link_utilization     2.051712                       # Average link utilization (Ratio)
system.ruby.network.routers3.throttle00.total_msg_count      8303360                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers3.throttle00.total_msg_bytes    343143168                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers3.throttle00.total_data_msg_bytes    276716288                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers3.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers3.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers3.throttle00.total_bw_sat_cy     17294819                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers3.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers3.throttle00.avg_bandwidth         0.61                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers3.throttle00.avg_useful_bandwidth         0.49                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers3.throttle00.msg_count.Request_Control::2        52317                       (Unspecified)
system.ruby.network.routers3.throttle00.msg_bytes.Request_Control::2       418536                       (Unspecified)
system.ruby.network.routers3.throttle00.msg_count.Response_Data::1      4323692                       (Unspecified)
system.ruby.network.routers3.throttle00.msg_bytes.Response_Data::1    311305824                       (Unspecified)
system.ruby.network.routers3.throttle00.msg_count.Response_Control::1      3927351                       (Unspecified)
system.ruby.network.routers3.throttle00.msg_bytes.Response_Control::1     31418808                       (Unspecified)
system.ruby.network.routers3.throttle01.acc_link_utilization     15671521                       # Accumulated link utilization (Count)
system.ruby.network.routers3.throttle01.link_utilization     1.499243                       # Average link utilization (Ratio)
system.ruby.network.routers3.throttle01.total_msg_count     12241266                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers3.throttle01.total_msg_bytes    250744336                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers3.throttle01.total_data_msg_bytes    152814208                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers3.throttle01.total_msg_wait_time   5254437500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers3.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers3.throttle01.total_bw_sat_cy      9713158                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers3.throttle01.avg_msg_wait_time   429.239713                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers3.throttle01.avg_bandwidth         0.45                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers3.throttle01.avg_useful_bandwidth         0.27                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers3.throttle01.msg_count.Control::0      4326693                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_bytes.Control::0     34613544                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_count.Response_Data::1        11422                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_bytes.Response_Data::1       822384                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_count.Response_Control::1        45513                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_count.Response_Control::2      3936306                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_bytes.Response_Control::1       364104                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_bytes.Response_Control::2     31490448                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_count.Writeback_Data::0      2375626                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_count.Writeback_Data::1          674                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_bytes.Writeback_Data::0    171045072                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_bytes.Writeback_Data::1        48528                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_count.Writeback_Control::0      1545032                       (Unspecified)
system.ruby.network.routers3.throttle01.msg_bytes.Writeback_Control::0     12360256                       (Unspecified)
system.ruby.network.routers4.percent_links_utilized     6.014306                       (Unspecified)
system.ruby.network.routers4.msg_count.Control::0     14762069                       (Unspecified)
system.ruby.network.routers4.msg_bytes.Control::0    118096552                       (Unspecified)
system.ruby.network.routers4.msg_count.Request_Control::2       153328                       (Unspecified)
system.ruby.network.routers4.msg_bytes.Request_Control::2      1226624                       (Unspecified)
system.ruby.network.routers4.msg_count.Response_Data::1     15522419                       (Unspecified)
system.ruby.network.routers4.msg_bytes.Response_Data::1   1117614168                       (Unspecified)
system.ruby.network.routers4.msg_count.Response_Control::1     14312453                       (Unspecified)
system.ruby.network.routers4.msg_count.Response_Control::2     11805310                       (Unspecified)
system.ruby.network.routers4.msg_bytes.Response_Control::1    114499624                       (Unspecified)
system.ruby.network.routers4.msg_bytes.Response_Control::2     94442480                       (Unspecified)
system.ruby.network.routers4.msg_count.Writeback_Data::0      7368066                       (Unspecified)
system.ruby.network.routers4.msg_count.Writeback_Data::1         4856                       (Unspecified)
system.ruby.network.routers4.msg_bytes.Writeback_Data::0    530500752                       (Unspecified)
system.ruby.network.routers4.msg_bytes.Writeback_Data::1       349632                       (Unspecified)
system.ruby.network.routers4.msg_count.Writeback_Control::0      4377842                       (Unspecified)
system.ruby.network.routers4.msg_bytes.Writeback_Control::0     35022736                       (Unspecified)
system.ruby.network.routers4.port_buffers0.m_msg_count     24897985                       # Number of messages passed the buffer (Count)
system.ruby.network.routers4.port_buffers0.m_buf_msgs     0.002436                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers4.port_buffers1.m_msg_count      3392874                       # Number of messages passed the buffer (Count)
system.ruby.network.routers4.port_buffers1.m_buf_msgs     0.000332                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers4.port_buffers2.m_msg_count     11805310                       # Number of messages passed the buffer (Count)
system.ruby.network.routers4.port_buffers2.m_buf_msgs     0.001155                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers4.port_buffers3.m_msg_count      1609992                       # Number of messages passed the buffer (Count)
system.ruby.network.routers4.port_buffers3.m_buf_msgs     0.000432                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers4.port_buffers3.m_stall_time   1404798500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers4.port_buffers3.m_avg_stall_time   872.549988                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers4.port_buffers4.m_msg_count     26446854                       # Number of messages passed the buffer (Count)
system.ruby.network.routers4.port_buffers4.m_buf_msgs     0.003184                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers4.port_buffers4.m_stall_time   3049915500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers4.port_buffers4.m_avg_stall_time   115.322431                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers4.port_buffers5.m_msg_count       153328                       # Number of messages passed the buffer (Count)
system.ruby.network.routers4.port_buffers5.m_buf_msgs     0.000015                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers4.port_buffers5.m_stall_time        48500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers4.port_buffers5.m_avg_stall_time     0.316315                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers4.power_state.pwrStateResidencyTicks::UNDEFINED 5111099111000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers4.throttle00.acc_link_utilization 56073408.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers4.throttle00.link_utilization     5.364360                       # Average link utilization (Ratio)
system.ruby.network.routers4.throttle00.total_msg_count     40096169                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers4.throttle00.total_msg_bytes    897174536                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers4.throttle00.total_data_msg_bytes    576405184                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers4.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers4.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers4.throttle00.total_bw_sat_cy     36060421                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers4.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers4.throttle00.avg_bandwidth         1.60                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers4.throttle00.avg_useful_bandwidth         1.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers4.throttle00.msg_count.Control::0     13152077                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_bytes.Control::0    105216616                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_count.Response_Data::1      1633409                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_bytes.Response_Data::1    117605448                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_count.Response_Control::1      1754609                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_count.Response_Control::2     11805310                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_bytes.Response_Control::1     14036872                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_bytes.Response_Control::2     94442480                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_count.Writeback_Data::0      7368066                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_count.Writeback_Data::1         4856                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_bytes.Writeback_Data::0    530500752                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_bytes.Writeback_Data::1       349632                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_count.Writeback_Control::0      4377842                       (Unspecified)
system.ruby.network.routers4.throttle00.msg_bytes.Writeback_Control::0     35022736                       (Unspecified)
system.ruby.network.routers4.throttle01.acc_link_utilization     69661127                       # Accumulated link utilization (Count)
system.ruby.network.routers4.throttle01.link_utilization     6.664252                       # Average link utilization (Ratio)
system.ruby.network.routers4.throttle01.total_msg_count     28210174                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers4.throttle01.total_msg_bytes   1114578032                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers4.throttle01.total_data_msg_bytes    888896640                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers4.throttle01.total_msg_wait_time   4454762500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers4.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers4.throttle01.total_bw_sat_cy     56124310                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers4.throttle01.avg_msg_wait_time   157.913329                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers4.throttle01.avg_bandwidth         1.99                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers4.throttle01.avg_useful_bandwidth         1.58                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers4.throttle01.msg_count.Control::0      1609992                       (Unspecified)
system.ruby.network.routers4.throttle01.msg_bytes.Control::0     12879936                       (Unspecified)
system.ruby.network.routers4.throttle01.msg_count.Request_Control::2       153328                       (Unspecified)
system.ruby.network.routers4.throttle01.msg_bytes.Request_Control::2      1226624                       (Unspecified)
system.ruby.network.routers4.throttle01.msg_count.Response_Data::1     13889010                       (Unspecified)
system.ruby.network.routers4.throttle01.msg_bytes.Response_Data::1   1000008720                       (Unspecified)
system.ruby.network.routers4.throttle01.msg_count.Response_Control::1     12557844                       (Unspecified)
system.ruby.network.routers4.throttle01.msg_bytes.Response_Control::1    100462752                       (Unspecified)
system.ruby.network.routers5.percent_links_utilized     0.609531                       (Unspecified)
system.ruby.network.routers5.msg_count.Control::0      1609992                       (Unspecified)
system.ruby.network.routers5.msg_bytes.Control::0     12879936                       (Unspecified)
system.ruby.network.routers5.msg_count.Response_Data::1      2387599                       (Unspecified)
system.ruby.network.routers5.msg_bytes.Response_Data::1    171907128                       (Unspecified)
system.ruby.network.routers5.msg_count.Response_Control::1      2376916                       (Unspecified)
system.ruby.network.routers5.msg_bytes.Response_Control::1     19015328                       (Unspecified)
system.ruby.network.routers5.msg_count.Writeback_Control::0         5183                       (Unspecified)
system.ruby.network.routers5.msg_count.Writeback_Control::1         5120                       (Unspecified)
system.ruby.network.routers5.msg_bytes.Writeback_Control::0        41464                       (Unspecified)
system.ruby.network.routers5.msg_bytes.Writeback_Control::1        40960                       (Unspecified)
system.ruby.network.routers5.port_buffers0.m_msg_count      1615175                       # Number of messages passed the buffer (Count)
system.ruby.network.routers5.port_buffers0.m_buf_msgs     0.000158                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers5.port_buffers1.m_msg_count      1577224                       # Number of messages passed the buffer (Count)
system.ruby.network.routers5.port_buffers1.m_buf_msgs     0.000154                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers5.port_buffers4.m_msg_count      3192411                       # Number of messages passed the buffer (Count)
system.ruby.network.routers5.port_buffers4.m_buf_msgs     0.000316                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers5.port_buffers4.m_stall_time     21008000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers5.port_buffers4.m_avg_stall_time     6.580606                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers5.power_state.pwrStateResidencyTicks::UNDEFINED 5111099111000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers5.throttle00.acc_link_utilization 4706375.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers5.throttle00.link_utilization     0.450244                       # Average link utilization (Ratio)
system.ruby.network.routers5.throttle00.total_msg_count      3192399                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers5.throttle00.total_msg_bytes     75302008                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers5.throttle00.total_data_msg_bytes     49762816                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers5.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers5.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers5.throttle00.total_bw_sat_cy      3110201                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers5.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers5.throttle00.avg_bandwidth         0.13                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers5.throttle00.avg_useful_bandwidth         0.09                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers5.throttle00.msg_count.Control::0      1609992                       (Unspecified)
system.ruby.network.routers5.throttle00.msg_bytes.Control::0     12879936                       (Unspecified)
system.ruby.network.routers5.throttle00.msg_count.Response_Data::1       777544                       (Unspecified)
system.ruby.network.routers5.throttle00.msg_bytes.Response_Data::1     55983168                       (Unspecified)
system.ruby.network.routers5.throttle00.msg_count.Response_Control::1       799680                       (Unspecified)
system.ruby.network.routers5.throttle00.msg_bytes.Response_Control::1      6397440                       (Unspecified)
system.ruby.network.routers5.throttle00.msg_count.Writeback_Control::0         5183                       (Unspecified)
system.ruby.network.routers5.throttle00.msg_bytes.Writeback_Control::0        41464                       (Unspecified)
system.ruby.network.routers5.throttle01.acc_link_utilization 8036425.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers5.throttle01.link_utilization     0.768819                       # Average link utilization (Ratio)
system.ruby.network.routers5.throttle01.total_msg_count      3192411                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers5.throttle01.total_msg_bytes    128582808                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers5.throttle01.total_data_msg_bytes    103043520                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers5.throttle01.total_msg_wait_time     21008000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers5.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers5.throttle01.total_bw_sat_cy      6440698                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers5.throttle01.avg_msg_wait_time     6.580606                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers5.throttle01.avg_bandwidth         0.23                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers5.throttle01.avg_useful_bandwidth         0.18                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers5.throttle01.msg_count.Response_Data::1      1610055                       (Unspecified)
system.ruby.network.routers5.throttle01.msg_bytes.Response_Data::1    115923960                       (Unspecified)
system.ruby.network.routers5.throttle01.msg_count.Response_Control::1      1577236                       (Unspecified)
system.ruby.network.routers5.throttle01.msg_bytes.Response_Control::1     12617888                       (Unspecified)
system.ruby.network.routers5.throttle01.msg_count.Writeback_Control::1         5120                       (Unspecified)
system.ruby.network.routers5.throttle01.msg_bytes.Writeback_Control::1        40960                       (Unspecified)
system.ruby.network.routers6.percent_links_utilized     0.000260                       (Unspecified)
system.ruby.network.routers6.msg_count.Response_Data::1           63                       (Unspecified)
system.ruby.network.routers6.msg_bytes.Response_Data::1         4536                       (Unspecified)
system.ruby.network.routers6.msg_count.Writeback_Control::0         5183                       (Unspecified)
system.ruby.network.routers6.msg_count.Writeback_Control::1         5120                       (Unspecified)
system.ruby.network.routers6.msg_bytes.Writeback_Control::0        41464                       (Unspecified)
system.ruby.network.routers6.msg_bytes.Writeback_Control::1        40960                       (Unspecified)
system.ruby.network.routers6.port_buffers1.m_msg_count         5183                       # Number of messages passed the buffer (Count)
system.ruby.network.routers6.port_buffers1.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers6.port_buffers3.m_msg_count         5183                       # Number of messages passed the buffer (Count)
system.ruby.network.routers6.port_buffers3.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers6.power_state.pwrStateResidencyTicks::UNDEFINED 5111099111000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers6.throttle00.acc_link_utilization  2843.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers6.throttle00.link_utilization     0.000272                       # Average link utilization (Ratio)
system.ruby.network.routers6.throttle00.total_msg_count         5183                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers6.throttle00.total_msg_bytes        45496                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers6.throttle00.total_data_msg_bytes         4032                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers6.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers6.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers6.throttle00.total_bw_sat_cy          252                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers6.throttle00.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers6.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers6.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers6.throttle00.msg_count.Response_Data::1           63                       (Unspecified)
system.ruby.network.routers6.throttle00.msg_bytes.Response_Data::1         4536                       (Unspecified)
system.ruby.network.routers6.throttle00.msg_count.Writeback_Control::1         5120                       (Unspecified)
system.ruby.network.routers6.throttle00.msg_bytes.Writeback_Control::1        40960                       (Unspecified)
system.ruby.network.routers6.throttle01.acc_link_utilization  2591.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers6.throttle01.link_utilization     0.000248                       # Average link utilization (Ratio)
system.ruby.network.routers6.throttle01.total_msg_count         5183                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers6.throttle01.total_msg_bytes        41464                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers6.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers6.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers6.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers6.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers6.throttle01.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers6.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers6.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers6.throttle01.msg_count.Writeback_Control::0         5183                       (Unspecified)
system.ruby.network.routers6.throttle01.msg_bytes.Writeback_Control::0        41464                       (Unspecified)
system.ruby.network.routers7.percent_links_utilized            0                       (Unspecified)
system.ruby.network.routers7.power_state.pwrStateResidencyTicks::UNDEFINED 5111099111000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers7.throttle00.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers7.throttle00.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers7.throttle00.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers7.throttle00.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers7.throttle00.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers7.throttle00.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers7.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers7.throttle00.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers7.throttle00.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers7.throttle00.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers7.throttle00.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers7.throttle01.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers7.throttle01.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers7.throttle01.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers7.throttle01.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers7.throttle01.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers7.throttle01.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers7.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers7.throttle01.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers7.throttle01.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers7.throttle01.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers7.throttle01.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.percent_links_utilized     1.505746                       (Unspecified)
system.ruby.network.routers8.msg_count.Control::0     14762069                       (Unspecified)
system.ruby.network.routers8.msg_bytes.Control::0    118096552                       (Unspecified)
system.ruby.network.routers8.msg_count.Request_Control::2       229952                       (Unspecified)
system.ruby.network.routers8.msg_bytes.Request_Control::2      1839616                       (Unspecified)
system.ruby.network.routers8.msg_count.Response_Data::1     15550837                       (Unspecified)
system.ruby.network.routers8.msg_bytes.Response_Data::1   1119660264                       (Unspecified)
system.ruby.network.routers8.msg_count.Response_Control::1     14332654                       (Unspecified)
system.ruby.network.routers8.msg_count.Response_Control::2     11805310                       (Unspecified)
system.ruby.network.routers8.msg_bytes.Response_Control::1    114661232                       (Unspecified)
system.ruby.network.routers8.msg_bytes.Response_Control::2     94442480                       (Unspecified)
system.ruby.network.routers8.msg_count.Writeback_Data::0      7368066                       (Unspecified)
system.ruby.network.routers8.msg_count.Writeback_Data::1         4856                       (Unspecified)
system.ruby.network.routers8.msg_bytes.Writeback_Data::0    530500752                       (Unspecified)
system.ruby.network.routers8.msg_bytes.Writeback_Data::1       349632                       (Unspecified)
system.ruby.network.routers8.msg_count.Writeback_Control::0      4383025                       (Unspecified)
system.ruby.network.routers8.msg_count.Writeback_Control::1         5120                       (Unspecified)
system.ruby.network.routers8.msg_bytes.Writeback_Control::0     35064200                       (Unspecified)
system.ruby.network.routers8.msg_bytes.Writeback_Control::1        40960                       (Unspecified)
system.ruby.network.routers8.port_buffers1.m_msg_count      6223199                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers1.m_buf_msgs     0.000610                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers1.m_stall_time      4292500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers1.m_avg_stall_time     0.689758                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers10.m_msg_count      8251043                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers10.m_buf_msgs     0.000808                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers10.m_stall_time      4444000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers10.m_avg_stall_time     0.538599                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers11.m_msg_count        52317                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers11.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers11.m_stall_time         3000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers11.m_avg_stall_time     0.057343                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers12.m_msg_count     24897985                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers12.m_buf_msgs     0.002778                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers12.m_stall_time   1749991500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers12.m_avg_stall_time    70.286471                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers13.m_msg_count      3392874                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers13.m_buf_msgs     0.000336                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers13.m_stall_time     21130000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers13.m_avg_stall_time     6.227759                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers14.m_msg_count     11805310                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers14.m_buf_msgs     0.001155                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers14.m_stall_time      1856000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers14.m_avg_stall_time     0.157217                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers15.m_msg_count      1615175                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers15.m_buf_msgs     0.000161                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers15.m_stall_time     14366000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers15.m_avg_stall_time     8.894392                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers16.m_msg_count      1577224                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers16.m_buf_msgs     0.000154                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers19.m_msg_count         5183                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers19.m_buf_msgs     0.000001                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers2.m_msg_count        49808                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers2.m_buf_msgs     0.000005                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers2.m_stall_time         3000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers2.m_avg_stall_time     0.060231                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers4.m_msg_count      5674224                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers4.m_buf_msgs     0.000556                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers4.m_stall_time      2662000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers4.m_avg_stall_time     0.469139                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers5.m_msg_count        57993                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers5.m_buf_msgs     0.000006                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers5.m_stall_time         3000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers5.m_avg_stall_time     0.051730                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers7.m_msg_count      4769720                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers7.m_buf_msgs     0.000467                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers7.m_stall_time      2084000                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers7.m_avg_stall_time     0.436923                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.port_buffers8.m_msg_count        69834                       # Number of messages passed the buffer (Count)
system.ruby.network.routers8.port_buffers8.m_buf_msgs     0.000007                       # Average number of messages in buffer ((Count/Tick))
system.ruby.network.routers8.port_buffers8.m_stall_time         3500                       # Total number of ticks messages were stalled in this buffer (Tick)
system.ruby.network.routers8.port_buffers8.m_avg_stall_time     0.050119                       # Average stall ticks per message ((Tick/Count))
system.ruby.network.routers8.power_state.pwrStateResidencyTicks::UNDEFINED 5111099111000                       # Cumulative time (in ticks) in various power states (Tick)
system.ruby.network.routers8.throttle00.acc_link_utilization 16155439.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle00.link_utilization     1.545538                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle00.total_msg_count      6273007                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle00.total_msg_bytes    258487032                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle00.total_data_msg_bytes    208302976                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle00.total_msg_wait_time      4295500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle00.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle00.total_bw_sat_cy     13021431                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle00.avg_msg_wait_time     0.684759                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle00.avg_bandwidth         0.46                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle00.avg_useful_bandwidth         0.37                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle00.msg_count.Request_Control::2        49808                       (Unspecified)
system.ruby.network.routers8.throttle00.msg_bytes.Request_Control::2       398464                       (Unspecified)
system.ruby.network.routers8.throttle00.msg_count.Response_Data::1      3254734                       (Unspecified)
system.ruby.network.routers8.throttle00.msg_bytes.Response_Data::1    234340848                       (Unspecified)
system.ruby.network.routers8.throttle00.msg_count.Response_Control::1      2968465                       (Unspecified)
system.ruby.network.routers8.throttle00.msg_bytes.Response_Control::1     23747720                       (Unspecified)
system.ruby.network.routers8.throttle01.acc_link_utilization 14889360.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle01.link_utilization     1.424416                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle01.total_msg_count      5732217                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle01.total_msg_bytes    238229768                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle01.total_data_msg_bytes    192372032                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle01.total_msg_wait_time      2665000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle01.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle01.total_bw_sat_cy     12023943                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle01.avg_msg_wait_time     0.464916                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle01.avg_bandwidth         0.42                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle01.avg_useful_bandwidth         0.34                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle01.msg_count.Request_Control::2        57993                       (Unspecified)
system.ruby.network.routers8.throttle01.msg_bytes.Request_Control::2       463944                       (Unspecified)
system.ruby.network.routers8.throttle01.msg_count.Response_Data::1      3005813                       (Unspecified)
system.ruby.network.routers8.throttle01.msg_bytes.Response_Data::1    216418536                       (Unspecified)
system.ruby.network.routers8.throttle01.msg_count.Response_Control::1      2668411                       (Unspecified)
system.ruby.network.routers8.throttle01.msg_bytes.Response_Control::1     21347288                       (Unspecified)
system.ruby.network.routers8.throttle02.acc_link_utilization     12642105                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle02.link_utilization     1.209429                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle02.total_msg_count      4839554                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle02.total_msg_bytes    202273680                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle02.total_data_msg_bytes    163557248                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle02.total_msg_wait_time      2087500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle02.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle02.total_bw_sat_cy     10222997                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle02.avg_msg_wait_time     0.431341                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle02.avg_bandwidth         0.36                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle02.avg_useful_bandwidth         0.29                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle02.msg_count.Request_Control::2        69834                       (Unspecified)
system.ruby.network.routers8.throttle02.msg_bytes.Request_Control::2       558672                       (Unspecified)
system.ruby.network.routers8.throttle02.msg_count.Response_Data::1      2555582                       (Unspecified)
system.ruby.network.routers8.throttle02.msg_bytes.Response_Data::1    184001904                       (Unspecified)
system.ruby.network.routers8.throttle02.msg_count.Response_Control::1      2214138                       (Unspecified)
system.ruby.network.routers8.throttle02.msg_bytes.Response_Control::1     17713104                       (Unspecified)
system.ruby.network.routers8.throttle03.acc_link_utilization     21446448                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle03.link_utilization     2.051712                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle03.total_msg_count      8303360                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle03.total_msg_bytes    343143168                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle03.total_data_msg_bytes    276716288                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle03.total_msg_wait_time      4447000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle03.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle03.total_bw_sat_cy     17295799                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle03.avg_msg_wait_time     0.535566                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle03.avg_bandwidth         0.61                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle03.avg_useful_bandwidth         0.49                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle03.msg_count.Request_Control::2        52317                       (Unspecified)
system.ruby.network.routers8.throttle03.msg_bytes.Request_Control::2       418536                       (Unspecified)
system.ruby.network.routers8.throttle03.msg_count.Response_Data::1      4323692                       (Unspecified)
system.ruby.network.routers8.throttle03.msg_bytes.Response_Data::1    311305824                       (Unspecified)
system.ruby.network.routers8.throttle03.msg_count.Response_Control::1      3927351                       (Unspecified)
system.ruby.network.routers8.throttle03.msg_bytes.Response_Control::1     31418808                       (Unspecified)
system.ruby.network.routers8.throttle04.acc_link_utilization 56073408.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle04.link_utilization     5.364360                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle04.total_msg_count     40096169                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle04.total_msg_bytes    897174536                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle04.total_data_msg_bytes    576405184                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle04.total_msg_wait_time   1772977500                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle04.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle04.total_bw_sat_cy     36970707                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle04.avg_msg_wait_time    44.218127                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle04.avg_bandwidth         1.60                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle04.avg_useful_bandwidth         1.03                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle04.msg_count.Control::0     13152077                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_bytes.Control::0    105216616                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_count.Response_Data::1      1633409                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_bytes.Response_Data::1    117605448                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_count.Response_Control::1      1754609                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_count.Response_Control::2     11805310                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_bytes.Response_Control::1     14036872                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_bytes.Response_Control::2     94442480                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_count.Writeback_Data::0      7368066                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_count.Writeback_Data::1         4856                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_bytes.Writeback_Data::0    530500752                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_bytes.Writeback_Data::1       349632                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_count.Writeback_Control::0      4377842                       (Unspecified)
system.ruby.network.routers8.throttle04.msg_bytes.Writeback_Control::0     35022736                       (Unspecified)
system.ruby.network.routers8.throttle05.acc_link_utilization 4706375.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle05.link_utilization     0.450244                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle05.total_msg_count      3192399                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle05.total_msg_bytes     75302008                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle05.total_data_msg_bytes     49762816                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle05.total_msg_wait_time     14366000                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle05.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle05.total_bw_sat_cy      3111427                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle05.avg_msg_wait_time     4.500064                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle05.avg_bandwidth         0.13                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle05.avg_useful_bandwidth         0.09                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle05.msg_count.Control::0      1609992                       (Unspecified)
system.ruby.network.routers8.throttle05.msg_bytes.Control::0     12879936                       (Unspecified)
system.ruby.network.routers8.throttle05.msg_count.Response_Data::1       777544                       (Unspecified)
system.ruby.network.routers8.throttle05.msg_bytes.Response_Data::1     55983168                       (Unspecified)
system.ruby.network.routers8.throttle05.msg_count.Response_Control::1       799680                       (Unspecified)
system.ruby.network.routers8.throttle05.msg_bytes.Response_Control::1      6397440                       (Unspecified)
system.ruby.network.routers8.throttle05.msg_count.Writeback_Control::0         5183                       (Unspecified)
system.ruby.network.routers8.throttle05.msg_bytes.Writeback_Control::0        41464                       (Unspecified)
system.ruby.network.routers8.throttle06.acc_link_utilization  2843.500000                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle06.link_utilization     0.000272                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle06.total_msg_count         5183                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle06.total_msg_bytes        45496                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle06.total_data_msg_bytes         4032                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle06.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle06.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle06.total_bw_sat_cy          252                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle06.avg_msg_wait_time            0                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle06.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle06.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle06.msg_count.Response_Data::1           63                       (Unspecified)
system.ruby.network.routers8.throttle06.msg_bytes.Response_Data::1         4536                       (Unspecified)
system.ruby.network.routers8.throttle06.msg_count.Writeback_Control::1         5120                       (Unspecified)
system.ruby.network.routers8.throttle06.msg_bytes.Writeback_Control::1        40960                       (Unspecified)
system.ruby.network.routers8.throttle07.acc_link_utilization            0                       # Accumulated link utilization (Count)
system.ruby.network.routers8.throttle07.link_utilization            0                       # Average link utilization (Ratio)
system.ruby.network.routers8.throttle07.total_msg_count            0                       # Total number of messages forwarded by this switch (Count)
system.ruby.network.routers8.throttle07.total_msg_bytes            0                       # Total number of bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle07.total_data_msg_bytes            0                       # Total number of data bytes forwarded by this switch (Byte)
system.ruby.network.routers8.throttle07.total_msg_wait_time            0                       # Total time spend forwarding messages (Tick)
system.ruby.network.routers8.throttle07.total_stall_cy            0                       # Total time spent blocked on any output link (Cycle)
system.ruby.network.routers8.throttle07.total_bw_sat_cy            0                       # Total time bandwidth was saturated on any output link (Cycle)
system.ruby.network.routers8.throttle07.avg_msg_wait_time          nan                       # Average time a message took to be forwarded (Ratio)
system.ruby.network.routers8.throttle07.avg_bandwidth         0.00                       # Average bandwidth (GB/s) (Ratio)
system.ruby.network.routers8.throttle07.avg_useful_bandwidth         0.00                       # Average usefull (only data) bandwidth (GB/s) (Ratio)
system.ruby.power_state.pwrStateResidencyTicks::UNDEFINED 5111099111000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.numCycles               893312636                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus0.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus0.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus0.instsAdded             2005306303                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus0.nonSpecInstsAdded          168585                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus0.instsIssued            1881680854                       # Number of instructions issued (Count)
system.switch_cpus0.squashedInstsIssued       1674572                       # Number of squashed instructions issued (Count)
system.switch_cpus0.squashedInstsExamined    330959448                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus0.squashedOperandsExamined    695520211                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus0.squashedNonSpecRemoved        43110                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus0.numIssuedDist::samples    891005052                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::mean      2.111863                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::stdev     2.126121                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::0        294800680     33.09%     33.09% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::1        152822429     17.15%     50.24% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::2        105249595     11.81%     62.05% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::3         95680842     10.74%     72.79% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::4         96222802     10.80%     83.59% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::5         72532309      8.14%     91.73% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::6         42131052      4.73%     96.46% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::7         21545100      2.42%     98.88% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::8         10020243      1.12%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus0.numIssuedDist::total    891005052                       # Number of insts issued each cycle (Count)
system.switch_cpus0.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::IntAlu        4821349     19.21%     19.21% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::IntMult             0      0.00%     19.21% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::IntDiv              1      0.00%     19.21% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatAdd         1002      0.00%     19.21% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatCmp            0      0.00%     19.21% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatCvt           18      0.00%     19.21% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMult            0      0.00%     19.21% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMultAcc            0      0.00%     19.21% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatDiv            0      0.00%     19.21% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMisc            0      0.00%     19.21% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatSqrt            0      0.00%     19.21% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAdd            23      0.00%     19.21% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAddAcc            0      0.00%     19.21% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAlu           305      0.00%     19.21% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdCmp             0      0.00%     19.21% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdCvt            16      0.00%     19.21% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdMisc           23      0.00%     19.21% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdMult            0      0.00%     19.21% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdMultAcc            0      0.00%     19.21% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdShift            0      0.00%     19.21% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdShiftAcc            0      0.00%     19.21% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdDiv             0      0.00%     19.21% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSqrt            0      0.00%     19.21% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatAdd         6029      0.02%     19.24% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatAlu            0      0.00%     19.24% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatCmp            0      0.00%     19.24% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatCvt            0      0.00%     19.24% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatDiv            0      0.00%     19.24% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatMisc            0      0.00%     19.24% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatMult         1510      0.01%     19.24% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatMultAcc            0      0.00%     19.24% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatSqrt            0      0.00%     19.24% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdReduceAdd            0      0.00%     19.24% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdReduceAlu            0      0.00%     19.24% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdReduceCmp            0      0.00%     19.24% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatReduceAdd            0      0.00%     19.24% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdFloatReduceCmp            0      0.00%     19.24% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAes             0      0.00%     19.24% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdAesMix            0      0.00%     19.24% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSha1Hash            0      0.00%     19.24% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSha1Hash2            0      0.00%     19.24% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSha256Hash            0      0.00%     19.24% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdSha256Hash2            0      0.00%     19.24% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdShaSigma2            0      0.00%     19.24% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdShaSigma3            0      0.00%     19.24% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::SimdPredAlu            0      0.00%     19.24% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::MemRead      17998859     71.70%     90.94% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::MemWrite       830979      3.31%     94.25% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMemRead      1430219      5.70%     99.95% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::FloatMemWrite        13530      0.05%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus0.statIssuedInstType_0::No_OpClass        49559      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::IntAlu    957090377     50.86%     50.87% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::IntMult       308223      0.02%     50.88% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::IntDiv        91524      0.00%     50.89% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatAdd    127487694      6.78%     57.66% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatCmp            0      0.00%     57.66% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatCvt         1580      0.00%     57.66% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMult            0      0.00%     57.66% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMultAcc            0      0.00%     57.66% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatDiv            0      0.00%     57.66% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMisc            0      0.00%     57.66% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatSqrt            0      0.00%     57.66% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAdd         3040      0.00%     57.66% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAddAcc            0      0.00%     57.66% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAlu      2742376      0.15%     57.81% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdCmp           72      0.00%     57.81% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdCvt         1114      0.00%     57.81% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdMisc      1591707      0.08%     57.89% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdMult            0      0.00%     57.89% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdMultAcc            0      0.00%     57.89% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdShift         1488      0.00%     57.89% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdShiftAcc            0      0.00%     57.89% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdDiv            0      0.00%     57.89% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSqrt            0      0.00%     57.89% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatAdd     29292824      1.56%     59.45% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatAlu            0      0.00%     59.45% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatCmp            0      0.00%     59.45% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatCvt     26291931      1.40%     60.85% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatDiv       169512      0.01%     60.86% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatMisc            0      0.00%     60.86% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatMult      7859056      0.42%     61.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     61.27% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatSqrt       448379      0.02%     61.30% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdReduceAdd            0      0.00%     61.30% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdReduceAlu            0      0.00%     61.30% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdReduceCmp            0      0.00%     61.30% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     61.30% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     61.30% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAes            0      0.00%     61.30% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdAesMix            0      0.00%     61.30% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSha1Hash            0      0.00%     61.30% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     61.30% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSha256Hash            0      0.00%     61.30% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     61.30% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdShaSigma2            0      0.00%     61.30% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdShaSigma3            0      0.00%     61.30% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::SimdPredAlu            0      0.00%     61.30% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::MemRead    475970586     25.29%     86.59% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::MemWrite     97053074      5.16%     91.75% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMemRead    112329961      5.97%     97.72% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::FloatMemWrite     42896777      2.28%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.statIssuedInstType_0::total   1881680854                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus0.issueRate                2.106408                       # Inst issue rate ((Count/Cycle))
system.switch_cpus0.fuBusy                   25103863                       # FU busy when requested (Count)
system.switch_cpus0.fuBusyRate               0.013341                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus0.intInstQueueReads      3976660806                       # Number of integer instruction queue reads (Count)
system.switch_cpus0.intInstQueueWrites     1932197332                       # Number of integer instruction queue writes (Count)
system.switch_cpus0.intInstQueueWakeupAccesses   1512159929                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus0.fpInstQueueReads        704484389                       # Number of floating instruction queue reads (Count)
system.switch_cpus0.fpInstQueueWrites       404611232                       # Number of floating instruction queue writes (Count)
system.switch_cpus0.fpInstQueueWakeupAccesses    333735345                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus0.vecInstQueueReads               0                       # Number of vector instruction queue reads (Count)
system.switch_cpus0.vecInstQueueWrites              0                       # Number of vector instruction queue writes (Count)
system.switch_cpus0.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus0.intAluAccesses         1553806885                       # Number of integer alu accesses (Count)
system.switch_cpus0.fpAluAccesses           352928273                       # Number of floating point alu accesses (Count)
system.switch_cpus0.vecAluAccesses                  0                       # Number of vector alu accesses (Count)
system.switch_cpus0.numInsts               1866832228                       # Number of executed instructions (Count)
system.switch_cpus0.numLoadInsts            578708151                       # Number of load instructions executed (Count)
system.switch_cpus0.numSquashedInsts         13029828                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus0.numSwp                          0                       # Number of swp insts executed (Count)
system.switch_cpus0.numNop                          0                       # Number of nop insts executed (Count)
system.switch_cpus0.numRefs                 717808585                       # Number of memory reference insts executed (Count)
system.switch_cpus0.numBranches              89531110                       # Number of branches executed (Count)
system.switch_cpus0.numStoreInsts           139100434                       # Number of stores executed (Count)
system.switch_cpus0.numRate                  2.089786                       # Inst execution rate ((Count/Cycle))
system.switch_cpus0.timesIdled                 103776                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus0.idleCycles                2307584                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus0.quiesceCycles           151867521                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.switch_cpus0.committedInsts         1171175986                       # Number of Instructions Simulated (Count)
system.switch_cpus0.committedOps           1674515439                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus0.cpi                      0.762748                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus0.totalCpi                 0.762748                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus0.ipc                      1.311048                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus0.totalIpc                 1.311048                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus0.intRegfileReads        2188660550                       # Number of integer regfile reads (Count)
system.switch_cpus0.intRegfileWrites       1264906314                       # Number of integer regfile writes (Count)
system.switch_cpus0.fpRegfileReads          216117396                       # Number of floating regfile reads (Count)
system.switch_cpus0.fpRegfileWrites         275983320                       # Number of floating regfile writes (Count)
system.switch_cpus0.ccRegfileReads          515418883                       # number of cc regfile reads (Count)
system.switch_cpus0.ccRegfileWrites         743577255                       # number of cc regfile writes (Count)
system.switch_cpus0.miscRegfileReads        908265676                       # number of misc regfile reads (Count)
system.switch_cpus0.miscRegfileWrites           51815                       # number of misc regfile writes (Count)
system.switch_cpus0.MemDepUnit__0.insertedLoads    614807447                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__0.insertedStores    156563319                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__0.conflictingLoads    250700826                       # Number of conflicting loads. (Count)
system.switch_cpus0.MemDepUnit__0.conflictingStores     68338410                       # Number of conflicting stores. (Count)
system.switch_cpus0.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus0.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus0.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus0.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus0.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus0.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus0.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus0.branchPred.lookups      109151562                       # Number of BP lookups (Count)
system.switch_cpus0.branchPred.condPredicted     96661693                       # Number of conditional branches predicted (Count)
system.switch_cpus0.branchPred.condIncorrect      5691521                       # Number of conditional branches incorrect (Count)
system.switch_cpus0.branchPred.BTBLookups     87001589                       # Number of BTB lookups (Count)
system.switch_cpus0.branchPred.BTBUpdates      1963360                       # Number of BTB updates (Count)
system.switch_cpus0.branchPred.BTBHits       86807387                       # Number of BTB hits (Count)
system.switch_cpus0.branchPred.BTBHitRatio     0.997768                       # BTB Hit Ratio (Ratio)
system.switch_cpus0.branchPred.RASUsed        2261734                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus0.branchPred.RASIncorrect         1807                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus0.branchPred.indirectLookups       985218                       # Number of indirect predictor lookups. (Count)
system.switch_cpus0.branchPred.indirectHits       907991                       # Number of indirect target hits. (Count)
system.switch_cpus0.branchPred.indirectMisses        77227                       # Number of indirect misses. (Count)
system.switch_cpus0.branchPred.indirectMispredicted         8240                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus0.commit.commitSquashedInsts    330970418                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus0.commit.commitNonSpecStalls       125475                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus0.commit.branchMispredicts      5341394                       # The number of times a branch was mispredicted (Count)
system.switch_cpus0.commit.numCommittedDist::samples    846163129                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::mean     1.978951                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::stdev     2.765330                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::0    378986231     44.79%     44.79% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::1    181313591     21.43%     66.22% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::2     47566015      5.62%     71.84% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::3     74094956      8.76%     80.59% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::4     20940781      2.47%     83.07% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::5      5906544      0.70%     83.77% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::6      8914918      1.05%     84.82% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::7     18521146      2.19%     87.01% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::8    109918947     12.99%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.numCommittedDist::total    846163129                       # Number of insts commited each cycle (Count)
system.switch_cpus0.commit.instsCommitted   1171175986                       # Number of instructions committed (Count)
system.switch_cpus0.commit.opsCommitted    1674515439                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus0.commit.memRefs          638161892                       # Number of memory references committed (Count)
system.switch_cpus0.commit.loads            508440227                       # Number of loads committed (Count)
system.switch_cpus0.commit.amos                     0                       # Number of atomic instructions committed (Count)
system.switch_cpus0.commit.membars              52450                       # Number of memory barriers committed (Count)
system.switch_cpus0.commit.branches          84790369                       # Number of branches committed (Count)
system.switch_cpus0.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
system.switch_cpus0.commit.floating         314945798                       # Number of committed floating point instructions. (Count)
system.switch_cpus0.commit.integer         1496502912                       # Number of committed integer instructions. (Count)
system.switch_cpus0.commit.functionCalls      1941819                       # Number of function calls committed. (Count)
system.switch_cpus0.commit.committedInstType_0::No_OpClass        14717      0.00%      0.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::IntAlu    857863295     51.23%     51.23% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::IntMult       291418      0.02%     51.25% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::IntDiv        72662      0.00%     51.25% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatAdd    110219256      6.58%     57.84% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatCmp            0      0.00%     57.84% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatCvt         1520      0.00%     57.84% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMult            0      0.00%     57.84% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMultAcc            0      0.00%     57.84% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatDiv            0      0.00%     57.84% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMisc            0      0.00%     57.84% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatSqrt            0      0.00%     57.84% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAdd         3008      0.00%     57.84% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAddAcc            0      0.00%     57.84% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAlu      2562212      0.15%     57.99% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdCmp           56      0.00%     57.99% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdCvt         1062      0.00%     57.99% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdMisc      1577625      0.09%     58.08% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdMult            0      0.00%     58.08% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.08% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdShift         1488      0.00%     58.08% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.08% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdDiv            0      0.00%     58.08% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSqrt            0      0.00%     58.08% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatAdd     29253293      1.75%     59.83% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatAlu            0      0.00%     59.83% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatCmp            0      0.00%     59.83% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatCvt     26030419      1.55%     61.38% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatDiv       168708      0.01%     61.39% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatMisc            0      0.00%     61.39% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatMult      7844775      0.47%     61.86% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     61.86% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatSqrt       448033      0.03%     61.89% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdReduceAdd            0      0.00%     61.89% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdReduceAlu            0      0.00%     61.89% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdReduceCmp            0      0.00%     61.89% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     61.89% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     61.89% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAes            0      0.00%     61.89% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdAesMix            0      0.00%     61.89% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash            0      0.00%     61.89% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     61.89% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash            0      0.00%     61.89% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     61.89% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma2            0      0.00%     61.89% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdShaSigma3            0      0.00%     61.89% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::SimdPredAlu            0      0.00%     61.89% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::MemRead    414547800     24.76%     86.65% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::MemWrite     87105297      5.20%     91.85% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMemRead     93892427      5.61%     97.46% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::FloatMemWrite     42616368      2.54%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus0.commit.committedInstType_0::total   1674515439                       # Class of committed instruction (Count)
system.switch_cpus0.commit.commitEligibleSamples    109918947                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus0.decode.idleCycles       142498119                       # Number of cycles decode is idle (Cycle)
system.switch_cpus0.decode.blockedCycles    437980169                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus0.decode.runCycles        246109587                       # Number of cycles decode is running (Cycle)
system.switch_cpus0.decode.unblockCycles     58722353                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus0.decode.squashCycles       5694824                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus0.decode.branchResolved     83749706                       # Number of times decode resolved a branch (Count)
system.switch_cpus0.decode.branchMispred       362444                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus0.decode.decodedInsts    2063091420                       # Number of instructions handled by decode (Count)
system.switch_cpus0.decode.squashedInsts       690327                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus0.fetch.icacheStallCycles    183941210                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus0.fetch.insts            1500246300                       # Number of instructions fetch has processed (Count)
system.switch_cpus0.fetch.branches          109151562                       # Number of branches that fetch encountered (Count)
system.switch_cpus0.fetch.predictedBranches     89977112                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus0.fetch.cycles            700824459                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus0.fetch.squashCycles       12099120                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus0.fetch.tlbCycles             62884                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus0.fetch.miscStallCycles        46429                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus0.fetch.pendingTrapStallCycles        74804                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus0.fetch.pendingQuiesceStallCycles         2899                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.switch_cpus0.fetch.icacheWaitRetryStallCycles         2807                       # Number of stall cycles due to full MSHR (Cycle)
system.switch_cpus0.fetch.cacheLines        176117892                       # Number of cache lines fetched (Count)
system.switch_cpus0.fetch.icacheSquashes      1674554                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus0.fetch.tlbSquashes            1599                       # Number of outstanding ITLB misses that were squashed (Count)
system.switch_cpus0.fetch.nisnDist::samples    891005052                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::mean     2.400680                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::stdev     3.305330                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::0       536587041     60.22%     60.22% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::1         9003119      1.01%     61.23% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::2        33173327      3.72%     64.96% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::3        35532249      3.99%     68.94% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::4        28969150      3.25%     72.20% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::5        23374051      2.62%     74.82% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::6        29903284      3.36%     78.17% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::7        10798117      1.21%     79.39% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::8       183664714     20.61%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.nisnDist::total    891005052                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus0.fetch.branchRate         0.122187                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus0.fetch.rate               1.679419                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus0.iew.idleCycles                  0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus0.iew.squashCycles          5694824                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus0.iew.blockCycles          46768616                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus0.iew.unblockCycles        48097650                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus0.iew.dispatchedInsts    2005474888                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus0.iew.dispSquashedInsts        73182                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus0.iew.dispLoadInsts       614807447                       # Number of dispatched load instructions (Count)
system.switch_cpus0.iew.dispStoreInsts      156563319                       # Number of dispatched store instructions (Count)
system.switch_cpus0.iew.dispNonSpecInsts        88013                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus0.iew.iqFullEvents          3464146                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus0.iew.lsqFullEvents        44024967                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus0.iew.memOrderViolationEvents       383002                       # Number of memory order violations (Count)
system.switch_cpus0.iew.predictedTakenIncorrect      3794021                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus0.iew.predictedNotTakenIncorrect      1679699                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus0.iew.branchMispredicts      5473720                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus0.iew.instsToCommit      1848506048                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus0.iew.writebackCount     1845895274                       # Cumulative count of insts written-back (Count)
system.switch_cpus0.iew.producerInst       1459822080                       # Number of instructions producing a value (Count)
system.switch_cpus0.iew.consumerInst       2126263553                       # Number of instructions consuming a value (Count)
system.switch_cpus0.iew.wbRate               2.066349                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus0.iew.wbFanout             0.686567                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus0.lsq0.forwLoads          193508026                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus0.lsq0.squashedLoads      106367220                       # Number of loads squashed (Count)
system.switch_cpus0.lsq0.ignoredResponses       334279                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus0.lsq0.memOrderViolation       383002                       # Number of memory ordering violations (Count)
system.switch_cpus0.lsq0.squashedStores      26841654                       # Number of stores squashed (Count)
system.switch_cpus0.lsq0.rescheduledLoads     14758971                       # Number of loads that were rescheduled (Count)
system.switch_cpus0.lsq0.blockedByCache          1311                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus0.lsq0.loadToUse::samples    508439064                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::mean     3.001555                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::stdev     5.008299                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::0-9     505598924     99.44%     99.44% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::10-19      1037858      0.20%     99.65% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::20-29       396397      0.08%     99.72% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::30-39      1094073      0.22%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::40-49        48829      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::50-59         2498      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::60-69         1163      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::70-79         4431      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::80-89         3779      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::90-99         1728      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::100-109         3319      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::110-119         4981      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::120-129        24633      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::130-139        78581      0.02%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::140-149         8209      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::150-159        24523      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::160-169        15184      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::170-179         5943      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::180-189        31865      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::190-199        15159      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::200-209         4017      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::210-219         1696      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::220-229         3053      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::230-239         1673      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::240-249         1029      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::250-259         1003      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::260-269          889      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::270-279          898      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::280-289          922      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::290-299          718      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::overflows        21089      0.00%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::max_value         1642                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.lsq0.loadToUse::total    508439064                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus0.mmu.dtb.rdAccesses      585489465                       # TLB accesses on read requests (Count)
system.switch_cpus0.mmu.dtb.wrAccesses      139212375                       # TLB accesses on write requests (Count)
system.switch_cpus0.mmu.dtb.rdMisses          1708069                       # TLB misses on read requests (Count)
system.switch_cpus0.mmu.dtb.wrMisses           110823                       # TLB misses on write requests (Count)
system.switch_cpus0.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5111099111000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus0.mmu.itb.wrAccesses      176129331                       # TLB accesses on write requests (Count)
system.switch_cpus0.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus0.mmu.itb.wrMisses             5981                       # TLB misses on write requests (Count)
system.switch_cpus0.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5111099111000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.power_state.numTransitions          222                       # Number of power state transitions (Count)
system.switch_cpus0.power_state.ticksClkGated::samples          112                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::mean 678380455.357143                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::stdev 376839679.621909                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::1000-5e+10          112    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::min_value      3652500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::max_value    998045000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.ticksClkGated::total          112                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus0.power_state.pwrStateResidencyTicks::ON 446656262500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.power_state.pwrStateResidencyTicks::CLK_GATED  75978611000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.power_state.pwrStateResidencyTicks::OFF     18748000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus0.rename.squashCycles       5694824                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus0.rename.idleCycles       168410739                       # Number of cycles rename is idle (Cycle)
system.switch_cpus0.rename.blockCycles      137134184                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus0.rename.serializeStallCycles      2440294                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus0.rename.runCycles        275586888                       # Number of cycles rename is running (Cycle)
system.switch_cpus0.rename.unblockCycles    301738123                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus0.rename.renamedInsts    2035053762                       # Number of instructions processed by rename (Count)
system.switch_cpus0.rename.ROBFullEvents        36549                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus0.rename.IQFullEvents     117489712                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus0.rename.LQFullEvents     178985604                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus0.rename.SQFullEvents      58441179                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus0.rename.fullRegistersEvents          367                       # Number of times there has been no free registers (Count)
system.switch_cpus0.rename.renamedOperands   3810693342                       # Number of destination operands rename has renamed (Count)
system.switch_cpus0.rename.lookups         7004811148                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus0.rename.intLookups      2441184349                       # Number of integer rename lookups (Count)
system.switch_cpus0.rename.fpLookups        243445233                       # Number of floating rename lookups (Count)
system.switch_cpus0.rename.committedMaps   3143802668                       # Number of HB maps that are committed (Count)
system.switch_cpus0.rename.undoneMaps       666890674                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus0.rename.serializing          67358                       # count of serializing insts renamed (Count)
system.switch_cpus0.rename.tempSerializing        67725                       # count of temporary serializing insts renamed (Count)
system.switch_cpus0.rename.skidInsts        353157753                       # count of insts added to the skid buffer (Count)
system.switch_cpus0.rob.reads              2741707953                       # The number of ROB reads (Count)
system.switch_cpus0.rob.writes             4055933865                       # The number of ROB writes (Count)
system.switch_cpus0.thread_0.numInsts      1171175986                       # Number of Instructions committed (Count)
system.switch_cpus0.thread_0.numOps        1674515439                       # Number of Ops committed (Count)
system.switch_cpus0.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus1.numCycles               672591674                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus1.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus1.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus1.instsAdded             1540479177                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus1.nonSpecInstsAdded          273567                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus1.instsIssued            1439692517                       # Number of instructions issued (Count)
system.switch_cpus1.squashedInstsIssued       1124147                       # Number of squashed instructions issued (Count)
system.switch_cpus1.squashedInstsExamined    258730804                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus1.squashedOperandsExamined    534807416                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus1.squashedNonSpecRemoved        53463                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus1.numIssuedDist::samples    669407996                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::mean      2.150695                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::stdev     2.155528                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::0        222922345     33.30%     33.30% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::1        106354475     15.89%     49.19% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::2         80530122     12.03%     61.22% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::3         73319009     10.95%     72.17% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::4         72263167     10.80%     82.97% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::5         55455366      8.28%     91.25% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::6         32679098      4.88%     96.13% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::7         17158627      2.56%     98.70% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::8          8725787      1.30%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus1.numIssuedDist::total    669407996                       # Number of insts issued each cycle (Count)
system.switch_cpus1.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::IntAlu        3755082     18.09%     18.09% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::IntMult             0      0.00%     18.09% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::IntDiv              0      0.00%     18.09% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatAdd          614      0.00%     18.09% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatCmp            0      0.00%     18.09% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatCvt           20      0.00%     18.09% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMult            0      0.00%     18.09% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMultAcc            0      0.00%     18.09% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatDiv            0      0.00%     18.09% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMisc            0      0.00%     18.09% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatSqrt            0      0.00%     18.09% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAdd            32      0.00%     18.09% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAddAcc            0      0.00%     18.09% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAlu          5042      0.02%     18.12% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdCmp             9      0.00%     18.12% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdCvt           417      0.00%     18.12% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdMisc          120      0.00%     18.12% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdMult            0      0.00%     18.12% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdMultAcc            0      0.00%     18.12% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdShift           57      0.00%     18.12% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdShiftAcc            0      0.00%     18.12% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdDiv             0      0.00%     18.12% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSqrt            0      0.00%     18.12% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatAdd       106252      0.51%     18.63% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatAlu            0      0.00%     18.63% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatCmp            0      0.00%     18.63% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatCvt            0      0.00%     18.63% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatDiv            0      0.00%     18.63% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatMisc            0      0.00%     18.63% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatMult        51568      0.25%     18.88% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatMultAcc            0      0.00%     18.88% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatSqrt            0      0.00%     18.88% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdReduceAdd            0      0.00%     18.88% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdReduceAlu            0      0.00%     18.88% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdReduceCmp            0      0.00%     18.88% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatReduceAdd            0      0.00%     18.88% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdFloatReduceCmp            0      0.00%     18.88% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAes             0      0.00%     18.88% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdAesMix            0      0.00%     18.88% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSha1Hash            0      0.00%     18.88% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSha1Hash2            0      0.00%     18.88% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSha256Hash            0      0.00%     18.88% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdSha256Hash2            0      0.00%     18.88% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdShaSigma2            0      0.00%     18.88% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdShaSigma3            0      0.00%     18.88% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::SimdPredAlu            0      0.00%     18.88% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::MemRead      14178192     68.31%     87.19% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::MemWrite      1538370      7.41%     94.60% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMemRead      1105936      5.33%     99.93% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::FloatMemWrite        14436      0.07%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus1.statIssuedInstType_0::No_OpClass        66729      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::IntAlu    760444021     52.82%     52.82% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::IntMult       224875      0.02%     52.84% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::IntDiv        65520      0.00%     52.84% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatAdd     81047807      5.63%     58.47% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatCmp            0      0.00%     58.47% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatCvt         2472      0.00%     58.47% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMult            0      0.00%     58.47% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMultAcc            0      0.00%     58.47% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatDiv            0      0.00%     58.47% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMisc            0      0.00%     58.47% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatSqrt            0      0.00%     58.47% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAdd         5216      0.00%     58.47% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAddAcc            0      0.00%     58.47% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAlu      6746925      0.47%     58.94% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdCmp          512      0.00%     58.94% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdCvt        14674      0.00%     58.94% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdMisc      4374969      0.30%     59.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdMult            0      0.00%     59.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdMultAcc            0      0.00%     59.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdShift         2847      0.00%     59.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdShiftAcc            0      0.00%     59.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdDiv            0      0.00%     59.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSqrt            0      0.00%     59.25% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatAdd     24594558      1.71%     60.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatAlu            0      0.00%     60.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatCmp            0      0.00%     60.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatCvt     21534813      1.50%     62.45% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatDiv       623863      0.04%     62.50% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatMisc            0      0.00%     62.50% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatMult      7851646      0.55%     63.04% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     63.04% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatSqrt       332251      0.02%     63.06% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdReduceAdd            0      0.00%     63.06% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdReduceAlu            0      0.00%     63.06% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdReduceCmp            0      0.00%     63.06% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     63.06% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     63.06% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAes            0      0.00%     63.06% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdAesMix            0      0.00%     63.06% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSha1Hash            0      0.00%     63.06% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     63.06% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSha256Hash            0      0.00%     63.06% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     63.06% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdShaSigma2            0      0.00%     63.06% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdShaSigma3            0      0.00%     63.06% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::SimdPredAlu            0      0.00%     63.06% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::MemRead    352363941     24.47%     87.54% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::MemWrite     75222703      5.22%     92.76% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMemRead     76289366      5.30%     98.06% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::FloatMemWrite     27882809      1.94%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.statIssuedInstType_0::total   1439692517                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus1.issueRate                2.140515                       # Inst issue rate ((Count/Cycle))
system.switch_cpus1.fuBusy                   20756147                       # FU busy when requested (Count)
system.switch_cpus1.fuBusyRate               0.014417                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus1.intInstQueueReads      3051730510                       # Number of integer instruction queue reads (Count)
system.switch_cpus1.intInstQueueWrites     1499388124                       # Number of integer instruction queue writes (Count)
system.switch_cpus1.intInstQueueWakeupAccesses   1167167437                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus1.fpInstQueueReads        518942814                       # Number of floating instruction queue reads (Count)
system.switch_cpus1.fpInstQueueWrites       300340175                       # Number of floating instruction queue writes (Count)
system.switch_cpus1.fpInstQueueWakeupAccesses    248281473                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus1.vecInstQueueReads               0                       # Number of vector instruction queue reads (Count)
system.switch_cpus1.vecInstQueueWrites              0                       # Number of vector instruction queue writes (Count)
system.switch_cpus1.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus1.intAluAccesses         1200290709                       # Number of integer alu accesses (Count)
system.switch_cpus1.fpAluAccesses           260091226                       # Number of floating point alu accesses (Count)
system.switch_cpus1.vecAluAccesses                  0                       # Number of vector alu accesses (Count)
system.switch_cpus1.numInsts               1428927353                       # Number of executed instructions (Count)
system.switch_cpus1.numLoadInsts            421822259                       # Number of load instructions executed (Count)
system.switch_cpus1.numSquashedInsts          9529723                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus1.numSwp                          0                       # Number of swp insts executed (Count)
system.switch_cpus1.numNop                          0                       # Number of nop insts executed (Count)
system.switch_cpus1.numRefs                 524214743                       # Number of memory reference insts executed (Count)
system.switch_cpus1.numBranches              70471857                       # Number of branches executed (Count)
system.switch_cpus1.numStoreInsts           102392484                       # Number of stores executed (Count)
system.switch_cpus1.numRate                  2.124509                       # Inst execution rate ((Count/Cycle))
system.switch_cpus1.timesIdled                 132940                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus1.idleCycles                3183678                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus1.quiesceCycles           371703578                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.switch_cpus1.committedInsts          897601058                       # Number of Instructions Simulated (Count)
system.switch_cpus1.committedOps           1282021939                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus1.cpi                      0.749321                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus1.totalCpi                 0.749321                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus1.ipc                      1.334541                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus1.totalIpc                 1.334541                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus1.intRegfileReads        1681962132                       # Number of integer regfile reads (Count)
system.switch_cpus1.intRegfileWrites        978862438                       # Number of integer regfile writes (Count)
system.switch_cpus1.fpRegfileReads          203615251                       # Number of floating regfile reads (Count)
system.switch_cpus1.fpRegfileWrites         208339038                       # Number of floating regfile writes (Count)
system.switch_cpus1.ccRegfileReads          385757176                       # number of cc regfile reads (Count)
system.switch_cpus1.ccRegfileWrites         559511840                       # number of cc regfile writes (Count)
system.switch_cpus1.miscRegfileReads        676733287                       # number of misc regfile reads (Count)
system.switch_cpus1.miscRegfileWrites           88306                       # number of misc regfile writes (Count)
system.switch_cpus1.MemDepUnit__0.insertedLoads    452114270                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__0.insertedStores    114980453                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__0.conflictingLoads    175238262                       # Number of conflicting loads. (Count)
system.switch_cpus1.MemDepUnit__0.conflictingStores     45332231                       # Number of conflicting stores. (Count)
system.switch_cpus1.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus1.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus1.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus1.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus1.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus1.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus1.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus1.branchPred.lookups       86569194                       # Number of BP lookups (Count)
system.switch_cpus1.branchPred.condPredicted     72296735                       # Number of conditional branches predicted (Count)
system.switch_cpus1.branchPred.condIncorrect      4309282                       # Number of conditional branches incorrect (Count)
system.switch_cpus1.branchPred.BTBLookups     65178789                       # Number of BTB lookups (Count)
system.switch_cpus1.branchPred.BTBUpdates      1645681                       # Number of BTB updates (Count)
system.switch_cpus1.branchPred.BTBHits       64939382                       # Number of BTB hits (Count)
system.switch_cpus1.branchPred.BTBHitRatio     0.996327                       # BTB Hit Ratio (Ratio)
system.switch_cpus1.branchPred.RASUsed        3200088                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus1.branchPred.RASIncorrect         2424                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus1.branchPred.indirectLookups      1339747                       # Number of indirect predictor lookups. (Count)
system.switch_cpus1.branchPred.indirectHits      1251682                       # Number of indirect target hits. (Count)
system.switch_cpus1.branchPred.indirectMisses        88065                       # Number of indirect misses. (Count)
system.switch_cpus1.branchPred.indirectMispredicted        11587                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus1.commit.commitSquashedInsts    258731503                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus1.commit.commitNonSpecStalls       220104                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus1.commit.branchMispredicts      4029265                       # The number of times a branch was mispredicted (Count)
system.switch_cpus1.commit.numCommittedDist::samples    634439295                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::mean     2.020716                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::stdev     2.806601                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::0    285071147     44.93%     44.93% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::1    130732950     20.61%     65.54% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::2     38039698      6.00%     71.53% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::3     51825168      8.17%     79.70% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::4     17761976      2.80%     82.50% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::5      4302480      0.68%     83.18% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::6      7468379      1.18%     84.36% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::7     11536465      1.82%     86.18% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::8     87701032     13.82%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.numCommittedDist::total    634439295                       # Number of insts commited each cycle (Count)
system.switch_cpus1.commit.instsCommitted    897601058                       # Number of instructions committed (Count)
system.switch_cpus1.commit.opsCommitted    1282021939                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus1.commit.memRefs          466399592                       # Number of memory references committed (Count)
system.switch_cpus1.commit.loads            371956793                       # Number of loads committed (Count)
system.switch_cpus1.commit.amos                     0                       # Number of atomic instructions committed (Count)
system.switch_cpus1.commit.membars              93458                       # Number of memory barriers committed (Count)
system.switch_cpus1.commit.branches          65817476                       # Number of branches committed (Count)
system.switch_cpus1.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
system.switch_cpus1.commit.floating         233849935                       # Number of committed floating point instructions. (Count)
system.switch_cpus1.commit.integer         1143150340                       # Number of committed integer instructions. (Count)
system.switch_cpus1.commit.functionCalls      2313236                       # Number of function calls committed. (Count)
system.switch_cpus1.commit.committedInstType_0::No_OpClass        24141      0.00%      0.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::IntAlu    680603248     53.09%     53.09% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::IntMult       213262      0.02%     53.11% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::IntDiv        53783      0.00%     53.11% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatAdd     70461747      5.50%     58.61% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatCmp            0      0.00%     58.61% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatCvt         2352      0.00%     58.61% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMult            0      0.00%     58.61% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMultAcc            0      0.00%     58.61% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatDiv            0      0.00%     58.61% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMisc            0      0.00%     58.61% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatSqrt            0      0.00%     58.61% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAdd         4866      0.00%     58.61% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAddAcc            0      0.00%     58.61% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAlu      5880556      0.46%     59.07% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdCmp          482      0.00%     59.07% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdCvt        12526      0.00%     59.07% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdMisc      4148155      0.32%     59.39% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdMult            0      0.00%     59.39% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdMultAcc            0      0.00%     59.39% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdShift         2147      0.00%     59.39% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdShiftAcc            0      0.00%     59.39% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdDiv            0      0.00%     59.39% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSqrt            0      0.00%     59.39% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatAdd     24329560      1.90%     61.29% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatAlu            0      0.00%     61.29% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatCmp            0      0.00%     61.29% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatCvt     21216626      1.65%     62.94% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatDiv       623617      0.05%     62.99% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatMisc            0      0.00%     62.99% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatMult      7713250      0.60%     63.59% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     63.59% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatSqrt       332029      0.03%     63.62% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdReduceAdd            0      0.00%     63.62% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdReduceAlu            0      0.00%     63.62% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdReduceCmp            0      0.00%     63.62% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     63.62% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     63.62% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAes            0      0.00%     63.62% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdAesMix            0      0.00%     63.62% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash            0      0.00%     63.62% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     63.62% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash            0      0.00%     63.62% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     63.62% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma2            0      0.00%     63.62% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdShaSigma3            0      0.00%     63.62% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::SimdPredAlu            0      0.00%     63.62% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::MemRead    307206716     23.96%     87.58% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::MemWrite     66790576      5.21%     92.79% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMemRead     64750077      5.05%     97.84% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::FloatMemWrite     27652223      2.16%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus1.commit.committedInstType_0::total   1282021939                       # Class of committed instruction (Count)
system.switch_cpus1.commit.commitEligibleSamples     87701032                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus1.decode.idleCycles       110311385                       # Number of cycles decode is idle (Cycle)
system.switch_cpus1.decode.blockedCycles    321304692                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus1.decode.runCycles        189554693                       # Number of cycles decode is running (Cycle)
system.switch_cpus1.decode.unblockCycles     43970711                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus1.decode.squashCycles       4266515                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus1.decode.branchResolved     62436469                       # Number of times decode resolved a branch (Count)
system.switch_cpus1.decode.branchMispred       292461                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus1.decode.decodedInsts    1584146907                       # Number of instructions handled by decode (Count)
system.switch_cpus1.decode.squashedInsts       672263                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus1.fetch.icacheStallCycles    143894100                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus1.fetch.insts            1153024945                       # Number of instructions fetch has processed (Count)
system.switch_cpus1.fetch.branches           86569194                       # Number of branches that fetch encountered (Count)
system.switch_cpus1.fetch.predictedBranches     69391152                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus1.fetch.cycles            520698384                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus1.fetch.squashCycles        9107492                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus1.fetch.tlbCycles             80585                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus1.fetch.miscStallCycles        42901                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus1.fetch.pendingTrapStallCycles       122979                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus1.fetch.pendingQuiesceStallCycles         6091                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.switch_cpus1.fetch.icacheWaitRetryStallCycles         9210                       # Number of stall cycles due to full MSHR (Cycle)
system.switch_cpus1.fetch.cacheLines        135620150                       # Number of cache lines fetched (Count)
system.switch_cpus1.fetch.icacheSquashes      1259572                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus1.fetch.tlbSquashes            1531                       # Number of outstanding ITLB misses that were squashed (Count)
system.switch_cpus1.fetch.nisnDist::samples    669407996                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::mean     2.456541                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::stdev     3.320168                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::0       396810444     59.28%     59.28% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::1         8260538      1.23%     60.51% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::2        23506234      3.51%     64.02% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::3        26011435      3.89%     67.91% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::4        22540325      3.37%     71.28% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::5        22192069      3.32%     74.59% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::6        20937715      3.13%     77.72% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::7         8820663      1.32%     79.04% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::8       140328573     20.96%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.nisnDist::total    669407996                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus1.fetch.branchRate         0.128710                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus1.fetch.rate               1.714302                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus1.iew.idleCycles                  0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus1.iew.squashCycles          4266515                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus1.iew.blockCycles          44401680                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus1.iew.unblockCycles        27430882                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus1.iew.dispatchedInsts    1540752744                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus1.iew.dispSquashedInsts        46550                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus1.iew.dispLoadInsts       452114270                       # Number of dispatched load instructions (Count)
system.switch_cpus1.iew.dispStoreInsts      114980453                       # Number of dispatched store instructions (Count)
system.switch_cpus1.iew.dispNonSpecInsts       144094                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus1.iew.iqFullEvents          2059622                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus1.iew.lsqFullEvents        25030033                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus1.iew.memOrderViolationEvents       250893                       # Number of memory order violations (Count)
system.switch_cpus1.iew.predictedTakenIncorrect      2701062                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus1.iew.predictedNotTakenIncorrect      1419972                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus1.iew.branchMispredicts      4121034                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus1.iew.instsToCommit      1417776593                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus1.iew.writebackCount     1415448910                       # Cumulative count of insts written-back (Count)
system.switch_cpus1.iew.producerInst       1130846202                       # Number of instructions producing a value (Count)
system.switch_cpus1.iew.consumerInst       1672109262                       # Number of instructions consuming a value (Count)
system.switch_cpus1.iew.wbRate               2.104470                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus1.iew.wbFanout             0.676299                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus1.lsq0.forwLoads          138759908                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus1.lsq0.squashedLoads       80157477                       # Number of loads squashed (Count)
system.switch_cpus1.lsq0.ignoredResponses       222731                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus1.lsq0.memOrderViolation       250893                       # Number of memory ordering violations (Count)
system.switch_cpus1.lsq0.squashedStores      20537654                       # Number of stores squashed (Count)
system.switch_cpus1.lsq0.rescheduledLoads      8504567                       # Number of loads that were rescheduled (Count)
system.switch_cpus1.lsq0.blockedByCache          2414                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus1.lsq0.loadToUse::samples    371954175                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::mean     3.083850                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::stdev     6.405577                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::0-9     369267148     99.28%     99.28% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::10-19       705890      0.19%     99.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::20-29       255518      0.07%     99.54% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::30-39      1282210      0.34%     99.88% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::40-49       138595      0.04%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::50-59        11685      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::60-69         3346      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::70-79         9523      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::80-89         6216      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::90-99         3104      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::100-109         5205      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::110-119         7430      0.00%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::120-129        23242      0.01%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::130-139        68142      0.02%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::140-149        11467      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::150-159        21361      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::160-169        17389      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::170-179         7668      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::180-189        32836      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::190-199        22255      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::200-209         7748      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::210-219         5809      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::220-229         3292      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::230-239         2425      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::240-249         1599      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::250-259         1551      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::260-269         1440      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::270-279         1353      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::280-289         1242      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::290-299          952      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::overflows        26534      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::max_value         1799                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.lsq0.loadToUse::total    371954175                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus1.mmu.dtb.rdAccesses      426116742                       # TLB accesses on read requests (Count)
system.switch_cpus1.mmu.dtb.wrAccesses      102488502                       # TLB accesses on write requests (Count)
system.switch_cpus1.mmu.dtb.rdMisses          1145608                       # TLB misses on read requests (Count)
system.switch_cpus1.mmu.dtb.wrMisses            90030                       # TLB misses on write requests (Count)
system.switch_cpus1.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5111099111000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus1.mmu.itb.wrAccesses      135636555                       # TLB accesses on write requests (Count)
system.switch_cpus1.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus1.mmu.itb.wrMisses             7210                       # TLB misses on write requests (Count)
system.switch_cpus1.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5111099111000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.power_state.numTransitions          437                       # Number of power state transitions (Count)
system.switch_cpus1.power_state.ticksClkGated::samples          220                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::mean 847054595.486364                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::stdev 314916048.727034                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::1000-5e+10          220    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::min_value      1559000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::max_value    998561500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.ticksClkGated::total          220                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus1.power_state.pwrStateResidencyTicks::ON 336179739493                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.power_state.pwrStateResidencyTicks::CLK_GATED 186352011007                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.power_state.pwrStateResidencyTicks::OFF    121871000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus1.rename.squashCycles       4266515                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus1.rename.idleCycles       130117879                       # Number of cycles rename is idle (Cycle)
system.switch_cpus1.rename.blockCycles      102112088                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus1.rename.serializeStallCycles      3770956                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus1.rename.runCycles        211836086                       # Number of cycles rename is running (Cycle)
system.switch_cpus1.rename.unblockCycles    217304472                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus1.rename.renamedInsts    1562345292                       # Number of instructions processed by rename (Count)
system.switch_cpus1.rename.ROBFullEvents        81629                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus1.rename.IQFullEvents      72372775                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus1.rename.LQFullEvents     110466591                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus1.rename.SQFullEvents      57200401                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus1.rename.fullRegistersEvents          165                       # Number of times there has been no free registers (Count)
system.switch_cpus1.rename.renamedOperands   2895761574                       # Number of destination operands rename has renamed (Count)
system.switch_cpus1.rename.lookups         5344529685                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus1.rename.intLookups      1879406435                       # Number of integer rename lookups (Count)
system.switch_cpus1.rename.fpLookups        227559834                       # Number of floating rename lookups (Count)
system.switch_cpus1.rename.committedMaps   2396290754                       # Number of HB maps that are committed (Count)
system.switch_cpus1.rename.undoneMaps       499470820                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus1.rename.serializing         108912                       # count of serializing insts renamed (Count)
system.switch_cpus1.rename.tempSerializing       108510                       # count of temporary serializing insts renamed (Count)
system.switch_cpus1.rename.skidInsts        258375321                       # count of insts added to the skid buffer (Count)
system.switch_cpus1.rob.reads              2087450637                       # The number of ROB reads (Count)
system.switch_cpus1.rob.writes             3116571038                       # The number of ROB writes (Count)
system.switch_cpus1.thread_0.numInsts       897601058                       # Number of Instructions committed (Count)
system.switch_cpus1.thread_0.numOps        1282021939                       # Number of Ops committed (Count)
system.switch_cpus1.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus2.numCycles               706918595                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus2.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus2.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus2.instsAdded             1574063711                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus2.nonSpecInstsAdded          282527                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus2.instsIssued            1503195390                       # Number of instructions issued (Count)
system.switch_cpus2.squashedInstsIssued        954601                       # Number of squashed instructions issued (Count)
system.switch_cpus2.squashedInstsExamined    221487844                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus2.squashedOperandsExamined    458576538                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus2.squashedNonSpecRemoved        56579                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus2.numIssuedDist::samples    701464972                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::mean      2.142937                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::stdev     2.086853                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::0        214044707     30.51%     30.51% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::1        124317254     17.72%     48.24% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::2         94730440     13.50%     61.74% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::3         84251091     12.01%     73.75% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::4         74401991     10.61%     84.36% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::5         53288337      7.60%     91.96% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::6         31445822      4.48%     96.44% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::7         15943238      2.27%     98.71% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::8          9042092      1.29%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus2.numIssuedDist::total    701464972                       # Number of insts issued each cycle (Count)
system.switch_cpus2.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::IntAlu        3073497     14.43%     14.43% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::IntMult             0      0.00%     14.43% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::IntDiv              0      0.00%     14.43% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatAdd          737      0.00%     14.43% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatCmp            0      0.00%     14.43% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatCvt            9      0.00%     14.43% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMult            0      0.00%     14.43% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMultAcc            0      0.00%     14.43% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatDiv            0      0.00%     14.43% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMisc            0      0.00%     14.43% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatSqrt            0      0.00%     14.43% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAdd             0      0.00%     14.43% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAddAcc            0      0.00%     14.43% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAlu         12609      0.06%     14.49% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdCmp             2      0.00%     14.49% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdCvt           284      0.00%     14.49% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdMisc          378      0.00%     14.50% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdMult            0      0.00%     14.50% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdMultAcc            0      0.00%     14.50% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdShift            3      0.00%     14.50% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdShiftAcc            0      0.00%     14.50% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdDiv             0      0.00%     14.50% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSqrt            0      0.00%     14.50% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatAdd        76740      0.36%     14.86% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatAlu            0      0.00%     14.86% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatCmp            0      0.00%     14.86% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatCvt            0      0.00%     14.86% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatDiv            0      0.00%     14.86% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatMisc            0      0.00%     14.86% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatMult        29156      0.14%     14.99% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatMultAcc            0      0.00%     14.99% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatSqrt            0      0.00%     14.99% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdReduceAdd            0      0.00%     14.99% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdReduceAlu            0      0.00%     14.99% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdReduceCmp            0      0.00%     14.99% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatReduceAdd            0      0.00%     14.99% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdFloatReduceCmp            0      0.00%     14.99% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAes             0      0.00%     14.99% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdAesMix            0      0.00%     14.99% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSha1Hash            0      0.00%     14.99% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSha1Hash2            0      0.00%     14.99% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSha256Hash            0      0.00%     14.99% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdSha256Hash2            0      0.00%     14.99% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdShaSigma2            0      0.00%     14.99% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdShaSigma3            0      0.00%     14.99% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::SimdPredAlu            0      0.00%     14.99% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::MemRead      13705791     64.35%     79.34% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::MemWrite      2310918     10.85%     90.19% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMemRead      2056076      9.65%     99.85% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::FloatMemWrite        32438      0.15%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus2.statIssuedInstType_0::No_OpClass        71440      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::IntAlu    733939783     48.83%     48.83% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::IntMult      2473221      0.16%     48.99% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::IntDiv      1600289      0.11%     49.10% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatAdd     98427995      6.55%     55.65% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatCmp            0      0.00%     55.65% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatCvt         2191      0.00%     55.65% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMult            0      0.00%     55.65% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMultAcc            0      0.00%     55.65% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatDiv            0      0.00%     55.65% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMisc            0      0.00%     55.65% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatSqrt            0      0.00%     55.65% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAdd         1176      0.00%     55.65% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAddAcc            0      0.00%     55.65% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAlu     13331424      0.89%     56.54% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdCmp         1282      0.00%     56.54% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdCvt        10135      0.00%     56.54% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdMisc     12073800      0.80%     57.34% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdMult            0      0.00%     57.34% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdMultAcc            0      0.00%     57.34% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdShift          365      0.00%     57.34% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdShiftAcc            0      0.00%     57.34% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdDiv            0      0.00%     57.34% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSqrt            0      0.00%     57.34% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatAdd     33101133      2.20%     59.54% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatAlu            0      0.00%     59.54% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatCmp            0      0.00%     59.54% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatCvt     30177654      2.01%     61.55% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatDiv       783192      0.05%     61.60% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatMisc            0      0.00%     61.60% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatMult     15714683      1.05%     62.65% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     62.65% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatSqrt       294755      0.02%     62.67% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdReduceAdd            0      0.00%     62.67% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdReduceAlu            0      0.00%     62.67% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdReduceCmp            0      0.00%     62.67% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     62.67% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     62.67% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAes            0      0.00%     62.67% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdAesMix            0      0.00%     62.67% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSha1Hash            0      0.00%     62.67% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     62.67% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSha256Hash            0      0.00%     62.67% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     62.67% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdShaSigma2            0      0.00%     62.67% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdShaSigma3            0      0.00%     62.67% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::SimdPredAlu            0      0.00%     62.67% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::MemRead    333148387     22.16%     84.83% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::MemWrite     84407281      5.62%     90.44% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMemRead    106154456      7.06%     97.51% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::FloatMemWrite     37480748      2.49%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.statIssuedInstType_0::total   1503195390                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus2.issueRate                2.126405                       # Inst issue rate ((Count/Cycle))
system.switch_cpus2.fuBusy                   21298638                       # FU busy when requested (Count)
system.switch_cpus2.fuBusyRate               0.014169                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus2.intInstQueueReads      3010103282                       # Number of integer instruction queue reads (Count)
system.switch_cpus2.intInstQueueWrites     1416489198                       # Number of integer instruction queue writes (Count)
system.switch_cpus2.intInstQueueWakeupAccesses   1132792765                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus2.fpInstQueueReads        720005709                       # Number of floating instruction queue reads (Count)
system.switch_cpus2.fpInstQueueWrites       379615657                       # Number of floating instruction queue writes (Count)
system.switch_cpus2.fpInstQueueWakeupAccesses    334019320                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus2.vecInstQueueReads               0                       # Number of vector instruction queue reads (Count)
system.switch_cpus2.vecInstQueueWrites              0                       # Number of vector instruction queue writes (Count)
system.switch_cpus2.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus2.intAluAccesses         1163337688                       # Number of integer alu accesses (Count)
system.switch_cpus2.fpAluAccesses           361084900                       # Number of floating point alu accesses (Count)
system.switch_cpus2.vecAluAccesses                  0                       # Number of vector alu accesses (Count)
system.switch_cpus2.numInsts               1494096245                       # Number of executed instructions (Count)
system.switch_cpus2.numLoadInsts            433747076                       # Number of load instructions executed (Count)
system.switch_cpus2.numSquashedInsts          8035108                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus2.numSwp                          0                       # Number of swp insts executed (Count)
system.switch_cpus2.numNop                          0                       # Number of nop insts executed (Count)
system.switch_cpus2.numRefs                 554958686                       # Number of memory reference insts executed (Count)
system.switch_cpus2.numBranches              70185645                       # Number of branches executed (Count)
system.switch_cpus2.numStoreInsts           121211610                       # Number of stores executed (Count)
system.switch_cpus2.numRate                  2.113534                       # Inst execution rate ((Count/Cycle))
system.switch_cpus2.timesIdled                 146973                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus2.idleCycles                5453623                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus2.quiesceCycles           338234828                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.switch_cpus2.committedInsts          894449308                       # Number of Instructions Simulated (Count)
system.switch_cpus2.committedOps           1352858404                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus2.cpi                      0.790339                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus2.totalCpi                 0.790339                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus2.ipc                      1.265279                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus2.totalIpc                 1.265279                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus2.intRegfileReads        1691082936                       # Number of integer regfile reads (Count)
system.switch_cpus2.intRegfileWrites        942898730                       # Number of integer regfile writes (Count)
system.switch_cpus2.fpRegfileReads          308511197                       # Number of floating regfile reads (Count)
system.switch_cpus2.fpRegfileWrites         282515316                       # Number of floating regfile writes (Count)
system.switch_cpus2.ccRegfileReads          360916181                       # number of cc regfile reads (Count)
system.switch_cpus2.ccRegfileWrites         480622762                       # number of cc regfile writes (Count)
system.switch_cpus2.miscRegfileReads        705603763                       # number of misc regfile reads (Count)
system.switch_cpus2.miscRegfileWrites           75445                       # number of misc regfile writes (Count)
system.switch_cpus2.MemDepUnit__0.insertedLoads    443793678                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__0.insertedStores    132463477                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__0.conflictingLoads    184345431                       # Number of conflicting loads. (Count)
system.switch_cpus2.MemDepUnit__0.conflictingStores     55981114                       # Number of conflicting stores. (Count)
system.switch_cpus2.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus2.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus2.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus2.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus2.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus2.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus2.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus2.branchPred.lookups       83829075                       # Number of BP lookups (Count)
system.switch_cpus2.branchPred.condPredicted     68222085                       # Number of conditional branches predicted (Count)
system.switch_cpus2.branchPred.condIncorrect      3668856                       # Number of conditional branches incorrect (Count)
system.switch_cpus2.branchPred.BTBLookups     63146768                       # Number of BTB lookups (Count)
system.switch_cpus2.branchPred.BTBUpdates      1387029                       # Number of BTB updates (Count)
system.switch_cpus2.branchPred.BTBHits       62896169                       # Number of BTB hits (Count)
system.switch_cpus2.branchPred.BTBHitRatio     0.996031                       # BTB Hit Ratio (Ratio)
system.switch_cpus2.branchPred.RASUsed        4221140                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus2.branchPred.RASIncorrect         2053                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus2.branchPred.indirectLookups      1064485                       # Number of indirect predictor lookups. (Count)
system.switch_cpus2.branchPred.indirectHits       971222                       # Number of indirect target hits. (Count)
system.switch_cpus2.branchPred.indirectMisses        93263                       # Number of indirect misses. (Count)
system.switch_cpus2.branchPred.indirectMispredicted        12915                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus2.commit.commitSquashedInsts    221488513                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus2.commit.commitNonSpecStalls       225948                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus2.commit.branchMispredicts      3431561                       # The number of times a branch was mispredicted (Count)
system.switch_cpus2.commit.numCommittedDist::samples    671509706                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::mean     2.014652                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::stdev     2.812261                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::0    303865881     45.25%     45.25% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::1    140946323     20.99%     66.24% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::2     37726862      5.62%     71.86% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::3     49124192      7.32%     79.17% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::4     20624301      3.07%     82.25% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::5      5390881      0.80%     83.05% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::6      8845175      1.32%     84.37% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::7     13325606      1.98%     86.35% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::8     91660485     13.65%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.numCommittedDist::total    671509706                       # Number of insts commited each cycle (Count)
system.switch_cpus2.commit.instsCommitted    894449308                       # Number of instructions committed (Count)
system.switch_cpus2.commit.opsCommitted    1352858404                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus2.commit.memRefs          490591786                       # Number of memory references committed (Count)
system.switch_cpus2.commit.loads            375920823                       # Number of loads committed (Count)
system.switch_cpus2.commit.amos                     0                       # Number of atomic instructions committed (Count)
system.switch_cpus2.commit.membars             108079                       # Number of memory barriers committed (Count)
system.switch_cpus2.commit.branches          66186450                       # Number of branches committed (Count)
system.switch_cpus2.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
system.switch_cpus2.commit.floating         321241605                       # Number of committed floating point instructions. (Count)
system.switch_cpus2.commit.integer         1159456566                       # Number of committed integer instructions. (Count)
system.switch_cpus2.commit.functionCalls      3502689                       # Number of function calls committed. (Count)
system.switch_cpus2.commit.committedInstType_0::No_OpClass        28801      0.00%      0.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::IntAlu    665552507     49.20%     49.20% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::IntMult      2431798      0.18%     49.38% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::IntDiv      1583619      0.12%     49.49% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatAdd     88521084      6.54%     56.04% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatCmp            0      0.00%     56.04% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatCvt         1904      0.00%     56.04% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMult            0      0.00%     56.04% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMultAcc            0      0.00%     56.04% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatDiv            0      0.00%     56.04% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMisc            0      0.00%     56.04% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatSqrt            0      0.00%     56.04% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAdd          990      0.00%     56.04% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAddAcc            0      0.00%     56.04% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAlu     12683480      0.94%     56.98% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdCmp         1170      0.00%     56.98% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdCvt         9198      0.00%     56.98% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdMisc     11924433      0.88%     57.86% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdMult            0      0.00%     57.86% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdMultAcc            0      0.00%     57.86% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdShift          140      0.00%     57.86% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdShiftAcc            0      0.00%     57.86% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdDiv            0      0.00%     57.86% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSqrt            0      0.00%     57.86% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatAdd     32922714      2.43%     60.29% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatAlu            0      0.00%     60.29% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatCmp            0      0.00%     60.29% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatCvt     29902234      2.21%     62.50% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatDiv       774800      0.06%     62.56% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatMisc            0      0.00%     62.56% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatMult     15633204      1.16%     63.71% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     63.71% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatSqrt       294542      0.02%     63.74% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdReduceAdd            0      0.00%     63.74% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdReduceAlu            0      0.00%     63.74% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdReduceCmp            0      0.00%     63.74% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     63.74% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     63.74% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAes            0      0.00%     63.74% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdAesMix            0      0.00%     63.74% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash            0      0.00%     63.74% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     63.74% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash            0      0.00%     63.74% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     63.74% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma2            0      0.00%     63.74% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdShaSigma3            0      0.00%     63.74% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::SimdPredAlu            0      0.00%     63.74% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::MemRead    295383361     21.83%     85.57% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::MemWrite     77450601      5.72%     91.30% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMemRead     80537462      5.95%     97.25% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::FloatMemWrite     37220362      2.75%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus2.commit.committedInstType_0::total   1352858404                       # Class of committed instruction (Count)
system.switch_cpus2.commit.commitEligibleSamples     91660485                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus2.decode.idleCycles        98352843                       # Number of cycles decode is idle (Cycle)
system.switch_cpus2.decode.blockedCycles    368738322                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus2.decode.runCycles        173718710                       # Number of cycles decode is running (Cycle)
system.switch_cpus2.decode.unblockCycles     56965365                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus2.decode.squashCycles       3689732                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus2.decode.branchResolved     60774947                       # Number of times decode resolved a branch (Count)
system.switch_cpus2.decode.branchMispred       248714                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus2.decode.decodedInsts    1611750163                       # Number of instructions handled by decode (Count)
system.switch_cpus2.decode.squashedInsts       641442                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus2.fetch.icacheStallCycles    136601729                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus2.fetch.insts            1111240164                       # Number of instructions fetch has processed (Count)
system.switch_cpus2.fetch.branches           83829075                       # Number of branches that fetch encountered (Count)
system.switch_cpus2.fetch.predictedBranches     68088531                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus2.fetch.cycles            560670307                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus2.fetch.squashCycles        7867088                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus2.fetch.tlbCycles             98138                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus2.fetch.miscStallCycles        41478                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus2.fetch.pendingTrapStallCycles       113121                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus2.fetch.pendingQuiesceStallCycles         4981                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.switch_cpus2.fetch.icacheWaitRetryStallCycles         1674                       # Number of stall cycles due to full MSHR (Cycle)
system.switch_cpus2.fetch.cacheLines        128301639                       # Number of cache lines fetched (Count)
system.switch_cpus2.fetch.icacheSquashes      1089512                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus2.fetch.tlbSquashes            1201                       # Number of outstanding ITLB misses that were squashed (Count)
system.switch_cpus2.fetch.nisnDist::samples    701464972                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::mean     2.372584                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::stdev     3.311255                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::0       427616038     60.96%     60.96% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::1        10589831      1.51%     62.47% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::2        22374732      3.19%     65.66% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::3        24400711      3.48%     69.14% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::4        20316345      2.90%     72.03% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::5        19488767      2.78%     74.81% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::6        23159469      3.30%     78.11% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::7        10075806      1.44%     79.55% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::8       143443273     20.45%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.nisnDist::total    701464972                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus2.fetch.branchRate         0.118584                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus2.fetch.rate               1.571949                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus2.iew.idleCycles                  0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus2.iew.squashCycles          3689732                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus2.iew.blockCycles          38319348                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus2.iew.unblockCycles        26345533                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus2.iew.dispatchedInsts    1574346238                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus2.iew.dispSquashedInsts        50190                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus2.iew.dispLoadInsts       443793678                       # Number of dispatched load instructions (Count)
system.switch_cpus2.iew.dispStoreInsts      132463477                       # Number of dispatched store instructions (Count)
system.switch_cpus2.iew.dispNonSpecInsts       139995                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus2.iew.iqFullEvents          2183511                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus2.iew.lsqFullEvents        23731647                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus2.iew.memOrderViolationEvents       276670                       # Number of memory order violations (Count)
system.switch_cpus2.iew.predictedTakenIncorrect      2312304                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus2.iew.predictedNotTakenIncorrect      1201844                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus2.iew.branchMispredicts      3514148                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus2.iew.instsToCommit      1468817008                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus2.iew.writebackCount     1466812085                       # Cumulative count of insts written-back (Count)
system.switch_cpus2.iew.producerInst       1134730594                       # Number of instructions producing a value (Count)
system.switch_cpus2.iew.consumerInst       1695859060                       # Number of instructions consuming a value (Count)
system.switch_cpus2.iew.wbRate               2.074938                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus2.iew.wbFanout             0.669118                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus2.lsq0.forwLoads          143598796                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus2.lsq0.squashedLoads       67872859                       # Number of loads squashed (Count)
system.switch_cpus2.lsq0.ignoredResponses       181407                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus2.lsq0.memOrderViolation       276670                       # Number of memory ordering violations (Count)
system.switch_cpus2.lsq0.squashedStores      17792514                       # Number of stores squashed (Count)
system.switch_cpus2.lsq0.rescheduledLoads     23030070                       # Number of loads that were rescheduled (Count)
system.switch_cpus2.lsq0.blockedByCache          1665                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus2.lsq0.loadToUse::samples    375916666                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::mean     3.615272                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::stdev     7.972710                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::0-9     363839189     96.79%     96.79% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::10-19      6656438      1.77%     98.56% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::20-29      1526301      0.41%     98.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::30-39      1035380      0.28%     99.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::40-49       849191      0.23%     99.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::50-59       619170      0.16%     99.63% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::60-69       793755      0.21%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::70-79        22635      0.01%     99.85% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::80-89        90499      0.02%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::90-99       166777      0.04%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::100-109        15067      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::110-119         9525      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::120-129        33036      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::130-139        70033      0.02%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::140-149        14809      0.00%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::150-159        31745      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::160-169        17942      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::170-179         9262      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::180-189        32061      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::190-199        24824      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::200-209        10382      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::210-219         6506      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::220-229         4968      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::230-239         2420      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::240-249         4487      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::250-259         2961      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::260-269         1388      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::270-279         1532      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::280-289         1207      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::290-299          913      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::overflows        22263      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::max_value         1653                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.lsq0.loadToUse::total    375916666                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus2.mmu.dtb.rdAccesses      437408548                       # TLB accesses on read requests (Count)
system.switch_cpus2.mmu.dtb.wrAccesses      121310117                       # TLB accesses on write requests (Count)
system.switch_cpus2.mmu.dtb.rdMisses           966169                       # TLB misses on read requests (Count)
system.switch_cpus2.mmu.dtb.wrMisses            98328                       # TLB misses on write requests (Count)
system.switch_cpus2.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5111099111000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus2.mmu.itb.wrAccesses      128317021                       # TLB accesses on write requests (Count)
system.switch_cpus2.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus2.mmu.itb.wrMisses             8246                       # TLB misses on write requests (Count)
system.switch_cpus2.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5111099111000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.power_state.numTransitions          369                       # Number of power state transitions (Count)
system.switch_cpus2.power_state.ticksClkGated::samples          185                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::mean 914532632.432432                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::stdev 238646398.490128                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::1000-5e+10          185    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::min_value       305000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::max_value    998568500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.ticksClkGated::total          185                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus2.power_state.pwrStateResidencyTicks::ON 349060377500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.power_state.pwrStateResidencyTicks::CLK_GATED 169188537000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.power_state.pwrStateResidencyTicks::OFF   4404707000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus2.rename.squashCycles       3689732                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus2.rename.idleCycles       123164872                       # Number of cycles rename is idle (Cycle)
system.switch_cpus2.rename.blockCycles       98283622                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus2.rename.serializeStallCycles      3037979                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus2.rename.runCycles        203774813                       # Number of cycles rename is running (Cycle)
system.switch_cpus2.rename.unblockCycles    269513954                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus2.rename.renamedInsts    1593401820                       # Number of instructions processed by rename (Count)
system.switch_cpus2.rename.ROBFullEvents        93398                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus2.rename.IQFullEvents      92628210                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus2.rename.LQFullEvents     155759635                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus2.rename.SQFullEvents      48762826                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus2.rename.fullRegistersEvents           14                       # Number of times there has been no free registers (Count)
system.switch_cpus2.rename.renamedOperands   2690683867                       # Number of destination operands rename has renamed (Count)
system.switch_cpus2.rename.lookups         5187252494                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus2.rename.intLookups      1847444758                       # Number of integer rename lookups (Count)
system.switch_cpus2.rename.fpLookups        328383226                       # Number of floating rename lookups (Count)
system.switch_cpus2.rename.committedMaps   2263473506                       # Number of HB maps that are committed (Count)
system.switch_cpus2.rename.undoneMaps       427210369                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus2.rename.serializing          92132                       # count of serializing insts renamed (Count)
system.switch_cpus2.rename.tempSerializing        89259                       # count of temporary serializing insts renamed (Count)
system.switch_cpus2.rename.skidInsts        332483525                       # count of insts added to the skid buffer (Count)
system.switch_cpus2.rob.reads              2154158975                       # The number of ROB reads (Count)
system.switch_cpus2.rob.writes             3178734295                       # The number of ROB writes (Count)
system.switch_cpus2.thread_0.numInsts       894449308                       # Number of Instructions committed (Count)
system.switch_cpus2.thread_0.numOps        1352858404                       # Number of Ops committed (Count)
system.switch_cpus2.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.switch_cpus3.numCycles              1026892988                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus3.numWorkItemsStarted             0                       # Number of work items this cpu started (Count)
system.switch_cpus3.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus3.instsAdded             2292403737                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.switch_cpus3.nonSpecInstsAdded          289160                       # Number of non-speculative instructions added to the IQ (Count)
system.switch_cpus3.instsIssued            2144762626                       # Number of instructions issued (Count)
system.switch_cpus3.squashedInstsIssued       1592370                       # Number of squashed instructions issued (Count)
system.switch_cpus3.squashedInstsExamined    383307423                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.switch_cpus3.squashedOperandsExamined    793727474                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.switch_cpus3.squashedNonSpecRemoved        55425                       # Number of squashed non-spec instructions that were removed (Count)
system.switch_cpus3.numIssuedDist::samples   1023647260                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::mean      2.095216                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::stdev     2.118190                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::underflows            0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::0        341977279     33.41%     33.41% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::1        170705197     16.68%     50.08% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::2        127173182     12.42%     62.51% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::3        111591074     10.90%     73.41% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::4        107895263     10.54%     83.95% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::5         80295820      7.84%     91.79% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::6         47747811      4.66%     96.46% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::7         24702247      2.41%     98.87% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::8         11559387      1.13%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::overflows            0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::min_value            0                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::max_value            8                       # Number of insts issued each cycle (Count)
system.switch_cpus3.numIssuedDist::total   1023647260                       # Number of insts issued each cycle (Count)
system.switch_cpus3.statFuBusy::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::IntAlu        5418147     18.01%     18.01% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::IntMult             0      0.00%     18.01% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::IntDiv              3      0.00%     18.01% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatAdd         1578      0.01%     18.02% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatCmp            0      0.00%     18.02% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatCvt            3      0.00%     18.02% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMult            0      0.00%     18.02% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMultAcc            0      0.00%     18.02% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatDiv            0      0.00%     18.02% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMisc            0      0.00%     18.02% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatSqrt            0      0.00%     18.02% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAdd             1      0.00%     18.02% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAddAcc            0      0.00%     18.02% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAlu          8584      0.03%     18.04% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdCmp            13      0.00%     18.04% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdCvt           427      0.00%     18.05% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdMisc          106      0.00%     18.05% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdMult            0      0.00%     18.05% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdMultAcc            0      0.00%     18.05% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdShift           90      0.00%     18.05% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdShiftAcc            0      0.00%     18.05% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdDiv             0      0.00%     18.05% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSqrt            0      0.00%     18.05% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatAdd       135059      0.45%     18.50% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatAlu            0      0.00%     18.50% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatCmp            0      0.00%     18.50% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatCvt            0      0.00%     18.50% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatDiv            0      0.00%     18.50% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatMisc            0      0.00%     18.50% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatMult        69197      0.23%     18.73% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatMultAcc            0      0.00%     18.73% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatSqrt            0      0.00%     18.73% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdReduceAdd            0      0.00%     18.73% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdReduceAlu            0      0.00%     18.73% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdReduceCmp            0      0.00%     18.73% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatReduceAdd            0      0.00%     18.73% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdFloatReduceCmp            0      0.00%     18.73% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAes             0      0.00%     18.73% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdAesMix            0      0.00%     18.73% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSha1Hash            0      0.00%     18.73% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSha1Hash2            0      0.00%     18.73% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSha256Hash            0      0.00%     18.73% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdSha256Hash2            0      0.00%     18.73% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdShaSigma2            0      0.00%     18.73% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdShaSigma3            0      0.00%     18.73% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::SimdPredAlu            0      0.00%     18.73% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::MemRead      20618314     68.54%     87.26% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::MemWrite      2346587      7.80%     95.06% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMemRead      1459930      4.85%     99.92% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::FloatMemWrite        25418      0.08%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::IprAccess            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statFuBusy::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.switch_cpus3.statIssuedInstType_0::No_OpClass        69847      0.00%      0.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::IntAlu   1107723561     51.65%     51.65% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::IntMult       756668      0.04%     51.69% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::IntDiv       448808      0.02%     51.71% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatAdd    129516667      6.04%     57.75% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatCmp            0      0.00%     57.75% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatCvt         1615      0.00%     57.75% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMult            0      0.00%     57.75% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMultAcc            0      0.00%     57.75% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatDiv            0      0.00%     57.75% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMisc            0      0.00%     57.75% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatSqrt            0      0.00%     57.75% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAdd         5241      0.00%     57.75% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAddAcc            0      0.00%     57.75% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAlu     11052351      0.52%     58.26% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdCmp          548      0.00%     58.26% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdCvt        14908      0.00%     58.26% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdMisc      6819480      0.32%     58.58% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdMult            0      0.00%     58.58% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdMultAcc            0      0.00%     58.58% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdShift         3167      0.00%     58.58% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdShiftAcc            0      0.00%     58.58% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdDiv            0      0.00%     58.58% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSqrt            0      0.00%     58.58% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatAdd     37964685      1.77%     60.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatAlu            0      0.00%     60.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatCmp            0      0.00%     60.35% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatCvt     33365972      1.56%     61.91% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatDiv       739195      0.03%     61.94% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatMisc            0      0.00%     61.94% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatMult     12416447      0.58%     62.52% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     62.52% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatSqrt       522635      0.02%     62.54% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdReduceAdd            0      0.00%     62.54% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdReduceAlu            0      0.00%     62.54% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdReduceCmp            0      0.00%     62.54% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     62.54% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     62.54% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAes            0      0.00%     62.54% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdAesMix            0      0.00%     62.54% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSha1Hash            0      0.00%     62.54% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     62.54% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSha256Hash            0      0.00%     62.54% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     62.54% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdShaSigma2            0      0.00%     62.54% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdShaSigma3            0      0.00%     62.54% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::SimdPredAlu            0      0.00%     62.54% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::MemRead    523569316     24.41%     86.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::MemWrite    114137378      5.32%     92.28% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMemRead    121803403      5.68%     97.96% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::FloatMemWrite     43830734      2.04%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.statIssuedInstType_0::total   2144762626                       # Number of instructions issued per FU type, per thread (Count)
system.switch_cpus3.issueRate                2.088594                       # Inst issue rate ((Count/Cycle))
system.switch_cpus3.fuBusy                   30083457                       # FU busy when requested (Count)
system.switch_cpus3.fuBusyRate               0.014026                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.switch_cpus3.intInstQueueReads      4524767439                       # Number of integer instruction queue reads (Count)
system.switch_cpus3.intInstQueueWrites     2208124313                       # Number of integer instruction queue writes (Count)
system.switch_cpus3.intInstQueueWakeupAccesses   1715757569                       # Number of integer instruction queue wakeup accesses (Count)
system.switch_cpus3.fpInstQueueReads        820080897                       # Number of floating instruction queue reads (Count)
system.switch_cpus3.fpInstQueueWrites       468233749                       # Number of floating instruction queue writes (Count)
system.switch_cpus3.fpInstQueueWakeupAccesses    390554971                       # Number of floating instruction queue wakeup accesses (Count)
system.switch_cpus3.vecInstQueueReads               0                       # Number of vector instruction queue reads (Count)
system.switch_cpus3.vecInstQueueWrites              0                       # Number of vector instruction queue writes (Count)
system.switch_cpus3.vecInstQueueWakeupAccesses            0                       # Number of vector instruction queue wakeup accesses (Count)
system.switch_cpus3.intAluAccesses         1763913407                       # Number of integer alu accesses (Count)
system.switch_cpus3.fpAluAccesses           410862829                       # Number of floating point alu accesses (Count)
system.switch_cpus3.vecAluAccesses                  0                       # Number of vector alu accesses (Count)
system.switch_cpus3.numInsts               2129369810                       # Number of executed instructions (Count)
system.switch_cpus3.numLoadInsts            635651722                       # Number of load instructions executed (Count)
system.switch_cpus3.numSquashedInsts         13689494                       # Number of squashed instructions skipped in execute (Count)
system.switch_cpus3.numSwp                          0                       # Number of swp insts executed (Count)
system.switch_cpus3.numNop                          0                       # Number of nop insts executed (Count)
system.switch_cpus3.numRefs                 792582796                       # Number of memory reference insts executed (Count)
system.switch_cpus3.numBranches             105194508                       # Number of branches executed (Count)
system.switch_cpus3.numStoreInsts           156931074                       # Number of stores executed (Count)
system.switch_cpus3.numRate                  2.073604                       # Inst execution rate ((Count/Cycle))
system.switch_cpus3.timesIdled                 135209                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.switch_cpus3.idleCycles                3245728                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.switch_cpus3.quiesceCycles            18414226                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt (Cycle)
system.switch_cpus3.committedInsts         1326541954                       # Number of Instructions Simulated (Count)
system.switch_cpus3.committedOps           1909385402                       # Number of Ops (including micro ops) Simulated (Count)
system.switch_cpus3.cpi                      0.774113                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.switch_cpus3.totalCpi                 0.774113                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.switch_cpus3.ipc                      1.291802                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.switch_cpus3.totalIpc                 1.291802                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.switch_cpus3.intRegfileReads        2481146894                       # Number of integer regfile reads (Count)
system.switch_cpus3.intRegfileWrites       1433862888                       # Number of integer regfile writes (Count)
system.switch_cpus3.fpRegfileReads          315964347                       # Number of floating regfile reads (Count)
system.switch_cpus3.fpRegfileWrites         327699197                       # Number of floating regfile writes (Count)
system.switch_cpus3.ccRegfileReads          572917589                       # number of cc regfile reads (Count)
system.switch_cpus3.ccRegfileWrites         794808476                       # number of cc regfile writes (Count)
system.switch_cpus3.miscRegfileReads       1019996097                       # number of misc regfile reads (Count)
system.switch_cpus3.miscRegfileWrites           86300                       # number of misc regfile writes (Count)
system.switch_cpus3.MemDepUnit__0.insertedLoads    678418556                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__0.insertedStores    176013000                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__0.conflictingLoads    270631731                       # Number of conflicting loads. (Count)
system.switch_cpus3.MemDepUnit__0.conflictingStores     74106944                       # Number of conflicting stores. (Count)
system.switch_cpus3.MemDepUnit__1.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__1.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus3.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus3.MemDepUnit__2.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__2.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus3.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus3.MemDepUnit__3.insertedLoads            0                       # Number of loads inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__3.insertedStores            0                       # Number of stores inserted to the mem dependence unit. (Count)
system.switch_cpus3.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.switch_cpus3.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.switch_cpus3.branchPred.lookups      128647686                       # Number of BP lookups (Count)
system.switch_cpus3.branchPred.condPredicted    107995397                       # Number of conditional branches predicted (Count)
system.switch_cpus3.branchPred.condIncorrect      6210906                       # Number of conditional branches incorrect (Count)
system.switch_cpus3.branchPred.BTBLookups     97486472                       # Number of BTB lookups (Count)
system.switch_cpus3.branchPred.BTBUpdates      2324245                       # Number of BTB updates (Count)
system.switch_cpus3.branchPred.BTBHits       97201053                       # Number of BTB hits (Count)
system.switch_cpus3.branchPred.BTBHitRatio     0.997072                       # BTB Hit Ratio (Ratio)
system.switch_cpus3.branchPred.RASUsed        4976823                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus3.branchPred.RASIncorrect         1765                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus3.branchPred.indirectLookups      1824013                       # Number of indirect predictor lookups. (Count)
system.switch_cpus3.branchPred.indirectHits      1725310                       # Number of indirect target hits. (Count)
system.switch_cpus3.branchPred.indirectMisses        98703                       # Number of indirect misses. (Count)
system.switch_cpus3.branchPred.indirectMispredicted        12988                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus3.commit.commitSquashedInsts    383321936                       # The number of squashed insts skipped by commit (Count)
system.switch_cpus3.commit.commitNonSpecStalls       233735                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.switch_cpus3.commit.branchMispredicts      5852696                       # The number of times a branch was mispredicted (Count)
system.switch_cpus3.commit.numCommittedDist::samples    971980368                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::mean     1.964428                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::stdev     2.761209                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::0    441696161     45.44%     45.44% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::1    201409592     20.72%     66.16% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::2     59025012      6.07%     72.24% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::3     79903758      8.22%     80.46% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::4     27026503      2.78%     83.24% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::5      7139518      0.73%     83.97% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::6     10723945      1.10%     85.08% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::7     18379792      1.89%     86.97% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::8    126676087     13.03%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.numCommittedDist::total    971980368                       # Number of insts commited each cycle (Count)
system.switch_cpus3.commit.instsCommitted   1326541954                       # Number of instructions committed (Count)
system.switch_cpus3.commit.opsCommitted    1909385402                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus3.commit.memRefs          704618458                       # Number of memory references committed (Count)
system.switch_cpus3.commit.loads            559305451                       # Number of loads committed (Count)
system.switch_cpus3.commit.amos                     0                       # Number of atomic instructions committed (Count)
system.switch_cpus3.commit.membars             110002                       # Number of memory barriers committed (Count)
system.switch_cpus3.commit.branches          98319904                       # Number of branches committed (Count)
system.switch_cpus3.commit.vectorInstructions            0                       # Number of committed Vector instructions. (Count)
system.switch_cpus3.commit.floating         368943581                       # Number of committed floating point instructions. (Count)
system.switch_cpus3.commit.integer         1690682460                       # Number of committed integer instructions. (Count)
system.switch_cpus3.commit.functionCalls      3562987                       # Number of function calls committed. (Count)
system.switch_cpus3.commit.committedInstType_0::No_OpClass        25999      0.00%      0.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::IntAlu    990054593     51.85%     51.85% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::IntMult       734702      0.04%     51.89% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::IntDiv       430300      0.02%     51.91% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatAdd    113029098      5.92%     57.83% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatCmp            0      0.00%     57.83% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatCvt         1424      0.00%     57.83% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMult            0      0.00%     57.83% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMultAcc            0      0.00%     57.83% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatDiv            0      0.00%     57.83% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMisc            0      0.00%     57.83% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatSqrt            0      0.00%     57.83% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAdd         4692      0.00%     57.83% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAddAcc            0      0.00%     57.83% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAlu      9895150      0.52%     58.35% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdCmp          496      0.00%     58.35% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdCvt        12080      0.00%     58.35% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdMisc      6519946      0.34%     58.69% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdMult            0      0.00%     58.69% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdMultAcc            0      0.00%     58.69% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdShift         1863      0.00%     58.69% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdShiftAcc            0      0.00%     58.69% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdDiv            0      0.00%     58.69% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSqrt            0      0.00%     58.69% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatAdd     37616605      1.97%     60.66% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatAlu            0      0.00%     60.66% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatCmp            0      0.00%     60.66% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatCvt     32942998      1.73%     62.39% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatDiv       735915      0.04%     62.43% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatMisc            0      0.00%     62.43% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatMult     12238773      0.64%     63.07% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     63.07% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatSqrt       522310      0.03%     63.10% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdReduceAdd            0      0.00%     63.10% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdReduceAlu            0      0.00%     63.10% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdReduceCmp            0      0.00%     63.10% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     63.10% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     63.10% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAes            0      0.00%     63.10% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdAesMix            0      0.00%     63.10% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash            0      0.00%     63.10% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     63.10% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash            0      0.00%     63.10% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     63.10% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma2            0      0.00%     63.10% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdShaSigma3            0      0.00%     63.10% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::SimdPredAlu            0      0.00%     63.10% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::MemRead    457469294     23.96%     87.06% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::MemWrite    101815462      5.33%     92.39% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMemRead    101836157      5.33%     97.72% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::FloatMemWrite     43497545      2.28%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus3.commit.committedInstType_0::total   1909385402                       # Class of committed instruction (Count)
system.switch_cpus3.commit.commitEligibleSamples    126676087                       # number cycles where commit BW limit reached (Cycle)
system.switch_cpus3.decode.idleCycles       157638006                       # Number of cycles decode is idle (Cycle)
system.switch_cpus3.decode.blockedCycles    514797858                       # Number of cycles decode is blocked (Cycle)
system.switch_cpus3.decode.runCycles        273549527                       # Number of cycles decode is running (Cycle)
system.switch_cpus3.decode.unblockCycles     71468841                       # Number of cycles decode is unblocking (Cycle)
system.switch_cpus3.decode.squashCycles       6193028                       # Number of cycles decode is squashing (Cycle)
system.switch_cpus3.decode.branchResolved     93445853                       # Number of times decode resolved a branch (Count)
system.switch_cpus3.decode.branchMispred       370795                       # Number of times decode detected a branch misprediction (Count)
system.switch_cpus3.decode.decodedInsts    2355877987                       # Number of instructions handled by decode (Count)
system.switch_cpus3.decode.squashedInsts       801641                       # Number of squashed instructions handled by decode (Count)
system.switch_cpus3.fetch.icacheStallCycles    209531022                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.switch_cpus3.fetch.insts            1704402000                       # Number of instructions fetch has processed (Count)
system.switch_cpus3.fetch.branches          128647686                       # Number of branches that fetch encountered (Count)
system.switch_cpus3.fetch.predictedBranches    103903186                       # Number of branches that fetch has predicted taken (Count)
system.switch_cpus3.fetch.cycles            807303131                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.switch_cpus3.fetch.squashCycles       13113956                       # Number of cycles fetch has spent squashing (Cycle)
system.switch_cpus3.fetch.tlbCycles             77370                       # Number of cycles fetch has spent waiting for tlb (Cycle)
system.switch_cpus3.fetch.miscStallCycles        53051                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.switch_cpus3.fetch.pendingTrapStallCycles       112246                       # Number of stall cycles due to pending traps (Cycle)
system.switch_cpus3.fetch.pendingQuiesceStallCycles          676                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.switch_cpus3.fetch.icacheWaitRetryStallCycles        12786                       # Number of stall cycles due to full MSHR (Cycle)
system.switch_cpus3.fetch.cacheLines        200047439                       # Number of cache lines fetched (Count)
system.switch_cpus3.fetch.icacheSquashes      1807978                       # Number of outstanding Icache misses that were squashed (Count)
system.switch_cpus3.fetch.tlbSquashes            2070                       # Number of outstanding ITLB misses that were squashed (Count)
system.switch_cpus3.fetch.nisnDist::samples   1023647260                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::mean     2.390703                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::stdev     3.301002                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::0       618391183     60.41%     60.41% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::1        12549320      1.23%     61.64% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::2        35196025      3.44%     65.07% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::3        37800330      3.69%     68.77% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::4        32402816      3.17%     71.93% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::5        32766365      3.20%     75.13% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::6        33152989      3.24%     78.37% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::7        12572332      1.23%     79.60% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::8       208815900     20.40%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::min_value            0                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::max_value            8                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.nisnDist::total   1023647260                       # Number of instructions fetched each cycle (Total) (Count)
system.switch_cpus3.fetch.branchRate         0.125279                       # Number of branch fetches per cycle (Ratio)
system.switch_cpus3.fetch.rate               1.659766                       # Number of inst fetches per cycle ((Count/Cycle))
system.switch_cpus3.iew.idleCycles                  0                       # Number of cycles IEW is idle (Cycle)
system.switch_cpus3.iew.squashCycles          6193028                       # Number of cycles IEW is squashing (Cycle)
system.switch_cpus3.iew.blockCycles          66114178                       # Number of cycles IEW is blocking (Cycle)
system.switch_cpus3.iew.unblockCycles        49438704                       # Number of cycles IEW is unblocking (Cycle)
system.switch_cpus3.iew.dispatchedInsts    2292692897                       # Number of instructions dispatched to IQ (Count)
system.switch_cpus3.iew.dispSquashedInsts        57376                       # Number of squashed instructions skipped by dispatch (Count)
system.switch_cpus3.iew.dispLoadInsts       678418556                       # Number of dispatched load instructions (Count)
system.switch_cpus3.iew.dispStoreInsts      176013000                       # Number of dispatched store instructions (Count)
system.switch_cpus3.iew.dispNonSpecInsts       147275                       # Number of dispatched non-speculative instructions (Count)
system.switch_cpus3.iew.iqFullEvents          3160804                       # Number of times the IQ has become full, causing a stall (Count)
system.switch_cpus3.iew.lsqFullEvents        45564192                       # Number of times the LSQ has become full, causing a stall (Count)
system.switch_cpus3.iew.memOrderViolationEvents       366411                       # Number of memory order violations (Count)
system.switch_cpus3.iew.predictedTakenIncorrect      3939054                       # Number of branches that were predicted taken incorrectly (Count)
system.switch_cpus3.iew.predictedNotTakenIncorrect      2044848                       # Number of branches that were predicted not taken incorrectly (Count)
system.switch_cpus3.iew.branchMispredicts      5983902                       # Number of branch mispredicts detected at execute (Count)
system.switch_cpus3.iew.instsToCommit      2109856103                       # Cumulative count of insts sent to commit (Count)
system.switch_cpus3.iew.writebackCount     2106312540                       # Cumulative count of insts written-back (Count)
system.switch_cpus3.iew.producerInst       1668820527                       # Number of instructions producing a value (Count)
system.switch_cpus3.iew.consumerInst       2463713975                       # Number of instructions consuming a value (Count)
system.switch_cpus3.iew.wbRate               2.051151                       # Insts written-back per cycle ((Count/Cycle))
system.switch_cpus3.iew.wbFanout             0.677360                       # Average fanout of values written-back ((Count/Count))
system.switch_cpus3.lsq0.forwLoads          209075877                       # Number of loads that had data forwarded from stores (Count)
system.switch_cpus3.lsq0.squashedLoads      119113086                       # Number of loads squashed (Count)
system.switch_cpus3.lsq0.ignoredResponses       300841                       # Number of memory responses ignored because the instruction is squashed (Count)
system.switch_cpus3.lsq0.memOrderViolation       366411                       # Number of memory ordering violations (Count)
system.switch_cpus3.lsq0.squashedStores      30699992                       # Number of stores squashed (Count)
system.switch_cpus3.lsq0.rescheduledLoads     15623339                       # Number of loads that were rescheduled (Count)
system.switch_cpus3.lsq0.blockedByCache          2801                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.switch_cpus3.lsq0.loadToUse::samples    559302667                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::mean     3.174732                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::stdev     6.712055                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::0-9     552938220     98.86%     98.86% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::10-19      2472244      0.44%     99.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::20-29       713459      0.13%     99.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::30-39      1916696      0.34%     99.77% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::40-49       367323      0.07%     99.84% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::50-59       171240      0.03%     99.87% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::60-69       174050      0.03%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::70-79        14088      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::80-89        32609      0.01%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::90-99        49140      0.01%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::100-109         6833      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::110-119         7836      0.00%     99.92% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::120-129        42872      0.01%     99.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::130-139       129011      0.02%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::140-149        17486      0.00%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::150-159        45192      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::160-169        30611      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::170-179        11788      0.00%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::180-189        53514      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::190-199        34487      0.01%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::200-209        11316      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::210-219         5465      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::220-229         5234      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::230-239         3206      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::240-249         2198      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::250-259         2098      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::260-269         1934      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::270-279         2234      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::280-289         2062      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::290-299         1259      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::overflows        36962      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::min_value            2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::max_value         2099                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.lsq0.loadToUse::total    559302667                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.switch_cpus3.mmu.dtb.rdAccesses      641412909                       # TLB accesses on read requests (Count)
system.switch_cpus3.mmu.dtb.wrAccesses      157070479                       # TLB accesses on write requests (Count)
system.switch_cpus3.mmu.dtb.rdMisses          1574170                       # TLB misses on read requests (Count)
system.switch_cpus3.mmu.dtb.wrMisses           129266                       # TLB misses on write requests (Count)
system.switch_cpus3.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5111099111000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.mmu.itb.rdAccesses              0                       # TLB accesses on read requests (Count)
system.switch_cpus3.mmu.itb.wrAccesses      200062960                       # TLB accesses on write requests (Count)
system.switch_cpus3.mmu.itb.rdMisses                0                       # TLB misses on read requests (Count)
system.switch_cpus3.mmu.itb.wrMisses             8622                       # TLB misses on write requests (Count)
system.switch_cpus3.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 5111099111000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.power_state.numTransitions           45                       # Number of power state transitions (Count)
system.switch_cpus3.power_state.ticksClkGated::samples           23                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::mean    398007500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::stdev 409693118.678287                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::1000-5e+10           23    100.00%    100.00% # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::min_value      3520000                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::max_value    997507500                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.ticksClkGated::total           23                       # Distribution of time spent in the clock gated state (Tick)
system.switch_cpus3.power_state.pwrStateResidencyTicks::ON 513446482500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.power_state.pwrStateResidencyTicks::CLK_GATED   9154172500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.power_state.pwrStateResidencyTicks::OFF     52966500                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus3.rename.squashCycles       6193028                       # Number of cycles rename is squashing (Cycle)
system.switch_cpus3.rename.idleCycles       189239921                       # Number of cycles rename is idle (Cycle)
system.switch_cpus3.rename.blockCycles      165354846                       # Number of cycles rename is blocking (Cycle)
system.switch_cpus3.rename.serializeStallCycles      3132660                       # count of cycles rename stalled for serializing inst (Cycle)
system.switch_cpus3.rename.runCycles        310122194                       # Number of cycles rename is running (Cycle)
system.switch_cpus3.rename.unblockCycles    349604611                       # Number of cycles rename is unblocking (Cycle)
system.switch_cpus3.rename.renamedInsts    2324007608                       # Number of instructions processed by rename (Count)
system.switch_cpus3.rename.ROBFullEvents       110023                       # Number of times rename has blocked due to ROB full (Count)
system.switch_cpus3.rename.IQFullEvents     129669131                       # Number of times rename has blocked due to IQ full (Count)
system.switch_cpus3.rename.LQFullEvents     190717602                       # Number of times rename has blocked due to LQ full (Count)
system.switch_cpus3.rename.SQFullEvents      74968305                       # Number of times rename has blocked due to SQ full (Count)
system.switch_cpus3.rename.fullRegistersEvents            7                       # Number of times there has been no free registers (Count)
system.switch_cpus3.rename.renamedOperands   4201377145                       # Number of destination operands rename has renamed (Count)
system.switch_cpus3.rename.lookups         7866661116                       # Number of register rename lookups that rename has made (Count)
system.switch_cpus3.rename.intLookups      2771515374                       # Number of integer rename lookups (Count)
system.switch_cpus3.rename.fpLookups        350624719                       # Number of floating rename lookups (Count)
system.switch_cpus3.rename.committedMaps   3466281778                       # Number of HB maps that are committed (Count)
system.switch_cpus3.rename.undoneMaps       735095279                       # Number of HB maps that are undone due to squashing (Count)
system.switch_cpus3.rename.serializing         107184                       # count of serializing insts renamed (Count)
system.switch_cpus3.rename.tempSerializing       100497                       # count of temporary serializing insts renamed (Count)
system.switch_cpus3.rename.skidInsts        423842234                       # count of insts added to the skid buffer (Count)
system.switch_cpus3.rob.reads              3137968703                       # The number of ROB reads (Count)
system.switch_cpus3.rob.writes             4637215644                       # The number of ROB writes (Count)
system.switch_cpus3.thread_0.numInsts      1326541954                       # Number of Instructions committed (Count)
system.switch_cpus3.thread_0.numOps        1909385402                       # Number of Ops committed (Count)
system.switch_cpus3.thread_0.numMemRefs             0                       # Number of Memory References (Count)
system.sys_port_proxy.power_state.pwrStateResidencyTicks::UNDEFINED 5111099111000                       # Cumulative time (in ticks) in various power states (Tick)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
