Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4.1 (win64) Build 1149489 Thu Feb 19 16:20:35 MST 2015
| Date              : Fri Jul 01 13:33:20 2016
| Host              : csh-PC running 64-bit Service Pack 1  (build 7601)
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file top_top_timing_summary_routed.rpt -rpx top_top_timing_summary_routed.rpx
| Design            : top_top
| Device            : 7a35t-cpg236
| Speed File        : -1  PRODUCTION 1.14 2014-09-11
| Temperature Grade : C
------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: MinusIn (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: PlusIn (HIGH)

 There are 661 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: little (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: rst (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: f1/b1/d1/clean_reg/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: f1/b2/d1/clean_reg/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: f1/b3/d1/clean_reg/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: f1/b4/d1/clean_reg/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: f1/b5/d1/clean_reg/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: f1/b6/d1/clean_reg/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: f1/b7/d1/clean_reg/C (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: f1/b8/d1/clean_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: t1/Mover/xtv_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: t1/Mover/xztv_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: t1/Mover/ygotv_reg/C (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: t1/Mover/ztv_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1766 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.807        0.000                      0                 1155        0.029        0.000                      0                 1155        3.000        0.000                       0                   242  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
f1/u0/inst/clk_in1  {0.000 5.000}      10.000          100.000         
  clk_out1_dcm_25m  {0.000 20.000}     40.000          25.000          
  clk_out2_dcm_25m  {0.000 5.000}      10.000          100.000         
  clkfbout_dcm_25m  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
f1/u0/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_dcm_25m       27.538        0.000                      0                  308        0.162        0.000                      0                  308       19.500        0.000                       0                   116  
  clk_out2_dcm_25m        4.644        0.000                      0                   54        0.061        0.000                      0                   54        4.500        0.000                       0                   122  
  clkfbout_dcm_25m                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock        To Clock              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------        --------              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_dcm_25m  clk_out1_dcm_25m        4.191        0.000                      0                   12        0.162        0.000                      0                   12  
clk_out1_dcm_25m  clk_out2_dcm_25m        2.807        0.000                      0                  805        0.029        0.000                      0                  805  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  f1/u0/inst/clk_in1
  To Clock:  f1/u0/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         f1/u0/inst/clk_in1
Waveform:           { 0 5 }
Period:             10.000
Sources:            { f1/u0/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin                              
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249     10.000  8.751   MMCME2_ADV_X1Y0  f1/u0/inst/mmcm_adv_inst/CLKIN1  
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000   10.000  90.000  MMCME2_ADV_X1Y0  f1/u0/inst/mmcm_adv_inst/CLKIN1  
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y0  f1/u0/inst/mmcm_adv_inst/CLKIN1  
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y0  f1/u0/inst/mmcm_adv_inst/CLKIN1  
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y0  f1/u0/inst/mmcm_adv_inst/CLKIN1  
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000     5.000   3.000   MMCME2_ADV_X1Y0  f1/u0/inst/mmcm_adv_inst/CLKIN1  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_dcm_25m
  To Clock:  clk_out1_dcm_25m

Setup :            0  Failing Endpoints,  Worst Slack       27.538ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.538ns  (required time - arrival time)
  Source:                 f1/u2/y_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            f1/vga_data1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_dcm_25m rise@40.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        11.901ns  (logic 2.583ns (21.705%)  route 9.318ns (78.295%))
  Logic Levels:           11  (CARRY4=4 LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 41.449 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         1.575     1.575    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  f1/u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    f1/u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  f1/u0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.567     1.567    f1/u2/pclk
    SLICE_X12Y39                                                      r  f1/u2/y_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y39         FDCE (Prop_fdce_C_Q)         0.518     2.085 r  f1/u2/y_cnt_reg[7]/Q
                         net (fo=7, routed)           0.618     2.703    f1/u2/y_cnt_reg[7]
    SLICE_X13Y39         LUT3 (Prop_lut3_I1_O)        0.150     2.853 r  f1/u2/rom_addr2[9]_i_6/O
                         net (fo=2, routed)           0.821     3.674    f1/u2/n_0_rom_addr2[9]_i_6
    SLICE_X13Y38         LUT6 (Prop_lut6_I0_O)        0.332     4.006 r  f1/u2/rom_addr2[9]_i_4/O
                         net (fo=26, routed)          0.865     4.871    f1/u2/O16
    SLICE_X12Y39         LUT4 (Prop_lut4_I0_O)        0.153     5.024 r  f1/u2/vga_data1[3]_i_18/O
                         net (fo=13, routed)          2.083     7.107    f1/u2/n_0_vga_data1[3]_i_18
    SLICE_X6Y34          LUT6 (Prop_lut6_I0_O)        0.331     7.438 r  f1/u2/vga_data[3]_i_105/O
                         net (fo=1, routed)           0.406     7.844    f1/u2/n_0_vga_data[3]_i_105
    SLICE_X7Y34          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.229 r  f1/u2/vga_data_reg[3]_i_73/CO[3]
                         net (fo=1, routed)           0.000     8.229    f1/b8/d1/I51[0]
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.343 r  f1/b8/d1/vga_data_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     8.343    f1/b8/d1/n_0_vga_data_reg[3]_i_45
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.457 r  f1/b8/d1/vga_data_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.457    f1/b8/d1/n_0_vga_data_reg[3]_i_18
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.571 f  f1/b8/d1/vga_data_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           1.358     9.929    f1/b8/d1/logo_area355_in
    SLICE_X10Y38         LUT6 (Prop_lut6_I1_O)        0.124    10.053 f  f1/b8/d1/vga_data[3]_i_4/O
                         net (fo=8, routed)           0.862    10.915    f1/u2/I5
    SLICE_X10Y41         LUT6 (Prop_lut6_I5_O)        0.124    11.039 r  f1/u2/vga_data1[3]_i_5/O
                         net (fo=4, routed)           1.038    12.077    f1/u2/n_0_vga_data1[3]_i_5
    SLICE_X10Y47         LUT3 (Prop_lut3_I2_O)        0.124    12.201 r  f1/u2/vga_data1[3]_i_1/O
                         net (fo=12, routed)          1.267    13.468    f1/n_63_u2
    SLICE_X9Y42          FDRE                                         r  f1/vga_data1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         1.457    41.457    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  f1/u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    f1/u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  f1/u0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.449    41.449    f1/pclk
    SLICE_X9Y42                                                       r  f1/vga_data1_reg[3]/C
                         clock pessimism              0.080    41.529    
                         clock uncertainty           -0.095    41.435    
    SLICE_X9Y42          FDRE (Setup_fdre_C_R)       -0.429    41.006    f1/vga_data1_reg[3]
  -------------------------------------------------------------------
                         required time                         41.006    
                         arrival time                         -13.468    
  -------------------------------------------------------------------
                         slack                                 27.538    

Slack (MET) :             27.676ns  (required time - arrival time)
  Source:                 f1/u2/y_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            f1/vga_data1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_dcm_25m rise@40.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        11.762ns  (logic 2.583ns (21.960%)  route 9.179ns (78.040%))
  Logic Levels:           11  (CARRY4=4 LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 41.449 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         1.575     1.575    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  f1/u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    f1/u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  f1/u0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.567     1.567    f1/u2/pclk
    SLICE_X12Y39                                                      r  f1/u2/y_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y39         FDCE (Prop_fdce_C_Q)         0.518     2.085 r  f1/u2/y_cnt_reg[7]/Q
                         net (fo=7, routed)           0.618     2.703    f1/u2/y_cnt_reg[7]
    SLICE_X13Y39         LUT3 (Prop_lut3_I1_O)        0.150     2.853 r  f1/u2/rom_addr2[9]_i_6/O
                         net (fo=2, routed)           0.821     3.674    f1/u2/n_0_rom_addr2[9]_i_6
    SLICE_X13Y38         LUT6 (Prop_lut6_I0_O)        0.332     4.006 r  f1/u2/rom_addr2[9]_i_4/O
                         net (fo=26, routed)          0.865     4.871    f1/u2/O16
    SLICE_X12Y39         LUT4 (Prop_lut4_I0_O)        0.153     5.024 r  f1/u2/vga_data1[3]_i_18/O
                         net (fo=13, routed)          2.083     7.107    f1/u2/n_0_vga_data1[3]_i_18
    SLICE_X6Y34          LUT6 (Prop_lut6_I0_O)        0.331     7.438 r  f1/u2/vga_data[3]_i_105/O
                         net (fo=1, routed)           0.406     7.844    f1/u2/n_0_vga_data[3]_i_105
    SLICE_X7Y34          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.229 r  f1/u2/vga_data_reg[3]_i_73/CO[3]
                         net (fo=1, routed)           0.000     8.229    f1/b8/d1/I51[0]
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.343 r  f1/b8/d1/vga_data_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     8.343    f1/b8/d1/n_0_vga_data_reg[3]_i_45
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.457 r  f1/b8/d1/vga_data_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.457    f1/b8/d1/n_0_vga_data_reg[3]_i_18
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.571 f  f1/b8/d1/vga_data_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           1.358     9.929    f1/b8/d1/logo_area355_in
    SLICE_X10Y38         LUT6 (Prop_lut6_I1_O)        0.124    10.053 f  f1/b8/d1/vga_data[3]_i_4/O
                         net (fo=8, routed)           0.862    10.915    f1/u2/I5
    SLICE_X10Y41         LUT6 (Prop_lut6_I5_O)        0.124    11.039 r  f1/u2/vga_data1[3]_i_5/O
                         net (fo=4, routed)           1.038    12.077    f1/u2/n_0_vga_data1[3]_i_5
    SLICE_X10Y47         LUT3 (Prop_lut3_I2_O)        0.124    12.201 r  f1/u2/vga_data1[3]_i_1/O
                         net (fo=12, routed)          1.128    13.330    f1/n_63_u2
    SLICE_X9Y41          FDRE                                         r  f1/vga_data1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         1.457    41.457    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  f1/u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    f1/u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  f1/u0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.449    41.449    f1/pclk
    SLICE_X9Y41                                                       r  f1/vga_data1_reg[0]/C
                         clock pessimism              0.080    41.529    
                         clock uncertainty           -0.095    41.435    
    SLICE_X9Y41          FDRE (Setup_fdre_C_R)       -0.429    41.006    f1/vga_data1_reg[0]
  -------------------------------------------------------------------
                         required time                         41.006    
                         arrival time                         -13.330    
  -------------------------------------------------------------------
                         slack                                 27.676    

Slack (MET) :             27.676ns  (required time - arrival time)
  Source:                 f1/u2/y_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            f1/vga_data1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_dcm_25m rise@40.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        11.762ns  (logic 2.583ns (21.960%)  route 9.179ns (78.040%))
  Logic Levels:           11  (CARRY4=4 LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 41.449 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         1.575     1.575    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  f1/u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    f1/u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  f1/u0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.567     1.567    f1/u2/pclk
    SLICE_X12Y39                                                      r  f1/u2/y_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y39         FDCE (Prop_fdce_C_Q)         0.518     2.085 r  f1/u2/y_cnt_reg[7]/Q
                         net (fo=7, routed)           0.618     2.703    f1/u2/y_cnt_reg[7]
    SLICE_X13Y39         LUT3 (Prop_lut3_I1_O)        0.150     2.853 r  f1/u2/rom_addr2[9]_i_6/O
                         net (fo=2, routed)           0.821     3.674    f1/u2/n_0_rom_addr2[9]_i_6
    SLICE_X13Y38         LUT6 (Prop_lut6_I0_O)        0.332     4.006 r  f1/u2/rom_addr2[9]_i_4/O
                         net (fo=26, routed)          0.865     4.871    f1/u2/O16
    SLICE_X12Y39         LUT4 (Prop_lut4_I0_O)        0.153     5.024 r  f1/u2/vga_data1[3]_i_18/O
                         net (fo=13, routed)          2.083     7.107    f1/u2/n_0_vga_data1[3]_i_18
    SLICE_X6Y34          LUT6 (Prop_lut6_I0_O)        0.331     7.438 r  f1/u2/vga_data[3]_i_105/O
                         net (fo=1, routed)           0.406     7.844    f1/u2/n_0_vga_data[3]_i_105
    SLICE_X7Y34          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.229 r  f1/u2/vga_data_reg[3]_i_73/CO[3]
                         net (fo=1, routed)           0.000     8.229    f1/b8/d1/I51[0]
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.343 r  f1/b8/d1/vga_data_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     8.343    f1/b8/d1/n_0_vga_data_reg[3]_i_45
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.457 r  f1/b8/d1/vga_data_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.457    f1/b8/d1/n_0_vga_data_reg[3]_i_18
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.571 f  f1/b8/d1/vga_data_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           1.358     9.929    f1/b8/d1/logo_area355_in
    SLICE_X10Y38         LUT6 (Prop_lut6_I1_O)        0.124    10.053 f  f1/b8/d1/vga_data[3]_i_4/O
                         net (fo=8, routed)           0.862    10.915    f1/u2/I5
    SLICE_X10Y41         LUT6 (Prop_lut6_I5_O)        0.124    11.039 r  f1/u2/vga_data1[3]_i_5/O
                         net (fo=4, routed)           1.038    12.077    f1/u2/n_0_vga_data1[3]_i_5
    SLICE_X10Y47         LUT3 (Prop_lut3_I2_O)        0.124    12.201 r  f1/u2/vga_data1[3]_i_1/O
                         net (fo=12, routed)          1.128    13.330    f1/n_63_u2
    SLICE_X9Y41          FDRE                                         r  f1/vga_data1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         1.457    41.457    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  f1/u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    f1/u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  f1/u0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.449    41.449    f1/pclk
    SLICE_X9Y41                                                       r  f1/vga_data1_reg[1]/C
                         clock pessimism              0.080    41.529    
                         clock uncertainty           -0.095    41.435    
    SLICE_X9Y41          FDRE (Setup_fdre_C_R)       -0.429    41.006    f1/vga_data1_reg[1]
  -------------------------------------------------------------------
                         required time                         41.006    
                         arrival time                         -13.330    
  -------------------------------------------------------------------
                         slack                                 27.676    

Slack (MET) :             27.676ns  (required time - arrival time)
  Source:                 f1/u2/y_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            f1/vga_data1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_dcm_25m rise@40.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        11.762ns  (logic 2.583ns (21.960%)  route 9.179ns (78.040%))
  Logic Levels:           11  (CARRY4=4 LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 41.449 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         1.575     1.575    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  f1/u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    f1/u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  f1/u0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.567     1.567    f1/u2/pclk
    SLICE_X12Y39                                                      r  f1/u2/y_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y39         FDCE (Prop_fdce_C_Q)         0.518     2.085 r  f1/u2/y_cnt_reg[7]/Q
                         net (fo=7, routed)           0.618     2.703    f1/u2/y_cnt_reg[7]
    SLICE_X13Y39         LUT3 (Prop_lut3_I1_O)        0.150     2.853 r  f1/u2/rom_addr2[9]_i_6/O
                         net (fo=2, routed)           0.821     3.674    f1/u2/n_0_rom_addr2[9]_i_6
    SLICE_X13Y38         LUT6 (Prop_lut6_I0_O)        0.332     4.006 r  f1/u2/rom_addr2[9]_i_4/O
                         net (fo=26, routed)          0.865     4.871    f1/u2/O16
    SLICE_X12Y39         LUT4 (Prop_lut4_I0_O)        0.153     5.024 r  f1/u2/vga_data1[3]_i_18/O
                         net (fo=13, routed)          2.083     7.107    f1/u2/n_0_vga_data1[3]_i_18
    SLICE_X6Y34          LUT6 (Prop_lut6_I0_O)        0.331     7.438 r  f1/u2/vga_data[3]_i_105/O
                         net (fo=1, routed)           0.406     7.844    f1/u2/n_0_vga_data[3]_i_105
    SLICE_X7Y34          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.229 r  f1/u2/vga_data_reg[3]_i_73/CO[3]
                         net (fo=1, routed)           0.000     8.229    f1/b8/d1/I51[0]
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.343 r  f1/b8/d1/vga_data_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     8.343    f1/b8/d1/n_0_vga_data_reg[3]_i_45
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.457 r  f1/b8/d1/vga_data_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.457    f1/b8/d1/n_0_vga_data_reg[3]_i_18
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.571 f  f1/b8/d1/vga_data_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           1.358     9.929    f1/b8/d1/logo_area355_in
    SLICE_X10Y38         LUT6 (Prop_lut6_I1_O)        0.124    10.053 f  f1/b8/d1/vga_data[3]_i_4/O
                         net (fo=8, routed)           0.862    10.915    f1/u2/I5
    SLICE_X10Y41         LUT6 (Prop_lut6_I5_O)        0.124    11.039 r  f1/u2/vga_data1[3]_i_5/O
                         net (fo=4, routed)           1.038    12.077    f1/u2/n_0_vga_data1[3]_i_5
    SLICE_X10Y47         LUT3 (Prop_lut3_I2_O)        0.124    12.201 r  f1/u2/vga_data1[3]_i_1/O
                         net (fo=12, routed)          1.128    13.330    f1/n_63_u2
    SLICE_X9Y41          FDRE                                         r  f1/vga_data1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         1.457    41.457    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  f1/u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    f1/u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  f1/u0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.449    41.449    f1/pclk
    SLICE_X9Y41                                                       r  f1/vga_data1_reg[2]/C
                         clock pessimism              0.080    41.529    
                         clock uncertainty           -0.095    41.435    
    SLICE_X9Y41          FDRE (Setup_fdre_C_R)       -0.429    41.006    f1/vga_data1_reg[2]
  -------------------------------------------------------------------
                         required time                         41.006    
                         arrival time                         -13.330    
  -------------------------------------------------------------------
                         slack                                 27.676    

Slack (MET) :             27.852ns  (required time - arrival time)
  Source:                 f1/u2/y_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            f1/vga_data_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_dcm_25m rise@40.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        11.492ns  (logic 2.583ns (22.476%)  route 8.909ns (77.524%))
  Logic Levels:           11  (CARRY4=4 LUT3=2 LUT4=1 LUT6=4)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 41.450 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         1.575     1.575    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  f1/u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    f1/u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  f1/u0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.567     1.567    f1/u2/pclk
    SLICE_X12Y39                                                      r  f1/u2/y_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y39         FDCE (Prop_fdce_C_Q)         0.518     2.085 r  f1/u2/y_cnt_reg[7]/Q
                         net (fo=7, routed)           0.618     2.703    f1/u2/y_cnt_reg[7]
    SLICE_X13Y39         LUT3 (Prop_lut3_I1_O)        0.150     2.853 r  f1/u2/rom_addr2[9]_i_6/O
                         net (fo=2, routed)           0.821     3.674    f1/u2/n_0_rom_addr2[9]_i_6
    SLICE_X13Y38         LUT6 (Prop_lut6_I0_O)        0.332     4.006 r  f1/u2/rom_addr2[9]_i_4/O
                         net (fo=26, routed)          0.865     4.871    f1/u2/O16
    SLICE_X12Y39         LUT4 (Prop_lut4_I0_O)        0.153     5.024 r  f1/u2/vga_data1[3]_i_18/O
                         net (fo=13, routed)          2.083     7.107    f1/u2/n_0_vga_data1[3]_i_18
    SLICE_X6Y34          LUT6 (Prop_lut6_I0_O)        0.331     7.438 r  f1/u2/vga_data[3]_i_105/O
                         net (fo=1, routed)           0.406     7.844    f1/u2/n_0_vga_data[3]_i_105
    SLICE_X7Y34          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.229 r  f1/u2/vga_data_reg[3]_i_73/CO[3]
                         net (fo=1, routed)           0.000     8.229    f1/b8/d1/I51[0]
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.343 r  f1/b8/d1/vga_data_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     8.343    f1/b8/d1/n_0_vga_data_reg[3]_i_45
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.457 r  f1/b8/d1/vga_data_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.457    f1/b8/d1/n_0_vga_data_reg[3]_i_18
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.571 f  f1/b8/d1/vga_data_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           1.358     9.929    f1/b8/d1/logo_area355_in
    SLICE_X10Y38         LUT6 (Prop_lut6_I1_O)        0.124    10.053 f  f1/b8/d1/vga_data[3]_i_4/O
                         net (fo=8, routed)           0.862    10.915    f1/u2/I5
    SLICE_X10Y41         LUT6 (Prop_lut6_I5_O)        0.124    11.039 r  f1/u2/vga_data1[3]_i_5/O
                         net (fo=4, routed)           1.038    12.077    f1/u2/n_0_vga_data1[3]_i_5
    SLICE_X10Y47         LUT3 (Prop_lut3_I2_O)        0.124    12.201 r  f1/u2/vga_data1[3]_i_1/O
                         net (fo=12, routed)          0.858    13.060    f1/n_63_u2
    SLICE_X10Y41         FDRE                                         r  f1/vga_data_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         1.457    41.457    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  f1/u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    f1/u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  f1/u0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.450    41.450    f1/pclk
    SLICE_X10Y41                                                      r  f1/vga_data_reg[0]/C
                         clock pessimism              0.080    41.530    
                         clock uncertainty           -0.095    41.436    
    SLICE_X10Y41         FDRE (Setup_fdre_C_R)       -0.524    40.912    f1/vga_data_reg[0]
  -------------------------------------------------------------------
                         required time                         40.912    
                         arrival time                         -13.060    
  -------------------------------------------------------------------
                         slack                                 27.852    

Slack (MET) :             27.877ns  (required time - arrival time)
  Source:                 f1/u2/y_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            f1/rom_addr3_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_dcm_25m rise@40.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        11.526ns  (logic 2.609ns (22.635%)  route 8.917ns (77.365%))
  Logic Levels:           11  (CARRY4=4 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 41.439 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         1.575     1.575    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  f1/u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    f1/u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  f1/u0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.567     1.567    f1/u2/pclk
    SLICE_X12Y39                                                      r  f1/u2/y_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y39         FDCE (Prop_fdce_C_Q)         0.518     2.085 r  f1/u2/y_cnt_reg[7]/Q
                         net (fo=7, routed)           0.618     2.703    f1/u2/y_cnt_reg[7]
    SLICE_X13Y39         LUT3 (Prop_lut3_I1_O)        0.150     2.853 r  f1/u2/rom_addr2[9]_i_6/O
                         net (fo=2, routed)           0.821     3.674    f1/u2/n_0_rom_addr2[9]_i_6
    SLICE_X13Y38         LUT6 (Prop_lut6_I0_O)        0.332     4.006 r  f1/u2/rom_addr2[9]_i_4/O
                         net (fo=26, routed)          0.865     4.871    f1/u2/O16
    SLICE_X12Y39         LUT4 (Prop_lut4_I0_O)        0.153     5.024 r  f1/u2/vga_data1[3]_i_18/O
                         net (fo=13, routed)          2.083     7.107    f1/u2/n_0_vga_data1[3]_i_18
    SLICE_X6Y34          LUT6 (Prop_lut6_I0_O)        0.331     7.438 r  f1/u2/vga_data[3]_i_105/O
                         net (fo=1, routed)           0.406     7.844    f1/u2/n_0_vga_data[3]_i_105
    SLICE_X7Y34          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.229 r  f1/u2/vga_data_reg[3]_i_73/CO[3]
                         net (fo=1, routed)           0.000     8.229    f1/b8/d1/I51[0]
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.343 r  f1/b8/d1/vga_data_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     8.343    f1/b8/d1/n_0_vga_data_reg[3]_i_45
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.457 r  f1/b8/d1/vga_data_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.457    f1/b8/d1/n_0_vga_data_reg[3]_i_18
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.571 r  f1/b8/d1/vga_data_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           1.358     9.929    f1/b8/d1/logo_area355_in
    SLICE_X10Y38         LUT6 (Prop_lut6_I1_O)        0.124    10.053 r  f1/b8/d1/vga_data[3]_i_4/O
                         net (fo=8, routed)           0.862    10.915    f1/u2/I5
    SLICE_X10Y41         LUT6 (Prop_lut6_I5_O)        0.124    11.039 f  f1/u2/vga_data1[3]_i_5/O
                         net (fo=4, routed)           1.038    12.077    f1/u2/n_0_vga_data1[3]_i_5
    SLICE_X10Y47         LUT4 (Prop_lut4_I0_O)        0.150    12.227 r  f1/u2/rom_addr3[0]_i_1/O
                         net (fo=12, routed)          0.867    13.094    f1/n_15_u2
    SLICE_X8Y57          FDRE                                         r  f1/rom_addr3_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         1.457    41.457    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  f1/u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    f1/u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  f1/u0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.439    41.439    f1/pclk
    SLICE_X8Y57                                                       r  f1/rom_addr3_reg[10]/C
                         clock pessimism              0.000    41.439    
                         clock uncertainty           -0.095    41.344    
    SLICE_X8Y57          FDRE (Setup_fdre_C_CE)      -0.373    40.971    f1/rom_addr3_reg[10]
  -------------------------------------------------------------------
                         required time                         40.971    
                         arrival time                         -13.094    
  -------------------------------------------------------------------
                         slack                                 27.877    

Slack (MET) :             27.877ns  (required time - arrival time)
  Source:                 f1/u2/y_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            f1/rom_addr3_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_dcm_25m rise@40.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        11.526ns  (logic 2.609ns (22.635%)  route 8.917ns (77.365%))
  Logic Levels:           11  (CARRY4=4 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 41.439 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         1.575     1.575    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  f1/u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    f1/u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  f1/u0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.567     1.567    f1/u2/pclk
    SLICE_X12Y39                                                      r  f1/u2/y_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y39         FDCE (Prop_fdce_C_Q)         0.518     2.085 r  f1/u2/y_cnt_reg[7]/Q
                         net (fo=7, routed)           0.618     2.703    f1/u2/y_cnt_reg[7]
    SLICE_X13Y39         LUT3 (Prop_lut3_I1_O)        0.150     2.853 r  f1/u2/rom_addr2[9]_i_6/O
                         net (fo=2, routed)           0.821     3.674    f1/u2/n_0_rom_addr2[9]_i_6
    SLICE_X13Y38         LUT6 (Prop_lut6_I0_O)        0.332     4.006 r  f1/u2/rom_addr2[9]_i_4/O
                         net (fo=26, routed)          0.865     4.871    f1/u2/O16
    SLICE_X12Y39         LUT4 (Prop_lut4_I0_O)        0.153     5.024 r  f1/u2/vga_data1[3]_i_18/O
                         net (fo=13, routed)          2.083     7.107    f1/u2/n_0_vga_data1[3]_i_18
    SLICE_X6Y34          LUT6 (Prop_lut6_I0_O)        0.331     7.438 r  f1/u2/vga_data[3]_i_105/O
                         net (fo=1, routed)           0.406     7.844    f1/u2/n_0_vga_data[3]_i_105
    SLICE_X7Y34          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.229 r  f1/u2/vga_data_reg[3]_i_73/CO[3]
                         net (fo=1, routed)           0.000     8.229    f1/b8/d1/I51[0]
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.343 r  f1/b8/d1/vga_data_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     8.343    f1/b8/d1/n_0_vga_data_reg[3]_i_45
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.457 r  f1/b8/d1/vga_data_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.457    f1/b8/d1/n_0_vga_data_reg[3]_i_18
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.571 r  f1/b8/d1/vga_data_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           1.358     9.929    f1/b8/d1/logo_area355_in
    SLICE_X10Y38         LUT6 (Prop_lut6_I1_O)        0.124    10.053 r  f1/b8/d1/vga_data[3]_i_4/O
                         net (fo=8, routed)           0.862    10.915    f1/u2/I5
    SLICE_X10Y41         LUT6 (Prop_lut6_I5_O)        0.124    11.039 f  f1/u2/vga_data1[3]_i_5/O
                         net (fo=4, routed)           1.038    12.077    f1/u2/n_0_vga_data1[3]_i_5
    SLICE_X10Y47         LUT4 (Prop_lut4_I0_O)        0.150    12.227 r  f1/u2/rom_addr3[0]_i_1/O
                         net (fo=12, routed)          0.867    13.094    f1/n_15_u2
    SLICE_X8Y57          FDRE                                         r  f1/rom_addr3_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         1.457    41.457    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  f1/u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    f1/u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  f1/u0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.439    41.439    f1/pclk
    SLICE_X8Y57                                                       r  f1/rom_addr3_reg[11]/C
                         clock pessimism              0.000    41.439    
                         clock uncertainty           -0.095    41.344    
    SLICE_X8Y57          FDRE (Setup_fdre_C_CE)      -0.373    40.971    f1/rom_addr3_reg[11]
  -------------------------------------------------------------------
                         required time                         40.971    
                         arrival time                         -13.094    
  -------------------------------------------------------------------
                         slack                                 27.877    

Slack (MET) :             27.877ns  (required time - arrival time)
  Source:                 f1/u2/y_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            f1/rom_addr3_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_dcm_25m rise@40.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        11.526ns  (logic 2.609ns (22.635%)  route 8.917ns (77.365%))
  Logic Levels:           11  (CARRY4=4 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 41.439 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         1.575     1.575    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  f1/u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    f1/u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  f1/u0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.567     1.567    f1/u2/pclk
    SLICE_X12Y39                                                      r  f1/u2/y_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y39         FDCE (Prop_fdce_C_Q)         0.518     2.085 r  f1/u2/y_cnt_reg[7]/Q
                         net (fo=7, routed)           0.618     2.703    f1/u2/y_cnt_reg[7]
    SLICE_X13Y39         LUT3 (Prop_lut3_I1_O)        0.150     2.853 r  f1/u2/rom_addr2[9]_i_6/O
                         net (fo=2, routed)           0.821     3.674    f1/u2/n_0_rom_addr2[9]_i_6
    SLICE_X13Y38         LUT6 (Prop_lut6_I0_O)        0.332     4.006 r  f1/u2/rom_addr2[9]_i_4/O
                         net (fo=26, routed)          0.865     4.871    f1/u2/O16
    SLICE_X12Y39         LUT4 (Prop_lut4_I0_O)        0.153     5.024 r  f1/u2/vga_data1[3]_i_18/O
                         net (fo=13, routed)          2.083     7.107    f1/u2/n_0_vga_data1[3]_i_18
    SLICE_X6Y34          LUT6 (Prop_lut6_I0_O)        0.331     7.438 r  f1/u2/vga_data[3]_i_105/O
                         net (fo=1, routed)           0.406     7.844    f1/u2/n_0_vga_data[3]_i_105
    SLICE_X7Y34          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.229 r  f1/u2/vga_data_reg[3]_i_73/CO[3]
                         net (fo=1, routed)           0.000     8.229    f1/b8/d1/I51[0]
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.343 r  f1/b8/d1/vga_data_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     8.343    f1/b8/d1/n_0_vga_data_reg[3]_i_45
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.457 r  f1/b8/d1/vga_data_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.457    f1/b8/d1/n_0_vga_data_reg[3]_i_18
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.571 r  f1/b8/d1/vga_data_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           1.358     9.929    f1/b8/d1/logo_area355_in
    SLICE_X10Y38         LUT6 (Prop_lut6_I1_O)        0.124    10.053 r  f1/b8/d1/vga_data[3]_i_4/O
                         net (fo=8, routed)           0.862    10.915    f1/u2/I5
    SLICE_X10Y41         LUT6 (Prop_lut6_I5_O)        0.124    11.039 f  f1/u2/vga_data1[3]_i_5/O
                         net (fo=4, routed)           1.038    12.077    f1/u2/n_0_vga_data1[3]_i_5
    SLICE_X10Y47         LUT4 (Prop_lut4_I0_O)        0.150    12.227 r  f1/u2/rom_addr3[0]_i_1/O
                         net (fo=12, routed)          0.867    13.094    f1/n_15_u2
    SLICE_X8Y57          FDRE                                         r  f1/rom_addr3_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         1.457    41.457    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  f1/u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    f1/u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  f1/u0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.439    41.439    f1/pclk
    SLICE_X8Y57                                                       r  f1/rom_addr3_reg[8]/C
                         clock pessimism              0.000    41.439    
                         clock uncertainty           -0.095    41.344    
    SLICE_X8Y57          FDRE (Setup_fdre_C_CE)      -0.373    40.971    f1/rom_addr3_reg[8]
  -------------------------------------------------------------------
                         required time                         40.971    
                         arrival time                         -13.094    
  -------------------------------------------------------------------
                         slack                                 27.877    

Slack (MET) :             27.877ns  (required time - arrival time)
  Source:                 f1/u2/y_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            f1/rom_addr3_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_dcm_25m rise@40.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        11.526ns  (logic 2.609ns (22.635%)  route 8.917ns (77.365%))
  Logic Levels:           11  (CARRY4=4 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.439ns = ( 41.439 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         1.575     1.575    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  f1/u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    f1/u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  f1/u0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.567     1.567    f1/u2/pclk
    SLICE_X12Y39                                                      r  f1/u2/y_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y39         FDCE (Prop_fdce_C_Q)         0.518     2.085 r  f1/u2/y_cnt_reg[7]/Q
                         net (fo=7, routed)           0.618     2.703    f1/u2/y_cnt_reg[7]
    SLICE_X13Y39         LUT3 (Prop_lut3_I1_O)        0.150     2.853 r  f1/u2/rom_addr2[9]_i_6/O
                         net (fo=2, routed)           0.821     3.674    f1/u2/n_0_rom_addr2[9]_i_6
    SLICE_X13Y38         LUT6 (Prop_lut6_I0_O)        0.332     4.006 r  f1/u2/rom_addr2[9]_i_4/O
                         net (fo=26, routed)          0.865     4.871    f1/u2/O16
    SLICE_X12Y39         LUT4 (Prop_lut4_I0_O)        0.153     5.024 r  f1/u2/vga_data1[3]_i_18/O
                         net (fo=13, routed)          2.083     7.107    f1/u2/n_0_vga_data1[3]_i_18
    SLICE_X6Y34          LUT6 (Prop_lut6_I0_O)        0.331     7.438 r  f1/u2/vga_data[3]_i_105/O
                         net (fo=1, routed)           0.406     7.844    f1/u2/n_0_vga_data[3]_i_105
    SLICE_X7Y34          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.229 r  f1/u2/vga_data_reg[3]_i_73/CO[3]
                         net (fo=1, routed)           0.000     8.229    f1/b8/d1/I51[0]
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.343 r  f1/b8/d1/vga_data_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     8.343    f1/b8/d1/n_0_vga_data_reg[3]_i_45
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.457 r  f1/b8/d1/vga_data_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.457    f1/b8/d1/n_0_vga_data_reg[3]_i_18
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.571 r  f1/b8/d1/vga_data_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           1.358     9.929    f1/b8/d1/logo_area355_in
    SLICE_X10Y38         LUT6 (Prop_lut6_I1_O)        0.124    10.053 r  f1/b8/d1/vga_data[3]_i_4/O
                         net (fo=8, routed)           0.862    10.915    f1/u2/I5
    SLICE_X10Y41         LUT6 (Prop_lut6_I5_O)        0.124    11.039 f  f1/u2/vga_data1[3]_i_5/O
                         net (fo=4, routed)           1.038    12.077    f1/u2/n_0_vga_data1[3]_i_5
    SLICE_X10Y47         LUT4 (Prop_lut4_I0_O)        0.150    12.227 r  f1/u2/rom_addr3[0]_i_1/O
                         net (fo=12, routed)          0.867    13.094    f1/n_15_u2
    SLICE_X8Y57          FDRE                                         r  f1/rom_addr3_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         1.457    41.457    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  f1/u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    f1/u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  f1/u0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.439    41.439    f1/pclk
    SLICE_X8Y57                                                       r  f1/rom_addr3_reg[9]/C
                         clock pessimism              0.000    41.439    
                         clock uncertainty           -0.095    41.344    
    SLICE_X8Y57          FDRE (Setup_fdre_C_CE)      -0.373    40.971    f1/rom_addr3_reg[9]
  -------------------------------------------------------------------
                         required time                         40.971    
                         arrival time                         -13.094    
  -------------------------------------------------------------------
                         slack                                 27.877    

Slack (MET) :             27.891ns  (required time - arrival time)
  Source:                 f1/u2/y_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            f1/rom_addr3_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_dcm_25m rise@40.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        11.514ns  (logic 2.609ns (22.659%)  route 8.905ns (77.341%))
  Logic Levels:           11  (CARRY4=4 LUT3=1 LUT4=2 LUT6=4)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.440ns = ( 41.440 - 40.000 ) 
    Source Clock Delay      (SCD):    1.567ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.095ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         1.575     1.575    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  f1/u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    f1/u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  f1/u0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.567     1.567    f1/u2/pclk
    SLICE_X12Y39                                                      r  f1/u2/y_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y39         FDCE (Prop_fdce_C_Q)         0.518     2.085 r  f1/u2/y_cnt_reg[7]/Q
                         net (fo=7, routed)           0.618     2.703    f1/u2/y_cnt_reg[7]
    SLICE_X13Y39         LUT3 (Prop_lut3_I1_O)        0.150     2.853 r  f1/u2/rom_addr2[9]_i_6/O
                         net (fo=2, routed)           0.821     3.674    f1/u2/n_0_rom_addr2[9]_i_6
    SLICE_X13Y38         LUT6 (Prop_lut6_I0_O)        0.332     4.006 r  f1/u2/rom_addr2[9]_i_4/O
                         net (fo=26, routed)          0.865     4.871    f1/u2/O16
    SLICE_X12Y39         LUT4 (Prop_lut4_I0_O)        0.153     5.024 r  f1/u2/vga_data1[3]_i_18/O
                         net (fo=13, routed)          2.083     7.107    f1/u2/n_0_vga_data1[3]_i_18
    SLICE_X6Y34          LUT6 (Prop_lut6_I0_O)        0.331     7.438 r  f1/u2/vga_data[3]_i_105/O
                         net (fo=1, routed)           0.406     7.844    f1/u2/n_0_vga_data[3]_i_105
    SLICE_X7Y34          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385     8.229 r  f1/u2/vga_data_reg[3]_i_73/CO[3]
                         net (fo=1, routed)           0.000     8.229    f1/b8/d1/I51[0]
    SLICE_X7Y35          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.343 r  f1/b8/d1/vga_data_reg[3]_i_45/CO[3]
                         net (fo=1, routed)           0.000     8.343    f1/b8/d1/n_0_vga_data_reg[3]_i_45
    SLICE_X7Y36          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.457 r  f1/b8/d1/vga_data_reg[3]_i_18/CO[3]
                         net (fo=1, routed)           0.000     8.457    f1/b8/d1/n_0_vga_data_reg[3]_i_18
    SLICE_X7Y37          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.571 r  f1/b8/d1/vga_data_reg[3]_i_7/CO[3]
                         net (fo=1, routed)           1.358     9.929    f1/b8/d1/logo_area355_in
    SLICE_X10Y38         LUT6 (Prop_lut6_I1_O)        0.124    10.053 r  f1/b8/d1/vga_data[3]_i_4/O
                         net (fo=8, routed)           0.862    10.915    f1/u2/I5
    SLICE_X10Y41         LUT6 (Prop_lut6_I5_O)        0.124    11.039 f  f1/u2/vga_data1[3]_i_5/O
                         net (fo=4, routed)           1.038    12.077    f1/u2/n_0_vga_data1[3]_i_5
    SLICE_X10Y47         LUT4 (Prop_lut4_I0_O)        0.150    12.227 r  f1/u2/rom_addr3[0]_i_1/O
                         net (fo=12, routed)          0.854    13.081    f1/n_15_u2
    SLICE_X8Y56          FDRE                                         r  f1/rom_addr3_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         1.457    41.457    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  f1/u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    f1/u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  f1/u0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.440    41.440    f1/pclk
    SLICE_X8Y56                                                       r  f1/rom_addr3_reg[4]/C
                         clock pessimism              0.000    41.440    
                         clock uncertainty           -0.095    41.345    
    SLICE_X8Y56          FDRE (Setup_fdre_C_CE)      -0.373    40.972    f1/rom_addr3_reg[4]
  -------------------------------------------------------------------
                         required time                         40.972    
                         arrival time                         -13.081    
  -------------------------------------------------------------------
                         slack                                 27.891    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 f1/rom_addr2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            f1/rom_addr2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm_25m rise@0.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.189ns (61.851%)  route 0.117ns (38.149%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         0.549     0.549    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -0.512 r  f1/u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    f1/u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  f1/u0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.565     0.565    f1/pclk
    SLICE_X9Y40                                                       r  f1/rom_addr2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  f1/rom_addr2_reg[6]/Q
                         net (fo=5, routed)           0.117     0.822    f1/rom_addr2_reg__0[6]
    SLICE_X8Y40          LUT5 (Prop_lut5_I3_O)        0.048     0.870 r  f1/rom_addr2[9]_i_3/O
                         net (fo=1, routed)           0.000     0.870    f1/p_0_in__0[9]
    SLICE_X8Y40          FDRE                                         r  f1/rom_addr2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         0.817     0.817    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  f1/u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    f1/u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  f1/u0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.835     0.835    f1/pclk
    SLICE_X8Y40                                                       r  f1/rom_addr2_reg[9]/C
                         clock pessimism             -0.257     0.578    
    SLICE_X8Y40          FDRE (Hold_fdre_C_D)         0.131     0.709    f1/rom_addr2_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.709    
                         arrival time                           0.870    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 f1/rom_addr2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            f1/rom_addr2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm_25m rise@0.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.473%)  route 0.117ns (38.527%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         0.549     0.549    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -0.512 r  f1/u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    f1/u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  f1/u0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.565     0.565    f1/pclk
    SLICE_X9Y40                                                       r  f1/rom_addr2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y40          FDRE (Prop_fdre_C_Q)         0.141     0.706 r  f1/rom_addr2_reg[6]/Q
                         net (fo=5, routed)           0.117     0.822    f1/rom_addr2_reg__0[6]
    SLICE_X8Y40          LUT4 (Prop_lut4_I1_O)        0.045     0.867 r  f1/rom_addr2[8]_i_1/O
                         net (fo=1, routed)           0.000     0.867    f1/p_0_in__0[8]
    SLICE_X8Y40          FDRE                                         r  f1/rom_addr2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         0.817     0.817    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  f1/u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    f1/u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  f1/u0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.835     0.835    f1/pclk
    SLICE_X8Y40                                                       r  f1/rom_addr2_reg[8]/C
                         clock pessimism             -0.257     0.578    
    SLICE_X8Y40          FDRE (Hold_fdre_C_D)         0.121     0.699    f1/rom_addr2_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.699    
                         arrival time                           0.867    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 f1/u2/y_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            f1/u2/y_cnt_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm_25m rise@0.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.186ns (55.564%)  route 0.149ns (44.436%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         0.549     0.549    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -0.512 r  f1/u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    f1/u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  f1/u0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.564     0.564    f1/u2/pclk
    SLICE_X15Y39                                                      r  f1/u2/y_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y39         FDCE (Prop_fdce_C_Q)         0.141     0.705 r  f1/u2/y_cnt_reg[5]/Q
                         net (fo=9, routed)           0.149     0.853    f1/u2/y_cnt_reg[5]
    SLICE_X14Y39         LUT6 (Prop_lut6_I1_O)        0.045     0.898 r  f1/u2/y_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     0.898    f1/u2/p_0_in[6]
    SLICE_X14Y39         FDCE                                         r  f1/u2/y_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         0.817     0.817    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  f1/u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    f1/u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  f1/u0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.834     0.834    f1/u2/pclk
    SLICE_X14Y39                                                      r  f1/u2/y_cnt_reg[6]/C
                         clock pessimism             -0.257     0.577    
    SLICE_X14Y39         FDCE (Hold_fdce_C_D)         0.121     0.698    f1/u2/y_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.698    
                         arrival time                           0.898    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 f1/u2/x_cnt_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            f1/u2/x_cnt_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm_25m rise@0.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        0.379ns  (logic 0.189ns (49.885%)  route 0.190ns (50.115%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         0.549     0.549    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -0.512 r  f1/u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    f1/u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  f1/u0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.559     0.559    f1/u2/pclk
    SLICE_X9Y31                                                       r  f1/u2/x_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y31          FDCE (Prop_fdce_C_Q)         0.141     0.700 r  f1/u2/x_cnt_reg[2]/Q
                         net (fo=14, routed)          0.190     0.889    f1/u2/n_0_x_cnt_reg[2]
    SLICE_X10Y30         LUT5 (Prop_lut5_I3_O)        0.048     0.937 r  f1/u2/x_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.937    f1/u2/x_cnt[4]
    SLICE_X10Y30         FDCE                                         r  f1/u2/x_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         0.817     0.817    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  f1/u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    f1/u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  f1/u0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.826     0.826    f1/u2/pclk
    SLICE_X10Y30                                                      r  f1/u2/x_cnt_reg[4]/C
                         clock pessimism             -0.234     0.592    
    SLICE_X10Y30         FDCE (Hold_fdce_C_D)         0.133     0.725    f1/u2/x_cnt_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.725    
                         arrival time                           0.937    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 f1/u2/y_cnt_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            f1/u2/y_cnt_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm_25m rise@0.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        0.318ns  (logic 0.209ns (65.788%)  route 0.109ns (34.212%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         0.549     0.549    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -0.512 r  f1/u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    f1/u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  f1/u0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.564     0.564    f1/u2/pclk
    SLICE_X14Y39                                                      r  f1/u2/y_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y39         FDCE (Prop_fdce_C_Q)         0.164     0.728 r  f1/u2/y_cnt_reg[1]/Q
                         net (fo=23, routed)          0.109     0.836    f1/u2/y_cnt_reg[1]
    SLICE_X15Y39         LUT6 (Prop_lut6_I3_O)        0.045     0.881 r  f1/u2/y_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.881    f1/u2/p_0_in[5]
    SLICE_X15Y39         FDCE                                         r  f1/u2/y_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         0.817     0.817    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  f1/u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    f1/u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  f1/u0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.834     0.834    f1/u2/pclk
    SLICE_X15Y39                                                      r  f1/u2/y_cnt_reg[5]/C
                         clock pessimism             -0.257     0.577    
    SLICE_X15Y39         FDCE (Hold_fdce_C_D)         0.091     0.668    f1/u2/y_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.668    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.230ns  (arrival time - required time)
  Source:                 f1/rom_addr2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            f1/rom_addr2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm_25m rise@0.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.209ns (56.889%)  route 0.158ns (43.111%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         0.549     0.549    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -0.512 r  f1/u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    f1/u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  f1/u0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.565     0.565    f1/pclk
    SLICE_X8Y41                                                       r  f1/rom_addr2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.164     0.729 r  f1/rom_addr2_reg[0]/Q
                         net (fo=8, routed)           0.158     0.887    f1/rom_addr2_reg__0[0]
    SLICE_X8Y40          LUT6 (Prop_lut6_I3_O)        0.045     0.932 r  f1/rom_addr2[5]_i_1/O
                         net (fo=1, routed)           0.000     0.932    f1/p_0_in__0[5]
    SLICE_X8Y40          FDRE                                         r  f1/rom_addr2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         0.817     0.817    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  f1/u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    f1/u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  f1/u0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.835     0.835    f1/pclk
    SLICE_X8Y40                                                       r  f1/rom_addr2_reg[5]/C
                         clock pessimism             -0.254     0.581    
    SLICE_X8Y40          FDRE (Hold_fdre_C_D)         0.121     0.702    f1/rom_addr2_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.702    
                         arrival time                           0.932    
  -------------------------------------------------------------------
                         slack                                  0.230    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 f1/u2/y_cnt_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            f1/u2/y_cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm_25m rise@0.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.101%)  route 0.128ns (37.899%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         0.549     0.549    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -0.512 r  f1/u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    f1/u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  f1/u0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.564     0.564    f1/u2/pclk
    SLICE_X12Y39                                                      r  f1/u2/y_cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y39         FDCE (Prop_fdce_C_Q)         0.164     0.728 r  f1/u2/y_cnt_reg[7]/Q
                         net (fo=7, routed)           0.128     0.855    f1/u2/y_cnt_reg[7]
    SLICE_X13Y39         LUT6 (Prop_lut6_I5_O)        0.045     0.900 r  f1/u2/y_cnt[9]_i_2/O
                         net (fo=1, routed)           0.000     0.900    f1/u2/p_0_in[9]
    SLICE_X13Y39         FDCE                                         r  f1/u2/y_cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         0.817     0.817    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  f1/u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    f1/u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  f1/u0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.834     0.834    f1/u2/pclk
    SLICE_X13Y39                                                      r  f1/u2/y_cnt_reg[9]/C
                         clock pessimism             -0.257     0.577    
    SLICE_X13Y39         FDCE (Hold_fdce_C_D)         0.092     0.669    f1/u2/y_cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.900    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 f1/u2/x_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            f1/u2/x_cnt_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm_25m rise@0.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.630%)  route 0.196ns (51.370%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         0.549     0.549    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -0.512 r  f1/u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    f1/u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  f1/u0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.560     0.560    f1/u2/pclk
    SLICE_X9Y32                                                       r  f1/u2/x_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDCE (Prop_fdce_C_Q)         0.141     0.701 r  f1/u2/x_cnt_reg[5]/Q
                         net (fo=19, routed)          0.196     0.897    f1/u2/n_0_x_cnt_reg[5]
    SLICE_X8Y32          LUT6 (Prop_lut6_I2_O)        0.045     0.942 r  f1/u2/x_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     0.942    f1/u2/n_0_x_cnt[8]_i_1
    SLICE_X8Y32          FDCE                                         r  f1/u2/x_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         0.817     0.817    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  f1/u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    f1/u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  f1/u0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.828     0.828    f1/u2/pclk
    SLICE_X8Y32                                                       r  f1/u2/x_cnt_reg[8]/C
                         clock pessimism             -0.255     0.573    
    SLICE_X8Y32          FDCE (Hold_fdce_C_D)         0.121     0.694    f1/u2/x_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.694    
                         arrival time                           0.942    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 f1/rom_addr2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            f1/rom_addr2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm_25m rise@0.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.212ns (53.439%)  route 0.185ns (46.561%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         0.549     0.549    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -0.512 r  f1/u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    f1/u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  f1/u0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.565     0.565    f1/pclk
    SLICE_X8Y41                                                       r  f1/rom_addr2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.164     0.729 r  f1/rom_addr2_reg[1]/Q
                         net (fo=7, routed)           0.185     0.913    f1/rom_addr2_reg__0[1]
    SLICE_X8Y40          LUT5 (Prop_lut5_I3_O)        0.048     0.961 r  f1/rom_addr2[4]_i_1/O
                         net (fo=1, routed)           0.000     0.961    f1/p_0_in__0[4]
    SLICE_X8Y40          FDRE                                         r  f1/rom_addr2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         0.817     0.817    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  f1/u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    f1/u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  f1/u0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.835     0.835    f1/pclk
    SLICE_X8Y40                                                       r  f1/rom_addr2_reg[4]/C
                         clock pessimism             -0.254     0.581    
    SLICE_X8Y40          FDRE (Hold_fdre_C_D)         0.131     0.712    f1/rom_addr2_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.712    
                         arrival time                           0.961    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 f1/u2/x_cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            f1/u2/x_cnt_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm_25m rise@0.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.503%)  route 0.197ns (51.497%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         0.549     0.549    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -0.512 r  f1/u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    f1/u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  f1/u0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.560     0.560    f1/u2/pclk
    SLICE_X9Y32                                                       r  f1/u2/x_cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y32          FDCE (Prop_fdce_C_Q)         0.141     0.701 r  f1/u2/x_cnt_reg[5]/Q
                         net (fo=19, routed)          0.197     0.898    f1/u2/n_0_x_cnt_reg[5]
    SLICE_X8Y32          LUT4 (Prop_lut4_I2_O)        0.045     0.943 r  f1/u2/x_cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     0.943    f1/u2/x_cnt[7]
    SLICE_X8Y32          FDCE                                         r  f1/u2/x_cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         0.817     0.817    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  f1/u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    f1/u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  f1/u0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.828     0.828    f1/u2/pclk
    SLICE_X8Y32                                                       r  f1/u2/x_cnt_reg[7]/C
                         clock pessimism             -0.255     0.573    
    SLICE_X8Y32          FDCE (Hold_fdce_C_D)         0.120     0.693    f1/u2/x_cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.693    
                         arrival time                           0.943    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_dcm_25m
Waveform:           { 0 20 }
Period:             40.000
Sources:            { f1/u0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                               
Min Period        n/a     BUFG/I              n/a            2.155     40.000  37.845   BUFGCTRL_X0Y1    f1/u0/inst/clkout1_buf/I          
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249     40.000  38.751   MMCME2_ADV_X1Y0  f1/u0/inst/mmcm_adv_inst/CLKOUT0  
Min Period        n/a     FDRE/C              n/a            1.000     40.000  39.000   SLICE_X11Y30     f1/rom_addr1_reg[0]/C             
Min Period        n/a     FDRE/C              n/a            1.000     40.000  39.000   SLICE_X11Y32     f1/rom_addr1_reg[10]/C            
Min Period        n/a     FDRE/C              n/a            1.000     40.000  39.000   SLICE_X11Y32     f1/rom_addr1_reg[11]/C            
Min Period        n/a     FDRE/C              n/a            1.000     40.000  39.000   SLICE_X11Y33     f1/rom_addr1_reg[12]/C            
Min Period        n/a     FDRE/C              n/a            1.000     40.000  39.000   SLICE_X11Y33     f1/rom_addr1_reg[13]/C            
Min Period        n/a     FDRE/C              n/a            1.000     40.000  39.000   SLICE_X11Y33     f1/rom_addr1_reg[14]/C            
Min Period        n/a     FDRE/C              n/a            1.000     40.000  39.000   SLICE_X11Y33     f1/rom_addr1_reg[15]/C            
Min Period        n/a     FDRE/C              n/a            1.000     40.000  39.000   SLICE_X11Y34     f1/rom_addr1_reg[16]/C            
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   40.000  173.360  MMCME2_ADV_X1Y0  f1/u0/inst/mmcm_adv_inst/CLKOUT0  
Low Pulse Width   Slow    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X11Y33     f1/rom_addr1_reg[12]/C            
Low Pulse Width   Slow    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X11Y33     f1/rom_addr1_reg[13]/C            
Low Pulse Width   Slow    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X11Y33     f1/rom_addr1_reg[14]/C            
Low Pulse Width   Slow    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X11Y33     f1/rom_addr1_reg[15]/C            
Low Pulse Width   Slow    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X8Y40      f1/rom_addr2_reg[3]/C             
Low Pulse Width   Slow    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X8Y40      f1/rom_addr2_reg[4]/C             
Low Pulse Width   Slow    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X8Y40      f1/rom_addr2_reg[5]/C             
Low Pulse Width   Slow    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X9Y40      f1/rom_addr2_reg[6]/C             
Low Pulse Width   Slow    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X9Y40      f1/rom_addr2_reg[7]/C             
Low Pulse Width   Slow    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X8Y40      f1/rom_addr2_reg[8]/C             
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X11Y30     f1/rom_addr1_reg[0]/C             
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X11Y32     f1/rom_addr1_reg[10]/C            
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X11Y32     f1/rom_addr1_reg[11]/C            
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X11Y33     f1/rom_addr1_reg[12]/C            
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X11Y33     f1/rom_addr1_reg[13]/C            
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X11Y33     f1/rom_addr1_reg[14]/C            
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X11Y33     f1/rom_addr1_reg[15]/C            
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X11Y34     f1/rom_addr1_reg[16]/C            
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X11Y34     f1/rom_addr1_reg[17]/C            
High Pulse Width  Slow    FDRE/C              n/a            0.500     20.000  19.500   SLICE_X11Y30     f1/rom_addr1_reg[1]/C             



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_dcm_25m
  To Clock:  clk_out2_dcm_25m

Setup :            0  Failing Endpoints,  Worst Slack        4.644ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.644ns  (required time - arrival time)
  Source:                 f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_dcm_25m rise@10.000ns - clk_out2_dcm_25m rise@0.000ns)
  Data Path Delay:        4.837ns  (logic 0.642ns (13.273%)  route 4.195ns (86.727%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 11.470 - 10.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         1.575     1.575    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  f1/u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    f1/u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  f1/u0/inst/clkout2_buf/O
                         net (fo=120, routed)         1.554     1.554    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X38Y18                                                      r  f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.518     2.072 f  f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=6, routed)           1.119     3.191    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/pwropt_1
    SLICE_X35Y20         LUT2 (Prop_lut2_I0_O)        0.124     3.315 r  f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_62/O
                         net (fo=4, routed)           3.076     6.391    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_26
    RAMB36_X0Y16         RAMB36E1                                     r  f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dcm_25m rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         1.457    11.457    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  f1/u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    f1/u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  f1/u0/inst/clkout2_buf/O
                         net (fo=120, routed)         1.470    11.470    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X0Y16                                                      r  f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000    11.470    
                         clock uncertainty           -0.074    11.396    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    11.036    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         11.036    
                         arrival time                          -6.391    
  -------------------------------------------------------------------
                         slack                                  4.644    

Slack (MET) :             5.172ns  (required time - arrival time)
  Source:                 f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_19_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_dcm_25m rise@10.000ns - clk_out2_dcm_25m rise@0.000ns)
  Data Path Delay:        4.227ns  (logic 0.580ns (13.721%)  route 3.647ns (86.279%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 11.471 - 10.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         1.575     1.575    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  f1/u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    f1/u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  f1/u0/inst/clkout2_buf/O
                         net (fo=120, routed)         1.554     1.554    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    SLICE_X36Y18                                                      r  f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_19_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDCE (Prop_fdce_C_Q)         0.456     2.010 f  f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_19_cooolDelFlop/Q
                         net (fo=4, routed)           2.252     4.262    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_sig_11
    SLICE_X8Y30          LUT3 (Prop_lut3_I0_O)        0.124     4.386 r  f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_20/O
                         net (fo=1, routed)           1.395     5.781    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_12
    RAMB36_X0Y12         RAMB36E1                                     r  f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dcm_25m rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         1.457    11.457    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  f1/u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    f1/u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  f1/u0/inst/clkout2_buf/O
                         net (fo=120, routed)         1.471    11.471    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y12                                                      r  f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000    11.471    
                         clock uncertainty           -0.074    11.397    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    10.954    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         10.954    
                         arrival time                          -5.781    
  -------------------------------------------------------------------
                         slack                                  5.172    

Slack (MET) :             5.295ns  (required time - arrival time)
  Source:                 f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_dcm_25m rise@10.000ns - clk_out2_dcm_25m rise@0.000ns)
  Data Path Delay:        4.175ns  (logic 0.642ns (15.378%)  route 3.533ns (84.622%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.459ns = ( 11.459 - 10.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         1.575     1.575    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  f1/u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    f1/u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  f1/u0/inst/clkout2_buf/O
                         net (fo=120, routed)         1.554     1.554    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X38Y18                                                      r  f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.518     2.072 f  f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=6, routed)           1.119     3.191    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/pwropt_1
    SLICE_X35Y20         LUT2 (Prop_lut2_I0_O)        0.124     3.315 r  f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_62/O
                         net (fo=4, routed)           2.414     5.729    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/pwropt_1
    RAMB36_X0Y14         RAMB36E1                                     r  f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dcm_25m rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         1.457    11.457    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  f1/u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    f1/u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  f1/u0/inst/clkout2_buf/O
                         net (fo=120, routed)         1.459    11.459    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y14                                                      r  f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000    11.459    
                         clock uncertainty           -0.074    11.385    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    11.025    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         11.025    
                         arrival time                          -5.729    
  -------------------------------------------------------------------
                         slack                                  5.295    

Slack (MET) :             5.566ns  (required time - arrival time)
  Source:                 f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_19_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_dcm_25m rise@10.000ns - clk_out2_dcm_25m rise@0.000ns)
  Data Path Delay:        3.851ns  (logic 0.580ns (15.062%)  route 3.271ns (84.938%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.066ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 11.481 - 10.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         1.575     1.575    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  f1/u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    f1/u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  f1/u0/inst/clkout2_buf/O
                         net (fo=120, routed)         1.554     1.554    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    SLICE_X36Y18                                                      r  f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_19_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y18         FDCE (Prop_fdce_C_Q)         0.456     2.010 f  f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_19_cooolDelFlop/Q
                         net (fo=4, routed)           2.453     4.463    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/pwropt
    SLICE_X8Y30          LUT3 (Prop_lut3_I0_O)        0.124     4.587 r  f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_22/O
                         net (fo=1, routed)           0.818     5.405    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_13
    RAMB36_X0Y6          RAMB36E1                                     r  f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dcm_25m rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         1.457    11.457    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  f1/u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    f1/u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  f1/u0/inst/clkout2_buf/O
                         net (fo=120, routed)         1.481    11.481    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X0Y6                                                       r  f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.008    11.489    
                         clock uncertainty           -0.074    11.414    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    10.971    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         10.971    
                         arrival time                          -5.405    
  -------------------------------------------------------------------
                         slack                                  5.566    

Slack (MET) :             5.801ns  (required time - arrival time)
  Source:                 f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_dcm_25m rise@10.000ns - clk_out2_dcm_25m rise@0.000ns)
  Data Path Delay:        3.705ns  (logic 0.642ns (17.327%)  route 3.063ns (82.673%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 11.487 - 10.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         1.575     1.575    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  f1/u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    f1/u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  f1/u0/inst/clkout2_buf/O
                         net (fo=120, routed)         1.554     1.554    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X38Y18                                                      r  f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.518     2.072 f  f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=6, routed)           0.432     2.504    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    SLICE_X36Y18         LUT2 (Prop_lut2_I1_O)        0.124     2.628 r  f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_57/O
                         net (fo=4, routed)           2.631     5.260    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/pwropt_1
    RAMB36_X0Y0          RAMB36E1                                     r  f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dcm_25m rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         1.457    11.457    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  f1/u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    f1/u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  f1/u0/inst/clkout2_buf/O
                         net (fo=120, routed)         1.487    11.487    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X0Y0                                                       r  f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.008    11.495    
                         clock uncertainty           -0.074    11.420    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    11.060    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         11.060    
                         arrival time                          -5.260    
  -------------------------------------------------------------------
                         slack                                  5.801    

Slack (MET) :             5.854ns  (required time - arrival time)
  Source:                 f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_28_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_dcm_25m rise@10.000ns - clk_out2_dcm_25m rise@0.000ns)
  Data Path Delay:        3.546ns  (logic 0.642ns (18.104%)  route 2.904ns (81.896%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 11.470 - 10.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         1.575     1.575    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  f1/u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    f1/u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  f1/u0/inst/clkout2_buf/O
                         net (fo=120, routed)         1.552     1.552    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    SLICE_X8Y27                                                       r  f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_28_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDCE (Prop_fdce_C_Q)         0.518     2.070 f  f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_28_cooolDelFlop/Q
                         net (fo=4, routed)           0.969     3.039    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_sig_16
    SLICE_X8Y33          LUT3 (Prop_lut3_I0_O)        0.124     3.163 r  f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_29/O
                         net (fo=1, routed)           1.935     5.099    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_17
    RAMB36_X0Y16         RAMB36E1                                     r  f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dcm_25m rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         1.457    11.457    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  f1/u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    f1/u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  f1/u0/inst/clkout2_buf/O
                         net (fo=120, routed)         1.470    11.470    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X0Y16                                                      r  f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000    11.470    
                         clock uncertainty           -0.074    11.396    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    10.953    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         10.953    
                         arrival time                          -5.099    
  -------------------------------------------------------------------
                         slack                                  5.854    

Slack (MET) :             5.944ns  (required time - arrival time)
  Source:                 f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_dcm_25m rise@10.000ns - clk_out2_dcm_25m rise@0.000ns)
  Data Path Delay:        3.622ns  (logic 0.580ns (16.012%)  route 3.042ns (83.988%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 11.477 - 10.000 ) 
    Source Clock Delay      (SCD):    1.570ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         1.575     1.575    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  f1/u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    f1/u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  f1/u0/inst/clkout2_buf/O
                         net (fo=120, routed)         1.570     1.570    f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y43                                                      r  f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDRE (Prop_fdre_C_Q)         0.456     2.026 r  f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=5, routed)           0.537     2.564    f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/pwropt
    SLICE_X48Y43         LUT2 (Prop_lut2_I1_O)        0.124     2.688 r  f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_52/O
                         net (fo=4, routed)           2.505     5.193    f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/pwropt_1
    RAMB36_X1Y5          RAMB36E1                                     r  f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dcm_25m rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         1.457    11.457    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  f1/u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    f1/u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  f1/u0/inst/clkout2_buf/O
                         net (fo=120, routed)         1.477    11.477    f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X1Y5                                                       r  f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.094    11.571    
                         clock uncertainty           -0.074    11.496    
    RAMB36_X1Y5          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    11.136    f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         11.136    
                         arrival time                          -5.193    
  -------------------------------------------------------------------
                         slack                                  5.944    

Slack (MET) :             6.042ns  (required time - arrival time)
  Source:                 f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_dcm_25m rise@10.000ns - clk_out2_dcm_25m rise@0.000ns)
  Data Path Delay:        3.459ns  (logic 0.642ns (18.560%)  route 2.817ns (81.440%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 11.482 - 10.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.008ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         1.575     1.575    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  f1/u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    f1/u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  f1/u0/inst/clkout2_buf/O
                         net (fo=120, routed)         1.554     1.554    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X38Y18                                                      r  f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.518     2.072 f  f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=6, routed)           1.119     3.191    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/pwropt_1
    SLICE_X35Y20         LUT2 (Prop_lut2_I0_O)        0.124     3.315 r  f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_62/O
                         net (fo=4, routed)           1.698     5.013    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/pwropt_1
    RAMB36_X0Y2          RAMB36E1                                     r  f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dcm_25m rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         1.457    11.457    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  f1/u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    f1/u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  f1/u0/inst/clkout2_buf/O
                         net (fo=120, routed)         1.482    11.482    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/clka
    RAMB36_X0Y2                                                       r  f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.008    11.490    
                         clock uncertainty           -0.074    11.415    
    RAMB36_X0Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    11.055    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         11.055    
                         arrival time                          -5.013    
  -------------------------------------------------------------------
                         slack                                  6.042    

Slack (MET) :             6.059ns  (required time - arrival time)
  Source:                 f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_dcm_25m rise@10.000ns - clk_out2_dcm_25m rise@0.000ns)
  Data Path Delay:        3.423ns  (logic 0.642ns (18.754%)  route 2.781ns (81.246%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.471ns = ( 11.471 - 10.000 ) 
    Source Clock Delay      (SCD):    1.554ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         1.575     1.575    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  f1/u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    f1/u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  f1/u0/inst/clkout2_buf/O
                         net (fo=120, routed)         1.554     1.554    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X38Y18                                                      r  f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.518     2.072 f  f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=6, routed)           0.432     2.504    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    SLICE_X36Y18         LUT2 (Prop_lut2_I1_O)        0.124     2.628 r  f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_57/O
                         net (fo=4, routed)           2.349     4.978    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_sig_25
    RAMB36_X0Y12         RAMB36E1                                     r  f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dcm_25m rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         1.457    11.457    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  f1/u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    f1/u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  f1/u0/inst/clkout2_buf/O
                         net (fo=120, routed)         1.471    11.471    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X0Y12                                                      r  f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000    11.471    
                         clock uncertainty           -0.074    11.397    
    RAMB36_X0Y12         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    11.037    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         11.037    
                         arrival time                          -4.978    
  -------------------------------------------------------------------
                         slack                                  6.059    

Slack (MET) :             6.106ns  (required time - arrival time)
  Source:                 f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_28_cooolDelFlop/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_dcm_25m rise@10.000ns - clk_out2_dcm_25m rise@0.000ns)
  Data Path Delay:        3.283ns  (logic 0.642ns (19.555%)  route 2.641ns (80.445%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.093ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.459ns = ( 11.459 - 10.000 ) 
    Source Clock Delay      (SCD):    1.552ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         1.575     1.575    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    -1.757 r  f1/u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    -0.096    f1/u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  f1/u0/inst/clkout2_buf/O
                         net (fo=120, routed)         1.552     1.552    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    SLICE_X8Y27                                                       r  f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_28_cooolDelFlop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y27          FDCE (Prop_fdce_C_Q)         0.518     2.070 f  f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_28_cooolDelFlop/Q
                         net (fo=4, routed)           0.967     3.037    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/pwropt
    SLICE_X8Y33          LUT3 (Prop_lut3_I0_O)        0.124     3.161 r  f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_gate_31/O
                         net (fo=1, routed)           1.674     4.835    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_ENARDEN_cooolgate_en_sig_18
    RAMB36_X0Y14         RAMB36E1                                     r  f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dcm_25m rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         1.457    11.457    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  f1/u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    f1/u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  f1/u0/inst/clkout2_buf/O
                         net (fo=120, routed)         1.459    11.459    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y14                                                      r  f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000    11.459    
                         clock uncertainty           -0.074    11.385    
    RAMB36_X0Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.443    10.942    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         10.942    
                         arrival time                          -4.835    
  -------------------------------------------------------------------
                         slack                                  6.106    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_dcm_25m rise@0.000ns - clk_out2_dcm_25m rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.164ns (41.998%)  route 0.226ns (58.002%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         0.549     0.549    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.060    -0.512 r  f1/u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    f1/u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  f1/u0/inst/clkout2_buf/O
                         net (fo=120, routed)         0.556     0.556    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X38Y18                                                      r  f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=6, routed)           0.226     0.946    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X35Y20         FDRE                                         r  f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         0.817     0.817    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  f1/u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    f1/u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  f1/u0/inst/clkout2_buf/O
                         net (fo=120, routed)         0.820     0.820    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X35Y20                                                      r  f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism             -0.005     0.815    
    SLICE_X35Y20         FDRE (Hold_fdre_C_D)         0.070     0.885    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.885    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_dcm_25m rise@0.000ns - clk_out2_dcm_25m rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.164ns (38.946%)  route 0.257ns (61.054%))
  Logic Levels:           0  
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         0.549     0.549    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.060    -0.512 r  f1/u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    f1/u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  f1/u0/inst/clkout2_buf/O
                         net (fo=120, routed)         0.556     0.556    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X38Y18                                                      r  f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y18         FDRE (Prop_fdre_C_Q)         0.164     0.720 r  f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[4]/Q
                         net (fo=6, routed)           0.257     0.977    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[4]
    SLICE_X35Y20         FDRE                                         r  f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         0.817     0.817    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  f1/u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    f1/u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  f1/u0/inst/clkout2_buf/O
                         net (fo=120, routed)         0.820     0.820    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X35Y20                                                      r  f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]/C
                         clock pessimism             -0.005     0.815    
    SLICE_X35Y20         FDRE (Hold_fdre_C_D)         0.066     0.881    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.881    
                         arrival time                           0.977    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_dcm_25m rise@0.000ns - clk_out2_dcm_25m rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.895%)  route 0.116ns (45.105%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         0.549     0.549    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.060    -0.512 r  f1/u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    f1/u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  f1/u0/inst/clkout2_buf/O
                         net (fo=120, routed)         0.560     0.560    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y17                                                      r  f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y17         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=1, routed)           0.116     0.816    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X49Y17         FDRE                                         r  f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         0.817     0.817    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  f1/u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    f1/u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  f1/u0/inst/clkout2_buf/O
                         net (fo=120, routed)         0.828     0.828    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y17                                                      r  f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.255     0.573    
    SLICE_X49Y17         FDRE (Hold_fdre_C_D)         0.070     0.643    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.643    
                         arrival time                           0.816    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_dcm_25m rise@0.000ns - clk_out2_dcm_25m rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.141ns (51.304%)  route 0.134ns (48.696%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         0.549     0.549    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.060    -0.512 r  f1/u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    f1/u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  f1/u0/inst/clkout2_buf/O
                         net (fo=120, routed)         0.566     0.566    f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y43                                                      r  f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDRE (Prop_fdre_C_Q)         0.141     0.707 r  f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/Q
                         net (fo=5, routed)           0.134     0.840    f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[3]
    SLICE_X48Y42         FDRE                                         r  f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         0.817     0.817    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  f1/u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    f1/u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  f1/u0/inst/clkout2_buf/O
                         net (fo=120, routed)         0.835     0.835    f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y42                                                      r  f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C
                         clock pessimism             -0.254     0.581    
    SLICE_X48Y42         FDRE (Hold_fdre_C_D)         0.071     0.652    f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.652    
                         arrival time                           0.840    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.210ns  (arrival time - required time)
  Source:                 f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_dcm_25m rise@0.000ns - clk_out2_dcm_25m rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.334%)  route 0.139ns (49.666%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.270ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         0.549     0.549    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.060    -0.512 r  f1/u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    f1/u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  f1/u0/inst/clkout2_buf/O
                         net (fo=120, routed)         0.565     0.565    f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y42                                                      r  f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=3, routed)           0.139     0.845    f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X49Y42         FDRE                                         r  f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         0.817     0.817    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  f1/u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    f1/u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  f1/u0/inst/clkout2_buf/O
                         net (fo=120, routed)         0.835     0.835    f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y42                                                      r  f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism             -0.270     0.565    
    SLICE_X49Y42         FDRE (Hold_fdre_C_D)         0.070     0.635    f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.635    
                         arrival time                           0.845    
  -------------------------------------------------------------------
                         slack                                  0.210    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_dcm_25m rise@0.000ns - clk_out2_dcm_25m rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.141ns (50.030%)  route 0.141ns (49.970%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         0.549     0.549    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.060    -0.512 r  f1/u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    f1/u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  f1/u0/inst/clkout2_buf/O
                         net (fo=120, routed)         0.560     0.560    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y17                                                      r  f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y17         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=3, routed)           0.141     0.841    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X48Y17         FDRE                                         r  f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         0.817     0.817    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  f1/u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    f1/u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  f1/u0/inst/clkout2_buf/O
                         net (fo=120, routed)         0.828     0.828    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y17                                                      r  f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism             -0.268     0.560    
    SLICE_X48Y17         FDRE (Hold_fdre_C_D)         0.070     0.630    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.630    
                         arrival time                           0.841    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_dcm_25m rise@0.000ns - clk_out2_dcm_25m rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.141ns (48.815%)  route 0.148ns (51.185%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         0.549     0.549    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.060    -0.512 r  f1/u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    f1/u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  f1/u0/inst/clkout2_buf/O
                         net (fo=120, routed)         0.565     0.565    f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y42                                                      r  f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=2, routed)           0.148     0.853    f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X48Y42         FDRE                                         r  f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         0.817     0.817    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  f1/u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    f1/u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  f1/u0/inst/clkout2_buf/O
                         net (fo=120, routed)         0.835     0.835    f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y42                                                      r  f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.257     0.578    
    SLICE_X48Y42         FDRE (Hold_fdre_C_D)         0.059     0.637    f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           0.853    
  -------------------------------------------------------------------
                         slack                                  0.217    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_dcm_25m rise@0.000ns - clk_out2_dcm_25m rise@0.000ns)
  Data Path Delay:        0.431ns  (logic 0.186ns (43.137%)  route 0.245ns (56.863%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.869ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         0.549     0.549    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.060    -0.512 r  f1/u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    f1/u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  f1/u0/inst/clkout2_buf/O
                         net (fo=120, routed)         0.560     0.560    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y17                                                      r  f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y17         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=4, routed)           0.093     0.793    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/pwropt_1
    SLICE_X48Y17         LUT4 (Prop_lut4_I2_O)        0.045     0.838 r  f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_gate_73/O
                         net (fo=1, routed)           0.152     0.991    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram_REGCEAREGCE_cooolgate_en_sig_29
    RAMB36_X1Y3          RAMB36E1                                     r  f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         0.817     0.817    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  f1/u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    f1/u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  f1/u0/inst/clkout2_buf/O
                         net (fo=120, routed)         0.869     0.869    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clka
    RAMB36_X1Y3                                                       r  f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.254     0.615    
    RAMB36_X1Y3          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                      0.069     0.684    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           0.991    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_dcm_25m rise@0.000ns - clk_out2_dcm_25m rise@0.000ns)
  Data Path Delay:        0.696ns  (logic 0.186ns (26.708%)  route 0.510ns (73.292%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         0.549     0.549    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.060    -0.512 r  f1/u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    f1/u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  f1/u0/inst/clkout2_buf/O
                         net (fo=120, routed)         0.566     0.566    f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y43                                                      r  f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y43         FDRE (Prop_fdre_C_Q)         0.141     0.707 f  f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=5, routed)           0.121     0.828    f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    SLICE_X49Y43         LUT2 (Prop_lut2_I1_O)        0.045     0.873 r  f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_REGCEAREGCE_cooolgate_en_gate_47/O
                         net (fo=4, routed)           0.389     1.262    f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/pwropt_1
    RAMB36_X1Y11         RAMB36E1                                     r  f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         0.817     0.817    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  f1/u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    f1/u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  f1/u0/inst/clkout2_buf/O
                         net (fo=120, routed)         0.875     0.875    f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y11                                                      r  f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.000     0.875    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_REGCEAREGCE)
                                                      0.069     0.944    f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -0.944    
                         arrival time                           1.262    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_dcm_25m rise@0.000ns - clk_out2_dcm_25m rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.141ns (35.221%)  route 0.259ns (64.779%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         0.549     0.549    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.060    -0.512 r  f1/u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    f1/u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  f1/u0/inst/clkout2_buf/O
                         net (fo=120, routed)         0.560     0.560    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y17                                                      r  f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y17         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=4, routed)           0.259     0.960    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X48Y17         FDRE                                         r  f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         0.817     0.817    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  f1/u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    f1/u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  f1/u0/inst/clkout2_buf/O
                         net (fo=120, routed)         0.828     0.828    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X48Y17                                                      r  f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism             -0.255     0.573    
    SLICE_X48Y17         FDRE (Hold_fdre_C_D)         0.066     0.639    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.639    
                         arrival time                           0.960    
  -------------------------------------------------------------------
                         slack                                  0.321    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_dcm_25m
Waveform:           { 0 5 }
Period:             10.000
Sources:            { f1/u0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                                                                                                                                                                                                                                                                            
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892     10.000  7.108    RAMB36_X1Y13     f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK                                                                                                                                
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892     10.000  7.108    RAMB36_X1Y14     f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK                                                                                                                                
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892     10.000  7.108    RAMB36_X2Y14     f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK                                                                                                                               
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892     10.000  7.108    RAMB36_X2Y15     f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK                                                                                                                               
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892     10.000  7.108    RAMB36_X2Y10     f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK                                                                                                                               
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892     10.000  7.108    RAMB36_X2Y11     f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK                                                                                                                               
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892     10.000  7.108    RAMB36_X1Y5      f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK                                                                                                                                
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892     10.000  7.108    RAMB36_X1Y6      f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK                                                                                                                                
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892     10.000  7.108    RAMB36_X2Y12     f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK                                                                                                                                
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892     10.000  7.108    RAMB36_X2Y13     f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK                                                                                                                                
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  f1/u0/inst/mmcm_adv_inst/CLKOUT1                                                                                                                                                                                                                                                               
Low Pulse Width   Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X48Y42     f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C                                                                                                                                  
Low Pulse Width   Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X49Y42     f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C                                                                                                                                  
Low Pulse Width   Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X48Y42     f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C                                                                                                                                  
Low Pulse Width   Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X48Y42     f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[3]/C                                                                                                                                  
Low Pulse Width   Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X49Y42     f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C                                                                                                                                                                     
Low Pulse Width   Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X49Y42     f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C                                                                                                                                                                     
Low Pulse Width   Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X48Y43     f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C                                                                                                                                                                     
Low Pulse Width   Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X48Y43     f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C                                                                                                                                                                     
Low Pulse Width   Slow    FDCE/C              n/a            0.500     5.000   4.500    SLICE_X47Y57     f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_1_cooolDelFlop/C     
Low Pulse Width   Fast    FDCE/C              n/a            0.500     5.000   4.500    SLICE_X47Y57     f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_1_cooolDelFlop/C     
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X48Y43     f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C                                                                                                                                                                     
High Pulse Width  Slow    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X48Y43     f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C                                                                                                                                                                     
High Pulse Width  Fast    FDCE/C              n/a            0.500     5.000   4.500    SLICE_X47Y57     f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_1_cooolDelFlop/C     
High Pulse Width  Slow    FDCE/C              n/a            0.500     5.000   4.500    SLICE_X54Y29     f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B_cooolgate_en_gate_10_cooolDelFlop/C  
High Pulse Width  Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X49Y17     f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C                                                                                                                                  
High Pulse Width  Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X48Y17     f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C                                                                                                                                  
High Pulse Width  Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X48Y17     f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C                                                                                                                                  
High Pulse Width  Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X48Y17     f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C                                                                                                                                                                     
High Pulse Width  Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X48Y17     f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C                                                                                                                                                                     
High Pulse Width  Fast    FDRE/C              n/a            0.500     5.000   4.500    SLICE_X49Y17     f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C                                                                                                                                                                     



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_dcm_25m
  To Clock:  clkfbout_dcm_25m

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_dcm_25m
Waveform:           { 0 5 }
Period:             10.000
Sources:            { f1/u0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin                                
Min Period  n/a     BUFG/I               n/a            2.155     10.000  7.845    BUFGCTRL_X0Y3    f1/u0/inst/clkf_buf/I              
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249     10.000  8.751    MMCME2_ADV_X1Y0  f1/u0/inst/mmcm_adv_inst/CLKFBIN   
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249     10.000  8.751    MMCME2_ADV_X1Y0  f1/u0/inst/mmcm_adv_inst/CLKFBOUT  
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   10.000  90.000   MMCME2_ADV_X1Y0  f1/u0/inst/mmcm_adv_inst/CLKFBIN   
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   10.000  203.360  MMCME2_ADV_X1Y0  f1/u0/inst/mmcm_adv_inst/CLKFBOUT  



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_dcm_25m
  To Clock:  clk_out1_dcm_25m

Setup :            0  Failing Endpoints,  Worst Slack        4.191ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.191ns  (required time - arrival time)
  Source:                 f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/vga_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_dcm_25m rise@40.000ns - clk_out2_dcm_25m rise@30.000ns)
  Data Path Delay:        5.384ns  (logic 2.113ns (39.243%)  route 3.271ns (60.757%))
  Logic Levels:           4  (LUT3=1 LUT5=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.241ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 41.450 - 40.000 ) 
    Source Clock Delay      (SCD):    1.606ns = ( 31.606 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dcm_25m rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    30.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         1.575    31.575    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    28.243 r  f1/u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    29.904    f1/u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    30.000 r  f1/u0/inst/clkout2_buf/O
                         net (fo=120, routed)         1.606    31.606    f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clka
    RAMB36_X2Y6                                                       r  f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y6          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028    32.634 r  f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065    32.699    f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X2Y7          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425    33.124 f  f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           1.321    34.446    f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/n_35_DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
    SLICE_X48Y41         LUT3 (Prop_lut3_I0_O)        0.124    34.570 f  f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/douta[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    34.570    f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/I7
    SLICE_X48Y41         MUXF7 (Prop_muxf7_I0_O)      0.238    34.808 f  f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[2]_INST_0/O
                         net (fo=1, routed)           1.885    36.692    f1/u2/douta[2]
    SLICE_X11Y41         LUT5 (Prop_lut5_I2_O)        0.298    36.990 r  f1/u2/vga_data[2]_i_1/O
                         net (fo=1, routed)           0.000    36.990    f1/n_10_u2
    SLICE_X11Y41         FDRE                                         r  f1/vga_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         1.457    41.457    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  f1/u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    f1/u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  f1/u0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.450    41.450    f1/pclk
    SLICE_X11Y41                                                      r  f1/vga_data_reg[2]/C
                         clock pessimism             -0.085    41.365    
                         clock uncertainty           -0.215    41.151    
    SLICE_X11Y41         FDRE (Setup_fdre_C_D)        0.031    41.182    f1/vga_data_reg[2]
  -------------------------------------------------------------------
                         required time                         41.182    
                         arrival time                         -36.990    
  -------------------------------------------------------------------
                         slack                                  4.191    

Slack (MET) :             4.250ns  (required time - arrival time)
  Source:                 f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/vga_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_dcm_25m rise@40.000ns - clk_out2_dcm_25m rise@30.000ns)
  Data Path Delay:        5.317ns  (logic 1.254ns (23.583%)  route 4.063ns (76.417%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 41.450 - 40.000 ) 
    Source Clock Delay      (SCD):    1.612ns = ( 31.612 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dcm_25m rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    30.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         1.575    31.575    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    28.243 r  f1/u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    29.904    f1/u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    30.000 r  f1/u0/inst/clkout2_buf/O
                         net (fo=120, routed)         1.612    31.612    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y1                                                       r  f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y1          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.882    32.494 f  f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/DOADO[0]
                         net (fo=1, routed)           1.552    34.046    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/I6[0]
    SLICE_X48Y17         LUT6 (Prop_lut6_I1_O)        0.124    34.170 f  f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0_i_1/O
                         net (fo=1, routed)           1.426    35.596    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/n_0_douta[1]_INST_0_i_1
    SLICE_X13Y20         LUT5 (Prop_lut5_I0_O)        0.124    35.720 f  f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[1]_INST_0/O
                         net (fo=1, routed)           1.085    36.805    f1/u2/I6[1]
    SLICE_X11Y41         LUT5 (Prop_lut5_I3_O)        0.124    36.929 r  f1/u2/vga_data[1]_i_1/O
                         net (fo=1, routed)           0.000    36.929    f1/n_11_u2
    SLICE_X11Y41         FDRE                                         r  f1/vga_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         1.457    41.457    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  f1/u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    f1/u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  f1/u0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.450    41.450    f1/pclk
    SLICE_X11Y41                                                      r  f1/vga_data_reg[1]/C
                         clock pessimism             -0.085    41.365    
                         clock uncertainty           -0.215    41.151    
    SLICE_X11Y41         FDRE (Setup_fdre_C_D)        0.029    41.180    f1/vga_data_reg[1]
  -------------------------------------------------------------------
                         required time                         41.180    
                         arrival time                         -36.929    
  -------------------------------------------------------------------
                         slack                                  4.250    

Slack (MET) :             4.332ns  (required time - arrival time)
  Source:                 f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/vga_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_dcm_25m rise@40.000ns - clk_out2_dcm_25m rise@30.000ns)
  Data Path Delay:        5.266ns  (logic 2.113ns (40.125%)  route 3.153ns (59.875%))
  Logic Levels:           4  (LUT3=1 LUT5=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.218ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 41.450 - 40.000 ) 
    Source Clock Delay      (SCD):    1.583ns = ( 31.583 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dcm_25m rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    30.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         1.575    31.575    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    28.243 r  f1/u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    29.904    f1/u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    30.000 r  f1/u0/inst/clkout2_buf/O
                         net (fo=120, routed)         1.583    31.583    f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X2Y14                                                      r  f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X2Y14         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028    32.611 r  f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065    32.677    f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X2Y15         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425    33.102 f  f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           1.642    34.744    f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DOUTA[0]
    SLICE_X48Y42         LUT3 (Prop_lut3_I2_O)        0.124    34.868 f  f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/douta[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    34.868    f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/I6
    SLICE_X48Y42         MUXF7 (Prop_muxf7_I0_O)      0.238    35.106 f  f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           1.446    36.551    f1/u2/douta[3]
    SLICE_X11Y41         LUT5 (Prop_lut5_I2_O)        0.298    36.849 r  f1/u2/vga_data[3]_i_2/O
                         net (fo=1, routed)           0.000    36.849    f1/n_9_u2
    SLICE_X11Y41         FDRE                                         r  f1/vga_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         1.457    41.457    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  f1/u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    f1/u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  f1/u0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.450    41.450    f1/pclk
    SLICE_X11Y41                                                      r  f1/vga_data_reg[3]/C
                         clock pessimism             -0.085    41.365    
                         clock uncertainty           -0.215    41.151    
    SLICE_X11Y41         FDRE (Setup_fdre_C_D)        0.031    41.182    f1/vga_data_reg[3]
  -------------------------------------------------------------------
                         required time                         41.182    
                         arrival time                         -36.849    
  -------------------------------------------------------------------
                         slack                                  4.332    

Slack (MET) :             4.465ns  (required time - arrival time)
  Source:                 f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/vga_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_dcm_25m rise@40.000ns - clk_out2_dcm_25m rise@30.000ns)
  Data Path Delay:        5.174ns  (logic 2.088ns (40.360%)  route 3.086ns (59.640%))
  Logic Levels:           4  (LUT3=1 LUT5=1 MUXF7=1 RAMB36E1=1)
  Clock Path Skew:        -0.224ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.450ns = ( 41.450 - 40.000 ) 
    Source Clock Delay      (SCD):    1.589ns = ( 31.589 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dcm_25m rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    30.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         1.575    31.575    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    28.243 r  f1/u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    29.904    f1/u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    30.000 r  f1/u0/inst/clkout2_buf/O
                         net (fo=120, routed)         1.589    31.589    f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y13                                                      r  f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y13         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      1.028    32.617 r  f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CASCADEOUTA
                         net (fo=1, routed)           0.065    32.683    f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/CASCADEINA
    RAMB36_X1Y14         RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425    33.108 f  f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           1.788    34.896    f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DOUTA[0]
    SLICE_X48Y42         LUT3 (Prop_lut3_I2_O)        0.124    35.020 f  f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/douta[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    35.020    f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/I9
    SLICE_X48Y42         MUXF7 (Prop_muxf7_I0_O)      0.212    35.232 f  f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           1.232    36.464    f1/u2/douta[0]
    SLICE_X10Y41         LUT5 (Prop_lut5_I2_O)        0.299    36.763 r  f1/u2/vga_data[0]_i_1/O
                         net (fo=1, routed)           0.000    36.763    f1/n_12_u2
    SLICE_X10Y41         FDRE                                         r  f1/vga_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         1.457    41.457    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  f1/u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    f1/u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  f1/u0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.450    41.450    f1/pclk
    SLICE_X10Y41                                                      r  f1/vga_data_reg[0]/C
                         clock pessimism             -0.085    41.365    
                         clock uncertainty           -0.215    41.151    
    SLICE_X10Y41         FDRE (Setup_fdre_C_D)        0.077    41.228    f1/vga_data_reg[0]
  -------------------------------------------------------------------
                         required time                         41.228    
                         arrival time                         -36.763    
  -------------------------------------------------------------------
                         slack                                  4.465    

Slack (MET) :             6.788ns  (required time - arrival time)
  Source:                 f1/u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/vga_data1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_dcm_25m rise@40.000ns - clk_out2_dcm_25m rise@30.000ns)
  Data Path Delay:        2.780ns  (logic 1.006ns (36.184%)  route 1.774ns (63.816%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 41.449 - 40.000 ) 
    Source Clock Delay      (SCD):    1.612ns = ( 31.612 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dcm_25m rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    30.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         1.575    31.575    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    28.243 r  f1/u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    29.904    f1/u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    30.000 r  f1/u0/inst/clkout2_buf/O
                         net (fo=120, routed)         1.612    31.612    f1/u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y16                                                      r  f1/u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.882    32.494 f  f1/u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[1]
                         net (fo=1, routed)           1.774    34.268    f1/douta2[1]
    SLICE_X9Y41          LUT1 (Prop_lut1_I0_O)        0.124    34.392 r  f1/vga_data1[1]_i_1/O
                         net (fo=1, routed)           0.000    34.392    f1/n_0_vga_data1[1]_i_1
    SLICE_X9Y41          FDRE                                         r  f1/vga_data1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         1.457    41.457    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  f1/u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    f1/u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  f1/u0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.449    41.449    f1/pclk
    SLICE_X9Y41                                                       r  f1/vga_data1_reg[1]/C
                         clock pessimism             -0.085    41.364    
                         clock uncertainty           -0.215    41.150    
    SLICE_X9Y41          FDRE (Setup_fdre_C_D)        0.031    41.181    f1/vga_data1_reg[1]
  -------------------------------------------------------------------
                         required time                         41.181    
                         arrival time                         -34.392    
  -------------------------------------------------------------------
                         slack                                  6.788    

Slack (MET) :             6.867ns  (required time - arrival time)
  Source:                 f1/u9/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/vga_data2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_dcm_25m rise@40.000ns - clk_out2_dcm_25m rise@30.000ns)
  Data Path Delay:        2.702ns  (logic 1.006ns (37.228%)  route 1.696ns (62.772%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.247ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 41.451 - 40.000 ) 
    Source Clock Delay      (SCD):    1.613ns = ( 31.613 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dcm_25m rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    30.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         1.575    31.575    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    28.243 r  f1/u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    29.904    f1/u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    30.000 r  f1/u0/inst/clkout2_buf/O
                         net (fo=120, routed)         1.613    31.613    f1/u9/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y18                                                      r  f1/u9/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      0.882    32.495 f  f1/u9/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[3]
                         net (fo=1, routed)           1.696    34.191    f1/u2/I18[3]
    SLICE_X9Y47          LUT5 (Prop_lut5_I2_O)        0.124    34.315 r  f1/u2/vga_data2[3]_i_2/O
                         net (fo=1, routed)           0.000    34.315    f1/n_67_u2
    SLICE_X9Y47          FDRE                                         r  f1/vga_data2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         1.457    41.457    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  f1/u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    f1/u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  f1/u0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.451    41.451    f1/pclk
    SLICE_X9Y47                                                       r  f1/vga_data2_reg[3]/C
                         clock pessimism             -0.085    41.366    
                         clock uncertainty           -0.215    41.152    
    SLICE_X9Y47          FDRE (Setup_fdre_C_D)        0.031    41.183    f1/vga_data2_reg[3]
  -------------------------------------------------------------------
                         required time                         41.183    
                         arrival time                         -34.315    
  -------------------------------------------------------------------
                         slack                                  6.867    

Slack (MET) :             6.911ns  (required time - arrival time)
  Source:                 f1/u8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/vga_data2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_dcm_25m rise@40.000ns - clk_out2_dcm_25m rise@30.000ns)
  Data Path Delay:        2.673ns  (logic 1.006ns (37.634%)  route 1.667ns (62.366%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.233ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.451ns = ( 41.451 - 40.000 ) 
    Source Clock Delay      (SCD):    1.599ns = ( 31.599 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dcm_25m rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    30.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         1.575    31.575    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    28.243 r  f1/u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    29.904    f1/u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    30.000 r  f1/u0/inst/clkout2_buf/O
                         net (fo=120, routed)         1.599    31.599    f1/u8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y20                                                      r  f1/u8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882    32.481 f  f1/u8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           1.667    34.149    f1/u2/I17[0]
    SLICE_X9Y47          LUT5 (Prop_lut5_I0_O)        0.124    34.273 r  f1/u2/vga_data2[0]_i_1/O
                         net (fo=1, routed)           0.000    34.273    f1/n_70_u2
    SLICE_X9Y47          FDRE                                         r  f1/vga_data2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         1.457    41.457    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  f1/u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    f1/u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  f1/u0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.451    41.451    f1/pclk
    SLICE_X9Y47                                                       r  f1/vga_data2_reg[0]/C
                         clock pessimism             -0.085    41.366    
                         clock uncertainty           -0.215    41.152    
    SLICE_X9Y47          FDRE (Setup_fdre_C_D)        0.032    41.184    f1/vga_data2_reg[0]
  -------------------------------------------------------------------
                         required time                         41.184    
                         arrival time                         -34.273    
  -------------------------------------------------------------------
                         slack                                  6.911    

Slack (MET) :             6.981ns  (required time - arrival time)
  Source:                 f1/u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/vga_data1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_dcm_25m rise@40.000ns - clk_out2_dcm_25m rise@30.000ns)
  Data Path Delay:        2.589ns  (logic 1.006ns (38.859%)  route 1.583ns (61.141%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 41.449 - 40.000 ) 
    Source Clock Delay      (SCD):    1.612ns = ( 31.612 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dcm_25m rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    30.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         1.575    31.575    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    28.243 r  f1/u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    29.904    f1/u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    30.000 r  f1/u0/inst/clkout2_buf/O
                         net (fo=120, routed)         1.612    31.612    f1/u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y16                                                      r  f1/u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.882    32.494 f  f1/u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           1.583    34.077    f1/douta2[0]
    SLICE_X9Y41          LUT1 (Prop_lut1_I0_O)        0.124    34.201 r  f1/vga_data1[0]_i_1/O
                         net (fo=1, routed)           0.000    34.201    f1/n_0_vga_data1[0]_i_1
    SLICE_X9Y41          FDRE                                         r  f1/vga_data1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         1.457    41.457    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  f1/u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    f1/u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  f1/u0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.449    41.449    f1/pclk
    SLICE_X9Y41                                                       r  f1/vga_data1_reg[0]/C
                         clock pessimism             -0.085    41.364    
                         clock uncertainty           -0.215    41.150    
    SLICE_X9Y41          FDRE (Setup_fdre_C_D)        0.032    41.182    f1/vga_data1_reg[0]
  -------------------------------------------------------------------
                         required time                         41.182    
                         arrival time                         -34.201    
  -------------------------------------------------------------------
                         slack                                  6.981    

Slack (MET) :             6.997ns  (required time - arrival time)
  Source:                 f1/u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/vga_data1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_dcm_25m rise@40.000ns - clk_out2_dcm_25m rise@30.000ns)
  Data Path Delay:        2.571ns  (logic 1.006ns (39.125%)  route 1.565ns (60.875%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 41.449 - 40.000 ) 
    Source Clock Delay      (SCD):    1.612ns = ( 31.612 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dcm_25m rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    30.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         1.575    31.575    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    28.243 r  f1/u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    29.904    f1/u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    30.000 r  f1/u0/inst/clkout2_buf/O
                         net (fo=120, routed)         1.612    31.612    f1/u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y16                                                      r  f1/u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      0.882    32.494 f  f1/u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[8]
                         net (fo=1, routed)           1.565    34.059    f1/douta2[2]
    SLICE_X9Y41          LUT1 (Prop_lut1_I0_O)        0.124    34.183 r  f1/vga_data1[2]_i_1/O
                         net (fo=1, routed)           0.000    34.183    f1/n_0_vga_data1[2]_i_1
    SLICE_X9Y41          FDRE                                         r  f1/vga_data1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         1.457    41.457    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  f1/u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    f1/u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  f1/u0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.449    41.449    f1/pclk
    SLICE_X9Y41                                                       r  f1/vga_data1_reg[2]/C
                         clock pessimism             -0.085    41.364    
                         clock uncertainty           -0.215    41.150    
    SLICE_X9Y41          FDRE (Setup_fdre_C_D)        0.031    41.181    f1/vga_data1_reg[2]
  -------------------------------------------------------------------
                         required time                         41.181    
                         arrival time                         -34.183    
  -------------------------------------------------------------------
                         slack                                  6.997    

Slack (MET) :             7.001ns  (required time - arrival time)
  Source:                 f1/u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/vga_data1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_dcm_25m rise@40.000ns - clk_out2_dcm_25m rise@30.000ns)
  Data Path Delay:        2.567ns  (logic 1.006ns (39.186%)  route 1.561ns (60.814%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.248ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.449ns = ( 41.449 - 40.000 ) 
    Source Clock Delay      (SCD):    1.612ns = ( 31.612 - 30.000 ) 
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dcm_25m rise edge)
                                                     30.000    30.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    30.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         1.575    31.575    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.333    28.243 r  f1/u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.661    29.904    f1/u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096    30.000 r  f1/u0/inst/clkout2_buf/O
                         net (fo=120, routed)         1.612    31.612    f1/u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y16                                                      r  f1/u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      0.882    32.494 f  f1/u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[9]
                         net (fo=1, routed)           1.561    34.055    f1/douta2[3]
    SLICE_X9Y42          LUT1 (Prop_lut1_I0_O)        0.124    34.179 r  f1/vga_data1[3]_i_3/O
                         net (fo=1, routed)           0.000    34.179    f1/n_0_vga_data1[3]_i_3
    SLICE_X9Y42          FDRE                                         r  f1/vga_data1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         1.457    41.457    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  f1/u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    f1/u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  f1/u0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.449    41.449    f1/pclk
    SLICE_X9Y42                                                       r  f1/vga_data1_reg[3]/C
                         clock pessimism             -0.085    41.364    
                         clock uncertainty           -0.215    41.150    
    SLICE_X9Y42          FDRE (Setup_fdre_C_D)        0.031    41.181    f1/vga_data1_reg[3]
  -------------------------------------------------------------------
                         required time                         41.181    
                         arrival time                         -34.179    
  -------------------------------------------------------------------
                         slack                                  7.001    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 f1/u8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/vga_data2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm_25m rise@0.000ns - clk_out2_dcm_25m rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.249ns (33.183%)  route 0.501ns (66.817%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         0.549     0.549    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.060    -0.512 r  f1/u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    f1/u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  f1/u0/inst/clkout2_buf/O
                         net (fo=120, routed)         0.600     0.600    f1/u8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y20                                                      r  f1/u8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.204     0.804 f  f1/u8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[1]
                         net (fo=1, routed)           0.501     1.305    f1/u2/I17[1]
    SLICE_X9Y47          LUT5 (Prop_lut5_I0_O)        0.045     1.350 r  f1/u2/vga_data2[1]_i_1/O
                         net (fo=1, routed)           0.000     1.350    f1/n_69_u2
    SLICE_X9Y47          FDRE                                         r  f1/vga_data2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         0.817     0.817    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  f1/u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    f1/u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  f1/u0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.837     0.837    f1/pclk
    SLICE_X9Y47                                                       r  f1/vga_data2_reg[1]/C
                         clock pessimism              0.047     0.883    
                         clock uncertainty            0.215     1.098    
    SLICE_X9Y47          FDRE (Hold_fdre_C_D)         0.091     1.189    f1/vga_data2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.189    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/vga_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm_25m rise@0.000ns - clk_out2_dcm_25m rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.294ns (37.997%)  route 0.480ns (62.003%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.281ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         0.549     0.549    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.060    -0.512 r  f1/u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    f1/u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  f1/u0/inst/clkout2_buf/O
                         net (fo=120, routed)         0.600     0.600    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X0Y7                                                       r  f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X0Y7          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      0.204     0.804 f  f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/DOADO[0]
                         net (fo=1, routed)           0.375     1.179    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/I12[0]
    SLICE_X11Y40         LUT5 (Prop_lut5_I4_O)        0.045     1.224 f  f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[3]_INST_0/O
                         net (fo=1, routed)           0.105     1.329    f1/u2/I6[3]
    SLICE_X11Y41         LUT5 (Prop_lut5_I3_O)        0.045     1.374 r  f1/u2/vga_data[3]_i_2/O
                         net (fo=1, routed)           0.000     1.374    f1/n_9_u2
    SLICE_X11Y41         FDRE                                         r  f1/vga_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         0.817     0.817    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  f1/u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    f1/u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  f1/u0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.835     0.835    f1/pclk
    SLICE_X11Y41                                                      r  f1/vga_data_reg[3]/C
                         clock pessimism              0.047     0.881    
                         clock uncertainty            0.215     1.096    
    SLICE_X11Y41         FDRE (Hold_fdre_C_D)         0.092     1.188    f1/vga_data_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.374    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 f1/u7/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/vga_data2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm_25m rise@0.000ns - clk_out2_dcm_25m rise@0.000ns)
  Data Path Delay:        0.804ns  (logic 0.249ns (30.975%)  route 0.555ns (69.024%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.599ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         0.549     0.549    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.060    -0.512 r  f1/u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    f1/u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  f1/u0/inst/clkout2_buf/O
                         net (fo=120, routed)         0.599     0.599    f1/u7/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y22                                                      r  f1/u7/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[3])
                                                      0.204     0.803 f  f1/u7/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[3]
                         net (fo=1, routed)           0.555     1.358    f1/u2/I19[3]
    SLICE_X9Y47          LUT5 (Prop_lut5_I3_O)        0.045     1.403 r  f1/u2/vga_data2[3]_i_2/O
                         net (fo=1, routed)           0.000     1.403    f1/n_67_u2
    SLICE_X9Y47          FDRE                                         r  f1/vga_data2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         0.817     0.817    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  f1/u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    f1/u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  f1/u0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.837     0.837    f1/pclk
    SLICE_X9Y47                                                       r  f1/vga_data2_reg[3]/C
                         clock pessimism              0.047     0.883    
                         clock uncertainty            0.215     1.098    
    SLICE_X9Y47          FDRE (Hold_fdre_C_D)         0.092     1.190    f1/vga_data2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                           1.403    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 f1/u9/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/vga_data2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm_25m rise@0.000ns - clk_out2_dcm_25m rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.249ns (30.798%)  route 0.559ns (69.202%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.280ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.603ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         0.549     0.549    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.060    -0.512 r  f1/u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    f1/u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  f1/u0/inst/clkout2_buf/O
                         net (fo=120, routed)         0.603     0.603    f1/u9/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y18                                                      r  f1/u9/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y18         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      0.204     0.807 f  f1/u9/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[2]
                         net (fo=1, routed)           0.559     1.366    f1/u2/I18[2]
    SLICE_X9Y47          LUT5 (Prop_lut5_I2_O)        0.045     1.411 r  f1/u2/vga_data2[2]_i_1/O
                         net (fo=1, routed)           0.000     1.411    f1/n_68_u2
    SLICE_X9Y47          FDRE                                         r  f1/vga_data2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         0.817     0.817    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  f1/u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    f1/u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  f1/u0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.837     0.837    f1/pclk
    SLICE_X9Y47                                                       r  f1/vga_data2_reg[2]/C
                         clock pessimism              0.047     0.883    
                         clock uncertainty            0.215     1.098    
    SLICE_X9Y47          FDRE (Hold_fdre_C_D)         0.092     1.190    f1/vga_data2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 f1/u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/vga_data1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm_25m rise@0.000ns - clk_out2_dcm_25m rise@0.000ns)
  Data Path Delay:        0.825ns  (logic 0.249ns (30.187%)  route 0.576ns (69.813%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         0.549     0.549    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.060    -0.512 r  f1/u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    f1/u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  f1/u0/inst/clkout2_buf/O
                         net (fo=120, routed)         0.602     0.602    f1/u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y16                                                      r  f1/u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.204     0.806 f  f1/u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           0.576     1.382    f1/douta2[0]
    SLICE_X9Y41          LUT1 (Prop_lut1_I0_O)        0.045     1.427 r  f1/vga_data1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.427    f1/n_0_vga_data1[0]_i_1
    SLICE_X9Y41          FDRE                                         r  f1/vga_data1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         0.817     0.817    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  f1/u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    f1/u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  f1/u0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.835     0.835    f1/pclk
    SLICE_X9Y41                                                       r  f1/vga_data1_reg[0]/C
                         clock pessimism              0.047     0.881    
                         clock uncertainty            0.215     1.096    
    SLICE_X9Y41          FDRE (Hold_fdre_C_D)         0.092     1.188    f1/vga_data1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.427    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 f1/u8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/vga_data2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm_25m rise@0.000ns - clk_out2_dcm_25m rise@0.000ns)
  Data Path Delay:        0.894ns  (logic 0.249ns (27.849%)  route 0.645ns (72.151%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.283ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.837ns
    Source Clock Delay      (SCD):    0.600ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         0.549     0.549    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.060    -0.512 r  f1/u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    f1/u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  f1/u0/inst/clkout2_buf/O
                         net (fo=120, routed)         0.600     0.600    f1/u8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y20                                                      r  f1/u8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y20         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[0])
                                                      0.204     0.804 f  f1/u8/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[0]
                         net (fo=1, routed)           0.645     1.449    f1/u2/I17[0]
    SLICE_X9Y47          LUT5 (Prop_lut5_I0_O)        0.045     1.494 r  f1/u2/vga_data2[0]_i_1/O
                         net (fo=1, routed)           0.000     1.494    f1/n_70_u2
    SLICE_X9Y47          FDRE                                         r  f1/vga_data2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         0.817     0.817    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  f1/u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    f1/u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  f1/u0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.837     0.837    f1/pclk
    SLICE_X9Y47                                                       r  f1/vga_data2_reg[0]/C
                         clock pessimism              0.047     0.883    
                         clock uncertainty            0.215     1.098    
    SLICE_X9Y47          FDRE (Hold_fdre_C_D)         0.092     1.190    f1/vga_data2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.190    
                         arrival time                           1.494    
  -------------------------------------------------------------------
                         slack                                  0.304    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 f1/u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/vga_data1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm_25m rise@0.000ns - clk_out2_dcm_25m rise@0.000ns)
  Data Path Delay:        0.929ns  (logic 0.249ns (26.797%)  route 0.680ns (73.203%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         0.549     0.549    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.060    -0.512 r  f1/u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    f1/u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  f1/u0/inst/clkout2_buf/O
                         net (fo=120, routed)         0.602     0.602    f1/u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y16                                                      r  f1/u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[9])
                                                      0.204     0.806 f  f1/u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[9]
                         net (fo=1, routed)           0.680     1.486    f1/douta2[3]
    SLICE_X9Y42          LUT1 (Prop_lut1_I0_O)        0.045     1.531 r  f1/vga_data1[3]_i_3/O
                         net (fo=1, routed)           0.000     1.531    f1/n_0_vga_data1[3]_i_3
    SLICE_X9Y42          FDRE                                         r  f1/vga_data1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         0.817     0.817    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  f1/u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    f1/u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  f1/u0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.835     0.835    f1/pclk
    SLICE_X9Y42                                                       r  f1/vga_data1_reg[3]/C
                         clock pessimism              0.047     0.881    
                         clock uncertainty            0.215     1.096    
    SLICE_X9Y42          FDRE (Hold_fdre_C_D)         0.092     1.188    f1/vga_data1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 f1/u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/vga_data1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm_25m rise@0.000ns - clk_out2_dcm_25m rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.249ns (26.711%)  route 0.683ns (73.289%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         0.549     0.549    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.060    -0.512 r  f1/u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    f1/u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  f1/u0/inst/clkout2_buf/O
                         net (fo=120, routed)         0.602     0.602    f1/u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y16                                                      r  f1/u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[8])
                                                      0.204     0.806 f  f1/u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[8]
                         net (fo=1, routed)           0.683     1.489    f1/douta2[2]
    SLICE_X9Y41          LUT1 (Prop_lut1_I0_O)        0.045     1.534 r  f1/vga_data1[2]_i_1/O
                         net (fo=1, routed)           0.000     1.534    f1/n_0_vga_data1[2]_i_1
    SLICE_X9Y41          FDRE                                         r  f1/vga_data1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         0.817     0.817    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  f1/u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    f1/u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  f1/u0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.835     0.835    f1/pclk
    SLICE_X9Y41                                                       r  f1/vga_data1_reg[2]/C
                         clock pessimism              0.047     0.881    
                         clock uncertainty            0.215     1.096    
    SLICE_X9Y41          FDRE (Hold_fdre_C_D)         0.092     1.188    f1/vga_data1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.534    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 f1/u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/vga_data1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm_25m rise@0.000ns - clk_out2_dcm_25m rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 0.249ns (24.895%)  route 0.751ns (75.105%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.602ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         0.549     0.549    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.060    -0.512 r  f1/u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    f1/u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  f1/u0/inst/clkout2_buf/O
                         net (fo=120, routed)         0.602     0.602    f1/u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y16                                                      r  f1/u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y16         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      0.204     0.806 f  f1/u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/DOADO[1]
                         net (fo=1, routed)           0.751     1.557    f1/douta2[1]
    SLICE_X9Y41          LUT1 (Prop_lut1_I0_O)        0.045     1.602 r  f1/vga_data1[1]_i_1/O
                         net (fo=1, routed)           0.000     1.602    f1/n_0_vga_data1[1]_i_1
    SLICE_X9Y41          FDRE                                         r  f1/vga_data1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         0.817     0.817    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  f1/u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    f1/u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  f1/u0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.835     0.835    f1/pclk
    SLICE_X9Y41                                                       r  f1/vga_data1_reg[1]/C
                         clock pessimism              0.047     0.881    
                         clock uncertainty            0.215     1.096    
    SLICE_X9Y41          FDRE (Hold_fdre_C_D)         0.092     1.188    f1/vga_data1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.188    
                         arrival time                           1.602    
  -------------------------------------------------------------------
                         slack                                  0.414    

Slack (MET) :             0.431ns  (arrival time - required time)
  Source:                 f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            f1/vga_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_dcm_25m rise@0.000ns - clk_out2_dcm_25m rise@0.000ns)
  Data Path Delay:        1.082ns  (logic 0.359ns (33.172%)  route 0.723ns (66.828%))
  Logic Levels:           3  (LUT5=2 MUXF7=1)
  Clock Path Skew:        0.317ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.835ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         0.549     0.549    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.060    -0.512 r  f1/u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.486    -0.026    f1/u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.000 r  f1/u0/inst/clkout2_buf/O
                         net (fo=120, routed)         0.565     0.565    f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X49Y42                                                      r  f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y42         FDRE (Prop_fdre_C_Q)         0.141     0.706 r  f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/Q
                         net (fo=4, routed)           0.131     0.837    f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_d1[1]
    SLICE_X48Y42         LUT5 (Prop_lut5_I1_O)        0.045     0.882 f  f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0_i_2/O
                         net (fo=1, routed)           0.000     0.882    f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/n_0_douta[0]_INST_0_i_2
    SLICE_X48Y42         MUXF7 (Prop_muxf7_I1_O)      0.065     0.947 f  f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/douta[0]_INST_0/O
                         net (fo=1, routed)           0.592     1.539    f1/u2/douta[0]
    SLICE_X10Y41         LUT5 (Prop_lut5_I2_O)        0.108     1.647 r  f1/u2/vga_data[0]_i_1/O
                         net (fo=1, routed)           0.000     1.647    f1/n_12_u2
    SLICE_X10Y41         FDRE                                         r  f1/vga_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         0.817     0.817    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  f1/u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    f1/u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  f1/u0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.835     0.835    f1/pclk
    SLICE_X10Y41                                                      r  f1/vga_data_reg[0]/C
                         clock pessimism              0.047     0.881    
                         clock uncertainty            0.215     1.096    
    SLICE_X10Y41         FDRE (Hold_fdre_C_D)         0.120     1.216    f1/vga_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.216    
                         arrival time                           1.647    
  -------------------------------------------------------------------
                         slack                                  0.431    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_dcm_25m
  To Clock:  clk_out2_dcm_25m

Setup :            0  Failing Endpoints,  Worst Slack        2.807ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.029ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.807ns  (required time - arrival time)
  Source:                 f1/rom_addr1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_dcm_25m rise@10.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        6.240ns  (logic 0.456ns (7.307%)  route 5.784ns (92.693%))
  Logic Levels:           0  
  Clock Path Skew:        -0.172ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 11.474 - 10.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         1.575     1.575    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  f1/u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    f1/u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  f1/u0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.560     1.560    f1/pclk
    SLICE_X11Y32                                                      r  f1/rom_addr1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.456     2.016 r  f1/rom_addr1_reg[8]/Q
                         net (fo=24, routed)          5.784     7.801    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y17         RAMB36E1                                     r  f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dcm_25m rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         1.457    11.457    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  f1/u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    f1/u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  f1/u0/inst/clkout2_buf/O
                         net (fo=120, routed)         1.474    11.474    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X0Y17                                                      r  f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.085    11.389    
                         clock uncertainty           -0.215    11.174    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    10.608    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         10.608    
                         arrival time                          -7.801    
  -------------------------------------------------------------------
                         slack                                  2.807    

Slack (MET) :             3.059ns  (required time - arrival time)
  Source:                 f1/rom_addr1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_dcm_25m rise@10.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        5.992ns  (logic 0.456ns (7.611%)  route 5.536ns (92.389%))
  Logic Levels:           0  
  Clock Path Skew:        -0.169ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 11.474 - 10.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         1.575     1.575    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  f1/u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    f1/u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  f1/u0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.557     1.557    f1/pclk
    SLICE_X11Y30                                                      r  f1/rom_addr1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE (Prop_fdre_C_Q)         0.456     2.013 r  f1/rom_addr1_reg[3]/Q
                         net (fo=24, routed)          5.536     7.549    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y17         RAMB36E1                                     r  f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dcm_25m rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         1.457    11.457    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  f1/u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    f1/u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  f1/u0/inst/clkout2_buf/O
                         net (fo=120, routed)         1.474    11.474    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X0Y17                                                      r  f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.085    11.389    
                         clock uncertainty           -0.215    11.174    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    10.608    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         10.608    
                         arrival time                          -7.549    
  -------------------------------------------------------------------
                         slack                                  3.059    

Slack (MET) :             3.084ns  (required time - arrival time)
  Source:                 f1/rom_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_dcm_25m rise@10.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        5.961ns  (logic 0.518ns (8.690%)  route 5.443ns (91.310%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.468ns = ( 11.468 - 10.000 ) 
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         1.575     1.575    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  f1/u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    f1/u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  f1/u0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.558     1.558    f1/pclk
    SLICE_X12Y51                                                      r  f1/rom_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y51         FDRE (Prop_fdre_C_Q)         0.518     2.076 r  f1/rom_addr_reg[5]/Q
                         net (fo=23, routed)          5.443     7.519    f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[5]
    RAMB36_X2Y15         RAMB36E1                                     r  f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dcm_25m rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         1.457    11.457    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  f1/u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    f1/u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  f1/u0/inst/clkout2_buf/O
                         net (fo=120, routed)         1.468    11.468    f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X2Y15                                                      r  f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.085    11.383    
                         clock uncertainty           -0.215    11.168    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    10.602    f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         10.602    
                         arrival time                          -7.519    
  -------------------------------------------------------------------
                         slack                                  3.084    

Slack (MET) :             3.141ns  (required time - arrival time)
  Source:                 f1/rom_addr1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_dcm_25m rise@10.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        5.902ns  (logic 0.456ns (7.726%)  route 5.446ns (92.274%))
  Logic Levels:           0  
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 11.470 - 10.000 ) 
    Source Clock Delay      (SCD):    1.560ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         1.575     1.575    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  f1/u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    f1/u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  f1/u0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.560     1.560    f1/pclk
    SLICE_X11Y32                                                      r  f1/rom_addr1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y32         FDRE (Prop_fdre_C_Q)         0.456     2.016 r  f1/rom_addr1_reg[8]/Q
                         net (fo=24, routed)          5.446     7.463    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/addra[8]
    RAMB36_X0Y16         RAMB36E1                                     r  f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dcm_25m rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         1.457    11.457    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  f1/u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    f1/u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  f1/u0/inst/clkout2_buf/O
                         net (fo=120, routed)         1.470    11.470    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X0Y16                                                      r  f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.085    11.385    
                         clock uncertainty           -0.215    11.170    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.566    10.604    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         10.604    
                         arrival time                          -7.463    
  -------------------------------------------------------------------
                         slack                                  3.141    

Slack (MET) :             3.181ns  (required time - arrival time)
  Source:                 f1/rom_addr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_dcm_25m rise@10.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        5.863ns  (logic 0.518ns (8.835%)  route 5.345ns (91.165%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.468ns = ( 11.468 - 10.000 ) 
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         1.575     1.575    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  f1/u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    f1/u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  f1/u0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.558     1.558    f1/pclk
    SLICE_X12Y52                                                      r  f1/rom_addr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDRE (Prop_fdre_C_Q)         0.518     2.076 r  f1/rom_addr_reg[9]/Q
                         net (fo=23, routed)          5.345     7.421    f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[9]
    RAMB36_X2Y15         RAMB36E1                                     r  f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dcm_25m rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         1.457    11.457    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  f1/u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    f1/u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  f1/u0/inst/clkout2_buf/O
                         net (fo=120, routed)         1.468    11.468    f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X2Y15                                                      r  f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.085    11.383    
                         clock uncertainty           -0.215    11.168    
    RAMB36_X2Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                     -0.566    10.602    f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         10.602    
                         arrival time                          -7.421    
  -------------------------------------------------------------------
                         slack                                  3.181    

Slack (MET) :             3.378ns  (required time - arrival time)
  Source:                 f1/rom_addr1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_dcm_25m rise@10.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        5.719ns  (logic 0.456ns (7.973%)  route 5.263ns (92.027%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.474ns = ( 11.474 - 10.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         1.575     1.575    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  f1/u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    f1/u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  f1/u0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.561     1.561    f1/pclk
    SLICE_X11Y33                                                      r  f1/rom_addr1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y33         FDRE (Prop_fdre_C_Q)         0.456     2.017 r  f1/rom_addr1_reg[15]/Q
                         net (fo=29, routed)          5.263     7.281    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/addra[15]
    RAMB36_X0Y17         RAMB36E1                                     r  f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dcm_25m rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         1.457    11.457    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  f1/u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    f1/u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  f1/u0/inst/clkout2_buf/O
                         net (fo=120, routed)         1.474    11.474    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X0Y17                                                      r  f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism             -0.085    11.389    
                         clock uncertainty           -0.215    11.174    
    RAMB36_X0Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    10.659    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         10.659    
                         arrival time                          -7.281    
  -------------------------------------------------------------------
                         slack                                  3.378    

Slack (MET) :             3.393ns  (required time - arrival time)
  Source:                 f1/rom_addr1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_dcm_25m rise@10.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        5.654ns  (logic 0.456ns (8.066%)  route 5.198ns (91.934%))
  Logic Levels:           0  
  Clock Path Skew:        -0.173ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 11.470 - 10.000 ) 
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         1.575     1.575    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  f1/u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    f1/u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  f1/u0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.557     1.557    f1/pclk
    SLICE_X11Y30                                                      r  f1/rom_addr1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE (Prop_fdre_C_Q)         0.456     2.013 r  f1/rom_addr1_reg[3]/Q
                         net (fo=24, routed)          5.198     7.211    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/addra[3]
    RAMB36_X0Y16         RAMB36E1                                     r  f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dcm_25m rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         1.457    11.457    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  f1/u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    f1/u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  f1/u0/inst/clkout2_buf/O
                         net (fo=120, routed)         1.470    11.470    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X0Y16                                                      r  f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.085    11.385    
                         clock uncertainty           -0.215    11.170    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                     -0.566    10.604    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         10.604    
                         arrival time                          -7.211    
  -------------------------------------------------------------------
                         slack                                  3.393    

Slack (MET) :             3.416ns  (required time - arrival time)
  Source:                 f1/rom_addr_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_dcm_25m rise@10.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        5.623ns  (logic 0.518ns (9.213%)  route 5.105ns (90.787%))
  Logic Levels:           0  
  Clock Path Skew:        -0.181ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.462ns = ( 11.462 - 10.000 ) 
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         1.575     1.575    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  f1/u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    f1/u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  f1/u0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.558     1.558    f1/pclk
    SLICE_X12Y51                                                      r  f1/rom_addr_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y51         FDRE (Prop_fdre_C_Q)         0.518     2.076 r  f1/rom_addr_reg[5]/Q
                         net (fo=23, routed)          5.105     7.181    f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/addra[5]
    RAMB36_X2Y14         RAMB36E1                                     r  f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dcm_25m rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         1.457    11.457    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  f1/u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    f1/u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  f1/u0/inst/clkout2_buf/O
                         net (fo=120, routed)         1.462    11.462    f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clka
    RAMB36_X2Y14                                                      r  f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.085    11.377    
                         clock uncertainty           -0.215    11.162    
    RAMB36_X2Y14         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.566    10.596    f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         10.596    
                         arrival time                          -7.181    
  -------------------------------------------------------------------
                         slack                                  3.416    

Slack (MET) :             3.431ns  (required time - arrival time)
  Source:                 f1/rom_addr_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_dcm_25m rise@10.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        5.618ns  (logic 0.518ns (9.220%)  route 5.100ns (90.780%))
  Logic Levels:           0  
  Clock Path Skew:        -0.171ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 11.473 - 10.000 ) 
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         1.575     1.575    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  f1/u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    f1/u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  f1/u0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.558     1.558    f1/pclk
    SLICE_X12Y51                                                      r  f1/rom_addr_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y51         FDRE (Prop_fdre_C_Q)         0.518     2.076 r  f1/rom_addr_reg[4]/Q
                         net (fo=23, routed)          5.100     7.176    f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/addra[4]
    RAMB36_X2Y4          RAMB36E1                                     r  f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dcm_25m rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         1.457    11.457    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  f1/u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    f1/u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  f1/u0/inst/clkout2_buf/O
                         net (fo=120, routed)         1.473    11.473    f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/clka
    RAMB36_X2Y4                                                       r  f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.085    11.387    
                         clock uncertainty           -0.215    11.173    
    RAMB36_X2Y4          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                     -0.566    10.607    f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         10.607    
                         arrival time                          -7.176    
  -------------------------------------------------------------------
                         slack                                  3.431    

Slack (MET) :             3.432ns  (required time - arrival time)
  Source:                 f1/rom_addr1_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_dcm_25m
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out2_dcm_25m rise@10.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        5.662ns  (logic 0.456ns (8.054%)  route 5.206ns (91.946%))
  Logic Levels:           0  
  Clock Path Skew:        -0.177ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.470ns = ( 11.470 - 10.000 ) 
    Source Clock Delay      (SCD):    1.561ns
    Clock Pessimism Removal (CPR):    -0.085ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         1.575     1.575    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  f1/u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    f1/u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  f1/u0/inst/clkout1_buf/O
                         net (fo=114, routed)         1.561     1.561    f1/pclk
    SLICE_X11Y33                                                      r  f1/rom_addr1_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y33         FDRE (Prop_fdre_C_Q)         0.456     2.017 r  f1/rom_addr1_reg[15]/Q
                         net (fo=29, routed)          5.206     7.223    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/addra[15]
    RAMB36_X0Y16         RAMB36E1                                     r  f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dcm_25m rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         1.457    11.457    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.129     8.328 r  f1/u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.581     9.909    f1/u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    10.000 r  f1/u0/inst/clkout2_buf/O
                         net (fo=120, routed)         1.470    11.470    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/clka
    RAMB36_X0Y16                                                      r  f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism             -0.085    11.385    
                         clock uncertainty           -0.215    11.170    
    RAMB36_X0Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[15])
                                                     -0.515    10.655    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         10.655    
                         arrival time                          -7.223    
  -------------------------------------------------------------------
                         slack                                  3.432    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.029ns  (arrival time - required time)
  Source:                 f1/rom_addr_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_dcm_25m rise@0.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        0.784ns  (logic 0.164ns (20.922%)  route 0.620ns (79.078%))
  Logic Levels:           0  
  Clock Path Skew:        0.357ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.875ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         0.549     0.549    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -0.512 r  f1/u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    f1/u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  f1/u0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.565     0.565    f1/pclk
    SLICE_X12Y52                                                      r  f1/rom_addr_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  f1/rom_addr_reg[8]/Q
                         net (fo=23, routed)          0.620     1.349    f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/addra[8]
    RAMB36_X1Y11         RAMB36E1                                     r  f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         0.817     0.817    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  f1/u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    f1/u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  f1/u0/inst/clkout2_buf/O
                         net (fo=120, routed)         0.875     0.875    f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/clka
    RAMB36_X1Y11                                                      r  f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/CLKARDCLK
                         clock pessimism              0.047     0.922    
                         clock uncertainty            0.215     1.136    
    RAMB36_X1Y11         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.319    f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B
  -------------------------------------------------------------------
                         required time                         -1.319    
                         arrival time                           1.349    
  -------------------------------------------------------------------
                         slack                                  0.029    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 f1/rom_addr_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_dcm_25m rise@0.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        0.872ns  (logic 0.164ns (18.816%)  route 0.708ns (81.184%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         0.549     0.549    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -0.512 r  f1/u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    f1/u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  f1/u0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.565     0.565    f1/pclk
    SLICE_X12Y52                                                      r  f1/rom_addr_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y52         FDRE (Prop_fdre_C_Q)         0.164     0.729 r  f1/rom_addr_reg[11]/Q
                         net (fo=23, routed)          0.708     1.436    f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[11]
    RAMB36_X1Y8          RAMB36E1                                     r  f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         0.817     0.817    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  f1/u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    f1/u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  f1/u0/inst/clkout2_buf/O
                         net (fo=120, routed)         0.878     0.878    f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y8                                                       r  f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.047     0.925    
                         clock uncertainty            0.215     1.139    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                      0.183     1.322    f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.322    
                         arrival time                           1.436    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 f1/rom_addr2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            f1/u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_dcm_25m rise@0.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        0.884ns  (logic 0.148ns (16.749%)  route 0.736ns (83.251%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         0.549     0.549    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -0.512 r  f1/u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    f1/u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  f1/u0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.565     0.565    f1/pclk
    SLICE_X8Y40                                                       r  f1/rom_addr2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.148     0.713 r  f1/rom_addr2_reg[4]/Q
                         net (fo=4, routed)           0.736     1.448    f1/u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[4]
    RAMB18_X0Y16         RAMB18E1                                     r  f1/u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         0.817     0.817    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  f1/u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    f1/u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  f1/u0/inst/clkout2_buf/O
                         net (fo=120, routed)         0.878     0.878    f1/u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y16                                                      r  f1/u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.047     0.925    
                         clock uncertainty            0.215     1.139    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.130     1.269    f1/u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.269    
                         arrival time                           1.448    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.189ns  (arrival time - required time)
  Source:                 f1/rom_addr5_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            f1/u9/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_dcm_25m rise@0.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        0.947ns  (logic 0.164ns (17.322%)  route 0.783ns (82.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         0.549     0.549    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -0.512 r  f1/u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    f1/u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  f1/u0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.566     0.566    f1/pclk
    SLICE_X8Y46                                                       r  f1/rom_addr5_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDRE (Prop_fdre_C_Q)         0.164     0.730 r  f1/rom_addr5_reg[7]/Q
                         net (fo=2, routed)           0.783     1.512    f1/u9/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[7]
    RAMB18_X0Y18         RAMB18E1                                     r  f1/u9/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         0.817     0.817    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  f1/u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    f1/u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  f1/u0/inst/clkout2_buf/O
                         net (fo=120, routed)         0.879     0.879    f1/u9/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y18                                                      r  f1/u9/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.047     0.926    
                         clock uncertainty            0.215     1.140    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.323    f1/u9/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.323    
                         arrival time                           1.512    
  -------------------------------------------------------------------
                         slack                                  0.189    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 f1/rom_addr5_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            f1/u9/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_dcm_25m rise@0.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        0.947ns  (logic 0.164ns (17.318%)  route 0.783ns (82.682%))
  Logic Levels:           0  
  Clock Path Skew:        0.359ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.567ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         0.549     0.549    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -0.512 r  f1/u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    f1/u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  f1/u0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.567     0.567    f1/pclk
    SLICE_X8Y47                                                       r  f1/rom_addr5_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y47          FDRE (Prop_fdre_C_Q)         0.164     0.731 r  f1/rom_addr5_reg[8]/Q
                         net (fo=2, routed)           0.783     1.514    f1/u9/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[8]
    RAMB18_X0Y18         RAMB18E1                                     r  f1/u9/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         0.817     0.817    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  f1/u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    f1/u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  f1/u0/inst/clkout2_buf/O
                         net (fo=120, routed)         0.879     0.879    f1/u9/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y18                                                      r  f1/u9/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.047     0.926    
                         clock uncertainty            0.215     1.140    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.323    f1/u9/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.323    
                         arrival time                           1.514    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 f1/rom_addr_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_dcm_25m rise@0.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        0.951ns  (logic 0.164ns (17.240%)  route 0.787ns (82.760%))
  Logic Levels:           0  
  Clock Path Skew:        0.361ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         0.549     0.549    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -0.512 r  f1/u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    f1/u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  f1/u0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.564     0.564    f1/pclk
    SLICE_X12Y53                                                      r  f1/rom_addr_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y53         FDRE (Prop_fdre_C_Q)         0.164     0.728 r  f1/rom_addr_reg[12]/Q
                         net (fo=23, routed)          0.787     1.515    f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/addra[12]
    RAMB36_X1Y8          RAMB36E1                                     r  f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         0.817     0.817    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  f1/u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    f1/u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  f1/u0/inst/clkout2_buf/O
                         net (fo=120, routed)         0.878     0.878    f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X1Y8                                                       r  f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.047     0.925    
                         clock uncertainty            0.215     1.139    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.322    f1/u1/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.322    
                         arrival time                           1.515    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 f1/rom_addr5_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            f1/u9/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_dcm_25m rise@0.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        0.956ns  (logic 0.164ns (17.152%)  route 0.792ns (82.848%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.879ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         0.549     0.549    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -0.512 r  f1/u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    f1/u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  f1/u0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.566     0.566    f1/pclk
    SLICE_X8Y46                                                       r  f1/rom_addr5_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y46          FDRE (Prop_fdre_C_Q)         0.164     0.730 r  f1/rom_addr5_reg[6]/Q
                         net (fo=2, routed)           0.792     1.522    f1/u9/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[6]
    RAMB18_X0Y18         RAMB18E1                                     r  f1/u9/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         0.817     0.817    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  f1/u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    f1/u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  f1/u0/inst/clkout2_buf/O
                         net (fo=120, routed)         0.879     0.879    f1/u9/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y18                                                      r  f1/u9/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.047     0.926    
                         clock uncertainty            0.215     1.140    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.323    f1/u9/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.323    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 f1/rom_addr2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            f1/u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_dcm_25m rise@0.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        0.908ns  (logic 0.148ns (16.299%)  route 0.760ns (83.701%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         0.549     0.549    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -0.512 r  f1/u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    f1/u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  f1/u0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.565     0.565    f1/pclk
    SLICE_X8Y40                                                       r  f1/rom_addr2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y40          FDRE (Prop_fdre_C_Q)         0.148     0.713 r  f1/rom_addr2_reg[9]/Q
                         net (fo=2, routed)           0.760     1.473    f1/u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[9]
    RAMB18_X0Y16         RAMB18E1                                     r  f1/u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         0.817     0.817    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  f1/u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    f1/u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  f1/u0/inst/clkout2_buf/O
                         net (fo=120, routed)         0.878     0.878    f1/u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y16                                                      r  f1/u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.047     0.925    
                         clock uncertainty            0.215     1.139    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.129     1.268    f1/u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.268    
                         arrival time                           1.473    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 f1/rom_addr1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_dcm_25m rise@0.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        0.968ns  (logic 0.141ns (14.559%)  route 0.827ns (85.441%))
  Logic Levels:           0  
  Clock Path Skew:        0.365ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.876ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         0.549     0.549    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -0.512 r  f1/u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    f1/u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  f1/u0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.558     0.558    f1/pclk
    SLICE_X11Y30                                                      r  f1/rom_addr1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y30         FDRE (Prop_fdre_C_Q)         0.141     0.699 r  f1/rom_addr1_reg[0]/Q
                         net (fo=25, routed)          0.827     1.526    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/addra[0]
    RAMB36_X0Y7          RAMB36E1                                     r  f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         0.817     0.817    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  f1/u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    f1/u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  f1/u0/inst/clkout2_buf/O
                         net (fo=120, routed)         0.876     0.876    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/clka
    RAMB36_X0Y7                                                       r  f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/CLKARDCLK
                         clock pessimism              0.047     0.923    
                         clock uncertainty            0.215     1.137    
    RAMB36_X0Y7          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[0])
                                                      0.183     1.320    f1/u3/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T
  -------------------------------------------------------------------
                         required time                         -1.320    
                         arrival time                           1.526    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 f1/rom_addr2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_dcm_25m  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            f1/u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_dcm_25m  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out2_dcm_25m
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_dcm_25m rise@0.000ns - clk_out1_dcm_25m rise@0.000ns)
  Data Path Delay:        0.966ns  (logic 0.164ns (16.973%)  route 0.802ns (83.027%))
  Logic Levels:           0  
  Clock Path Skew:        0.360ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.878ns
    Source Clock Delay      (SCD):    0.565ns
    Clock Pessimism Removal (CPR):    -0.047ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         0.549     0.549    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.060    -0.512 r  f1/u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    f1/u0/inst/clk_out1_dcm_25m
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  f1/u0/inst/clkout1_buf/O
                         net (fo=114, routed)         0.565     0.565    f1/pclk
    SLICE_X8Y41                                                       r  f1/rom_addr2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y41          FDRE (Prop_fdre_C_Q)         0.164     0.729 r  f1/rom_addr2_reg[1]/Q
                         net (fo=7, routed)           0.802     1.531    f1/u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y16         RAMB18E1                                     r  f1/u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_dcm_25m rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_BUFG_inst/O
                         net (fo=662, routed)         0.817     0.817    f1/u0/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.375    -0.559 r  f1/u0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.530    -0.029    f1/u0/inst/clk_out2_dcm_25m
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     0.000 r  f1/u0/inst/clkout2_buf/O
                         net (fo=120, routed)         0.878     0.878    f1/u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y16                                                      r  f1/u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.047     0.925    
                         clock uncertainty            0.215     1.139    
    RAMB18_X0Y16         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     1.322    f1/u6/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.322    
                         arrival time                           1.531    
  -------------------------------------------------------------------
                         slack                                  0.209    





