<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p103" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_103{left:753px;bottom:1140px;letter-spacing:-0.14px;word-spacing:3.03px;}
#t2_103{left:82px;bottom:81px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t3_103{left:830px;bottom:81px;letter-spacing:-0.13px;}
#t4_103{left:165px;bottom:1085px;letter-spacing:-0.16px;}
#t5_103{left:165px;bottom:1068px;letter-spacing:-0.16px;word-spacing:-0.02px;}
#t6_103{left:165px;bottom:1051px;letter-spacing:-0.16px;word-spacing:-0.03px;}
#t7_103{left:272px;bottom:1049px;}
#t8_103{left:320px;bottom:1051px;letter-spacing:-0.16px;}
#t9_103{left:165px;bottom:1034px;letter-spacing:-0.16px;word-spacing:-0.01px;}
#ta_103{left:165px;bottom:1017px;letter-spacing:-0.1px;}
#tb_103{left:190px;bottom:1017px;}
#tc_103{left:211px;bottom:1017px;letter-spacing:-0.16px;}
#td_103{left:294px;bottom:1015px;letter-spacing:-0.02px;}
#te_103{left:342px;bottom:1017px;letter-spacing:-0.05px;}
#tf_103{left:355px;bottom:1017px;letter-spacing:-0.16px;}
#tg_103{left:446px;bottom:1015px;letter-spacing:-0.02px;}
#th_103{left:487px;bottom:1017px;letter-spacing:-0.17px;word-spacing:0.02px;}
#ti_103{left:603px;bottom:1015px;}
#tj_103{left:635px;bottom:1017px;}
#tk_103{left:385px;bottom:1001px;letter-spacing:-0.16px;word-spacing:-0.02px;}
#tl_103{left:110px;bottom:960px;letter-spacing:0.14px;}
#tm_103{left:160px;bottom:960px;letter-spacing:0.1px;word-spacing:0.13px;}
#tn_103{left:138px;bottom:921px;letter-spacing:0.08px;word-spacing:0.01px;}
#to_103{left:137px;bottom:903px;letter-spacing:0.1px;word-spacing:-0.01px;}
#tp_103{left:137px;bottom:869px;letter-spacing:0.02px;word-spacing:0.08px;}
#tq_103{left:137px;bottom:843px;letter-spacing:0.16px;word-spacing:1.17px;}
#tr_103{left:338px;bottom:843px;letter-spacing:0.1px;word-spacing:0.38px;}
#ts_103{left:374px;bottom:843px;letter-spacing:-0.06px;}
#tt_103{left:437px;bottom:843px;letter-spacing:0.1px;word-spacing:0.48px;}
#tu_103{left:542px;bottom:843px;letter-spacing:0.01px;}
#tv_103{left:695px;bottom:843px;}
#tw_103{left:704px;bottom:843px;letter-spacing:0.16px;word-spacing:1.15px;}
#tx_103{left:137px;bottom:825px;letter-spacing:0.17px;}
#ty_103{left:178px;bottom:825px;letter-spacing:0.07px;word-spacing:0.04px;}
#tz_103{left:214px;bottom:825px;letter-spacing:-0.08px;}
#t10_103{left:276px;bottom:825px;letter-spacing:0.09px;word-spacing:0.03px;}
#t11_103{left:110px;bottom:785px;letter-spacing:0.14px;}
#t12_103{left:160px;bottom:785px;letter-spacing:0.17px;word-spacing:-0.04px;}
#t13_103{left:138px;bottom:745px;letter-spacing:0.1px;word-spacing:0.02px;}
#t14_103{left:138px;bottom:727px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t15_103{left:137px;bottom:709px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t16_103{left:137px;bottom:690px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t17_103{left:137px;bottom:654px;}
#t18_103{left:165px;bottom:654px;letter-spacing:0.12px;}
#t19_103{left:192px;bottom:654px;letter-spacing:-0.18px;}
#t1a_103{left:247px;bottom:654px;letter-spacing:0.11px;word-spacing:-0.53px;}
#t1b_103{left:165px;bottom:635px;letter-spacing:0.11px;word-spacing:0.02px;}
#t1c_103{left:137px;bottom:599px;}
#t1d_103{left:165px;bottom:599px;letter-spacing:0.12px;}
#t1e_103{left:193px;bottom:599px;letter-spacing:-0.18px;}
#t1f_103{left:232px;bottom:599px;letter-spacing:0.1px;word-spacing:0.02px;}
#t1g_103{left:137px;bottom:562px;}
#t1h_103{left:165px;bottom:562px;letter-spacing:0.12px;}
#t1i_103{left:193px;bottom:563px;letter-spacing:-0.14px;}
#t1j_103{left:232px;bottom:562px;}
#t1k_103{left:240px;bottom:563px;letter-spacing:-0.14px;}
#t1l_103{left:287px;bottom:562px;}
#t1m_103{left:295px;bottom:563px;letter-spacing:-0.14px;}
#t1n_103{left:342px;bottom:562px;}
#t1o_103{left:350px;bottom:562px;letter-spacing:0.12px;}
#t1p_103{left:376px;bottom:563px;letter-spacing:-0.13px;}
#t1q_103{left:427px;bottom:562px;letter-spacing:0.1px;word-spacing:0.01px;}
#t1r_103{left:138px;bottom:525px;}
#t1s_103{left:165px;bottom:525px;letter-spacing:0.12px;}
#t1t_103{left:193px;bottom:526px;letter-spacing:-0.21px;}
#t1u_103{left:210px;bottom:525px;}
#t1v_103{left:218px;bottom:526px;letter-spacing:-0.17px;}
#t1w_103{left:243px;bottom:525px;}
#t1x_103{left:251px;bottom:526px;letter-spacing:-0.21px;}
#t1y_103{left:268px;bottom:525px;}
#t1z_103{left:276px;bottom:526px;letter-spacing:-0.18px;}
#t20_103{left:295px;bottom:525px;}
#t21_103{left:303px;bottom:526px;letter-spacing:-0.17px;}
#t22_103{left:328px;bottom:525px;letter-spacing:0.06px;word-spacing:0.06px;}
#t23_103{left:361px;bottom:526px;letter-spacing:-0.18px;}
#t24_103{left:392px;bottom:525px;letter-spacing:0.1px;word-spacing:-0.03px;}
#t25_103{left:469px;bottom:526px;letter-spacing:-0.25px;}
#t26_103{left:511px;bottom:525px;letter-spacing:0.1px;word-spacing:-0.01px;}
#t27_103{left:138px;bottom:489px;}
#t28_103{left:165px;bottom:489px;letter-spacing:-0.23px;}
#t29_103{left:207px;bottom:489px;letter-spacing:0.1px;word-spacing:0.03px;}
#t2a_103{left:333px;bottom:489px;letter-spacing:-0.13px;word-spacing:0.05px;}
#t2b_103{left:468px;bottom:489px;letter-spacing:0.11px;word-spacing:-0.03px;}
#t2c_103{left:137px;bottom:452px;}
#t2d_103{left:165px;bottom:452px;letter-spacing:0.12px;}
#t2e_103{left:193px;bottom:453px;letter-spacing:-0.15px;}
#t2f_103{left:255px;bottom:452px;letter-spacing:0.1px;word-spacing:0.01px;}
#t2g_103{left:580px;bottom:452px;letter-spacing:0.14px;word-spacing:-0.09px;}
#t2h_103{left:645px;bottom:452px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t2i_103{left:165px;bottom:434px;letter-spacing:0.11px;word-spacing:-0.21px;}
#t2j_103{left:165px;bottom:415px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t2k_103{left:725px;bottom:416px;letter-spacing:-0.14px;}
#t2l_103{left:788px;bottom:415px;letter-spacing:0.09px;}
#t2m_103{left:165px;bottom:397px;letter-spacing:0.11px;word-spacing:0.01px;}
#t2n_103{left:137px;bottom:360px;}
#t2o_103{left:165px;bottom:360px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t2p_103{left:277px;bottom:360px;letter-spacing:0.16px;word-spacing:0.01px;}
#t2q_103{left:469px;bottom:360px;}
#t2r_103{left:137px;bottom:327px;letter-spacing:0.14px;}
#t2s_103{left:180px;bottom:327px;letter-spacing:0.05px;word-spacing:0.1px;}
#t2t_103{left:137px;bottom:301px;letter-spacing:0.15px;}
#t2u_103{left:137px;bottom:267px;letter-spacing:0.08px;word-spacing:0.07px;}
#t2v_103{left:137px;bottom:241px;letter-spacing:0.15px;}
#t2w_103{left:137px;bottom:208px;letter-spacing:0.02px;word-spacing:0.08px;}
#t2x_103{left:137px;bottom:182px;letter-spacing:0.1px;word-spacing:0.03px;}
#t2y_103{left:180px;bottom:182px;letter-spacing:0.17px;}
#t2z_103{left:373px;bottom:182px;}
#t30_103{left:137px;bottom:148px;letter-spacing:0.13px;}
#t31_103{left:165px;bottom:124px;letter-spacing:-0.15px;}
#t32_103{left:223px;bottom:124px;}
#t33_103{left:244px;bottom:124px;letter-spacing:-0.17px;word-spacing:0.02px;}

.s1_103{font-size:14px;font-family:sub_Arial-BoldMT_lsb;color:#000;}
.s2_103{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s3_103{font-size:14px;font-family:Courier_pe;color:#000;}
.s4_103{font-size:11px;font-family:Courier_pe;color:#000;}
.s5_103{font-size:14px;font-family:SymbolMT_pg;color:#000;}
.s6_103{font-size:18px;font-family:sub_Arial-BoldMT_lsb;color:#000;}
.s7_103{font-size:15px;font-family:sub_TimesNewRomanPSMT_lfr;color:#000;}
.s8_103{font-size:15px;font-family:sub_TimesNewRomanPS-BoldMT_lfb;color:#000;}
.s9_103{font-size:15px;font-family:Courier_pe;color:#000;}
.sa_103{font-size:15px;font-family:sub_TimesNewRomanPS-ItalicM_lfi;color:#000;}
.sb_103{font-size:14px;font-family:sub_Arial-ItalicMT_lsi;color:#030;}
.sc_103{font-size:15px;font-family:sub_TimesNewRomanPSMT_lfr;color:#00F;}
.sd_103{font-size:15px;font-family:sub_TimesNewRomanPS-BoldIt_lfbi;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts103" type="text/css" >

@font-face {
	font-family: Courier_pe;
	src: url("fonts/Courier_pe.woff") format("woff");
}

@font-face {
	font-family: SymbolMT_pg;
	src: url("fonts/SymbolMT_pg.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-BoldMT_lsb;
	src: url("fonts/sub_Arial-BoldMT_lsb.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-ItalicMT_lsi;
	src: url("fonts/sub_Arial-ItalicMT_lsi.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-BoldIt_lfbi;
	src: url("fonts/sub_TimesNewRomanPS-BoldIt_lfbi.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-BoldMT_lfb;
	src: url("fonts/sub_TimesNewRomanPS-BoldMT_lfb.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-ItalicM_lfi;
	src: url("fonts/sub_TimesNewRomanPS-ItalicM_lfi.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPSMT_lfr;
	src: url("fonts/sub_TimesNewRomanPSMT_lfr.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg103Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg103" style="-webkit-user-select: none;"><object width="935" height="1210" data="103/103.svg" type="image/svg+xml" id="pdf103" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_103" class="t s1_103">6.2 Exceptions </span>
<span id="t2_103" class="t s2_103">MIPS® Architecture For Programmers Volume III: MIPS64® / microMIPS64™ Privileged Resource Architecture, Rev. 6.03 </span><span id="t3_103" class="t s2_103">103 </span>
<span id="t4_103" class="t s3_103">/* Exception PC is the sum of vectorBase and vectorOffset. Vector */ </span>
<span id="t5_103" class="t s3_103">/* offsets &gt; 0xFFF (vectored or EIC interrupts only), require */ </span>
<span id="t6_103" class="t s3_103">/* that EBase </span>
<span id="t7_103" class="t s4_103">15..12 </span>
<span id="t8_103" class="t s3_103">have zeros in each bit position less than or */ </span>
<span id="t9_103" class="t s3_103">/* equal to the most significant bit position of the vector offset */ </span>
<span id="ta_103" class="t s3_103">PC </span><span id="tb_103" class="t s5_103"> </span><span id="tc_103" class="t s3_103">vectorBase </span>
<span id="td_103" class="t s4_103">63..30 </span>
<span id="te_103" class="t s5_103"> </span><span id="tf_103" class="t s3_103">(vectorBase </span>
<span id="tg_103" class="t s4_103">29..0 </span>
<span id="th_103" class="t s3_103">+ vectorOffset </span>
<span id="ti_103" class="t s4_103">29..0 </span>
<span id="tj_103" class="t s3_103">) </span>
<span id="tk_103" class="t s3_103">/* No carry between bits 29 and 30 */ </span>
<span id="tl_103" class="t s6_103">6.2.4 </span><span id="tm_103" class="t s6_103">EJTAG Debug Exception </span>
<span id="tn_103" class="t s7_103">An EJTAG Debug Exception occurs when one of a number of EJTAG-related conditions is met. Refer to the EJTAG </span>
<span id="to_103" class="t s7_103">Specification for details of this exception. </span>
<span id="tp_103" class="t s8_103">Entry Vector Used </span>
<span id="tq_103" class="t s9_103">0xFFFF FFFF BFC0 0480 </span><span id="tr_103" class="t s7_103">if the </span><span id="ts_103" class="t sa_103">ProbTrap </span><span id="tt_103" class="t s7_103">bit is zero in the </span><span id="tu_103" class="t sa_103">EJTAG_Control_register</span><span id="tv_103" class="t s7_103">; </span><span id="tw_103" class="t s9_103">0xFFFF FFFF FF20 </span>
<span id="tx_103" class="t s9_103">0200 </span><span id="ty_103" class="t s7_103">if the </span><span id="tz_103" class="t sa_103">ProbTrap </span><span id="t10_103" class="t s7_103">bit is one. </span>
<span id="t11_103" class="t s6_103">6.2.5 </span><span id="t12_103" class="t s6_103">Reset Exception </span>
<span id="t13_103" class="t s7_103">A Reset Exception occurs when the Cold Reset signal is asserted to the processor. This exception is not maskable. </span>
<span id="t14_103" class="t s7_103">When a Reset Exception occurs, the processor performs a full reset initialization, including aborting state machines, </span>
<span id="t15_103" class="t s7_103">establishing critical state, and generally placing the processor in a state in which it can execute instructions from </span>
<span id="t16_103" class="t s7_103">uncached, unmapped address space. On a Reset Exception, only the following registers have defined state: </span>
<span id="t17_103" class="t s7_103">• </span><span id="t18_103" class="t s7_103">The </span><span id="t19_103" class="t sb_103">Random </span><span id="t1a_103" class="t s7_103">register is initialized to the number of TLB entries minus one. The Random register is deprecated in </span>
<span id="t1b_103" class="t s7_103">Release 6. </span>
<span id="t1c_103" class="t s7_103">• </span><span id="t1d_103" class="t s7_103">The </span><span id="t1e_103" class="t sb_103">Wired </span><span id="t1f_103" class="t s7_103">register is initialized to zero. </span>
<span id="t1g_103" class="t s7_103">• </span><span id="t1h_103" class="t s7_103">The </span><span id="t1i_103" class="t sb_103">Config</span><span id="t1j_103" class="t sa_103">, </span><span id="t1k_103" class="t sb_103">Config1</span><span id="t1l_103" class="t sa_103">, </span><span id="t1m_103" class="t sb_103">Config2</span><span id="t1n_103" class="t sa_103">, </span><span id="t1o_103" class="t s7_103">and </span><span id="t1p_103" class="t sb_103">Config3 </span><span id="t1q_103" class="t s7_103">registers are initialized with their boot state. </span>
<span id="t1r_103" class="t s7_103">• </span><span id="t1s_103" class="t s7_103">The </span><span id="t1t_103" class="t sb_103">RP </span><span id="t1u_103" class="t s7_103">, </span><span id="t1v_103" class="t sb_103">BEV </span><span id="t1w_103" class="t s7_103">, </span><span id="t1x_103" class="t sb_103">TS</span><span id="t1y_103" class="t s7_103">, </span><span id="t1z_103" class="t sb_103">SR</span><span id="t20_103" class="t s7_103">, </span><span id="t21_103" class="t sb_103">NMI</span><span id="t22_103" class="t s7_103">, and </span><span id="t23_103" class="t sb_103">ERL </span><span id="t24_103" class="t s7_103">fields of the </span><span id="t25_103" class="t sb_103">Status </span><span id="t26_103" class="t s7_103">register are initialized to a specified state. </span>
<span id="t27_103" class="t s7_103">• </span><span id="t28_103" class="t sb_103">Watch </span><span id="t29_103" class="t s7_103">register enables and </span><span id="t2a_103" class="t sb_103">Performance Counter </span><span id="t2b_103" class="t s7_103">register interrupt enables are cleared. </span>
<span id="t2c_103" class="t s7_103">• </span><span id="t2d_103" class="t s7_103">The </span><span id="t2e_103" class="t sb_103">ErrorEPC </span><span id="t2f_103" class="t s7_103">register is loaded with the restart PC, as described in </span><span id="t2g_103" class="t sc_103">Table 6.11</span><span id="t2h_103" class="t s7_103">. Note that this value may or may </span>
<span id="t2i_103" class="t s7_103">not be predictable if the Reset Exception was taken as the result of power being applied to the processor because </span>
<span id="t2j_103" class="t s7_103">PC may not have a valid value in that case. In some implementations, the value loaded into </span><span id="t2k_103" class="t sb_103">ErrorEPC </span><span id="t2l_103" class="t s7_103">register </span>
<span id="t2m_103" class="t s7_103">may not be predictable on either a Reset or Soft Reset Exception. </span>
<span id="t2n_103" class="t s7_103">• </span><span id="t2o_103" class="t s7_103">PC is loaded with </span><span id="t2p_103" class="t s9_103">0xFFFF FFFF BFC0 0000</span><span id="t2q_103" class="t s7_103">. </span>
<span id="t2r_103" class="t sd_103">Cause </span><span id="t2s_103" class="t s8_103">Register ExcCode Value </span>
<span id="t2t_103" class="t s7_103">None </span>
<span id="t2u_103" class="t s8_103">Additional State Saved </span>
<span id="t2v_103" class="t s7_103">None </span>
<span id="t2w_103" class="t s8_103">Entry Vector Used </span>
<span id="t2x_103" class="t s7_103">Reset (</span><span id="t2y_103" class="t s9_103">0xFFFF FFFF BFC0 0000</span><span id="t2z_103" class="t s7_103">) </span>
<span id="t30_103" class="t s8_103">Operation </span>
<span id="t31_103" class="t s3_103">Random </span><span id="t32_103" class="t s5_103"> </span><span id="t33_103" class="t s3_103">TLBEntries - 1 </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
