Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu Jul 11 20:23:27 2024
| Host         : DESKTOP-L5QOME4 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file zynq_blk_wrapper_control_sets_placed.rpt
| Design       : zynq_blk_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   168 |
| Unused register locations in slices containing registers |   528 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            7 |
|      2 |            4 |
|      3 |            5 |
|      4 |           15 |
|      5 |           12 |
|      6 |            5 |
|      7 |            1 |
|      8 |            8 |
|      9 |            6 |
|     10 |            5 |
|     11 |            1 |
|     12 |           11 |
|     13 |            7 |
|     14 |            5 |
|     15 |            1 |
|    16+ |           75 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |            1764 |          484 |
| No           | No                    | Yes                    |               5 |            4 |
| No           | Yes                   | No                     |             369 |          156 |
| Yes          | No                    | No                     |            1474 |          391 |
| Yes          | No                    | Yes                    |              13 |            4 |
| Yes          | Yes                   | No                     |            1495 |          470 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                                                                   Enable Signal                                                                                                                  |                                                                                                                  Set/Reset Signal                                                                                                                  | Slice Load Count | Bel Load Count |
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift_qual                                                                |                                                                                                                                                                                                                                                    |                1 |              1 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_1                                                                                                          | zynq_blk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                            |                1 |              1 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                  | zynq_blk_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                          |                1 |              1 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                  | zynq_blk_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                          |                1 |              1 |
|  zynq_blk_i/hit_src_chg_1/inst/hitO             |                                                                                                                                                                                                                                                  | zynq_blk_i/TDCchannel_stop/U0/Delay_line/hitQ_i_1_n_0                                                                                                                                                                                              |                1 |              1 |
|  zynq_blk_i/hit_src_chg_0/inst/hitO             |                                                                                                                                                                                                                                                  | zynq_blk_i/TDCchannel_start/U0/Delay_line/hitQ_i_1_n_0                                                                                                                                                                                             |                1 |              1 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                  | zynq_blk_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                         |                1 |              1 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_2                                                     | zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_byte_cntr[9]_i_1_n_0                                                                                                           |                1 |              2 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                         |                                                                                                                                                                                                                                                    |                1 |              2 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[2].srl_nx1/shift_qual                                                                                                                |                                                                                                                                                                                                                                                    |                1 |              2 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                  |                                                                                                                                                                                                                                                    |                1 |              2 |
|  zynq_blk_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                  | zynq_blk_i/tdc_control_0/inst/calibing_flag_r_i_2_n_0                                                                                                                                                                                              |                2 |              3 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_pipelined.mesg_reg[13]_i_1_n_0                                       |                                                                                                                                                                                                                                                    |                2 |              3 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[13].srl_nx1/shift                                               |                                                                                                                                                                                                                                                    |                1 |              3 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                  | zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i          |                2 |              3 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                  | zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i            |                1 |              3 |
|  zynq_blk_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                  | zynq_blk_i/proc_rst_clk3/U0/EXT_LPF/lpf_int                                                                                                                                                                                                        |                2 |              4 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1_n_0                                                                                               | zynq_blk_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                              |                1 |              4 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                  | zynq_blk_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                                                                                                                             |                1 |              4 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                  | zynq_blk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                                    |                3 |              4 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                        | zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                          |                2 |              4 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1__0_n_0                                                                        | zynq_blk_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                              |                2 |              4 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                               | zynq_blk_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                                    |                2 |              4 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                             | zynq_blk_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                  |                2 |              4 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                  | zynq_blk_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                                  |                1 |              4 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                 | zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]         |                2 |              4 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__1_n_0                                                                                                                        | zynq_blk_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                              |                1 |              4 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                 | zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                          |                2 |              4 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                  | zynq_blk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                                                |                4 |              4 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                  | zynq_blk_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                                 |                1 |              4 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                                      | zynq_blk_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                                     |                1 |              4 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/E[0]                                                                                                                              | zynq_blk_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                              |                2 |              5 |
|  zynq_blk_i/clk_wiz_0/inst/clk_out1             | zynq_blk_i/tdc_control_0/inst/FSM_onehot_state[4]_i_1_n_0                                                                                                                                                                                        | zynq_blk_i/tdc_control_0/inst/calibing_flag_r_i_2_n_0                                                                                                                                                                                              |                1 |              5 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                         | zynq_blk_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[146]_i_1_n_0                                                                                                            |                1 |              5 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[4].srl_nx1/shift_qual                                                                                    |                                                                                                                                                                                                                                                    |                2 |              5 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/b_sreg/E[0]                                                                                                                                                                       | zynq_blk_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                              |                3 |              5 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                  | zynq_blk_i/proc_rst_clk2/U0/EXT_LPF/lpf_int                                                                                                                                                                                                        |                3 |              5 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                  | zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                3 |              5 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.mesg_reg                                                                                            |                                                                                                                                                                                                                                                    |                2 |              5 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg                                                                                                            | zynq_blk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                                              |                2 |              5 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                                                                                                    | zynq_blk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                               |                2 |              5 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                     | zynq_blk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                               |                2 |              5 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/E[0]                                                                                                                                                                       | zynq_blk_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                              |                3 |              5 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_1[0]                                                                   | zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[13]_i_1_n_0                                                                                                                |                2 |              6 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                                | zynq_blk_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                           |                1 |              6 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_2                                                     | zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_burst_dbeat_cntr_reg[5][0]                                              |                2 |              6 |
|  zynq_blk_i/clk_wiz_0/inst/clk_out1             | zynq_blk_i/proc_rst_clk3/U0/SEQ/seq_cnt_en                                                                                                                                                                                                       | zynq_blk_i/proc_rst_clk3/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                  |                2 |              6 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/proc_rst_clk2/U0/SEQ/seq_cnt_en                                                                                                                                                                                                       | zynq_blk_i/proc_rst_clk2/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                  |                2 |              6 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/p_11_out                                                                                                          | zynq_blk_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                  |                1 |              7 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_1[0]                                                                   | zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                                 |                2 |              8 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                               | zynq_blk_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/SS[0]                                                                                                                                                                   |                2 |              8 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_2                                                     | zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_clr_dbc_reg_reg[0]                                                      |                2 |              8 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                           | zynq_blk_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |                3 |              8 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                               |                                                                                                                                                                                                                                                    |                1 |              8 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                           | zynq_blk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                         |                4 |              8 |
|  zynq_blk_i/clk_wiz_0/inst/clk_out1             | zynq_blk_i/tdc_control_0/inst/cnt_burst_calib                                                                                                                                                                                                    | zynq_blk_i/tdc_control_0/inst/calibing_flag_r_i_2_n_0                                                                                                                                                                                              |                3 |              8 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                            | zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                          |                4 |              8 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                  | zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]           |                3 |              9 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf       | zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]           |                4 |              9 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                 | zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                          |                4 |              9 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                                                              | zynq_blk_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                              |                5 |              9 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                             | zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                          |                4 |              9 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                           | zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                          |                4 |              9 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                  | zynq_blk_i/tdc_ctl_sig_0/inst/tdc_ctl_fromps_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                              |                3 |             10 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                            | zynq_blk_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                         |                4 |             10 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                  | zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]           |                5 |             10 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                  | zynq_blk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                               |                3 |             10 |
|  zynq_blk_i/clk_wiz_0/inst/clk_out1             | zynq_blk_i/tdc_control_0/inst/axis_tvalid                                                                                                                                                                                                        | zynq_blk_i/tdc_control_0/inst/axis_tlast                                                                                                                                                                                                           |                5 |             10 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                    |                                                                                                                                                                                                                                                    |                5 |             11 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_m_valid_dup_reg[0] | zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                          |                6 |             12 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                  |                                                                                                                                                                                                                                                    |                2 |             12 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en         | zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]           |                2 |             12 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                     |                                                                                                                                                                                                                                                    |                4 |             12 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                         |                                                                                                                                                                                                                                                    |                2 |             12 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                  | zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]         |                4 |             12 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                         | zynq_blk_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                                 |                5 |             12 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                          | zynq_blk_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                7 |             12 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_si_handler/inst_arb_stall_late/s_sc_valid                                                                                                                                          | zynq_blk_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                                  |                7 |             12 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                     |                                                                                                                                                                                                                                                    |                5 |             12 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                   |                                                                                                                                                                                                                                                    |                2 |             12 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                              | zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg__0_0[0]  |                4 |             13 |
|  zynq_blk_i/clk_wiz_0/inst/clk_out1             | zynq_blk_i/tdc_control_0/inst/sel                                                                                                                                                                                                                | zynq_blk_i/tdc_control_0/inst/clear                                                                                                                                                                                                                |                6 |             13 |
|  zynq_blk_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                  | zynq_blk_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                        |                7 |             13 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                  | zynq_blk_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                             |                6 |             13 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                |                                                                                                                                                                                                                                                    |                3 |             13 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                               | zynq_blk_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                              |                4 |             13 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                               |                                                                                                                                                                                                                                                    |                4 |             13 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[13]_i_1_n_0                                                                                                       | zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                               |                4 |             14 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                |                                                                                                                                                                                                                                                    |                2 |             14 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo            |                                                                                                                                                                                                                                                    |                3 |             14 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                               | zynq_blk_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                              |                2 |             14 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                       |                                                                                                                                                                                                                                                    |                2 |             14 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                             |                                                                                                                                                                                                                                                    |                8 |             15 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                             | zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                               |                4 |             16 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                  | zynq_blk_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                  |                7 |             16 |
|  zynq_blk_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                  | zynq_blk_i/tdc_control_0/inst/clear                                                                                                                                                                                                                |                5 |             16 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rst_d1_inst/ram_wr_en_pf       |                                                                                                                                                                                                                                                    |                2 |             16 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                             | zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                               |                4 |             16 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                   |                                                                                                                                                                                                                                                    |                3 |             16 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                            |                                                                                                                                                                                                                                                    |                3 |             17 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                               |                                                                                                                                                                                                                                                    |                3 |             17 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.s_axi_awid_d                                                                                                                   |                                                                                                                                                                                                                                                    |                6 |             17 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]           | zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                5 |             18 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/E[0]                    | zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]             |                6 |             18 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                     | zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                          |                3 |             19 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                       | zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                             |                7 |             19 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                  | zynq_blk_i/axi_gpio_0/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                                  |                9 |             21 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_0[0]   | zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/p_5_out                                                                                                                                              |                4 |             21 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg                                                                                                            |                                                                                                                                                                                                                                                    |                8 |             21 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/rdp_inst/E[0]                                                                                                                                                    | zynq_blk_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/gen_rst_ic.fifo_rd_rst_ic_reg_0                                                                                                                  |                6 |             23 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                  | zynq_blk_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                         |                9 |             25 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_1                                                                                                          |                                                                                                                                                                                                                                                    |               11 |             25 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                      | zynq_blk_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                             |               10 |             26 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                  | zynq_blk_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset                                                                                                                                                                              |               10 |             26 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                       | zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_btt_cntr0 |                8 |             28 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                  | zynq_blk_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                              |               11 |             31 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/tdc_ctl_sig_0/inst/tdc_ctl_fromps_v1_0_S00_AXI_inst/slv_reg_wren                                                                                                                                                                      | zynq_blk_i/tdc_ctl_sig_0/inst/tdc_ctl_fromps_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                              |               17 |             32 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/tdc_ctl_sig_0/inst/tdc_ctl_fromps_v1_0_S00_AXI_inst/slv_reg_rden__0                                                                                                                                                                   | zynq_blk_i/tdc_ctl_sig_0/inst/tdc_ctl_fromps_v1_0_S00_AXI_inst/p_0_in                                                                                                                                                                              |               19 |             32 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                  | zynq_blk_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                              |                8 |             32 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                | zynq_blk_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                              |               15 |             32 |
|  zynq_blk_i/clk_wiz_0/inst/clk_out1             | zynq_blk_i/TDCchannel_start/U0/encoder/ValidOut                                                                                                                                                                                                  | zynq_blk_i/tdc_control_0/inst/data_timestamp_start                                                                                                                                                                                                 |                7 |             32 |
|  zynq_blk_i/clk_wiz_0/inst/clk_out1             | zynq_blk_i/TDCchannel_stop/U0/encoder/ValidOut                                                                                                                                                                                                   | zynq_blk_i/tdc_control_0/inst/data_timestamp_start                                                                                                                                                                                                 |                9 |             32 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                                                        |                                                                                                                                                                                                                                                    |               11 |             33 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                  | zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                               |               14 |             33 |
|  zynq_blk_i/clk_wiz_0/inst/clk_out1             | zynq_blk_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                                                                                                                           | zynq_blk_i/axis_data_fifo_0/inst/gen_fifo.xpm_fifo_axis_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/wrst_busy                                                                                                                                        |                9 |             34 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                  |                                                                                                                                                                                                                                                    |                9 |             34 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                            |                                                                                                                                                                                                                                                    |               20 |             35 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                       | zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                        |               10 |             35 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                           | zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_1[0]                                                                                                            |                9 |             36 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                  | zynq_blk_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                              |               13 |             36 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/skid_buffer[1144]_i_1_n_0                                                                                                                                            |                                                                                                                                                                                                                                                    |               12 |             43 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_reg_stall/m_vector_i                                                                                                                                                           |                                                                                                                                                                                                                                                    |               10 |             43 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                        |                                                                                                                                                                                                                                                    |                6 |             43 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                | zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                              |               10 |             43 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                              |                                                                                                                                                                                                                                                    |                8 |             44 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/aw_sreg/m_vector_i                                                                                                                                                                |                                                                                                                                                                                                                                                    |                8 |             44 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                  | zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                         |                8 |             46 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/dmacr_i_reg[2]                                                                                                                         | zynq_blk_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                              |               11 |             47 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                       |                                                                                                                                                                                                                                                    |               12 |             47 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                |                                                                                                                                                                                                                                                    |                8 |             47 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                             | zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                          |               12 |             48 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0[0]                                                                                         |                                                                                                                                                                                                                                                    |               11 |             48 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                     |                                                                                                                                                                                                                                                    |               13 |             48 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                     |                                                                                                                                                                                                                                                    |               14 |             48 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                         |                                                                                                                                                                                                                                                    |               11 |             48 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/m_vector_i                                                                                                                                                                 |                                                                                                                                                                                                                                                    |                9 |             49 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/aw_reg/skid_buffer[1144]_i_1__0_n_0                                                                                                                                               |                                                                                                                                                                                                                                                    |                9 |             49 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                  | zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                          |               26 |             54 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/skid_buffer[1144]_i_1_n_0                                                                                                         |                                                                                                                                                                                                                                                    |               14 |             55 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i                                                                                                                        |                                                                                                                                                                                                                                                    |               21 |             60 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_m_valid_dup_reg[0] |                                                                                                                                                                                                                                                    |               21 |             64 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                           |                                                                                                                                                                                                                                                    |               15 |             64 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                             |                                                                                                                                                                                                                                                    |               23 |             64 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                 |                                                                                                                                                                                                                                                    |               15 |             64 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                          | zynq_blk_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                            |               16 |             70 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/m_vector_i                                                                                                                                                                  |                                                                                                                                                                                                                                                    |               13 |             73 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/w_reg/skid_buffer[2056]_i_1_n_0                                                                                                                                                   |                                                                                                                                                                                                                                                    |               19 |             73 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_out_reg_1[0]                                                  | zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                |               27 |             73 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/m_vector_i                                                                                                                                                                 |                                                                                                                                                                                                                                                    |               16 |             73 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/w_sreg/skid_buffer[2056]_i_1_n_0                                                                                                                                                  |                                                                                                                                                                                                                                                    |               17 |             73 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                | zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                          |               22 |             73 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                           | zynq_blk_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                             |               16 |             78 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                            | zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                          |               22 |             78 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/E[0]                                                                                                                                               | zynq_blk_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                          |               27 |             78 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                              |                                                                                                                                                                                                                                                    |               13 |            104 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 | zynq_blk_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                               |                                                                                                                                                                                                                                                    |               13 |            104 |
|  zynq_blk_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                    |              141 |            378 |
|  zynq_blk_i/clk_wiz_0/inst/clk_out1             |                                                                                                                                                                                                                                                  |                                                                                                                                                                                                                                                    |              346 |           1391 |
+-------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


