INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/risc/source/00_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module fetch
WARNING: [VRFC 10-8370] keyword 'unsigned' is not allowed here in this mode of Verilog [/home/denjo/risc/source/10_fetch.v:32]
INFO: [VRFC 10-311] analyzing module decoder
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-311] analyzing module gen_branch_signal
INFO: [VRFC 10-311] analyzing module execute
INFO: [VRFC 10-311] analyzing module alu
WARNING: [VRFC 10-3609] overwriting previous definition of module 'alu' [/home/denjo/risc/source/31_alu.v:5]
INFO: [VRFC 10-311] analyzing module gen_branch_signal
WARNING: [VRFC 10-3609] overwriting previous definition of module 'gen_branch_signal' [/home/denjo/risc/source/32_gen_branch_signal.v:5]
INFO: [VRFC 10-311] analyzing module load
INFO: [VRFC 10-311] analyzing module datamem
INFO: [VRFC 10-311] analyzing module load
WARNING: [VRFC 10-3609] overwriting previous definition of module 'load' [/home/denjo/risc/source/41_load.v:5]
INFO: [VRFC 10-311] analyzing module regfile
INFO: [VRFC 10-311] analyzing module uart
INFO: [VRFC 10-311] analyzing module hazard_control
WARNING: [VRFC 10-8370] keyword 'unsigned' is not allowed here in this mode of Verilog [/home/denjo/risc/source/99_hazard_control.v:71]
WARNING: [VRFC 10-986] literal value truncated to fit in 3 bits [/home/denjo/risc/source/99_hazard_control.v:81]
WARNING: [VRFC 10-3380] identifier 'cnt' is used before its declaration [/home/denjo/risc/source/99_hazard_control.v:36]
WARNING: [VRFC 10-3380] identifier 'cnt' is used before its declaration [/home/denjo/risc/source/99_hazard_control.v:37]
WARNING: [VRFC 10-3380] identifier 'cnt' is used before its declaration [/home/denjo/risc/source/99_hazard_control.v:39]
INFO: [VRFC 10-311] analyzing module hardware_counter
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/risc/work/cpu2/cpu2.srcs/sources_1/bd/gen_clk/hdl/gen_clk_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gen_clk_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/denjo/risc/source/tb_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
