TOP.testbench.cg with cycle_time_p          10

  ______          __  __                    __                       ____  _       ___          
 /_  __/__  _____/ /_/ /_  ___  ____  _____/ /_     ____ ___  __  __/ / /_(_)___  / (_)__  _____
  / / / _ \/ ___/ __/ __ \/ _ \/ __ \/ ___/ __ \   / __ `__ \/ / / / / __/ / __ \/ / / _ \/ ___/
 / / /  __(__  ) /_/ /_/ /  __/ / / / /__/ / / /  / / / / / / /_/ / / /_/ / /_/ / / /  __/ /    
/_/  \___/____/\__/_.___/\___/_/ /_/\___/_/ /_/  /_/ /_/ /_/\__,_/_/\__/_/ .___/_/_/\___/_/     
                                                                        /_/                     

Begin Test:
__________ ___________  _______________________________
\______   \\_   _____/ /   _____/\_   _____/\__    ___/
 |       _/ |    __)_  \_____  \  |    __)_   |    |   
 |    |   \ |        \ /        \ |        \  |    |  0->1 time =         10
 |____|_  //_______  //_______  //_______  /  |____|   
 ASYNC  \/         \/         \/         \/            
Iteration           0 Starting: a_i = 00001, b_i = 00101
__________ ___________  _______________________________
\______   \\_   _____/ /   _____/\_   _____/\__    ___/
 |       _/ |    __)_  \_____  \  |    __)_   |    |   
 |    |   \ |        \ /        \ |        \  |    |  1->0 time =        110
 |____|_  //_______  //_______  //_______  /  |____|   
 ASYNC  \/         \/         \/         \/            
Iteration           1, correct result computed.
Iteration           1 Starting: a_i = 00010, b_i = 01010
[370000] %Error: testbench.sv:170: Assertion failed in TOP.testbench: [0;31mError![0m: Iteration           2 result_o should be 0000010100, got 0000011001
%Error: testbench.sv:170: Verilog $stop
Aborting...
