{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1720796928191 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720796928191 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 12 12:08:48 2024 " "Processing started: Fri Jul 12 12:08:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720796928191 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720796928191 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off D1_IN -c D1_IN " "Command: quartus_map --read_settings_files=on --write_settings_files=off D1_IN -c D1_IN" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720796928191 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1720796928306 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1720796928307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "D1_IN.v 1 1 " "Found 1 design units, including 1 entities, in source file D1_IN.v" { { "Info" "ISGN_ENTITY_NAME" "1 D1_IN " "Found entity 1: D1_IN" {  } { { "D1_IN.v" "" { Text "/home/aluno/Documentos/leandro/D1_IN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720796933403 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720796933403 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "D2_IN.v 1 1 " "Found 1 design units, including 1 entities, in source file D2_IN.v" { { "Info" "ISGN_ENTITY_NAME" "1 D2_IN " "Found entity 1: D2_IN" {  } { { "D2_IN.v" "" { Text "/home/aluno/Documentos/leandro/D2_IN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720796933404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720796933404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "D3_IN.v 1 1 " "Found 1 design units, including 1 entities, in source file D3_IN.v" { { "Info" "ISGN_ENTITY_NAME" "1 D3_IN " "Found entity 1: D3_IN" {  } { { "D3_IN.v" "" { Text "/home/aluno/Documentos/leandro/D3_IN.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720796933404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720796933404 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "d0 D0 cronometro.v(5) " "Verilog HDL Declaration information at cronometro.v(5): object \"d0\" differs only in case from object \"D0\" in the same scope" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/leandro/cronometro.v" 5 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1720796933405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cronometro.v 1 1 " "Found 1 design units, including 1 entities, in source file cronometro.v" { { "Info" "ISGN_ENTITY_NAME" "1 cronometro " "Found entity 1: cronometro" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/leandro/cronometro.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720796933405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720796933405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dFlipFlop.v 1 1 " "Found 1 design units, including 1 entities, in source file dFlipFlop.v" { { "Info" "ISGN_ENTITY_NAME" "1 dFlipFlop " "Found entity 1: dFlipFlop" {  } { { "dFlipFlop.v" "" { Text "/home/aluno/Documentos/leandro/dFlipFlop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720796933405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720796933405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Levl_to_pulse.v 1 1 " "Found 1 design units, including 1 entities, in source file Levl_to_pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 Levl_to_pulse " "Found entity 1: Levl_to_pulse" {  } { { "Levl_to_pulse.v" "" { Text "/home/aluno/Documentos/leandro/Levl_to_pulse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720796933406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720796933406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_unit_sec.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_unit_sec.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_unit_sec " "Found entity 1: decoder_unit_sec" {  } { { "decoder_unit_sec.v" "" { Text "/home/aluno/Documentos/leandro/decoder_unit_sec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720796933406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720796933406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_duzen_sec.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_duzen_sec.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_duzen_sec " "Found entity 1: decoder_duzen_sec" {  } { { "decoder_duzen_sec.v" "" { Text "/home/aluno/Documentos/leandro/decoder_duzen_sec.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720796933406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720796933406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequency_divisor.v 1 1 " "Found 1 design units, including 1 entities, in source file frequency_divisor.v" { { "Info" "ISGN_ENTITY_NAME" "1 frequency_divisor " "Found entity 1: frequency_divisor" {  } { { "frequency_divisor.v" "" { Text "/home/aluno/Documentos/leandro/frequency_divisor.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720796933407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720796933407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay.v 1 1 " "Found 1 design units, including 1 entities, in source file delay.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay " "Found entity 1: delay" {  } { { "delay.v" "" { Text "/home/aluno/Documentos/leandro/delay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720796933407 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720796933407 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/matriz_led_nivel.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/matriz_led_nivel.v" { { "Info" "ISGN_ENTITY_NAME" "1 matriz_led_nivel " "Found entity 1: matriz_led_nivel" {  } { { "output_files/matriz_led_nivel.v" "" { Text "/home/aluno/Documentos/leandro/output_files/matriz_led_nivel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1720796933408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720796933408 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a0S cronometro.v(39) " "Verilog HDL Implicit Net warning at cronometro.v(39): created implicit net for \"a0S\"" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/leandro/cronometro.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720796933408 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b0S cronometro.v(39) " "Verilog HDL Implicit Net warning at cronometro.v(39): created implicit net for \"b0S\"" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/leandro/cronometro.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720796933408 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c0S cronometro.v(39) " "Verilog HDL Implicit Net warning at cronometro.v(39): created implicit net for \"c0S\"" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/leandro/cronometro.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720796933408 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d0S cronometro.v(39) " "Verilog HDL Implicit Net warning at cronometro.v(39): created implicit net for \"d0S\"" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/leandro/cronometro.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720796933408 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "e0S cronometro.v(39) " "Verilog HDL Implicit Net warning at cronometro.v(39): created implicit net for \"e0S\"" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/leandro/cronometro.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720796933408 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "f0S cronometro.v(39) " "Verilog HDL Implicit Net warning at cronometro.v(39): created implicit net for \"f0S\"" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/leandro/cronometro.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720796933408 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "g0S cronometro.v(39) " "Verilog HDL Implicit Net warning at cronometro.v(39): created implicit net for \"g0S\"" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/leandro/cronometro.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720796933408 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a1D cronometro.v(42) " "Verilog HDL Implicit Net warning at cronometro.v(42): created implicit net for \"a1D\"" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/leandro/cronometro.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720796933408 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "b1D cronometro.v(42) " "Verilog HDL Implicit Net warning at cronometro.v(42): created implicit net for \"b1D\"" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/leandro/cronometro.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720796933408 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "c1D cronometro.v(42) " "Verilog HDL Implicit Net warning at cronometro.v(42): created implicit net for \"c1D\"" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/leandro/cronometro.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720796933408 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d1D cronometro.v(42) " "Verilog HDL Implicit Net warning at cronometro.v(42): created implicit net for \"d1D\"" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/leandro/cronometro.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720796933408 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "e1D cronometro.v(42) " "Verilog HDL Implicit Net warning at cronometro.v(42): created implicit net for \"e1D\"" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/leandro/cronometro.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720796933408 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "f1D cronometro.v(42) " "Verilog HDL Implicit Net warning at cronometro.v(42): created implicit net for \"f1D\"" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/leandro/cronometro.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720796933408 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "g1D cronometro.v(42) " "Verilog HDL Implicit Net warning at cronometro.v(42): created implicit net for \"g1D\"" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/leandro/cronometro.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720796933408 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "L1 cronometro.v(46) " "Verilog HDL Implicit Net warning at cronometro.v(46): created implicit net for \"L1\"" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/leandro/cronometro.v" 46 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720796933408 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "L2 cronometro.v(47) " "Verilog HDL Implicit Net warning at cronometro.v(47): created implicit net for \"L2\"" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/leandro/cronometro.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720796933408 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and40 cronometro.v(49) " "Verilog HDL Implicit Net warning at cronometro.v(49): created implicit net for \"and40\"" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/leandro/cronometro.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720796933408 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "L0 cronometro.v(49) " "Verilog HDL Implicit Net warning at cronometro.v(49): created implicit net for \"L0\"" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/leandro/cronometro.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720796933408 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and50 cronometro.v(50) " "Verilog HDL Implicit Net warning at cronometro.v(50): created implicit net for \"and50\"" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/leandro/cronometro.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720796933408 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "or10 cronometro.v(51) " "Verilog HDL Implicit Net warning at cronometro.v(51): created implicit net for \"or10\"" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/leandro/cronometro.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720796933408 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DG1_ cronometro.v(53) " "Verilog HDL Implicit Net warning at cronometro.v(53): created implicit net for \"DG1_\"" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/leandro/cronometro.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720796933408 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DG2_ cronometro.v(54) " "Verilog HDL Implicit Net warning at cronometro.v(54): created implicit net for \"DG2_\"" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/leandro/cronometro.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720796933408 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DG3_ cronometro.v(55) " "Verilog HDL Implicit Net warning at cronometro.v(55): created implicit net for \"DG3_\"" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/leandro/cronometro.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720796933408 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "DG4_ cronometro.v(56) " "Verilog HDL Implicit Net warning at cronometro.v(56): created implicit net for \"DG4_\"" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/leandro/cronometro.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720796933408 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A1 decoder_unit_sec.v(6) " "Verilog HDL Implicit Net warning at decoder_unit_sec.v(6): created implicit net for \"A1\"" {  } { { "decoder_unit_sec.v" "" { Text "/home/aluno/Documentos/leandro/decoder_unit_sec.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720796933408 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A2 decoder_unit_sec.v(7) " "Verilog HDL Implicit Net warning at decoder_unit_sec.v(7): created implicit net for \"A2\"" {  } { { "decoder_unit_sec.v" "" { Text "/home/aluno/Documentos/leandro/decoder_unit_sec.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720796933408 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B1 decoder_unit_sec.v(11) " "Verilog HDL Implicit Net warning at decoder_unit_sec.v(11): created implicit net for \"B1\"" {  } { { "decoder_unit_sec.v" "" { Text "/home/aluno/Documentos/leandro/decoder_unit_sec.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720796933408 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B2 decoder_unit_sec.v(12) " "Verilog HDL Implicit Net warning at decoder_unit_sec.v(12): created implicit net for \"B2\"" {  } { { "decoder_unit_sec.v" "" { Text "/home/aluno/Documentos/leandro/decoder_unit_sec.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720796933408 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "D1 decoder_unit_sec.v(19) " "Verilog HDL Implicit Net warning at decoder_unit_sec.v(19): created implicit net for \"D1\"" {  } { { "decoder_unit_sec.v" "" { Text "/home/aluno/Documentos/leandro/decoder_unit_sec.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720796933408 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E1 decoder_unit_sec.v(23) " "Verilog HDL Implicit Net warning at decoder_unit_sec.v(23): created implicit net for \"E1\"" {  } { { "decoder_unit_sec.v" "" { Text "/home/aluno/Documentos/leandro/decoder_unit_sec.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720796933408 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F11 decoder_unit_sec.v(27) " "Verilog HDL Implicit Net warning at decoder_unit_sec.v(27): created implicit net for \"F11\"" {  } { { "decoder_unit_sec.v" "" { Text "/home/aluno/Documentos/leandro/decoder_unit_sec.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720796933408 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F22 decoder_unit_sec.v(28) " "Verilog HDL Implicit Net warning at decoder_unit_sec.v(28): created implicit net for \"F22\"" {  } { { "decoder_unit_sec.v" "" { Text "/home/aluno/Documentos/leandro/decoder_unit_sec.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720796933408 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "F33 decoder_unit_sec.v(29) " "Verilog HDL Implicit Net warning at decoder_unit_sec.v(29): created implicit net for \"F33\"" {  } { { "decoder_unit_sec.v" "" { Text "/home/aluno/Documentos/leandro/decoder_unit_sec.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720796933408 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "G1 decoder_unit_sec.v(33) " "Verilog HDL Implicit Net warning at decoder_unit_sec.v(33): created implicit net for \"G1\"" {  } { { "decoder_unit_sec.v" "" { Text "/home/aluno/Documentos/leandro/decoder_unit_sec.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720796933408 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "NOT_A matriz_led_nivel.v(6) " "Verilog HDL Implicit Net warning at matriz_led_nivel.v(6): created implicit net for \"NOT_A\"" {  } { { "output_files/matriz_led_nivel.v" "" { Text "/home/aluno/Documentos/leandro/output_files/matriz_led_nivel.v" 6 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720796933408 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "NOT_B matriz_led_nivel.v(7) " "Verilog HDL Implicit Net warning at matriz_led_nivel.v(7): created implicit net for \"NOT_B\"" {  } { { "output_files/matriz_led_nivel.v" "" { Text "/home/aluno/Documentos/leandro/output_files/matriz_led_nivel.v" 7 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720796933408 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "NOT_M matriz_led_nivel.v(8) " "Verilog HDL Implicit Net warning at matriz_led_nivel.v(8): created implicit net for \"NOT_M\"" {  } { { "output_files/matriz_led_nivel.v" "" { Text "/home/aluno/Documentos/leandro/output_files/matriz_led_nivel.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720796933408 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "NOT_AL matriz_led_nivel.v(9) " "Verilog HDL Implicit Net warning at matriz_led_nivel.v(9): created implicit net for \"NOT_AL\"" {  } { { "output_files/matriz_led_nivel.v" "" { Text "/home/aluno/Documentos/leandro/output_files/matriz_led_nivel.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720796933408 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B1 matriz_led_nivel.v(25) " "Verilog HDL Implicit Net warning at matriz_led_nivel.v(25): created implicit net for \"B1\"" {  } { { "output_files/matriz_led_nivel.v" "" { Text "/home/aluno/Documentos/leandro/output_files/matriz_led_nivel.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720796933408 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "C6 matriz_led_nivel.v(25) " "Verilog HDL Implicit Net warning at matriz_led_nivel.v(25): created implicit net for \"C6\"" {  } { { "output_files/matriz_led_nivel.v" "" { Text "/home/aluno/Documentos/leandro/output_files/matriz_led_nivel.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720796933408 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B2 matriz_led_nivel.v(26) " "Verilog HDL Implicit Net warning at matriz_led_nivel.v(26): created implicit net for \"B2\"" {  } { { "output_files/matriz_led_nivel.v" "" { Text "/home/aluno/Documentos/leandro/output_files/matriz_led_nivel.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720796933409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B3 matriz_led_nivel.v(27) " "Verilog HDL Implicit Net warning at matriz_led_nivel.v(27): created implicit net for \"B3\"" {  } { { "output_files/matriz_led_nivel.v" "" { Text "/home/aluno/Documentos/leandro/output_files/matriz_led_nivel.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720796933409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B4 matriz_led_nivel.v(28) " "Verilog HDL Implicit Net warning at matriz_led_nivel.v(28): created implicit net for \"B4\"" {  } { { "output_files/matriz_led_nivel.v" "" { Text "/home/aluno/Documentos/leandro/output_files/matriz_led_nivel.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720796933409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B5 matriz_led_nivel.v(29) " "Verilog HDL Implicit Net warning at matriz_led_nivel.v(29): created implicit net for \"B5\"" {  } { { "output_files/matriz_led_nivel.v" "" { Text "/home/aluno/Documentos/leandro/output_files/matriz_led_nivel.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720796933409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B6 matriz_led_nivel.v(30) " "Verilog HDL Implicit Net warning at matriz_led_nivel.v(30): created implicit net for \"B6\"" {  } { { "output_files/matriz_led_nivel.v" "" { Text "/home/aluno/Documentos/leandro/output_files/matriz_led_nivel.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720796933409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B_S1 matriz_led_nivel.v(32) " "Verilog HDL Implicit Net warning at matriz_led_nivel.v(32): created implicit net for \"B_S1\"" {  } { { "output_files/matriz_led_nivel.v" "" { Text "/home/aluno/Documentos/leandro/output_files/matriz_led_nivel.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720796933409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B_S2 matriz_led_nivel.v(33) " "Verilog HDL Implicit Net warning at matriz_led_nivel.v(33): created implicit net for \"B_S2\"" {  } { { "output_files/matriz_led_nivel.v" "" { Text "/home/aluno/Documentos/leandro/output_files/matriz_led_nivel.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720796933409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B_S3 matriz_led_nivel.v(34) " "Verilog HDL Implicit Net warning at matriz_led_nivel.v(34): created implicit net for \"B_S3\"" {  } { { "output_files/matriz_led_nivel.v" "" { Text "/home/aluno/Documentos/leandro/output_files/matriz_led_nivel.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720796933409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B_S4 matriz_led_nivel.v(35) " "Verilog HDL Implicit Net warning at matriz_led_nivel.v(35): created implicit net for \"B_S4\"" {  } { { "output_files/matriz_led_nivel.v" "" { Text "/home/aluno/Documentos/leandro/output_files/matriz_led_nivel.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720796933409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B_S5 matriz_led_nivel.v(36) " "Verilog HDL Implicit Net warning at matriz_led_nivel.v(36): created implicit net for \"B_S5\"" {  } { { "output_files/matriz_led_nivel.v" "" { Text "/home/aluno/Documentos/leandro/output_files/matriz_led_nivel.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720796933409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "B_S6 matriz_led_nivel.v(37) " "Verilog HDL Implicit Net warning at matriz_led_nivel.v(37): created implicit net for \"B_S6\"" {  } { { "output_files/matriz_led_nivel.v" "" { Text "/home/aluno/Documentos/leandro/output_files/matriz_led_nivel.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720796933409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "M1 matriz_led_nivel.v(41) " "Verilog HDL Implicit Net warning at matriz_led_nivel.v(41): created implicit net for \"M1\"" {  } { { "output_files/matriz_led_nivel.v" "" { Text "/home/aluno/Documentos/leandro/output_files/matriz_led_nivel.v" 41 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720796933409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "M2 matriz_led_nivel.v(42) " "Verilog HDL Implicit Net warning at matriz_led_nivel.v(42): created implicit net for \"M2\"" {  } { { "output_files/matriz_led_nivel.v" "" { Text "/home/aluno/Documentos/leandro/output_files/matriz_led_nivel.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720796933409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "M3 matriz_led_nivel.v(43) " "Verilog HDL Implicit Net warning at matriz_led_nivel.v(43): created implicit net for \"M3\"" {  } { { "output_files/matriz_led_nivel.v" "" { Text "/home/aluno/Documentos/leandro/output_files/matriz_led_nivel.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720796933409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "M5 matriz_led_nivel.v(44) " "Verilog HDL Implicit Net warning at matriz_led_nivel.v(44): created implicit net for \"M5\"" {  } { { "output_files/matriz_led_nivel.v" "" { Text "/home/aluno/Documentos/leandro/output_files/matriz_led_nivel.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720796933409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "M6 matriz_led_nivel.v(45) " "Verilog HDL Implicit Net warning at matriz_led_nivel.v(45): created implicit net for \"M6\"" {  } { { "output_files/matriz_led_nivel.v" "" { Text "/home/aluno/Documentos/leandro/output_files/matriz_led_nivel.v" 45 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720796933409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "M_S1 matriz_led_nivel.v(47) " "Verilog HDL Implicit Net warning at matriz_led_nivel.v(47): created implicit net for \"M_S1\"" {  } { { "output_files/matriz_led_nivel.v" "" { Text "/home/aluno/Documentos/leandro/output_files/matriz_led_nivel.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720796933409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "M_S2 matriz_led_nivel.v(48) " "Verilog HDL Implicit Net warning at matriz_led_nivel.v(48): created implicit net for \"M_S2\"" {  } { { "output_files/matriz_led_nivel.v" "" { Text "/home/aluno/Documentos/leandro/output_files/matriz_led_nivel.v" 48 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720796933409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "M_S3 matriz_led_nivel.v(49) " "Verilog HDL Implicit Net warning at matriz_led_nivel.v(49): created implicit net for \"M_S3\"" {  } { { "output_files/matriz_led_nivel.v" "" { Text "/home/aluno/Documentos/leandro/output_files/matriz_led_nivel.v" 49 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720796933409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "M_S5 matriz_led_nivel.v(50) " "Verilog HDL Implicit Net warning at matriz_led_nivel.v(50): created implicit net for \"M_S5\"" {  } { { "output_files/matriz_led_nivel.v" "" { Text "/home/aluno/Documentos/leandro/output_files/matriz_led_nivel.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720796933409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "M_S6 matriz_led_nivel.v(51) " "Verilog HDL Implicit Net warning at matriz_led_nivel.v(51): created implicit net for \"M_S6\"" {  } { { "output_files/matriz_led_nivel.v" "" { Text "/home/aluno/Documentos/leandro/output_files/matriz_led_nivel.v" 51 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720796933409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A2 matriz_led_nivel.v(55) " "Verilog HDL Implicit Net warning at matriz_led_nivel.v(55): created implicit net for \"A2\"" {  } { { "output_files/matriz_led_nivel.v" "" { Text "/home/aluno/Documentos/leandro/output_files/matriz_led_nivel.v" 55 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720796933409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A3 matriz_led_nivel.v(56) " "Verilog HDL Implicit Net warning at matriz_led_nivel.v(56): created implicit net for \"A3\"" {  } { { "output_files/matriz_led_nivel.v" "" { Text "/home/aluno/Documentos/leandro/output_files/matriz_led_nivel.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720796933409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A5 matriz_led_nivel.v(57) " "Verilog HDL Implicit Net warning at matriz_led_nivel.v(57): created implicit net for \"A5\"" {  } { { "output_files/matriz_led_nivel.v" "" { Text "/home/aluno/Documentos/leandro/output_files/matriz_led_nivel.v" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720796933409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A6 matriz_led_nivel.v(58) " "Verilog HDL Implicit Net warning at matriz_led_nivel.v(58): created implicit net for \"A6\"" {  } { { "output_files/matriz_led_nivel.v" "" { Text "/home/aluno/Documentos/leandro/output_files/matriz_led_nivel.v" 58 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720796933409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A_S2 matriz_led_nivel.v(60) " "Verilog HDL Implicit Net warning at matriz_led_nivel.v(60): created implicit net for \"A_S2\"" {  } { { "output_files/matriz_led_nivel.v" "" { Text "/home/aluno/Documentos/leandro/output_files/matriz_led_nivel.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720796933409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A_S3 matriz_led_nivel.v(61) " "Verilog HDL Implicit Net warning at matriz_led_nivel.v(61): created implicit net for \"A_S3\"" {  } { { "output_files/matriz_led_nivel.v" "" { Text "/home/aluno/Documentos/leandro/output_files/matriz_led_nivel.v" 61 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720796933409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A_S5 matriz_led_nivel.v(62) " "Verilog HDL Implicit Net warning at matriz_led_nivel.v(62): created implicit net for \"A_S5\"" {  } { { "output_files/matriz_led_nivel.v" "" { Text "/home/aluno/Documentos/leandro/output_files/matriz_led_nivel.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720796933409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "A_S6 matriz_led_nivel.v(63) " "Verilog HDL Implicit Net warning at matriz_led_nivel.v(63): created implicit net for \"A_S6\"" {  } { { "output_files/matriz_led_nivel.v" "" { Text "/home/aluno/Documentos/leandro/output_files/matriz_led_nivel.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720796933409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E2 matriz_led_nivel.v(67) " "Verilog HDL Implicit Net warning at matriz_led_nivel.v(67): created implicit net for \"E2\"" {  } { { "output_files/matriz_led_nivel.v" "" { Text "/home/aluno/Documentos/leandro/output_files/matriz_led_nivel.v" 67 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720796933409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E3 matriz_led_nivel.v(68) " "Verilog HDL Implicit Net warning at matriz_led_nivel.v(68): created implicit net for \"E3\"" {  } { { "output_files/matriz_led_nivel.v" "" { Text "/home/aluno/Documentos/leandro/output_files/matriz_led_nivel.v" 68 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720796933409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E4 matriz_led_nivel.v(69) " "Verilog HDL Implicit Net warning at matriz_led_nivel.v(69): created implicit net for \"E4\"" {  } { { "output_files/matriz_led_nivel.v" "" { Text "/home/aluno/Documentos/leandro/output_files/matriz_led_nivel.v" 69 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720796933409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E5 matriz_led_nivel.v(70) " "Verilog HDL Implicit Net warning at matriz_led_nivel.v(70): created implicit net for \"E5\"" {  } { { "output_files/matriz_led_nivel.v" "" { Text "/home/aluno/Documentos/leandro/output_files/matriz_led_nivel.v" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720796933409 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "E6 matriz_led_nivel.v(71) " "Verilog HDL Implicit Net warning at matriz_led_nivel.v(71): created implicit net for \"E6\"" {  } { { "output_files/matriz_led_nivel.v" "" { Text "/home/aluno/Documentos/leandro/output_files/matriz_led_nivel.v" 71 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720796933409 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cronometro.v(9) " "Verilog HDL Instantiation warning at cronometro.v(9): instance has no name" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/leandro/cronometro.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1720796933410 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cronometro.v(12) " "Verilog HDL Instantiation warning at cronometro.v(12): instance has no name" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/leandro/cronometro.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1720796933410 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cronometro.v(13) " "Verilog HDL Instantiation warning at cronometro.v(13): instance has no name" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/leandro/cronometro.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1720796933410 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cronometro.v(14) " "Verilog HDL Instantiation warning at cronometro.v(14): instance has no name" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/leandro/cronometro.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1720796933410 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "matriz_led_nivel.v(13) " "Verilog HDL Instantiation warning at matriz_led_nivel.v(13): instance has no name" {  } { { "output_files/matriz_led_nivel.v" "" { Text "/home/aluno/Documentos/leandro/output_files/matriz_led_nivel.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1720796933410 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "matriz_led_nivel.v(14) " "Verilog HDL Instantiation warning at matriz_led_nivel.v(14): instance has no name" {  } { { "output_files/matriz_led_nivel.v" "" { Text "/home/aluno/Documentos/leandro/output_files/matriz_led_nivel.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1720796933410 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "matriz_led_nivel.v(15) " "Verilog HDL Instantiation warning at matriz_led_nivel.v(15): instance has no name" {  } { { "output_files/matriz_led_nivel.v" "" { Text "/home/aluno/Documentos/leandro/output_files/matriz_led_nivel.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1720796933410 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cronometro.v(94) " "Verilog HDL Instantiation warning at cronometro.v(94): instance has no name" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/leandro/cronometro.v" 94 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1720796933410 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cronometro " "Elaborating entity \"cronometro\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1720796933444 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 cronometro.v(59) " "Verilog HDL warning at cronometro.v(59): actual bit length 32 differs from formal bit length 1" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/leandro/cronometro.v" 59 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1720796933445 "|cronometro"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "frequency_divisor frequency_divisor:comb_3 " "Elaborating entity \"frequency_divisor\" for hierarchy \"frequency_divisor:comb_3\"" {  } { { "cronometro.v" "comb_3" { Text "/home/aluno/Documentos/leandro/cronometro.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720796933446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay frequency_divisor:comb_3\|delay:DL1 " "Elaborating entity \"delay\" for hierarchy \"frequency_divisor:comb_3\|delay:DL1\"" {  } { { "frequency_divisor.v" "DL1" { Text "/home/aluno/Documentos/leandro/frequency_divisor.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720796933446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dFlipFlop frequency_divisor:comb_3\|delay:DL1\|dFlipFlop:F0 " "Elaborating entity \"dFlipFlop\" for hierarchy \"frequency_divisor:comb_3\|delay:DL1\|dFlipFlop:F0\"" {  } { { "delay.v" "F0" { Text "/home/aluno/Documentos/leandro/delay.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720796933447 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D1_IN D1_IN:comb_4 " "Elaborating entity \"D1_IN\" for hierarchy \"D1_IN:comb_4\"" {  } { { "cronometro.v" "comb_4" { Text "/home/aluno/Documentos/leandro/cronometro.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720796933449 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D2_IN D2_IN:comb_5 " "Elaborating entity \"D2_IN\" for hierarchy \"D2_IN:comb_5\"" {  } { { "cronometro.v" "comb_5" { Text "/home/aluno/Documentos/leandro/cronometro.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720796933450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D3_IN D3_IN:comb_6 " "Elaborating entity \"D3_IN\" for hierarchy \"D3_IN:comb_6\"" {  } { { "cronometro.v" "comb_6" { Text "/home/aluno/Documentos/leandro/cronometro.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720796933450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_unit_sec decoder_unit_sec:DCDUS " "Elaborating entity \"decoder_unit_sec\" for hierarchy \"decoder_unit_sec:DCDUS\"" {  } { { "cronometro.v" "DCDUS" { Text "/home/aluno/Documentos/leandro/cronometro.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720796933451 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_duzen_sec decoder_duzen_sec:DCDDS " "Elaborating entity \"decoder_duzen_sec\" for hierarchy \"decoder_duzen_sec:DCDDS\"" {  } { { "cronometro.v" "DCDDS" { Text "/home/aluno/Documentos/leandro/cronometro.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720796933452 ""}
{ "Warning" "WVRFX_VERI_1210_UNCONVERTED" "32 1 decoder_duzen_sec.v(10) " "Verilog HDL warning at decoder_duzen_sec.v(10): actual bit length 32 differs from formal bit length 1" {  } { { "decoder_duzen_sec.v" "" { Text "/home/aluno/Documentos/leandro/decoder_duzen_sec.v" 10 0 0 } }  } 0 10739 "Verilog HDL warning at %3!s!: actual bit length %1!d! differs from formal bit length %2!d!" 0 0 "Analysis & Synthesis" 0 -1 1720796933452 "|cronometro|decoder_duzen_sec:DCDDS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "matriz_led_nivel matriz_led_nivel:comb_49 " "Elaborating entity \"matriz_led_nivel\" for hierarchy \"matriz_led_nivel:comb_49\"" {  } { { "cronometro.v" "comb_49" { Text "/home/aluno/Documentos/leandro/cronometro.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1720796933452 ""}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "C6 0 matriz_led_nivel.v(25) " "Net \"C6\" at matriz_led_nivel.v(25) has no driver or initial value, using a default initial value '0'" {  } { { "output_files/matriz_led_nivel.v" "" { Text "/home/aluno/Documentos/leandro/output_files/matriz_led_nivel.v" 25 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1720796933453 "|cronometro|matriz_led_nivel:comb_49"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "L7 matriz_led_nivel.v(4) " "Output port \"L7\" at matriz_led_nivel.v(4) has no driver" {  } { { "output_files/matriz_led_nivel.v" "" { Text "/home/aluno/Documentos/leandro/output_files/matriz_led_nivel.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1720796933454 "|cronometro|matriz_led_nivel:comb_49"}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "4 " "Ignored 4 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "4 " "Ignored 4 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1720796933510 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1720796933510 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "12 " "12 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1720796933654 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LL7 GND " "Pin \"LL7\" is stuck at GND" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/leandro/cronometro.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720796933672 "|cronometro|LL7"} { "Warning" "WMLS_MLS_STUCK_PIN" "DG2 VCC " "Pin \"DG2\" is stuck at VCC" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/leandro/cronometro.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1720796933672 "|cronometro|DG2"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1720796933672 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "10 " "Design contains 10 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D0SET " "No output dependent on input pin \"D0SET\"" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/leandro/cronometro.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720796933710 "|cronometro|D0SET"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D0RST " "No output dependent on input pin \"D0RST\"" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/leandro/cronometro.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720796933710 "|cronometro|D0RST"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D1SET " "No output dependent on input pin \"D1SET\"" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/leandro/cronometro.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720796933710 "|cronometro|D1SET"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D1RST " "No output dependent on input pin \"D1RST\"" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/leandro/cronometro.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720796933710 "|cronometro|D1RST"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D2SET " "No output dependent on input pin \"D2SET\"" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/leandro/cronometro.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720796933710 "|cronometro|D2SET"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D2RST " "No output dependent on input pin \"D2RST\"" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/leandro/cronometro.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720796933710 "|cronometro|D2RST"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D3SET " "No output dependent on input pin \"D3SET\"" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/leandro/cronometro.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720796933710 "|cronometro|D3SET"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D3RST " "No output dependent on input pin \"D3RST\"" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/leandro/cronometro.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720796933710 "|cronometro|D3RST"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D1DSET " "No output dependent on input pin \"D1DSET\"" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/leandro/cronometro.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720796933710 "|cronometro|D1DSET"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "D1DRST " "No output dependent on input pin \"D1DRST\"" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/leandro/cronometro.v" 3 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1720796933710 "|cronometro|D1DRST"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1720796933710 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "111 " "Implemented 111 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1720796933710 ""} { "Info" "ICUT_CUT_TM_OPINS" "29 " "Implemented 29 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1720796933710 ""} { "Info" "ICUT_CUT_TM_LCELLS" "68 " "Implemented 68 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1720796933710 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1720796933710 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/aluno/Documentos/leandro/output_files/D1_IN.map.smsg " "Generated suppressed messages file /home/aluno/Documentos/leandro/output_files/D1_IN.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1720796933734 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 102 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 102 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "341 " "Peak virtual memory: 341 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720796933742 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 12 12:08:53 2024 " "Processing ended: Fri Jul 12 12:08:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720796933742 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720796933742 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720796933742 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1720796933742 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1720796934329 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720796934330 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 12 12:08:54 2024 " "Processing started: Fri Jul 12 12:08:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720796934330 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1720796934330 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off D1_IN -c D1_IN " "Command: quartus_fit --read_settings_files=off --write_settings_files=off D1_IN -c D1_IN" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1720796934330 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1720796934358 ""}
{ "Info" "0" "" "Project  = D1_IN" {  } {  } 0 0 "Project  = D1_IN" 0 0 "Fitter" 0 0 1720796934358 ""}
{ "Info" "0" "" "Revision = D1_IN" {  } {  } 0 0 "Revision = D1_IN" 0 0 "Fitter" 0 0 1720796934358 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1720796934394 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1720796934394 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "D1_IN EPM240T100C5 " "Selected device EPM240T100C5 for design \"D1_IN\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1720796934396 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1720796934453 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1720796934453 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1720796934478 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1720796934480 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1720796934510 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1720796934510 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1720796934510 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1720796934510 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1720796934510 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1720796934510 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "10 43 " "No exact pin location assignment(s) for 10 pins of 43 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1720796934514 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "D1_IN.sdc " "Synopsys Design Constraints File file not found: 'D1_IN.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1720796934540 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1720796934541 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1720796934545 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1720796934545 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 30 clocks " "Found 30 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720796934545 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720796934545 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000       CLK_IN " "   1.000       CLK_IN" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720796934545 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 dFlipFlop:FFD0\|q " "   1.000 dFlipFlop:FFD0\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720796934545 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 dFlipFlop:FFL0\|q " "   1.000 dFlipFlop:FFL0\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720796934545 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divisor:comb_3\|delay:DL1\|dFlipFlop:F0\|q " "   1.000 frequency_divisor:comb_3\|delay:DL1\|dFlipFlop:F0\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720796934545 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divisor:comb_3\|delay:DL1\|dFlipFlop:F1\|q " "   1.000 frequency_divisor:comb_3\|delay:DL1\|dFlipFlop:F1\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720796934545 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divisor:comb_3\|delay:DL1\|dFlipFlop:F2\|q " "   1.000 frequency_divisor:comb_3\|delay:DL1\|dFlipFlop:F2\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720796934545 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divisor:comb_3\|delay:DL1\|dFlipFlop:F3\|q " "   1.000 frequency_divisor:comb_3\|delay:DL1\|dFlipFlop:F3\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720796934545 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divisor:comb_3\|delay:DL1\|dFlipFlop:F4\|q " "   1.000 frequency_divisor:comb_3\|delay:DL1\|dFlipFlop:F4\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720796934545 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divisor:comb_3\|delay:DL1\|dFlipFlop:F5\|q " "   1.000 frequency_divisor:comb_3\|delay:DL1\|dFlipFlop:F5\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720796934545 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divisor:comb_3\|delay:DL2\|dFlipFlop:F0\|q " "   1.000 frequency_divisor:comb_3\|delay:DL2\|dFlipFlop:F0\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720796934545 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divisor:comb_3\|delay:DL2\|dFlipFlop:F1\|q " "   1.000 frequency_divisor:comb_3\|delay:DL2\|dFlipFlop:F1\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720796934545 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divisor:comb_3\|delay:DL2\|dFlipFlop:F2\|q " "   1.000 frequency_divisor:comb_3\|delay:DL2\|dFlipFlop:F2\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720796934545 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divisor:comb_3\|delay:DL2\|dFlipFlop:F3\|q " "   1.000 frequency_divisor:comb_3\|delay:DL2\|dFlipFlop:F3\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720796934545 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divisor:comb_3\|delay:DL2\|dFlipFlop:F4\|q " "   1.000 frequency_divisor:comb_3\|delay:DL2\|dFlipFlop:F4\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720796934545 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divisor:comb_3\|delay:DL2\|dFlipFlop:F5\|q " "   1.000 frequency_divisor:comb_3\|delay:DL2\|dFlipFlop:F5\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720796934545 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divisor:comb_3\|delay:DL3\|dFlipFlop:F0\|q " "   1.000 frequency_divisor:comb_3\|delay:DL3\|dFlipFlop:F0\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720796934545 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divisor:comb_3\|delay:DL3\|dFlipFlop:F1\|q " "   1.000 frequency_divisor:comb_3\|delay:DL3\|dFlipFlop:F1\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720796934545 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divisor:comb_3\|delay:DL3\|dFlipFlop:F2\|q " "   1.000 frequency_divisor:comb_3\|delay:DL3\|dFlipFlop:F2\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720796934545 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divisor:comb_3\|delay:DL3\|dFlipFlop:F3\|q " "   1.000 frequency_divisor:comb_3\|delay:DL3\|dFlipFlop:F3\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720796934545 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divisor:comb_3\|delay:DL3\|dFlipFlop:F4\|q " "   1.000 frequency_divisor:comb_3\|delay:DL3\|dFlipFlop:F4\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720796934545 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divisor:comb_3\|delay:DL3\|dFlipFlop:F5\|q " "   1.000 frequency_divisor:comb_3\|delay:DL3\|dFlipFlop:F5\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720796934545 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divisor:comb_3\|delay:DL4\|dFlipFlop:F0\|q " "   1.000 frequency_divisor:comb_3\|delay:DL4\|dFlipFlop:F0\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720796934545 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divisor:comb_3\|delay:DL4\|dFlipFlop:F1\|q " "   1.000 frequency_divisor:comb_3\|delay:DL4\|dFlipFlop:F1\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720796934545 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divisor:comb_3\|delay:DL4\|dFlipFlop:F2\|q " "   1.000 frequency_divisor:comb_3\|delay:DL4\|dFlipFlop:F2\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720796934545 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divisor:comb_3\|delay:DL4\|dFlipFlop:F3\|q " "   1.000 frequency_divisor:comb_3\|delay:DL4\|dFlipFlop:F3\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720796934545 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divisor:comb_3\|delay:DL4\|dFlipFlop:F4\|q " "   1.000 frequency_divisor:comb_3\|delay:DL4\|dFlipFlop:F4\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720796934545 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divisor:comb_3\|delay:DL4\|dFlipFlop:F5\|q " "   1.000 frequency_divisor:comb_3\|delay:DL4\|dFlipFlop:F5\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720796934545 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 frequency_divisor:comb_3\|dFlipFlop:F0\|q " "   1.000 frequency_divisor:comb_3\|dFlipFlop:F0\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720796934545 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 matriz_led_nivel:comb_49\|dFlipFlop:comb_7\|q " "   1.000 matriz_led_nivel:comb_49\|dFlipFlop:comb_7\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720796934545 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 matriz_led_nivel:comb_49\|dFlipFlop:comb_8\|q " "   1.000 matriz_led_nivel:comb_49\|dFlipFlop:comb_8\|q" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1720796934545 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1720796934545 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1720796934547 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1720796934547 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1720796934549 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "frequency_divisor:comb_3\|CLK_OUT Global clock " "Automatically promoted signal \"frequency_divisor:comb_3\|CLK_OUT\" to use Global clock" {  } { { "frequency_divisor.v" "" { Text "/home/aluno/Documentos/leandro/frequency_divisor.v" 4 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1720796934552 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "frequency_divisor:comb_3\|delay:DL2\|dFlipFlop:F5\|q Global clock " "Automatically promoted some destinations of signal \"frequency_divisor:comb_3\|delay:DL2\|dFlipFlop:F5\|q\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "frequency_divisor:comb_3\|delay:DL2\|dFlipFlop:F5\|q " "Destination \"frequency_divisor:comb_3\|delay:DL2\|dFlipFlop:F5\|q\" may be non-global or may not use global clock" {  } { { "dFlipFlop.v" "" { Text "/home/aluno/Documentos/leandro/dFlipFlop.v" 6 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1720796934552 ""}  } { { "dFlipFlop.v" "" { Text "/home/aluno/Documentos/leandro/dFlipFlop.v" 6 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1720796934552 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "and3 Global clock " "Automatically promoted signal \"and3\" to use Global clock" {  } { { "cronometro.v" "" { Text "/home/aluno/Documentos/leandro/cronometro.v" 7 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1720796934552 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1720796934552 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1720796934553 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1720796934562 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1720796934577 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1720796934578 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1720796934578 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1720796934578 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "10 unused 3.3V 10 0 0 " "Number of I/O pins in group: 10 (unused VREF, 3.3V VCCIO, 10 input, 0 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1720796934580 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1720796934580 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1720796934580 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 7 31 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1720796934580 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 26 16 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 26 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1720796934580 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1720796934580 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1720796934580 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1720796934585 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1720796934587 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1720796934662 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1720796934718 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1720796934720 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1720796934975 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1720796934975 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1720796934989 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "4 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "/home/aluno/Documentos/leandro/" { { 1 { 0 "Router estimated peak interconnect usage is 4% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1720796935058 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1720796935058 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1720796935117 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1720796935117 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1720796935118 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.18 " "Total time spent on timing analysis during the Fitter is 0.18 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1720796935127 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1720796935132 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1720796935138 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/aluno/Documentos/leandro/output_files/D1_IN.fit.smsg " "Generated suppressed messages file /home/aluno/Documentos/leandro/output_files/D1_IN.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1720796935155 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "972 " "Peak virtual memory: 972 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720796935163 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 12 12:08:55 2024 " "Processing ended: Fri Jul 12 12:08:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720796935163 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720796935163 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720796935163 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1720796935163 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1720796936313 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720796936314 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 12 12:08:56 2024 " "Processing started: Fri Jul 12 12:08:56 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720796936314 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1720796936314 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off D1_IN -c D1_IN " "Command: quartus_asm --read_settings_files=off --write_settings_files=off D1_IN -c D1_IN" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1720796936314 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1720796936438 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1720796936449 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1720796936451 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "327 " "Peak virtual memory: 327 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720796936499 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 12 12:08:56 2024 " "Processing ended: Fri Jul 12 12:08:56 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720796936499 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720796936499 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720796936499 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1720796936499 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1720796937096 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1720796937564 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720796937564 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 12 12:08:57 2024 " "Processing started: Fri Jul 12 12:08:57 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720796937564 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1720796937564 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta D1_IN -c D1_IN " "Command: quartus_sta D1_IN -c D1_IN" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1720796937565 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1720796937594 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1720796937643 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1720796937643 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720796937697 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720796937697 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1720796937761 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1720796937817 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "D1_IN.sdc " "Synopsys Design Constraints File file not found: 'D1_IN.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1720796937836 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1720796937837 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divisor:comb_3\|dFlipFlop:F0\|q frequency_divisor:comb_3\|dFlipFlop:F0\|q " "create_clock -period 1.000 -name frequency_divisor:comb_3\|dFlipFlop:F0\|q frequency_divisor:comb_3\|dFlipFlop:F0\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1720796937839 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name dFlipFlop:FFD0\|q dFlipFlop:FFD0\|q " "create_clock -period 1.000 -name dFlipFlop:FFD0\|q dFlipFlop:FFD0\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1720796937839 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name matriz_led_nivel:comb_49\|dFlipFlop:comb_8\|q matriz_led_nivel:comb_49\|dFlipFlop:comb_8\|q " "create_clock -period 1.000 -name matriz_led_nivel:comb_49\|dFlipFlop:comb_8\|q matriz_led_nivel:comb_49\|dFlipFlop:comb_8\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1720796937839 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name matriz_led_nivel:comb_49\|dFlipFlop:comb_7\|q matriz_led_nivel:comb_49\|dFlipFlop:comb_7\|q " "create_clock -period 1.000 -name matriz_led_nivel:comb_49\|dFlipFlop:comb_7\|q matriz_led_nivel:comb_49\|dFlipFlop:comb_7\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1720796937839 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divisor:comb_3\|delay:DL2\|dFlipFlop:F5\|q frequency_divisor:comb_3\|delay:DL2\|dFlipFlop:F5\|q " "create_clock -period 1.000 -name frequency_divisor:comb_3\|delay:DL2\|dFlipFlop:F5\|q frequency_divisor:comb_3\|delay:DL2\|dFlipFlop:F5\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1720796937839 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divisor:comb_3\|delay:DL2\|dFlipFlop:F4\|q frequency_divisor:comb_3\|delay:DL2\|dFlipFlop:F4\|q " "create_clock -period 1.000 -name frequency_divisor:comb_3\|delay:DL2\|dFlipFlop:F4\|q frequency_divisor:comb_3\|delay:DL2\|dFlipFlop:F4\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1720796937839 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name dFlipFlop:FFL0\|q dFlipFlop:FFL0\|q " "create_clock -period 1.000 -name dFlipFlop:FFL0\|q dFlipFlop:FFL0\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1720796937839 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divisor:comb_3\|delay:DL2\|dFlipFlop:F3\|q frequency_divisor:comb_3\|delay:DL2\|dFlipFlop:F3\|q " "create_clock -period 1.000 -name frequency_divisor:comb_3\|delay:DL2\|dFlipFlop:F3\|q frequency_divisor:comb_3\|delay:DL2\|dFlipFlop:F3\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1720796937839 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divisor:comb_3\|delay:DL4\|dFlipFlop:F5\|q frequency_divisor:comb_3\|delay:DL4\|dFlipFlop:F5\|q " "create_clock -period 1.000 -name frequency_divisor:comb_3\|delay:DL4\|dFlipFlop:F5\|q frequency_divisor:comb_3\|delay:DL4\|dFlipFlop:F5\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1720796937839 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divisor:comb_3\|delay:DL2\|dFlipFlop:F2\|q frequency_divisor:comb_3\|delay:DL2\|dFlipFlop:F2\|q " "create_clock -period 1.000 -name frequency_divisor:comb_3\|delay:DL2\|dFlipFlop:F2\|q frequency_divisor:comb_3\|delay:DL2\|dFlipFlop:F2\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1720796937839 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divisor:comb_3\|delay:DL4\|dFlipFlop:F4\|q frequency_divisor:comb_3\|delay:DL4\|dFlipFlop:F4\|q " "create_clock -period 1.000 -name frequency_divisor:comb_3\|delay:DL4\|dFlipFlop:F4\|q frequency_divisor:comb_3\|delay:DL4\|dFlipFlop:F4\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1720796937839 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divisor:comb_3\|delay:DL2\|dFlipFlop:F1\|q frequency_divisor:comb_3\|delay:DL2\|dFlipFlop:F1\|q " "create_clock -period 1.000 -name frequency_divisor:comb_3\|delay:DL2\|dFlipFlop:F1\|q frequency_divisor:comb_3\|delay:DL2\|dFlipFlop:F1\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1720796937839 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divisor:comb_3\|delay:DL4\|dFlipFlop:F3\|q frequency_divisor:comb_3\|delay:DL4\|dFlipFlop:F3\|q " "create_clock -period 1.000 -name frequency_divisor:comb_3\|delay:DL4\|dFlipFlop:F3\|q frequency_divisor:comb_3\|delay:DL4\|dFlipFlop:F3\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1720796937839 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divisor:comb_3\|delay:DL2\|dFlipFlop:F0\|q frequency_divisor:comb_3\|delay:DL2\|dFlipFlop:F0\|q " "create_clock -period 1.000 -name frequency_divisor:comb_3\|delay:DL2\|dFlipFlop:F0\|q frequency_divisor:comb_3\|delay:DL2\|dFlipFlop:F0\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1720796937839 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divisor:comb_3\|delay:DL4\|dFlipFlop:F2\|q frequency_divisor:comb_3\|delay:DL4\|dFlipFlop:F2\|q " "create_clock -period 1.000 -name frequency_divisor:comb_3\|delay:DL4\|dFlipFlop:F2\|q frequency_divisor:comb_3\|delay:DL4\|dFlipFlop:F2\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1720796937839 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divisor:comb_3\|delay:DL1\|dFlipFlop:F5\|q frequency_divisor:comb_3\|delay:DL1\|dFlipFlop:F5\|q " "create_clock -period 1.000 -name frequency_divisor:comb_3\|delay:DL1\|dFlipFlop:F5\|q frequency_divisor:comb_3\|delay:DL1\|dFlipFlop:F5\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1720796937839 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divisor:comb_3\|delay:DL4\|dFlipFlop:F1\|q frequency_divisor:comb_3\|delay:DL4\|dFlipFlop:F1\|q " "create_clock -period 1.000 -name frequency_divisor:comb_3\|delay:DL4\|dFlipFlop:F1\|q frequency_divisor:comb_3\|delay:DL4\|dFlipFlop:F1\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1720796937839 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divisor:comb_3\|delay:DL1\|dFlipFlop:F4\|q frequency_divisor:comb_3\|delay:DL1\|dFlipFlop:F4\|q " "create_clock -period 1.000 -name frequency_divisor:comb_3\|delay:DL1\|dFlipFlop:F4\|q frequency_divisor:comb_3\|delay:DL1\|dFlipFlop:F4\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1720796937839 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divisor:comb_3\|delay:DL4\|dFlipFlop:F0\|q frequency_divisor:comb_3\|delay:DL4\|dFlipFlop:F0\|q " "create_clock -period 1.000 -name frequency_divisor:comb_3\|delay:DL4\|dFlipFlop:F0\|q frequency_divisor:comb_3\|delay:DL4\|dFlipFlop:F0\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1720796937839 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divisor:comb_3\|delay:DL1\|dFlipFlop:F3\|q frequency_divisor:comb_3\|delay:DL1\|dFlipFlop:F3\|q " "create_clock -period 1.000 -name frequency_divisor:comb_3\|delay:DL1\|dFlipFlop:F3\|q frequency_divisor:comb_3\|delay:DL1\|dFlipFlop:F3\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1720796937839 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divisor:comb_3\|delay:DL3\|dFlipFlop:F5\|q frequency_divisor:comb_3\|delay:DL3\|dFlipFlop:F5\|q " "create_clock -period 1.000 -name frequency_divisor:comb_3\|delay:DL3\|dFlipFlop:F5\|q frequency_divisor:comb_3\|delay:DL3\|dFlipFlop:F5\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1720796937839 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divisor:comb_3\|delay:DL1\|dFlipFlop:F2\|q frequency_divisor:comb_3\|delay:DL1\|dFlipFlop:F2\|q " "create_clock -period 1.000 -name frequency_divisor:comb_3\|delay:DL1\|dFlipFlop:F2\|q frequency_divisor:comb_3\|delay:DL1\|dFlipFlop:F2\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1720796937839 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divisor:comb_3\|delay:DL3\|dFlipFlop:F4\|q frequency_divisor:comb_3\|delay:DL3\|dFlipFlop:F4\|q " "create_clock -period 1.000 -name frequency_divisor:comb_3\|delay:DL3\|dFlipFlop:F4\|q frequency_divisor:comb_3\|delay:DL3\|dFlipFlop:F4\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1720796937839 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divisor:comb_3\|delay:DL1\|dFlipFlop:F1\|q frequency_divisor:comb_3\|delay:DL1\|dFlipFlop:F1\|q " "create_clock -period 1.000 -name frequency_divisor:comb_3\|delay:DL1\|dFlipFlop:F1\|q frequency_divisor:comb_3\|delay:DL1\|dFlipFlop:F1\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1720796937839 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divisor:comb_3\|delay:DL3\|dFlipFlop:F3\|q frequency_divisor:comb_3\|delay:DL3\|dFlipFlop:F3\|q " "create_clock -period 1.000 -name frequency_divisor:comb_3\|delay:DL3\|dFlipFlop:F3\|q frequency_divisor:comb_3\|delay:DL3\|dFlipFlop:F3\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1720796937839 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divisor:comb_3\|delay:DL1\|dFlipFlop:F0\|q frequency_divisor:comb_3\|delay:DL1\|dFlipFlop:F0\|q " "create_clock -period 1.000 -name frequency_divisor:comb_3\|delay:DL1\|dFlipFlop:F0\|q frequency_divisor:comb_3\|delay:DL1\|dFlipFlop:F0\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1720796937839 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divisor:comb_3\|delay:DL3\|dFlipFlop:F2\|q frequency_divisor:comb_3\|delay:DL3\|dFlipFlop:F2\|q " "create_clock -period 1.000 -name frequency_divisor:comb_3\|delay:DL3\|dFlipFlop:F2\|q frequency_divisor:comb_3\|delay:DL3\|dFlipFlop:F2\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1720796937839 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK_IN CLK_IN " "create_clock -period 1.000 -name CLK_IN CLK_IN" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1720796937839 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divisor:comb_3\|delay:DL3\|dFlipFlop:F1\|q frequency_divisor:comb_3\|delay:DL3\|dFlipFlop:F1\|q " "create_clock -period 1.000 -name frequency_divisor:comb_3\|delay:DL3\|dFlipFlop:F1\|q frequency_divisor:comb_3\|delay:DL3\|dFlipFlop:F1\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1720796937839 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name frequency_divisor:comb_3\|delay:DL3\|dFlipFlop:F0\|q frequency_divisor:comb_3\|delay:DL3\|dFlipFlop:F0\|q " "create_clock -period 1.000 -name frequency_divisor:comb_3\|delay:DL3\|dFlipFlop:F0\|q frequency_divisor:comb_3\|delay:DL3\|dFlipFlop:F0\|q" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1720796937839 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1720796937839 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1720796937841 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1720796937846 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1720796937848 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.760 " "Worst-case setup slack is -1.760" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.760              -6.473 frequency_divisor:comb_3\|dFlipFlop:F0\|q  " "   -1.760              -6.473 frequency_divisor:comb_3\|dFlipFlop:F0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.518              -3.034 dFlipFlop:FFD0\|q  " "   -1.518              -3.034 dFlipFlop:FFD0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.268              -1.268 matriz_led_nivel:comb_49\|dFlipFlop:comb_8\|q  " "   -1.268              -1.268 matriz_led_nivel:comb_49\|dFlipFlop:comb_8\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.193              -1.193 dFlipFlop:FFL0\|q  " "   -1.193              -1.193 dFlipFlop:FFL0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.210               0.000 frequency_divisor:comb_3\|delay:DL1\|dFlipFlop:F2\|q  " "    0.210               0.000 frequency_divisor:comb_3\|delay:DL1\|dFlipFlop:F2\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.457               0.000 frequency_divisor:comb_3\|delay:DL4\|dFlipFlop:F3\|q  " "    0.457               0.000 frequency_divisor:comb_3\|delay:DL4\|dFlipFlop:F3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 frequency_divisor:comb_3\|delay:DL1\|dFlipFlop:F0\|q  " "    0.466               0.000 frequency_divisor:comb_3\|delay:DL1\|dFlipFlop:F0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 frequency_divisor:comb_3\|delay:DL3\|dFlipFlop:F0\|q  " "    0.466               0.000 frequency_divisor:comb_3\|delay:DL3\|dFlipFlop:F0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 frequency_divisor:comb_3\|delay:DL3\|dFlipFlop:F4\|q  " "    0.466               0.000 frequency_divisor:comb_3\|delay:DL3\|dFlipFlop:F4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 frequency_divisor:comb_3\|delay:DL1\|dFlipFlop:F5\|q  " "    0.467               0.000 frequency_divisor:comb_3\|delay:DL1\|dFlipFlop:F5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 frequency_divisor:comb_3\|delay:DL2\|dFlipFlop:F2\|q  " "    0.467               0.000 frequency_divisor:comb_3\|delay:DL2\|dFlipFlop:F2\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 frequency_divisor:comb_3\|delay:DL2\|dFlipFlop:F4\|q  " "    0.467               0.000 frequency_divisor:comb_3\|delay:DL2\|dFlipFlop:F4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467               0.000 frequency_divisor:comb_3\|delay:DL4\|dFlipFlop:F0\|q  " "    0.467               0.000 frequency_divisor:comb_3\|delay:DL4\|dFlipFlop:F0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.468               0.000 frequency_divisor:comb_3\|delay:DL3\|dFlipFlop:F2\|q  " "    0.468               0.000 frequency_divisor:comb_3\|delay:DL3\|dFlipFlop:F2\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.575               0.000 frequency_divisor:comb_3\|delay:DL1\|dFlipFlop:F1\|q  " "    0.575               0.000 frequency_divisor:comb_3\|delay:DL1\|dFlipFlop:F1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.800               0.000 frequency_divisor:comb_3\|delay:DL1\|dFlipFlop:F4\|q  " "    0.800               0.000 frequency_divisor:comb_3\|delay:DL1\|dFlipFlop:F4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.809               0.000 frequency_divisor:comb_3\|delay:DL3\|dFlipFlop:F1\|q  " "    0.809               0.000 frequency_divisor:comb_3\|delay:DL3\|dFlipFlop:F1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.816               0.000 frequency_divisor:comb_3\|delay:DL4\|dFlipFlop:F5\|q  " "    0.816               0.000 frequency_divisor:comb_3\|delay:DL4\|dFlipFlop:F5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.817               0.000 frequency_divisor:comb_3\|delay:DL4\|dFlipFlop:F2\|q  " "    0.817               0.000 frequency_divisor:comb_3\|delay:DL4\|dFlipFlop:F2\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.819               0.000 frequency_divisor:comb_3\|delay:DL2\|dFlipFlop:F3\|q  " "    0.819               0.000 frequency_divisor:comb_3\|delay:DL2\|dFlipFlop:F3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.825               0.000 frequency_divisor:comb_3\|delay:DL2\|dFlipFlop:F1\|q  " "    0.825               0.000 frequency_divisor:comb_3\|delay:DL2\|dFlipFlop:F1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.825               0.000 frequency_divisor:comb_3\|delay:DL3\|dFlipFlop:F5\|q  " "    0.825               0.000 frequency_divisor:comb_3\|delay:DL3\|dFlipFlop:F5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.836               0.000 frequency_divisor:comb_3\|delay:DL4\|dFlipFlop:F1\|q  " "    0.836               0.000 frequency_divisor:comb_3\|delay:DL4\|dFlipFlop:F1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.839               0.000 frequency_divisor:comb_3\|delay:DL2\|dFlipFlop:F0\|q  " "    0.839               0.000 frequency_divisor:comb_3\|delay:DL2\|dFlipFlop:F0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.840               0.000 frequency_divisor:comb_3\|delay:DL4\|dFlipFlop:F4\|q  " "    0.840               0.000 frequency_divisor:comb_3\|delay:DL4\|dFlipFlop:F4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.071               0.000 matriz_led_nivel:comb_49\|dFlipFlop:comb_7\|q  " "    1.071               0.000 matriz_led_nivel:comb_49\|dFlipFlop:comb_7\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.303               0.000 frequency_divisor:comb_3\|delay:DL1\|dFlipFlop:F3\|q  " "    1.303               0.000 frequency_divisor:comb_3\|delay:DL1\|dFlipFlop:F3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.364               0.000 frequency_divisor:comb_3\|delay:DL3\|dFlipFlop:F3\|q  " "    1.364               0.000 frequency_divisor:comb_3\|delay:DL3\|dFlipFlop:F3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.971               0.000 frequency_divisor:comb_3\|delay:DL2\|dFlipFlop:F5\|q  " "    1.971               0.000 frequency_divisor:comb_3\|delay:DL2\|dFlipFlop:F5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937848 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.954               0.000 CLK_IN  " "    2.954               0.000 CLK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937848 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720796937848 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.236 " "Worst-case hold slack is -4.236" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.236             -16.011 frequency_divisor:comb_3\|dFlipFlop:F0\|q  " "   -4.236             -16.011 frequency_divisor:comb_3\|dFlipFlop:F0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.008              -3.008 CLK_IN  " "   -3.008              -3.008 CLK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.123              -6.232 frequency_divisor:comb_3\|delay:DL2\|dFlipFlop:F5\|q  " "   -2.123              -6.232 frequency_divisor:comb_3\|delay:DL2\|dFlipFlop:F5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.418              -1.418 frequency_divisor:comb_3\|delay:DL3\|dFlipFlop:F3\|q  " "   -1.418              -1.418 frequency_divisor:comb_3\|delay:DL3\|dFlipFlop:F3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.357              -1.357 frequency_divisor:comb_3\|delay:DL1\|dFlipFlop:F3\|q  " "   -1.357              -1.357 frequency_divisor:comb_3\|delay:DL1\|dFlipFlop:F3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.125              -1.125 matriz_led_nivel:comb_49\|dFlipFlop:comb_7\|q  " "   -1.125              -1.125 matriz_led_nivel:comb_49\|dFlipFlop:comb_7\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.894              -0.894 frequency_divisor:comb_3\|delay:DL4\|dFlipFlop:F4\|q  " "   -0.894              -0.894 frequency_divisor:comb_3\|delay:DL4\|dFlipFlop:F4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.893              -0.893 frequency_divisor:comb_3\|delay:DL2\|dFlipFlop:F0\|q  " "   -0.893              -0.893 frequency_divisor:comb_3\|delay:DL2\|dFlipFlop:F0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.890              -0.890 frequency_divisor:comb_3\|delay:DL4\|dFlipFlop:F1\|q  " "   -0.890              -0.890 frequency_divisor:comb_3\|delay:DL4\|dFlipFlop:F1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.879              -0.879 frequency_divisor:comb_3\|delay:DL2\|dFlipFlop:F1\|q  " "   -0.879              -0.879 frequency_divisor:comb_3\|delay:DL2\|dFlipFlop:F1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.879              -0.879 frequency_divisor:comb_3\|delay:DL3\|dFlipFlop:F5\|q  " "   -0.879              -0.879 frequency_divisor:comb_3\|delay:DL3\|dFlipFlop:F5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.873              -0.873 frequency_divisor:comb_3\|delay:DL2\|dFlipFlop:F3\|q  " "   -0.873              -0.873 frequency_divisor:comb_3\|delay:DL2\|dFlipFlop:F3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.871              -0.871 frequency_divisor:comb_3\|delay:DL4\|dFlipFlop:F2\|q  " "   -0.871              -0.871 frequency_divisor:comb_3\|delay:DL4\|dFlipFlop:F2\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.870              -0.870 frequency_divisor:comb_3\|delay:DL4\|dFlipFlop:F5\|q  " "   -0.870              -0.870 frequency_divisor:comb_3\|delay:DL4\|dFlipFlop:F5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.863              -0.863 frequency_divisor:comb_3\|delay:DL3\|dFlipFlop:F1\|q  " "   -0.863              -0.863 frequency_divisor:comb_3\|delay:DL3\|dFlipFlop:F1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.854              -0.854 frequency_divisor:comb_3\|delay:DL1\|dFlipFlop:F4\|q  " "   -0.854              -0.854 frequency_divisor:comb_3\|delay:DL1\|dFlipFlop:F4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.629              -0.629 frequency_divisor:comb_3\|delay:DL1\|dFlipFlop:F1\|q  " "   -0.629              -0.629 frequency_divisor:comb_3\|delay:DL1\|dFlipFlop:F1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.522              -0.522 frequency_divisor:comb_3\|delay:DL3\|dFlipFlop:F2\|q  " "   -0.522              -0.522 frequency_divisor:comb_3\|delay:DL3\|dFlipFlop:F2\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 frequency_divisor:comb_3\|delay:DL1\|dFlipFlop:F5\|q  " "   -0.521              -0.521 frequency_divisor:comb_3\|delay:DL1\|dFlipFlop:F5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 frequency_divisor:comb_3\|delay:DL2\|dFlipFlop:F2\|q  " "   -0.521              -0.521 frequency_divisor:comb_3\|delay:DL2\|dFlipFlop:F2\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 frequency_divisor:comb_3\|delay:DL2\|dFlipFlop:F4\|q  " "   -0.521              -0.521 frequency_divisor:comb_3\|delay:DL2\|dFlipFlop:F4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.521              -0.521 frequency_divisor:comb_3\|delay:DL4\|dFlipFlop:F0\|q  " "   -0.521              -0.521 frequency_divisor:comb_3\|delay:DL4\|dFlipFlop:F0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.520              -0.520 frequency_divisor:comb_3\|delay:DL1\|dFlipFlop:F0\|q  " "   -0.520              -0.520 frequency_divisor:comb_3\|delay:DL1\|dFlipFlop:F0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.520              -0.520 frequency_divisor:comb_3\|delay:DL3\|dFlipFlop:F0\|q  " "   -0.520              -0.520 frequency_divisor:comb_3\|delay:DL3\|dFlipFlop:F0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.520              -0.520 frequency_divisor:comb_3\|delay:DL3\|dFlipFlop:F4\|q  " "   -0.520              -0.520 frequency_divisor:comb_3\|delay:DL3\|dFlipFlop:F4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.511              -0.511 frequency_divisor:comb_3\|delay:DL4\|dFlipFlop:F3\|q  " "   -0.511              -0.511 frequency_divisor:comb_3\|delay:DL4\|dFlipFlop:F3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.264              -0.264 frequency_divisor:comb_3\|delay:DL1\|dFlipFlop:F2\|q  " "   -0.264              -0.264 frequency_divisor:comb_3\|delay:DL1\|dFlipFlop:F2\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.639               0.000 dFlipFlop:FFL0\|q  " "    1.639               0.000 dFlipFlop:FFL0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.649               0.000 dFlipFlop:FFD0\|q  " "    1.649               0.000 dFlipFlop:FFD0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937850 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.714               0.000 matriz_led_nivel:comb_49\|dFlipFlop:comb_8\|q  " "    1.714               0.000 matriz_led_nivel:comb_49\|dFlipFlop:comb_8\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937850 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720796937850 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1720796937851 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1720796937852 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 CLK_IN  " "   -2.289              -2.289 CLK_IN " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 dFlipFlop:FFD0\|q  " "    0.234               0.000 dFlipFlop:FFD0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 dFlipFlop:FFL0\|q  " "    0.234               0.000 dFlipFlop:FFL0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divisor:comb_3\|dFlipFlop:F0\|q  " "    0.234               0.000 frequency_divisor:comb_3\|dFlipFlop:F0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divisor:comb_3\|delay:DL1\|dFlipFlop:F0\|q  " "    0.234               0.000 frequency_divisor:comb_3\|delay:DL1\|dFlipFlop:F0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divisor:comb_3\|delay:DL1\|dFlipFlop:F1\|q  " "    0.234               0.000 frequency_divisor:comb_3\|delay:DL1\|dFlipFlop:F1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divisor:comb_3\|delay:DL1\|dFlipFlop:F2\|q  " "    0.234               0.000 frequency_divisor:comb_3\|delay:DL1\|dFlipFlop:F2\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divisor:comb_3\|delay:DL1\|dFlipFlop:F3\|q  " "    0.234               0.000 frequency_divisor:comb_3\|delay:DL1\|dFlipFlop:F3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divisor:comb_3\|delay:DL1\|dFlipFlop:F4\|q  " "    0.234               0.000 frequency_divisor:comb_3\|delay:DL1\|dFlipFlop:F4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divisor:comb_3\|delay:DL1\|dFlipFlop:F5\|q  " "    0.234               0.000 frequency_divisor:comb_3\|delay:DL1\|dFlipFlop:F5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divisor:comb_3\|delay:DL2\|dFlipFlop:F0\|q  " "    0.234               0.000 frequency_divisor:comb_3\|delay:DL2\|dFlipFlop:F0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divisor:comb_3\|delay:DL2\|dFlipFlop:F1\|q  " "    0.234               0.000 frequency_divisor:comb_3\|delay:DL2\|dFlipFlop:F1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divisor:comb_3\|delay:DL2\|dFlipFlop:F2\|q  " "    0.234               0.000 frequency_divisor:comb_3\|delay:DL2\|dFlipFlop:F2\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divisor:comb_3\|delay:DL2\|dFlipFlop:F3\|q  " "    0.234               0.000 frequency_divisor:comb_3\|delay:DL2\|dFlipFlop:F3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divisor:comb_3\|delay:DL2\|dFlipFlop:F4\|q  " "    0.234               0.000 frequency_divisor:comb_3\|delay:DL2\|dFlipFlop:F4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divisor:comb_3\|delay:DL2\|dFlipFlop:F5\|q  " "    0.234               0.000 frequency_divisor:comb_3\|delay:DL2\|dFlipFlop:F5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divisor:comb_3\|delay:DL3\|dFlipFlop:F0\|q  " "    0.234               0.000 frequency_divisor:comb_3\|delay:DL3\|dFlipFlop:F0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divisor:comb_3\|delay:DL3\|dFlipFlop:F1\|q  " "    0.234               0.000 frequency_divisor:comb_3\|delay:DL3\|dFlipFlop:F1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divisor:comb_3\|delay:DL3\|dFlipFlop:F2\|q  " "    0.234               0.000 frequency_divisor:comb_3\|delay:DL3\|dFlipFlop:F2\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divisor:comb_3\|delay:DL3\|dFlipFlop:F3\|q  " "    0.234               0.000 frequency_divisor:comb_3\|delay:DL3\|dFlipFlop:F3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divisor:comb_3\|delay:DL3\|dFlipFlop:F4\|q  " "    0.234               0.000 frequency_divisor:comb_3\|delay:DL3\|dFlipFlop:F4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divisor:comb_3\|delay:DL3\|dFlipFlop:F5\|q  " "    0.234               0.000 frequency_divisor:comb_3\|delay:DL3\|dFlipFlop:F5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divisor:comb_3\|delay:DL4\|dFlipFlop:F0\|q  " "    0.234               0.000 frequency_divisor:comb_3\|delay:DL4\|dFlipFlop:F0\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divisor:comb_3\|delay:DL4\|dFlipFlop:F1\|q  " "    0.234               0.000 frequency_divisor:comb_3\|delay:DL4\|dFlipFlop:F1\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divisor:comb_3\|delay:DL4\|dFlipFlop:F2\|q  " "    0.234               0.000 frequency_divisor:comb_3\|delay:DL4\|dFlipFlop:F2\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divisor:comb_3\|delay:DL4\|dFlipFlop:F3\|q  " "    0.234               0.000 frequency_divisor:comb_3\|delay:DL4\|dFlipFlop:F3\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divisor:comb_3\|delay:DL4\|dFlipFlop:F4\|q  " "    0.234               0.000 frequency_divisor:comb_3\|delay:DL4\|dFlipFlop:F4\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 frequency_divisor:comb_3\|delay:DL4\|dFlipFlop:F5\|q  " "    0.234               0.000 frequency_divisor:comb_3\|delay:DL4\|dFlipFlop:F5\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 matriz_led_nivel:comb_49\|dFlipFlop:comb_7\|q  " "    0.234               0.000 matriz_led_nivel:comb_49\|dFlipFlop:comb_7\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 matriz_led_nivel:comb_49\|dFlipFlop:comb_8\|q  " "    0.234               0.000 matriz_led_nivel:comb_49\|dFlipFlop:comb_8\|q " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1720796937852 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1720796937852 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1720796937909 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1720796937916 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1720796937917 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "364 " "Peak virtual memory: 364 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720796937933 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 12 12:08:57 2024 " "Processing ended: Fri Jul 12 12:08:57 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720796937933 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720796937933 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720796937933 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1720796937933 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1720796938541 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1720796938542 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 12 12:08:58 2024 " "Processing started: Fri Jul 12 12:08:58 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1720796938542 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1720796938542 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off D1_IN -c D1_IN " "Command: quartus_eda --read_settings_files=off --write_settings_files=off D1_IN -c D1_IN" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1720796938542 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1720796938700 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "D1_IN.vo /home/aluno/Documentos/leandro/simulation/modelsim/ simulation " "Generated file D1_IN.vo in folder \"/home/aluno/Documentos/leandro/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1720796938732 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "577 " "Peak virtual memory: 577 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1720796938755 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 12 12:08:58 2024 " "Processing ended: Fri Jul 12 12:08:58 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1720796938755 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1720796938755 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1720796938755 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1720796938755 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 112 s " "Quartus Prime Full Compilation was successful. 0 errors, 112 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1720796938837 ""}
