-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2020.2 (64-bit)
-- Version: 2020.2
-- Copyright (C) Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity system_top is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    points_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
    points_ce0 : OUT STD_LOGIC;
    points_q0 : IN STD_LOGIC_VECTOR (127 downto 0);
    points_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
    points_ce1 : OUT STD_LOGIC;
    points_q1 : IN STD_LOGIC_VECTOR (127 downto 0);
    num_points_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
    num_points_ce0 : OUT STD_LOGIC;
    num_points_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    num_points_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
    num_points_ce1 : OUT STD_LOGIC;
    num_points_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
    patch_stream_V_din : OUT STD_LOGIC_VECTOR (95 downto 0);
    patch_stream_V_full_n : IN STD_LOGIC;
    patch_stream_V_write : OUT STD_LOGIC );
end;


architecture behav of system_top is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "system_top_system_top,hls_ip_2020_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z030-sbg485-3,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.000686,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=0,HLS_SYN_DSP=0,HLS_SYN_FF=73885,HLS_SYN_LUT=104642,HLS_VERSION=2020_2}";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (13 downto 0) := "00000000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (13 downto 0) := "00000000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (13 downto 0) := "00000000010000";
    constant ap_ST_fsm_pp2_stage0 : STD_LOGIC_VECTOR (13 downto 0) := "00000000100000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (13 downto 0) := "00000001000000";
    constant ap_ST_fsm_pp3_stage0 : STD_LOGIC_VECTOR (13 downto 0) := "00000010000000";
    constant ap_ST_fsm_state11 : STD_LOGIC_VECTOR (13 downto 0) := "00000100000000";
    constant ap_ST_fsm_pp4_stage0 : STD_LOGIC_VECTOR (13 downto 0) := "00001000000000";
    constant ap_ST_fsm_state14 : STD_LOGIC_VECTOR (13 downto 0) := "00010000000000";
    constant ap_ST_fsm_state15 : STD_LOGIC_VECTOR (13 downto 0) := "00100000000000";
    constant ap_ST_fsm_state16 : STD_LOGIC_VECTOR (13 downto 0) := "01000000000000";
    constant ap_ST_fsm_state17 : STD_LOGIC_VECTOR (13 downto 0) := "10000000000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_C : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001100";
    constant ap_const_lv32_D : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001101";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv96_0 : STD_LOGIC_VECTOR (95 downto 0) := "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv32_7FF00000 : STD_LOGIC_VECTOR (31 downto 0) := "01111111111100000000000000000000";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (13 downto 0) := "00000000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_squareAcceptance_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_squareAcceptance_ce0 : STD_LOGIC;
    signal system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_squareAcceptance_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_flatTop_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_flatTop_ce0 : STD_LOGIC;
    signal system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_flatTop_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_flatBottom_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_flatBottom_ce0 : STD_LOGIC;
    signal system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_flatBottom_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal loop_index262_reg_934 : STD_LOGIC_VECTOR (1 downto 0);
    signal loop_index259_reg_945 : STD_LOGIC_VECTOR (1 downto 0);
    signal loop_index_reg_956 : STD_LOGIC_VECTOR (1 downto 0);
    signal empty_38_fu_1122_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal empty_41_fu_1139_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal empty_43_fu_1156_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_pp2_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp2_stage0 : signal is "none";
    signal ap_enable_reg_pp2_iter0 : STD_LOGIC := '0';
    signal ap_block_state6_pp2_stage0_iter0 : BOOLEAN;
    signal ap_block_state7_pp2_stage0_iter1 : BOOLEAN;
    signal ap_block_pp2_stage0_11001 : BOOLEAN;
    signal exitcond2694_fu_1162_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond2694_reg_1245 : STD_LOGIC_VECTOR (0 downto 0);
    signal loop_index262_cast_fu_1168_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal loop_index262_cast_reg_1249 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_45_fu_1173_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_pp3_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp3_stage0 : signal is "none";
    signal ap_enable_reg_pp3_iter0 : STD_LOGIC := '0';
    signal ap_block_state9_pp3_stage0_iter0 : BOOLEAN;
    signal ap_block_state10_pp3_stage0_iter1 : BOOLEAN;
    signal ap_block_pp3_stage0_11001 : BOOLEAN;
    signal exitcond2683_fu_1179_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond2683_reg_1264 : STD_LOGIC_VECTOR (0 downto 0);
    signal loop_index259_cast_fu_1185_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal loop_index259_cast_reg_1268 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_47_fu_1190_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_pp4_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp4_stage0 : signal is "none";
    signal ap_enable_reg_pp4_iter0 : STD_LOGIC := '0';
    signal ap_block_state12_pp4_stage0_iter0 : BOOLEAN;
    signal ap_block_state13_pp4_stage0_iter1 : BOOLEAN;
    signal ap_block_pp4_stage0_11001 : BOOLEAN;
    signal exitcond2672_fu_1196_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal exitcond2672_reg_1283 : STD_LOGIC_VECTOR (0 downto 0);
    signal loop_index_cast_fu_1202_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal loop_index_cast_reg_1287 : STD_LOGIC_VECTOR (63 downto 0);
    signal empty_50_fu_1207_p2 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state15 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state15 : signal is "none";
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal ap_block_pp2_stage0_subdone : BOOLEAN;
    signal ap_condition_pp2_exit_iter0_state6 : STD_LOGIC;
    signal ap_enable_reg_pp2_iter1 : STD_LOGIC := '0';
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal ap_block_pp3_stage0_subdone : BOOLEAN;
    signal ap_condition_pp3_exit_iter0_state9 : STD_LOGIC;
    signal ap_enable_reg_pp3_iter1 : STD_LOGIC := '0';
    signal ap_CS_fsm_state11 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state11 : signal is "none";
    signal ap_block_pp4_stage0_subdone : BOOLEAN;
    signal ap_condition_pp4_exit_iter0_state12 : STD_LOGIC;
    signal ap_enable_reg_pp4_iter1 : STD_LOGIC := '0';
    signal patch_buffer_0_0_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal patch_buffer_0_0_V_ce0 : STD_LOGIC;
    signal patch_buffer_0_0_V_we0 : STD_LOGIC;
    signal patch_buffer_0_0_V_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal patch_buffer_0_0_V_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal patch_buffer_0_1_V_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal patch_buffer_0_2_V_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal patch_buffer_0_3_V_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal patch_buffer_0_4_V_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal patch_buffer_0_5_V_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal patch_buffer_0_6_V_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal patch_buffer_0_7_V_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal patch_buffer_0_8_V_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal patch_buffer_0_9_V_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal patch_buffer_0_10_V_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal patch_buffer_0_11_V_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal patch_buffer_0_12_V_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal patch_buffer_0_13_V_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal patch_buffer_0_14_V_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal patch_buffer_0_15_V_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal patch_buffer_1_0_V_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal patch_buffer_1_1_V_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal patch_buffer_1_2_V_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal patch_buffer_1_3_V_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal patch_buffer_1_4_V_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal patch_buffer_1_5_V_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal patch_buffer_1_6_V_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal patch_buffer_1_7_V_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal patch_buffer_1_8_V_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal patch_buffer_1_9_V_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal patch_buffer_1_10_V_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal patch_buffer_1_11_V_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal patch_buffer_1_12_V_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal patch_buffer_1_13_V_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal patch_buffer_1_14_V_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal patch_buffer_1_15_V_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal patch_buffer_2_0_V_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal patch_buffer_2_1_V_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal patch_buffer_2_2_V_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal patch_buffer_2_3_V_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal patch_buffer_2_4_V_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal patch_buffer_2_5_V_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal patch_buffer_2_6_V_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal patch_buffer_2_7_V_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal patch_buffer_2_8_V_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal patch_buffer_2_9_V_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal patch_buffer_2_10_V_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal patch_buffer_2_11_V_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal patch_buffer_2_12_V_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal patch_buffer_2_13_V_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal patch_buffer_2_14_V_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal patch_buffer_2_15_V_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal patch_buffer_3_0_V_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal patch_buffer_3_1_V_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal patch_buffer_3_2_V_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal patch_buffer_3_3_V_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal patch_buffer_3_4_V_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal patch_buffer_3_5_V_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal patch_buffer_3_6_V_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal patch_buffer_3_7_V_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal patch_buffer_3_8_V_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal patch_buffer_3_9_V_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal patch_buffer_3_10_V_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal patch_buffer_3_11_V_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal patch_buffer_3_12_V_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal patch_buffer_3_13_V_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal patch_buffer_3_14_V_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal patch_buffer_3_15_V_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal patch_buffer_4_0_V_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal patch_buffer_4_1_V_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal patch_buffer_4_2_V_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal patch_buffer_4_3_V_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal patch_buffer_4_4_V_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal patch_buffer_4_5_V_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal patch_buffer_4_6_V_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal patch_buffer_4_7_V_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal patch_buffer_4_8_V_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal patch_buffer_4_9_V_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal patch_buffer_4_10_V_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal patch_buffer_4_11_V_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal patch_buffer_4_12_V_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal patch_buffer_4_13_V_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal patch_buffer_4_14_V_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal patch_buffer_4_15_V_q0 : STD_LOGIC_VECTOR (95 downto 0);
    signal patch_buffer_valid_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal patch_buffer_valid_ce0 : STD_LOGIC;
    signal patch_buffer_valid_we0 : STD_LOGIC;
    signal patch_buffer_valid_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal patch_buffer_valid_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal patch_buffer_order_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal patch_buffer_order_ce0 : STD_LOGIC;
    signal patch_buffer_order_we0 : STD_LOGIC;
    signal patch_buffer_order_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal patch_buffer_order_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal patch_buffer_order_ce1 : STD_LOGIC;
    signal patch_buffer_order_we1 : STD_LOGIC;
    signal patch_buffer_order_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal pSlope_0_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal pSlope_0_V_ce0 : STD_LOGIC;
    signal pSlope_0_V_we0 : STD_LOGIC;
    signal pSlope_0_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal shadow_bottomL_jR_0_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal shadow_bottomL_jR_0_V_ce0 : STD_LOGIC;
    signal shadow_bottomL_jR_0_V_we0 : STD_LOGIC;
    signal shadow_bottomL_jR_0_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal shadow_bottomL_jR_0_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal shadow_bottomL_jR_1_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal shadow_bottomL_jR_2_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal shadow_bottomL_jR_3_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal shadow_bottomR_jR_0_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal shadow_bottomR_jR_0_V_ce0 : STD_LOGIC;
    signal shadow_bottomR_jR_0_V_we0 : STD_LOGIC;
    signal shadow_bottomR_jR_0_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal shadow_bottomR_jR_0_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal shadow_bottomR_jR_1_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal shadow_bottomR_jR_2_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal shadow_bottomR_jR_3_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal shadow_bottomL_jL_0_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal shadow_bottomL_jL_0_V_ce0 : STD_LOGIC;
    signal shadow_bottomL_jL_0_V_we0 : STD_LOGIC;
    signal shadow_bottomL_jL_0_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal shadow_bottomL_jL_0_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal shadow_bottomL_jL_1_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal shadow_bottomL_jL_2_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal shadow_bottomL_jL_3_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal shadow_bottomR_jL_0_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal shadow_bottomR_jL_0_V_ce0 : STD_LOGIC;
    signal shadow_bottomR_jL_0_V_we0 : STD_LOGIC;
    signal shadow_bottomR_jL_0_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal shadow_bottomR_jL_0_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal shadow_bottomR_jL_1_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal shadow_bottomR_jL_2_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal shadow_bottomR_jL_3_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal z1_min_0_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal z1_min_0_V_ce0 : STD_LOGIC;
    signal z1_min_0_V_we0 : STD_LOGIC;
    signal z1_min_0_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal z1_min_0_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal z1_max_0_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal z1_max_0_V_ce0 : STD_LOGIC;
    signal z1_max_0_V_we0 : STD_LOGIC;
    signal z1_max_0_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal z1_max_0_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_corner_0_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal a_corner_0_V_ce0 : STD_LOGIC;
    signal a_corner_0_V_we0 : STD_LOGIC;
    signal a_corner_0_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal a_corner_1_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_corner_0_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal b_corner_0_V_ce0 : STD_LOGIC;
    signal b_corner_0_V_we0 : STD_LOGIC;
    signal b_corner_0_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal b_corner_1_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal c_corner_0_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal c_corner_0_V_ce0 : STD_LOGIC;
    signal c_corner_0_V_we0 : STD_LOGIC;
    signal c_corner_0_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal c_corner_0_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal c_corner_1_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal d_corner_0_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal d_corner_0_V_ce0 : STD_LOGIC;
    signal d_corner_0_V_we0 : STD_LOGIC;
    signal d_corner_0_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal d_corner_1_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal shadow_fromTopToInnermost_topL_jL_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal shadow_fromTopToInnermost_topL_jL_V_ce0 : STD_LOGIC;
    signal shadow_fromTopToInnermost_topL_jL_V_we0 : STD_LOGIC;
    signal shadow_fromTopToInnermost_topL_jL_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal shadow_fromTopToInnermost_topL_jL_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal shadow_fromTopToInnermost_topL_jR_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal shadow_fromTopToInnermost_topL_jR_V_ce0 : STD_LOGIC;
    signal shadow_fromTopToInnermost_topL_jR_V_we0 : STD_LOGIC;
    signal shadow_fromTopToInnermost_topL_jR_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal shadow_fromTopToInnermost_topL_jR_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal shadow_fromTopToInnermost_topR_jL_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal shadow_fromTopToInnermost_topR_jL_V_ce0 : STD_LOGIC;
    signal shadow_fromTopToInnermost_topR_jL_V_we0 : STD_LOGIC;
    signal shadow_fromTopToInnermost_topR_jL_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal shadow_fromTopToInnermost_topR_jL_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal shadow_fromTopToInnermost_topR_jR_V_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal shadow_fromTopToInnermost_topR_jR_V_ce0 : STD_LOGIC;
    signal shadow_fromTopToInnermost_topR_jR_V_we0 : STD_LOGIC;
    signal shadow_fromTopToInnermost_topR_jR_V_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal shadow_fromTopToInnermost_topR_jR_V_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal squareAcceptance_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal squareAcceptance_ce0 : STD_LOGIC;
    signal squareAcceptance_we0 : STD_LOGIC;
    signal squareAcceptance_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal squareAcceptance_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal flatTop_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal flatTop_ce0 : STD_LOGIC;
    signal flatTop_we0 : STD_LOGIC;
    signal flatTop_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal flatBottom_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal flatBottom_ce0 : STD_LOGIC;
    signal flatBottom_we0 : STD_LOGIC;
    signal flatBottom_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal flatBottom_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal triangleAcceptance_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal triangleAcceptance_ce0 : STD_LOGIC;
    signal triangleAcceptance_we0 : STD_LOGIC;
    signal triangleAcceptance_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal triangleAcceptance_q0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_ap_start : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_ap_done : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_ap_idle : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_ap_ready : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_points_address0 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_points_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_points_address1 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_points_ce1 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_num_points_address0 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_num_points_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_num_points_address1 : STD_LOGIC_VECTOR (2 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_num_points_ce1 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_stream_V_din : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_stream_V_write : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_0_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_0_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_0_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_1_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_1_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_1_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_2_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_2_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_2_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_3_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_3_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_3_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_4_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_4_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_4_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_5_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_5_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_5_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_5_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_6_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_6_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_6_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_6_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_7_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_7_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_7_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_7_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_8_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_8_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_8_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_8_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_9_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_9_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_9_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_9_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_10_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_10_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_10_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_10_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_11_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_11_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_11_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_11_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_12_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_12_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_12_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_12_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_13_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_13_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_13_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_13_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_14_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_14_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_14_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_14_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_15_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_15_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_15_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_15_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_0_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_0_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_0_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_1_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_1_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_1_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_2_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_2_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_2_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_3_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_3_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_3_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_4_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_4_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_4_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_5_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_5_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_5_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_5_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_6_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_6_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_6_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_6_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_7_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_7_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_7_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_7_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_8_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_8_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_8_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_8_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_9_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_9_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_9_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_9_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_10_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_10_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_10_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_10_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_11_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_11_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_11_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_11_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_12_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_12_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_12_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_12_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_13_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_13_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_13_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_13_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_14_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_14_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_14_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_14_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_15_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_15_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_15_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_15_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_0_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_0_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_0_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_1_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_1_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_1_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_2_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_2_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_2_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_3_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_3_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_3_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_4_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_4_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_4_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_5_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_5_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_5_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_5_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_6_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_6_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_6_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_6_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_7_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_7_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_7_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_7_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_8_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_8_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_8_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_8_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_9_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_9_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_9_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_9_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_10_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_10_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_10_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_10_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_11_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_11_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_11_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_11_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_12_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_12_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_12_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_12_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_13_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_13_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_13_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_13_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_14_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_14_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_14_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_14_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_15_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_15_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_15_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_15_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_0_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_0_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_0_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_1_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_1_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_1_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_2_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_2_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_2_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_3_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_3_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_3_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_4_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_4_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_4_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_5_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_5_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_5_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_5_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_6_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_6_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_6_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_6_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_7_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_7_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_7_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_7_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_8_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_8_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_8_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_8_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_9_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_9_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_9_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_9_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_10_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_10_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_10_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_10_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_11_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_11_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_11_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_11_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_12_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_12_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_12_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_12_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_13_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_13_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_13_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_13_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_14_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_14_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_14_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_14_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_15_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_15_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_15_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_15_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_0_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_0_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_0_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_1_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_1_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_1_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_2_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_2_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_2_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_3_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_3_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_3_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_4_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_4_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_4_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_4_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_5_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_5_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_5_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_5_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_6_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_6_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_6_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_6_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_7_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_7_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_7_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_7_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_8_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_8_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_8_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_8_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_9_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_9_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_9_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_9_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_10_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_10_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_10_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_10_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_11_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_11_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_11_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_11_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_12_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_12_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_12_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_12_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_13_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_13_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_13_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_13_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_14_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_14_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_14_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_14_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_15_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_15_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_15_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_15_d0 : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_valid_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_valid_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_valid_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_valid_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_order_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_order_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_order_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_order_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_order_address1 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_order_ce1 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_order_we1 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_order_d1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_pSlope_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_pSlope_0_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_pSlope_0_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_pSlope_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_pSlope_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_pSlope_1_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_pSlope_1_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_pSlope_1_d0 : STD_LOGIC_VECTOR (20 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_pSlope_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_pSlope_2_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_pSlope_2_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_pSlope_2_d0 : STD_LOGIC_VECTOR (22 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_pSlope_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_pSlope_3_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_pSlope_3_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_pSlope_3_d0 : STD_LOGIC_VECTOR (30 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jR_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jR_0_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jR_0_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jR_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jR_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jR_1_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jR_1_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jR_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jR_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jR_2_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jR_2_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jR_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jR_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jR_3_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jR_3_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jR_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jR_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jR_0_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jR_0_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jR_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jR_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jR_1_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jR_1_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jR_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jR_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jR_2_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jR_2_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jR_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jR_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jR_3_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jR_3_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jR_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jL_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jL_0_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jL_0_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jL_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jL_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jL_1_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jL_1_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jL_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jL_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jL_2_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jL_2_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jL_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jL_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jL_3_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jL_3_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jL_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jL_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jL_0_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jL_0_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jL_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jL_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jL_1_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jL_1_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jL_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jL_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jL_2_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jL_2_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jL_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jL_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jL_3_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jL_3_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jL_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_fromTopToInnermost_topL_jL_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_fromTopToInnermost_topL_jL_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_fromTopToInnermost_topL_jL_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_fromTopToInnermost_topL_jL_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_fromTopToInnermost_topL_jR_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_fromTopToInnermost_topL_jR_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_fromTopToInnermost_topL_jR_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_fromTopToInnermost_topL_jR_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_fromTopToInnermost_topR_jL_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_fromTopToInnermost_topR_jL_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_fromTopToInnermost_topR_jL_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_fromTopToInnermost_topR_jL_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_fromTopToInnermost_topR_jR_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_fromTopToInnermost_topR_jR_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_fromTopToInnermost_topR_jR_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_fromTopToInnermost_topR_jR_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_min_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_min_0_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_min_0_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_min_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_min_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_min_1_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_min_1_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_min_1_d0 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_min_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_min_2_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_min_2_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_min_2_d0 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_min_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_min_3_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_min_3_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_min_3_d0 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_max_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_max_0_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_max_0_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_max_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_max_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_max_1_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_max_1_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_max_1_d0 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_max_2_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_max_2_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_max_2_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_max_2_d0 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_max_3_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_max_3_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_max_3_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_max_3_d0 : STD_LOGIC_VECTOR (25 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_a_corner_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_a_corner_0_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_a_corner_0_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_a_corner_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_a_corner_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_a_corner_1_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_a_corner_1_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_a_corner_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_b_corner_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_b_corner_0_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_b_corner_0_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_b_corner_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_b_corner_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_b_corner_1_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_b_corner_1_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_b_corner_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_c_corner_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_c_corner_0_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_c_corner_0_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_c_corner_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_c_corner_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_c_corner_1_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_c_corner_1_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_c_corner_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_d_corner_0_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_d_corner_0_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_d_corner_0_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_d_corner_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_d_corner_1_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_d_corner_1_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_d_corner_1_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_d_corner_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_squareAcceptance_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_squareAcceptance_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_squareAcceptance_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_squareAcceptance_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_flatTop_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_flatTop_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_flatTop_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_flatTop_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_flatBottom_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_flatBottom_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_flatBottom_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_flatBottom_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_triangleAcceptance_address0 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_triangleAcceptance_ce0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_triangleAcceptance_we0 : STD_LOGIC;
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_triangleAcceptance_d0 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_reg_912 : STD_LOGIC_VECTOR (1 downto 0);
    signal exitcond2716_fu_1128_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal empty_40_reg_923 : STD_LOGIC_VECTOR (1 downto 0);
    signal exitcond2705_fu_1145_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal empty_49_reg_967 : STD_LOGIC_VECTOR (1 downto 0);
    signal exitcond1_fu_1213_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_CS_fsm_state14 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state14 : signal is "none";
    signal grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state16 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state16 : signal is "none";
    signal ap_CS_fsm_state17 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state17 : signal is "none";
    signal p_cast_fu_1134_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal p_cast120_fu_1151_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_block_pp2_stage0 : BOOLEAN;
    signal ap_block_pp3_stage0 : BOOLEAN;
    signal ap_block_pp4_stage0 : BOOLEAN;
    signal p_cast121_fu_1219_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (13 downto 0);
    signal ap_idle_pp2 : STD_LOGIC;
    signal ap_enable_pp2 : STD_LOGIC;
    signal ap_idle_pp3 : STD_LOGIC;
    signal ap_enable_pp3 : STD_LOGIC;
    signal ap_idle_pp4 : STD_LOGIC;
    signal ap_enable_pp4 : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component system_top_p_shadowquilt_main_loop_make_verticle_strip IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        points_address0 : OUT STD_LOGIC_VECTOR (11 downto 0);
        points_ce0 : OUT STD_LOGIC;
        points_q0 : IN STD_LOGIC_VECTOR (127 downto 0);
        points_address1 : OUT STD_LOGIC_VECTOR (11 downto 0);
        points_ce1 : OUT STD_LOGIC;
        points_q1 : IN STD_LOGIC_VECTOR (127 downto 0);
        num_points_address0 : OUT STD_LOGIC_VECTOR (2 downto 0);
        num_points_ce0 : OUT STD_LOGIC;
        num_points_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        num_points_address1 : OUT STD_LOGIC_VECTOR (2 downto 0);
        num_points_ce1 : OUT STD_LOGIC;
        num_points_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        patch_stream_V_din : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_stream_V_full_n : IN STD_LOGIC;
        patch_stream_V_write : OUT STD_LOGIC;
        patch_buffer_0_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_0_0_ce0 : OUT STD_LOGIC;
        patch_buffer_0_0_we0 : OUT STD_LOGIC;
        patch_buffer_0_0_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_0_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_0_1_ce0 : OUT STD_LOGIC;
        patch_buffer_0_1_we0 : OUT STD_LOGIC;
        patch_buffer_0_1_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_1_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_0_2_ce0 : OUT STD_LOGIC;
        patch_buffer_0_2_we0 : OUT STD_LOGIC;
        patch_buffer_0_2_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_2_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_0_3_ce0 : OUT STD_LOGIC;
        patch_buffer_0_3_we0 : OUT STD_LOGIC;
        patch_buffer_0_3_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_3_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_0_4_ce0 : OUT STD_LOGIC;
        patch_buffer_0_4_we0 : OUT STD_LOGIC;
        patch_buffer_0_4_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_4_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_0_5_ce0 : OUT STD_LOGIC;
        patch_buffer_0_5_we0 : OUT STD_LOGIC;
        patch_buffer_0_5_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_5_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_0_6_ce0 : OUT STD_LOGIC;
        patch_buffer_0_6_we0 : OUT STD_LOGIC;
        patch_buffer_0_6_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_6_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_0_7_ce0 : OUT STD_LOGIC;
        patch_buffer_0_7_we0 : OUT STD_LOGIC;
        patch_buffer_0_7_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_7_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_8_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_0_8_ce0 : OUT STD_LOGIC;
        patch_buffer_0_8_we0 : OUT STD_LOGIC;
        patch_buffer_0_8_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_8_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_9_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_0_9_ce0 : OUT STD_LOGIC;
        patch_buffer_0_9_we0 : OUT STD_LOGIC;
        patch_buffer_0_9_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_9_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_10_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_0_10_ce0 : OUT STD_LOGIC;
        patch_buffer_0_10_we0 : OUT STD_LOGIC;
        patch_buffer_0_10_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_10_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_11_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_0_11_ce0 : OUT STD_LOGIC;
        patch_buffer_0_11_we0 : OUT STD_LOGIC;
        patch_buffer_0_11_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_11_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_12_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_0_12_ce0 : OUT STD_LOGIC;
        patch_buffer_0_12_we0 : OUT STD_LOGIC;
        patch_buffer_0_12_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_12_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_13_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_0_13_ce0 : OUT STD_LOGIC;
        patch_buffer_0_13_we0 : OUT STD_LOGIC;
        patch_buffer_0_13_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_13_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_14_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_0_14_ce0 : OUT STD_LOGIC;
        patch_buffer_0_14_we0 : OUT STD_LOGIC;
        patch_buffer_0_14_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_14_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_15_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_0_15_ce0 : OUT STD_LOGIC;
        patch_buffer_0_15_we0 : OUT STD_LOGIC;
        patch_buffer_0_15_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_0_15_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_1_0_ce0 : OUT STD_LOGIC;
        patch_buffer_1_0_we0 : OUT STD_LOGIC;
        patch_buffer_1_0_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_0_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_1_1_ce0 : OUT STD_LOGIC;
        patch_buffer_1_1_we0 : OUT STD_LOGIC;
        patch_buffer_1_1_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_1_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_1_2_ce0 : OUT STD_LOGIC;
        patch_buffer_1_2_we0 : OUT STD_LOGIC;
        patch_buffer_1_2_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_2_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_1_3_ce0 : OUT STD_LOGIC;
        patch_buffer_1_3_we0 : OUT STD_LOGIC;
        patch_buffer_1_3_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_3_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_1_4_ce0 : OUT STD_LOGIC;
        patch_buffer_1_4_we0 : OUT STD_LOGIC;
        patch_buffer_1_4_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_4_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_1_5_ce0 : OUT STD_LOGIC;
        patch_buffer_1_5_we0 : OUT STD_LOGIC;
        patch_buffer_1_5_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_5_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_1_6_ce0 : OUT STD_LOGIC;
        patch_buffer_1_6_we0 : OUT STD_LOGIC;
        patch_buffer_1_6_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_6_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_1_7_ce0 : OUT STD_LOGIC;
        patch_buffer_1_7_we0 : OUT STD_LOGIC;
        patch_buffer_1_7_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_7_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_8_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_1_8_ce0 : OUT STD_LOGIC;
        patch_buffer_1_8_we0 : OUT STD_LOGIC;
        patch_buffer_1_8_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_8_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_9_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_1_9_ce0 : OUT STD_LOGIC;
        patch_buffer_1_9_we0 : OUT STD_LOGIC;
        patch_buffer_1_9_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_9_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_10_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_1_10_ce0 : OUT STD_LOGIC;
        patch_buffer_1_10_we0 : OUT STD_LOGIC;
        patch_buffer_1_10_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_10_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_11_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_1_11_ce0 : OUT STD_LOGIC;
        patch_buffer_1_11_we0 : OUT STD_LOGIC;
        patch_buffer_1_11_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_11_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_12_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_1_12_ce0 : OUT STD_LOGIC;
        patch_buffer_1_12_we0 : OUT STD_LOGIC;
        patch_buffer_1_12_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_12_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_13_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_1_13_ce0 : OUT STD_LOGIC;
        patch_buffer_1_13_we0 : OUT STD_LOGIC;
        patch_buffer_1_13_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_13_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_14_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_1_14_ce0 : OUT STD_LOGIC;
        patch_buffer_1_14_we0 : OUT STD_LOGIC;
        patch_buffer_1_14_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_14_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_15_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_1_15_ce0 : OUT STD_LOGIC;
        patch_buffer_1_15_we0 : OUT STD_LOGIC;
        patch_buffer_1_15_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_1_15_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_2_0_ce0 : OUT STD_LOGIC;
        patch_buffer_2_0_we0 : OUT STD_LOGIC;
        patch_buffer_2_0_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_0_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_2_1_ce0 : OUT STD_LOGIC;
        patch_buffer_2_1_we0 : OUT STD_LOGIC;
        patch_buffer_2_1_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_1_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_2_2_ce0 : OUT STD_LOGIC;
        patch_buffer_2_2_we0 : OUT STD_LOGIC;
        patch_buffer_2_2_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_2_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_2_3_ce0 : OUT STD_LOGIC;
        patch_buffer_2_3_we0 : OUT STD_LOGIC;
        patch_buffer_2_3_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_3_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_2_4_ce0 : OUT STD_LOGIC;
        patch_buffer_2_4_we0 : OUT STD_LOGIC;
        patch_buffer_2_4_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_4_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_2_5_ce0 : OUT STD_LOGIC;
        patch_buffer_2_5_we0 : OUT STD_LOGIC;
        patch_buffer_2_5_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_5_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_2_6_ce0 : OUT STD_LOGIC;
        patch_buffer_2_6_we0 : OUT STD_LOGIC;
        patch_buffer_2_6_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_6_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_2_7_ce0 : OUT STD_LOGIC;
        patch_buffer_2_7_we0 : OUT STD_LOGIC;
        patch_buffer_2_7_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_7_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_8_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_2_8_ce0 : OUT STD_LOGIC;
        patch_buffer_2_8_we0 : OUT STD_LOGIC;
        patch_buffer_2_8_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_8_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_9_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_2_9_ce0 : OUT STD_LOGIC;
        patch_buffer_2_9_we0 : OUT STD_LOGIC;
        patch_buffer_2_9_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_9_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_10_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_2_10_ce0 : OUT STD_LOGIC;
        patch_buffer_2_10_we0 : OUT STD_LOGIC;
        patch_buffer_2_10_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_10_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_11_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_2_11_ce0 : OUT STD_LOGIC;
        patch_buffer_2_11_we0 : OUT STD_LOGIC;
        patch_buffer_2_11_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_11_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_12_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_2_12_ce0 : OUT STD_LOGIC;
        patch_buffer_2_12_we0 : OUT STD_LOGIC;
        patch_buffer_2_12_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_12_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_13_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_2_13_ce0 : OUT STD_LOGIC;
        patch_buffer_2_13_we0 : OUT STD_LOGIC;
        patch_buffer_2_13_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_13_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_14_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_2_14_ce0 : OUT STD_LOGIC;
        patch_buffer_2_14_we0 : OUT STD_LOGIC;
        patch_buffer_2_14_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_14_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_15_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_2_15_ce0 : OUT STD_LOGIC;
        patch_buffer_2_15_we0 : OUT STD_LOGIC;
        patch_buffer_2_15_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_2_15_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_3_0_ce0 : OUT STD_LOGIC;
        patch_buffer_3_0_we0 : OUT STD_LOGIC;
        patch_buffer_3_0_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_0_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_3_1_ce0 : OUT STD_LOGIC;
        patch_buffer_3_1_we0 : OUT STD_LOGIC;
        patch_buffer_3_1_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_1_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_3_2_ce0 : OUT STD_LOGIC;
        patch_buffer_3_2_we0 : OUT STD_LOGIC;
        patch_buffer_3_2_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_2_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_3_3_ce0 : OUT STD_LOGIC;
        patch_buffer_3_3_we0 : OUT STD_LOGIC;
        patch_buffer_3_3_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_3_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_3_4_ce0 : OUT STD_LOGIC;
        patch_buffer_3_4_we0 : OUT STD_LOGIC;
        patch_buffer_3_4_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_4_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_3_5_ce0 : OUT STD_LOGIC;
        patch_buffer_3_5_we0 : OUT STD_LOGIC;
        patch_buffer_3_5_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_5_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_3_6_ce0 : OUT STD_LOGIC;
        patch_buffer_3_6_we0 : OUT STD_LOGIC;
        patch_buffer_3_6_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_6_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_3_7_ce0 : OUT STD_LOGIC;
        patch_buffer_3_7_we0 : OUT STD_LOGIC;
        patch_buffer_3_7_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_7_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_8_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_3_8_ce0 : OUT STD_LOGIC;
        patch_buffer_3_8_we0 : OUT STD_LOGIC;
        patch_buffer_3_8_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_8_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_9_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_3_9_ce0 : OUT STD_LOGIC;
        patch_buffer_3_9_we0 : OUT STD_LOGIC;
        patch_buffer_3_9_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_9_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_10_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_3_10_ce0 : OUT STD_LOGIC;
        patch_buffer_3_10_we0 : OUT STD_LOGIC;
        patch_buffer_3_10_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_10_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_11_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_3_11_ce0 : OUT STD_LOGIC;
        patch_buffer_3_11_we0 : OUT STD_LOGIC;
        patch_buffer_3_11_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_11_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_12_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_3_12_ce0 : OUT STD_LOGIC;
        patch_buffer_3_12_we0 : OUT STD_LOGIC;
        patch_buffer_3_12_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_12_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_13_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_3_13_ce0 : OUT STD_LOGIC;
        patch_buffer_3_13_we0 : OUT STD_LOGIC;
        patch_buffer_3_13_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_13_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_14_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_3_14_ce0 : OUT STD_LOGIC;
        patch_buffer_3_14_we0 : OUT STD_LOGIC;
        patch_buffer_3_14_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_14_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_15_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_3_15_ce0 : OUT STD_LOGIC;
        patch_buffer_3_15_we0 : OUT STD_LOGIC;
        patch_buffer_3_15_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_3_15_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_4_0_ce0 : OUT STD_LOGIC;
        patch_buffer_4_0_we0 : OUT STD_LOGIC;
        patch_buffer_4_0_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_0_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_4_1_ce0 : OUT STD_LOGIC;
        patch_buffer_4_1_we0 : OUT STD_LOGIC;
        patch_buffer_4_1_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_1_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_4_2_ce0 : OUT STD_LOGIC;
        patch_buffer_4_2_we0 : OUT STD_LOGIC;
        patch_buffer_4_2_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_2_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_4_3_ce0 : OUT STD_LOGIC;
        patch_buffer_4_3_we0 : OUT STD_LOGIC;
        patch_buffer_4_3_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_3_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_4_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_4_4_ce0 : OUT STD_LOGIC;
        patch_buffer_4_4_we0 : OUT STD_LOGIC;
        patch_buffer_4_4_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_4_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_5_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_4_5_ce0 : OUT STD_LOGIC;
        patch_buffer_4_5_we0 : OUT STD_LOGIC;
        patch_buffer_4_5_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_5_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_6_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_4_6_ce0 : OUT STD_LOGIC;
        patch_buffer_4_6_we0 : OUT STD_LOGIC;
        patch_buffer_4_6_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_6_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_7_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_4_7_ce0 : OUT STD_LOGIC;
        patch_buffer_4_7_we0 : OUT STD_LOGIC;
        patch_buffer_4_7_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_7_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_8_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_4_8_ce0 : OUT STD_LOGIC;
        patch_buffer_4_8_we0 : OUT STD_LOGIC;
        patch_buffer_4_8_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_8_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_9_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_4_9_ce0 : OUT STD_LOGIC;
        patch_buffer_4_9_we0 : OUT STD_LOGIC;
        patch_buffer_4_9_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_9_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_10_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_4_10_ce0 : OUT STD_LOGIC;
        patch_buffer_4_10_we0 : OUT STD_LOGIC;
        patch_buffer_4_10_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_10_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_11_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_4_11_ce0 : OUT STD_LOGIC;
        patch_buffer_4_11_we0 : OUT STD_LOGIC;
        patch_buffer_4_11_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_11_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_12_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_4_12_ce0 : OUT STD_LOGIC;
        patch_buffer_4_12_we0 : OUT STD_LOGIC;
        patch_buffer_4_12_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_12_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_13_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_4_13_ce0 : OUT STD_LOGIC;
        patch_buffer_4_13_we0 : OUT STD_LOGIC;
        patch_buffer_4_13_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_13_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_14_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_4_14_ce0 : OUT STD_LOGIC;
        patch_buffer_4_14_we0 : OUT STD_LOGIC;
        patch_buffer_4_14_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_14_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_15_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_4_15_ce0 : OUT STD_LOGIC;
        patch_buffer_4_15_we0 : OUT STD_LOGIC;
        patch_buffer_4_15_d0 : OUT STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_4_15_q0 : IN STD_LOGIC_VECTOR (95 downto 0);
        patch_buffer_valid_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_valid_ce0 : OUT STD_LOGIC;
        patch_buffer_valid_we0 : OUT STD_LOGIC;
        patch_buffer_valid_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        patch_buffer_valid_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        patch_buffer_order_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_order_ce0 : OUT STD_LOGIC;
        patch_buffer_order_we0 : OUT STD_LOGIC;
        patch_buffer_order_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        patch_buffer_order_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        patch_buffer_order_address1 : OUT STD_LOGIC_VECTOR (1 downto 0);
        patch_buffer_order_ce1 : OUT STD_LOGIC;
        patch_buffer_order_we1 : OUT STD_LOGIC;
        patch_buffer_order_d1 : OUT STD_LOGIC_VECTOR (31 downto 0);
        patch_buffer_order_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        pSlope_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        pSlope_0_ce0 : OUT STD_LOGIC;
        pSlope_0_we0 : OUT STD_LOGIC;
        pSlope_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        pSlope_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        pSlope_1_ce0 : OUT STD_LOGIC;
        pSlope_1_we0 : OUT STD_LOGIC;
        pSlope_1_d0 : OUT STD_LOGIC_VECTOR (20 downto 0);
        pSlope_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        pSlope_2_ce0 : OUT STD_LOGIC;
        pSlope_2_we0 : OUT STD_LOGIC;
        pSlope_2_d0 : OUT STD_LOGIC_VECTOR (22 downto 0);
        pSlope_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        pSlope_3_ce0 : OUT STD_LOGIC;
        pSlope_3_we0 : OUT STD_LOGIC;
        pSlope_3_d0 : OUT STD_LOGIC_VECTOR (30 downto 0);
        shadow_bottomL_jR_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        shadow_bottomL_jR_0_ce0 : OUT STD_LOGIC;
        shadow_bottomL_jR_0_we0 : OUT STD_LOGIC;
        shadow_bottomL_jR_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        shadow_bottomL_jR_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        shadow_bottomL_jR_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        shadow_bottomL_jR_1_ce0 : OUT STD_LOGIC;
        shadow_bottomL_jR_1_we0 : OUT STD_LOGIC;
        shadow_bottomL_jR_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        shadow_bottomL_jR_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        shadow_bottomL_jR_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        shadow_bottomL_jR_2_ce0 : OUT STD_LOGIC;
        shadow_bottomL_jR_2_we0 : OUT STD_LOGIC;
        shadow_bottomL_jR_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        shadow_bottomL_jR_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        shadow_bottomL_jR_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        shadow_bottomL_jR_3_ce0 : OUT STD_LOGIC;
        shadow_bottomL_jR_3_we0 : OUT STD_LOGIC;
        shadow_bottomL_jR_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        shadow_bottomL_jR_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        shadow_bottomR_jR_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        shadow_bottomR_jR_0_ce0 : OUT STD_LOGIC;
        shadow_bottomR_jR_0_we0 : OUT STD_LOGIC;
        shadow_bottomR_jR_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        shadow_bottomR_jR_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        shadow_bottomR_jR_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        shadow_bottomR_jR_1_ce0 : OUT STD_LOGIC;
        shadow_bottomR_jR_1_we0 : OUT STD_LOGIC;
        shadow_bottomR_jR_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        shadow_bottomR_jR_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        shadow_bottomR_jR_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        shadow_bottomR_jR_2_ce0 : OUT STD_LOGIC;
        shadow_bottomR_jR_2_we0 : OUT STD_LOGIC;
        shadow_bottomR_jR_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        shadow_bottomR_jR_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        shadow_bottomR_jR_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        shadow_bottomR_jR_3_ce0 : OUT STD_LOGIC;
        shadow_bottomR_jR_3_we0 : OUT STD_LOGIC;
        shadow_bottomR_jR_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        shadow_bottomR_jR_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        shadow_bottomL_jL_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        shadow_bottomL_jL_0_ce0 : OUT STD_LOGIC;
        shadow_bottomL_jL_0_we0 : OUT STD_LOGIC;
        shadow_bottomL_jL_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        shadow_bottomL_jL_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        shadow_bottomL_jL_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        shadow_bottomL_jL_1_ce0 : OUT STD_LOGIC;
        shadow_bottomL_jL_1_we0 : OUT STD_LOGIC;
        shadow_bottomL_jL_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        shadow_bottomL_jL_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        shadow_bottomL_jL_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        shadow_bottomL_jL_2_ce0 : OUT STD_LOGIC;
        shadow_bottomL_jL_2_we0 : OUT STD_LOGIC;
        shadow_bottomL_jL_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        shadow_bottomL_jL_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        shadow_bottomL_jL_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        shadow_bottomL_jL_3_ce0 : OUT STD_LOGIC;
        shadow_bottomL_jL_3_we0 : OUT STD_LOGIC;
        shadow_bottomL_jL_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        shadow_bottomL_jL_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        shadow_bottomR_jL_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        shadow_bottomR_jL_0_ce0 : OUT STD_LOGIC;
        shadow_bottomR_jL_0_we0 : OUT STD_LOGIC;
        shadow_bottomR_jL_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        shadow_bottomR_jL_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        shadow_bottomR_jL_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        shadow_bottomR_jL_1_ce0 : OUT STD_LOGIC;
        shadow_bottomR_jL_1_we0 : OUT STD_LOGIC;
        shadow_bottomR_jL_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        shadow_bottomR_jL_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        shadow_bottomR_jL_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        shadow_bottomR_jL_2_ce0 : OUT STD_LOGIC;
        shadow_bottomR_jL_2_we0 : OUT STD_LOGIC;
        shadow_bottomR_jL_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        shadow_bottomR_jL_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        shadow_bottomR_jL_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        shadow_bottomR_jL_3_ce0 : OUT STD_LOGIC;
        shadow_bottomR_jL_3_we0 : OUT STD_LOGIC;
        shadow_bottomR_jL_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        shadow_bottomR_jL_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        shadow_fromTopToInnermost_topL_jL_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        shadow_fromTopToInnermost_topL_jL_ce0 : OUT STD_LOGIC;
        shadow_fromTopToInnermost_topL_jL_we0 : OUT STD_LOGIC;
        shadow_fromTopToInnermost_topL_jL_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        shadow_fromTopToInnermost_topL_jL_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        shadow_fromTopToInnermost_topL_jR_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        shadow_fromTopToInnermost_topL_jR_ce0 : OUT STD_LOGIC;
        shadow_fromTopToInnermost_topL_jR_we0 : OUT STD_LOGIC;
        shadow_fromTopToInnermost_topL_jR_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        shadow_fromTopToInnermost_topL_jR_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        shadow_fromTopToInnermost_topR_jL_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        shadow_fromTopToInnermost_topR_jL_ce0 : OUT STD_LOGIC;
        shadow_fromTopToInnermost_topR_jL_we0 : OUT STD_LOGIC;
        shadow_fromTopToInnermost_topR_jL_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        shadow_fromTopToInnermost_topR_jL_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        shadow_fromTopToInnermost_topR_jR_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        shadow_fromTopToInnermost_topR_jR_ce0 : OUT STD_LOGIC;
        shadow_fromTopToInnermost_topR_jR_we0 : OUT STD_LOGIC;
        shadow_fromTopToInnermost_topR_jR_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        shadow_fromTopToInnermost_topR_jR_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        z1_min_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        z1_min_0_ce0 : OUT STD_LOGIC;
        z1_min_0_we0 : OUT STD_LOGIC;
        z1_min_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        z1_min_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        z1_min_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        z1_min_1_ce0 : OUT STD_LOGIC;
        z1_min_1_we0 : OUT STD_LOGIC;
        z1_min_1_d0 : OUT STD_LOGIC_VECTOR (25 downto 0);
        z1_min_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        z1_min_2_ce0 : OUT STD_LOGIC;
        z1_min_2_we0 : OUT STD_LOGIC;
        z1_min_2_d0 : OUT STD_LOGIC_VECTOR (25 downto 0);
        z1_min_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        z1_min_3_ce0 : OUT STD_LOGIC;
        z1_min_3_we0 : OUT STD_LOGIC;
        z1_min_3_d0 : OUT STD_LOGIC_VECTOR (25 downto 0);
        z1_max_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        z1_max_0_ce0 : OUT STD_LOGIC;
        z1_max_0_we0 : OUT STD_LOGIC;
        z1_max_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        z1_max_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        z1_max_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        z1_max_1_ce0 : OUT STD_LOGIC;
        z1_max_1_we0 : OUT STD_LOGIC;
        z1_max_1_d0 : OUT STD_LOGIC_VECTOR (25 downto 0);
        z1_max_2_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        z1_max_2_ce0 : OUT STD_LOGIC;
        z1_max_2_we0 : OUT STD_LOGIC;
        z1_max_2_d0 : OUT STD_LOGIC_VECTOR (25 downto 0);
        z1_max_3_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        z1_max_3_ce0 : OUT STD_LOGIC;
        z1_max_3_we0 : OUT STD_LOGIC;
        z1_max_3_d0 : OUT STD_LOGIC_VECTOR (25 downto 0);
        a_corner_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        a_corner_0_ce0 : OUT STD_LOGIC;
        a_corner_0_we0 : OUT STD_LOGIC;
        a_corner_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        a_corner_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        a_corner_1_ce0 : OUT STD_LOGIC;
        a_corner_1_we0 : OUT STD_LOGIC;
        a_corner_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        a_corner_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        b_corner_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        b_corner_0_ce0 : OUT STD_LOGIC;
        b_corner_0_we0 : OUT STD_LOGIC;
        b_corner_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        b_corner_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        b_corner_1_ce0 : OUT STD_LOGIC;
        b_corner_1_we0 : OUT STD_LOGIC;
        b_corner_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        b_corner_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        c_corner_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        c_corner_0_ce0 : OUT STD_LOGIC;
        c_corner_0_we0 : OUT STD_LOGIC;
        c_corner_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        c_corner_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        c_corner_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        c_corner_1_ce0 : OUT STD_LOGIC;
        c_corner_1_we0 : OUT STD_LOGIC;
        c_corner_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        c_corner_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        d_corner_0_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        d_corner_0_ce0 : OUT STD_LOGIC;
        d_corner_0_we0 : OUT STD_LOGIC;
        d_corner_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        d_corner_1_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        d_corner_1_ce0 : OUT STD_LOGIC;
        d_corner_1_we0 : OUT STD_LOGIC;
        d_corner_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        d_corner_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
        squareAcceptance_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        squareAcceptance_ce0 : OUT STD_LOGIC;
        squareAcceptance_we0 : OUT STD_LOGIC;
        squareAcceptance_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        squareAcceptance_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        flatTop_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        flatTop_ce0 : OUT STD_LOGIC;
        flatTop_we0 : OUT STD_LOGIC;
        flatTop_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        flatBottom_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        flatBottom_ce0 : OUT STD_LOGIC;
        flatBottom_we0 : OUT STD_LOGIC;
        flatBottom_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        flatBottom_q0 : IN STD_LOGIC_VECTOR (0 downto 0);
        triangleAcceptance_address0 : OUT STD_LOGIC_VECTOR (1 downto 0);
        triangleAcceptance_ce0 : OUT STD_LOGIC;
        triangleAcceptance_we0 : OUT STD_LOGIC;
        triangleAcceptance_d0 : OUT STD_LOGIC_VECTOR (0 downto 0);
        triangleAcceptance_q0 : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component system_top_system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_squareAcceptance IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component system_top_patch_buffer_0_0_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (95 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (95 downto 0) );
    end component;


    component system_top_patch_buffer_valid IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (0 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component system_top_patch_buffer_order IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce1 : IN STD_LOGIC;
        we1 : IN STD_LOGIC;
        d1 : IN STD_LOGIC_VECTOR (31 downto 0);
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component system_top_pSlope_0_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component system_top_pSlope_1_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (20 downto 0) );
    end component;


    component system_top_pSlope_2_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (22 downto 0) );
    end component;


    component system_top_pSlope_3_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (30 downto 0) );
    end component;


    component system_top_shadow_bottomL_jR_0_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component system_top_z1_min_1_V IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (25 downto 0) );
    end component;


    component system_top_flatTop IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (1 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (0 downto 0) );
    end component;



begin
    system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_squareAcceptance_U : component system_top_system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_squareAcceptance
    generic map (
        DataWidth => 1,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_squareAcceptance_address0,
        ce0 => system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_squareAcceptance_ce0,
        q0 => system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_squareAcceptance_q0);

    system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_flatTop_U : component system_top_system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_squareAcceptance
    generic map (
        DataWidth => 1,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_flatTop_address0,
        ce0 => system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_flatTop_ce0,
        q0 => system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_flatTop_q0);

    system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_flatBottom_U : component system_top_system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_squareAcceptance
    generic map (
        DataWidth => 1,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_flatBottom_address0,
        ce0 => system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_flatBottom_ce0,
        q0 => system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_flatBottom_q0);

    patch_buffer_0_0_V_U : component system_top_patch_buffer_0_0_V
    generic map (
        DataWidth => 96,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => patch_buffer_0_0_V_address0,
        ce0 => patch_buffer_0_0_V_ce0,
        we0 => patch_buffer_0_0_V_we0,
        d0 => patch_buffer_0_0_V_d0,
        q0 => patch_buffer_0_0_V_q0);

    patch_buffer_0_1_V_U : component system_top_patch_buffer_0_0_V
    generic map (
        DataWidth => 96,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_1_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_1_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_1_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_1_d0,
        q0 => patch_buffer_0_1_V_q0);

    patch_buffer_0_2_V_U : component system_top_patch_buffer_0_0_V
    generic map (
        DataWidth => 96,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_2_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_2_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_2_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_2_d0,
        q0 => patch_buffer_0_2_V_q0);

    patch_buffer_0_3_V_U : component system_top_patch_buffer_0_0_V
    generic map (
        DataWidth => 96,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_3_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_3_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_3_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_3_d0,
        q0 => patch_buffer_0_3_V_q0);

    patch_buffer_0_4_V_U : component system_top_patch_buffer_0_0_V
    generic map (
        DataWidth => 96,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_4_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_4_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_4_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_4_d0,
        q0 => patch_buffer_0_4_V_q0);

    patch_buffer_0_5_V_U : component system_top_patch_buffer_0_0_V
    generic map (
        DataWidth => 96,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_5_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_5_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_5_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_5_d0,
        q0 => patch_buffer_0_5_V_q0);

    patch_buffer_0_6_V_U : component system_top_patch_buffer_0_0_V
    generic map (
        DataWidth => 96,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_6_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_6_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_6_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_6_d0,
        q0 => patch_buffer_0_6_V_q0);

    patch_buffer_0_7_V_U : component system_top_patch_buffer_0_0_V
    generic map (
        DataWidth => 96,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_7_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_7_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_7_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_7_d0,
        q0 => patch_buffer_0_7_V_q0);

    patch_buffer_0_8_V_U : component system_top_patch_buffer_0_0_V
    generic map (
        DataWidth => 96,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_8_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_8_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_8_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_8_d0,
        q0 => patch_buffer_0_8_V_q0);

    patch_buffer_0_9_V_U : component system_top_patch_buffer_0_0_V
    generic map (
        DataWidth => 96,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_9_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_9_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_9_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_9_d0,
        q0 => patch_buffer_0_9_V_q0);

    patch_buffer_0_10_V_U : component system_top_patch_buffer_0_0_V
    generic map (
        DataWidth => 96,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_10_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_10_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_10_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_10_d0,
        q0 => patch_buffer_0_10_V_q0);

    patch_buffer_0_11_V_U : component system_top_patch_buffer_0_0_V
    generic map (
        DataWidth => 96,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_11_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_11_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_11_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_11_d0,
        q0 => patch_buffer_0_11_V_q0);

    patch_buffer_0_12_V_U : component system_top_patch_buffer_0_0_V
    generic map (
        DataWidth => 96,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_12_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_12_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_12_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_12_d0,
        q0 => patch_buffer_0_12_V_q0);

    patch_buffer_0_13_V_U : component system_top_patch_buffer_0_0_V
    generic map (
        DataWidth => 96,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_13_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_13_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_13_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_13_d0,
        q0 => patch_buffer_0_13_V_q0);

    patch_buffer_0_14_V_U : component system_top_patch_buffer_0_0_V
    generic map (
        DataWidth => 96,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_14_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_14_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_14_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_14_d0,
        q0 => patch_buffer_0_14_V_q0);

    patch_buffer_0_15_V_U : component system_top_patch_buffer_0_0_V
    generic map (
        DataWidth => 96,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_15_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_15_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_15_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_15_d0,
        q0 => patch_buffer_0_15_V_q0);

    patch_buffer_1_0_V_U : component system_top_patch_buffer_0_0_V
    generic map (
        DataWidth => 96,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_0_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_0_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_0_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_0_d0,
        q0 => patch_buffer_1_0_V_q0);

    patch_buffer_1_1_V_U : component system_top_patch_buffer_0_0_V
    generic map (
        DataWidth => 96,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_1_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_1_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_1_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_1_d0,
        q0 => patch_buffer_1_1_V_q0);

    patch_buffer_1_2_V_U : component system_top_patch_buffer_0_0_V
    generic map (
        DataWidth => 96,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_2_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_2_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_2_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_2_d0,
        q0 => patch_buffer_1_2_V_q0);

    patch_buffer_1_3_V_U : component system_top_patch_buffer_0_0_V
    generic map (
        DataWidth => 96,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_3_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_3_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_3_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_3_d0,
        q0 => patch_buffer_1_3_V_q0);

    patch_buffer_1_4_V_U : component system_top_patch_buffer_0_0_V
    generic map (
        DataWidth => 96,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_4_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_4_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_4_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_4_d0,
        q0 => patch_buffer_1_4_V_q0);

    patch_buffer_1_5_V_U : component system_top_patch_buffer_0_0_V
    generic map (
        DataWidth => 96,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_5_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_5_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_5_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_5_d0,
        q0 => patch_buffer_1_5_V_q0);

    patch_buffer_1_6_V_U : component system_top_patch_buffer_0_0_V
    generic map (
        DataWidth => 96,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_6_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_6_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_6_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_6_d0,
        q0 => patch_buffer_1_6_V_q0);

    patch_buffer_1_7_V_U : component system_top_patch_buffer_0_0_V
    generic map (
        DataWidth => 96,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_7_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_7_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_7_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_7_d0,
        q0 => patch_buffer_1_7_V_q0);

    patch_buffer_1_8_V_U : component system_top_patch_buffer_0_0_V
    generic map (
        DataWidth => 96,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_8_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_8_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_8_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_8_d0,
        q0 => patch_buffer_1_8_V_q0);

    patch_buffer_1_9_V_U : component system_top_patch_buffer_0_0_V
    generic map (
        DataWidth => 96,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_9_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_9_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_9_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_9_d0,
        q0 => patch_buffer_1_9_V_q0);

    patch_buffer_1_10_V_U : component system_top_patch_buffer_0_0_V
    generic map (
        DataWidth => 96,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_10_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_10_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_10_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_10_d0,
        q0 => patch_buffer_1_10_V_q0);

    patch_buffer_1_11_V_U : component system_top_patch_buffer_0_0_V
    generic map (
        DataWidth => 96,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_11_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_11_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_11_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_11_d0,
        q0 => patch_buffer_1_11_V_q0);

    patch_buffer_1_12_V_U : component system_top_patch_buffer_0_0_V
    generic map (
        DataWidth => 96,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_12_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_12_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_12_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_12_d0,
        q0 => patch_buffer_1_12_V_q0);

    patch_buffer_1_13_V_U : component system_top_patch_buffer_0_0_V
    generic map (
        DataWidth => 96,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_13_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_13_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_13_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_13_d0,
        q0 => patch_buffer_1_13_V_q0);

    patch_buffer_1_14_V_U : component system_top_patch_buffer_0_0_V
    generic map (
        DataWidth => 96,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_14_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_14_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_14_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_14_d0,
        q0 => patch_buffer_1_14_V_q0);

    patch_buffer_1_15_V_U : component system_top_patch_buffer_0_0_V
    generic map (
        DataWidth => 96,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_15_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_15_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_15_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_15_d0,
        q0 => patch_buffer_1_15_V_q0);

    patch_buffer_2_0_V_U : component system_top_patch_buffer_0_0_V
    generic map (
        DataWidth => 96,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_0_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_0_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_0_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_0_d0,
        q0 => patch_buffer_2_0_V_q0);

    patch_buffer_2_1_V_U : component system_top_patch_buffer_0_0_V
    generic map (
        DataWidth => 96,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_1_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_1_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_1_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_1_d0,
        q0 => patch_buffer_2_1_V_q0);

    patch_buffer_2_2_V_U : component system_top_patch_buffer_0_0_V
    generic map (
        DataWidth => 96,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_2_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_2_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_2_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_2_d0,
        q0 => patch_buffer_2_2_V_q0);

    patch_buffer_2_3_V_U : component system_top_patch_buffer_0_0_V
    generic map (
        DataWidth => 96,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_3_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_3_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_3_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_3_d0,
        q0 => patch_buffer_2_3_V_q0);

    patch_buffer_2_4_V_U : component system_top_patch_buffer_0_0_V
    generic map (
        DataWidth => 96,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_4_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_4_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_4_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_4_d0,
        q0 => patch_buffer_2_4_V_q0);

    patch_buffer_2_5_V_U : component system_top_patch_buffer_0_0_V
    generic map (
        DataWidth => 96,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_5_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_5_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_5_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_5_d0,
        q0 => patch_buffer_2_5_V_q0);

    patch_buffer_2_6_V_U : component system_top_patch_buffer_0_0_V
    generic map (
        DataWidth => 96,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_6_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_6_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_6_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_6_d0,
        q0 => patch_buffer_2_6_V_q0);

    patch_buffer_2_7_V_U : component system_top_patch_buffer_0_0_V
    generic map (
        DataWidth => 96,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_7_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_7_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_7_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_7_d0,
        q0 => patch_buffer_2_7_V_q0);

    patch_buffer_2_8_V_U : component system_top_patch_buffer_0_0_V
    generic map (
        DataWidth => 96,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_8_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_8_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_8_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_8_d0,
        q0 => patch_buffer_2_8_V_q0);

    patch_buffer_2_9_V_U : component system_top_patch_buffer_0_0_V
    generic map (
        DataWidth => 96,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_9_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_9_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_9_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_9_d0,
        q0 => patch_buffer_2_9_V_q0);

    patch_buffer_2_10_V_U : component system_top_patch_buffer_0_0_V
    generic map (
        DataWidth => 96,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_10_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_10_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_10_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_10_d0,
        q0 => patch_buffer_2_10_V_q0);

    patch_buffer_2_11_V_U : component system_top_patch_buffer_0_0_V
    generic map (
        DataWidth => 96,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_11_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_11_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_11_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_11_d0,
        q0 => patch_buffer_2_11_V_q0);

    patch_buffer_2_12_V_U : component system_top_patch_buffer_0_0_V
    generic map (
        DataWidth => 96,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_12_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_12_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_12_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_12_d0,
        q0 => patch_buffer_2_12_V_q0);

    patch_buffer_2_13_V_U : component system_top_patch_buffer_0_0_V
    generic map (
        DataWidth => 96,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_13_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_13_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_13_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_13_d0,
        q0 => patch_buffer_2_13_V_q0);

    patch_buffer_2_14_V_U : component system_top_patch_buffer_0_0_V
    generic map (
        DataWidth => 96,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_14_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_14_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_14_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_14_d0,
        q0 => patch_buffer_2_14_V_q0);

    patch_buffer_2_15_V_U : component system_top_patch_buffer_0_0_V
    generic map (
        DataWidth => 96,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_15_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_15_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_15_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_15_d0,
        q0 => patch_buffer_2_15_V_q0);

    patch_buffer_3_0_V_U : component system_top_patch_buffer_0_0_V
    generic map (
        DataWidth => 96,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_0_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_0_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_0_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_0_d0,
        q0 => patch_buffer_3_0_V_q0);

    patch_buffer_3_1_V_U : component system_top_patch_buffer_0_0_V
    generic map (
        DataWidth => 96,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_1_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_1_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_1_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_1_d0,
        q0 => patch_buffer_3_1_V_q0);

    patch_buffer_3_2_V_U : component system_top_patch_buffer_0_0_V
    generic map (
        DataWidth => 96,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_2_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_2_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_2_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_2_d0,
        q0 => patch_buffer_3_2_V_q0);

    patch_buffer_3_3_V_U : component system_top_patch_buffer_0_0_V
    generic map (
        DataWidth => 96,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_3_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_3_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_3_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_3_d0,
        q0 => patch_buffer_3_3_V_q0);

    patch_buffer_3_4_V_U : component system_top_patch_buffer_0_0_V
    generic map (
        DataWidth => 96,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_4_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_4_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_4_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_4_d0,
        q0 => patch_buffer_3_4_V_q0);

    patch_buffer_3_5_V_U : component system_top_patch_buffer_0_0_V
    generic map (
        DataWidth => 96,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_5_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_5_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_5_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_5_d0,
        q0 => patch_buffer_3_5_V_q0);

    patch_buffer_3_6_V_U : component system_top_patch_buffer_0_0_V
    generic map (
        DataWidth => 96,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_6_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_6_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_6_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_6_d0,
        q0 => patch_buffer_3_6_V_q0);

    patch_buffer_3_7_V_U : component system_top_patch_buffer_0_0_V
    generic map (
        DataWidth => 96,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_7_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_7_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_7_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_7_d0,
        q0 => patch_buffer_3_7_V_q0);

    patch_buffer_3_8_V_U : component system_top_patch_buffer_0_0_V
    generic map (
        DataWidth => 96,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_8_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_8_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_8_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_8_d0,
        q0 => patch_buffer_3_8_V_q0);

    patch_buffer_3_9_V_U : component system_top_patch_buffer_0_0_V
    generic map (
        DataWidth => 96,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_9_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_9_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_9_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_9_d0,
        q0 => patch_buffer_3_9_V_q0);

    patch_buffer_3_10_V_U : component system_top_patch_buffer_0_0_V
    generic map (
        DataWidth => 96,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_10_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_10_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_10_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_10_d0,
        q0 => patch_buffer_3_10_V_q0);

    patch_buffer_3_11_V_U : component system_top_patch_buffer_0_0_V
    generic map (
        DataWidth => 96,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_11_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_11_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_11_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_11_d0,
        q0 => patch_buffer_3_11_V_q0);

    patch_buffer_3_12_V_U : component system_top_patch_buffer_0_0_V
    generic map (
        DataWidth => 96,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_12_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_12_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_12_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_12_d0,
        q0 => patch_buffer_3_12_V_q0);

    patch_buffer_3_13_V_U : component system_top_patch_buffer_0_0_V
    generic map (
        DataWidth => 96,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_13_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_13_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_13_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_13_d0,
        q0 => patch_buffer_3_13_V_q0);

    patch_buffer_3_14_V_U : component system_top_patch_buffer_0_0_V
    generic map (
        DataWidth => 96,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_14_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_14_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_14_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_14_d0,
        q0 => patch_buffer_3_14_V_q0);

    patch_buffer_3_15_V_U : component system_top_patch_buffer_0_0_V
    generic map (
        DataWidth => 96,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_15_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_15_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_15_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_15_d0,
        q0 => patch_buffer_3_15_V_q0);

    patch_buffer_4_0_V_U : component system_top_patch_buffer_0_0_V
    generic map (
        DataWidth => 96,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_0_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_0_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_0_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_0_d0,
        q0 => patch_buffer_4_0_V_q0);

    patch_buffer_4_1_V_U : component system_top_patch_buffer_0_0_V
    generic map (
        DataWidth => 96,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_1_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_1_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_1_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_1_d0,
        q0 => patch_buffer_4_1_V_q0);

    patch_buffer_4_2_V_U : component system_top_patch_buffer_0_0_V
    generic map (
        DataWidth => 96,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_2_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_2_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_2_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_2_d0,
        q0 => patch_buffer_4_2_V_q0);

    patch_buffer_4_3_V_U : component system_top_patch_buffer_0_0_V
    generic map (
        DataWidth => 96,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_3_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_3_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_3_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_3_d0,
        q0 => patch_buffer_4_3_V_q0);

    patch_buffer_4_4_V_U : component system_top_patch_buffer_0_0_V
    generic map (
        DataWidth => 96,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_4_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_4_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_4_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_4_d0,
        q0 => patch_buffer_4_4_V_q0);

    patch_buffer_4_5_V_U : component system_top_patch_buffer_0_0_V
    generic map (
        DataWidth => 96,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_5_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_5_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_5_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_5_d0,
        q0 => patch_buffer_4_5_V_q0);

    patch_buffer_4_6_V_U : component system_top_patch_buffer_0_0_V
    generic map (
        DataWidth => 96,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_6_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_6_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_6_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_6_d0,
        q0 => patch_buffer_4_6_V_q0);

    patch_buffer_4_7_V_U : component system_top_patch_buffer_0_0_V
    generic map (
        DataWidth => 96,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_7_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_7_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_7_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_7_d0,
        q0 => patch_buffer_4_7_V_q0);

    patch_buffer_4_8_V_U : component system_top_patch_buffer_0_0_V
    generic map (
        DataWidth => 96,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_8_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_8_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_8_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_8_d0,
        q0 => patch_buffer_4_8_V_q0);

    patch_buffer_4_9_V_U : component system_top_patch_buffer_0_0_V
    generic map (
        DataWidth => 96,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_9_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_9_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_9_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_9_d0,
        q0 => patch_buffer_4_9_V_q0);

    patch_buffer_4_10_V_U : component system_top_patch_buffer_0_0_V
    generic map (
        DataWidth => 96,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_10_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_10_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_10_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_10_d0,
        q0 => patch_buffer_4_10_V_q0);

    patch_buffer_4_11_V_U : component system_top_patch_buffer_0_0_V
    generic map (
        DataWidth => 96,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_11_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_11_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_11_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_11_d0,
        q0 => patch_buffer_4_11_V_q0);

    patch_buffer_4_12_V_U : component system_top_patch_buffer_0_0_V
    generic map (
        DataWidth => 96,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_12_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_12_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_12_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_12_d0,
        q0 => patch_buffer_4_12_V_q0);

    patch_buffer_4_13_V_U : component system_top_patch_buffer_0_0_V
    generic map (
        DataWidth => 96,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_13_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_13_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_13_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_13_d0,
        q0 => patch_buffer_4_13_V_q0);

    patch_buffer_4_14_V_U : component system_top_patch_buffer_0_0_V
    generic map (
        DataWidth => 96,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_14_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_14_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_14_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_14_d0,
        q0 => patch_buffer_4_14_V_q0);

    patch_buffer_4_15_V_U : component system_top_patch_buffer_0_0_V
    generic map (
        DataWidth => 96,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_15_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_15_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_15_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_15_d0,
        q0 => patch_buffer_4_15_V_q0);

    patch_buffer_valid_U : component system_top_patch_buffer_valid
    generic map (
        DataWidth => 1,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => patch_buffer_valid_address0,
        ce0 => patch_buffer_valid_ce0,
        we0 => patch_buffer_valid_we0,
        d0 => patch_buffer_valid_d0,
        q0 => patch_buffer_valid_q0);

    patch_buffer_order_U : component system_top_patch_buffer_order
    generic map (
        DataWidth => 32,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => patch_buffer_order_address0,
        ce0 => patch_buffer_order_ce0,
        we0 => patch_buffer_order_we0,
        d0 => patch_buffer_order_d0,
        q0 => patch_buffer_order_q0,
        address1 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_order_address1,
        ce1 => patch_buffer_order_ce1,
        we1 => patch_buffer_order_we1,
        d1 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_order_d1,
        q1 => patch_buffer_order_q1);

    pSlope_0_V_U : component system_top_pSlope_0_V
    generic map (
        DataWidth => 32,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => pSlope_0_V_address0,
        ce0 => pSlope_0_V_ce0,
        we0 => pSlope_0_V_we0,
        d0 => pSlope_0_V_d0);

    pSlope_1_V_U : component system_top_pSlope_1_V
    generic map (
        DataWidth => 21,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_pSlope_1_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_pSlope_1_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_pSlope_1_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_pSlope_1_d0);

    pSlope_2_V_U : component system_top_pSlope_2_V
    generic map (
        DataWidth => 23,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_pSlope_2_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_pSlope_2_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_pSlope_2_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_pSlope_2_d0);

    pSlope_3_V_U : component system_top_pSlope_3_V
    generic map (
        DataWidth => 31,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_pSlope_3_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_pSlope_3_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_pSlope_3_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_pSlope_3_d0);

    shadow_bottomL_jR_0_V_U : component system_top_shadow_bottomL_jR_0_V
    generic map (
        DataWidth => 32,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => shadow_bottomL_jR_0_V_address0,
        ce0 => shadow_bottomL_jR_0_V_ce0,
        we0 => shadow_bottomL_jR_0_V_we0,
        d0 => shadow_bottomL_jR_0_V_d0,
        q0 => shadow_bottomL_jR_0_V_q0);

    shadow_bottomL_jR_1_V_U : component system_top_shadow_bottomL_jR_0_V
    generic map (
        DataWidth => 32,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jR_1_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jR_1_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jR_1_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jR_1_d0,
        q0 => shadow_bottomL_jR_1_V_q0);

    shadow_bottomL_jR_2_V_U : component system_top_shadow_bottomL_jR_0_V
    generic map (
        DataWidth => 32,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jR_2_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jR_2_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jR_2_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jR_2_d0,
        q0 => shadow_bottomL_jR_2_V_q0);

    shadow_bottomL_jR_3_V_U : component system_top_shadow_bottomL_jR_0_V
    generic map (
        DataWidth => 32,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jR_3_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jR_3_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jR_3_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jR_3_d0,
        q0 => shadow_bottomL_jR_3_V_q0);

    shadow_bottomR_jR_0_V_U : component system_top_shadow_bottomL_jR_0_V
    generic map (
        DataWidth => 32,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => shadow_bottomR_jR_0_V_address0,
        ce0 => shadow_bottomR_jR_0_V_ce0,
        we0 => shadow_bottomR_jR_0_V_we0,
        d0 => shadow_bottomR_jR_0_V_d0,
        q0 => shadow_bottomR_jR_0_V_q0);

    shadow_bottomR_jR_1_V_U : component system_top_shadow_bottomL_jR_0_V
    generic map (
        DataWidth => 32,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jR_1_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jR_1_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jR_1_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jR_1_d0,
        q0 => shadow_bottomR_jR_1_V_q0);

    shadow_bottomR_jR_2_V_U : component system_top_shadow_bottomL_jR_0_V
    generic map (
        DataWidth => 32,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jR_2_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jR_2_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jR_2_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jR_2_d0,
        q0 => shadow_bottomR_jR_2_V_q0);

    shadow_bottomR_jR_3_V_U : component system_top_shadow_bottomL_jR_0_V
    generic map (
        DataWidth => 32,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jR_3_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jR_3_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jR_3_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jR_3_d0,
        q0 => shadow_bottomR_jR_3_V_q0);

    shadow_bottomL_jL_0_V_U : component system_top_shadow_bottomL_jR_0_V
    generic map (
        DataWidth => 32,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => shadow_bottomL_jL_0_V_address0,
        ce0 => shadow_bottomL_jL_0_V_ce0,
        we0 => shadow_bottomL_jL_0_V_we0,
        d0 => shadow_bottomL_jL_0_V_d0,
        q0 => shadow_bottomL_jL_0_V_q0);

    shadow_bottomL_jL_1_V_U : component system_top_shadow_bottomL_jR_0_V
    generic map (
        DataWidth => 32,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jL_1_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jL_1_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jL_1_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jL_1_d0,
        q0 => shadow_bottomL_jL_1_V_q0);

    shadow_bottomL_jL_2_V_U : component system_top_shadow_bottomL_jR_0_V
    generic map (
        DataWidth => 32,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jL_2_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jL_2_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jL_2_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jL_2_d0,
        q0 => shadow_bottomL_jL_2_V_q0);

    shadow_bottomL_jL_3_V_U : component system_top_shadow_bottomL_jR_0_V
    generic map (
        DataWidth => 32,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jL_3_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jL_3_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jL_3_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jL_3_d0,
        q0 => shadow_bottomL_jL_3_V_q0);

    shadow_bottomR_jL_0_V_U : component system_top_shadow_bottomL_jR_0_V
    generic map (
        DataWidth => 32,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => shadow_bottomR_jL_0_V_address0,
        ce0 => shadow_bottomR_jL_0_V_ce0,
        we0 => shadow_bottomR_jL_0_V_we0,
        d0 => shadow_bottomR_jL_0_V_d0,
        q0 => shadow_bottomR_jL_0_V_q0);

    shadow_bottomR_jL_1_V_U : component system_top_shadow_bottomL_jR_0_V
    generic map (
        DataWidth => 32,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jL_1_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jL_1_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jL_1_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jL_1_d0,
        q0 => shadow_bottomR_jL_1_V_q0);

    shadow_bottomR_jL_2_V_U : component system_top_shadow_bottomL_jR_0_V
    generic map (
        DataWidth => 32,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jL_2_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jL_2_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jL_2_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jL_2_d0,
        q0 => shadow_bottomR_jL_2_V_q0);

    shadow_bottomR_jL_3_V_U : component system_top_shadow_bottomL_jR_0_V
    generic map (
        DataWidth => 32,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jL_3_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jL_3_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jL_3_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jL_3_d0,
        q0 => shadow_bottomR_jL_3_V_q0);

    z1_min_0_V_U : component system_top_shadow_bottomL_jR_0_V
    generic map (
        DataWidth => 32,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => z1_min_0_V_address0,
        ce0 => z1_min_0_V_ce0,
        we0 => z1_min_0_V_we0,
        d0 => z1_min_0_V_d0,
        q0 => z1_min_0_V_q0);

    z1_min_1_V_U : component system_top_z1_min_1_V
    generic map (
        DataWidth => 26,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_min_1_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_min_1_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_min_1_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_min_1_d0);

    z1_min_2_V_U : component system_top_z1_min_1_V
    generic map (
        DataWidth => 26,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_min_2_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_min_2_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_min_2_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_min_2_d0);

    z1_min_3_V_U : component system_top_z1_min_1_V
    generic map (
        DataWidth => 26,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_min_3_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_min_3_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_min_3_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_min_3_d0);

    z1_max_0_V_U : component system_top_shadow_bottomL_jR_0_V
    generic map (
        DataWidth => 32,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => z1_max_0_V_address0,
        ce0 => z1_max_0_V_ce0,
        we0 => z1_max_0_V_we0,
        d0 => z1_max_0_V_d0,
        q0 => z1_max_0_V_q0);

    z1_max_1_V_U : component system_top_z1_min_1_V
    generic map (
        DataWidth => 26,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_max_1_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_max_1_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_max_1_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_max_1_d0);

    z1_max_2_V_U : component system_top_z1_min_1_V
    generic map (
        DataWidth => 26,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_max_2_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_max_2_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_max_2_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_max_2_d0);

    z1_max_3_V_U : component system_top_z1_min_1_V
    generic map (
        DataWidth => 26,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_max_3_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_max_3_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_max_3_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_max_3_d0);

    a_corner_0_V_U : component system_top_pSlope_0_V
    generic map (
        DataWidth => 32,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => a_corner_0_V_address0,
        ce0 => a_corner_0_V_ce0,
        we0 => a_corner_0_V_we0,
        d0 => a_corner_0_V_d0);

    a_corner_1_V_U : component system_top_shadow_bottomL_jR_0_V
    generic map (
        DataWidth => 32,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_a_corner_1_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_a_corner_1_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_a_corner_1_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_a_corner_1_d0,
        q0 => a_corner_1_V_q0);

    b_corner_0_V_U : component system_top_pSlope_0_V
    generic map (
        DataWidth => 32,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => b_corner_0_V_address0,
        ce0 => b_corner_0_V_ce0,
        we0 => b_corner_0_V_we0,
        d0 => b_corner_0_V_d0);

    b_corner_1_V_U : component system_top_shadow_bottomL_jR_0_V
    generic map (
        DataWidth => 32,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_b_corner_1_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_b_corner_1_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_b_corner_1_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_b_corner_1_d0,
        q0 => b_corner_1_V_q0);

    c_corner_0_V_U : component system_top_shadow_bottomL_jR_0_V
    generic map (
        DataWidth => 32,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => c_corner_0_V_address0,
        ce0 => c_corner_0_V_ce0,
        we0 => c_corner_0_V_we0,
        d0 => c_corner_0_V_d0,
        q0 => c_corner_0_V_q0);

    c_corner_1_V_U : component system_top_shadow_bottomL_jR_0_V
    generic map (
        DataWidth => 32,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_c_corner_1_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_c_corner_1_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_c_corner_1_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_c_corner_1_d0,
        q0 => c_corner_1_V_q0);

    d_corner_0_V_U : component system_top_pSlope_0_V
    generic map (
        DataWidth => 32,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => d_corner_0_V_address0,
        ce0 => d_corner_0_V_ce0,
        we0 => d_corner_0_V_we0,
        d0 => d_corner_0_V_d0);

    d_corner_1_V_U : component system_top_shadow_bottomL_jR_0_V
    generic map (
        DataWidth => 32,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_d_corner_1_address0,
        ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_d_corner_1_ce0,
        we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_d_corner_1_we0,
        d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_d_corner_1_d0,
        q0 => d_corner_1_V_q0);

    shadow_fromTopToInnermost_topL_jL_V_U : component system_top_shadow_bottomL_jR_0_V
    generic map (
        DataWidth => 32,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => shadow_fromTopToInnermost_topL_jL_V_address0,
        ce0 => shadow_fromTopToInnermost_topL_jL_V_ce0,
        we0 => shadow_fromTopToInnermost_topL_jL_V_we0,
        d0 => shadow_fromTopToInnermost_topL_jL_V_d0,
        q0 => shadow_fromTopToInnermost_topL_jL_V_q0);

    shadow_fromTopToInnermost_topL_jR_V_U : component system_top_shadow_bottomL_jR_0_V
    generic map (
        DataWidth => 32,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => shadow_fromTopToInnermost_topL_jR_V_address0,
        ce0 => shadow_fromTopToInnermost_topL_jR_V_ce0,
        we0 => shadow_fromTopToInnermost_topL_jR_V_we0,
        d0 => shadow_fromTopToInnermost_topL_jR_V_d0,
        q0 => shadow_fromTopToInnermost_topL_jR_V_q0);

    shadow_fromTopToInnermost_topR_jL_V_U : component system_top_shadow_bottomL_jR_0_V
    generic map (
        DataWidth => 32,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => shadow_fromTopToInnermost_topR_jL_V_address0,
        ce0 => shadow_fromTopToInnermost_topR_jL_V_ce0,
        we0 => shadow_fromTopToInnermost_topR_jL_V_we0,
        d0 => shadow_fromTopToInnermost_topR_jL_V_d0,
        q0 => shadow_fromTopToInnermost_topR_jL_V_q0);

    shadow_fromTopToInnermost_topR_jR_V_U : component system_top_shadow_bottomL_jR_0_V
    generic map (
        DataWidth => 32,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => shadow_fromTopToInnermost_topR_jR_V_address0,
        ce0 => shadow_fromTopToInnermost_topR_jR_V_ce0,
        we0 => shadow_fromTopToInnermost_topR_jR_V_we0,
        d0 => shadow_fromTopToInnermost_topR_jR_V_d0,
        q0 => shadow_fromTopToInnermost_topR_jR_V_q0);

    squareAcceptance_U : component system_top_patch_buffer_valid
    generic map (
        DataWidth => 1,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => squareAcceptance_address0,
        ce0 => squareAcceptance_ce0,
        we0 => squareAcceptance_we0,
        d0 => squareAcceptance_d0,
        q0 => squareAcceptance_q0);

    flatTop_U : component system_top_flatTop
    generic map (
        DataWidth => 1,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => flatTop_address0,
        ce0 => flatTop_ce0,
        we0 => flatTop_we0,
        d0 => flatTop_d0);

    flatBottom_U : component system_top_patch_buffer_valid
    generic map (
        DataWidth => 1,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => flatBottom_address0,
        ce0 => flatBottom_ce0,
        we0 => flatBottom_we0,
        d0 => flatBottom_d0,
        q0 => flatBottom_q0);

    triangleAcceptance_U : component system_top_patch_buffer_valid
    generic map (
        DataWidth => 1,
        AddressRange => 3,
        AddressWidth => 2)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => triangleAcceptance_address0,
        ce0 => triangleAcceptance_ce0,
        we0 => triangleAcceptance_we0,
        d0 => triangleAcceptance_d0,
        q0 => triangleAcceptance_q0);

    grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978 : component system_top_p_shadowquilt_main_loop_make_verticle_strip
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_ap_start,
        ap_done => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_ap_done,
        ap_idle => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_ap_idle,
        ap_ready => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_ap_ready,
        points_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_points_address0,
        points_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_points_ce0,
        points_q0 => points_q0,
        points_address1 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_points_address1,
        points_ce1 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_points_ce1,
        points_q1 => points_q1,
        num_points_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_num_points_address0,
        num_points_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_num_points_ce0,
        num_points_q0 => num_points_q0,
        num_points_address1 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_num_points_address1,
        num_points_ce1 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_num_points_ce1,
        num_points_q1 => num_points_q1,
        patch_stream_V_din => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_stream_V_din,
        patch_stream_V_full_n => patch_stream_V_full_n,
        patch_stream_V_write => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_stream_V_write,
        patch_buffer_0_0_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_0_address0,
        patch_buffer_0_0_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_0_ce0,
        patch_buffer_0_0_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_0_we0,
        patch_buffer_0_0_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_0_d0,
        patch_buffer_0_0_q0 => patch_buffer_0_0_V_q0,
        patch_buffer_0_1_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_1_address0,
        patch_buffer_0_1_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_1_ce0,
        patch_buffer_0_1_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_1_we0,
        patch_buffer_0_1_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_1_d0,
        patch_buffer_0_1_q0 => patch_buffer_0_1_V_q0,
        patch_buffer_0_2_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_2_address0,
        patch_buffer_0_2_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_2_ce0,
        patch_buffer_0_2_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_2_we0,
        patch_buffer_0_2_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_2_d0,
        patch_buffer_0_2_q0 => patch_buffer_0_2_V_q0,
        patch_buffer_0_3_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_3_address0,
        patch_buffer_0_3_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_3_ce0,
        patch_buffer_0_3_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_3_we0,
        patch_buffer_0_3_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_3_d0,
        patch_buffer_0_3_q0 => patch_buffer_0_3_V_q0,
        patch_buffer_0_4_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_4_address0,
        patch_buffer_0_4_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_4_ce0,
        patch_buffer_0_4_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_4_we0,
        patch_buffer_0_4_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_4_d0,
        patch_buffer_0_4_q0 => patch_buffer_0_4_V_q0,
        patch_buffer_0_5_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_5_address0,
        patch_buffer_0_5_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_5_ce0,
        patch_buffer_0_5_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_5_we0,
        patch_buffer_0_5_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_5_d0,
        patch_buffer_0_5_q0 => patch_buffer_0_5_V_q0,
        patch_buffer_0_6_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_6_address0,
        patch_buffer_0_6_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_6_ce0,
        patch_buffer_0_6_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_6_we0,
        patch_buffer_0_6_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_6_d0,
        patch_buffer_0_6_q0 => patch_buffer_0_6_V_q0,
        patch_buffer_0_7_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_7_address0,
        patch_buffer_0_7_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_7_ce0,
        patch_buffer_0_7_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_7_we0,
        patch_buffer_0_7_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_7_d0,
        patch_buffer_0_7_q0 => patch_buffer_0_7_V_q0,
        patch_buffer_0_8_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_8_address0,
        patch_buffer_0_8_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_8_ce0,
        patch_buffer_0_8_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_8_we0,
        patch_buffer_0_8_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_8_d0,
        patch_buffer_0_8_q0 => patch_buffer_0_8_V_q0,
        patch_buffer_0_9_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_9_address0,
        patch_buffer_0_9_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_9_ce0,
        patch_buffer_0_9_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_9_we0,
        patch_buffer_0_9_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_9_d0,
        patch_buffer_0_9_q0 => patch_buffer_0_9_V_q0,
        patch_buffer_0_10_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_10_address0,
        patch_buffer_0_10_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_10_ce0,
        patch_buffer_0_10_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_10_we0,
        patch_buffer_0_10_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_10_d0,
        patch_buffer_0_10_q0 => patch_buffer_0_10_V_q0,
        patch_buffer_0_11_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_11_address0,
        patch_buffer_0_11_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_11_ce0,
        patch_buffer_0_11_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_11_we0,
        patch_buffer_0_11_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_11_d0,
        patch_buffer_0_11_q0 => patch_buffer_0_11_V_q0,
        patch_buffer_0_12_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_12_address0,
        patch_buffer_0_12_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_12_ce0,
        patch_buffer_0_12_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_12_we0,
        patch_buffer_0_12_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_12_d0,
        patch_buffer_0_12_q0 => patch_buffer_0_12_V_q0,
        patch_buffer_0_13_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_13_address0,
        patch_buffer_0_13_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_13_ce0,
        patch_buffer_0_13_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_13_we0,
        patch_buffer_0_13_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_13_d0,
        patch_buffer_0_13_q0 => patch_buffer_0_13_V_q0,
        patch_buffer_0_14_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_14_address0,
        patch_buffer_0_14_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_14_ce0,
        patch_buffer_0_14_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_14_we0,
        patch_buffer_0_14_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_14_d0,
        patch_buffer_0_14_q0 => patch_buffer_0_14_V_q0,
        patch_buffer_0_15_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_15_address0,
        patch_buffer_0_15_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_15_ce0,
        patch_buffer_0_15_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_15_we0,
        patch_buffer_0_15_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_15_d0,
        patch_buffer_0_15_q0 => patch_buffer_0_15_V_q0,
        patch_buffer_1_0_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_0_address0,
        patch_buffer_1_0_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_0_ce0,
        patch_buffer_1_0_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_0_we0,
        patch_buffer_1_0_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_0_d0,
        patch_buffer_1_0_q0 => patch_buffer_1_0_V_q0,
        patch_buffer_1_1_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_1_address0,
        patch_buffer_1_1_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_1_ce0,
        patch_buffer_1_1_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_1_we0,
        patch_buffer_1_1_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_1_d0,
        patch_buffer_1_1_q0 => patch_buffer_1_1_V_q0,
        patch_buffer_1_2_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_2_address0,
        patch_buffer_1_2_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_2_ce0,
        patch_buffer_1_2_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_2_we0,
        patch_buffer_1_2_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_2_d0,
        patch_buffer_1_2_q0 => patch_buffer_1_2_V_q0,
        patch_buffer_1_3_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_3_address0,
        patch_buffer_1_3_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_3_ce0,
        patch_buffer_1_3_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_3_we0,
        patch_buffer_1_3_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_3_d0,
        patch_buffer_1_3_q0 => patch_buffer_1_3_V_q0,
        patch_buffer_1_4_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_4_address0,
        patch_buffer_1_4_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_4_ce0,
        patch_buffer_1_4_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_4_we0,
        patch_buffer_1_4_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_4_d0,
        patch_buffer_1_4_q0 => patch_buffer_1_4_V_q0,
        patch_buffer_1_5_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_5_address0,
        patch_buffer_1_5_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_5_ce0,
        patch_buffer_1_5_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_5_we0,
        patch_buffer_1_5_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_5_d0,
        patch_buffer_1_5_q0 => patch_buffer_1_5_V_q0,
        patch_buffer_1_6_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_6_address0,
        patch_buffer_1_6_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_6_ce0,
        patch_buffer_1_6_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_6_we0,
        patch_buffer_1_6_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_6_d0,
        patch_buffer_1_6_q0 => patch_buffer_1_6_V_q0,
        patch_buffer_1_7_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_7_address0,
        patch_buffer_1_7_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_7_ce0,
        patch_buffer_1_7_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_7_we0,
        patch_buffer_1_7_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_7_d0,
        patch_buffer_1_7_q0 => patch_buffer_1_7_V_q0,
        patch_buffer_1_8_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_8_address0,
        patch_buffer_1_8_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_8_ce0,
        patch_buffer_1_8_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_8_we0,
        patch_buffer_1_8_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_8_d0,
        patch_buffer_1_8_q0 => patch_buffer_1_8_V_q0,
        patch_buffer_1_9_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_9_address0,
        patch_buffer_1_9_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_9_ce0,
        patch_buffer_1_9_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_9_we0,
        patch_buffer_1_9_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_9_d0,
        patch_buffer_1_9_q0 => patch_buffer_1_9_V_q0,
        patch_buffer_1_10_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_10_address0,
        patch_buffer_1_10_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_10_ce0,
        patch_buffer_1_10_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_10_we0,
        patch_buffer_1_10_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_10_d0,
        patch_buffer_1_10_q0 => patch_buffer_1_10_V_q0,
        patch_buffer_1_11_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_11_address0,
        patch_buffer_1_11_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_11_ce0,
        patch_buffer_1_11_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_11_we0,
        patch_buffer_1_11_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_11_d0,
        patch_buffer_1_11_q0 => patch_buffer_1_11_V_q0,
        patch_buffer_1_12_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_12_address0,
        patch_buffer_1_12_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_12_ce0,
        patch_buffer_1_12_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_12_we0,
        patch_buffer_1_12_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_12_d0,
        patch_buffer_1_12_q0 => patch_buffer_1_12_V_q0,
        patch_buffer_1_13_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_13_address0,
        patch_buffer_1_13_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_13_ce0,
        patch_buffer_1_13_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_13_we0,
        patch_buffer_1_13_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_13_d0,
        patch_buffer_1_13_q0 => patch_buffer_1_13_V_q0,
        patch_buffer_1_14_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_14_address0,
        patch_buffer_1_14_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_14_ce0,
        patch_buffer_1_14_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_14_we0,
        patch_buffer_1_14_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_14_d0,
        patch_buffer_1_14_q0 => patch_buffer_1_14_V_q0,
        patch_buffer_1_15_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_15_address0,
        patch_buffer_1_15_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_15_ce0,
        patch_buffer_1_15_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_15_we0,
        patch_buffer_1_15_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_1_15_d0,
        patch_buffer_1_15_q0 => patch_buffer_1_15_V_q0,
        patch_buffer_2_0_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_0_address0,
        patch_buffer_2_0_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_0_ce0,
        patch_buffer_2_0_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_0_we0,
        patch_buffer_2_0_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_0_d0,
        patch_buffer_2_0_q0 => patch_buffer_2_0_V_q0,
        patch_buffer_2_1_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_1_address0,
        patch_buffer_2_1_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_1_ce0,
        patch_buffer_2_1_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_1_we0,
        patch_buffer_2_1_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_1_d0,
        patch_buffer_2_1_q0 => patch_buffer_2_1_V_q0,
        patch_buffer_2_2_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_2_address0,
        patch_buffer_2_2_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_2_ce0,
        patch_buffer_2_2_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_2_we0,
        patch_buffer_2_2_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_2_d0,
        patch_buffer_2_2_q0 => patch_buffer_2_2_V_q0,
        patch_buffer_2_3_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_3_address0,
        patch_buffer_2_3_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_3_ce0,
        patch_buffer_2_3_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_3_we0,
        patch_buffer_2_3_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_3_d0,
        patch_buffer_2_3_q0 => patch_buffer_2_3_V_q0,
        patch_buffer_2_4_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_4_address0,
        patch_buffer_2_4_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_4_ce0,
        patch_buffer_2_4_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_4_we0,
        patch_buffer_2_4_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_4_d0,
        patch_buffer_2_4_q0 => patch_buffer_2_4_V_q0,
        patch_buffer_2_5_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_5_address0,
        patch_buffer_2_5_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_5_ce0,
        patch_buffer_2_5_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_5_we0,
        patch_buffer_2_5_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_5_d0,
        patch_buffer_2_5_q0 => patch_buffer_2_5_V_q0,
        patch_buffer_2_6_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_6_address0,
        patch_buffer_2_6_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_6_ce0,
        patch_buffer_2_6_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_6_we0,
        patch_buffer_2_6_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_6_d0,
        patch_buffer_2_6_q0 => patch_buffer_2_6_V_q0,
        patch_buffer_2_7_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_7_address0,
        patch_buffer_2_7_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_7_ce0,
        patch_buffer_2_7_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_7_we0,
        patch_buffer_2_7_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_7_d0,
        patch_buffer_2_7_q0 => patch_buffer_2_7_V_q0,
        patch_buffer_2_8_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_8_address0,
        patch_buffer_2_8_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_8_ce0,
        patch_buffer_2_8_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_8_we0,
        patch_buffer_2_8_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_8_d0,
        patch_buffer_2_8_q0 => patch_buffer_2_8_V_q0,
        patch_buffer_2_9_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_9_address0,
        patch_buffer_2_9_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_9_ce0,
        patch_buffer_2_9_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_9_we0,
        patch_buffer_2_9_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_9_d0,
        patch_buffer_2_9_q0 => patch_buffer_2_9_V_q0,
        patch_buffer_2_10_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_10_address0,
        patch_buffer_2_10_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_10_ce0,
        patch_buffer_2_10_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_10_we0,
        patch_buffer_2_10_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_10_d0,
        patch_buffer_2_10_q0 => patch_buffer_2_10_V_q0,
        patch_buffer_2_11_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_11_address0,
        patch_buffer_2_11_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_11_ce0,
        patch_buffer_2_11_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_11_we0,
        patch_buffer_2_11_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_11_d0,
        patch_buffer_2_11_q0 => patch_buffer_2_11_V_q0,
        patch_buffer_2_12_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_12_address0,
        patch_buffer_2_12_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_12_ce0,
        patch_buffer_2_12_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_12_we0,
        patch_buffer_2_12_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_12_d0,
        patch_buffer_2_12_q0 => patch_buffer_2_12_V_q0,
        patch_buffer_2_13_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_13_address0,
        patch_buffer_2_13_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_13_ce0,
        patch_buffer_2_13_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_13_we0,
        patch_buffer_2_13_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_13_d0,
        patch_buffer_2_13_q0 => patch_buffer_2_13_V_q0,
        patch_buffer_2_14_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_14_address0,
        patch_buffer_2_14_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_14_ce0,
        patch_buffer_2_14_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_14_we0,
        patch_buffer_2_14_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_14_d0,
        patch_buffer_2_14_q0 => patch_buffer_2_14_V_q0,
        patch_buffer_2_15_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_15_address0,
        patch_buffer_2_15_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_15_ce0,
        patch_buffer_2_15_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_15_we0,
        patch_buffer_2_15_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_2_15_d0,
        patch_buffer_2_15_q0 => patch_buffer_2_15_V_q0,
        patch_buffer_3_0_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_0_address0,
        patch_buffer_3_0_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_0_ce0,
        patch_buffer_3_0_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_0_we0,
        patch_buffer_3_0_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_0_d0,
        patch_buffer_3_0_q0 => patch_buffer_3_0_V_q0,
        patch_buffer_3_1_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_1_address0,
        patch_buffer_3_1_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_1_ce0,
        patch_buffer_3_1_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_1_we0,
        patch_buffer_3_1_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_1_d0,
        patch_buffer_3_1_q0 => patch_buffer_3_1_V_q0,
        patch_buffer_3_2_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_2_address0,
        patch_buffer_3_2_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_2_ce0,
        patch_buffer_3_2_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_2_we0,
        patch_buffer_3_2_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_2_d0,
        patch_buffer_3_2_q0 => patch_buffer_3_2_V_q0,
        patch_buffer_3_3_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_3_address0,
        patch_buffer_3_3_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_3_ce0,
        patch_buffer_3_3_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_3_we0,
        patch_buffer_3_3_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_3_d0,
        patch_buffer_3_3_q0 => patch_buffer_3_3_V_q0,
        patch_buffer_3_4_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_4_address0,
        patch_buffer_3_4_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_4_ce0,
        patch_buffer_3_4_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_4_we0,
        patch_buffer_3_4_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_4_d0,
        patch_buffer_3_4_q0 => patch_buffer_3_4_V_q0,
        patch_buffer_3_5_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_5_address0,
        patch_buffer_3_5_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_5_ce0,
        patch_buffer_3_5_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_5_we0,
        patch_buffer_3_5_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_5_d0,
        patch_buffer_3_5_q0 => patch_buffer_3_5_V_q0,
        patch_buffer_3_6_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_6_address0,
        patch_buffer_3_6_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_6_ce0,
        patch_buffer_3_6_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_6_we0,
        patch_buffer_3_6_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_6_d0,
        patch_buffer_3_6_q0 => patch_buffer_3_6_V_q0,
        patch_buffer_3_7_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_7_address0,
        patch_buffer_3_7_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_7_ce0,
        patch_buffer_3_7_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_7_we0,
        patch_buffer_3_7_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_7_d0,
        patch_buffer_3_7_q0 => patch_buffer_3_7_V_q0,
        patch_buffer_3_8_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_8_address0,
        patch_buffer_3_8_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_8_ce0,
        patch_buffer_3_8_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_8_we0,
        patch_buffer_3_8_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_8_d0,
        patch_buffer_3_8_q0 => patch_buffer_3_8_V_q0,
        patch_buffer_3_9_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_9_address0,
        patch_buffer_3_9_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_9_ce0,
        patch_buffer_3_9_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_9_we0,
        patch_buffer_3_9_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_9_d0,
        patch_buffer_3_9_q0 => patch_buffer_3_9_V_q0,
        patch_buffer_3_10_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_10_address0,
        patch_buffer_3_10_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_10_ce0,
        patch_buffer_3_10_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_10_we0,
        patch_buffer_3_10_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_10_d0,
        patch_buffer_3_10_q0 => patch_buffer_3_10_V_q0,
        patch_buffer_3_11_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_11_address0,
        patch_buffer_3_11_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_11_ce0,
        patch_buffer_3_11_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_11_we0,
        patch_buffer_3_11_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_11_d0,
        patch_buffer_3_11_q0 => patch_buffer_3_11_V_q0,
        patch_buffer_3_12_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_12_address0,
        patch_buffer_3_12_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_12_ce0,
        patch_buffer_3_12_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_12_we0,
        patch_buffer_3_12_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_12_d0,
        patch_buffer_3_12_q0 => patch_buffer_3_12_V_q0,
        patch_buffer_3_13_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_13_address0,
        patch_buffer_3_13_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_13_ce0,
        patch_buffer_3_13_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_13_we0,
        patch_buffer_3_13_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_13_d0,
        patch_buffer_3_13_q0 => patch_buffer_3_13_V_q0,
        patch_buffer_3_14_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_14_address0,
        patch_buffer_3_14_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_14_ce0,
        patch_buffer_3_14_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_14_we0,
        patch_buffer_3_14_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_14_d0,
        patch_buffer_3_14_q0 => patch_buffer_3_14_V_q0,
        patch_buffer_3_15_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_15_address0,
        patch_buffer_3_15_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_15_ce0,
        patch_buffer_3_15_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_15_we0,
        patch_buffer_3_15_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_3_15_d0,
        patch_buffer_3_15_q0 => patch_buffer_3_15_V_q0,
        patch_buffer_4_0_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_0_address0,
        patch_buffer_4_0_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_0_ce0,
        patch_buffer_4_0_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_0_we0,
        patch_buffer_4_0_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_0_d0,
        patch_buffer_4_0_q0 => patch_buffer_4_0_V_q0,
        patch_buffer_4_1_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_1_address0,
        patch_buffer_4_1_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_1_ce0,
        patch_buffer_4_1_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_1_we0,
        patch_buffer_4_1_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_1_d0,
        patch_buffer_4_1_q0 => patch_buffer_4_1_V_q0,
        patch_buffer_4_2_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_2_address0,
        patch_buffer_4_2_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_2_ce0,
        patch_buffer_4_2_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_2_we0,
        patch_buffer_4_2_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_2_d0,
        patch_buffer_4_2_q0 => patch_buffer_4_2_V_q0,
        patch_buffer_4_3_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_3_address0,
        patch_buffer_4_3_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_3_ce0,
        patch_buffer_4_3_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_3_we0,
        patch_buffer_4_3_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_3_d0,
        patch_buffer_4_3_q0 => patch_buffer_4_3_V_q0,
        patch_buffer_4_4_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_4_address0,
        patch_buffer_4_4_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_4_ce0,
        patch_buffer_4_4_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_4_we0,
        patch_buffer_4_4_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_4_d0,
        patch_buffer_4_4_q0 => patch_buffer_4_4_V_q0,
        patch_buffer_4_5_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_5_address0,
        patch_buffer_4_5_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_5_ce0,
        patch_buffer_4_5_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_5_we0,
        patch_buffer_4_5_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_5_d0,
        patch_buffer_4_5_q0 => patch_buffer_4_5_V_q0,
        patch_buffer_4_6_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_6_address0,
        patch_buffer_4_6_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_6_ce0,
        patch_buffer_4_6_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_6_we0,
        patch_buffer_4_6_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_6_d0,
        patch_buffer_4_6_q0 => patch_buffer_4_6_V_q0,
        patch_buffer_4_7_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_7_address0,
        patch_buffer_4_7_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_7_ce0,
        patch_buffer_4_7_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_7_we0,
        patch_buffer_4_7_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_7_d0,
        patch_buffer_4_7_q0 => patch_buffer_4_7_V_q0,
        patch_buffer_4_8_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_8_address0,
        patch_buffer_4_8_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_8_ce0,
        patch_buffer_4_8_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_8_we0,
        patch_buffer_4_8_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_8_d0,
        patch_buffer_4_8_q0 => patch_buffer_4_8_V_q0,
        patch_buffer_4_9_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_9_address0,
        patch_buffer_4_9_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_9_ce0,
        patch_buffer_4_9_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_9_we0,
        patch_buffer_4_9_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_9_d0,
        patch_buffer_4_9_q0 => patch_buffer_4_9_V_q0,
        patch_buffer_4_10_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_10_address0,
        patch_buffer_4_10_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_10_ce0,
        patch_buffer_4_10_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_10_we0,
        patch_buffer_4_10_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_10_d0,
        patch_buffer_4_10_q0 => patch_buffer_4_10_V_q0,
        patch_buffer_4_11_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_11_address0,
        patch_buffer_4_11_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_11_ce0,
        patch_buffer_4_11_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_11_we0,
        patch_buffer_4_11_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_11_d0,
        patch_buffer_4_11_q0 => patch_buffer_4_11_V_q0,
        patch_buffer_4_12_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_12_address0,
        patch_buffer_4_12_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_12_ce0,
        patch_buffer_4_12_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_12_we0,
        patch_buffer_4_12_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_12_d0,
        patch_buffer_4_12_q0 => patch_buffer_4_12_V_q0,
        patch_buffer_4_13_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_13_address0,
        patch_buffer_4_13_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_13_ce0,
        patch_buffer_4_13_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_13_we0,
        patch_buffer_4_13_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_13_d0,
        patch_buffer_4_13_q0 => patch_buffer_4_13_V_q0,
        patch_buffer_4_14_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_14_address0,
        patch_buffer_4_14_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_14_ce0,
        patch_buffer_4_14_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_14_we0,
        patch_buffer_4_14_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_14_d0,
        patch_buffer_4_14_q0 => patch_buffer_4_14_V_q0,
        patch_buffer_4_15_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_15_address0,
        patch_buffer_4_15_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_15_ce0,
        patch_buffer_4_15_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_15_we0,
        patch_buffer_4_15_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_4_15_d0,
        patch_buffer_4_15_q0 => patch_buffer_4_15_V_q0,
        patch_buffer_valid_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_valid_address0,
        patch_buffer_valid_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_valid_ce0,
        patch_buffer_valid_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_valid_we0,
        patch_buffer_valid_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_valid_d0,
        patch_buffer_valid_q0 => patch_buffer_valid_q0,
        patch_buffer_order_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_order_address0,
        patch_buffer_order_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_order_ce0,
        patch_buffer_order_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_order_we0,
        patch_buffer_order_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_order_d0,
        patch_buffer_order_q0 => patch_buffer_order_q0,
        patch_buffer_order_address1 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_order_address1,
        patch_buffer_order_ce1 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_order_ce1,
        patch_buffer_order_we1 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_order_we1,
        patch_buffer_order_d1 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_order_d1,
        patch_buffer_order_q1 => patch_buffer_order_q1,
        pSlope_0_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_pSlope_0_address0,
        pSlope_0_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_pSlope_0_ce0,
        pSlope_0_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_pSlope_0_we0,
        pSlope_0_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_pSlope_0_d0,
        pSlope_1_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_pSlope_1_address0,
        pSlope_1_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_pSlope_1_ce0,
        pSlope_1_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_pSlope_1_we0,
        pSlope_1_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_pSlope_1_d0,
        pSlope_2_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_pSlope_2_address0,
        pSlope_2_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_pSlope_2_ce0,
        pSlope_2_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_pSlope_2_we0,
        pSlope_2_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_pSlope_2_d0,
        pSlope_3_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_pSlope_3_address0,
        pSlope_3_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_pSlope_3_ce0,
        pSlope_3_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_pSlope_3_we0,
        pSlope_3_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_pSlope_3_d0,
        shadow_bottomL_jR_0_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jR_0_address0,
        shadow_bottomL_jR_0_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jR_0_ce0,
        shadow_bottomL_jR_0_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jR_0_we0,
        shadow_bottomL_jR_0_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jR_0_d0,
        shadow_bottomL_jR_0_q0 => shadow_bottomL_jR_0_V_q0,
        shadow_bottomL_jR_1_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jR_1_address0,
        shadow_bottomL_jR_1_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jR_1_ce0,
        shadow_bottomL_jR_1_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jR_1_we0,
        shadow_bottomL_jR_1_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jR_1_d0,
        shadow_bottomL_jR_1_q0 => shadow_bottomL_jR_1_V_q0,
        shadow_bottomL_jR_2_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jR_2_address0,
        shadow_bottomL_jR_2_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jR_2_ce0,
        shadow_bottomL_jR_2_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jR_2_we0,
        shadow_bottomL_jR_2_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jR_2_d0,
        shadow_bottomL_jR_2_q0 => shadow_bottomL_jR_2_V_q0,
        shadow_bottomL_jR_3_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jR_3_address0,
        shadow_bottomL_jR_3_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jR_3_ce0,
        shadow_bottomL_jR_3_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jR_3_we0,
        shadow_bottomL_jR_3_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jR_3_d0,
        shadow_bottomL_jR_3_q0 => shadow_bottomL_jR_3_V_q0,
        shadow_bottomR_jR_0_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jR_0_address0,
        shadow_bottomR_jR_0_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jR_0_ce0,
        shadow_bottomR_jR_0_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jR_0_we0,
        shadow_bottomR_jR_0_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jR_0_d0,
        shadow_bottomR_jR_0_q0 => shadow_bottomR_jR_0_V_q0,
        shadow_bottomR_jR_1_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jR_1_address0,
        shadow_bottomR_jR_1_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jR_1_ce0,
        shadow_bottomR_jR_1_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jR_1_we0,
        shadow_bottomR_jR_1_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jR_1_d0,
        shadow_bottomR_jR_1_q0 => shadow_bottomR_jR_1_V_q0,
        shadow_bottomR_jR_2_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jR_2_address0,
        shadow_bottomR_jR_2_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jR_2_ce0,
        shadow_bottomR_jR_2_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jR_2_we0,
        shadow_bottomR_jR_2_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jR_2_d0,
        shadow_bottomR_jR_2_q0 => shadow_bottomR_jR_2_V_q0,
        shadow_bottomR_jR_3_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jR_3_address0,
        shadow_bottomR_jR_3_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jR_3_ce0,
        shadow_bottomR_jR_3_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jR_3_we0,
        shadow_bottomR_jR_3_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jR_3_d0,
        shadow_bottomR_jR_3_q0 => shadow_bottomR_jR_3_V_q0,
        shadow_bottomL_jL_0_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jL_0_address0,
        shadow_bottomL_jL_0_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jL_0_ce0,
        shadow_bottomL_jL_0_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jL_0_we0,
        shadow_bottomL_jL_0_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jL_0_d0,
        shadow_bottomL_jL_0_q0 => shadow_bottomL_jL_0_V_q0,
        shadow_bottomL_jL_1_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jL_1_address0,
        shadow_bottomL_jL_1_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jL_1_ce0,
        shadow_bottomL_jL_1_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jL_1_we0,
        shadow_bottomL_jL_1_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jL_1_d0,
        shadow_bottomL_jL_1_q0 => shadow_bottomL_jL_1_V_q0,
        shadow_bottomL_jL_2_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jL_2_address0,
        shadow_bottomL_jL_2_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jL_2_ce0,
        shadow_bottomL_jL_2_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jL_2_we0,
        shadow_bottomL_jL_2_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jL_2_d0,
        shadow_bottomL_jL_2_q0 => shadow_bottomL_jL_2_V_q0,
        shadow_bottomL_jL_3_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jL_3_address0,
        shadow_bottomL_jL_3_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jL_3_ce0,
        shadow_bottomL_jL_3_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jL_3_we0,
        shadow_bottomL_jL_3_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jL_3_d0,
        shadow_bottomL_jL_3_q0 => shadow_bottomL_jL_3_V_q0,
        shadow_bottomR_jL_0_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jL_0_address0,
        shadow_bottomR_jL_0_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jL_0_ce0,
        shadow_bottomR_jL_0_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jL_0_we0,
        shadow_bottomR_jL_0_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jL_0_d0,
        shadow_bottomR_jL_0_q0 => shadow_bottomR_jL_0_V_q0,
        shadow_bottomR_jL_1_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jL_1_address0,
        shadow_bottomR_jL_1_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jL_1_ce0,
        shadow_bottomR_jL_1_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jL_1_we0,
        shadow_bottomR_jL_1_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jL_1_d0,
        shadow_bottomR_jL_1_q0 => shadow_bottomR_jL_1_V_q0,
        shadow_bottomR_jL_2_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jL_2_address0,
        shadow_bottomR_jL_2_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jL_2_ce0,
        shadow_bottomR_jL_2_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jL_2_we0,
        shadow_bottomR_jL_2_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jL_2_d0,
        shadow_bottomR_jL_2_q0 => shadow_bottomR_jL_2_V_q0,
        shadow_bottomR_jL_3_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jL_3_address0,
        shadow_bottomR_jL_3_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jL_3_ce0,
        shadow_bottomR_jL_3_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jL_3_we0,
        shadow_bottomR_jL_3_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jL_3_d0,
        shadow_bottomR_jL_3_q0 => shadow_bottomR_jL_3_V_q0,
        shadow_fromTopToInnermost_topL_jL_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_fromTopToInnermost_topL_jL_address0,
        shadow_fromTopToInnermost_topL_jL_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_fromTopToInnermost_topL_jL_ce0,
        shadow_fromTopToInnermost_topL_jL_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_fromTopToInnermost_topL_jL_we0,
        shadow_fromTopToInnermost_topL_jL_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_fromTopToInnermost_topL_jL_d0,
        shadow_fromTopToInnermost_topL_jL_q0 => shadow_fromTopToInnermost_topL_jL_V_q0,
        shadow_fromTopToInnermost_topL_jR_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_fromTopToInnermost_topL_jR_address0,
        shadow_fromTopToInnermost_topL_jR_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_fromTopToInnermost_topL_jR_ce0,
        shadow_fromTopToInnermost_topL_jR_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_fromTopToInnermost_topL_jR_we0,
        shadow_fromTopToInnermost_topL_jR_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_fromTopToInnermost_topL_jR_d0,
        shadow_fromTopToInnermost_topL_jR_q0 => shadow_fromTopToInnermost_topL_jR_V_q0,
        shadow_fromTopToInnermost_topR_jL_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_fromTopToInnermost_topR_jL_address0,
        shadow_fromTopToInnermost_topR_jL_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_fromTopToInnermost_topR_jL_ce0,
        shadow_fromTopToInnermost_topR_jL_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_fromTopToInnermost_topR_jL_we0,
        shadow_fromTopToInnermost_topR_jL_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_fromTopToInnermost_topR_jL_d0,
        shadow_fromTopToInnermost_topR_jL_q0 => shadow_fromTopToInnermost_topR_jL_V_q0,
        shadow_fromTopToInnermost_topR_jR_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_fromTopToInnermost_topR_jR_address0,
        shadow_fromTopToInnermost_topR_jR_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_fromTopToInnermost_topR_jR_ce0,
        shadow_fromTopToInnermost_topR_jR_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_fromTopToInnermost_topR_jR_we0,
        shadow_fromTopToInnermost_topR_jR_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_fromTopToInnermost_topR_jR_d0,
        shadow_fromTopToInnermost_topR_jR_q0 => shadow_fromTopToInnermost_topR_jR_V_q0,
        z1_min_0_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_min_0_address0,
        z1_min_0_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_min_0_ce0,
        z1_min_0_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_min_0_we0,
        z1_min_0_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_min_0_d0,
        z1_min_0_q0 => z1_min_0_V_q0,
        z1_min_1_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_min_1_address0,
        z1_min_1_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_min_1_ce0,
        z1_min_1_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_min_1_we0,
        z1_min_1_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_min_1_d0,
        z1_min_2_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_min_2_address0,
        z1_min_2_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_min_2_ce0,
        z1_min_2_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_min_2_we0,
        z1_min_2_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_min_2_d0,
        z1_min_3_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_min_3_address0,
        z1_min_3_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_min_3_ce0,
        z1_min_3_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_min_3_we0,
        z1_min_3_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_min_3_d0,
        z1_max_0_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_max_0_address0,
        z1_max_0_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_max_0_ce0,
        z1_max_0_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_max_0_we0,
        z1_max_0_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_max_0_d0,
        z1_max_0_q0 => z1_max_0_V_q0,
        z1_max_1_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_max_1_address0,
        z1_max_1_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_max_1_ce0,
        z1_max_1_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_max_1_we0,
        z1_max_1_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_max_1_d0,
        z1_max_2_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_max_2_address0,
        z1_max_2_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_max_2_ce0,
        z1_max_2_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_max_2_we0,
        z1_max_2_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_max_2_d0,
        z1_max_3_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_max_3_address0,
        z1_max_3_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_max_3_ce0,
        z1_max_3_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_max_3_we0,
        z1_max_3_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_max_3_d0,
        a_corner_0_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_a_corner_0_address0,
        a_corner_0_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_a_corner_0_ce0,
        a_corner_0_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_a_corner_0_we0,
        a_corner_0_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_a_corner_0_d0,
        a_corner_1_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_a_corner_1_address0,
        a_corner_1_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_a_corner_1_ce0,
        a_corner_1_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_a_corner_1_we0,
        a_corner_1_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_a_corner_1_d0,
        a_corner_1_q0 => a_corner_1_V_q0,
        b_corner_0_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_b_corner_0_address0,
        b_corner_0_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_b_corner_0_ce0,
        b_corner_0_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_b_corner_0_we0,
        b_corner_0_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_b_corner_0_d0,
        b_corner_1_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_b_corner_1_address0,
        b_corner_1_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_b_corner_1_ce0,
        b_corner_1_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_b_corner_1_we0,
        b_corner_1_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_b_corner_1_d0,
        b_corner_1_q0 => b_corner_1_V_q0,
        c_corner_0_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_c_corner_0_address0,
        c_corner_0_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_c_corner_0_ce0,
        c_corner_0_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_c_corner_0_we0,
        c_corner_0_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_c_corner_0_d0,
        c_corner_0_q0 => c_corner_0_V_q0,
        c_corner_1_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_c_corner_1_address0,
        c_corner_1_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_c_corner_1_ce0,
        c_corner_1_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_c_corner_1_we0,
        c_corner_1_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_c_corner_1_d0,
        c_corner_1_q0 => c_corner_1_V_q0,
        d_corner_0_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_d_corner_0_address0,
        d_corner_0_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_d_corner_0_ce0,
        d_corner_0_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_d_corner_0_we0,
        d_corner_0_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_d_corner_0_d0,
        d_corner_1_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_d_corner_1_address0,
        d_corner_1_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_d_corner_1_ce0,
        d_corner_1_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_d_corner_1_we0,
        d_corner_1_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_d_corner_1_d0,
        d_corner_1_q0 => d_corner_1_V_q0,
        squareAcceptance_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_squareAcceptance_address0,
        squareAcceptance_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_squareAcceptance_ce0,
        squareAcceptance_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_squareAcceptance_we0,
        squareAcceptance_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_squareAcceptance_d0,
        squareAcceptance_q0 => squareAcceptance_q0,
        flatTop_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_flatTop_address0,
        flatTop_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_flatTop_ce0,
        flatTop_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_flatTop_we0,
        flatTop_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_flatTop_d0,
        flatBottom_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_flatBottom_address0,
        flatBottom_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_flatBottom_ce0,
        flatBottom_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_flatBottom_we0,
        flatBottom_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_flatBottom_d0,
        flatBottom_q0 => flatBottom_q0,
        triangleAcceptance_address0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_triangleAcceptance_address0,
        triangleAcceptance_ce0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_triangleAcceptance_ce0,
        triangleAcceptance_we0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_triangleAcceptance_we0,
        triangleAcceptance_d0 => grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_triangleAcceptance_d0,
        triangleAcceptance_q0 => triangleAcceptance_q0);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp2_exit_iter0_state6) and (ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone))) then 
                    ap_enable_reg_pp2_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    ap_enable_reg_pp2_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp2_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp2_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp2_exit_iter0_state6) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone))) then 
                    ap_enable_reg_pp2_iter1 <= (ap_const_logic_1 xor ap_condition_pp2_exit_iter0_state6);
                elsif ((ap_const_boolean_0 = ap_block_pp2_stage0_subdone)) then 
                    ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                    ap_enable_reg_pp2_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp3_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp3_exit_iter0_state9) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_const_boolean_0 = ap_block_pp3_stage0_subdone))) then 
                    ap_enable_reg_pp3_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    ap_enable_reg_pp3_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp3_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp3_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp3_exit_iter0_state9) and (ap_const_boolean_0 = ap_block_pp3_stage0_subdone))) then 
                    ap_enable_reg_pp3_iter1 <= (ap_const_logic_1 xor ap_condition_pp3_exit_iter0_state9);
                elsif ((ap_const_boolean_0 = ap_block_pp3_stage0_subdone)) then 
                    ap_enable_reg_pp3_iter1 <= ap_enable_reg_pp3_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                    ap_enable_reg_pp3_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter0_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp4_iter0 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp4_exit_iter0_state12) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_subdone))) then 
                    ap_enable_reg_pp4_iter0 <= ap_const_logic_0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                    ap_enable_reg_pp4_iter0 <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp4_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp4_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_condition_pp4_exit_iter0_state12) and (ap_const_boolean_0 = ap_block_pp4_stage0_subdone))) then 
                    ap_enable_reg_pp4_iter1 <= (ap_const_logic_1 xor ap_condition_pp4_exit_iter0_state12);
                elsif ((ap_const_boolean_0 = ap_block_pp4_stage0_subdone)) then 
                    ap_enable_reg_pp4_iter1 <= ap_enable_reg_pp4_iter0;
                elsif ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                    ap_enable_reg_pp4_iter1 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state16)) then 
                    grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_ap_ready = ap_const_logic_1)) then 
                    grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    empty_40_reg_923_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
                empty_40_reg_923 <= ap_const_lv2_0;
            elsif (((exitcond2705_fu_1145_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
                empty_40_reg_923 <= empty_41_fu_1139_p2;
            end if; 
        end if;
    end process;

    empty_49_reg_967_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state14)) then 
                empty_49_reg_967 <= ap_const_lv2_0;
            elsif (((exitcond1_fu_1213_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
                empty_49_reg_967 <= empty_50_fu_1207_p2;
            end if; 
        end if;
    end process;

    empty_reg_912_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((exitcond2716_fu_1128_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
                empty_reg_912 <= empty_38_fu_1122_p2;
            elsif (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
                empty_reg_912 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;

    loop_index259_reg_945_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
                loop_index259_reg_945 <= ap_const_lv2_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (exitcond2683_fu_1179_p2 = ap_const_lv1_0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001))) then 
                loop_index259_reg_945 <= empty_45_fu_1173_p2;
            end if; 
        end if;
    end process;

    loop_index262_reg_934_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (exitcond2694_fu_1162_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) then 
                loop_index262_reg_934 <= empty_43_fu_1156_p2;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
                loop_index262_reg_934 <= ap_const_lv2_0;
            end if; 
        end if;
    end process;

    loop_index_reg_956_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state11)) then 
                loop_index_reg_956 <= ap_const_lv2_0;
            elsif (((ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (exitcond2672_fu_1196_p2 = ap_const_lv1_0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001))) then 
                loop_index_reg_956 <= empty_47_fu_1190_p2;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001))) then
                exitcond2672_reg_1283 <= exitcond2672_fu_1196_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001))) then
                exitcond2683_reg_1264 <= exitcond2683_fu_1179_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then
                exitcond2694_reg_1245 <= exitcond2694_fu_1162_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (exitcond2683_fu_1179_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001))) then
                    loop_index259_cast_reg_1268(1 downto 0) <= loop_index259_cast_fu_1185_p1(1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (exitcond2694_fu_1162_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then
                    loop_index262_cast_reg_1249(1 downto 0) <= loop_index262_cast_fu_1168_p1(1 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (exitcond2672_fu_1196_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001))) then
                    loop_index_cast_reg_1287(1 downto 0) <= loop_index_cast_fu_1202_p1(1 downto 0);
            end if;
        end if;
    end process;
    loop_index262_cast_reg_1249(63 downto 2) <= "00000000000000000000000000000000000000000000000000000000000000";
    loop_index259_cast_reg_1268(63 downto 2) <= "00000000000000000000000000000000000000000000000000000000000000";
    loop_index_cast_reg_1287(63 downto 2) <= "00000000000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, ap_CS_fsm_state4, ap_enable_reg_pp2_iter0, exitcond2694_fu_1162_p2, ap_enable_reg_pp3_iter0, exitcond2683_fu_1179_p2, ap_enable_reg_pp4_iter0, exitcond2672_fu_1196_p2, ap_CS_fsm_state15, ap_block_pp2_stage0_subdone, ap_block_pp3_stage0_subdone, ap_block_pp4_stage0_subdone, grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_ap_done, exitcond2716_fu_1128_p2, exitcond2705_fu_1145_p2, exitcond1_fu_1213_p2, ap_CS_fsm_state17)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((exitcond2716_fu_1128_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                ap_NS_fsm <= ap_ST_fsm_state4;
            when ap_ST_fsm_state4 => 
                if (((exitcond2705_fu_1145_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state5;
                end if;
            when ap_ST_fsm_state5 => 
                ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
            when ap_ST_fsm_pp2_stage0 => 
                if (not(((exitcond2694_fu_1162_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                elsif (((exitcond2694_fu_1162_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_subdone) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state8;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp2_stage0;
                end if;
            when ap_ST_fsm_state8 => 
                ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
            when ap_ST_fsm_pp3_stage0 => 
                if (not(((exitcond2683_fu_1179_p2 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_subdone)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
                elsif (((exitcond2683_fu_1179_p2 = ap_const_lv1_1) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state11;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp3_stage0;
                end if;
            when ap_ST_fsm_state11 => 
                ap_NS_fsm <= ap_ST_fsm_pp4_stage0;
            when ap_ST_fsm_pp4_stage0 => 
                if (not(((exitcond2672_fu_1196_p2 = ap_const_lv1_1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0_subdone)))) then
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage0;
                elsif (((exitcond2672_fu_1196_p2 = ap_const_lv1_1) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_state14;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp4_stage0;
                end if;
            when ap_ST_fsm_state14 => 
                ap_NS_fsm <= ap_ST_fsm_state15;
            when ap_ST_fsm_state15 => 
                if (((exitcond1_fu_1213_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15))) then
                    ap_NS_fsm <= ap_ST_fsm_state15;
                else
                    ap_NS_fsm <= ap_ST_fsm_state16;
                end if;
            when ap_ST_fsm_state16 => 
                ap_NS_fsm <= ap_ST_fsm_state17;
            when ap_ST_fsm_state17 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state17) and (grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state17;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXXXXXXX";
        end case;
    end process;

    a_corner_0_V_address0_assign_proc : process(ap_CS_fsm_state5, grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_a_corner_0_address0, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            a_corner_0_V_address0 <= ap_const_lv64_0(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            a_corner_0_V_address0 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_a_corner_0_address0;
        else 
            a_corner_0_V_address0 <= "XX";
        end if; 
    end process;


    a_corner_0_V_ce0_assign_proc : process(ap_CS_fsm_state5, grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_a_corner_0_ce0, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            a_corner_0_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            a_corner_0_V_ce0 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_a_corner_0_ce0;
        else 
            a_corner_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    a_corner_0_V_d0_assign_proc : process(ap_CS_fsm_state5, grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_a_corner_0_d0, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            a_corner_0_V_d0 <= ap_const_lv32_7FF00000;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            a_corner_0_V_d0 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_a_corner_0_d0;
        else 
            a_corner_0_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    a_corner_0_V_we0_assign_proc : process(ap_CS_fsm_state5, grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_a_corner_0_we0, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            a_corner_0_V_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            a_corner_0_V_we0 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_a_corner_0_we0;
        else 
            a_corner_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_CS_fsm_pp2_stage0 <= ap_CS_fsm(5);
    ap_CS_fsm_pp3_stage0 <= ap_CS_fsm(7);
    ap_CS_fsm_pp4_stage0 <= ap_CS_fsm(9);
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state11 <= ap_CS_fsm(8);
    ap_CS_fsm_state14 <= ap_CS_fsm(10);
    ap_CS_fsm_state15 <= ap_CS_fsm(11);
    ap_CS_fsm_state16 <= ap_CS_fsm(12);
    ap_CS_fsm_state17 <= ap_CS_fsm(13);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state8 <= ap_CS_fsm(6);
        ap_block_pp2_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp2_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp3_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp4_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp3_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp4_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp4_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp2_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp2_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp3_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_pp2_exit_iter0_state6_assign_proc : process(exitcond2694_fu_1162_p2)
    begin
        if ((exitcond2694_fu_1162_p2 = ap_const_lv1_1)) then 
            ap_condition_pp2_exit_iter0_state6 <= ap_const_logic_1;
        else 
            ap_condition_pp2_exit_iter0_state6 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp3_exit_iter0_state9_assign_proc : process(exitcond2683_fu_1179_p2)
    begin
        if ((exitcond2683_fu_1179_p2 = ap_const_lv1_1)) then 
            ap_condition_pp3_exit_iter0_state9 <= ap_const_logic_1;
        else 
            ap_condition_pp3_exit_iter0_state9 <= ap_const_logic_0;
        end if; 
    end process;


    ap_condition_pp4_exit_iter0_state12_assign_proc : process(exitcond2672_fu_1196_p2)
    begin
        if ((exitcond2672_fu_1196_p2 = ap_const_lv1_1)) then 
            ap_condition_pp4_exit_iter0_state12 <= ap_const_logic_1;
        else 
            ap_condition_pp4_exit_iter0_state12 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_assign_proc : process(grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_ap_done, ap_CS_fsm_state17)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) and (grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_ap_done = ap_const_logic_1))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp2 <= (ap_idle_pp2 xor ap_const_logic_1);
    ap_enable_pp3 <= (ap_idle_pp3 xor ap_const_logic_1);
    ap_enable_pp4 <= (ap_idle_pp4 xor ap_const_logic_1);

    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp2_assign_proc : process(ap_enable_reg_pp2_iter0, ap_enable_reg_pp2_iter1)
    begin
        if (((ap_enable_reg_pp2_iter1 = ap_const_logic_0) and (ap_enable_reg_pp2_iter0 = ap_const_logic_0))) then 
            ap_idle_pp2 <= ap_const_logic_1;
        else 
            ap_idle_pp2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp3_assign_proc : process(ap_enable_reg_pp3_iter0, ap_enable_reg_pp3_iter1)
    begin
        if (((ap_enable_reg_pp3_iter1 = ap_const_logic_0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_0))) then 
            ap_idle_pp3 <= ap_const_logic_1;
        else 
            ap_idle_pp3 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp4_assign_proc : process(ap_enable_reg_pp4_iter0, ap_enable_reg_pp4_iter1)
    begin
        if (((ap_enable_reg_pp4_iter1 = ap_const_logic_0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_0))) then 
            ap_idle_pp4 <= ap_const_logic_1;
        else 
            ap_idle_pp4 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_ap_done, ap_CS_fsm_state17)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state17) and (grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_ap_done = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    b_corner_0_V_address0_assign_proc : process(ap_CS_fsm_state5, grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_b_corner_0_address0, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            b_corner_0_V_address0 <= ap_const_lv64_0(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            b_corner_0_V_address0 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_b_corner_0_address0;
        else 
            b_corner_0_V_address0 <= "XX";
        end if; 
    end process;


    b_corner_0_V_ce0_assign_proc : process(ap_CS_fsm_state5, grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_b_corner_0_ce0, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            b_corner_0_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            b_corner_0_V_ce0 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_b_corner_0_ce0;
        else 
            b_corner_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    b_corner_0_V_d0_assign_proc : process(ap_CS_fsm_state5, grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_b_corner_0_d0, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            b_corner_0_V_d0 <= ap_const_lv32_7FF00000;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            b_corner_0_V_d0 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_b_corner_0_d0;
        else 
            b_corner_0_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    b_corner_0_V_we0_assign_proc : process(ap_CS_fsm_state5, grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_b_corner_0_we0, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            b_corner_0_V_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            b_corner_0_V_we0 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_b_corner_0_we0;
        else 
            b_corner_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    c_corner_0_V_address0_assign_proc : process(ap_CS_fsm_state5, grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_c_corner_0_address0, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            c_corner_0_V_address0 <= ap_const_lv64_0(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            c_corner_0_V_address0 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_c_corner_0_address0;
        else 
            c_corner_0_V_address0 <= "XX";
        end if; 
    end process;


    c_corner_0_V_ce0_assign_proc : process(ap_CS_fsm_state5, grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_c_corner_0_ce0, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            c_corner_0_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            c_corner_0_V_ce0 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_c_corner_0_ce0;
        else 
            c_corner_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    c_corner_0_V_d0_assign_proc : process(ap_CS_fsm_state5, grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_c_corner_0_d0, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            c_corner_0_V_d0 <= ap_const_lv32_7FF00000;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            c_corner_0_V_d0 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_c_corner_0_d0;
        else 
            c_corner_0_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    c_corner_0_V_we0_assign_proc : process(ap_CS_fsm_state5, grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_c_corner_0_we0, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            c_corner_0_V_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            c_corner_0_V_we0 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_c_corner_0_we0;
        else 
            c_corner_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    d_corner_0_V_address0_assign_proc : process(ap_CS_fsm_state5, grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_d_corner_0_address0, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            d_corner_0_V_address0 <= ap_const_lv64_0(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            d_corner_0_V_address0 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_d_corner_0_address0;
        else 
            d_corner_0_V_address0 <= "XX";
        end if; 
    end process;


    d_corner_0_V_ce0_assign_proc : process(ap_CS_fsm_state5, grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_d_corner_0_ce0, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            d_corner_0_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            d_corner_0_V_ce0 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_d_corner_0_ce0;
        else 
            d_corner_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    d_corner_0_V_d0_assign_proc : process(ap_CS_fsm_state5, grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_d_corner_0_d0, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            d_corner_0_V_d0 <= ap_const_lv32_7FF00000;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            d_corner_0_V_d0 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_d_corner_0_d0;
        else 
            d_corner_0_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    d_corner_0_V_we0_assign_proc : process(ap_CS_fsm_state5, grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_d_corner_0_we0, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            d_corner_0_V_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            d_corner_0_V_we0 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_d_corner_0_we0;
        else 
            d_corner_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    empty_38_fu_1122_p2 <= std_logic_vector(unsigned(empty_reg_912) + unsigned(ap_const_lv2_1));
    empty_41_fu_1139_p2 <= std_logic_vector(unsigned(empty_40_reg_923) + unsigned(ap_const_lv2_1));
    empty_43_fu_1156_p2 <= std_logic_vector(unsigned(loop_index262_reg_934) + unsigned(ap_const_lv2_1));
    empty_45_fu_1173_p2 <= std_logic_vector(unsigned(loop_index259_reg_945) + unsigned(ap_const_lv2_1));
    empty_47_fu_1190_p2 <= std_logic_vector(unsigned(loop_index_reg_956) + unsigned(ap_const_lv2_1));
    empty_50_fu_1207_p2 <= std_logic_vector(unsigned(empty_49_reg_967) + unsigned(ap_const_lv2_1));
    exitcond1_fu_1213_p2 <= "1" when (empty_49_reg_967 = ap_const_lv2_3) else "0";
    exitcond2672_fu_1196_p2 <= "1" when (loop_index_reg_956 = ap_const_lv2_3) else "0";
    exitcond2683_fu_1179_p2 <= "1" when (loop_index259_reg_945 = ap_const_lv2_3) else "0";
    exitcond2694_fu_1162_p2 <= "1" when (loop_index262_reg_934 = ap_const_lv2_3) else "0";
    exitcond2705_fu_1145_p2 <= "1" when (empty_40_reg_923 = ap_const_lv2_3) else "0";
    exitcond2716_fu_1128_p2 <= "1" when (empty_reg_912 = ap_const_lv2_3) else "0";

    flatBottom_address0_assign_proc : process(ap_CS_fsm_pp4_stage0, loop_index_cast_reg_1287, ap_enable_reg_pp4_iter1, grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_flatBottom_address0, ap_CS_fsm_state17, ap_block_pp4_stage0)
    begin
        if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            flatBottom_address0 <= loop_index_cast_reg_1287(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            flatBottom_address0 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_flatBottom_address0;
        else 
            flatBottom_address0 <= "XX";
        end if; 
    end process;


    flatBottom_ce0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, ap_enable_reg_pp4_iter1, grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_flatBottom_ce0, ap_CS_fsm_state17)
    begin
        if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001))) then 
            flatBottom_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            flatBottom_ce0 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_flatBottom_ce0;
        else 
            flatBottom_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    flatBottom_d0_assign_proc : process(system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_flatBottom_q0, ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter1, grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_flatBottom_d0, ap_CS_fsm_state17, ap_block_pp4_stage0)
    begin
        if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_const_boolean_0 = ap_block_pp4_stage0))) then 
            flatBottom_d0 <= system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_flatBottom_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            flatBottom_d0 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_flatBottom_d0;
        else 
            flatBottom_d0 <= "X";
        end if; 
    end process;


    flatBottom_we0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_block_pp4_stage0_11001, exitcond2672_reg_1283, ap_enable_reg_pp4_iter1, grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_flatBottom_we0, ap_CS_fsm_state17)
    begin
        if (((ap_enable_reg_pp4_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (exitcond2672_reg_1283 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001))) then 
            flatBottom_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            flatBottom_we0 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_flatBottom_we0;
        else 
            flatBottom_we0 <= ap_const_logic_0;
        end if; 
    end process;


    flatTop_address0_assign_proc : process(ap_CS_fsm_pp3_stage0, loop_index259_cast_reg_1268, ap_enable_reg_pp3_iter1, grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_flatTop_address0, ap_CS_fsm_state17, ap_block_pp3_stage0)
    begin
        if (((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_const_boolean_0 = ap_block_pp3_stage0))) then 
            flatTop_address0 <= loop_index259_cast_reg_1268(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            flatTop_address0 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_flatTop_address0;
        else 
            flatTop_address0 <= "XX";
        end if; 
    end process;


    flatTop_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, ap_enable_reg_pp3_iter1, grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_flatTop_ce0, ap_CS_fsm_state17)
    begin
        if (((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001))) then 
            flatTop_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            flatTop_ce0 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_flatTop_ce0;
        else 
            flatTop_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    flatTop_d0_assign_proc : process(system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_flatTop_q0, ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter1, grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_flatTop_d0, ap_CS_fsm_state17, ap_block_pp3_stage0)
    begin
        if (((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_const_boolean_0 = ap_block_pp3_stage0))) then 
            flatTop_d0 <= system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_flatTop_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            flatTop_d0 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_flatTop_d0;
        else 
            flatTop_d0 <= "X";
        end if; 
    end process;


    flatTop_we0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_block_pp3_stage0_11001, exitcond2683_reg_1264, ap_enable_reg_pp3_iter1, grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_flatTop_we0, ap_CS_fsm_state17)
    begin
        if (((ap_enable_reg_pp3_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (exitcond2683_reg_1264 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001))) then 
            flatTop_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            flatTop_we0 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_flatTop_we0;
        else 
            flatTop_we0 <= ap_const_logic_0;
        end if; 
    end process;

    grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_ap_start <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_ap_start_reg;
    loop_index259_cast_fu_1185_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(loop_index259_reg_945),64));
    loop_index262_cast_fu_1168_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(loop_index262_reg_934),64));
    loop_index_cast_fu_1202_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(loop_index_reg_956),64));
    num_points_address0 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_num_points_address0;
    num_points_address1 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_num_points_address1;
    num_points_ce0 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_num_points_ce0;
    num_points_ce1 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_num_points_ce1;

    pSlope_0_V_address0_assign_proc : process(ap_CS_fsm_state5, grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_pSlope_0_address0, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pSlope_0_V_address0 <= ap_const_lv64_0(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            pSlope_0_V_address0 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_pSlope_0_address0;
        else 
            pSlope_0_V_address0 <= "XX";
        end if; 
    end process;


    pSlope_0_V_ce0_assign_proc : process(ap_CS_fsm_state5, grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_pSlope_0_ce0, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pSlope_0_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            pSlope_0_V_ce0 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_pSlope_0_ce0;
        else 
            pSlope_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    pSlope_0_V_d0_assign_proc : process(ap_CS_fsm_state5, grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_pSlope_0_d0, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pSlope_0_V_d0 <= ap_const_lv32_7FF00000;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            pSlope_0_V_d0 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_pSlope_0_d0;
        else 
            pSlope_0_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    pSlope_0_V_we0_assign_proc : process(ap_CS_fsm_state5, grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_pSlope_0_we0, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            pSlope_0_V_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            pSlope_0_V_we0 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_pSlope_0_we0;
        else 
            pSlope_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

    p_cast120_fu_1151_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_40_reg_923),64));
    p_cast121_fu_1219_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_49_reg_967),64));
    p_cast_fu_1134_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(empty_reg_912),64));

    patch_buffer_0_0_V_address0_assign_proc : process(ap_CS_fsm_state1, grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_0_address0, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            patch_buffer_0_0_V_address0 <= ap_const_lv64_0(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            patch_buffer_0_0_V_address0 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_0_address0;
        else 
            patch_buffer_0_0_V_address0 <= "XX";
        end if; 
    end process;


    patch_buffer_0_0_V_ce0_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_0_ce0, ap_CS_fsm_state17)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
            patch_buffer_0_0_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            patch_buffer_0_0_V_ce0 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_0_ce0;
        else 
            patch_buffer_0_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_0_0_V_d0_assign_proc : process(ap_CS_fsm_state1, grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_0_d0, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state1)) then 
            patch_buffer_0_0_V_d0 <= ap_const_lv96_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            patch_buffer_0_0_V_d0 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_0_d0;
        else 
            patch_buffer_0_0_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patch_buffer_0_0_V_we0_assign_proc : process(ap_start, ap_CS_fsm_state1, grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_0_we0, ap_CS_fsm_state17)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_1))) then 
            patch_buffer_0_0_V_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            patch_buffer_0_0_V_we0 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_0_0_we0;
        else 
            patch_buffer_0_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_order_address0_assign_proc : process(ap_CS_fsm_state4, grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_order_address0, ap_CS_fsm_state17, p_cast120_fu_1151_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            patch_buffer_order_address0 <= p_cast120_fu_1151_p1(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            patch_buffer_order_address0 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_order_address0;
        else 
            patch_buffer_order_address0 <= "XX";
        end if; 
    end process;


    patch_buffer_order_ce0_assign_proc : process(ap_CS_fsm_state4, grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_order_ce0, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            patch_buffer_order_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            patch_buffer_order_ce0 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_order_ce0;
        else 
            patch_buffer_order_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_order_ce1_assign_proc : process(grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_order_ce1, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            patch_buffer_order_ce1 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_order_ce1;
        else 
            patch_buffer_order_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_order_d0_assign_proc : process(ap_CS_fsm_state4, grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_order_d0, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
            patch_buffer_order_d0 <= ap_const_lv32_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            patch_buffer_order_d0 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_order_d0;
        else 
            patch_buffer_order_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    patch_buffer_order_we0_assign_proc : process(ap_CS_fsm_state4, grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_order_we0, exitcond2705_fu_1145_p2, ap_CS_fsm_state17)
    begin
        if (((exitcond2705_fu_1145_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then 
            patch_buffer_order_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            patch_buffer_order_we0 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_order_we0;
        else 
            patch_buffer_order_we0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_order_we1_assign_proc : process(grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_order_we1, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            patch_buffer_order_we1 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_order_we1;
        else 
            patch_buffer_order_we1 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_valid_address0_assign_proc : process(ap_CS_fsm_state2, grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_valid_address0, ap_CS_fsm_state17, p_cast_fu_1134_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            patch_buffer_valid_address0 <= p_cast_fu_1134_p1(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            patch_buffer_valid_address0 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_valid_address0;
        else 
            patch_buffer_valid_address0 <= "XX";
        end if; 
    end process;


    patch_buffer_valid_ce0_assign_proc : process(ap_CS_fsm_state2, grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_valid_ce0, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            patch_buffer_valid_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            patch_buffer_valid_ce0 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_valid_ce0;
        else 
            patch_buffer_valid_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    patch_buffer_valid_d0_assign_proc : process(ap_CS_fsm_state2, grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_valid_d0, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
            patch_buffer_valid_d0 <= ap_const_lv1_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            patch_buffer_valid_d0 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_valid_d0;
        else 
            patch_buffer_valid_d0 <= "X";
        end if; 
    end process;


    patch_buffer_valid_we0_assign_proc : process(ap_CS_fsm_state2, grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_valid_we0, exitcond2716_fu_1128_p2, ap_CS_fsm_state17)
    begin
        if (((exitcond2716_fu_1128_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state2))) then 
            patch_buffer_valid_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            patch_buffer_valid_we0 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_buffer_valid_we0;
        else 
            patch_buffer_valid_we0 <= ap_const_logic_0;
        end if; 
    end process;

    patch_stream_V_din <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_stream_V_din;

    patch_stream_V_write_assign_proc : process(grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_stream_V_write, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            patch_stream_V_write <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_patch_stream_V_write;
        else 
            patch_stream_V_write <= ap_const_logic_0;
        end if; 
    end process;

    points_address0 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_points_address0;
    points_address1 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_points_address1;
    points_ce0 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_points_ce0;
    points_ce1 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_points_ce1;

    shadow_bottomL_jL_0_V_address0_assign_proc : process(ap_CS_fsm_state5, grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jL_0_address0, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            shadow_bottomL_jL_0_V_address0 <= ap_const_lv64_0(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            shadow_bottomL_jL_0_V_address0 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jL_0_address0;
        else 
            shadow_bottomL_jL_0_V_address0 <= "XX";
        end if; 
    end process;


    shadow_bottomL_jL_0_V_ce0_assign_proc : process(ap_CS_fsm_state5, grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jL_0_ce0, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            shadow_bottomL_jL_0_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            shadow_bottomL_jL_0_V_ce0 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jL_0_ce0;
        else 
            shadow_bottomL_jL_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    shadow_bottomL_jL_0_V_d0_assign_proc : process(ap_CS_fsm_state5, grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jL_0_d0, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            shadow_bottomL_jL_0_V_d0 <= ap_const_lv32_7FF00000;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            shadow_bottomL_jL_0_V_d0 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jL_0_d0;
        else 
            shadow_bottomL_jL_0_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    shadow_bottomL_jL_0_V_we0_assign_proc : process(ap_CS_fsm_state5, grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jL_0_we0, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            shadow_bottomL_jL_0_V_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            shadow_bottomL_jL_0_V_we0 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jL_0_we0;
        else 
            shadow_bottomL_jL_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    shadow_bottomL_jR_0_V_address0_assign_proc : process(ap_CS_fsm_state5, grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jR_0_address0, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            shadow_bottomL_jR_0_V_address0 <= ap_const_lv64_0(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            shadow_bottomL_jR_0_V_address0 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jR_0_address0;
        else 
            shadow_bottomL_jR_0_V_address0 <= "XX";
        end if; 
    end process;


    shadow_bottomL_jR_0_V_ce0_assign_proc : process(ap_CS_fsm_state5, grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jR_0_ce0, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            shadow_bottomL_jR_0_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            shadow_bottomL_jR_0_V_ce0 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jR_0_ce0;
        else 
            shadow_bottomL_jR_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    shadow_bottomL_jR_0_V_d0_assign_proc : process(ap_CS_fsm_state5, grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jR_0_d0, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            shadow_bottomL_jR_0_V_d0 <= ap_const_lv32_7FF00000;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            shadow_bottomL_jR_0_V_d0 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jR_0_d0;
        else 
            shadow_bottomL_jR_0_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    shadow_bottomL_jR_0_V_we0_assign_proc : process(ap_CS_fsm_state5, grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jR_0_we0, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            shadow_bottomL_jR_0_V_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            shadow_bottomL_jR_0_V_we0 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomL_jR_0_we0;
        else 
            shadow_bottomL_jR_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    shadow_bottomR_jL_0_V_address0_assign_proc : process(ap_CS_fsm_state5, grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jL_0_address0, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            shadow_bottomR_jL_0_V_address0 <= ap_const_lv64_0(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            shadow_bottomR_jL_0_V_address0 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jL_0_address0;
        else 
            shadow_bottomR_jL_0_V_address0 <= "XX";
        end if; 
    end process;


    shadow_bottomR_jL_0_V_ce0_assign_proc : process(ap_CS_fsm_state5, grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jL_0_ce0, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            shadow_bottomR_jL_0_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            shadow_bottomR_jL_0_V_ce0 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jL_0_ce0;
        else 
            shadow_bottomR_jL_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    shadow_bottomR_jL_0_V_d0_assign_proc : process(ap_CS_fsm_state5, grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jL_0_d0, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            shadow_bottomR_jL_0_V_d0 <= ap_const_lv32_7FF00000;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            shadow_bottomR_jL_0_V_d0 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jL_0_d0;
        else 
            shadow_bottomR_jL_0_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    shadow_bottomR_jL_0_V_we0_assign_proc : process(ap_CS_fsm_state5, grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jL_0_we0, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            shadow_bottomR_jL_0_V_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            shadow_bottomR_jL_0_V_we0 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jL_0_we0;
        else 
            shadow_bottomR_jL_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    shadow_bottomR_jR_0_V_address0_assign_proc : process(ap_CS_fsm_state5, grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jR_0_address0, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            shadow_bottomR_jR_0_V_address0 <= ap_const_lv64_0(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            shadow_bottomR_jR_0_V_address0 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jR_0_address0;
        else 
            shadow_bottomR_jR_0_V_address0 <= "XX";
        end if; 
    end process;


    shadow_bottomR_jR_0_V_ce0_assign_proc : process(ap_CS_fsm_state5, grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jR_0_ce0, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            shadow_bottomR_jR_0_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            shadow_bottomR_jR_0_V_ce0 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jR_0_ce0;
        else 
            shadow_bottomR_jR_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    shadow_bottomR_jR_0_V_d0_assign_proc : process(ap_CS_fsm_state5, grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jR_0_d0, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            shadow_bottomR_jR_0_V_d0 <= ap_const_lv32_7FF00000;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            shadow_bottomR_jR_0_V_d0 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jR_0_d0;
        else 
            shadow_bottomR_jR_0_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    shadow_bottomR_jR_0_V_we0_assign_proc : process(ap_CS_fsm_state5, grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jR_0_we0, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            shadow_bottomR_jR_0_V_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            shadow_bottomR_jR_0_V_we0 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_bottomR_jR_0_we0;
        else 
            shadow_bottomR_jR_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    shadow_fromTopToInnermost_topL_jL_V_address0_assign_proc : process(ap_CS_fsm_state5, grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_fromTopToInnermost_topL_jL_address0, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            shadow_fromTopToInnermost_topL_jL_V_address0 <= ap_const_lv64_0(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            shadow_fromTopToInnermost_topL_jL_V_address0 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_fromTopToInnermost_topL_jL_address0;
        else 
            shadow_fromTopToInnermost_topL_jL_V_address0 <= "XX";
        end if; 
    end process;


    shadow_fromTopToInnermost_topL_jL_V_ce0_assign_proc : process(ap_CS_fsm_state5, grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_fromTopToInnermost_topL_jL_ce0, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            shadow_fromTopToInnermost_topL_jL_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            shadow_fromTopToInnermost_topL_jL_V_ce0 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_fromTopToInnermost_topL_jL_ce0;
        else 
            shadow_fromTopToInnermost_topL_jL_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    shadow_fromTopToInnermost_topL_jL_V_d0_assign_proc : process(ap_CS_fsm_state5, grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_fromTopToInnermost_topL_jL_d0, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            shadow_fromTopToInnermost_topL_jL_V_d0 <= ap_const_lv32_7FF00000;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            shadow_fromTopToInnermost_topL_jL_V_d0 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_fromTopToInnermost_topL_jL_d0;
        else 
            shadow_fromTopToInnermost_topL_jL_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    shadow_fromTopToInnermost_topL_jL_V_we0_assign_proc : process(ap_CS_fsm_state5, grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_fromTopToInnermost_topL_jL_we0, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            shadow_fromTopToInnermost_topL_jL_V_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            shadow_fromTopToInnermost_topL_jL_V_we0 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_fromTopToInnermost_topL_jL_we0;
        else 
            shadow_fromTopToInnermost_topL_jL_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    shadow_fromTopToInnermost_topL_jR_V_address0_assign_proc : process(ap_CS_fsm_state5, grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_fromTopToInnermost_topL_jR_address0, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            shadow_fromTopToInnermost_topL_jR_V_address0 <= ap_const_lv64_0(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            shadow_fromTopToInnermost_topL_jR_V_address0 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_fromTopToInnermost_topL_jR_address0;
        else 
            shadow_fromTopToInnermost_topL_jR_V_address0 <= "XX";
        end if; 
    end process;


    shadow_fromTopToInnermost_topL_jR_V_ce0_assign_proc : process(ap_CS_fsm_state5, grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_fromTopToInnermost_topL_jR_ce0, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            shadow_fromTopToInnermost_topL_jR_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            shadow_fromTopToInnermost_topL_jR_V_ce0 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_fromTopToInnermost_topL_jR_ce0;
        else 
            shadow_fromTopToInnermost_topL_jR_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    shadow_fromTopToInnermost_topL_jR_V_d0_assign_proc : process(ap_CS_fsm_state5, grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_fromTopToInnermost_topL_jR_d0, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            shadow_fromTopToInnermost_topL_jR_V_d0 <= ap_const_lv32_7FF00000;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            shadow_fromTopToInnermost_topL_jR_V_d0 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_fromTopToInnermost_topL_jR_d0;
        else 
            shadow_fromTopToInnermost_topL_jR_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    shadow_fromTopToInnermost_topL_jR_V_we0_assign_proc : process(ap_CS_fsm_state5, grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_fromTopToInnermost_topL_jR_we0, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            shadow_fromTopToInnermost_topL_jR_V_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            shadow_fromTopToInnermost_topL_jR_V_we0 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_fromTopToInnermost_topL_jR_we0;
        else 
            shadow_fromTopToInnermost_topL_jR_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    shadow_fromTopToInnermost_topR_jL_V_address0_assign_proc : process(ap_CS_fsm_state5, grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_fromTopToInnermost_topR_jL_address0, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            shadow_fromTopToInnermost_topR_jL_V_address0 <= ap_const_lv64_0(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            shadow_fromTopToInnermost_topR_jL_V_address0 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_fromTopToInnermost_topR_jL_address0;
        else 
            shadow_fromTopToInnermost_topR_jL_V_address0 <= "XX";
        end if; 
    end process;


    shadow_fromTopToInnermost_topR_jL_V_ce0_assign_proc : process(ap_CS_fsm_state5, grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_fromTopToInnermost_topR_jL_ce0, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            shadow_fromTopToInnermost_topR_jL_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            shadow_fromTopToInnermost_topR_jL_V_ce0 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_fromTopToInnermost_topR_jL_ce0;
        else 
            shadow_fromTopToInnermost_topR_jL_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    shadow_fromTopToInnermost_topR_jL_V_d0_assign_proc : process(ap_CS_fsm_state5, grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_fromTopToInnermost_topR_jL_d0, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            shadow_fromTopToInnermost_topR_jL_V_d0 <= ap_const_lv32_7FF00000;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            shadow_fromTopToInnermost_topR_jL_V_d0 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_fromTopToInnermost_topR_jL_d0;
        else 
            shadow_fromTopToInnermost_topR_jL_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    shadow_fromTopToInnermost_topR_jL_V_we0_assign_proc : process(ap_CS_fsm_state5, grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_fromTopToInnermost_topR_jL_we0, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            shadow_fromTopToInnermost_topR_jL_V_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            shadow_fromTopToInnermost_topR_jL_V_we0 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_fromTopToInnermost_topR_jL_we0;
        else 
            shadow_fromTopToInnermost_topR_jL_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    shadow_fromTopToInnermost_topR_jR_V_address0_assign_proc : process(ap_CS_fsm_state5, grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_fromTopToInnermost_topR_jR_address0, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            shadow_fromTopToInnermost_topR_jR_V_address0 <= ap_const_lv64_0(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            shadow_fromTopToInnermost_topR_jR_V_address0 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_fromTopToInnermost_topR_jR_address0;
        else 
            shadow_fromTopToInnermost_topR_jR_V_address0 <= "XX";
        end if; 
    end process;


    shadow_fromTopToInnermost_topR_jR_V_ce0_assign_proc : process(ap_CS_fsm_state5, grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_fromTopToInnermost_topR_jR_ce0, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            shadow_fromTopToInnermost_topR_jR_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            shadow_fromTopToInnermost_topR_jR_V_ce0 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_fromTopToInnermost_topR_jR_ce0;
        else 
            shadow_fromTopToInnermost_topR_jR_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    shadow_fromTopToInnermost_topR_jR_V_d0_assign_proc : process(ap_CS_fsm_state5, grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_fromTopToInnermost_topR_jR_d0, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            shadow_fromTopToInnermost_topR_jR_V_d0 <= ap_const_lv32_7FF00000;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            shadow_fromTopToInnermost_topR_jR_V_d0 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_fromTopToInnermost_topR_jR_d0;
        else 
            shadow_fromTopToInnermost_topR_jR_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    shadow_fromTopToInnermost_topR_jR_V_we0_assign_proc : process(ap_CS_fsm_state5, grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_fromTopToInnermost_topR_jR_we0, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            shadow_fromTopToInnermost_topR_jR_V_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            shadow_fromTopToInnermost_topR_jR_V_we0 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_shadow_fromTopToInnermost_topR_jR_we0;
        else 
            shadow_fromTopToInnermost_topR_jR_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    squareAcceptance_address0_assign_proc : process(ap_CS_fsm_pp2_stage0, loop_index262_cast_reg_1249, ap_enable_reg_pp2_iter1, grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_squareAcceptance_address0, ap_CS_fsm_state17, ap_block_pp2_stage0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0))) then 
            squareAcceptance_address0 <= loop_index262_cast_reg_1249(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            squareAcceptance_address0 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_squareAcceptance_address0;
        else 
            squareAcceptance_address0 <= "XX";
        end if; 
    end process;


    squareAcceptance_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, ap_enable_reg_pp2_iter1, grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_squareAcceptance_ce0, ap_CS_fsm_state17)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then 
            squareAcceptance_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            squareAcceptance_ce0 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_squareAcceptance_ce0;
        else 
            squareAcceptance_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    squareAcceptance_d0_assign_proc : process(system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_squareAcceptance_q0, ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter1, grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_squareAcceptance_d0, ap_CS_fsm_state17, ap_block_pp2_stage0)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp2_stage0))) then 
            squareAcceptance_d0 <= system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_squareAcceptance_q0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            squareAcceptance_d0 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_squareAcceptance_d0;
        else 
            squareAcceptance_d0 <= "X";
        end if; 
    end process;


    squareAcceptance_we0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_block_pp2_stage0_11001, exitcond2694_reg_1245, ap_enable_reg_pp2_iter1, grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_squareAcceptance_we0, ap_CS_fsm_state17)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_enable_reg_pp2_iter1 = ap_const_logic_1) and (exitcond2694_reg_1245 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001))) then 
            squareAcceptance_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            squareAcceptance_we0 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_squareAcceptance_we0;
        else 
            squareAcceptance_we0 <= ap_const_logic_0;
        end if; 
    end process;

    system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_flatBottom_address0 <= loop_index_cast_fu_1202_p1(2 - 1 downto 0);

    system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_flatBottom_ce0_assign_proc : process(ap_CS_fsm_pp4_stage0, ap_enable_reg_pp4_iter0, ap_block_pp4_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp4_stage0) and (ap_enable_reg_pp4_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp4_stage0_11001))) then 
            system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_flatBottom_ce0 <= ap_const_logic_1;
        else 
            system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_flatBottom_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_flatTop_address0 <= loop_index259_cast_fu_1185_p1(2 - 1 downto 0);

    system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_flatTop_ce0_assign_proc : process(ap_CS_fsm_pp3_stage0, ap_enable_reg_pp3_iter0, ap_block_pp3_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp3_stage0) and (ap_enable_reg_pp3_iter0 = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp3_stage0_11001))) then 
            system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_flatTop_ce0 <= ap_const_logic_1;
        else 
            system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_flatTop_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_squareAcceptance_address0 <= loop_index262_cast_fu_1168_p1(2 - 1 downto 0);

    system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_squareAcceptance_ce0_assign_proc : process(ap_CS_fsm_pp2_stage0, ap_enable_reg_pp2_iter0, ap_block_pp2_stage0_11001)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_pp2_stage0) and (ap_const_boolean_0 = ap_block_pp2_stage0_11001) and (ap_enable_reg_pp2_iter0 = ap_const_logic_1))) then 
            system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_squareAcceptance_ce0 <= ap_const_logic_1;
        else 
            system_top_ap_uint_96_512_unsigned_int_stream_ap_uint_96_0_squareAcceptance_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    triangleAcceptance_address0_assign_proc : process(ap_CS_fsm_state15, grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_triangleAcceptance_address0, ap_CS_fsm_state17, p_cast121_fu_1219_p1)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            triangleAcceptance_address0 <= p_cast121_fu_1219_p1(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            triangleAcceptance_address0 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_triangleAcceptance_address0;
        else 
            triangleAcceptance_address0 <= "XX";
        end if; 
    end process;


    triangleAcceptance_ce0_assign_proc : process(ap_CS_fsm_state15, grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_triangleAcceptance_ce0, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            triangleAcceptance_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            triangleAcceptance_ce0 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_triangleAcceptance_ce0;
        else 
            triangleAcceptance_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    triangleAcceptance_d0_assign_proc : process(ap_CS_fsm_state15, grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_triangleAcceptance_d0, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state15)) then 
            triangleAcceptance_d0 <= ap_const_lv1_0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            triangleAcceptance_d0 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_triangleAcceptance_d0;
        else 
            triangleAcceptance_d0 <= "X";
        end if; 
    end process;


    triangleAcceptance_we0_assign_proc : process(ap_CS_fsm_state15, grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_triangleAcceptance_we0, exitcond1_fu_1213_p2, ap_CS_fsm_state17)
    begin
        if (((exitcond1_fu_1213_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state15))) then 
            triangleAcceptance_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            triangleAcceptance_we0 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_triangleAcceptance_we0;
        else 
            triangleAcceptance_we0 <= ap_const_logic_0;
        end if; 
    end process;


    z1_max_0_V_address0_assign_proc : process(ap_CS_fsm_state5, grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_max_0_address0, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            z1_max_0_V_address0 <= ap_const_lv64_0(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            z1_max_0_V_address0 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_max_0_address0;
        else 
            z1_max_0_V_address0 <= "XX";
        end if; 
    end process;


    z1_max_0_V_ce0_assign_proc : process(ap_CS_fsm_state5, grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_max_0_ce0, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            z1_max_0_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            z1_max_0_V_ce0 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_max_0_ce0;
        else 
            z1_max_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    z1_max_0_V_d0_assign_proc : process(ap_CS_fsm_state5, grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_max_0_d0, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            z1_max_0_V_d0 <= ap_const_lv32_7FF00000;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            z1_max_0_V_d0 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_max_0_d0;
        else 
            z1_max_0_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    z1_max_0_V_we0_assign_proc : process(ap_CS_fsm_state5, grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_max_0_we0, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            z1_max_0_V_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            z1_max_0_V_we0 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_max_0_we0;
        else 
            z1_max_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;


    z1_min_0_V_address0_assign_proc : process(ap_CS_fsm_state5, grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_min_0_address0, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            z1_min_0_V_address0 <= ap_const_lv64_0(2 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            z1_min_0_V_address0 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_min_0_address0;
        else 
            z1_min_0_V_address0 <= "XX";
        end if; 
    end process;


    z1_min_0_V_ce0_assign_proc : process(ap_CS_fsm_state5, grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_min_0_ce0, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            z1_min_0_V_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            z1_min_0_V_ce0 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_min_0_ce0;
        else 
            z1_min_0_V_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    z1_min_0_V_d0_assign_proc : process(ap_CS_fsm_state5, grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_min_0_d0, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            z1_min_0_V_d0 <= ap_const_lv32_7FF00000;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            z1_min_0_V_d0 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_min_0_d0;
        else 
            z1_min_0_V_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    z1_min_0_V_we0_assign_proc : process(ap_CS_fsm_state5, grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_min_0_we0, ap_CS_fsm_state17)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            z1_min_0_V_we0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state17)) then 
            z1_min_0_V_we0 <= grp_p_shadowquilt_main_loop_make_verticle_strip_fu_978_z1_min_0_we0;
        else 
            z1_min_0_V_we0 <= ap_const_logic_0;
        end if; 
    end process;

end behav;
