<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="Source of the Rust file `/home/runner/.cargo/registry/src/github.com-1ecc6299db9ec823/embedded-hal-1.0.0-alpha.8/src/spi/blocking.rs`."><meta name="keywords" content="rust, rustlang, rust-lang"><title>blocking.rs - source</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceSerif4-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../FiraSans-Regular.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../FiraSans-Medium.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceCodePro-Regular.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceSerif4-Bold.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../../../SourceCodePro-Semibold.ttf.woff2"><link rel="stylesheet" type="text/css" href="../../../normalize.css"><link rel="stylesheet" type="text/css" href="../../../rustdoc.css" id="mainThemeStyle"><link rel="stylesheet" type="text/css" href="../../../ayu.css" disabled><link rel="stylesheet" type="text/css" href="../../../dark.css" disabled><link rel="stylesheet" type="text/css" href="../../../light.css" id="themeStyle"><script id="default-settings" ></script><script src="../../../storage.js"></script><script src="../../../crates.js"></script><script defer src="../../../main.js"></script><script defer src="../../../source-script.js"></script><script defer src="../../../source-files.js"></script>
    <noscript><link rel="stylesheet" href="../../../noscript.css"></noscript><link rel="alternate icon" type="image/png" href="../../../favicon-16x16.png"><link rel="alternate icon" type="image/png" href="../../../favicon-32x32.png"><link rel="icon" type="image/svg+xml" href="../../../favicon.svg"></head><body class="rustdoc source"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle">&#9776;</button><a class="sidebar-logo" href="../../../embedded_hal/index.html"><div class="logo-container"><img class="rust-logo" src="../../../rust-logo.svg" alt="logo"></div>
        </a><h2 class="location"></h2>
    </nav>
    <nav class="sidebar"><a class="sidebar-logo" href="../../../embedded_hal/index.html"><div class="logo-container"><img class="rust-logo" src="../../../rust-logo.svg" alt="logo"></div>
        </a></nav><main><div class="width-limiter"><div class="sub-container"><a class="sub-logo-container" href="../../../embedded_hal/index.html"><img class="rust-logo" src="../../../rust-logo.svg" alt="logo"></a><nav class="sub"><div class="theme-picker hidden"><button id="theme-picker" aria-label="Pick another theme!" aria-haspopup="menu" title="themes"><img width="22" height="22" alt="Pick another theme!" src="../../../brush.svg"></button><div id="theme-choices" role="menu"></div></div><form class="search-form"><div class="search-container"><span></span><input class="search-input" name="search" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><button type="button" id="help-button" title="help">?</button><a id="settings-menu" href="../../../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../../../wheel.svg"></a></div></form></nav></div><section id="main-content" class="content"><div class="example-wrap"><pre class="line-numbers"><span id="1">1</span>
<span id="2">2</span>
<span id="3">3</span>
<span id="4">4</span>
<span id="5">5</span>
<span id="6">6</span>
<span id="7">7</span>
<span id="8">8</span>
<span id="9">9</span>
<span id="10">10</span>
<span id="11">11</span>
<span id="12">12</span>
<span id="13">13</span>
<span id="14">14</span>
<span id="15">15</span>
<span id="16">16</span>
<span id="17">17</span>
<span id="18">18</span>
<span id="19">19</span>
<span id="20">20</span>
<span id="21">21</span>
<span id="22">22</span>
<span id="23">23</span>
<span id="24">24</span>
<span id="25">25</span>
<span id="26">26</span>
<span id="27">27</span>
<span id="28">28</span>
<span id="29">29</span>
<span id="30">30</span>
<span id="31">31</span>
<span id="32">32</span>
<span id="33">33</span>
<span id="34">34</span>
<span id="35">35</span>
<span id="36">36</span>
<span id="37">37</span>
<span id="38">38</span>
<span id="39">39</span>
<span id="40">40</span>
<span id="41">41</span>
<span id="42">42</span>
<span id="43">43</span>
<span id="44">44</span>
<span id="45">45</span>
<span id="46">46</span>
<span id="47">47</span>
<span id="48">48</span>
<span id="49">49</span>
<span id="50">50</span>
<span id="51">51</span>
<span id="52">52</span>
<span id="53">53</span>
<span id="54">54</span>
<span id="55">55</span>
<span id="56">56</span>
<span id="57">57</span>
<span id="58">58</span>
<span id="59">59</span>
<span id="60">60</span>
<span id="61">61</span>
<span id="62">62</span>
<span id="63">63</span>
<span id="64">64</span>
<span id="65">65</span>
<span id="66">66</span>
<span id="67">67</span>
<span id="68">68</span>
<span id="69">69</span>
<span id="70">70</span>
<span id="71">71</span>
<span id="72">72</span>
<span id="73">73</span>
<span id="74">74</span>
<span id="75">75</span>
<span id="76">76</span>
<span id="77">77</span>
<span id="78">78</span>
<span id="79">79</span>
<span id="80">80</span>
<span id="81">81</span>
<span id="82">82</span>
<span id="83">83</span>
<span id="84">84</span>
<span id="85">85</span>
<span id="86">86</span>
<span id="87">87</span>
<span id="88">88</span>
<span id="89">89</span>
<span id="90">90</span>
<span id="91">91</span>
<span id="92">92</span>
<span id="93">93</span>
<span id="94">94</span>
<span id="95">95</span>
<span id="96">96</span>
<span id="97">97</span>
<span id="98">98</span>
<span id="99">99</span>
<span id="100">100</span>
<span id="101">101</span>
<span id="102">102</span>
<span id="103">103</span>
<span id="104">104</span>
<span id="105">105</span>
<span id="106">106</span>
<span id="107">107</span>
<span id="108">108</span>
<span id="109">109</span>
<span id="110">110</span>
<span id="111">111</span>
<span id="112">112</span>
<span id="113">113</span>
<span id="114">114</span>
<span id="115">115</span>
<span id="116">116</span>
<span id="117">117</span>
<span id="118">118</span>
<span id="119">119</span>
<span id="120">120</span>
<span id="121">121</span>
<span id="122">122</span>
<span id="123">123</span>
<span id="124">124</span>
<span id="125">125</span>
<span id="126">126</span>
<span id="127">127</span>
<span id="128">128</span>
<span id="129">129</span>
<span id="130">130</span>
<span id="131">131</span>
<span id="132">132</span>
<span id="133">133</span>
<span id="134">134</span>
<span id="135">135</span>
<span id="136">136</span>
<span id="137">137</span>
<span id="138">138</span>
<span id="139">139</span>
<span id="140">140</span>
<span id="141">141</span>
<span id="142">142</span>
<span id="143">143</span>
<span id="144">144</span>
<span id="145">145</span>
<span id="146">146</span>
<span id="147">147</span>
<span id="148">148</span>
<span id="149">149</span>
<span id="150">150</span>
<span id="151">151</span>
<span id="152">152</span>
<span id="153">153</span>
<span id="154">154</span>
<span id="155">155</span>
<span id="156">156</span>
<span id="157">157</span>
<span id="158">158</span>
<span id="159">159</span>
<span id="160">160</span>
<span id="161">161</span>
<span id="162">162</span>
<span id="163">163</span>
<span id="164">164</span>
<span id="165">165</span>
<span id="166">166</span>
<span id="167">167</span>
<span id="168">168</span>
<span id="169">169</span>
<span id="170">170</span>
<span id="171">171</span>
<span id="172">172</span>
<span id="173">173</span>
<span id="174">174</span>
<span id="175">175</span>
<span id="176">176</span>
<span id="177">177</span>
<span id="178">178</span>
<span id="179">179</span>
<span id="180">180</span>
<span id="181">181</span>
<span id="182">182</span>
<span id="183">183</span>
<span id="184">184</span>
<span id="185">185</span>
<span id="186">186</span>
<span id="187">187</span>
<span id="188">188</span>
<span id="189">189</span>
<span id="190">190</span>
<span id="191">191</span>
<span id="192">192</span>
<span id="193">193</span>
<span id="194">194</span>
<span id="195">195</span>
<span id="196">196</span>
<span id="197">197</span>
<span id="198">198</span>
<span id="199">199</span>
<span id="200">200</span>
<span id="201">201</span>
<span id="202">202</span>
<span id="203">203</span>
<span id="204">204</span>
<span id="205">205</span>
<span id="206">206</span>
<span id="207">207</span>
<span id="208">208</span>
<span id="209">209</span>
<span id="210">210</span>
<span id="211">211</span>
<span id="212">212</span>
<span id="213">213</span>
<span id="214">214</span>
<span id="215">215</span>
<span id="216">216</span>
<span id="217">217</span>
<span id="218">218</span>
<span id="219">219</span>
<span id="220">220</span>
<span id="221">221</span>
<span id="222">222</span>
<span id="223">223</span>
<span id="224">224</span>
<span id="225">225</span>
<span id="226">226</span>
<span id="227">227</span>
<span id="228">228</span>
<span id="229">229</span>
<span id="230">230</span>
<span id="231">231</span>
<span id="232">232</span>
<span id="233">233</span>
<span id="234">234</span>
<span id="235">235</span>
<span id="236">236</span>
<span id="237">237</span>
<span id="238">238</span>
<span id="239">239</span>
<span id="240">240</span>
<span id="241">241</span>
<span id="242">242</span>
<span id="243">243</span>
<span id="244">244</span>
<span id="245">245</span>
<span id="246">246</span>
<span id="247">247</span>
<span id="248">248</span>
<span id="249">249</span>
<span id="250">250</span>
<span id="251">251</span>
<span id="252">252</span>
<span id="253">253</span>
<span id="254">254</span>
<span id="255">255</span>
<span id="256">256</span>
<span id="257">257</span>
<span id="258">258</span>
<span id="259">259</span>
<span id="260">260</span>
<span id="261">261</span>
<span id="262">262</span>
<span id="263">263</span>
<span id="264">264</span>
<span id="265">265</span>
<span id="266">266</span>
<span id="267">267</span>
<span id="268">268</span>
<span id="269">269</span>
<span id="270">270</span>
<span id="271">271</span>
<span id="272">272</span>
<span id="273">273</span>
<span id="274">274</span>
<span id="275">275</span>
<span id="276">276</span>
<span id="277">277</span>
<span id="278">278</span>
<span id="279">279</span>
<span id="280">280</span>
<span id="281">281</span>
<span id="282">282</span>
<span id="283">283</span>
<span id="284">284</span>
<span id="285">285</span>
<span id="286">286</span>
<span id="287">287</span>
<span id="288">288</span>
<span id="289">289</span>
<span id="290">290</span>
<span id="291">291</span>
<span id="292">292</span>
<span id="293">293</span>
<span id="294">294</span>
<span id="295">295</span>
<span id="296">296</span>
<span id="297">297</span>
<span id="298">298</span>
<span id="299">299</span>
<span id="300">300</span>
<span id="301">301</span>
<span id="302">302</span>
<span id="303">303</span>
<span id="304">304</span>
<span id="305">305</span>
<span id="306">306</span>
<span id="307">307</span>
<span id="308">308</span>
<span id="309">309</span>
<span id="310">310</span>
<span id="311">311</span>
<span id="312">312</span>
<span id="313">313</span>
<span id="314">314</span>
<span id="315">315</span>
<span id="316">316</span>
<span id="317">317</span>
<span id="318">318</span>
<span id="319">319</span>
<span id="320">320</span>
<span id="321">321</span>
<span id="322">322</span>
<span id="323">323</span>
<span id="324">324</span>
<span id="325">325</span>
<span id="326">326</span>
<span id="327">327</span>
<span id="328">328</span>
<span id="329">329</span>
<span id="330">330</span>
<span id="331">331</span>
<span id="332">332</span>
<span id="333">333</span>
<span id="334">334</span>
<span id="335">335</span>
<span id="336">336</span>
<span id="337">337</span>
<span id="338">338</span>
<span id="339">339</span>
<span id="340">340</span>
<span id="341">341</span>
<span id="342">342</span>
<span id="343">343</span>
<span id="344">344</span>
<span id="345">345</span>
<span id="346">346</span>
<span id="347">347</span>
<span id="348">348</span>
<span id="349">349</span>
<span id="350">350</span>
<span id="351">351</span>
<span id="352">352</span>
<span id="353">353</span>
<span id="354">354</span>
<span id="355">355</span>
<span id="356">356</span>
<span id="357">357</span>
<span id="358">358</span>
<span id="359">359</span>
<span id="360">360</span>
<span id="361">361</span>
<span id="362">362</span>
<span id="363">363</span>
<span id="364">364</span>
<span id="365">365</span>
<span id="366">366</span>
<span id="367">367</span>
<span id="368">368</span>
<span id="369">369</span>
<span id="370">370</span>
<span id="371">371</span>
<span id="372">372</span>
<span id="373">373</span>
<span id="374">374</span>
<span id="375">375</span>
<span id="376">376</span>
<span id="377">377</span>
<span id="378">378</span>
<span id="379">379</span>
<span id="380">380</span>
<span id="381">381</span>
<span id="382">382</span>
<span id="383">383</span>
<span id="384">384</span>
<span id="385">385</span>
<span id="386">386</span>
<span id="387">387</span>
<span id="388">388</span>
<span id="389">389</span>
<span id="390">390</span>
<span id="391">391</span>
<span id="392">392</span>
<span id="393">393</span>
<span id="394">394</span>
<span id="395">395</span>
<span id="396">396</span>
<span id="397">397</span>
<span id="398">398</span>
<span id="399">399</span>
<span id="400">400</span>
<span id="401">401</span>
<span id="402">402</span>
<span id="403">403</span>
<span id="404">404</span>
<span id="405">405</span>
<span id="406">406</span>
<span id="407">407</span>
<span id="408">408</span>
<span id="409">409</span>
<span id="410">410</span>
<span id="411">411</span>
<span id="412">412</span>
<span id="413">413</span>
<span id="414">414</span>
<span id="415">415</span>
<span id="416">416</span>
<span id="417">417</span>
<span id="418">418</span>
<span id="419">419</span>
<span id="420">420</span>
<span id="421">421</span>
<span id="422">422</span>
</pre><pre class="rust"><code><span class="doccomment">//! Blocking SPI API</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! # Bus vs Device</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! SPI allows sharing a single bus between many SPI devices. The SCK, MOSI and MISO lines are</span>
<span class="doccomment">//! wired in parallel to all the devices, and each device gets a dedicated chip-select (CS) line from the MCU, like this:</span>
<span class="doccomment">//!</span>
<span class="attribute">#![<span class="ident">doc</span><span class="op">=</span> <span class="macro">include_str!</span>(<span class="string">&quot;shared-bus.svg&quot;</span>)]</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! CS is usually active-low. When CS is high (not asserted), SPI devices ignore all incoming data, and</span>
<span class="doccomment">//! don&#39;t drive MISO. When CS is low (asserted), the device is active: reacts to incoming data on MOSI and</span>
<span class="doccomment">//! drives MISO with the response data. By asserting one CS or another, the MCU can choose to which</span>
<span class="doccomment">//! SPI device it &quot;talks&quot; to on the (possibly shared) bus.</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! This bus sharing is common when having multiple SPI devices in the same board, since it uses fewer MCU</span>
<span class="doccomment">//! pins (`n+3` instead of `4*n`), and fewer MCU SPI peripherals (`1` instead of `n`).</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! However, it poses a challenge when building portable drivers for SPI devices. The driver needs to</span>
<span class="doccomment">//! be able to talk to its device on the bus, while not interfering with other drivers talking to other</span>
<span class="doccomment">//! devices.</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! To solve this, `embedded-hal` has two kinds of SPI traits: **SPI bus** and **SPI device**.</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! ## Bus</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! SPI bus traits represent **exclusive ownership** over the whole SPI bus. This is usually the entire</span>
<span class="doccomment">//! SPI MCU peripheral, plus the SCK, MOSI and MISO pins.</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! Owning an instance of an SPI bus guarantees exclusive access, this is, we have the guarantee no other</span>
<span class="doccomment">//! piece of code will try to use the bus while we own it.</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! There&#39;s 3 bus traits, depending on the bus capabilities.</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! - [`SpiBus`]: Read-write access. This is the most commonly used.</span>
<span class="doccomment">//! - [`SpiBusRead`]: Read-only access, for example a bus with a MISO pin but no MOSI pin.</span>
<span class="doccomment">//! - [`SpiBusWrite`]: Read-write access, for example a bus with a MOSI pin but no MISO pin.</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! ## Device</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! [`SpiDevice`] represents **ownership over a single SPI device selected by a CS pin** in a (possibly shared) bus. This is typically:</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! - Exclusive ownership of the **CS pin**.</span>
<span class="doccomment">//! - Access to the **underlying SPI bus**. If shared, it&#39;ll be behind some kind of lock/mutex.</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! An [`SpiDevice`] allows initiating [transactions](SpiDevice::transaction) against the target device on the bus. A transaction</span>
<span class="doccomment">//! consists of asserting CS, then doing one or more transfers, then deasserting CS. For the entire duration of the transaction, the [`SpiDevice`]</span>
<span class="doccomment">//! implementation will ensure no other transaction can be opened on the same bus. This is the key that allows correct sharing of the bus.</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! The capabilities of the bus (read-write, read-only or write-only) are determined by which of the [`SpiBus`], [`SpiBusRead`] [`SpiBusWrite`] traits</span>
<span class="doccomment">//! are implemented for the [`Bus`](SpiDevice::Bus) associated type.</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! # For driver authors</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! When implementing a driver, it&#39;s crucial to pick the right trait, to ensure correct operation</span>
<span class="doccomment">//! with maximum interoperability. Here are some guidelines depending on the device you&#39;re implementing a driver for:</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! If your device **has a CS pin**, use [`SpiDevice`]. Do not manually manage the CS pin, the [`SpiDevice`] implementation will do it for you.</span>
<span class="doccomment">//! Add bounds like `where T::Bus: SpiBus`, `where T::Bus: SpiBusRead`, `where T::Bus: SpiBusWrite` to specify the kind of access you need.</span>
<span class="doccomment">//! By using [`SpiDevice`], your driver will cooperate nicely with other drivers for other devices in the same shared SPI bus.</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! ```</span>
<span class="doccomment">//! # use embedded_hal::spi::blocking::{SpiBus, SpiBusRead, SpiBusWrite, SpiDevice};</span>
<span class="doccomment">//! pub struct MyDriver&lt;SPI&gt; {</span>
<span class="doccomment">//!     spi: SPI,</span>
<span class="doccomment">//! }</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! impl&lt;SPI&gt; MyDriver&lt;SPI&gt;</span>
<span class="doccomment">//! where</span>
<span class="doccomment">//!     SPI: SpiDevice,</span>
<span class="doccomment">//!     SPI::Bus: SpiBus, // or SpiBusRead/SpiBusWrite if you only need to read or only write.</span>
<span class="doccomment">//! {</span>
<span class="doccomment">//!     pub fn new(spi: SPI) -&gt; Self {</span>
<span class="doccomment">//!         Self { spi }</span>
<span class="doccomment">//!     }</span>
<span class="doccomment">//!</span>
<span class="doccomment">//!     pub fn read_foo(&amp;mut self) -&gt; Result&lt;[u8; 2], MyError&lt;SPI::Error&gt;&gt; {</span>
<span class="doccomment">//!         let mut buf = [0; 2];</span>
<span class="doccomment">//!</span>
<span class="doccomment">//!         // `transaction` asserts and deasserts CS for us. No need to do it manually!</span>
<span class="doccomment">//!         self.spi.transaction(|bus| {</span>
<span class="doccomment">//!             bus.write(&amp;[0x90])?;</span>
<span class="doccomment">//!             bus.read(&amp;mut buf)</span>
<span class="doccomment">//!         }).map_err(MyError::Spi)?;</span>
<span class="doccomment">//!</span>
<span class="doccomment">//!         Ok(buf)</span>
<span class="doccomment">//!     }</span>
<span class="doccomment">//! }</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! #[derive(Copy, Clone, Debug)]</span>
<span class="doccomment">//! enum MyError&lt;SPI&gt; {</span>
<span class="doccomment">//!     Spi(SPI),</span>
<span class="doccomment">//!     // Add other errors for your driver here.</span>
<span class="doccomment">//! }</span>
<span class="doccomment">//! ```</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! If your device **does not have a CS pin**, use [`SpiBus`] (or [`SpiBusRead`], [`SpiBusWrite`]). This will ensure</span>
<span class="doccomment">//! your driver has exclusive access to the bus, so no other drivers can interfere. It&#39;s not possible to safely share</span>
<span class="doccomment">//! a bus without CS pins. By requiring [`SpiBus`] you disallow sharing, ensuring correct operation.</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! ```</span>
<span class="doccomment">//! # use embedded_hal::spi::blocking::{SpiBus, SpiBusRead, SpiBusWrite};</span>
<span class="doccomment">//! pub struct MyDriver&lt;SPI&gt; {</span>
<span class="doccomment">//!     spi: SPI,</span>
<span class="doccomment">//! }</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! impl&lt;SPI&gt; MyDriver&lt;SPI&gt;</span>
<span class="doccomment">//! where</span>
<span class="doccomment">//!     SPI: SpiBus, // or SpiBusRead/SpiBusWrite if you only need to read or only write.</span>
<span class="doccomment">//! {</span>
<span class="doccomment">//!     pub fn new(spi: SPI) -&gt; Self {</span>
<span class="doccomment">//!         Self { spi }</span>
<span class="doccomment">//!     }</span>
<span class="doccomment">//!</span>
<span class="doccomment">//!     pub fn read_foo(&amp;mut self) -&gt; Result&lt;[u8; 2], MyError&lt;SPI::Error&gt;&gt; {</span>
<span class="doccomment">//!         let mut buf = [0; 2];</span>
<span class="doccomment">//!         self.spi.write(&amp;[0x90]).map_err(MyError::Spi)?;</span>
<span class="doccomment">//!         self.spi.read(&amp;mut buf).map_err(MyError::Spi)?;</span>
<span class="doccomment">//!         Ok(buf)</span>
<span class="doccomment">//!     }</span>
<span class="doccomment">//! }</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! #[derive(Copy, Clone, Debug)]</span>
<span class="doccomment">//! enum MyError&lt;SPI&gt; {</span>
<span class="doccomment">//!     Spi(SPI),</span>
<span class="doccomment">//!     // Add other errors for your driver here.</span>
<span class="doccomment">//! }</span>
<span class="doccomment">//! ```</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! If you&#39;re (ab)using SPI to **implement other protocols** by bitbanging (WS2812B, onewire, generating arbitrary waveforms...), use [`SpiBus`].</span>
<span class="doccomment">//! SPI bus sharing doesn&#39;t make sense at all in this case. By requiring [`SpiBus`] you disallow sharing, ensuring correct operation.</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! # For HAL authors</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! HALs **must** implement [`SpiBus`], [`SpiBusRead`] and [`SpiBusWrite`]. Users can combine the bus together with the CS pin (which should</span>
<span class="doccomment">//! implement [`OutputPin`]) using HAL-independent [`SpiDevice`] implementations such as [`ExclusiveDevice`].</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! HALs may additionally implement [`SpiDevice`] to **take advantage of hardware CS management**, which may provide some performance</span>
<span class="doccomment">//! benefits. (There&#39;s no point in a HAL implementing [`SpiDevice`] if the CS management is software-only, this task is better left to</span>
<span class="doccomment">//! the HAL-independent implementations).</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! HALs **must not** add infrastructure for sharing at the [`SpiBus`] level. User code owning a [`SpiBus`] must have the guarantee</span>
<span class="doccomment">//! of exclusive access.</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! # Flushing</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! To improve performance, [`SpiBus`] implementations are allowed to return before the operation is finished, i.e. when the bus is still not</span>
<span class="doccomment">//! idle.</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! When using a [`SpiBus`], call [`flush`](SpiBusFlush::flush) to wait for operations to actually finish. Examples of situations</span>
<span class="doccomment">//! where this is needed are:</span>
<span class="doccomment">//! - To synchronize SPI activity and GPIO activity, for example before deasserting a CS pin.</span>
<span class="doccomment">//! - Before deinitializing the hardware SPI peripheral.</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! When using a [`SpiDevice`], you can still call [`flush`](SpiBusFlush::flush) on the bus within a transaction.</span>
<span class="doccomment">//! It&#39;s very rarely needed, because [`transaction`](SpiDevice::transaction) already flushes for you</span>
<span class="doccomment">//! before deasserting CS. For example, you may need it to synchronize with GPIOs other than CS, such as DCX pins</span>
<span class="doccomment">//! sometimes found in SPI displays.</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! For example, for [`write`](SpiBusWrite::write) operations, it is common for hardware SPI peripherals to have a small</span>
<span class="doccomment">//! FIFO buffer, usually 1-4 bytes. Software writes data to the FIFO, and the peripheral sends it on MOSI at its own pace,</span>
<span class="doccomment">//! at the specified SPI frequency. It is allowed for an implementation of [`write`](SpiBusWrite::write) to return as soon</span>
<span class="doccomment">//! as all the data has been written to the FIFO, before it is actually sent. Calling [`flush`](SpiBusFlush::flush) would</span>
<span class="doccomment">//! wait until all the bits have actually been sent, the FIFO is empty, and the bus is idle.</span>
<span class="doccomment">//!</span>
<span class="doccomment">//! This still applies to other operations such as [`read`](SpiBusRead::read) or [`transfer`](SpiBus::transfer). It is less obvious</span>
<span class="doccomment">//! why, because these methods can&#39;t return before receiving all the read data. However it&#39;s still technically possible</span>
<span class="doccomment">//! for them to return before the bus is idle. For example, assuming SPI mode 0, the last bit is sampled on the first (rising) edge</span>
<span class="doccomment">//! of SCK, at which point a method could return, but the second (falling) SCK edge still has to happen before the bus is idle.</span>

<span class="kw">use</span> <span class="ident">core::fmt::Debug</span>;

<span class="kw">use</span> <span class="kw">crate</span>::{<span class="ident">digital::blocking::OutputPin</span>, <span class="ident">spi::ErrorType</span>};

<span class="kw">use</span> <span class="kw">super</span>::{<span class="ident">Error</span>, <span class="ident">ErrorKind</span>};

<span class="doccomment">/// SPI device trait</span>
<span class="doccomment">///</span>
<span class="doccomment">/// `SpiDevice` represents ownership over a single SPI device on a (possibly shared) bus, selected</span>
<span class="doccomment">/// with a CS (Chip Select) pin.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// See the [module-level documentation](self) for important usage information.</span>
<span class="kw">pub</span> <span class="kw">trait</span> <span class="ident">SpiDevice</span>: <span class="ident">ErrorType</span> {
    <span class="doccomment">/// SPI Bus type for this device.</span>
    <span class="kw">type</span> <span class="ident">Bus</span>: <span class="ident">ErrorType</span>;

    <span class="doccomment">/// Perform a transaction against the device.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// - Locks the bus</span>
    <span class="doccomment">/// - Asserts the CS (Chip Select) pin.</span>
    <span class="doccomment">/// - Calls `f` with an exclusive reference to the bus, which can then be used to do transfers against the device.</span>
    <span class="doccomment">/// - [Flushes](SpiBusFlush::flush) the bus.</span>
    <span class="doccomment">/// - Deasserts the CS pin.</span>
    <span class="doccomment">/// - Unlocks the bus.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// The locking mechanism is implementation-defined. The only requirement is it must prevent two</span>
    <span class="doccomment">/// transactions from executing concurrently against the same bus. Examples of implementations are:</span>
    <span class="doccomment">/// critical sections, blocking mutexes, returning an error or panicking if the bus is already busy.</span>
    <span class="kw">fn</span> <span class="ident">transaction</span><span class="op">&lt;</span><span class="ident">R</span><span class="op">&gt;</span>(
        <span class="kw-2">&amp;mut</span> <span class="self">self</span>,
        <span class="ident">f</span>: <span class="kw">impl</span> <span class="ident">FnOnce</span>(<span class="kw-2">&amp;mut</span> <span class="ident"><span class="self">Self</span>::Bus</span>) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span><span class="ident">R</span>, <span class="op">&lt;</span><span class="ident"><span class="self">Self</span>::Bus</span> <span class="kw">as</span> <span class="ident">ErrorType</span><span class="op">&gt;</span><span class="ident">::Error</span><span class="op">&gt;</span>,
    ) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span><span class="ident">R</span>, <span class="ident"><span class="self">Self</span>::Error</span><span class="op">&gt;</span>;

    <span class="doccomment">/// Do a write within a transaction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// This is a convenience method equivalent to `device.transaction(|bus| bus.write(buf))`.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// See also: [`SpiDevice::transaction`], [`SpiBusWrite::write`]</span>
    <span class="kw">fn</span> <span class="ident">write</span><span class="op">&lt;</span><span class="ident">Word</span><span class="op">&gt;</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>, <span class="ident">buf</span>: <span class="kw-2">&amp;</span>[<span class="ident">Word</span>]) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span>(), <span class="ident"><span class="self">Self</span>::Error</span><span class="op">&gt;</span>
    <span class="kw">where</span>
        <span class="ident"><span class="self">Self</span>::Bus</span>: <span class="ident">SpiBusWrite</span><span class="op">&lt;</span><span class="ident">Word</span><span class="op">&gt;</span>,
        <span class="ident">Word</span>: <span class="ident">Copy</span>,
    {
        <span class="self">self</span>.<span class="ident">transaction</span>(<span class="op">|</span><span class="ident">bus</span><span class="op">|</span> <span class="ident">bus</span>.<span class="ident">write</span>(<span class="ident">buf</span>))
    }

    <span class="doccomment">/// Do a read within a transaction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// This is a convenience method equivalent to `device.transaction(|bus| bus.read(buf))`.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// See also: [`SpiDevice::transaction`], [`SpiBusRead::read`]</span>
    <span class="kw">fn</span> <span class="ident">read</span><span class="op">&lt;</span><span class="ident">Word</span><span class="op">&gt;</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>, <span class="ident">buf</span>: <span class="kw-2">&amp;mut</span> [<span class="ident">Word</span>]) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span>(), <span class="ident"><span class="self">Self</span>::Error</span><span class="op">&gt;</span>
    <span class="kw">where</span>
        <span class="ident"><span class="self">Self</span>::Bus</span>: <span class="ident">SpiBusRead</span><span class="op">&lt;</span><span class="ident">Word</span><span class="op">&gt;</span>,
        <span class="ident">Word</span>: <span class="ident">Copy</span>,
    {
        <span class="self">self</span>.<span class="ident">transaction</span>(<span class="op">|</span><span class="ident">bus</span><span class="op">|</span> <span class="ident">bus</span>.<span class="ident">read</span>(<span class="ident">buf</span>))
    }

    <span class="doccomment">/// Do a transfer within a transaction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// This is a convenience method equivalent to `device.transaction(|bus| bus.transfer(read, write))`.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// See also: [`SpiDevice::transaction`], [`SpiBus::transfer`]</span>
    <span class="kw">fn</span> <span class="ident">transfer</span><span class="op">&lt;</span><span class="ident">Word</span><span class="op">&gt;</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>, <span class="ident">read</span>: <span class="kw-2">&amp;mut</span> [<span class="ident">Word</span>], <span class="ident">write</span>: <span class="kw-2">&amp;</span>[<span class="ident">Word</span>]) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span>(), <span class="ident"><span class="self">Self</span>::Error</span><span class="op">&gt;</span>
    <span class="kw">where</span>
        <span class="ident"><span class="self">Self</span>::Bus</span>: <span class="ident">SpiBus</span><span class="op">&lt;</span><span class="ident">Word</span><span class="op">&gt;</span>,
        <span class="ident">Word</span>: <span class="ident">Copy</span>,
    {
        <span class="self">self</span>.<span class="ident">transaction</span>(<span class="op">|</span><span class="ident">bus</span><span class="op">|</span> <span class="ident">bus</span>.<span class="ident">transfer</span>(<span class="ident">read</span>, <span class="ident">write</span>))
    }

    <span class="doccomment">/// Do an in-place transfer within a transaction.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// This is a convenience method equivalent to `device.transaction(|bus| bus.transfer_in_place(buf))`.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// See also: [`SpiDevice::transaction`], [`SpiBus::transfer_in_place`]</span>
    <span class="kw">fn</span> <span class="ident">transfer_in_place</span><span class="op">&lt;</span><span class="ident">Word</span><span class="op">&gt;</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>, <span class="ident">buf</span>: <span class="kw-2">&amp;mut</span> [<span class="ident">Word</span>]) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span>(), <span class="ident"><span class="self">Self</span>::Error</span><span class="op">&gt;</span>
    <span class="kw">where</span>
        <span class="ident"><span class="self">Self</span>::Bus</span>: <span class="ident">SpiBus</span><span class="op">&lt;</span><span class="ident">Word</span><span class="op">&gt;</span>,
        <span class="ident">Word</span>: <span class="ident">Copy</span>,
    {
        <span class="self">self</span>.<span class="ident">transaction</span>(<span class="op">|</span><span class="ident">bus</span><span class="op">|</span> <span class="ident">bus</span>.<span class="ident">transfer_in_place</span>(<span class="ident">buf</span>))
    }
}

<span class="kw">impl</span><span class="op">&lt;</span><span class="ident">T</span>: <span class="ident">SpiDevice</span><span class="op">&gt;</span> <span class="ident">SpiDevice</span> <span class="kw">for</span> <span class="kw-2">&amp;mut</span> <span class="ident">T</span> {
    <span class="kw">type</span> <span class="ident">Bus</span> <span class="op">=</span> <span class="ident">T::Bus</span>;
    <span class="kw">fn</span> <span class="ident">transaction</span><span class="op">&lt;</span><span class="ident">R</span><span class="op">&gt;</span>(
        <span class="kw-2">&amp;mut</span> <span class="self">self</span>,
        <span class="ident">f</span>: <span class="kw">impl</span> <span class="ident">FnOnce</span>(<span class="kw-2">&amp;mut</span> <span class="ident"><span class="self">Self</span>::Bus</span>) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span><span class="ident">R</span>, <span class="op">&lt;</span><span class="ident"><span class="self">Self</span>::Bus</span> <span class="kw">as</span> <span class="ident">ErrorType</span><span class="op">&gt;</span><span class="ident">::Error</span><span class="op">&gt;</span>,
    ) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span><span class="ident">R</span>, <span class="ident"><span class="self">Self</span>::Error</span><span class="op">&gt;</span> {
        <span class="ident">T::transaction</span>(<span class="self">self</span>, <span class="ident">f</span>)
    }
}

<span class="doccomment">/// Flush support for SPI bus</span>
<span class="kw">pub</span> <span class="kw">trait</span> <span class="ident">SpiBusFlush</span>: <span class="ident">ErrorType</span> {
    <span class="doccomment">/// Wait until all operations have completed and the bus is idle.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// See the [module-level documentation](self) for important usage information.</span>
    <span class="kw">fn</span> <span class="ident">flush</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span>(), <span class="ident"><span class="self">Self</span>::Error</span><span class="op">&gt;</span>;
}

<span class="kw">impl</span><span class="op">&lt;</span><span class="ident">T</span>: <span class="ident">SpiBusFlush</span><span class="op">&gt;</span> <span class="ident">SpiBusFlush</span> <span class="kw">for</span> <span class="kw-2">&amp;mut</span> <span class="ident">T</span> {
    <span class="kw">fn</span> <span class="ident">flush</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span>(), <span class="ident"><span class="self">Self</span>::Error</span><span class="op">&gt;</span> {
        <span class="ident">T::flush</span>(<span class="self">self</span>)
    }
}

<span class="doccomment">/// Read-only SPI bus</span>
<span class="kw">pub</span> <span class="kw">trait</span> <span class="ident">SpiBusRead</span><span class="op">&lt;</span><span class="ident">Word</span>: <span class="ident">Copy</span> <span class="op">=</span> <span class="ident">u8</span><span class="op">&gt;</span>: <span class="ident">SpiBusFlush</span> {
    <span class="doccomment">/// Read `words` from the slave.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// The word value sent on MOSI during reading is implementation-defined,</span>
    <span class="doccomment">/// typically `0x00`, `0xFF`, or configurable.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Implementations are allowed to return before the operation is</span>
    <span class="doccomment">/// complete. See the [module-level documentation](self) for details.</span>
    <span class="kw">fn</span> <span class="ident">read</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>, <span class="ident">words</span>: <span class="kw-2">&amp;mut</span> [<span class="ident">Word</span>]) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span>(), <span class="ident"><span class="self">Self</span>::Error</span><span class="op">&gt;</span>;
}

<span class="kw">impl</span><span class="op">&lt;</span><span class="ident">T</span>: <span class="ident">SpiBusRead</span><span class="op">&lt;</span><span class="ident">Word</span><span class="op">&gt;</span>, <span class="ident">Word</span>: <span class="ident">Copy</span><span class="op">&gt;</span> <span class="ident">SpiBusRead</span><span class="op">&lt;</span><span class="ident">Word</span><span class="op">&gt;</span> <span class="kw">for</span> <span class="kw-2">&amp;mut</span> <span class="ident">T</span> {
    <span class="kw">fn</span> <span class="ident">read</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>, <span class="ident">words</span>: <span class="kw-2">&amp;mut</span> [<span class="ident">Word</span>]) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span>(), <span class="ident"><span class="self">Self</span>::Error</span><span class="op">&gt;</span> {
        <span class="ident">T::read</span>(<span class="self">self</span>, <span class="ident">words</span>)
    }
}

<span class="doccomment">/// Write-only SPI bus</span>
<span class="kw">pub</span> <span class="kw">trait</span> <span class="ident">SpiBusWrite</span><span class="op">&lt;</span><span class="ident">Word</span>: <span class="ident">Copy</span> <span class="op">=</span> <span class="ident">u8</span><span class="op">&gt;</span>: <span class="ident">SpiBusFlush</span> {
    <span class="doccomment">/// Write `words` to the slave, ignoring all the incoming words</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Implementations are allowed to return before the operation is</span>
    <span class="doccomment">/// complete. See the [module-level documentation](self) for details.</span>
    <span class="kw">fn</span> <span class="ident">write</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>, <span class="ident">words</span>: <span class="kw-2">&amp;</span>[<span class="ident">Word</span>]) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span>(), <span class="ident"><span class="self">Self</span>::Error</span><span class="op">&gt;</span>;
}

<span class="kw">impl</span><span class="op">&lt;</span><span class="ident">T</span>: <span class="ident">SpiBusWrite</span><span class="op">&lt;</span><span class="ident">Word</span><span class="op">&gt;</span>, <span class="ident">Word</span>: <span class="ident">Copy</span><span class="op">&gt;</span> <span class="ident">SpiBusWrite</span><span class="op">&lt;</span><span class="ident">Word</span><span class="op">&gt;</span> <span class="kw">for</span> <span class="kw-2">&amp;mut</span> <span class="ident">T</span> {
    <span class="kw">fn</span> <span class="ident">write</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>, <span class="ident">words</span>: <span class="kw-2">&amp;</span>[<span class="ident">Word</span>]) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span>(), <span class="ident"><span class="self">Self</span>::Error</span><span class="op">&gt;</span> {
        <span class="ident">T::write</span>(<span class="self">self</span>, <span class="ident">words</span>)
    }
}

<span class="doccomment">/// Read-write SPI bus</span>
<span class="doccomment">///</span>
<span class="doccomment">/// `SpiBus` represents **exclusive ownership** over the whole SPI bus, with SCK, MOSI and MISO pins.</span>
<span class="doccomment">///</span>
<span class="doccomment">/// See the [module-level documentation](self) for important information on SPI Bus vs Device traits.</span>
<span class="kw">pub</span> <span class="kw">trait</span> <span class="ident">SpiBus</span><span class="op">&lt;</span><span class="ident">Word</span>: <span class="ident">Copy</span> <span class="op">=</span> <span class="ident">u8</span><span class="op">&gt;</span>: <span class="ident">SpiBusRead</span><span class="op">&lt;</span><span class="ident">Word</span><span class="op">&gt;</span> <span class="op">+</span> <span class="ident">SpiBusWrite</span><span class="op">&lt;</span><span class="ident">Word</span><span class="op">&gt;</span> {
    <span class="doccomment">/// Write and read simultaneously. `write` is written to the slave on MOSI and</span>
    <span class="doccomment">/// words received on MISO are stored in `read`.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// It is allowed for `read` and `write` to have different lengths, even zero length.</span>
    <span class="doccomment">/// The transfer runs for `max(read.len(), write.len())` words. If `read` is shorter,</span>
    <span class="doccomment">/// incoming words after `read` has been filled will be discarded. If `write` is shorter,</span>
    <span class="doccomment">/// the value of words sent in MOSI after all `write` has been sent is implementation-defined,</span>
    <span class="doccomment">/// typically `0x00`, `0xFF`, or configurable.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Implementations are allowed to return before the operation is</span>
    <span class="doccomment">/// complete. See the [module-level documentation](self) for details.</span>
    <span class="kw">fn</span> <span class="ident">transfer</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>, <span class="ident">read</span>: <span class="kw-2">&amp;mut</span> [<span class="ident">Word</span>], <span class="ident">write</span>: <span class="kw-2">&amp;</span>[<span class="ident">Word</span>]) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span>(), <span class="ident"><span class="self">Self</span>::Error</span><span class="op">&gt;</span>;

    <span class="doccomment">/// Write and read simultaneously. The contents of `words` are</span>
    <span class="doccomment">/// written to the slave, and the received words are stored into the same</span>
    <span class="doccomment">/// `words` buffer, overwriting it.</span>
    <span class="doccomment">///</span>
    <span class="doccomment">/// Implementations are allowed to return before the operation is</span>
    <span class="doccomment">/// complete. See the [module-level documentation](self) for details.</span>
    <span class="kw">fn</span> <span class="ident">transfer_in_place</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>, <span class="ident">words</span>: <span class="kw-2">&amp;mut</span> [<span class="ident">Word</span>]) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span>(), <span class="ident"><span class="self">Self</span>::Error</span><span class="op">&gt;</span>;
}

<span class="kw">impl</span><span class="op">&lt;</span><span class="ident">T</span>: <span class="ident">SpiBus</span><span class="op">&lt;</span><span class="ident">Word</span><span class="op">&gt;</span>, <span class="ident">Word</span>: <span class="ident">Copy</span><span class="op">&gt;</span> <span class="ident">SpiBus</span><span class="op">&lt;</span><span class="ident">Word</span><span class="op">&gt;</span> <span class="kw">for</span> <span class="kw-2">&amp;mut</span> <span class="ident">T</span> {
    <span class="kw">fn</span> <span class="ident">transfer</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>, <span class="ident">read</span>: <span class="kw-2">&amp;mut</span> [<span class="ident">Word</span>], <span class="ident">write</span>: <span class="kw-2">&amp;</span>[<span class="ident">Word</span>]) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span>(), <span class="ident"><span class="self">Self</span>::Error</span><span class="op">&gt;</span> {
        <span class="ident">T::transfer</span>(<span class="self">self</span>, <span class="ident">read</span>, <span class="ident">write</span>)
    }

    <span class="kw">fn</span> <span class="ident">transfer_in_place</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>, <span class="ident">words</span>: <span class="kw-2">&amp;mut</span> [<span class="ident">Word</span>]) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span>(), <span class="ident"><span class="self">Self</span>::Error</span><span class="op">&gt;</span> {
        <span class="ident">T::transfer_in_place</span>(<span class="self">self</span>, <span class="ident">words</span>)
    }
}

<span class="doccomment">/// Error type for [`ExclusiveDevice`] operations.</span>
<span class="attribute">#[<span class="ident">derive</span>(<span class="ident">Copy</span>, <span class="ident">Clone</span>, <span class="ident">Eq</span>, <span class="ident">PartialEq</span>, <span class="ident">Debug</span>)]</span>
<span class="kw">pub</span> <span class="kw">enum</span> <span class="ident">ExclusiveDeviceError</span><span class="op">&lt;</span><span class="ident">BUS</span>, <span class="ident">CS</span><span class="op">&gt;</span> {
    <span class="doccomment">/// An inner SPI bus operation failed</span>
    <span class="ident">Spi</span>(<span class="ident">BUS</span>),
    <span class="doccomment">/// Asserting or deasserting CS failed</span>
    <span class="ident">Cs</span>(<span class="ident">CS</span>),
}

<span class="kw">impl</span><span class="op">&lt;</span><span class="ident">BUS</span>, <span class="ident">CS</span><span class="op">&gt;</span> <span class="ident">Error</span> <span class="kw">for</span> <span class="ident">ExclusiveDeviceError</span><span class="op">&lt;</span><span class="ident">BUS</span>, <span class="ident">CS</span><span class="op">&gt;</span>
<span class="kw">where</span>
    <span class="ident">BUS</span>: <span class="ident">Error</span> <span class="op">+</span> <span class="ident">Debug</span>,
    <span class="ident">CS</span>: <span class="ident">Debug</span>,
{
    <span class="kw">fn</span> <span class="ident">kind</span>(<span class="kw-2">&amp;</span><span class="self">self</span>) -&gt; <span class="ident">ErrorKind</span> {
        <span class="kw">match</span> <span class="self">self</span> {
            <span class="ident"><span class="self">Self</span>::Spi</span>(<span class="ident">e</span>) =&gt; <span class="ident">e</span>.<span class="ident">kind</span>(),
            <span class="ident"><span class="self">Self</span>::Cs</span>(<span class="kw">_</span>) =&gt; <span class="ident">ErrorKind::ChipSelectFault</span>,
        }
    }
}

<span class="doccomment">/// [`SpiDevice`] implementation with exclusive access to the bus (not shared).</span>
<span class="doccomment">///</span>
<span class="doccomment">/// This is the most straightforward way of obtaining an [`SpiDevice`] from an [`SpiBus`],</span>
<span class="doccomment">/// ideal for when no sharing is required (only one SPI device is present on the bus).</span>
<span class="kw">pub</span> <span class="kw">struct</span> <span class="ident">ExclusiveDevice</span><span class="op">&lt;</span><span class="ident">BUS</span>, <span class="ident">CS</span><span class="op">&gt;</span> {
    <span class="ident">bus</span>: <span class="ident">BUS</span>,
    <span class="ident">cs</span>: <span class="ident">CS</span>,
}

<span class="kw">impl</span><span class="op">&lt;</span><span class="ident">BUS</span>, <span class="ident">CS</span><span class="op">&gt;</span> <span class="ident">ExclusiveDevice</span><span class="op">&lt;</span><span class="ident">BUS</span>, <span class="ident">CS</span><span class="op">&gt;</span> {
    <span class="doccomment">/// Create a new ExclusiveDevice</span>
    <span class="kw">pub</span> <span class="kw">fn</span> <span class="ident">new</span>(<span class="ident">bus</span>: <span class="ident">BUS</span>, <span class="ident">cs</span>: <span class="ident">CS</span>) -&gt; <span class="self">Self</span> {
        <span class="self">Self</span> { <span class="ident">bus</span>, <span class="ident">cs</span> }
    }
}

<span class="kw">impl</span><span class="op">&lt;</span><span class="ident">BUS</span>, <span class="ident">CS</span><span class="op">&gt;</span> <span class="ident">ErrorType</span> <span class="kw">for</span> <span class="ident">ExclusiveDevice</span><span class="op">&lt;</span><span class="ident">BUS</span>, <span class="ident">CS</span><span class="op">&gt;</span>
<span class="kw">where</span>
    <span class="ident">BUS</span>: <span class="ident">ErrorType</span>,
    <span class="ident">CS</span>: <span class="ident">OutputPin</span>,
{
    <span class="kw">type</span> <span class="ident">Error</span> <span class="op">=</span> <span class="ident">ExclusiveDeviceError</span><span class="op">&lt;</span><span class="ident">BUS::Error</span>, <span class="ident">CS::Error</span><span class="op">&gt;</span>;
}

<span class="kw">impl</span><span class="op">&lt;</span><span class="ident">BUS</span>, <span class="ident">CS</span><span class="op">&gt;</span> <span class="ident">SpiDevice</span> <span class="kw">for</span> <span class="ident">ExclusiveDevice</span><span class="op">&lt;</span><span class="ident">BUS</span>, <span class="ident">CS</span><span class="op">&gt;</span>
<span class="kw">where</span>
    <span class="ident">BUS</span>: <span class="ident">SpiBusFlush</span>,
    <span class="ident">CS</span>: <span class="ident">OutputPin</span>,
{
    <span class="kw">type</span> <span class="ident">Bus</span> <span class="op">=</span> <span class="ident">BUS</span>;

    <span class="kw">fn</span> <span class="ident">transaction</span><span class="op">&lt;</span><span class="ident">R</span><span class="op">&gt;</span>(
        <span class="kw-2">&amp;mut</span> <span class="self">self</span>,
        <span class="ident">f</span>: <span class="kw">impl</span> <span class="ident">FnOnce</span>(<span class="kw-2">&amp;mut</span> <span class="ident"><span class="self">Self</span>::Bus</span>) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span><span class="ident">R</span>, <span class="op">&lt;</span><span class="ident"><span class="self">Self</span>::Bus</span> <span class="kw">as</span> <span class="ident">ErrorType</span><span class="op">&gt;</span><span class="ident">::Error</span><span class="op">&gt;</span>,
    ) -&gt; <span class="prelude-ty">Result</span><span class="op">&lt;</span><span class="ident">R</span>, <span class="ident"><span class="self">Self</span>::Error</span><span class="op">&gt;</span> {
        <span class="self">self</span>.<span class="ident">cs</span>.<span class="ident">set_low</span>().<span class="ident">map_err</span>(<span class="ident">ExclusiveDeviceError::Cs</span>)<span class="question-mark">?</span>;

        <span class="kw">let</span> <span class="ident">f_res</span> <span class="op">=</span> <span class="ident">f</span>(<span class="kw-2">&amp;mut</span> <span class="self">self</span>.<span class="ident">bus</span>);

        <span class="comment">// On failure, it&#39;s important to still flush and deassert CS.</span>
        <span class="kw">let</span> <span class="ident">flush_res</span> <span class="op">=</span> <span class="self">self</span>.<span class="ident">bus</span>.<span class="ident">flush</span>();
        <span class="kw">let</span> <span class="ident">cs_res</span> <span class="op">=</span> <span class="self">self</span>.<span class="ident">cs</span>.<span class="ident">set_high</span>();

        <span class="kw">let</span> <span class="ident">f_res</span> <span class="op">=</span> <span class="ident">f_res</span>.<span class="ident">map_err</span>(<span class="ident">ExclusiveDeviceError::Spi</span>)<span class="question-mark">?</span>;
        <span class="ident">flush_res</span>.<span class="ident">map_err</span>(<span class="ident">ExclusiveDeviceError::Spi</span>)<span class="question-mark">?</span>;
        <span class="ident">cs_res</span>.<span class="ident">map_err</span>(<span class="ident">ExclusiveDeviceError::Cs</span>)<span class="question-mark">?</span>;

        <span class="prelude-val">Ok</span>(<span class="ident">f_res</span>)
    }
}
</code></pre></div>
</section><section id="search" class="content hidden"></section></div></main><div id="rustdoc-vars" data-root-path="../../../" data-current-crate="embedded_hal" data-themes="ayu,dark,light" data-resource-suffix="" data-rustdoc-version="1.62.0-nightly (8f36334ca 2022-04-06)" ></div>
</body></html>