Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date             : Mon Jun 12 04:45:23 2017
| Host             : mothership running 64-bit unknown
| Command          : report_power -file hdmi_vga_wrapper_power_routed.rpt -pb hdmi_vga_wrapper_power_summary_routed.pb -rpx hdmi_vga_wrapper_power_routed.rpx
| Design           : hdmi_vga_wrapper
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+-------+
| Total On-Chip Power (W)  | 0.377 |
| Dynamic (W)              | 0.272 |
| Device Static (W)        | 0.106 |
| Effective TJA (C/W)      | 11.5  |
| Max Ambient (C)          | 80.6  |
| Junction Temperature (C) | 29.4  |
| Confidence Level         | Low   |
| Setting File             | ---   |
| Simulation Activity File | ---   |
| Design Nets Matched      | NA    |
+--------------------------+-------+


1.1 On-Chip Components
----------------------

+--------------------------+-----------+----------+-----------+-----------------+
| On-Chip                  | Power (W) | Used     | Available | Utilization (%) |
+--------------------------+-----------+----------+-----------+-----------------+
| Clocks                   |     0.013 |       12 |       --- |             --- |
| Slice Logic              |     0.003 |     4063 |       --- |             --- |
|   LUT as Logic           |     0.002 |     1203 |     17600 |            6.84 |
|   CARRY4                 |    <0.001 |      222 |      4400 |            5.05 |
|   Register               |    <0.001 |     1732 |     35200 |            4.92 |
|   LUT as Shift Register  |    <0.001 |       90 |      6000 |            1.50 |
|   LUT as Distributed RAM |    <0.001 |       24 |      6000 |            0.40 |
|   F7/F8 Muxes            |    <0.001 |       27 |     17600 |            0.15 |
|   Others                 |    <0.001 |      312 |       --- |             --- |
| Signals                  |     0.003 |     2642 |       --- |             --- |
| MMCM                     |     0.218 |        2 |         2 |          100.00 |
| DSPs                     |     0.001 |       13 |        80 |           16.25 |
| I/O                      |     0.033 |       33 |       100 |           33.00 |
| Static Power             |     0.106 |          |           |                 |
| Total                    |     0.377 |          |           |                 |
+--------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.030 |       0.025 |      0.004 |
| Vccaux    |       1.800 |     0.148 |       0.137 |      0.011 |
| Vcco33    |       3.300 |     0.001 |       0.000 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.018 |       0.000 |      0.018 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Medium     | More than 5% of clocks are missing user specification  | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+---------------------------------+------------------------------------------------------------+-----------------+
| Clock                           | Domain                                                     | Constraint (ns) |
+---------------------------------+------------------------------------------------------------+-----------------+
| CLKFBIN                         | hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLKFBIN             |             9.3 |
| CLK_OUT_5x_hdmi_clk             | hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/CLK_OUT_5x_hdmi_clk |             1.9 |
| PixelClk_int                    | hdmi_vga_i/dvi2rgb_0/U0/TMDS_ClockingX/PixelClk_int        |             9.3 |
| clk_out1_hdmi_vga_clk_wiz_0_0   | hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0    |             5.0 |
| clk_out1_hdmi_vga_clk_wiz_0_0_1 | hdmi_vga_i/clk_wiz_0/inst/clk_out1_hdmi_vga_clk_wiz_0_0    |             5.0 |
| clkfbout_hdmi_vga_clk_wiz_0_0   | hdmi_vga_i/clk_wiz_0/inst/clkfbout_hdmi_vga_clk_wiz_0_0    |             8.0 |
| clkfbout_hdmi_vga_clk_wiz_0_0_1 | hdmi_vga_i/clk_wiz_0/inst/clkfbout_hdmi_vga_clk_wiz_0_0    |             8.0 |
| hdmi_in_clk_p                   | hdmi_in_clk_p                                              |             9.3 |
| sys_clk_pin                     | sys_clock                                                  |             8.0 |
| sys_clock                       | sys_clock                                                  |             8.0 |
+---------------------------------+------------------------------------------------------------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------------------------------------------------------------------------+-----------+
| Name                                                                                    | Power (W) |
+-----------------------------------------------------------------------------------------+-----------+
| hdmi_vga_wrapper                                                                        |     0.272 |
|   hdmi_in_ddc_scl_iobuf                                                                 |     0.000 |
|   hdmi_in_ddc_sda_iobuf                                                                 |     0.000 |
|   hdmi_vga_i                                                                            |     0.272 |
|     clk_wiz_0                                                                           |     0.107 |
|       inst                                                                              |     0.107 |
|     dvi2rgb_0                                                                           |     0.154 |
|       U0                                                                                |     0.154 |
|         DataDecoders[0].DecoderX                                                        |     0.012 |
|           ChannelBondX                                                                  |    <0.001 |
|             pFIFO_reg_0_31_0_5                                                          |    <0.001 |
|             pFIFO_reg_0_31_6_9                                                          |    <0.001 |
|           InputSERDES_X                                                                 |     0.011 |
|           PhaseAlignX                                                                   |    <0.001 |
|           SyncBaseOvf                                                                   |    <0.001 |
|             SyncAsyncx                                                                  |    <0.001 |
|           SyncBaseRst                                                                   |    <0.001 |
|             SyncAsyncx                                                                  |    <0.001 |
|         DataDecoders[1].DecoderX                                                        |     0.012 |
|           ChannelBondX                                                                  |    <0.001 |
|             pFIFO_reg_0_31_0_5                                                          |    <0.001 |
|             pFIFO_reg_0_31_6_9                                                          |    <0.001 |
|           InputSERDES_X                                                                 |     0.011 |
|           PhaseAlignX                                                                   |    <0.001 |
|           SyncBaseOvf                                                                   |    <0.001 |
|             SyncAsyncx                                                                  |    <0.001 |
|           SyncBaseRst                                                                   |    <0.001 |
|             SyncAsyncx                                                                  |    <0.001 |
|         DataDecoders[2].DecoderX                                                        |     0.012 |
|           ChannelBondX                                                                  |    <0.001 |
|             pFIFO_reg_0_31_0_5                                                          |    <0.001 |
|             pFIFO_reg_0_31_6_9                                                          |    <0.001 |
|           InputSERDES_X                                                                 |     0.011 |
|           PhaseAlignX                                                                   |    <0.001 |
|           SyncBaseOvf                                                                   |    <0.001 |
|             SyncAsyncx                                                                  |    <0.001 |
|           SyncBaseRst                                                                   |    <0.001 |
|             SyncAsyncx                                                                  |    <0.001 |
|         GenerateBUFG.ResyncToBUFG_X                                                     |    <0.001 |
|         GenerateDDC.DDC_EEPROM                                                          |     0.002 |
|           I2C_SlaveController                                                           |     0.001 |
|             GlitchF_SCL                                                                 |    <0.001 |
|             GlitchF_SDA                                                                 |    <0.001 |
|             SyncSCL                                                                     |    <0.001 |
|             SyncSDA                                                                     |    <0.001 |
|         LockLostReset                                                                   |    <0.001 |
|           SyncAsyncx                                                                    |    <0.001 |
|         TMDS_ClockingX                                                                  |     0.115 |
|           LockLostReset                                                                 |    <0.001 |
|             SyncAsyncx                                                                  |    <0.001 |
|           MMCM_LockSync                                                                 |    <0.001 |
|           RdyLostReset                                                                  |    <0.001 |
|             SyncAsyncx                                                                  |    <0.001 |
|     rgb2vga_0                                                                           |    <0.001 |
|       U0                                                                                |    <0.001 |
|     vb_0                                                                                |     0.010 |
|       inst                                                                              |     0.010 |
|         binarisation                                                                    |     0.000 |
|           inst                                                                          |     0.000 |
|         centr                                                                           |     0.005 |
|           core_add                                                                      |     0.004 |
|             div_x                                                                       |     0.002 |
|               inst                                                                      |     0.002 |
|                 instance_name                                                           |    <0.001 |
|                   U0                                                                    |    <0.001 |
|                     i_mult                                                              |    <0.001 |
|                       gDSP.gDSP_only.iDSP                                               |    <0.001 |
|                         use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay |    <0.001 |
|             div_y                                                                       |     0.002 |
|               inst                                                                      |     0.002 |
|                 instance_name                                                           |    <0.001 |
|                   U0                                                                    |    <0.001 |
|                     i_mult                                                              |    <0.001 |
|                       gDSP.gDSP_only.iDSP                                               |    <0.001 |
|                         use_prim.appDSP48[0].bppDSP48[0].need_output_delay.output_delay |    <0.001 |
|         ds                                                                              |     0.005 |
|           max_x_delayed                                                                 |    <0.001 |
|           max_y_delayed                                                                 |    <0.001 |
|           min_x_delayed                                                                 |    <0.001 |
|           min_y_delayed                                                                 |    <0.001 |
|           pixel_del                                                                     |    <0.001 |
|           prev_x_del                                                                    |    <0.001 |
|           prev_y_del                                                                    |    <0.001 |
|           sum                                                                           |    <0.001 |
|             U0                                                                          |    <0.001 |
|               xst_addsub                                                                |    <0.001 |
|                 i_baseblox.i_baseblox_addsub                                            |    <0.001 |
|                   pipelining.stages[1].slices[1].first.first_stage_adder                |    <0.001 |
|                     i_lut6.i_lut6_addsub                                                |    <0.001 |
|                       i_q.i_simple.qreg                                                 |    <0.001 |
|                       i_q_c_out.i_simple.add_q_cout.q_c_outreg                          |    <0.001 |
|                   pipelining.stages[1].slices[2].first.first_stage_adder                |    <0.001 |
|                     i_lut6.i_lut6_addsub                                                |    <0.001 |
|                       i_q.i_simple.qreg                                                 |    <0.001 |
|                   pipelining.stages[2].slices[1].laststage.belowdiagonal.piperegister   |    <0.001 |
|                   pipelining.stages[2].slices[2].laststage.diagonal.diagonal_adder      |    <0.001 |
|                     i_lut6.i_lut6_addsub                                                |    <0.001 |
|                       i_q.i_simple.qreg                                                 |    <0.001 |
|           sync_del                                                                      |    <0.001 |
|           x_mul                                                                         |     0.001 |
|             U0                                                                          |     0.001 |
|               i_mult                                                                    |     0.001 |
|                 gLUT.gLUT_speed.iLUT                                                    |     0.001 |
|           x_pos_del                                                                     |    <0.001 |
|           x_sub                                                                         |    <0.001 |
|             U0                                                                          |    <0.001 |
|               xst_addsub                                                                |    <0.001 |
|                 i_baseblox.i_baseblox_addsub                                            |    <0.001 |
|                   no_pipelining.the_addsub                                              |    <0.001 |
|                     i_lut6.i_lut6_addsub                                                |    <0.001 |
|                       i_q.i_simple.qreg                                                 |    <0.001 |
|           y_mul                                                                         |     0.001 |
|             U0                                                                          |     0.001 |
|               i_mult                                                                    |     0.001 |
|                 gLUT.gLUT_speed.iLUT                                                    |     0.001 |
|           y_pos_del                                                                     |    <0.001 |
|           y_sub                                                                         |    <0.001 |
|             U0                                                                          |    <0.001 |
|               xst_addsub                                                                |    <0.001 |
|                 i_baseblox.i_baseblox_addsub                                            |    <0.001 |
|                   no_pipelining.the_addsub                                              |    <0.001 |
|                     i_lut6.i_lut6_addsub                                                |    <0.001 |
|                       i_q.i_simple.qreg                                                 |    <0.001 |
|         multi                                                                           |    <0.001 |
|         rgb2ycbcr                                                                       |    <0.001 |
|           inst                                                                          |    <0.001 |
|             cb_row                                                                      |    <0.001 |
|               cb_1_cb_2_sum                                                             |    <0.001 |
|                 U0                                                                      |    <0.001 |
|                   xst_addsub                                                            |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                        |    <0.001 |
|                       no_pipelining.the_addsub                                          |    <0.001 |
|                         i_lut6.i_lut6_addsub                                            |    <0.001 |
|                           i_q.i_simple.qreg                                             |    <0.001 |
|               cb_3_sum_128                                                              |    <0.001 |
|                 U0                                                                      |    <0.001 |
|                   xst_addsub                                                            |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                        |    <0.001 |
|                       no_pipelining.the_addsub                                          |    <0.001 |
|                         i_lut6.i_lut6_addsub                                            |    <0.001 |
|                           i_q.i_simple.qreg                                             |    <0.001 |
|               cb_sum                                                                    |    <0.001 |
|                 U0                                                                      |    <0.001 |
|                   xst_addsub                                                            |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                        |    <0.001 |
|                       no_pipelining.the_addsub                                          |    <0.001 |
|                         i_lut6.i_lut6_addsub                                            |    <0.001 |
|                           i_q.i_simple.qreg                                             |    <0.001 |
|               delay                                                                     |    <0.001 |
|                 inst                                                                    |    <0.001 |
|               mul1                                                                      |    <0.001 |
|                 U0                                                                      |    <0.001 |
|                   i_mult                                                                |    <0.001 |
|                     gDSP.gDSP_only.iDSP                                                 |    <0.001 |
|               mul2                                                                      |    <0.001 |
|                 U0                                                                      |    <0.001 |
|                   i_mult                                                                |    <0.001 |
|                     gDSP.gDSP_only.iDSP                                                 |    <0.001 |
|               mul3                                                                      |    <0.001 |
|                 U0                                                                      |    <0.001 |
|                   i_mult                                                                |    <0.001 |
|                     gDSP.gDSP_only.iDSP                                                 |    <0.001 |
|             cr_row                                                                      |    <0.001 |
|               cb_1_cb_2_sum                                                             |    <0.001 |
|                 U0                                                                      |    <0.001 |
|                   xst_addsub                                                            |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                        |    <0.001 |
|                       no_pipelining.the_addsub                                          |    <0.001 |
|                         i_lut6.i_lut6_addsub                                            |    <0.001 |
|                           i_q.i_simple.qreg                                             |    <0.001 |
|               cb_3_sum_128                                                              |    <0.001 |
|                 U0                                                                      |    <0.001 |
|                   xst_addsub                                                            |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                        |    <0.001 |
|                       no_pipelining.the_addsub                                          |    <0.001 |
|                         i_lut6.i_lut6_addsub                                            |    <0.001 |
|                           i_q.i_simple.qreg                                             |    <0.001 |
|               cb_sum                                                                    |    <0.001 |
|                 U0                                                                      |    <0.001 |
|                   xst_addsub                                                            |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                        |    <0.001 |
|                       no_pipelining.the_addsub                                          |    <0.001 |
|                         i_lut6.i_lut6_addsub                                            |    <0.001 |
|                           i_q.i_simple.qreg                                             |    <0.001 |
|               delay                                                                     |    <0.001 |
|                 inst                                                                    |    <0.001 |
|               mul1                                                                      |    <0.001 |
|                 U0                                                                      |    <0.001 |
|                   i_mult                                                                |    <0.001 |
|                     gDSP.gDSP_only.iDSP                                                 |    <0.001 |
|               mul2                                                                      |    <0.001 |
|                 U0                                                                      |    <0.001 |
|                   i_mult                                                                |    <0.001 |
|                     gDSP.gDSP_only.iDSP                                                 |    <0.001 |
|               mul3                                                                      |    <0.001 |
|                 U0                                                                      |    <0.001 |
|                   i_mult                                                                |    <0.001 |
|                     gDSP.gDSP_only.iDSP                                                 |    <0.001 |
|             m18                                                                         |    <0.001 |
|               inst                                                                      |    <0.001 |
|             y_row                                                                       |    <0.001 |
|               cb_1_cb_2_sum                                                             |    <0.001 |
|                 U0                                                                      |    <0.001 |
|                   xst_addsub                                                            |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                        |    <0.001 |
|                       no_pipelining.the_addsub                                          |    <0.001 |
|                         i_lut6.i_lut6_addsub                                            |    <0.001 |
|                           i_q.i_simple.qreg                                             |    <0.001 |
|               cb_3_sum_128                                                              |    <0.001 |
|                 U0                                                                      |    <0.001 |
|                   xst_addsub                                                            |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                        |    <0.001 |
|                       no_pipelining.the_addsub                                          |    <0.001 |
|                         i_lut6.i_lut6_addsub                                            |    <0.001 |
|                           i_q.i_simple.qreg                                             |    <0.001 |
|               cb_sum                                                                    |    <0.001 |
|                 U0                                                                      |    <0.001 |
|                   xst_addsub                                                            |    <0.001 |
|                     i_baseblox.i_baseblox_addsub                                        |    <0.001 |
|                       no_pipelining.the_addsub                                          |    <0.001 |
|                         i_lut6.i_lut6_addsub                                            |    <0.001 |
|                           i_q.i_simple.qreg                                             |    <0.001 |
|               delay                                                                     |    <0.001 |
|                 inst                                                                    |    <0.001 |
|               mul1                                                                      |    <0.001 |
|                 U0                                                                      |    <0.001 |
|                   i_mult                                                                |    <0.001 |
|                     gDSP.gDSP_only.iDSP                                                 |    <0.001 |
|               mul2                                                                      |    <0.001 |
|                 U0                                                                      |    <0.001 |
|                   i_mult                                                                |    <0.001 |
|                     gDSP.gDSP_only.iDSP                                                 |    <0.001 |
|               mul3                                                                      |    <0.001 |
|                 U0                                                                      |    <0.001 |
|                   i_mult                                                                |    <0.001 |
|                     gDSP.gDSP_only.iDSP                                                 |    <0.001 |
|     xlconstant_0                                                                        |     0.000 |
+-----------------------------------------------------------------------------------------+-----------+


