(module TPS74901DRCR (layer F.Cu) (tedit 607678B3)
  (descr DRC0010J-5)
  (tags "Integrated Circuit")
  (attr smd)
  (fp_text reference IC** (at 0 0) (layer F.SilkS)
    (effects (font (size 1.0 1.0) (thickness 0.15)))
  )
  (fp_text value TPS74901DRCR (at 0 0) (layer F.SilkS) hide
    (effects (font (size 1.27 1.27) (thickness 0.254)))
  )
  (fp_line (start -1.5 -1.5) (end 1.5 -1.5) (layer Dwgs.User) (width 0.2))
  (fp_line (start 1.5 -1.5) (end 1.5 1.5) (layer Dwgs.User) (width 0.2))
  (fp_line (start 1.5 1.5) (end -1.5 1.5) (layer Dwgs.User) (width 0.2))
  (fp_line (start -1.5 1.5) (end -1.5 -1.5) (layer Dwgs.User) (width 0.2))
  (fp_line (start -2.7 -2.7) (end 2.7 -2.7) (layer Dwgs.User) (width 0.1))
  (fp_line (start 2.7 -2.7) (end 2.7 2.7) (layer Dwgs.User) (width 0.1))
  (fp_line (start 2.7 2.7) (end -2.7 2.7) (layer Dwgs.User) (width 0.1))
  (fp_line (start -2.7 2.7) (end -2.7 -2.7) (layer Dwgs.User) (width 0.1))
  (fp_line (start -1.5 -1.3) (end -1.5 -1.5) (layer F.SilkS) (width 0.1))
  (fp_line (start -1.5 -1.5) (end -0.6 -1.5) (layer F.SilkS) (width 0.1))
  (fp_line (start 0.6 -1.5) (end 1.5 -1.5) (layer F.SilkS) (width 0.1))
  (fp_line (start 1.5 -1.5) (end 1.5 -1.3) (layer F.SilkS) (width 0.1))
  (fp_line (start -1.5 1.3) (end -1.5 1.5) (layer F.SilkS) (width 0.1))
  (fp_line (start -1.5 1.5) (end -0.6 1.5) (layer F.SilkS) (width 0.1))
  (fp_line (start 0.6 1.5) (end 1.5 1.5) (layer F.SilkS) (width 0.1))
  (fp_line (start 1.5 1.5) (end 1.5 1.3) (layer F.SilkS) (width 0.1))
  (fp_line (start -2.1 -1.1) (end -2.1 -1.1) (layer F.SilkS) (width 0.2))
  (fp_line (start -2.1 -0.9) (end -2.1 -0.9) (layer F.SilkS) (width 0.2))
  (fp_arc (start -2.1 -1) (end -2.1 -1.1) (angle -180) (layer F.SilkS) (width 0.2))
  (fp_arc (start -2.1 -1) (end -2.1 -0.9) (angle -180) (layer F.SilkS) (width 0.2))
  (pad 1 smd rect (at -1.4 -1 90) (size 0.24 0.6) (layers F.Cu F.Paste F.Mask))
  (pad 2 smd rect (at -1.4 -0.5 90) (size 0.24 0.6) (layers F.Cu F.Paste F.Mask))
  (pad 3 smd rect (at -1.4 0 90) (size 0.24 0.6) (layers F.Cu F.Paste F.Mask))
  (pad 4 smd rect (at -1.4 0.5 90) (size 0.24 0.6) (layers F.Cu F.Paste F.Mask))
  (pad 5 smd rect (at -1.4 1 90) (size 0.24 0.6) (layers F.Cu F.Paste F.Mask))
  (pad 6 smd rect (at 1.4 1 90) (size 0.24 0.6) (layers F.Cu F.Paste F.Mask))
  (pad 7 smd rect (at 1.4 0.5 90) (size 0.24 0.6) (layers F.Cu F.Paste F.Mask))
  (pad 8 smd rect (at 1.4 0 90) (size 0.24 0.6) (layers F.Cu F.Paste F.Mask))
  (pad 9 smd rect (at 1.4 -0.5 90) (size 0.24 0.6) (layers F.Cu F.Paste F.Mask))
  (pad 10 smd rect (at 1.4 -1 90) (size 0.24 0.6) (layers F.Cu F.Paste F.Mask))
  (pad EP1 smd rect (at 0 0) (size 1.65 2.4) (layers F.Cu F.Paste F.Mask))
  (pad EP2 smd rect (at -0.25 -1.45) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask))
  (pad EP3 smd rect (at 0.25 -1.45) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask))
  (pad EP4 smd rect (at -0.25 1.45) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask))
  (pad EP5 smd rect (at 0.25 1.45) (size 0.25 0.5) (layers F.Cu F.Paste F.Mask))
)
