Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Tue Dec 10 15:56:01 2024
| Host         : eecs-digital-19 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing -file obj/post_synth_timing.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.347ns  (required time - arrival time)
  Source:                 lr/pixel_hcount_out_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_camera_cw_fast  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            stacker_inst/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_camera_cw_fast  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_camera_cw_fast
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_camera_cw_fast rise@5.000ns - clk_camera_cw_fast rise@0.000ns)
  Data Path Delay:        4.702ns  (logic 1.267ns (26.946%)  route 3.435ns (73.054%))
  Logic Levels:           5  (LUT4=1 LUT5=4)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.794ns = ( 2.206 - 5.000 ) 
    Source Clock Delay      (SCD):    -3.108ns
    Clock Pessimism Removal (CPR):    -0.459ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_camera_cw_fast rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.584     2.024    wizard_migcam/clk_in1_cw_fast
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -6.612    -4.587 r  wizard_migcam/plle2_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.800    -3.788    wizard_migcam/clk_camera_cw_fast
                         BUFG (Prop_bufg_I_O)         0.096    -3.692 r  wizard_migcam/clkout3_buf/O
                         net (fo=551, unplaced)       0.584    -3.108    lr/clk_camera
                         FDSE                                         r  lr/pixel_hcount_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.456    -2.652 f  lr/pixel_hcount_out_reg[0]/Q
                         net (fo=7, unplaced)         0.776    -1.876    lr/camera_hcount[0]
                         LUT4 (Prop_lut4_I1_O)        0.321    -1.555 r  lr/pixel_hcount_out[8]_i_2/O
                         net (fo=5, unplaced)         0.477    -1.078    lr/pixel_hcount_out[8]_i_2_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124    -0.954 r  lr/chunk_tlast_i_6/O
                         net (fo=1, unplaced)         0.449    -0.505    lr/chunk_tlast_i_6_n_0
                         LUT5 (Prop_lut5_I4_O)        0.124    -0.381 f  lr/chunk_tlast_i_2/O
                         net (fo=2, unplaced)         0.460     0.079    stacker_inst/chunk_tlast_reg_0
                         LUT5 (Prop_lut5_I0_O)        0.118     0.197 f  stacker_inst/data_recent[127]_i_2/O
                         net (fo=4, unplaced)         0.473     0.670    lr/count_reg[3]
                         LUT5 (Prop_lut5_I2_O)        0.124     0.794 r  lr/count[3]_i_1/O
                         net (fo=4, unplaced)         0.800     1.594    stacker_inst/SR[0]
                         FDRE                                         r  stacker_inst/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_camera_cw_fast rise edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370     6.370 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, unplaced)         0.439     6.809    wizard_migcam/clk_in1_cw_fast
                         PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -5.893     0.916 r  wizard_migcam/plle2_adv_inst/CLKOUT2
                         net (fo=1, unplaced)         0.760     1.676    wizard_migcam/clk_camera_cw_fast
                         BUFG (Prop_bufg_I_O)         0.091     1.767 r  wizard_migcam/clkout3_buf/O
                         net (fo=551, unplaced)       0.439     2.206    stacker_inst/clk_camera
                         FDRE                                         r  stacker_inst/count_reg[0]/C
                         clock pessimism             -0.459     1.747    
                         clock uncertainty           -0.067     1.681    
                         FDRE (Setup_fdre_C_R)       -0.433     1.248    stacker_inst/count_reg[0]
  -------------------------------------------------------------------
                         required time                          1.248    
                         arrival time                          -1.594    
  -------------------------------------------------------------------
                         slack                                 -0.347    




