# RTL Design and microarchitecture development using SystemVerilog

Projects -
1) Traffic controller - to be verified
2) Fibonnaci sequence generator - verified, waveforms and screenshots available
