

================================================================
== Vivado HLS Report for 'uart_wrapper'
================================================================
* Date:           Wed Jan 17 14:58:20 2018

* Version:        2017.3 (Build 2018833 on Wed Oct 04 20:30:40 MDT 2017)
* Project:        main_module
* Solution:       solution1
* Product family: artix7
* Target device:  xc7a100tcsg324-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.61|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    2|   37|    3|   38|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------------------------+-------------------------+-----+-----+-----+-----+---------+
        |                                    |                         |  Latency  |  Interval | Pipeline|
        |              Instance              |          Module         | min | max | min | max |   Type  |
        +------------------------------------+-------------------------+-----+-----+-----+-----+---------+
        |grp_top_level_fu_190                |top_level                |    1|   29|    2|   30|   none  |
        |grp_uart_wrapper_do_action2_fu_306  |uart_wrapper_do_action2  |    5|    5|    5|    5|   none  |
        |grp_uart_wrapper_do_action1_fu_422  |uart_wrapper_do_action1  |    5|    5|    5|    5|   none  |
        +------------------------------------+-------------------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       -|      -|
|FIFO             |        4|      -|     110|    112|
|Instance         |       96|     56|    7001|   9631|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|      -|
|Register         |        -|      -|       -|      -|
+-----------------+---------+-------+--------+-------+
|Total            |      100|     56|    7111|   9743|
+-----------------+---------+-------+--------+-------+
|Available        |      270|    240|  126800|  63400|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       37|     23|       5|     15|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +------------------------------------+-------------------------+---------+-------+------+------+
    |              Instance              |          Module         | BRAM_18K| DSP48E|  FF  |  LUT |
    +------------------------------------+-------------------------+---------+-------+------+------+
    |grp_top_level_fu_190                |top_level                |       96|     56|  6943|  9498|
    |grp_uart_wrapper_do_action1_fu_422  |uart_wrapper_do_action1  |        0|      0|    29|    53|
    |grp_uart_wrapper_do_action2_fu_306  |uart_wrapper_do_action2  |        0|      0|    29|    80|
    +------------------------------------+-------------------------+---------+-------+------+------+
    |Total                               |                         |       96|     56|  7001|  9631|
    +------------------------------------+-------------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-----------------+---------+----+----+------+-----+---------+
    |       Name      | BRAM_18K| FF | LUT| Depth| Bits| Size:D*B|
    +-----------------+---------+----+----+------+-----+---------+
    |FIFO_I_1_fifo_U  |        2|  55|  56|   192|   32|     6144|
    |FIFO_O_1_fifo_U  |        2|  55|  56|   192|   32|     6144|
    +-----------------+---------+----+----+------+-----+---------+
    |Total            |        4| 110| 112|   384|   64|    12288|
    +-----------------+---------+----+----+------+-----+---------+

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+----------------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+-----------+-----+-----+------------+----------------------------+--------------+
|clk        |  in |    1| ap_ctrl_hs | uart_wrapper::uart_wrapper | return value |
|reset      |  in |    1| ap_ctrl_hs | uart_wrapper::uart_wrapper | return value |
|e_dout     |  in |    8|   ap_fifo  |              e             |    pointer   |
|e_empty_n  |  in |    1|   ap_fifo  |              e             |    pointer   |
|e_read     | out |    1|   ap_fifo  |              e             |    pointer   |
|s_din      | out |    8|   ap_fifo  |              s             |    pointer   |
|s_full_n   |  in |    1|   ap_fifo  |              s             |    pointer   |
|s_write    | out |    1|   ap_fifo  |              s             |    pointer   |
+-----------+-----+-----+------------+----------------------------+--------------+

