<?xml version="1.0" encoding="UTF-8"?>
<!-- $Id: module.xml,v 1.30 2005/08/05 09:25:11 budreckytej Exp $ -->
<!-- Generated by mkmodule.js, Eurostep Limited, http://www.eurostep.com -->
<!-- 
     To view the module in IExplorer, open: sys/1_scope.xml
      --><!DOCTYPE module SYSTEM "../../../dtd/module.dtd">

<module name="layout_macro_definition" part="1701" version="1" sc4.working_group="12" wg.number="3488" wg.number.arm="3489" wg.number.mim="3490" checklist.internal_review="3675" checklist.project_leader="3676" checklist.convener="3677" status="CD-TS" language="E" publication.year="" published="n" rcs.date="$Date: 2005/08/05 09:25:11 $" rcs.revision="$Revision: 1.30 $" development.folder="dvlp" xmlns:xlink="http://www.w3.org/1999/xlink">

 <keywords>
    module, interconnect, substrate, electrical, electronic, design, layout, features, layered product, connectivity, thermal, requirement, simulation, printed component, macro

 </keywords>

<!-- the abstract for the module. If not provided, the XSL will use the in scope -->
 

 <!-- Reference to contacts detailed in stepmod/data/basic/contacts.xml -->
 <contacts>
   <projlead ref="AP210.projlead"/>
   <editor ref="pdmmodules.editor"/>
 </contacts>

 <!-- Introduction -->
 <!-- The introduction should start as shown: -->
 <purpose>
   <p>
     This part of ISO 10303 specifies an application module for the
     representation of the information needed to describe the required physical design data for an interconnect substrate.
The information includes stackup, conductive patterns, feature tolerances, design intent, interface feature design, plated and unplated passages, various forms of cutout and edge treatments, and traceability capability from design features back to design intent.
Various design definitions may exist for the same interconnect module depending on the discipline and enterprise perspective. The information supports design and exchange of layout macros for interconnect design.
   </p>
 </purpose>

 <!-- Items in scope -->
 <inscope>
   <li>layout macro definition;</li>
   <li>layout macro application;</li>
		<li>items within the scope of application module <module_ref linkend="fabrication_joint:1_scope">Fabrication joint</module_ref>, ISO/CD-TS 10303-1668.</li>
 </inscope>

 <!-- Items out of scope -->
 <outscope>
   <li>assembly macro definition;</li>
   <li>assembly macro application.</li>
 </outscope>
 
<normrefs>
    <normref.inc normref="ref10303-41.e3"/>
 </normrefs>
 
<!--
 <definition/>

 <abbreviations/>
-->

 <!-- Clause 4 ARM  -->
 <arm>
   <!-- Note ARM short form EXPRESS is in arm.xml -->

   <!-- Short form EXPRESS-G -->
   <express-g>
     <imgfile file="armexpg1.xml"/>
   <imgfile file="armexpg2.xml"/>
        </express-g>
 </arm>


 <!-- Clause 5.1 Mapping specification -->
 <mapping_table>
   
 <ae entity="Layout_macro_component" extensible="NO">
            <aimelt xml:space="preserve">layout_macro_component</aimelt>
            <source xml:space="preserve">ISO 10303-1701</source>
            <refpath xml:space="preserve">layout_macro_component &lt;=
printed_component &lt;=
assembly_component &lt;=
component_definition &lt;=
product_definition
</refpath>
            <aa attribute="design_definition" assertion_to="Layout_macro_definition">
                <aimelt xml:space="preserve">PATH</aimelt>
                <refpath xml:space="preserve">layout_macro_component &lt;=
printed_component &lt;=
assembly_component &lt;=
component_definition &lt;=
product_definition &lt;-
product_definition_relationship.related_product_definition
{product_definition_relationship
product_definition_relationship.name = 'design definition'}
product_definition_relationship
product_definition_relationship.relating_product_definition -&gt;
product_definition =&gt;
physical_unit =&gt;
layout_macro_definition
</refpath>
            </aa>
            <aa attribute="derived_from" assertion_to="Layout_macro_floor_plan_template">
                <aimelt xml:space="preserve">PATH</aimelt>
                <refpath xml:space="preserve">layout_macro_component &lt;=
printed_component &lt;=
assembly_component &lt;=
component_definition &lt;=
product_definition &lt;-
product_definition_relationship.related_product_definition
product_definition_relationship
{product_definition_relationship
product_definition_relationship.name = 'instantiated template'}
product_definition_relationship.relating_product_definition -&gt;
product_definition =&gt;
part_template_definition =&gt;
layout_macro_floor_plan_template
</refpath>
            </aa>
        </ae>
    <ae entity="Layout_macro_definition" extensible="NO">
            <aimelt xml:space="preserve">layout_macro_definition</aimelt>
            <source xml:space="preserve">ISO 10303-1701</source>
            <refpath xml:space="preserve">layout_macro_definition &lt;=
physical_unit &lt;=
product_definition
{product_definition
[product_definition.name = 'interconnect module']
[product_definition.frame_of_reference -&gt;
product_definition_context &lt;=
application_context_element
application_context_element.name = 'physical design']}
</refpath>
            <aa attribute="floor_layout_view" assertion_to="Layout_macro_floor_plan_template">
                <aimelt xml:space="preserve">PATH</aimelt>
                <refpath xml:space="preserve">layout_macro_definition &lt;=
physical_unit &lt;=
product_definition &lt;-
product_definition_relationship.related_product_definition
{product_definition_relationship
product_definition_relationship.name = 'floor layout view'}
product_definition_relationship.relating_product_definition -&gt;
product_definition =&gt;
part_template_definition =&gt;
layout_macro_floor_plan_template
</refpath>
            </aa>
        </ae>		
    <ae entity="Layout_macro_definition_terminal_to_usage_terminal_assignment" extensible="NO">
            <aimelt xml:space="preserve">layout_macro_definition_terminal_to_usage_terminal_assignment</aimelt>
            <source xml:space="preserve">ISO 10303-1701</source>
            <refpath xml:space="preserve">{[layout_macro_definition_terminal_to_usage_terminal_assignment &lt;=
shape_aspect]
[layout_macro_definition_terminal_to_usage_terminal_assignment &lt;=
shape_aspect_relationship]}
</refpath>
            <aa attribute="defined_template_feature" assertion_to="Printed_part_template_terminal">
                <aimelt xml:space="preserve">PATH</aimelt>
                <refpath xml:space="preserve">shape_aspect_relationship
shape_aspect_relationship.related_shape_aspect -&gt;
shape_aspect =&gt;
printed_part_template_terminal
</refpath>
            </aa>
            <aa attribute="assigned_design_object" assertion_to="Component_termination_passage_join_terminal">
                <aimelt xml:space="preserve">PATH</aimelt>
                <refpath xml:space="preserve">layout_macro_definition_terminal_to_usage_terminal_assignment &lt;=
shape_aspect_relationship
shape_aspect_relationship.relating_shape_aspect -&gt;
{shape_aspect
shape_aspect.description = 'component termination passage join terminal'}
shape_aspect =&gt;
component_feature =&gt;
component_terminal =&gt;
laminate_component_join_terminal
</refpath>
            </aa>
            <aa attribute="assigned_design_object" assertion_to="Conductive_interconnect_element_terminal">
                <aimelt xml:space="preserve">PATH</aimelt>
                <refpath xml:space="preserve">layout_macro_definition_terminal_to_usage_terminal_assignment &lt;=
shape_aspect_relationship
shape_aspect_relationship.relating_shape_aspect -&gt;
{shape_aspect
shape_aspect.description = 'conductive interconnect element terminal'}
shape_aspect =&gt;
component_feature =&gt;
laminate_component_feature
</refpath>
            </aa>
            <aa attribute="assigned_design_object" assertion_to="Land_join_terminal">
                <aimelt xml:space="preserve">PATH</aimelt>
                <refpath xml:space="preserve">layout_macro_definition_terminal_to_usage_terminal_assignment &lt;=
shape_aspect_relationship
shape_aspect_relationship.relating_shape_aspect -&gt;
shape_aspect
{shape_aspect.description = 'land join terminal'}
shape_aspect =&gt;
component_feature =&gt;
laminate_component_feature =&gt;
laminate_component_join_terminal
</refpath>
            </aa>
            <aa attribute="assigned_design_object" assertion_to="Non_functional_land_join_terminal">
                <aimelt xml:space="preserve">PATH</aimelt>
                <refpath xml:space="preserve">layout_macro_definition_terminal_to_usage_terminal_assignment &lt;=
shape_aspect_relationship
shape_aspect_relationship.relating_shape_aspect -&gt;
shape_aspect
{shape_aspect.description = 'non functional land join terminal'}
shape_aspect =&gt;
component_feature =&gt;
laminate_component_feature =&gt;
laminate_component_join_terminal	
</refpath>
            </aa>
            <aa attribute="assigned_design_object" assertion_to="Printed_component_join_terminal">
                <aimelt xml:space="preserve">PATH</aimelt>
                <refpath xml:space="preserve">layout_macro_definition_terminal_to_usage_terminal_assignment &lt;=
shape_aspect_relationship
shape_aspect_relationship.relating_shape_aspect -&gt;
shape_aspect
{shape_aspect.description = 'printed component join terminal'}
shape_aspect =&gt;
component_feature =&gt;				
laminate_component_feature =&gt;	
laminate_component_join_terminal 
</refpath>
            </aa>
            <aa attribute="assigned_design_object" assertion_to="Via_terminal">
                <aimelt xml:space="preserve">PATH</aimelt>
                <refpath xml:space="preserve">layout_macro_definition_terminal_to_usage_terminal_assignment &lt;=
shape_aspect_relationship
shape_aspect_relationship.relating_shape_aspect -&gt;
shape_aspect
{shape_aspect.description = 'via terminal'}
shape_aspect =&gt;
component_feature =&gt;
laminate_component_feature
</refpath>
            </aa>
            <aa attribute="assigned_design_object" assertion_to="Embedded_component_terminal">
                <aimelt xml:space="preserve">PATH</aimelt>
                <refpath xml:space="preserve">layout_macro_definition_terminal_to_usage_terminal_assignment &lt;=
shape_aspect_relationship
shape_aspect_relationship.relating_shape_aspect -&gt;
shape_aspect
{shape_aspect.description = 'embedded component terminal'}
shape_aspect =&gt;
component_feature =&gt;
component_terminal =&gt;
laminate_component_join_terminal
</refpath>
            </aa>
        </ae>
    <ae entity="Layout_macro_floor_plan_template" extensible="NO">
            <aimelt xml:space="preserve">layout_macro_floor_plan_template</aimelt>
            <source xml:space="preserve">ISO 10303-1701</source>
            <refpath xml:space="preserve">layout_macro_floor_plan_template &lt;=
part_template_definition &lt;=
{product_definition
product_definition.description = 'printed part template'}
</refpath>
            <aa attribute="access_maps" assertion_to="Layout_macro_definition_terminal_to_usage_terminal_assignment">
                <aimelt xml:space="preserve">PATH</aimelt>
                <refpath xml:space="preserve">layout_macro_floor_plan_template &lt;=
part_template_definition &lt;=
product_definition_shape &lt;-
shape_aspect.of_shape
shape_aspect &lt;-
shape_aspect_relationship.related_shape_aspect
{shape_aspect_relationship
shape_aspect_relationship.name = 'access maps'}
shape_aspect_relationship.relating_shape_aspect -&gt;
shape_aspect =&gt;
layout_macro_definition_terminal_to_usage_terminal_assignment
</refpath>
            </aa>
        </ae>
		<sc constraint="printed_component_subtypes" entity="Printed_component">
			<description/>
			<constraint>
			printed_component_subtypes
			</constraint>
			<source/>
		</sc>
		<sc constraint="printed_part_template_subtypes" entity="Printed_part_template">
			<description>
				All members of this constraint maps to entity <express_ref linkend="Physical_layout_template:mim:Physical_layout_template_mim.part_template_definition"/> or its subtype with additional constraints in the mapping.
				All of them require UNIQUE string for <express_ref linkend="product_definition_schema:ir_express:product_definition_schema.product_definition"/>.<express_ref linkend="product_definition_schema:ir_express:product_definition_schema.product_definition.description"/>, so ONEOF subtype constraint from ARM is guaranteed as not violated.
			</description>
			<constraint>
			part_template_definition
			</constraint>
			<source>
			</source>
		</sc>
    </mapping_table>

 <!-- Clause 5.2 MIM -->
 <mim>
   <!--  Note MIM short form express is in mim.xml -->
   <express-g>
     <imgfile file="mimexpg1.xml"/>
     <imgfile file="mimexpg2.xml"/>
   </express-g>
	   <shortnames>
	   	<shortname name="LYMCCM" entity="layout_macro_component"/>
	   	<shortname name="LYMCDF" entity="layout_macro_definition"/>	   	
	   	<shortname name="LMDTTU" entity="layout_macro_definition_terminal_to_usage_terminal_assignment"/>	   		   		   	
	   	<shortname name="LMFPT" entity="layout_macro_floor_plan_template"/>	   	
	   </shortnames>                                 		          		               	                                                   
 </mim>

</module>

