Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri May  7 09:50:45 2021
| Host         : LAPTOP-POK8F54O running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xcku040
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    20 |
|    Minimum number of control sets                        |    20 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    26 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    20 |
| >= 0 to < 4        |     3 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     7 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             210 |           42 |
| No           | No                    | Yes                    |              51 |           13 |
| No           | Yes                   | No                     |              61 |           22 |
| Yes          | No                    | No                     |              74 |           19 |
| Yes          | No                    | Yes                    |              20 |            6 |
| Yes          | Yes                   | No                     |               2 |            1 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+--------------+
|           Clock Signal          |                          Enable Signal                         |                        Set/Reset Signal                        | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+--------------+
|  instance_name/inst/clk_out2_5x | uihdmitx_inst/Inst_clk_oserdese3_10to1/                        |                                                                |                1 |              2 |         2.00 |
|  instance_name/inst/clk_out     | tpg_inst/color_bar[16]_i_2_n_0                                 | tpg_inst/color_bar[16]_i_1_n_0                                 |                1 |              2 |         2.00 |
|  instance_name/inst/clk_out     | tpg_inst/p_0_in_0                                              | tpg_inst/intRst                                                |                1 |              3 |         3.00 |
|  instance_name/inst/clk_out2_5x | uihdmitx_inst/Inst_d0_serializer_10_1/Inst_d0_serializer_10_1/ |                                                                |                2 |              4 |         2.00 |
|  instance_name/inst/clk_out2_5x | uihdmitx_inst/Inst_d1_serializer_10_1/Inst_d1_serializer_10_1/ |                                                                |                1 |              4 |         4.00 |
|  instance_name/inst/clk_out2_5x | uihdmitx_inst/Inst_d2_serializer_10_1/Inst_d2_serializer_10_1/ |                                                                |                1 |              4 |         4.00 |
|  instance_name/inst/clk_out     | vtc_inst/E[0]                                                  | tpg_inst/intRst                                                |                1 |              6 |         6.00 |
|  instance_name/inst/clk_out     | uihdmitx_inst/Inst_d0_serializer_10_1/flag_reg_n_0             |                                                                |                4 |             10 |         2.50 |
|  instance_name/inst/clk_out     | uihdmitx_inst/Inst_d0_serializer_10_1/flag_i_1__1_n_0          |                                                                |                4 |             10 |         2.50 |
|  instance_name/inst/clk_out     | uihdmitx_inst/Inst_d1_serializer_10_1/flag_reg_n_0             |                                                                |                5 |             10 |         2.00 |
|  instance_name/inst/clk_out     | uihdmitx_inst/Inst_d1_serializer_10_1/flag_i_1__0_n_0          |                                                                |                5 |             10 |         2.00 |
|  instance_name/inst/clk_out     | uihdmitx_inst/Inst_d2_serializer_10_1/flag_reg_n_0             |                                                                |                5 |             10 |         2.00 |
|  instance_name/inst/clk_out     | uihdmitx_inst/Inst_d2_serializer_10_1/flag_i_1_n_0             |                                                                |                5 |             10 |         2.00 |
|  instance_name/inst/clk_out     | vtc_inst/v_cnt                                                 | tpg_inst/intRst                                                |                4 |             11 |         2.75 |
|  instance_name/inst/clk_out     |                                                                | uihdmitx_inst/Inst_TMDSEncoder_red/Inst_TMDSEncoder_blue/de_dd |                9 |             12 |         1.33 |
|  instance_name/inst/clk_out2_5x |                                                                | uihdmitx_inst/Inst_clk_oserdese3_10to1/SR[0]                   |                3 |             16 |         5.33 |
|  instance_name/inst/clk_out     |                                                                | uihdmitx_inst/Inst_TMDSEncoder_red/de_dd_reg_0[0]              |                9 |             30 |         3.33 |
|  instance_name/inst/clk_out     |                                                                | tpg_inst/intRst                                                |               16 |             54 |         3.38 |
|  instance_name/inst/clk_out     |                                                                |                                                                |               22 |             88 |         4.00 |
|  instance_name/inst/clk_out2_5x |                                                                |                                                                |               21 |            122 |         5.81 |
+---------------------------------+----------------------------------------------------------------+----------------------------------------------------------------+------------------+----------------+--------------+


