PIN			FPGA			DB				COMMIT

CLK			U18				X1				50MHz
RSTN		J15				PL_RESET
TDI			T14				J3-T14
TCK			V12				J3-V12
TMS			T12				J3-T12
TDO			V15				J3-V15
TRST		W13				J3-W13
