#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1ff10e0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1fbf320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x1fc66b0 .functor NOT 1, L_0x201d8e0, C4<0>, C4<0>, C4<0>;
L_0x201d6c0 .functor XOR 2, L_0x201d560, L_0x201d620, C4<00>, C4<00>;
L_0x201d7d0 .functor XOR 2, L_0x201d6c0, L_0x201d730, C4<00>, C4<00>;
v0x2019ce0_0 .net *"_ivl_10", 1 0, L_0x201d730;  1 drivers
v0x2019de0_0 .net *"_ivl_12", 1 0, L_0x201d7d0;  1 drivers
v0x2019ec0_0 .net *"_ivl_2", 1 0, L_0x201d4a0;  1 drivers
v0x2019f80_0 .net *"_ivl_4", 1 0, L_0x201d560;  1 drivers
v0x201a060_0 .net *"_ivl_6", 1 0, L_0x201d620;  1 drivers
v0x201a190_0 .net *"_ivl_8", 1 0, L_0x201d6c0;  1 drivers
v0x201a270_0 .net "a", 0 0, v0x2017940_0;  1 drivers
v0x201a310_0 .net "b", 0 0, v0x20179e0_0;  1 drivers
v0x201a3b0_0 .net "c", 0 0, v0x2017a80_0;  1 drivers
v0x201a450_0 .var "clk", 0 0;
v0x201a4f0_0 .net "d", 0 0, v0x2017bc0_0;  1 drivers
v0x201a590_0 .net "out_pos_dut", 0 0, L_0x201d310;  1 drivers
v0x201a630_0 .net "out_pos_ref", 0 0, L_0x201bc70;  1 drivers
v0x201a6d0_0 .net "out_sop_dut", 0 0, L_0x201c4e0;  1 drivers
v0x201a770_0 .net "out_sop_ref", 0 0, L_0x1ff25f0;  1 drivers
v0x201a810_0 .var/2u "stats1", 223 0;
v0x201a8b0_0 .var/2u "strobe", 0 0;
v0x201aa60_0 .net "tb_match", 0 0, L_0x201d8e0;  1 drivers
v0x201ab30_0 .net "tb_mismatch", 0 0, L_0x1fc66b0;  1 drivers
v0x201abd0_0 .net "wavedrom_enable", 0 0, v0x2017e90_0;  1 drivers
v0x201aca0_0 .net "wavedrom_title", 511 0, v0x2017f30_0;  1 drivers
L_0x201d4a0 .concat [ 1 1 0 0], L_0x201bc70, L_0x1ff25f0;
L_0x201d560 .concat [ 1 1 0 0], L_0x201bc70, L_0x1ff25f0;
L_0x201d620 .concat [ 1 1 0 0], L_0x201d310, L_0x201c4e0;
L_0x201d730 .concat [ 1 1 0 0], L_0x201bc70, L_0x1ff25f0;
L_0x201d8e0 .cmp/eeq 2, L_0x201d4a0, L_0x201d7d0;
S_0x1fc33e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x1fbf320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1fc6a90 .functor AND 1, v0x2017a80_0, v0x2017bc0_0, C4<1>, C4<1>;
L_0x1fc6e70 .functor NOT 1, v0x2017940_0, C4<0>, C4<0>, C4<0>;
L_0x1fc7250 .functor NOT 1, v0x20179e0_0, C4<0>, C4<0>, C4<0>;
L_0x1fc74d0 .functor AND 1, L_0x1fc6e70, L_0x1fc7250, C4<1>, C4<1>;
L_0x1fde4b0 .functor AND 1, L_0x1fc74d0, v0x2017a80_0, C4<1>, C4<1>;
L_0x1ff25f0 .functor OR 1, L_0x1fc6a90, L_0x1fde4b0, C4<0>, C4<0>;
L_0x201b0f0 .functor NOT 1, v0x20179e0_0, C4<0>, C4<0>, C4<0>;
L_0x201b160 .functor OR 1, L_0x201b0f0, v0x2017bc0_0, C4<0>, C4<0>;
L_0x201b270 .functor AND 1, v0x2017a80_0, L_0x201b160, C4<1>, C4<1>;
L_0x201b330 .functor NOT 1, v0x2017940_0, C4<0>, C4<0>, C4<0>;
L_0x201b400 .functor OR 1, L_0x201b330, v0x20179e0_0, C4<0>, C4<0>;
L_0x201b470 .functor AND 1, L_0x201b270, L_0x201b400, C4<1>, C4<1>;
L_0x201b5f0 .functor NOT 1, v0x20179e0_0, C4<0>, C4<0>, C4<0>;
L_0x201b660 .functor OR 1, L_0x201b5f0, v0x2017bc0_0, C4<0>, C4<0>;
L_0x201b580 .functor AND 1, v0x2017a80_0, L_0x201b660, C4<1>, C4<1>;
L_0x201b7f0 .functor NOT 1, v0x2017940_0, C4<0>, C4<0>, C4<0>;
L_0x201b8f0 .functor OR 1, L_0x201b7f0, v0x2017bc0_0, C4<0>, C4<0>;
L_0x201b9b0 .functor AND 1, L_0x201b580, L_0x201b8f0, C4<1>, C4<1>;
L_0x201bb60 .functor XNOR 1, L_0x201b470, L_0x201b9b0, C4<0>, C4<0>;
v0x1fc5fe0_0 .net *"_ivl_0", 0 0, L_0x1fc6a90;  1 drivers
v0x1fc63e0_0 .net *"_ivl_12", 0 0, L_0x201b0f0;  1 drivers
v0x1fc67c0_0 .net *"_ivl_14", 0 0, L_0x201b160;  1 drivers
v0x1fc6ba0_0 .net *"_ivl_16", 0 0, L_0x201b270;  1 drivers
v0x1fc6f80_0 .net *"_ivl_18", 0 0, L_0x201b330;  1 drivers
v0x1fc7360_0 .net *"_ivl_2", 0 0, L_0x1fc6e70;  1 drivers
v0x1fc75e0_0 .net *"_ivl_20", 0 0, L_0x201b400;  1 drivers
v0x2015eb0_0 .net *"_ivl_24", 0 0, L_0x201b5f0;  1 drivers
v0x2015f90_0 .net *"_ivl_26", 0 0, L_0x201b660;  1 drivers
v0x2016070_0 .net *"_ivl_28", 0 0, L_0x201b580;  1 drivers
v0x2016150_0 .net *"_ivl_30", 0 0, L_0x201b7f0;  1 drivers
v0x2016230_0 .net *"_ivl_32", 0 0, L_0x201b8f0;  1 drivers
v0x2016310_0 .net *"_ivl_36", 0 0, L_0x201bb60;  1 drivers
L_0x7f90e0079018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x20163d0_0 .net *"_ivl_38", 0 0, L_0x7f90e0079018;  1 drivers
v0x20164b0_0 .net *"_ivl_4", 0 0, L_0x1fc7250;  1 drivers
v0x2016590_0 .net *"_ivl_6", 0 0, L_0x1fc74d0;  1 drivers
v0x2016670_0 .net *"_ivl_8", 0 0, L_0x1fde4b0;  1 drivers
v0x2016750_0 .net "a", 0 0, v0x2017940_0;  alias, 1 drivers
v0x2016810_0 .net "b", 0 0, v0x20179e0_0;  alias, 1 drivers
v0x20168d0_0 .net "c", 0 0, v0x2017a80_0;  alias, 1 drivers
v0x2016990_0 .net "d", 0 0, v0x2017bc0_0;  alias, 1 drivers
v0x2016a50_0 .net "out_pos", 0 0, L_0x201bc70;  alias, 1 drivers
v0x2016b10_0 .net "out_sop", 0 0, L_0x1ff25f0;  alias, 1 drivers
v0x2016bd0_0 .net "pos0", 0 0, L_0x201b470;  1 drivers
v0x2016c90_0 .net "pos1", 0 0, L_0x201b9b0;  1 drivers
L_0x201bc70 .functor MUXZ 1, L_0x7f90e0079018, L_0x201b470, L_0x201bb60, C4<>;
S_0x2016e10 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x1fbf320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x2017940_0 .var "a", 0 0;
v0x20179e0_0 .var "b", 0 0;
v0x2017a80_0 .var "c", 0 0;
v0x2017b20_0 .net "clk", 0 0, v0x201a450_0;  1 drivers
v0x2017bc0_0 .var "d", 0 0;
v0x2017cb0_0 .var/2u "fail", 0 0;
v0x2017d50_0 .var/2u "fail1", 0 0;
v0x2017df0_0 .net "tb_match", 0 0, L_0x201d8e0;  alias, 1 drivers
v0x2017e90_0 .var "wavedrom_enable", 0 0;
v0x2017f30_0 .var "wavedrom_title", 511 0;
E_0x1fd1f40/0 .event negedge, v0x2017b20_0;
E_0x1fd1f40/1 .event posedge, v0x2017b20_0;
E_0x1fd1f40 .event/or E_0x1fd1f40/0, E_0x1fd1f40/1;
S_0x2017140 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x2016e10;
 .timescale -12 -12;
v0x2017380_0 .var/2s "i", 31 0;
E_0x1fd1de0 .event posedge, v0x2017b20_0;
S_0x2017480 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x2016e10;
 .timescale -12 -12;
v0x2017680_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x2017760 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x2016e10;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2018110 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x1fbf320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x201be20 .functor AND 1, v0x2017a80_0, v0x2017bc0_0, C4<1>, C4<1>;
L_0x201c0d0 .functor NOT 1, v0x2017940_0, C4<0>, C4<0>, C4<0>;
L_0x201c160 .functor NOT 1, v0x20179e0_0, C4<0>, C4<0>, C4<0>;
L_0x201c2e0 .functor AND 1, L_0x201c0d0, L_0x201c160, C4<1>, C4<1>;
L_0x201c420 .functor AND 1, L_0x201c2e0, v0x2017a80_0, C4<1>, C4<1>;
L_0x201c4e0 .functor OR 1, L_0x201be20, L_0x201c420, C4<0>, C4<0>;
L_0x201c680 .functor NOT 1, v0x20179e0_0, C4<0>, C4<0>, C4<0>;
L_0x201c6f0 .functor OR 1, L_0x201c680, v0x2017bc0_0, C4<0>, C4<0>;
L_0x201c800 .functor AND 1, v0x2017a80_0, L_0x201c6f0, C4<1>, C4<1>;
L_0x201c8c0 .functor NOT 1, v0x2017940_0, C4<0>, C4<0>, C4<0>;
L_0x201caa0 .functor OR 1, L_0x201c8c0, v0x20179e0_0, C4<0>, C4<0>;
L_0x201cb10 .functor AND 1, L_0x201c800, L_0x201caa0, C4<1>, C4<1>;
L_0x201cc90 .functor NOT 1, v0x20179e0_0, C4<0>, C4<0>, C4<0>;
L_0x201cd00 .functor OR 1, L_0x201cc90, v0x2017bc0_0, C4<0>, C4<0>;
L_0x201cc20 .functor AND 1, v0x2017a80_0, L_0x201cd00, C4<1>, C4<1>;
L_0x201ce90 .functor NOT 1, v0x2017940_0, C4<0>, C4<0>, C4<0>;
L_0x201cf90 .functor OR 1, L_0x201ce90, v0x2017bc0_0, C4<0>, C4<0>;
L_0x201d050 .functor AND 1, L_0x201cc20, L_0x201cf90, C4<1>, C4<1>;
L_0x201d200 .functor XNOR 1, L_0x201cb10, L_0x201d050, C4<0>, C4<0>;
v0x20182d0_0 .net *"_ivl_0", 0 0, L_0x201be20;  1 drivers
v0x20183b0_0 .net *"_ivl_12", 0 0, L_0x201c680;  1 drivers
v0x2018490_0 .net *"_ivl_14", 0 0, L_0x201c6f0;  1 drivers
v0x2018580_0 .net *"_ivl_16", 0 0, L_0x201c800;  1 drivers
v0x2018660_0 .net *"_ivl_18", 0 0, L_0x201c8c0;  1 drivers
v0x2018790_0 .net *"_ivl_2", 0 0, L_0x201c0d0;  1 drivers
v0x2018870_0 .net *"_ivl_20", 0 0, L_0x201caa0;  1 drivers
v0x2018950_0 .net *"_ivl_24", 0 0, L_0x201cc90;  1 drivers
v0x2018a30_0 .net *"_ivl_26", 0 0, L_0x201cd00;  1 drivers
v0x2018ba0_0 .net *"_ivl_28", 0 0, L_0x201cc20;  1 drivers
v0x2018c80_0 .net *"_ivl_30", 0 0, L_0x201ce90;  1 drivers
v0x2018d60_0 .net *"_ivl_32", 0 0, L_0x201cf90;  1 drivers
v0x2018e40_0 .net *"_ivl_36", 0 0, L_0x201d200;  1 drivers
L_0x7f90e0079060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x2018f00_0 .net *"_ivl_38", 0 0, L_0x7f90e0079060;  1 drivers
v0x2018fe0_0 .net *"_ivl_4", 0 0, L_0x201c160;  1 drivers
v0x20190c0_0 .net *"_ivl_6", 0 0, L_0x201c2e0;  1 drivers
v0x20191a0_0 .net *"_ivl_8", 0 0, L_0x201c420;  1 drivers
v0x2019390_0 .net "a", 0 0, v0x2017940_0;  alias, 1 drivers
v0x2019430_0 .net "b", 0 0, v0x20179e0_0;  alias, 1 drivers
v0x2019520_0 .net "c", 0 0, v0x2017a80_0;  alias, 1 drivers
v0x2019610_0 .net "d", 0 0, v0x2017bc0_0;  alias, 1 drivers
v0x2019700_0 .net "out_pos", 0 0, L_0x201d310;  alias, 1 drivers
v0x20197c0_0 .net "out_sop", 0 0, L_0x201c4e0;  alias, 1 drivers
v0x2019880_0 .net "pos0", 0 0, L_0x201cb10;  1 drivers
v0x2019940_0 .net "pos1", 0 0, L_0x201d050;  1 drivers
L_0x201d310 .functor MUXZ 1, L_0x7f90e0079060, L_0x201cb10, L_0x201d200, C4<>;
S_0x2019ac0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x1fbf320;
 .timescale -12 -12;
E_0x1fbb9f0 .event anyedge, v0x201a8b0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x201a8b0_0;
    %nor/r;
    %assign/vec4 v0x201a8b0_0, 0;
    %wait E_0x1fbb9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2016e10;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2017cb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2017d50_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x2016e10;
T_4 ;
    %wait E_0x1fd1f40;
    %load/vec4 v0x2017df0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2017cb0_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x2016e10;
T_5 ;
    %wait E_0x1fd1de0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2017bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2017a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20179e0_0, 0;
    %assign/vec4 v0x2017940_0, 0;
    %wait E_0x1fd1de0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2017bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2017a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20179e0_0, 0;
    %assign/vec4 v0x2017940_0, 0;
    %wait E_0x1fd1de0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2017bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2017a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20179e0_0, 0;
    %assign/vec4 v0x2017940_0, 0;
    %wait E_0x1fd1de0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2017bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2017a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20179e0_0, 0;
    %assign/vec4 v0x2017940_0, 0;
    %wait E_0x1fd1de0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2017bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2017a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20179e0_0, 0;
    %assign/vec4 v0x2017940_0, 0;
    %wait E_0x1fd1de0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2017bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2017a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20179e0_0, 0;
    %assign/vec4 v0x2017940_0, 0;
    %wait E_0x1fd1de0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2017bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2017a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20179e0_0, 0;
    %assign/vec4 v0x2017940_0, 0;
    %wait E_0x1fd1de0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2017bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2017a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20179e0_0, 0;
    %assign/vec4 v0x2017940_0, 0;
    %wait E_0x1fd1de0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2017bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2017a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20179e0_0, 0;
    %assign/vec4 v0x2017940_0, 0;
    %wait E_0x1fd1de0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2017bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2017a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20179e0_0, 0;
    %assign/vec4 v0x2017940_0, 0;
    %wait E_0x1fd1de0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2017bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2017a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20179e0_0, 0;
    %assign/vec4 v0x2017940_0, 0;
    %wait E_0x1fd1de0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2017bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2017a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20179e0_0, 0;
    %assign/vec4 v0x2017940_0, 0;
    %wait E_0x1fd1de0;
    %load/vec4 v0x2017cb0_0;
    %store/vec4 v0x2017d50_0, 0, 1;
    %fork t_1, S_0x2017140;
    %jmp t_0;
    .scope S_0x2017140;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2017380_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x2017380_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x1fd1de0;
    %load/vec4 v0x2017380_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x2017bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2017a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20179e0_0, 0;
    %assign/vec4 v0x2017940_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2017380_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x2017380_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x2016e10;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1fd1f40;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x2017bc0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x2017a80_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x20179e0_0, 0;
    %assign/vec4 v0x2017940_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x2017cb0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x2017d50_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1fbf320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x201a450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x201a8b0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x1fbf320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x201a450_0;
    %inv;
    %store/vec4 v0x201a450_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x1fbf320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2017b20_0, v0x201ab30_0, v0x201a270_0, v0x201a310_0, v0x201a3b0_0, v0x201a4f0_0, v0x201a770_0, v0x201a6d0_0, v0x201a630_0, v0x201a590_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x1fbf320;
T_9 ;
    %load/vec4 v0x201a810_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x201a810_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x201a810_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x201a810_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x201a810_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x201a810_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x201a810_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x201a810_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x201a810_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x201a810_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x1fbf320;
T_10 ;
    %wait E_0x1fd1f40;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x201a810_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x201a810_0, 4, 32;
    %load/vec4 v0x201aa60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x201a810_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x201a810_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x201a810_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x201a810_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x201a770_0;
    %load/vec4 v0x201a770_0;
    %load/vec4 v0x201a6d0_0;
    %xor;
    %load/vec4 v0x201a770_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x201a810_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x201a810_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x201a810_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x201a810_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x201a630_0;
    %load/vec4 v0x201a630_0;
    %load/vec4 v0x201a590_0;
    %xor;
    %load/vec4 v0x201a630_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x201a810_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x201a810_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x201a810_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x201a810_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can25_depth0/machine/ece241_2013_q2/iter0/response17/top_module.sv";
