# Reading D:/FPGA/modelsim_ase/tcl/vsim/pref.tcl
# do main_project_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying D:/FPGA/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlib softcore
# ** Warning: (vlib-34) Library already exists at "softcore".
# vmap softcore softcore
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap softcore softcore 
# Modifying modelsim.ini
# vlog -vlog01compat -work softcore +incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore {e:/labo/embhard/embhard_phase_1/db/ip/softcore/softcore.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:24 on Oct 24,2024
# vlog -reportprogress 300 -vlog01compat -work softcore "+incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore" e:/labo/embhard/embhard_phase_1/db/ip/softcore/softcore.v 
# -- Compiling module softcore
# 
# Top level modules:
# 	softcore
# End time: 23:19:24 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work softcore +incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules {e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/altera_reset_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:24 on Oct 24,2024
# vlog -reportprogress 300 -vlog01compat -work softcore "+incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules" e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/altera_reset_controller.v 
# -- Compiling module altera_reset_controller
# 
# Top level modules:
# 	altera_reset_controller
# End time: 23:19:24 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work softcore +incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules {e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/altera_reset_synchronizer.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:24 on Oct 24,2024
# vlog -reportprogress 300 -vlog01compat -work softcore "+incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules" e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/altera_reset_synchronizer.v 
# -- Compiling module altera_reset_synchronizer
# 
# Top level modules:
# 	altera_reset_synchronizer
# End time: 23:19:24 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work softcore +incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules {e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_cpu.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:24 on Oct 24,2024
# vlog -reportprogress 300 -vlog01compat -work softcore "+incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules" e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_cpu.v 
# -- Compiling module softcore_CPU
# 
# Top level modules:
# 	softcore_CPU
# End time: 23:19:24 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work softcore +incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules {e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_sdram_controller.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:24 on Oct 24,2024
# vlog -reportprogress 300 -vlog01compat -work softcore "+incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules" e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_sdram_controller.v 
# -- Compiling module softcore_SDRAM_controller_input_efifo_module
# -- Compiling module softcore_SDRAM_controller
# 
# Top level modules:
# 	softcore_SDRAM_controller
# End time: 23:19:24 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work softcore +incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules {e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_altpll_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:24 on Oct 24,2024
# vlog -reportprogress 300 -vlog01compat -work softcore "+incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules" e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_altpll_0.v 
# -- Compiling module softcore_altpll_0_dffpipe_l2c
# -- Compiling module softcore_altpll_0_stdsync_sv6
# -- Compiling module softcore_altpll_0_altpll_pka2
# -- Compiling module softcore_altpll_0
# 
# Top level modules:
# 	softcore_altpll_0
# End time: 23:19:24 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work softcore +incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules {e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_jtag_uart.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:24 on Oct 24,2024
# vlog -reportprogress 300 -vlog01compat -work softcore "+incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules" e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_jtag_uart.v 
# -- Compiling module softcore_jtag_uart_sim_scfifo_w
# -- Compiling module softcore_jtag_uart_scfifo_w
# -- Compiling module softcore_jtag_uart_sim_scfifo_r
# -- Compiling module softcore_jtag_uart_scfifo_r
# -- Compiling module softcore_jtag_uart
# 
# Top level modules:
# 	softcore_jtag_uart
# End time: 23:19:24 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work softcore +incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules {e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:24 on Oct 24,2024
# vlog -reportprogress 300 -vlog01compat -work softcore "+incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules" e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0.v 
# -- Compiling module softcore_mm_interconnect_0
# 
# Top level modules:
# 	softcore_mm_interconnect_0
# End time: 23:19:24 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work softcore +incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules {e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_avalon_st_adapter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:24 on Oct 24,2024
# vlog -reportprogress 300 -vlog01compat -work softcore "+incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules" e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_avalon_st_adapter.v 
# -- Compiling module softcore_mm_interconnect_0_avalon_st_adapter
# 
# Top level modules:
# 	softcore_mm_interconnect_0_avalon_st_adapter
# End time: 23:19:24 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work softcore +incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules {e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_avalon_st_adapter_001.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:24 on Oct 24,2024
# vlog -reportprogress 300 -vlog01compat -work softcore "+incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules" e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_avalon_st_adapter_001.v 
# -- Compiling module softcore_mm_interconnect_0_avalon_st_adapter_001
# 
# Top level modules:
# 	softcore_mm_interconnect_0_avalon_st_adapter_001
# End time: 23:19:25 on Oct 24,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work softcore +incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules {e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_avalon_st_adapter_005.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:25 on Oct 24,2024
# vlog -reportprogress 300 -vlog01compat -work softcore "+incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules" e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_avalon_st_adapter_005.v 
# -- Compiling module softcore_mm_interconnect_0_avalon_st_adapter_005
# 
# Top level modules:
# 	softcore_mm_interconnect_0_avalon_st_adapter_005
# End time: 23:19:25 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work softcore +incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules {e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_sysid_qsys_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:25 on Oct 24,2024
# vlog -reportprogress 300 -vlog01compat -work softcore "+incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules" e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_sysid_qsys_0.v 
# -- Compiling module softcore_sysid_qsys_0
# 
# Top level modules:
# 	softcore_sysid_qsys_0
# End time: 23:19:25 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work softcore +incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules {e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_timer_0.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:25 on Oct 24,2024
# vlog -reportprogress 300 -vlog01compat -work softcore "+incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules" e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_timer_0.v 
# -- Compiling module softcore_timer_0
# 
# Top level modules:
# 	softcore_timer_0
# End time: 23:19:25 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work softcore +incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules {e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/altera_avalon_sc_fifo.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:25 on Oct 24,2024
# vlog -reportprogress 300 -vlog01compat -work softcore "+incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules" e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/altera_avalon_sc_fifo.v 
# -- Compiling module altera_avalon_sc_fifo
# 
# Top level modules:
# 	altera_avalon_sc_fifo
# End time: 23:19:25 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work softcore +incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules {e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/altera_avalon_st_clock_crosser.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:25 on Oct 24,2024
# vlog -reportprogress 300 -vlog01compat -work softcore "+incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules" e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/altera_avalon_st_clock_crosser.v 
# -- Compiling module altera_avalon_st_clock_crosser
# 
# Top level modules:
# 	altera_avalon_st_clock_crosser
# End time: 23:19:25 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work softcore +incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules {e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/altera_avalon_st_handshake_clock_crosser.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:25 on Oct 24,2024
# vlog -reportprogress 300 -vlog01compat -work softcore "+incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules" e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/altera_avalon_st_handshake_clock_crosser.v 
# -- Compiling module altera_avalon_st_handshake_clock_crosser
# 
# Top level modules:
# 	altera_avalon_st_handshake_clock_crosser
# End time: 23:19:25 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work softcore +incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules {e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/altera_merlin_arbitrator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:25 on Oct 24,2024
# vlog -reportprogress 300 -sv -work softcore "+incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules" e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/altera_merlin_arbitrator.sv 
# -- Compiling module altera_merlin_arbitrator
# -- Compiling module altera_merlin_arb_adder
# 
# Top level modules:
# 	altera_merlin_arbitrator
# End time: 23:19:25 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work softcore +incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules {e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/altera_merlin_burst_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:25 on Oct 24,2024
# vlog -reportprogress 300 -sv -work softcore "+incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules" e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/altera_merlin_burst_adapter.sv 
# -- Compiling module altera_merlin_burst_adapter
# 
# Top level modules:
# 	altera_merlin_burst_adapter
# End time: 23:19:25 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work softcore +incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules {e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/altera_merlin_burst_adapter_uncmpr.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:25 on Oct 24,2024
# vlog -reportprogress 300 -sv -work softcore "+incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules" e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/altera_merlin_burst_adapter_uncmpr.sv 
# -- Compiling module altera_merlin_burst_adapter_uncompressed_only
# 
# Top level modules:
# 	altera_merlin_burst_adapter_uncompressed_only
# End time: 23:19:25 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work softcore +incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules {e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/altera_merlin_burst_uncompressor.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:25 on Oct 24,2024
# vlog -reportprogress 300 -sv -work softcore "+incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules" e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/altera_merlin_burst_uncompressor.sv 
# -- Compiling module altera_merlin_burst_uncompressor
# 
# Top level modules:
# 	altera_merlin_burst_uncompressor
# End time: 23:19:25 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work softcore +incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules {e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/altera_merlin_master_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:25 on Oct 24,2024
# vlog -reportprogress 300 -sv -work softcore "+incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules" e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/altera_merlin_master_agent.sv 
# -- Compiling module altera_merlin_master_agent
# 
# Top level modules:
# 	altera_merlin_master_agent
# End time: 23:19:25 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work softcore +incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules {e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/altera_merlin_master_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:25 on Oct 24,2024
# vlog -reportprogress 300 -sv -work softcore "+incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules" e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/altera_merlin_master_translator.sv 
# -- Compiling module altera_merlin_master_translator
# 
# Top level modules:
# 	altera_merlin_master_translator
# End time: 23:19:25 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work softcore +incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules {e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/altera_merlin_slave_agent.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:25 on Oct 24,2024
# vlog -reportprogress 300 -sv -work softcore "+incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules" e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/altera_merlin_slave_agent.sv 
# -- Compiling module altera_merlin_slave_agent
# ** Warning: e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/altera_merlin_slave_agent.sv(618): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/altera_merlin_slave_agent.sv(488): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/altera_merlin_slave_agent.sv(489): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/altera_merlin_slave_agent.sv(490): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/altera_merlin_slave_agent.sv(491): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/altera_merlin_slave_agent.sv(34): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	altera_merlin_slave_agent
# End time: 23:19:25 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 6
# vlog -sv -work softcore +incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules {e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/altera_merlin_slave_translator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:25 on Oct 24,2024
# vlog -reportprogress 300 -sv -work softcore "+incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules" e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/altera_merlin_slave_translator.sv 
# -- Compiling module altera_merlin_slave_translator
# 
# Top level modules:
# 	altera_merlin_slave_translator
# End time: 23:19:25 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work softcore +incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules {e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/altera_merlin_traffic_limiter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:26 on Oct 24,2024
# vlog -reportprogress 300 -sv -work softcore "+incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules" e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/altera_merlin_traffic_limiter.sv 
# -- Compiling module altera_merlin_traffic_limiter
# ** Warning: e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/altera_merlin_traffic_limiter.sv(531): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/altera_merlin_traffic_limiter.sv(602): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/altera_merlin_traffic_limiter.sv(603): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/altera_merlin_traffic_limiter.sv(604): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/altera_merlin_traffic_limiter.sv(605): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/altera_merlin_traffic_limiter.sv(606): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/altera_merlin_traffic_limiter.sv(607): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/altera_merlin_traffic_limiter.sv(612): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/altera_merlin_traffic_limiter.sv(614): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/altera_merlin_traffic_limiter.sv(617): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/altera_merlin_traffic_limiter.sv(618): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/altera_merlin_traffic_limiter.sv(644): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/altera_merlin_traffic_limiter.sv(646): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/altera_merlin_traffic_limiter.sv(647): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/altera_merlin_traffic_limiter.sv(648): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/altera_merlin_traffic_limiter.sv(649): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/altera_merlin_traffic_limiter.sv(650): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/altera_merlin_traffic_limiter.sv(655): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/altera_merlin_traffic_limiter.sv(657): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/altera_merlin_traffic_limiter.sv(660): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# ** Warning: e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/altera_merlin_traffic_limiter.sv(661): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	altera_merlin_traffic_limiter
# End time: 23:19:26 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 21
# vlog -sv -work softcore +incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules {e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/altera_merlin_width_adapter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:26 on Oct 24,2024
# vlog -reportprogress 300 -sv -work softcore "+incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules" e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/altera_merlin_width_adapter.sv 
# -- Compiling module altera_merlin_width_adapter
# 
# Top level modules:
# 	altera_merlin_width_adapter
# End time: 23:19:26 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work softcore +incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules {e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/altera_std_synchronizer_nocut.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:26 on Oct 24,2024
# vlog -reportprogress 300 -vlog01compat -work softcore "+incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules" e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/altera_std_synchronizer_nocut.v 
# -- Compiling module altera_std_synchronizer_nocut
# 
# Top level modules:
# 	altera_std_synchronizer_nocut
# End time: 23:19:26 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work softcore +incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules {e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_irq_mapper.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:26 on Oct 24,2024
# vlog -reportprogress 300 -sv -work softcore "+incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules" e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_irq_mapper.sv 
# -- Compiling module softcore_irq_mapper
# 
# Top level modules:
# 	softcore_irq_mapper
# End time: 23:19:26 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work softcore +incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules {e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:26 on Oct 24,2024
# vlog -reportprogress 300 -sv -work softcore "+incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules" e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 
# -- Compiling module softcore_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
# 
# Top level modules:
# 	softcore_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0
# End time: 23:19:26 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work softcore +incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules {e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:26 on Oct 24,2024
# vlog -reportprogress 300 -sv -work softcore "+incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules" e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0.sv 
# -- Compiling module softcore_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0
# 
# Top level modules:
# 	softcore_mm_interconnect_0_avalon_st_adapter_005_error_adapter_0
# End time: 23:19:26 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work softcore +incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules {e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:26 on Oct 24,2024
# vlog -reportprogress 300 -sv -work softcore "+incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules" e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 
# -- Compiling module softcore_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# 
# Top level modules:
# 	softcore_mm_interconnect_0_avalon_st_adapter_error_adapter_0
# End time: 23:19:26 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work softcore +incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules {e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_cmd_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:26 on Oct 24,2024
# vlog -reportprogress 300 -sv -work softcore "+incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules" e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_cmd_demux.sv 
# -- Compiling module softcore_mm_interconnect_0_cmd_demux
# 
# Top level modules:
# 	softcore_mm_interconnect_0_cmd_demux
# End time: 23:19:26 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work softcore +incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules {e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_cmd_demux_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:26 on Oct 24,2024
# vlog -reportprogress 300 -sv -work softcore "+incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules" e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_cmd_demux_001.sv 
# -- Compiling module softcore_mm_interconnect_0_cmd_demux_001
# 
# Top level modules:
# 	softcore_mm_interconnect_0_cmd_demux_001
# End time: 23:19:26 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work softcore +incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules {e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_cmd_demux_002.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:26 on Oct 24,2024
# vlog -reportprogress 300 -sv -work softcore "+incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules" e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_cmd_demux_002.sv 
# -- Compiling module softcore_mm_interconnect_0_cmd_demux_002
# 
# Top level modules:
# 	softcore_mm_interconnect_0_cmd_demux_002
# End time: 23:19:26 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work softcore +incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules {e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_cmd_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:26 on Oct 24,2024
# vlog -reportprogress 300 -sv -work softcore "+incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules" e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_cmd_mux.sv 
# -- Compiling module softcore_mm_interconnect_0_cmd_mux
# 
# Top level modules:
# 	softcore_mm_interconnect_0_cmd_mux
# End time: 23:19:26 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work softcore +incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules {e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_cmd_mux_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:26 on Oct 24,2024
# vlog -reportprogress 300 -sv -work softcore "+incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules" e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_cmd_mux_001.sv 
# -- Compiling module softcore_mm_interconnect_0_cmd_mux_001
# 
# Top level modules:
# 	softcore_mm_interconnect_0_cmd_mux_001
# End time: 23:19:26 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work softcore +incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules {e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_cmd_mux_002.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:26 on Oct 24,2024
# vlog -reportprogress 300 -sv -work softcore "+incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules" e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_cmd_mux_002.sv 
# -- Compiling module softcore_mm_interconnect_0_cmd_mux_002
# 
# Top level modules:
# 	softcore_mm_interconnect_0_cmd_mux_002
# End time: 23:19:26 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work softcore +incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules {e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_cmd_mux_005.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:26 on Oct 24,2024
# vlog -reportprogress 300 -sv -work softcore "+incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules" e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_cmd_mux_005.sv 
# -- Compiling module softcore_mm_interconnect_0_cmd_mux_005
# 
# Top level modules:
# 	softcore_mm_interconnect_0_cmd_mux_005
# End time: 23:19:26 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work softcore +incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules {e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_router.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:26 on Oct 24,2024
# vlog -reportprogress 300 -sv -work softcore "+incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules" e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_router.sv 
# -- Compiling module softcore_mm_interconnect_0_router_default_decode
# -- Compiling module softcore_mm_interconnect_0_router
# 
# Top level modules:
# 	softcore_mm_interconnect_0_router
# End time: 23:19:26 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work softcore +incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules {e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_router_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:27 on Oct 24,2024
# vlog -reportprogress 300 -sv -work softcore "+incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules" e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_router_001.sv 
# -- Compiling module softcore_mm_interconnect_0_router_001_default_decode
# -- Compiling module softcore_mm_interconnect_0_router_001
# 
# Top level modules:
# 	softcore_mm_interconnect_0_router_001
# End time: 23:19:27 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work softcore +incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules {e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_router_002.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:27 on Oct 24,2024
# vlog -reportprogress 300 -sv -work softcore "+incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules" e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_router_002.sv 
# -- Compiling module softcore_mm_interconnect_0_router_002_default_decode
# -- Compiling module softcore_mm_interconnect_0_router_002
# 
# Top level modules:
# 	softcore_mm_interconnect_0_router_002
# End time: 23:19:27 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work softcore +incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules {e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_router_003.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:27 on Oct 24,2024
# vlog -reportprogress 300 -sv -work softcore "+incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules" e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_router_003.sv 
# -- Compiling module softcore_mm_interconnect_0_router_003_default_decode
# -- Compiling module softcore_mm_interconnect_0_router_003
# 
# Top level modules:
# 	softcore_mm_interconnect_0_router_003
# End time: 23:19:27 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work softcore +incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules {e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_router_004.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:27 on Oct 24,2024
# vlog -reportprogress 300 -sv -work softcore "+incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules" e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_router_004.sv 
# -- Compiling module softcore_mm_interconnect_0_router_004_default_decode
# -- Compiling module softcore_mm_interconnect_0_router_004
# 
# Top level modules:
# 	softcore_mm_interconnect_0_router_004
# End time: 23:19:27 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work softcore +incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules {e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_router_005.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:27 on Oct 24,2024
# vlog -reportprogress 300 -sv -work softcore "+incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules" e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_router_005.sv 
# -- Compiling module softcore_mm_interconnect_0_router_005_default_decode
# -- Compiling module softcore_mm_interconnect_0_router_005
# 
# Top level modules:
# 	softcore_mm_interconnect_0_router_005
# End time: 23:19:27 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work softcore +incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules {e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_router_008.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:27 on Oct 24,2024
# vlog -reportprogress 300 -sv -work softcore "+incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules" e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_router_008.sv 
# -- Compiling module softcore_mm_interconnect_0_router_008_default_decode
# -- Compiling module softcore_mm_interconnect_0_router_008
# 
# Top level modules:
# 	softcore_mm_interconnect_0_router_008
# End time: 23:19:27 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work softcore +incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules {e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_rsp_demux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:27 on Oct 24,2024
# vlog -reportprogress 300 -sv -work softcore "+incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules" e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_rsp_demux.sv 
# -- Compiling module softcore_mm_interconnect_0_rsp_demux
# 
# Top level modules:
# 	softcore_mm_interconnect_0_rsp_demux
# End time: 23:19:27 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work softcore +incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules {e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_rsp_demux_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:27 on Oct 24,2024
# vlog -reportprogress 300 -sv -work softcore "+incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules" e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_rsp_demux_001.sv 
# -- Compiling module softcore_mm_interconnect_0_rsp_demux_001
# 
# Top level modules:
# 	softcore_mm_interconnect_0_rsp_demux_001
# End time: 23:19:27 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work softcore +incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules {e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_rsp_demux_002.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:27 on Oct 24,2024
# vlog -reportprogress 300 -sv -work softcore "+incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules" e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_rsp_demux_002.sv 
# -- Compiling module softcore_mm_interconnect_0_rsp_demux_002
# 
# Top level modules:
# 	softcore_mm_interconnect_0_rsp_demux_002
# End time: 23:19:27 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work softcore +incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules {e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_rsp_demux_005.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:27 on Oct 24,2024
# vlog -reportprogress 300 -sv -work softcore "+incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules" e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_rsp_demux_005.sv 
# -- Compiling module softcore_mm_interconnect_0_rsp_demux_005
# 
# Top level modules:
# 	softcore_mm_interconnect_0_rsp_demux_005
# End time: 23:19:27 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work softcore +incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules {e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_rsp_mux.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:27 on Oct 24,2024
# vlog -reportprogress 300 -sv -work softcore "+incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules" e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_rsp_mux.sv 
# -- Compiling module softcore_mm_interconnect_0_rsp_mux
# 
# Top level modules:
# 	softcore_mm_interconnect_0_rsp_mux
# End time: 23:19:27 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work softcore +incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules {e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_rsp_mux_001.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:27 on Oct 24,2024
# vlog -reportprogress 300 -sv -work softcore "+incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules" e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_rsp_mux_001.sv 
# -- Compiling module softcore_mm_interconnect_0_rsp_mux_001
# 
# Top level modules:
# 	softcore_mm_interconnect_0_rsp_mux_001
# End time: 23:19:27 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work softcore +incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules {e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_rsp_mux_002.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:27 on Oct 24,2024
# vlog -reportprogress 300 -sv -work softcore "+incdir+e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules" e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/softcore_mm_interconnect_0_rsp_mux_002.sv 
# -- Compiling module softcore_mm_interconnect_0_rsp_mux_002
# 
# Top level modules:
# 	softcore_mm_interconnect_0_rsp_mux_002
# End time: 23:19:27 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work softcore {e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/dma.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:27 on Oct 24,2024
# vcom -reportprogress 300 -93 -work softcore e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/dma.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity DMA_LCD_ctrl
# -- Compiling architecture rtl of DMA_LCD_ctrl
# End time: 23:19:27 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work softcore {e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/gpio.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 23:19:27 on Oct 24,2024
# vcom -reportprogress 300 -93 -work softcore e:/labo/embhard/embhard_phase_1/db/ip/softcore/submodules/gpio.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity ParallelPort
# -- Compiling architecture comp of ParallelPort
# End time: 23:19:27 on Oct 24,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim softcore.dma_lcd_ctrl
# vsim softcore.dma_lcd_ctrl 
# Start time: 23:19:37 on Oct 24,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading softcore.dma_lcd_ctrl(rtl)
add wave -position insertpoint sim:/dma_lcd_ctrl/*
restart -f

force -freeze sim:/dma_lcd_ctrl/reset_n_i 0 0
force -freeze sim:/dma_lcd_ctrl/clk_i 1 0, 0 {25 ps} -r 50
force -freeze sim:/dma_lcd_ctrl/master_waitrequest_i 0 0
force -freeze sim:/dma_lcd_ctrl/avalon_cs_i 0 0
force -freeze sim:/dma_lcd_ctrl/avalon_wr_i 0 0
force -freeze sim:/dma_lcd_ctrl/avalon_rd_i 0 0
force -freeze sim:/dma_lcd_ctrl/avalon_address_i 000 0
force -freeze sim:/dma_lcd_ctrl/master_readdata_i 0000000000000000 0
force -freeze sim:/dma_lcd_ctrl/avalon_write_data_i 00000000000000000000000000000000 0
run
run
run
force -freeze sim:/dma_lcd_ctrl/reset_n_i 1 0
run
run
force -freeze sim:/dma_lcd_ctrl/avalon_address_i 000 0
force -freeze sim:/dma_lcd_ctrl/avalon_write_data_i 00000000000000000000000000000011 0
force -freeze sim:/dma_lcd_ctrl/avalon_wr_i 0 0
force -freeze sim:/dma_lcd_ctrl/avalon_cs_i 0 0
run
run
run

force -freeze sim:/dma_lcd_ctrl/avalon_address_i 000 0
force -freeze sim:/dma_lcd_ctrl/avalon_write_data_i 00000000000000000000000000000011 0
force -freeze sim:/dma_lcd_ctrl/avalon_wr_i 1 0
force -freeze sim:/dma_lcd_ctrl/avalon_cs_i 1 0
run
force -freeze sim:/dma_lcd_ctrl/avalon_wr_i 0 0
force -freeze sim:/dma_lcd_ctrl/avalon_cs_i 0 0
run
run
run
force -freeze sim:/dma_lcd_ctrl/avalon_address_i 001 0
force -freeze sim:/dma_lcd_ctrl/avalon_write_data_i 00000000000000000000000000001111 0
force -freeze sim:/dma_lcd_ctrl/avalon_wr_i 0 0
force -freeze sim:/dma_lcd_ctrl/avalon_cs_i 0 0
run
run
run

force -freeze sim:/dma_lcd_ctrl/avalon_address_i 001 0
force -freeze sim:/dma_lcd_ctrl/avalon_write_data_i 00000000000000000000000000001111 0
force -freeze sim:/dma_lcd_ctrl/avalon_wr_i 1 0
force -freeze sim:/dma_lcd_ctrl/avalon_cs_i 1 0
run
force -freeze sim:/dma_lcd_ctrl/avalon_wr_i 0 0
force -freeze sim:/dma_lcd_ctrl/avalon_cs_i 0 0
run
run
force -freeze sim:/dma_lcd_ctrl/avalon_address_i 011 0
force -freeze sim:/dma_lcd_ctrl/avalon_write_data_i 00000000000000000000000000001111 0
force -freeze sim:/dma_lcd_ctrl/avalon_wr_i 1 0
force -freeze sim:/dma_lcd_ctrl/avalon_cs_i 1 0
run
force -freeze sim:/dma_lcd_ctrl/avalon_wr_i 0 0
force -freeze sim:/dma_lcd_ctrl/avalon_cs_i 0 0
run
force -freeze sim:/dma_lcd_ctrl/avalon_address_i 010 0
force -freeze sim:/dma_lcd_ctrl/avalon_write_data_i 00000000000000000000000000001111 0
force -freeze sim:/dma_lcd_ctrl/avalon_wr_i 1 0
force -freeze sim:/dma_lcd_ctrl/avalon_cs_i 1 0
run
force -freeze sim:/dma_lcd_ctrl/avalon_wr_i 0 0
force -freeze sim:/dma_lcd_ctrl/avalon_cs_i 0 0
run
force -freeze sim:/dma_lcd_ctrl/avalon_address_i 100 0
force -freeze sim:/dma_lcd_ctrl/avalon_write_data_i 00000000000000000000000000000001 0
force -freeze sim:/dma_lcd_ctrl/avalon_wr_i 0 0
force -freeze sim:/dma_lcd_ctrl/avalon_cs_i 0 0
run
run
run
force -freeze sim:/dma_lcd_ctrl/avalon_address_i 100 0
force -freeze sim:/dma_lcd_ctrl/avalon_write_data_i 00000000000000000000000000000001 0
force -freeze sim:/dma_lcd_ctrl/avalon_wr_i 1 0
force -freeze sim:/dma_lcd_ctrl/avalon_cs_i 1 0
run
run
run
force -freeze sim:/dma_lcd_ctrl/avalon_address_i 100 0
force -freeze sim:/dma_lcd_ctrl/avalon_write_data_i 00000000000000000000000000000001 0
force -freeze sim:/dma_lcd_ctrl/avalon_wr_i 0 0
force -freeze sim:/dma_lcd_ctrl/avalon_cs_i 0 0
run
run
run
run
force -freeze sim:/dma_lcd_ctrl/master_readdata_i 00000000000000000001000000000001 0
# Value length (32) does not equal array index length (16).
# 
# ** Error: (vsim-4011) Invalid force value: 00000000000000000001000000000001 0.
# 
run
run
run
run
run
force -freeze sim:/dma_lcd_ctrl/master_readdata_i 00000000000000000001000001000001 0
# Value length (32) does not equal array index length (16).
# 
# ** Error: (vsim-4011) Invalid force value: 00000000000000000001000001000001 0.
# 
run
run
run
restart -f

force -freeze sim:/dma_lcd_ctrl/reset_n_i 0 0
force -freeze sim:/dma_lcd_ctrl/clk_i 1 0, 0 {25 ps} -r 50
force -freeze sim:/dma_lcd_ctrl/master_waitrequest_i 0 0
force -freeze sim:/dma_lcd_ctrl/avalon_cs_i 0 0
force -freeze sim:/dma_lcd_ctrl/avalon_wr_i 0 0
force -freeze sim:/dma_lcd_ctrl/avalon_rd_i 0 0
force -freeze sim:/dma_lcd_ctrl/avalon_address_i 000 0
force -freeze sim:/dma_lcd_ctrl/master_readdata_i 0000000000000000 0
force -freeze sim:/dma_lcd_ctrl/avalon_write_data_i 00000000000000000000000000000000 0
run
# GetModuleFileName: Le module spcifi est introuvable.
# 
# 
run
run
force -freeze sim:/dma_lcd_ctrl/reset_n_i 1 0
run
run
force -freeze sim:/dma_lcd_ctrl/avalon_address_i 000 0
force -freeze sim:/dma_lcd_ctrl/avalon_write_data_i 00000000000000000000000000000011 0
force -freeze sim:/dma_lcd_ctrl/avalon_wr_i 0 0
force -freeze sim:/dma_lcd_ctrl/avalon_cs_i 0 0
run
run
run

force -freeze sim:/dma_lcd_ctrl/avalon_address_i 000 0
force -freeze sim:/dma_lcd_ctrl/avalon_write_data_i 00000000000000000000000000000011 0
force -freeze sim:/dma_lcd_ctrl/avalon_wr_i 1 0
force -freeze sim:/dma_lcd_ctrl/avalon_cs_i 1 0
run
force -freeze sim:/dma_lcd_ctrl/avalon_wr_i 0 0
force -freeze sim:/dma_lcd_ctrl/avalon_cs_i 0 0
run
run
run
force -freeze sim:/dma_lcd_ctrl/avalon_address_i 001 0
force -freeze sim:/dma_lcd_ctrl/avalon_write_data_i 00000000000000000000000000001111 0
force -freeze sim:/dma_lcd_ctrl/avalon_wr_i 0 0
force -freeze sim:/dma_lcd_ctrl/avalon_cs_i 0 0
run
run
run

force -freeze sim:/dma_lcd_ctrl/avalon_address_i 001 0
force -freeze sim:/dma_lcd_ctrl/avalon_write_data_i 00000000000000000000000000001111 0
force -freeze sim:/dma_lcd_ctrl/avalon_wr_i 1 0
force -freeze sim:/dma_lcd_ctrl/avalon_cs_i 1 0
run
force -freeze sim:/dma_lcd_ctrl/avalon_wr_i 0 0
force -freeze sim:/dma_lcd_ctrl/avalon_cs_i 0 0
run
run
force -freeze sim:/dma_lcd_ctrl/avalon_address_i 011 0
force -freeze sim:/dma_lcd_ctrl/avalon_write_data_i 00000000000000000000000000001111 0
force -freeze sim:/dma_lcd_ctrl/avalon_wr_i 1 0
force -freeze sim:/dma_lcd_ctrl/avalon_cs_i 1 0
run
force -freeze sim:/dma_lcd_ctrl/avalon_wr_i 0 0
force -freeze sim:/dma_lcd_ctrl/avalon_cs_i 0 0
run
force -freeze sim:/dma_lcd_ctrl/avalon_address_i 010 0
force -freeze sim:/dma_lcd_ctrl/avalon_write_data_i 00000000000000000000000000001111 0
force -freeze sim:/dma_lcd_ctrl/avalon_wr_i 1 0
force -freeze sim:/dma_lcd_ctrl/avalon_cs_i 1 0
run
force -freeze sim:/dma_lcd_ctrl/avalon_wr_i 0 0
force -freeze sim:/dma_lcd_ctrl/avalon_cs_i 0 0
run
force -freeze sim:/dma_lcd_ctrl/avalon_address_i 100 0
force -freeze sim:/dma_lcd_ctrl/avalon_write_data_i 00000000000000000000000000000001 0
force -freeze sim:/dma_lcd_ctrl/avalon_wr_i 0 0
force -freeze sim:/dma_lcd_ctrl/avalon_cs_i 0 0
run
run
run
force -freeze sim:/dma_lcd_ctrl/avalon_address_i 100 0
force -freeze sim:/dma_lcd_ctrl/avalon_write_data_i 00000000000000000000000000000001 0
force -freeze sim:/dma_lcd_ctrl/avalon_wr_i 1 0
force -freeze sim:/dma_lcd_ctrl/avalon_cs_i 1 0
run
run
run
force -freeze sim:/dma_lcd_ctrl/avalon_address_i 100 0
force -freeze sim:/dma_lcd_ctrl/avalon_write_data_i 00000000000000000000000000000001 0
force -freeze sim:/dma_lcd_ctrl/avalon_wr_i 0 0
force -freeze sim:/dma_lcd_ctrl/avalon_cs_i 0 0
run
run
run
run
force -freeze sim:/dma_lcd_ctrl/master_readdata_i 0000000000000110 0
run
run
run
run
run
force -freeze sim:/dma_lcd_ctrl/master_readdata_i 0000000011000000 0
run
run
run
# End time: 23:26:22 on Oct 24,2024, Elapsed time: 0:06:45
# Errors: 2, Warnings: 0
