// Seed: 855967213
module module_0 (
    input uwire id_0,
    input supply1 id_1,
    input tri1 id_2,
    output tri1 id_3,
    input supply1 id_4,
    input tri1 id_5,
    output wor id_6,
    input tri id_7,
    output tri1 id_8,
    output tri id_9
);
  assign id_9 = id_2;
  wire id_11, id_12;
endmodule
module module_1 (
    input uwire id_0,
    input supply1 id_1,
    input tri0 id_2,
    output wor id_3,
    output tri1 id_4
);
  assign id_3 = 1;
  module_0(
      id_0, id_2, id_2, id_3, id_0, id_1, id_3, id_0, id_3, id_4
  );
  assign id_3 = 1;
endmodule
