INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/xoepe/Documents/RISC-V-CPU/src/cpu.srcs/sources_1/new/ALUControl.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALUControl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/xoepe/Documents/RISC-V-CPU/src/cpu.srcs/sources_1/imports/MyRISCyCPU/CPU.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/xoepe/Documents/RISC-V-CPU/src/cpu.srcs/sources_1/new/Control.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Control
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/xoepe/Documents/RISC-V-CPU/src/cpu.srcs/sources_1/new/Execute.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Execute
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/xoepe/Documents/RISC-V-CPU/src/cpu.srcs/sources_1/new/ForwardingUnit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ForwardingUnit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/xoepe/Documents/RISC-V-CPU/src/cpu.srcs/sources_1/new/HazardDetection.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module HazardDetection
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/xoepe/Documents/RISC-V-CPU/src/cpu.srcs/sources_1/new/InstructionCache.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionCache
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/xoepe/Documents/RISC-V-CPU/src/cpu.srcs/sources_1/new/InstructionDecode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionDecode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/xoepe/Documents/RISC-V-CPU/src/cpu.srcs/sources_1/new/InstructionFetch.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InstructionFetch
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/xoepe/Documents/RISC-V-CPU/src/cpu.srcs/sources_1/new/Interfaces.sv" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/xoepe/Documents/RISC-V-CPU/src/cpu.srcs/sources_1/new/Memory.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/xoepe/Documents/RISC-V-CPU/src/cpu.srcs/sources_1/imports/MyRISCyCPU/RegisterFile.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/xoepe/Documents/RISC-V-CPU/src/cpu.srcs/sources_1/new/Writeback.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Writeback
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/xoepe/Documents/RISC-V-CPU/src/cpu.srcs/sources_1/imports/MyRISCyCPU/alu.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ALU
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/xoepe/Documents/RISC-V-CPU/src/cpu.srcs/sources_1/new/CPU_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module CPU_tb
