Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.4/bin/unwrapped/win64.o/xelab.exe -wto d2c5008c1e0545a98ab11eb80832e941 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_encoder_behav xil_defaultlib.tb_encoder xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.IF_ENC8_3
Compiling module xil_defaultlib.FOR_ENC8_3
Compiling module xil_defaultlib.CASEZ_ENC8_3
Compiling module xil_defaultlib.tb_encoder
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_encoder_behav
