
*** Running vivado
    with args -log design_1_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_wrapper.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source design_1_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/vivado-library'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top design_1_wrapper -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 48084
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2370.395 ; gain = 0.000 ; free physical = 1801 ; free virtual = 5095
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_wrapper' [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:46]
INFO: [Synth 8-3491] module 'design_1' declared at '/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/synth/design_1.vhd:1354' bound to instance 'design_1_i' of component 'design_1' [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:127]
INFO: [Synth 8-638] synthesizing module 'design_1' [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/synth/design_1.vhd:1406]
INFO: [Synth 8-3491] module 'design_1_PmodGPIO_0_0' declared at '/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.runs/synth_1/.Xil/Vivado-48016-norian-HP-Pavilion/realtime/design_1_PmodGPIO_0_0_stub.vhdl:5' bound to instance 'PmodGPIO_0' of component 'design_1_PmodGPIO_0_0' [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/synth/design_1.vhd:2153]
INFO: [Synth 8-638] synthesizing module 'design_1_PmodGPIO_0_0' [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.runs/synth_1/.Xil/Vivado-48016-norian-HP-Pavilion/realtime/design_1_PmodGPIO_0_0_stub.vhdl:54]
INFO: [Synth 8-3491] module 'design_1_axi_smc_0' declared at '/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.runs/synth_1/.Xil/Vivado-48016-norian-HP-Pavilion/realtime/design_1_axi_smc_0_stub.vhdl:5' bound to instance 'axi_smc' of component 'design_1_axi_smc_0' [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/synth/design_1.vhd:2199]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_smc_0' [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.runs/synth_1/.Xil/Vivado-48016-norian-HP-Pavilion/realtime/design_1_axi_smc_0_stub.vhdl:95]
INFO: [Synth 8-3491] module 'design_1_axi_uartlite_0_0' declared at '/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.runs/synth_1/.Xil/Vivado-48016-norian-HP-Pavilion/realtime/design_1_axi_uartlite_0_0_stub.vhdl:5' bound to instance 'axi_uartlite_0' of component 'design_1_axi_uartlite_0_0' [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/synth/design_1.vhd:2286]
INFO: [Synth 8-638] synthesizing module 'design_1_axi_uartlite_0_0' [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.runs/synth_1/.Xil/Vivado-48016-norian-HP-Pavilion/realtime/design_1_axi_uartlite_0_0_stub.vhdl:33]
INFO: [Synth 8-3491] module 'design_1_clk_wiz_0_0' declared at '/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.runs/synth_1/.Xil/Vivado-48016-norian-HP-Pavilion/realtime/design_1_clk_wiz_0_0_stub.vhdl:5' bound to instance 'clk_wiz_0' of component 'design_1_clk_wiz_0_0' [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/synth/design_1.vhd:2311]
INFO: [Synth 8-638] synthesizing module 'design_1_clk_wiz_0_0' [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.runs/synth_1/.Xil/Vivado-48016-norian-HP-Pavilion/realtime/design_1_clk_wiz_0_0_stub.vhdl:16]
INFO: [Synth 8-3491] module 'design_1_mdm_1_0' declared at '/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.runs/synth_1/.Xil/Vivado-48016-norian-HP-Pavilion/realtime/design_1_mdm_1_0_stub.vhdl:5' bound to instance 'mdm_1' of component 'design_1_mdm_1_0' [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/synth/design_1.vhd:2319]
INFO: [Synth 8-638] synthesizing module 'design_1_mdm_1_0' [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.runs/synth_1/.Xil/Vivado-48016-norian-HP-Pavilion/realtime/design_1_mdm_1_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_1_microblaze_0_0' declared at '/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.runs/synth_1/.Xil/Vivado-48016-norian-HP-Pavilion/realtime/design_1_microblaze_0_0_stub.vhdl:5' bound to instance 'microblaze_0' of component 'design_1_microblaze_0_0' [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/synth/design_1.vhd:2332]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_0' [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.runs/synth_1/.Xil/Vivado-48016-norian-HP-Pavilion/realtime/design_1_microblaze_0_0_stub.vhdl:137]
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_axi_periph_0' [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/synth/design_1.vhd:951]
INFO: [Synth 8-638] synthesizing module 'm00_couplers_imp_8RVYHO' [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/synth/design_1.vhd:57]
INFO: [Synth 8-256] done synthesizing module 'm00_couplers_imp_8RVYHO' (1#1) [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/synth/design_1.vhd:57]
INFO: [Synth 8-638] synthesizing module 'm01_couplers_imp_1UTB3Y5' [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/synth/design_1.vhd:158]
INFO: [Synth 8-256] done synthesizing module 'm01_couplers_imp_1UTB3Y5' (2#1) [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/synth/design_1.vhd:158]
INFO: [Synth 8-638] synthesizing module 's00_couplers_imp_1RZP34U' [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/synth/design_1.vhd:821]
INFO: [Synth 8-256] done synthesizing module 's00_couplers_imp_1RZP34U' (3#1) [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/synth/design_1.vhd:821]
INFO: [Synth 8-3491] module 'design_1_xbar_0' declared at '/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.runs/synth_1/.Xil/Vivado-48016-norian-HP-Pavilion/realtime/design_1_xbar_0_stub.vhdl:5' bound to instance 'xbar' of component 'design_1_xbar_0' [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/synth/design_1.vhd:1289]
INFO: [Synth 8-638] synthesizing module 'design_1_xbar_0' [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.runs/synth_1/.Xil/Vivado-48016-norian-HP-Pavilion/realtime/design_1_xbar_0_stub.vhdl:51]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_axi_periph_0' (4#1) [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/synth/design_1.vhd:951]
INFO: [Synth 8-638] synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/synth/design_1.vhd:242]
INFO: [Synth 8-3491] module 'design_1_dlmb_bram_if_cntlr_0' declared at '/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.runs/synth_1/.Xil/Vivado-48016-norian-HP-Pavilion/realtime/design_1_dlmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'dlmb_bram_if_cntlr' of component 'design_1_dlmb_bram_if_cntlr_0' [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/synth/design_1.vhd:456]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_bram_if_cntlr_0' [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.runs/synth_1/.Xil/Vivado-48016-norian-HP-Pavilion/realtime/design_1_dlmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'design_1_dlmb_v10_0' declared at '/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.runs/synth_1/.Xil/Vivado-48016-norian-HP-Pavilion/realtime/design_1_dlmb_v10_0_stub.vhdl:5' bound to instance 'dlmb_v10' of component 'design_1_dlmb_v10_0' [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/synth/design_1.vhd:510]
INFO: [Synth 8-638] synthesizing module 'design_1_dlmb_v10_0' [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.runs/synth_1/.Xil/Vivado-48016-norian-HP-Pavilion/realtime/design_1_dlmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'design_1_ilmb_bram_if_cntlr_0' declared at '/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.runs/synth_1/.Xil/Vivado-48016-norian-HP-Pavilion/realtime/design_1_ilmb_bram_if_cntlr_0_stub.vhdl:5' bound to instance 'ilmb_bram_if_cntlr' of component 'design_1_ilmb_bram_if_cntlr_0' [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/synth/design_1.vhd:538]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_bram_if_cntlr_0' [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.runs/synth_1/.Xil/Vivado-48016-norian-HP-Pavilion/realtime/design_1_ilmb_bram_if_cntlr_0_stub.vhdl:31]
INFO: [Synth 8-3491] module 'design_1_ilmb_v10_0' declared at '/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.runs/synth_1/.Xil/Vivado-48016-norian-HP-Pavilion/realtime/design_1_ilmb_v10_0_stub.vhdl:5' bound to instance 'ilmb_v10' of component 'design_1_ilmb_v10_0' [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/synth/design_1.vhd:592]
INFO: [Synth 8-638] synthesizing module 'design_1_ilmb_v10_0' [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.runs/synth_1/.Xil/Vivado-48016-norian-HP-Pavilion/realtime/design_1_ilmb_v10_0_stub.vhdl:36]
INFO: [Synth 8-3491] module 'design_1_lmb_bram_0' declared at '/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.runs/synth_1/.Xil/Vivado-48016-norian-HP-Pavilion/realtime/design_1_lmb_bram_0_stub.vhdl:5' bound to instance 'lmb_bram' of component 'design_1_lmb_bram_0' [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/synth/design_1.vhd:620]
INFO: [Synth 8-638] synthesizing module 'design_1_lmb_bram_0' [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.runs/synth_1/.Xil/Vivado-48016-norian-HP-Pavilion/realtime/design_1_lmb_bram_0_stub.vhdl:27]
INFO: [Synth 8-256] done synthesizing module 'microblaze_0_local_memory_imp_1K0VQXK' (5#1) [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/synth/design_1.vhd:242]
WARNING: [Synth 8-5640] Port 'ui_addn_clk_1' is missing in component declaration [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/synth/design_1.vhd:1416]
WARNING: [Synth 8-5640] Port 'ui_addn_clk_2' is missing in component declaration [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/synth/design_1.vhd:1416]
WARNING: [Synth 8-5640] Port 'ui_addn_clk_3' is missing in component declaration [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/synth/design_1.vhd:1416]
WARNING: [Synth 8-5640] Port 'ui_addn_clk_4' is missing in component declaration [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/synth/design_1.vhd:1416]
WARNING: [Synth 8-5640] Port 'app_sr_active' is missing in component declaration [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/synth/design_1.vhd:1416]
WARNING: [Synth 8-5640] Port 'app_ref_ack' is missing in component declaration [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/synth/design_1.vhd:1416]
WARNING: [Synth 8-5640] Port 'app_zq_ack' is missing in component declaration [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/synth/design_1.vhd:1416]
WARNING: [Synth 8-5640] Port 'device_temp' is missing in component declaration [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/synth/design_1.vhd:1416]
INFO: [Synth 8-3491] module 'design_1_mig_7series_0_0' declared at '/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.runs/synth_1/.Xil/Vivado-48016-norian-HP-Pavilion/realtime/design_1_mig_7series_0_0_stub.vhdl:5' bound to instance 'mig_7series_0' of component 'design_1_mig_7series_0_0' [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/synth/design_1.vhd:2549]
INFO: [Synth 8-638] synthesizing module 'design_1_mig_7series_0_0' [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.runs/synth_1/.Xil/Vivado-48016-norian-HP-Pavilion/realtime/design_1_mig_7series_0_0_stub.vhdl:80]
INFO: [Synth 8-3491] module 'design_1_rst_mig_7series_0_16M_0' declared at '/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.runs/synth_1/.Xil/Vivado-48016-norian-HP-Pavilion/realtime/design_1_rst_mig_7series_0_16M_0_stub.vhdl:5' bound to instance 'rst_mig_7series_0_16M' of component 'design_1_rst_mig_7series_0_16M_0' [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/synth/design_1.vhd:2613]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_mig_7series_0_16M_0' [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.runs/synth_1/.Xil/Vivado-48016-norian-HP-Pavilion/realtime/design_1_rst_mig_7series_0_16M_0_stub.vhdl:21]
INFO: [Synth 8-3491] module 'design_1_rst_mig_7series_0_83M_0' declared at '/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.runs/synth_1/.Xil/Vivado-48016-norian-HP-Pavilion/realtime/design_1_rst_mig_7series_0_83M_0_stub.vhdl:5' bound to instance 'rst_mig_7series_0_83M' of component 'design_1_rst_mig_7series_0_83M_0' [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/synth/design_1.vhd:2626]
INFO: [Synth 8-638] synthesizing module 'design_1_rst_mig_7series_0_83M_0' [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.runs/synth_1/.Xil/Vivado-48016-norian-HP-Pavilion/realtime/design_1_rst_mig_7series_0_83M_0_stub.vhdl:21]
INFO: [Synth 8-256] done synthesizing module 'design_1' (6#1) [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/synth/design_1.vhd:1406]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'jb_pin10_iobuf' of component 'IOBUF' [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:173]
INFO: [Synth 8-6157] synthesizing module 'IOBUF' [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: TRUE - type: string 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-6155] done synthesizing module 'IOBUF' (7#1) [/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'jb_pin1_iobuf' of component 'IOBUF' [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:180]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'jb_pin2_iobuf' of component 'IOBUF' [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:187]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'jb_pin3_iobuf' of component 'IOBUF' [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:194]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'jb_pin4_iobuf' of component 'IOBUF' [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:201]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'jb_pin7_iobuf' of component 'IOBUF' [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:208]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'jb_pin8_iobuf' of component 'IOBUF' [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:215]
INFO: [Synth 8-3491] module 'IOBUF' declared at '/tools/Xilinx/Vivado/2020.2/scripts/rt/data/unisim_comp.v:36242' bound to instance 'jb_pin9_iobuf' of component 'IOBUF' [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:222]
INFO: [Synth 8-256] done synthesizing module 'design_1_wrapper' (8#1) [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd:46]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 2370.395 ; gain = 0.000 ; free physical = 2579 ; free virtual = 5874
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2370.395 ; gain = 0.000 ; free physical = 2583 ; free virtual = 5878
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2370.395 ; gain = 0.000 ; free physical = 2583 ; free virtual = 5878
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2370.395 ; gain = 0.000 ; free physical = 2578 ; free virtual = 5873
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Finished Parsing XDC File [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc] for cell 'design_1_i/clk_wiz_0'
Parsing XDC File [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc] for cell 'design_1_i/mig_7series_0'
Finished Parsing XDC File [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc] for cell 'design_1_i/mig_7series_0'
Parsing XDC File [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0/design_1_microblaze_0_0_in_context.xdc] for cell 'design_1_i/microblaze_0'
Finished Parsing XDC File [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_microblaze_0_0/design_1_microblaze_0_0/design_1_microblaze_0_0_in_context.xdc] for cell 'design_1_i/microblaze_0'
Parsing XDC File [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Finished Parsing XDC File [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_dlmb_v10_0/design_1_dlmb_v10_0/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_v10'
Parsing XDC File [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Finished Parsing XDC File [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_ilmb_v10_0/design_1_ilmb_v10_0/design_1_dlmb_v10_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_v10'
Parsing XDC File [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Finished Parsing XDC File [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0/design_1_dlmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr'
Parsing XDC File [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Finished Parsing XDC File [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0/design_1_ilmb_bram_if_cntlr_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr'
Parsing XDC File [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0/design_1_lmb_bram_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Finished Parsing XDC File [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_lmb_bram_0/design_1_lmb_bram_0/design_1_lmb_bram_0_in_context.xdc] for cell 'design_1_i/microblaze_0_local_memory/lmb_bram'
Parsing XDC File [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_i/mdm_1'
Finished Parsing XDC File [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mdm_1_0/design_1_mdm_1_0/design_1_mdm_1_0_in_context.xdc] for cell 'design_1_i/mdm_1'
Parsing XDC File [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_16M_0/design_1_rst_mig_7series_0_16M_0/design_1_rst_mig_7series_0_16M_0_in_context.xdc] for cell 'design_1_i/rst_mig_7series_0_16M'
Finished Parsing XDC File [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_16M_0/design_1_rst_mig_7series_0_16M_0/design_1_rst_mig_7series_0_16M_0_in_context.xdc] for cell 'design_1_i/rst_mig_7series_0_16M'
Parsing XDC File [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Finished Parsing XDC File [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0/design_1_axi_uartlite_0_0_in_context.xdc] for cell 'design_1_i/axi_uartlite_0'
Parsing XDC File [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Finished Parsing XDC File [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_xbar_0/design_1_xbar_0/design_1_xbar_0_in_context.xdc] for cell 'design_1_i/microblaze_0_axi_periph/xbar'
Parsing XDC File [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Finished Parsing XDC File [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_axi_smc_0/design_1_axi_smc_0/design_1_axi_smc_0_in_context.xdc] for cell 'design_1_i/axi_smc'
Parsing XDC File [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_83M_0/design_1_rst_mig_7series_0_83M_0/design_1_rst_mig_7series_0_83M_0_in_context.xdc] for cell 'design_1_i/rst_mig_7series_0_83M'
Finished Parsing XDC File [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_rst_mig_7series_0_83M_0/design_1_rst_mig_7series_0_83M_0/design_1_rst_mig_7series_0_83M_0_in_context.xdc] for cell 'design_1_i/rst_mig_7series_0_83M'
Parsing XDC File [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_PmodGPIO_0_0/design_1_PmodGPIO_0_0/design_1_PmodGPIO_0_0_in_context.xdc] for cell 'design_1_i/PmodGPIO_0'
Finished Parsing XDC File [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_PmodGPIO_0_0/design_1_PmodGPIO_0_0/design_1_PmodGPIO_0_0_in_context.xdc] for cell 'design_1_i/PmodGPIO_0'
Parsing XDC File [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2470.129 ; gain = 0.000 ; free physical = 2500 ; free virtual = 5796
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2470.129 ; gain = 0.000 ; free physical = 2500 ; free virtual = 5796
WARNING: [Timing 38-316] Clock period '62.500' specified during out-of-context synthesis of instance 'design_1_i/axi_uartlite_0' at clock pin 's_axi_aclk' is different from the actual clock period '62.438', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '62.500' specified during out-of-context synthesis of instance 'design_1_i/microblaze_0' at clock pin 'Clk' is different from the actual clock period '62.438', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '62.500' specified during out-of-context synthesis of instance 'design_1_i/rst_mig_7series_0_16M' at clock pin 'slowest_sync_clk' is different from the actual clock period '62.438', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '62.500' specified during out-of-context synthesis of instance 'design_1_i/microblaze_0_axi_periph/xbar' at clock pin 'aclk' is different from the actual clock period '62.438', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '62.500' specified during out-of-context synthesis of instance 'design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr' at clock pin 'LMB_Clk' is different from the actual clock period '62.438', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '62.500' specified during out-of-context synthesis of instance 'design_1_i/microblaze_0_local_memory/dlmb_v10' at clock pin 'LMB_Clk' is different from the actual clock period '62.438', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '62.500' specified during out-of-context synthesis of instance 'design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr' at clock pin 'LMB_Clk' is different from the actual clock period '62.438', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '62.500' specified during out-of-context synthesis of instance 'design_1_i/microblaze_0_local_memory/ilmb_v10' at clock pin 'LMB_Clk' is different from the actual clock period '62.438', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2470.129 ; gain = 99.734 ; free physical = 2565 ; free virtual = 5861
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2470.129 ; gain = 99.734 ; free physical = 2565 ; free virtual = 5861
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for sys_clock. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc, line 4).
Applied set_property CLOCK_BUFFER_TYPE = NONE for sys_clock. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0/design_1_clk_wiz_0_0_in_context.xdc, line 5).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[0]. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 7).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[0]. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 8).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[10]. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 9).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[10]. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 10).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[11]. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 11).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[11]. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 12).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[12]. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 13).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[12]. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 14).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[13]. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 15).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[13]. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 16).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[1]. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 17).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[1]. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 18).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[2]. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 19).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[2]. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 20).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[3]. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 21).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[3]. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 22).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[4]. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 23).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[4]. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 24).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[5]. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 25).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[5]. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 26).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[6]. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 27).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[6]. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 28).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[7]. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 29).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[7]. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 30).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[8]. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 31).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[8]. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 32).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_addr[9]. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 33).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_addr[9]. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 34).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ba[0]. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 35).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ba[0]. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 36).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ba[1]. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 37).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ba[1]. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 38).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ba[2]. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 39).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ba[2]. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 40).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_cas_n. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 41).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_cas_n. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 42).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ck_n[0]. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 43).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ck_n[0]. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 44).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ck_p[0]. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 45).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ck_p[0]. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 46).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_cke[0]. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 47).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_cke[0]. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 48).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_cs_n[0]. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 49).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_cs_n[0]. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 50).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dm[0]. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 51).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dm[0]. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 52).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dm[1]. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 53).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dm[1]. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 54).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[0]. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 55).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[0]. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 56).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[10]. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 57).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[10]. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 58).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[11]. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 59).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[11]. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 60).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[12]. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 61).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[12]. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 62).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[13]. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 63).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[13]. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 64).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[14]. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 65).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[14]. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 66).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[15]. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 67).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[15]. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 68).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[1]. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 69).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[1]. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 70).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[2]. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 71).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[2]. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 72).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[3]. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 73).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[3]. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 74).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[4]. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 75).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[4]. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 76).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[5]. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 77).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[5]. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 78).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[6]. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 79).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[6]. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 80).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[7]. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 81).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[7]. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 82).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[8]. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 83).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[8]. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 84).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dq[9]. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 85).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dq[9]. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 86).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[0]. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 87).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[0]. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 88).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[1]. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 89).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_n[1]. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 90).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[0]. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 91).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[0]. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 92).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[1]. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 93).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_dqs_p[1]. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 94).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_odt[0]. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 95).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_odt[0]. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 96).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_ras_n. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 97).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_ras_n. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 98).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_reset_n. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 99).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_reset_n. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 100).
Applied set_property IO_BUFFER_TYPE = NONE for ddr3_sdram_we_n. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 101).
Applied set_property CLOCK_BUFFER_TYPE = NONE for ddr3_sdram_we_n. (constraint file  /home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.gen/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/design_1_mig_7series_0_0_in_context.xdc, line 102).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/clk_wiz_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/mig_7series_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_local_memory/dlmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_local_memory/ilmb_v10. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_local_memory/dlmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_local_memory/ilmb_bram_if_cntlr. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_local_memory/lmb_bram. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/mdm_1. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_mig_7series_0_16M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_uartlite_0. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_axi_periph/xbar. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/microblaze_0_axi_periph. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/axi_smc. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/rst_mig_7series_0_83M. (constraint file  auto generated constraint).
Applied set_property KEEP_HIERARCHY = SOFT for design_1_i/PmodGPIO_0. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2470.129 ; gain = 99.734 ; free physical = 2565 ; free virtual = 5861
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 2470.129 ; gain = 99.734 ; free physical = 2564 ; free virtual = 5861
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 2470.129 ; gain = 99.734 ; free physical = 2559 ; free virtual = 5859
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2470.129 ; gain = 99.734 ; free physical = 2441 ; free virtual = 5741
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2470.129 ; gain = 99.734 ; free physical = 2441 ; free virtual = 5741
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:16 ; elapsed = 00:00:18 . Memory (MB): peak = 2470.129 ; gain = 99.734 ; free physical = 2439 ; free virtual = 5740
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2470.129 ; gain = 99.734 ; free physical = 2439 ; free virtual = 5740
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2470.129 ; gain = 99.734 ; free physical = 2439 ; free virtual = 5740
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2470.129 ; gain = 99.734 ; free physical = 2439 ; free virtual = 5740
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2470.129 ; gain = 99.734 ; free physical = 2439 ; free virtual = 5740
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2470.129 ; gain = 99.734 ; free physical = 2439 ; free virtual = 5740
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2470.129 ; gain = 99.734 ; free physical = 2439 ; free virtual = 5740
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------------------------+----------+
|      |BlackBox name                    |Instances |
+------+---------------------------------+----------+
|1     |design_1_xbar_0                  |         1|
|2     |design_1_PmodGPIO_0_0            |         1|
|3     |design_1_axi_smc_0               |         1|
|4     |design_1_axi_uartlite_0_0        |         1|
|5     |design_1_clk_wiz_0_0             |         1|
|6     |design_1_mdm_1_0                 |         1|
|7     |design_1_microblaze_0_0          |         1|
|8     |design_1_mig_7series_0_0         |         1|
|9     |design_1_rst_mig_7series_0_16M_0 |         1|
|10    |design_1_rst_mig_7series_0_83M_0 |         1|
|11    |design_1_dlmb_bram_if_cntlr_0    |         1|
|12    |design_1_dlmb_v10_0              |         1|
|13    |design_1_ilmb_bram_if_cntlr_0    |         1|
|14    |design_1_ilmb_v10_0              |         1|
|15    |design_1_lmb_bram_0              |         1|
+------+---------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------------+------+
|      |Cell                                  |Count |
+------+--------------------------------------+------+
|1     |design_1_PmodGPIO_0_0_bbox            |     1|
|2     |design_1_axi_smc_0_bbox               |     1|
|3     |design_1_axi_uartlite_0_0_bbox        |     1|
|4     |design_1_clk_wiz_0_0_bbox             |     1|
|5     |design_1_dlmb_bram_if_cntlr_0_bbox    |     1|
|6     |design_1_dlmb_v10_0_bbox              |     1|
|7     |design_1_ilmb_bram_if_cntlr_0_bbox    |     1|
|8     |design_1_ilmb_v10_0_bbox              |     1|
|9     |design_1_lmb_bram_0_bbox              |     1|
|10    |design_1_mdm_1_0_bbox                 |     1|
|11    |design_1_microblaze_0_0_bbox          |     1|
|12    |design_1_mig_7series_0_0_bbox         |     1|
|13    |design_1_rst_mig_7series_0_16M_0_bbox |     1|
|14    |design_1_rst_mig_7series_0_83M_0_bbox |     1|
|15    |design_1_xbar_0_bbox                  |     1|
|16    |IBUF                                  |     2|
|17    |IOBUF                                 |     8|
|18    |OBUF                                  |     1|
+------+--------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2470.129 ; gain = 99.734 ; free physical = 2439 ; free virtual = 5740
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 2470.129 ; gain = 0.000 ; free physical = 2492 ; free virtual = 5792
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2470.129 ; gain = 99.734 ; free physical = 2492 ; free virtual = 5792
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2470.129 ; gain = 0.000 ; free physical = 2486 ; free virtual = 5787
INFO: [Netlist 29-17] Analyzing 8 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2470.129 ; gain = 0.000 ; free physical = 2522 ; free virtual = 5822
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 8 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 8 instances

INFO: [Common 17-83] Releasing license: Synthesis
74 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 2470.129 ; gain = 99.844 ; free physical = 2656 ; free virtual = 5956
INFO: [Common 17-1381] The checkpoint '/home/norian/Documents/github/SideChannelAtt/pourgithub/microblaze_GPIO/AES/AES.runs/synth_1/design_1_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_wrapper_utilization_synth.rpt -pb design_1_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Jul 20 23:47:24 2021...
