Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Thu Aug 23 15:13:49 2018
| Host         : LAPTOP-HPTS9AFJ running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file board_testBC_timing_summary_routed.rpt -pb board_testBC_timing_summary_routed.pb -rpx board_testBC_timing_summary_routed.rpx -warn_on_violation
| Design       : board_testBC
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.21 2018-02-08
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 15 register/latch pins with no clock driven by root clock pin: start (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: start_ethernet (HIGH)

 There are 311 register/latch pins with no clock driven by root clock pin: sys_clk_100M (HIGH)

 There are 34 register/latch pins with no clock driven by root clock pin: generatorBC/psi_clk_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 735 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -3.185      -99.594                     69                   81        0.228        0.000                      0                   81        0.345        0.000                       0                    65  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                 ------------         ----------      --------------
eth_rx_clk_pin                                        {0.000 4.000}        8.000           125.000         
generatorBC/generator/high_f_clk1/bost1/inst/clk_in1  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_wiz_100M_to_400M                       {0.000 1.250}        2.500           400.000         
  clkfbout_clk_wiz_100M_to_400M                       {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
eth_rx_clk_pin                                              3.612        0.000                      0                    3        0.266        0.000                      0                    3        3.500        0.000                       0                     9  
generatorBC/generator/high_f_clk1/bost1/inst/clk_in1                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_wiz_100M_to_400M                            -3.185      -99.594                     69                   78        0.228        0.000                      0                   78        0.345        0.000                       0                    52  
  clkfbout_clk_wiz_100M_to_400M                                                                                                                                                                         7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  eth_rx_clk_pin
  To Clock:  eth_rx_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.612ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.266ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.612ns  (required time - arrival time)
  Source:                 nolabel_line189/i_rgmii_rx/ddr_rxd0/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line189/i_rgmii_rx/link_1000mb_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk_pin rise@8.000ns - eth_rx_clk_pin rise@0.000ns)
  Data Path Delay:        4.386ns  (logic 0.934ns (21.297%)  route 3.452ns (78.703%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.629ns = ( 13.629 - 8.000 ) 
    Source Clock Delay      (SCD):    5.952ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_rxck (IN)
                         net (fo=0)                   0.000     0.000    eth_rxck
    V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  eth_rxck_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.825    eth_rxck_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.921 r  eth_rxck_IBUF_BUFG_inst/O
                         net (fo=8, routed)           2.031     5.952    nolabel_line189/i_rgmii_rx/eth_rxck_IBUF_BUFG
    ILOGIC_X0Y96         IDDR                                         r  nolabel_line189/i_rgmii_rx/ddr_rxd0/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y96         IDDR (Prop_iddr_C_Q2)        0.508     6.460 r  nolabel_line189/i_rgmii_rx/ddr_rxd0/Q2
                         net (fo=1, routed)           1.455     7.915    nolabel_line189/i_rgmii_rx/p_0_in[0]
    SLICE_X0Y93          LUT6 (Prop_lut6_I1_O)        0.178     8.093 r  nolabel_line189/i_rgmii_rx/link_10mb_i_3/O
                         net (fo=1, routed)           0.854     8.947    nolabel_line189/i_rgmii_rx/link_10mb_i_3_n_0
    SLICE_X0Y85          LUT5 (Prop_lut5_I2_O)        0.124     9.071 r  nolabel_line189/i_rgmii_rx/link_10mb_i_2/O
                         net (fo=3, routed)           1.143    10.214    nolabel_line189/i_rgmii_rx/link_10mb_i_2_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I3_O)        0.124    10.338 r  nolabel_line189/i_rgmii_rx/link_1000mb_i_1/O
                         net (fo=1, routed)           0.000    10.338    nolabel_line189/i_rgmii_rx/link_1000mb_i_1_n_0
    SLICE_X2Y93          FDRE                                         r  nolabel_line189/i_rgmii_rx/link_1000mb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk_pin rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  eth_rxck (IN)
                         net (fo=0)                   0.000     8.000    eth_rxck
    V13                  IBUF (Prop_ibuf_I_O)         1.306     9.306 r  eth_rxck_IBUF_inst/O
                         net (fo=1, routed)           2.334    11.640    eth_rxck_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.731 r  eth_rxck_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.898    13.629    nolabel_line189/i_rgmii_rx/eth_rxck_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  nolabel_line189/i_rgmii_rx/link_1000mb_reg/C
                         clock pessimism              0.279    13.908    
                         clock uncertainty           -0.035    13.872    
    SLICE_X2Y93          FDRE (Setup_fdre_C_D)        0.077    13.949    nolabel_line189/i_rgmii_rx/link_1000mb_reg
  -------------------------------------------------------------------
                         required time                         13.949    
                         arrival time                         -10.338    
  -------------------------------------------------------------------
                         slack                                  3.612    

Slack (MET) :             3.905ns  (required time - arrival time)
  Source:                 nolabel_line189/i_rgmii_rx/ddr_rxd0/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line189/i_rgmii_rx/link_10mb_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk_pin rise@8.000ns - eth_rx_clk_pin rise@0.000ns)
  Data Path Delay:        4.095ns  (logic 0.934ns (22.810%)  route 3.161ns (77.190%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.629ns = ( 13.629 - 8.000 ) 
    Source Clock Delay      (SCD):    5.952ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_rxck (IN)
                         net (fo=0)                   0.000     0.000    eth_rxck
    V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  eth_rxck_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.825    eth_rxck_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.921 r  eth_rxck_IBUF_BUFG_inst/O
                         net (fo=8, routed)           2.031     5.952    nolabel_line189/i_rgmii_rx/eth_rxck_IBUF_BUFG
    ILOGIC_X0Y96         IDDR                                         r  nolabel_line189/i_rgmii_rx/ddr_rxd0/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y96         IDDR (Prop_iddr_C_Q2)        0.508     6.460 r  nolabel_line189/i_rgmii_rx/ddr_rxd0/Q2
                         net (fo=1, routed)           1.455     7.915    nolabel_line189/i_rgmii_rx/p_0_in[0]
    SLICE_X0Y93          LUT6 (Prop_lut6_I1_O)        0.178     8.093 r  nolabel_line189/i_rgmii_rx/link_10mb_i_3/O
                         net (fo=1, routed)           0.854     8.947    nolabel_line189/i_rgmii_rx/link_10mb_i_3_n_0
    SLICE_X0Y85          LUT5 (Prop_lut5_I2_O)        0.124     9.071 r  nolabel_line189/i_rgmii_rx/link_10mb_i_2/O
                         net (fo=3, routed)           0.852     9.923    nolabel_line189/i_rgmii_rx/link_10mb_i_2_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I3_O)        0.124    10.047 r  nolabel_line189/i_rgmii_rx/link_10mb_i_1/O
                         net (fo=1, routed)           0.000    10.047    nolabel_line189/i_rgmii_rx/link_10mb_i_1_n_0
    SLICE_X2Y93          FDRE                                         r  nolabel_line189/i_rgmii_rx/link_10mb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk_pin rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  eth_rxck (IN)
                         net (fo=0)                   0.000     8.000    eth_rxck
    V13                  IBUF (Prop_ibuf_I_O)         1.306     9.306 r  eth_rxck_IBUF_inst/O
                         net (fo=1, routed)           2.334    11.640    eth_rxck_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.731 r  eth_rxck_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.898    13.629    nolabel_line189/i_rgmii_rx/eth_rxck_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  nolabel_line189/i_rgmii_rx/link_10mb_reg/C
                         clock pessimism              0.279    13.908    
                         clock uncertainty           -0.035    13.872    
    SLICE_X2Y93          FDRE (Setup_fdre_C_D)        0.079    13.951    nolabel_line189/i_rgmii_rx/link_10mb_reg
  -------------------------------------------------------------------
                         required time                         13.951    
                         arrival time                         -10.047    
  -------------------------------------------------------------------
                         slack                                  3.905    

Slack (MET) :             3.983ns  (required time - arrival time)
  Source:                 nolabel_line189/i_rgmii_rx/ddr_rxd0/C
                            (rising edge-triggered cell IDDR clocked by eth_rx_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line189/i_rgmii_rx/link_100mb_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (eth_rx_clk_pin rise@8.000ns - eth_rx_clk_pin rise@0.000ns)
  Data Path Delay:        4.019ns  (logic 0.934ns (23.241%)  route 3.085ns (76.759%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.629ns = ( 13.629 - 8.000 ) 
    Source Clock Delay      (SCD):    5.952ns
    Clock Pessimism Removal (CPR):    0.279ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_rxck (IN)
                         net (fo=0)                   0.000     0.000    eth_rxck
    V13                  IBUF (Prop_ibuf_I_O)         1.369     1.369 r  eth_rxck_IBUF_inst/O
                         net (fo=1, routed)           2.457     3.825    eth_rxck_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.921 r  eth_rxck_IBUF_BUFG_inst/O
                         net (fo=8, routed)           2.031     5.952    nolabel_line189/i_rgmii_rx/eth_rxck_IBUF_BUFG
    ILOGIC_X0Y96         IDDR                                         r  nolabel_line189/i_rgmii_rx/ddr_rxd0/C
  -------------------------------------------------------------------    -------------------
    ILOGIC_X0Y96         IDDR (Prop_iddr_C_Q2)        0.508     6.460 r  nolabel_line189/i_rgmii_rx/ddr_rxd0/Q2
                         net (fo=1, routed)           1.455     7.915    nolabel_line189/i_rgmii_rx/p_0_in[0]
    SLICE_X0Y93          LUT6 (Prop_lut6_I1_O)        0.178     8.093 r  nolabel_line189/i_rgmii_rx/link_10mb_i_3/O
                         net (fo=1, routed)           0.854     8.947    nolabel_line189/i_rgmii_rx/link_10mb_i_3_n_0
    SLICE_X0Y85          LUT5 (Prop_lut5_I2_O)        0.124     9.071 r  nolabel_line189/i_rgmii_rx/link_10mb_i_2/O
                         net (fo=3, routed)           0.776     9.847    nolabel_line189/i_rgmii_rx/link_10mb_i_2_n_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I3_O)        0.124     9.971 r  nolabel_line189/i_rgmii_rx/link_100mb_i_1/O
                         net (fo=1, routed)           0.000     9.971    nolabel_line189/i_rgmii_rx/link_100mb_i_1_n_0
    SLICE_X2Y93          FDRE                                         r  nolabel_line189/i_rgmii_rx/link_100mb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk_pin rise edge)
                                                      8.000     8.000 r  
    V13                                               0.000     8.000 r  eth_rxck (IN)
                         net (fo=0)                   0.000     8.000    eth_rxck
    V13                  IBUF (Prop_ibuf_I_O)         1.306     9.306 r  eth_rxck_IBUF_inst/O
                         net (fo=1, routed)           2.334    11.640    eth_rxck_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    11.731 r  eth_rxck_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.898    13.629    nolabel_line189/i_rgmii_rx/eth_rxck_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  nolabel_line189/i_rgmii_rx/link_100mb_reg/C
                         clock pessimism              0.279    13.908    
                         clock uncertainty           -0.035    13.872    
    SLICE_X2Y93          FDRE (Setup_fdre_C_D)        0.081    13.953    nolabel_line189/i_rgmii_rx/link_100mb_reg
  -------------------------------------------------------------------
                         required time                         13.953    
                         arrival time                          -9.971    
  -------------------------------------------------------------------
                         slack                                  3.983    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 nolabel_line189/i_rgmii_rx/link_1000mb_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line189/i_rgmii_rx/link_1000mb_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk_pin rise@0.000ns - eth_rx_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.209ns (54.079%)  route 0.177ns (45.921%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.712ns
    Source Clock Delay      (SCD):    2.037ns
    Clock Pessimism Removal (CPR):    0.675ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_rxck (IN)
                         net (fo=0)                   0.000     0.000    eth_rxck
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  eth_rxck_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.288    eth_rxck_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.314 r  eth_rxck_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.723     2.037    nolabel_line189/i_rgmii_rx/eth_rxck_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  nolabel_line189/i_rgmii_rx/link_1000mb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.164     2.201 r  nolabel_line189/i_rgmii_rx/link_1000mb_reg/Q
                         net (fo=3, routed)           0.177     2.379    nolabel_line189/i_rgmii_rx/link_1000mb_reg_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.045     2.424 r  nolabel_line189/i_rgmii_rx/link_1000mb_i_1/O
                         net (fo=1, routed)           0.000     2.424    nolabel_line189/i_rgmii_rx/link_1000mb_i_1_n_0
    SLICE_X2Y93          FDRE                                         r  nolabel_line189/i_rgmii_rx/link_1000mb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_rxck (IN)
                         net (fo=0)                   0.000     0.000    eth_rxck
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  eth_rxck_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.684    eth_rxck_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.713 r  eth_rxck_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.000     2.712    nolabel_line189/i_rgmii_rx/eth_rxck_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  nolabel_line189/i_rgmii_rx/link_1000mb_reg/C
                         clock pessimism             -0.675     2.037    
    SLICE_X2Y93          FDRE (Hold_fdre_C_D)         0.120     2.157    nolabel_line189/i_rgmii_rx/link_1000mb_reg
  -------------------------------------------------------------------
                         required time                         -2.157    
                         arrival time                           2.424    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 nolabel_line189/i_rgmii_rx/link_100mb_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line189/i_rgmii_rx/link_100mb_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk_pin rise@0.000ns - eth_rx_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.253%)  route 0.233ns (52.747%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.712ns
    Source Clock Delay      (SCD):    2.037ns
    Clock Pessimism Removal (CPR):    0.675ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_rxck (IN)
                         net (fo=0)                   0.000     0.000    eth_rxck
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  eth_rxck_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.288    eth_rxck_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.314 r  eth_rxck_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.723     2.037    nolabel_line189/i_rgmii_rx/eth_rxck_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  nolabel_line189/i_rgmii_rx/link_100mb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.164     2.201 r  nolabel_line189/i_rgmii_rx/link_100mb_reg/Q
                         net (fo=3, routed)           0.233     2.435    nolabel_line189/i_rgmii_rx/link_100mb_reg_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.045     2.480 r  nolabel_line189/i_rgmii_rx/link_100mb_i_1/O
                         net (fo=1, routed)           0.000     2.480    nolabel_line189/i_rgmii_rx/link_100mb_i_1_n_0
    SLICE_X2Y93          FDRE                                         r  nolabel_line189/i_rgmii_rx/link_100mb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_rxck (IN)
                         net (fo=0)                   0.000     0.000    eth_rxck
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  eth_rxck_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.684    eth_rxck_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.713 r  eth_rxck_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.000     2.712    nolabel_line189/i_rgmii_rx/eth_rxck_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  nolabel_line189/i_rgmii_rx/link_100mb_reg/C
                         clock pessimism             -0.675     2.037    
    SLICE_X2Y93          FDRE (Hold_fdre_C_D)         0.121     2.158    nolabel_line189/i_rgmii_rx/link_100mb_reg
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.480    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 nolabel_line189/i_rgmii_rx/link_10mb_reg/C
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            nolabel_line189/i_rgmii_rx/link_10mb_reg/D
                            (rising edge-triggered cell FDRE clocked by eth_rx_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             eth_rx_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (eth_rx_clk_pin rise@0.000ns - eth_rx_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.253%)  route 0.233ns (52.747%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.712ns
    Source Clock Delay      (SCD):    2.037ns
    Clock Pessimism Removal (CPR):    0.675ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock eth_rx_clk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_rxck (IN)
                         net (fo=0)                   0.000     0.000    eth_rxck
    V13                  IBUF (Prop_ibuf_I_O)         0.445     0.445 r  eth_rxck_IBUF_inst/O
                         net (fo=1, routed)           0.843     1.288    eth_rxck_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.314 r  eth_rxck_IBUF_BUFG_inst/O
                         net (fo=8, routed)           0.723     2.037    nolabel_line189/i_rgmii_rx/eth_rxck_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  nolabel_line189/i_rgmii_rx/link_10mb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y93          FDRE (Prop_fdre_C_Q)         0.164     2.201 r  nolabel_line189/i_rgmii_rx/link_10mb_reg/Q
                         net (fo=3, routed)           0.233     2.435    nolabel_line189/i_rgmii_rx/link_10mb_reg_0
    SLICE_X2Y93          LUT5 (Prop_lut5_I4_O)        0.045     2.480 r  nolabel_line189/i_rgmii_rx/link_10mb_i_1/O
                         net (fo=1, routed)           0.000     2.480    nolabel_line189/i_rgmii_rx/link_10mb_i_1_n_0
    SLICE_X2Y93          FDRE                                         r  nolabel_line189/i_rgmii_rx/link_10mb_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock eth_rx_clk_pin rise edge)
                                                      0.000     0.000 r  
    V13                                               0.000     0.000 r  eth_rxck (IN)
                         net (fo=0)                   0.000     0.000    eth_rxck
    V13                  IBUF (Prop_ibuf_I_O)         0.773     0.773 r  eth_rxck_IBUF_inst/O
                         net (fo=1, routed)           0.910     1.684    eth_rxck_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.713 r  eth_rxck_IBUF_BUFG_inst/O
                         net (fo=8, routed)           1.000     2.712    nolabel_line189/i_rgmii_rx/eth_rxck_IBUF_BUFG
    SLICE_X2Y93          FDRE                                         r  nolabel_line189/i_rgmii_rx/link_10mb_reg/C
                         clock pessimism             -0.675     2.037    
    SLICE_X2Y93          FDRE (Hold_fdre_C_D)         0.121     2.158    nolabel_line189/i_rgmii_rx/link_10mb_reg
  -------------------------------------------------------------------
                         required time                         -2.158    
                         arrival time                           2.480    
  -------------------------------------------------------------------
                         slack                                  0.321    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         eth_rx_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { eth_rxck }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y1  eth_rxck_IBUF_BUFG_inst/I
Min Period        n/a     IDDR/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y79   nolabel_line189/i_rgmii_rx/ddr_rx_ctl/C
Min Period        n/a     IDDR/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y96   nolabel_line189/i_rgmii_rx/ddr_rxd0/C
Min Period        n/a     IDDR/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y92   nolabel_line189/i_rgmii_rx/ddr_rxd1/C
Min Period        n/a     IDDR/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y91   nolabel_line189/i_rgmii_rx/ddr_rxd2/C
Min Period        n/a     IDDR/C   n/a            1.474         8.000       6.526      ILOGIC_X0Y86   nolabel_line189/i_rgmii_rx/ddr_rxd3/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X2Y93    nolabel_line189/i_rgmii_rx/link_1000mb_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X2Y93    nolabel_line189/i_rgmii_rx/link_100mb_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X2Y93    nolabel_line189/i_rgmii_rx/link_10mb_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X2Y93    nolabel_line189/i_rgmii_rx/link_1000mb_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X2Y93    nolabel_line189/i_rgmii_rx/link_100mb_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X2Y93    nolabel_line189/i_rgmii_rx/link_10mb_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X2Y93    nolabel_line189/i_rgmii_rx/link_1000mb_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X2Y93    nolabel_line189/i_rgmii_rx/link_100mb_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X2Y93    nolabel_line189/i_rgmii_rx/link_10mb_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X2Y93    nolabel_line189/i_rgmii_rx/link_1000mb_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X2Y93    nolabel_line189/i_rgmii_rx/link_100mb_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X2Y93    nolabel_line189/i_rgmii_rx/link_10mb_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X2Y93    nolabel_line189/i_rgmii_rx/link_1000mb_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X2Y93    nolabel_line189/i_rgmii_rx/link_100mb_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X2Y93    nolabel_line189/i_rgmii_rx/link_10mb_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  generatorBC/generator/high_f_clk1/bost1/inst/clk_in1
  To Clock:  generatorBC/generator/high_f_clk1/bost1/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         generatorBC/generator/high_f_clk1/bost1/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { generatorBC/generator/high_f_clk1/bost1/inst/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  generatorBC/generator/high_f_clk1/bost1/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  generatorBC/generator/high_f_clk1/bost1/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generatorBC/generator/high_f_clk1/bost1/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generatorBC/generator/high_f_clk1/bost1/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generatorBC/generator/high_f_clk1/bost1/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X1Y2  generatorBC/generator/high_f_clk1/bost1/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_100M_to_400M
  To Clock:  clk_out1_clk_wiz_100M_to_400M

Setup :           69  Failing Endpoints,  Worst Slack       -3.185ns,  Total Violation      -99.594ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.228ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.345ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -3.185ns  (required time - arrival time)
  Source:                 generatorBC/generator/posedge_boosted_clk_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_100M_to_400M  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            generatorBC/generator/channel_change_clk_upgraded_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_100M_to_400M  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_100M_to_400M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_100M_to_400M rise@2.500ns - clk_out1_clk_wiz_100M_to_400M rise@0.000ns)
  Data Path Delay:        5.747ns  (logic 1.750ns (30.448%)  route 3.997ns (69.552%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 3.932 - 2.500 ) 
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_100M_to_400M rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_100M_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    generatorBC/generator/high_f_clk1/bost1/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.665    -2.412 r  generatorBC/generator/high_f_clk1/bost1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -0.609    generatorBC/generator/high_f_clk1/bost1/inst/clk_out1_clk_wiz_100M_to_400M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.513 r  generatorBC/generator/high_f_clk1/bost1/inst/clkout1_buf/O
                         net (fo=50, routed)          1.943     1.430    generatorBC/generator/high_f_clk1_n_0
    SLICE_X9Y89          FDRE                                         r  generatorBC/generator/posedge_boosted_clk_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDRE (Prop_fdre_C_Q)         0.456     1.886 r  generatorBC/generator/posedge_boosted_clk_counter_reg[4]/Q
                         net (fo=41, routed)          1.025     2.911    generatorBC/generator/buffered_counter[4]
    SLICE_X9Y85          LUT6 (Prop_lut6_I2_O)        0.124     3.035 r  generatorBC/generator/channel_change_clk_upgraded_i_51/O
                         net (fo=1, routed)           0.000     3.035    generatorBC/generator/channel_change_clk_upgraded_i_51_n_0
    SLICE_X9Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.585 r  generatorBC/generator/channel_change_clk_upgraded_reg_i_15/CO[3]
                         net (fo=2, routed)           1.369     4.954    generatorBC/generator/channel_change_clk_upgraded15_out
    SLICE_X5Y95          LUT4 (Prop_lut4_I2_O)        0.124     5.078 r  generatorBC/generator/channel_change_clk_upgraded_i_116/O
                         net (fo=1, routed)           0.582     5.660    generatorBC/generator/channel_change_clk_upgraded_i_116_n_0
    SLICE_X3Y95          LUT5 (Prop_lut5_I4_O)        0.124     5.784 r  generatorBC/generator/channel_change_clk_upgraded_i_44/O
                         net (fo=1, routed)           0.299     6.082    generatorBC/generator/channel_change_clk_upgraded_i_44_n_0
    SLICE_X5Y95          LUT6 (Prop_lut6_I5_O)        0.124     6.206 r  generatorBC/generator/channel_change_clk_upgraded_i_10/O
                         net (fo=1, routed)           0.298     6.504    generatorBC/generator/channel_change_clk_upgraded_i_10_n_0
    SLICE_X3Y95          LUT6 (Prop_lut6_I5_O)        0.124     6.628 r  generatorBC/generator/channel_change_clk_upgraded_i_2/O
                         net (fo=1, routed)           0.425     7.054    generatorBC/generator/channel_change_clk_upgraded_i_2_n_0
    SLICE_X2Y95          LUT6 (Prop_lut6_I1_O)        0.124     7.178 r  generatorBC/generator/channel_change_clk_upgraded_i_1/O
                         net (fo=1, routed)           0.000     7.178    generatorBC/generator/channel_change_clk_upgraded_i_1_n_0
    SLICE_X2Y95          FDRE                                         r  generatorBC/generator/channel_change_clk_upgraded_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_100M_to_400M rise edge)
                                                      2.500     2.500 r  
    R4                   IBUF                         0.000     2.500 r  sys_clk_100M_IBUF_inst/O
                         net (fo=2, routed)           1.181     3.681    generatorBC/generator/high_f_clk1/bost1/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.455     0.225 r  generatorBC/generator/high_f_clk1/bost1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718     1.944    generatorBC/generator/high_f_clk1/bost1/inst/clk_out1_clk_wiz_100M_to_400M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.035 r  generatorBC/generator/high_f_clk1/bost1/inst/clkout1_buf/O
                         net (fo=50, routed)          1.898     3.932    generatorBC/generator/high_f_clk1_n_0
    SLICE_X2Y95          FDRE                                         r  generatorBC/generator/channel_change_clk_upgraded_reg/C
                         clock pessimism              0.041     3.973    
                         clock uncertainty           -0.057     3.916    
    SLICE_X2Y95          FDRE (Setup_fdre_C_D)        0.077     3.993    generatorBC/generator/channel_change_clk_upgraded_reg
  -------------------------------------------------------------------
                         required time                          3.993    
                         arrival time                          -7.178    
  -------------------------------------------------------------------
                         slack                                 -3.185    

Slack (VIOLATED) :        -2.318ns  (required time - arrival time)
  Source:                 generatorBC/generator/posedge_boosted_clk_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_100M_to_400M  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            generatorBC/generator/testB/LATCH_B/CLK_LATCH_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_100M_to_400M  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_100M_to_400M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_100M_to_400M rise@2.500ns - clk_out1_clk_wiz_100M_to_400M rise@0.000ns)
  Data Path Delay:        4.366ns  (logic 1.254ns (28.720%)  route 3.112ns (71.280%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.424ns = ( 3.924 - 2.500 ) 
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_100M_to_400M rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_100M_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    generatorBC/generator/high_f_clk1/bost1/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.665    -2.412 r  generatorBC/generator/high_f_clk1/bost1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -0.609    generatorBC/generator/high_f_clk1/bost1/inst/clk_out1_clk_wiz_100M_to_400M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.513 r  generatorBC/generator/high_f_clk1/bost1/inst/clkout1_buf/O
                         net (fo=50, routed)          1.943     1.430    generatorBC/generator/high_f_clk1_n_0
    SLICE_X9Y89          FDRE                                         r  generatorBC/generator/posedge_boosted_clk_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDRE (Prop_fdre_C_Q)         0.456     1.886 r  generatorBC/generator/posedge_boosted_clk_counter_reg[3]/Q
                         net (fo=42, routed)          1.874     3.760    generatorBC/generator/testB/D_B/Q[3]
    SLICE_X4Y85          LUT6 (Prop_lut6_I0_O)        0.124     3.884 r  generatorBC/generator/testB/D_B/CLK_D0_carry_i_3/O
                         net (fo=1, routed)           0.000     3.884    generatorBC/generator/testB/D_B/CLK_D0_carry_i_3_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.434 r  generatorBC/generator/testB/D_B/CLK_D0_carry/CO[3]
                         net (fo=1, routed)           0.745     5.179    generatorBC/generator/testB/D_B/CLK_D00_out
    SLICE_X7Y85          LUT2 (Prop_lut2_I1_O)        0.124     5.303 r  generatorBC/generator/testB/D_B/CLK_LATCH_i_1/O
                         net (fo=2, routed)           0.493     5.796    generatorBC/generator/testB/LATCH_B/start_B_reg
    SLICE_X7Y84          FDSE                                         r  generatorBC/generator/testB/LATCH_B/CLK_LATCH_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_100M_to_400M rise edge)
                                                      2.500     2.500 r  
    R4                   IBUF                         0.000     2.500 r  sys_clk_100M_IBUF_inst/O
                         net (fo=2, routed)           1.181     3.681    generatorBC/generator/high_f_clk1/bost1/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.455     0.225 r  generatorBC/generator/high_f_clk1/bost1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718     1.944    generatorBC/generator/high_f_clk1/bost1/inst/clk_out1_clk_wiz_100M_to_400M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.035 r  generatorBC/generator/high_f_clk1/bost1/inst/clkout1_buf/O
                         net (fo=50, routed)          1.890     3.924    generatorBC/generator/testB/LATCH_B/clk_out1
    SLICE_X7Y84          FDSE                                         r  generatorBC/generator/testB/LATCH_B/CLK_LATCH_reg/C
                         clock pessimism              0.041     3.965    
                         clock uncertainty           -0.057     3.908    
    SLICE_X7Y84          FDSE (Setup_fdse_C_S)       -0.429     3.479    generatorBC/generator/testB/LATCH_B/CLK_LATCH_reg
  -------------------------------------------------------------------
                         required time                          3.479    
                         arrival time                          -5.796    
  -------------------------------------------------------------------
                         slack                                 -2.318    

Slack (VIOLATED) :        -2.287ns  (required time - arrival time)
  Source:                 generatorBC/generator/posedge_boosted_clk_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_100M_to_400M  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            generatorBC/generator/testB/D_B/CLK_D_reg/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_100M_to_400M  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_100M_to_400M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_100M_to_400M rise@2.500ns - clk_out1_clk_wiz_100M_to_400M rise@0.000ns)
  Data Path Delay:        4.561ns  (logic 1.279ns (28.042%)  route 3.282ns (71.958%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.425ns = ( 3.925 - 2.500 ) 
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_100M_to_400M rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_100M_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    generatorBC/generator/high_f_clk1/bost1/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.665    -2.412 r  generatorBC/generator/high_f_clk1/bost1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -0.609    generatorBC/generator/high_f_clk1/bost1/inst/clk_out1_clk_wiz_100M_to_400M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.513 r  generatorBC/generator/high_f_clk1/bost1/inst/clkout1_buf/O
                         net (fo=50, routed)          1.943     1.430    generatorBC/generator/high_f_clk1_n_0
    SLICE_X8Y90          FDRE                                         r  generatorBC/generator/posedge_boosted_clk_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.518     1.948 r  generatorBC/generator/posedge_boosted_clk_counter_reg[0]/Q
                         net (fo=36, routed)          2.143     4.091    generatorBC/generator/testB/D_B/Q[0]
    SLICE_X2Y87          LUT6 (Prop_lut6_I0_O)        0.124     4.215 r  generatorBC/generator/testB/D_B/CLK_D0__4_carry_i_4/O
                         net (fo=1, routed)           0.000     4.215    generatorBC/generator/testB/D_B/CLK_D0__4_carry_i_4_n_0
    SLICE_X2Y87          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.728 r  generatorBC/generator/testB/D_B/CLK_D0__4_carry/CO[3]
                         net (fo=1, routed)           0.616     5.344    generatorBC/generator/testB/D_B/CLK_D0
    SLICE_X2Y86          LUT2 (Prop_lut2_I0_O)        0.124     5.468 r  generatorBC/generator/testB/D_B/CLK_D_i_1/O
                         net (fo=1, routed)           0.523     5.991    generatorBC/generator/testB/D_B/CLK_D_i_1_n_0
    SLICE_X7Y86          FDSE                                         r  generatorBC/generator/testB/D_B/CLK_D_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_100M_to_400M rise edge)
                                                      2.500     2.500 r  
    R4                   IBUF                         0.000     2.500 r  sys_clk_100M_IBUF_inst/O
                         net (fo=2, routed)           1.181     3.681    generatorBC/generator/high_f_clk1/bost1/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.455     0.225 r  generatorBC/generator/high_f_clk1/bost1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718     1.944    generatorBC/generator/high_f_clk1/bost1/inst/clk_out1_clk_wiz_100M_to_400M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.035 r  generatorBC/generator/high_f_clk1/bost1/inst/clkout1_buf/O
                         net (fo=50, routed)          1.891     3.925    generatorBC/generator/testB/D_B/clk_out1
    SLICE_X7Y86          FDSE                                         r  generatorBC/generator/testB/D_B/CLK_D_reg/C
                         clock pessimism              0.041     3.966    
                         clock uncertainty           -0.057     3.909    
    SLICE_X7Y86          FDSE (Setup_fdse_C_CE)      -0.205     3.704    generatorBC/generator/testB/D_B/CLK_D_reg
  -------------------------------------------------------------------
                         required time                          3.704    
                         arrival time                          -5.991    
  -------------------------------------------------------------------
                         slack                                 -2.287    

Slack (VIOLATED) :        -2.207ns  (required time - arrival time)
  Source:                 generatorBC/generator/posedge_boosted_clk_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_100M_to_400M  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            generatorBC/generator/testB/CH_B/CLK_CH_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_100M_to_400M  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_100M_to_400M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_100M_to_400M rise@2.500ns - clk_out1_clk_wiz_100M_to_400M rise@0.000ns)
  Data Path Delay:        4.258ns  (logic 1.164ns (27.334%)  route 3.094ns (72.666%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.427ns = ( 3.927 - 2.500 ) 
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_100M_to_400M rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_100M_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    generatorBC/generator/high_f_clk1/bost1/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.665    -2.412 r  generatorBC/generator/high_f_clk1/bost1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -0.609    generatorBC/generator/high_f_clk1/bost1/inst/clk_out1_clk_wiz_100M_to_400M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.513 r  generatorBC/generator/high_f_clk1/bost1/inst/clkout1_buf/O
                         net (fo=50, routed)          1.943     1.430    generatorBC/generator/high_f_clk1_n_0
    SLICE_X8Y90          FDRE                                         r  generatorBC/generator/posedge_boosted_clk_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.518     1.948 r  generatorBC/generator/posedge_boosted_clk_counter_reg[6]/Q
                         net (fo=41, routed)          1.811     3.759    generatorBC/generator/testB/LATCH_B/Q[6]
    SLICE_X7Y83          LUT6 (Prop_lut6_I0_O)        0.124     3.883 r  generatorBC/generator/testB/LATCH_B/CLK_LATCH0_carry_i_2/O
                         net (fo=1, routed)           0.000     3.883    generatorBC/generator/testB/LATCH_B/CLK_LATCH0_carry_i_2_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.281 r  generatorBC/generator/testB/LATCH_B/CLK_LATCH0_carry/CO[3]
                         net (fo=2, routed)           0.803     5.085    generatorBC/generator/testB/CH_B/CO[0]
    SLICE_X7Y85          LUT2 (Prop_lut2_I1_O)        0.124     5.209 r  generatorBC/generator/testB/CH_B/CLK_CH_i_1/O
                         net (fo=2, routed)           0.480     5.688    generatorBC/generator/testB/CH_B/CLK_CH_i_1_n_0
    SLICE_X3Y85          FDSE                                         r  generatorBC/generator/testB/CH_B/CLK_CH_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_100M_to_400M rise edge)
                                                      2.500     2.500 r  
    R4                   IBUF                         0.000     2.500 r  sys_clk_100M_IBUF_inst/O
                         net (fo=2, routed)           1.181     3.681    generatorBC/generator/high_f_clk1/bost1/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.455     0.225 r  generatorBC/generator/high_f_clk1/bost1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718     1.944    generatorBC/generator/high_f_clk1/bost1/inst/clk_out1_clk_wiz_100M_to_400M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.035 r  generatorBC/generator/high_f_clk1/bost1/inst/clkout1_buf/O
                         net (fo=50, routed)          1.893     3.927    generatorBC/generator/testB/CH_B/clk_out1
    SLICE_X3Y85          FDSE                                         r  generatorBC/generator/testB/CH_B/CLK_CH_reg/C
                         clock pessimism              0.041     3.968    
                         clock uncertainty           -0.057     3.911    
    SLICE_X3Y85          FDSE (Setup_fdse_C_S)       -0.429     3.482    generatorBC/generator/testB/CH_B/CLK_CH_reg
  -------------------------------------------------------------------
                         required time                          3.482    
                         arrival time                          -5.688    
  -------------------------------------------------------------------
                         slack                                 -2.207    

Slack (VIOLATED) :        -2.207ns  (required time - arrival time)
  Source:                 generatorBC/generator/posedge_boosted_clk_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_100M_to_400M  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            generatorBC/generator/testB/CH_B/CLK_CH_reg_lopt_replica/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_100M_to_400M  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_100M_to_400M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_100M_to_400M rise@2.500ns - clk_out1_clk_wiz_100M_to_400M rise@0.000ns)
  Data Path Delay:        4.258ns  (logic 1.164ns (27.334%)  route 3.094ns (72.666%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.427ns = ( 3.927 - 2.500 ) 
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_100M_to_400M rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_100M_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    generatorBC/generator/high_f_clk1/bost1/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.665    -2.412 r  generatorBC/generator/high_f_clk1/bost1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -0.609    generatorBC/generator/high_f_clk1/bost1/inst/clk_out1_clk_wiz_100M_to_400M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.513 r  generatorBC/generator/high_f_clk1/bost1/inst/clkout1_buf/O
                         net (fo=50, routed)          1.943     1.430    generatorBC/generator/high_f_clk1_n_0
    SLICE_X8Y90          FDRE                                         r  generatorBC/generator/posedge_boosted_clk_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.518     1.948 r  generatorBC/generator/posedge_boosted_clk_counter_reg[6]/Q
                         net (fo=41, routed)          1.811     3.759    generatorBC/generator/testB/LATCH_B/Q[6]
    SLICE_X7Y83          LUT6 (Prop_lut6_I0_O)        0.124     3.883 r  generatorBC/generator/testB/LATCH_B/CLK_LATCH0_carry_i_2/O
                         net (fo=1, routed)           0.000     3.883    generatorBC/generator/testB/LATCH_B/CLK_LATCH0_carry_i_2_n_0
    SLICE_X7Y83          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     4.281 r  generatorBC/generator/testB/LATCH_B/CLK_LATCH0_carry/CO[3]
                         net (fo=2, routed)           0.803     5.085    generatorBC/generator/testB/CH_B/CO[0]
    SLICE_X7Y85          LUT2 (Prop_lut2_I1_O)        0.124     5.209 r  generatorBC/generator/testB/CH_B/CLK_CH_i_1/O
                         net (fo=2, routed)           0.480     5.688    generatorBC/generator/testB/CH_B/CLK_CH_i_1_n_0
    SLICE_X3Y85          FDSE                                         r  generatorBC/generator/testB/CH_B/CLK_CH_reg_lopt_replica/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_100M_to_400M rise edge)
                                                      2.500     2.500 r  
    R4                   IBUF                         0.000     2.500 r  sys_clk_100M_IBUF_inst/O
                         net (fo=2, routed)           1.181     3.681    generatorBC/generator/high_f_clk1/bost1/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.455     0.225 r  generatorBC/generator/high_f_clk1/bost1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718     1.944    generatorBC/generator/high_f_clk1/bost1/inst/clk_out1_clk_wiz_100M_to_400M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.035 r  generatorBC/generator/high_f_clk1/bost1/inst/clkout1_buf/O
                         net (fo=50, routed)          1.893     3.927    generatorBC/generator/testB/CH_B/clk_out1
    SLICE_X3Y85          FDSE                                         r  generatorBC/generator/testB/CH_B/CLK_CH_reg_lopt_replica/C
                         clock pessimism              0.041     3.968    
                         clock uncertainty           -0.057     3.911    
    SLICE_X3Y85          FDSE (Setup_fdse_C_S)       -0.429     3.482    generatorBC/generator/testB/CH_B/CLK_CH_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          3.482    
                         arrival time                          -5.688    
  -------------------------------------------------------------------
                         slack                                 -2.207    

Slack (VIOLATED) :        -2.181ns  (required time - arrival time)
  Source:                 generatorBC/generator/posedge_boosted_clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_100M_to_400M  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            generatorBC/generator/testB/CH_B/CLK_CH_reg/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_100M_to_400M  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_100M_to_400M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_100M_to_400M rise@2.500ns - clk_out1_clk_wiz_100M_to_400M rise@0.000ns)
  Data Path Delay:        4.457ns  (logic 1.236ns (27.731%)  route 3.221ns (72.269%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.427ns = ( 3.927 - 2.500 ) 
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_100M_to_400M rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_100M_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    generatorBC/generator/high_f_clk1/bost1/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.665    -2.412 r  generatorBC/generator/high_f_clk1/bost1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -0.609    generatorBC/generator/high_f_clk1/bost1/inst/clk_out1_clk_wiz_100M_to_400M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.513 r  generatorBC/generator/high_f_clk1/bost1/inst/clkout1_buf/O
                         net (fo=50, routed)          1.943     1.430    generatorBC/generator/high_f_clk1_n_0
    SLICE_X9Y89          FDRE                                         r  generatorBC/generator/posedge_boosted_clk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDRE (Prop_fdre_C_Q)         0.456     1.886 r  generatorBC/generator/posedge_boosted_clk_counter_reg[1]/Q
                         net (fo=43, routed)          2.142     4.029    generatorBC/generator/testB/CH_B/Q[1]
    SLICE_X1Y85          LUT6 (Prop_lut6_I3_O)        0.124     4.153 r  generatorBC/generator/testB/CH_B/CLK_CH0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.153    generatorBC/generator/testB/CH_B/CLK_CH0_carry_i_4_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.685 r  generatorBC/generator/testB/CH_B/CLK_CH0_carry/CO[3]
                         net (fo=1, routed)           0.736     5.420    generatorBC/generator/testB/CH_B/CLK_CH0
    SLICE_X7Y85          LUT2 (Prop_lut2_I0_O)        0.124     5.544 r  generatorBC/generator/testB/CH_B/CLK_CH_i_2/O
                         net (fo=2, routed)           0.343     5.887    generatorBC/generator/testB/CH_B/CLK_CH_i_2_n_0
    SLICE_X3Y85          FDSE                                         r  generatorBC/generator/testB/CH_B/CLK_CH_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_100M_to_400M rise edge)
                                                      2.500     2.500 r  
    R4                   IBUF                         0.000     2.500 r  sys_clk_100M_IBUF_inst/O
                         net (fo=2, routed)           1.181     3.681    generatorBC/generator/high_f_clk1/bost1/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.455     0.225 r  generatorBC/generator/high_f_clk1/bost1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718     1.944    generatorBC/generator/high_f_clk1/bost1/inst/clk_out1_clk_wiz_100M_to_400M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.035 r  generatorBC/generator/high_f_clk1/bost1/inst/clkout1_buf/O
                         net (fo=50, routed)          1.893     3.927    generatorBC/generator/testB/CH_B/clk_out1
    SLICE_X3Y85          FDSE                                         r  generatorBC/generator/testB/CH_B/CLK_CH_reg/C
                         clock pessimism              0.041     3.968    
                         clock uncertainty           -0.057     3.911    
    SLICE_X3Y85          FDSE (Setup_fdse_C_CE)      -0.205     3.706    generatorBC/generator/testB/CH_B/CLK_CH_reg
  -------------------------------------------------------------------
                         required time                          3.706    
                         arrival time                          -5.887    
  -------------------------------------------------------------------
                         slack                                 -2.181    

Slack (VIOLATED) :        -2.181ns  (required time - arrival time)
  Source:                 generatorBC/generator/posedge_boosted_clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_100M_to_400M  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            generatorBC/generator/testB/CH_B/CLK_CH_reg_lopt_replica/CE
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_100M_to_400M  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_100M_to_400M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_100M_to_400M rise@2.500ns - clk_out1_clk_wiz_100M_to_400M rise@0.000ns)
  Data Path Delay:        4.457ns  (logic 1.236ns (27.731%)  route 3.221ns (72.269%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.427ns = ( 3.927 - 2.500 ) 
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_100M_to_400M rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_100M_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    generatorBC/generator/high_f_clk1/bost1/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.665    -2.412 r  generatorBC/generator/high_f_clk1/bost1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -0.609    generatorBC/generator/high_f_clk1/bost1/inst/clk_out1_clk_wiz_100M_to_400M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.513 r  generatorBC/generator/high_f_clk1/bost1/inst/clkout1_buf/O
                         net (fo=50, routed)          1.943     1.430    generatorBC/generator/high_f_clk1_n_0
    SLICE_X9Y89          FDRE                                         r  generatorBC/generator/posedge_boosted_clk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDRE (Prop_fdre_C_Q)         0.456     1.886 r  generatorBC/generator/posedge_boosted_clk_counter_reg[1]/Q
                         net (fo=43, routed)          2.142     4.029    generatorBC/generator/testB/CH_B/Q[1]
    SLICE_X1Y85          LUT6 (Prop_lut6_I3_O)        0.124     4.153 r  generatorBC/generator/testB/CH_B/CLK_CH0_carry_i_4/O
                         net (fo=1, routed)           0.000     4.153    generatorBC/generator/testB/CH_B/CLK_CH0_carry_i_4_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.685 r  generatorBC/generator/testB/CH_B/CLK_CH0_carry/CO[3]
                         net (fo=1, routed)           0.736     5.420    generatorBC/generator/testB/CH_B/CLK_CH0
    SLICE_X7Y85          LUT2 (Prop_lut2_I0_O)        0.124     5.544 r  generatorBC/generator/testB/CH_B/CLK_CH_i_2/O
                         net (fo=2, routed)           0.343     5.887    generatorBC/generator/testB/CH_B/CLK_CH_i_2_n_0
    SLICE_X3Y85          FDSE                                         r  generatorBC/generator/testB/CH_B/CLK_CH_reg_lopt_replica/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_100M_to_400M rise edge)
                                                      2.500     2.500 r  
    R4                   IBUF                         0.000     2.500 r  sys_clk_100M_IBUF_inst/O
                         net (fo=2, routed)           1.181     3.681    generatorBC/generator/high_f_clk1/bost1/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.455     0.225 r  generatorBC/generator/high_f_clk1/bost1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718     1.944    generatorBC/generator/high_f_clk1/bost1/inst/clk_out1_clk_wiz_100M_to_400M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.035 r  generatorBC/generator/high_f_clk1/bost1/inst/clkout1_buf/O
                         net (fo=50, routed)          1.893     3.927    generatorBC/generator/testB/CH_B/clk_out1
    SLICE_X3Y85          FDSE                                         r  generatorBC/generator/testB/CH_B/CLK_CH_reg_lopt_replica/C
                         clock pessimism              0.041     3.968    
                         clock uncertainty           -0.057     3.911    
    SLICE_X3Y85          FDSE (Setup_fdse_C_CE)      -0.205     3.706    generatorBC/generator/testB/CH_B/CLK_CH_reg_lopt_replica
  -------------------------------------------------------------------
                         required time                          3.706    
                         arrival time                          -5.887    
  -------------------------------------------------------------------
                         slack                                 -2.181    

Slack (VIOLATED) :        -2.175ns  (required time - arrival time)
  Source:                 generatorBC/generator/posedge_boosted_clk_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_100M_to_400M  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            generatorBC/generator/testB/D_B/CLK_D_reg/S
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_100M_to_400M  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_100M_to_400M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_100M_to_400M rise@2.500ns - clk_out1_clk_wiz_100M_to_400M rise@0.000ns)
  Data Path Delay:        4.225ns  (logic 1.254ns (29.679%)  route 2.971ns (70.321%))
  Logic Levels:           3  (CARRY4=1 LUT2=1 LUT6=1)
  Clock Path Skew:        0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.425ns = ( 3.925 - 2.500 ) 
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_100M_to_400M rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_100M_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    generatorBC/generator/high_f_clk1/bost1/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.665    -2.412 r  generatorBC/generator/high_f_clk1/bost1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -0.609    generatorBC/generator/high_f_clk1/bost1/inst/clk_out1_clk_wiz_100M_to_400M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.513 r  generatorBC/generator/high_f_clk1/bost1/inst/clkout1_buf/O
                         net (fo=50, routed)          1.943     1.430    generatorBC/generator/high_f_clk1_n_0
    SLICE_X9Y89          FDRE                                         r  generatorBC/generator/posedge_boosted_clk_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDRE (Prop_fdre_C_Q)         0.456     1.886 r  generatorBC/generator/posedge_boosted_clk_counter_reg[3]/Q
                         net (fo=42, routed)          1.874     3.760    generatorBC/generator/testB/D_B/Q[3]
    SLICE_X4Y85          LUT6 (Prop_lut6_I0_O)        0.124     3.884 r  generatorBC/generator/testB/D_B/CLK_D0_carry_i_3/O
                         net (fo=1, routed)           0.000     3.884    generatorBC/generator/testB/D_B/CLK_D0_carry_i_3_n_0
    SLICE_X4Y85          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.434 r  generatorBC/generator/testB/D_B/CLK_D0_carry/CO[3]
                         net (fo=1, routed)           0.745     5.179    generatorBC/generator/testB/D_B/CLK_D00_out
    SLICE_X7Y85          LUT2 (Prop_lut2_I1_O)        0.124     5.303 r  generatorBC/generator/testB/D_B/CLK_LATCH_i_1/O
                         net (fo=2, routed)           0.352     5.655    generatorBC/generator/testB/D_B/CLK_D_reg_0
    SLICE_X7Y86          FDSE                                         r  generatorBC/generator/testB/D_B/CLK_D_reg/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_100M_to_400M rise edge)
                                                      2.500     2.500 r  
    R4                   IBUF                         0.000     2.500 r  sys_clk_100M_IBUF_inst/O
                         net (fo=2, routed)           1.181     3.681    generatorBC/generator/high_f_clk1/bost1/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.455     0.225 r  generatorBC/generator/high_f_clk1/bost1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718     1.944    generatorBC/generator/high_f_clk1/bost1/inst/clk_out1_clk_wiz_100M_to_400M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.035 r  generatorBC/generator/high_f_clk1/bost1/inst/clkout1_buf/O
                         net (fo=50, routed)          1.891     3.925    generatorBC/generator/testB/D_B/clk_out1
    SLICE_X7Y86          FDSE                                         r  generatorBC/generator/testB/D_B/CLK_D_reg/C
                         clock pessimism              0.041     3.966    
                         clock uncertainty           -0.057     3.909    
    SLICE_X7Y86          FDSE (Setup_fdse_C_S)       -0.429     3.480    generatorBC/generator/testB/D_B/CLK_D_reg
  -------------------------------------------------------------------
                         required time                          3.480    
                         arrival time                          -5.655    
  -------------------------------------------------------------------
                         slack                                 -2.175    

Slack (VIOLATED) :        -2.013ns  (required time - arrival time)
  Source:                 generatorBC/generator/posedge_boosted_clk_counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_100M_to_400M  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            generatorBC/generator/write_control_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_100M_to_400M  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_100M_to_400M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_100M_to_400M rise@2.500ns - clk_out1_clk_wiz_100M_to_400M rise@0.000ns)
  Data Path Delay:        3.991ns  (logic 1.769ns (44.324%)  route 2.222ns (55.676%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT6=1)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.353ns = ( 3.853 - 2.500 ) 
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_100M_to_400M rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_100M_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    generatorBC/generator/high_f_clk1/bost1/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.665    -2.412 r  generatorBC/generator/high_f_clk1/bost1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -0.609    generatorBC/generator/high_f_clk1/bost1/inst/clk_out1_clk_wiz_100M_to_400M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.513 r  generatorBC/generator/high_f_clk1/bost1/inst/clkout1_buf/O
                         net (fo=50, routed)          1.943     1.430    generatorBC/generator/high_f_clk1_n_0
    SLICE_X9Y89          FDRE                                         r  generatorBC/generator/posedge_boosted_clk_counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDRE (Prop_fdre_C_Q)         0.456     1.886 r  generatorBC/generator/posedge_boosted_clk_counter_reg[4]/Q
                         net (fo=41, routed)          1.220     3.106    generatorBC/generator/buffered_counter[4]
    SLICE_X10Y86         LUT6 (Prop_lut6_I1_O)        0.124     3.230 r  generatorBC/generator/monitoring_clk_control_i_40/O
                         net (fo=1, routed)           0.000     3.230    generatorBC/generator/monitoring_clk_control_i_40_n_0
    SLICE_X10Y86         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.763 r  generatorBC/generator/monitoring_clk_control_reg_i_13/CO[3]
                         net (fo=1, routed)           0.000     3.763    generatorBC/generator/monitoring_clk_control_reg_i_13_n_0
    SLICE_X10Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.880 r  generatorBC/generator/monitoring_clk_control_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.880    generatorBC/generator/monitoring_clk_control_reg_i_8_n_0
    SLICE_X10Y88         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     4.109 r  generatorBC/generator/monitoring_clk_control_reg_i_3/CO[2]
                         net (fo=2, routed)           0.663     4.772    generatorBC/generator/monitoring_clk_control_reg_i_3_n_1
    SLICE_X10Y93         LUT2 (Prop_lut2_I0_O)        0.310     5.082 r  generatorBC/generator/write_control_i_1/O
                         net (fo=1, routed)           0.339     5.421    generatorBC/generator/write_control1_out
    SLICE_X11Y94         FDRE                                         r  generatorBC/generator/write_control_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_100M_to_400M rise edge)
                                                      2.500     2.500 r  
    R4                   IBUF                         0.000     2.500 r  sys_clk_100M_IBUF_inst/O
                         net (fo=2, routed)           1.181     3.681    generatorBC/generator/high_f_clk1/bost1/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.455     0.225 r  generatorBC/generator/high_f_clk1/bost1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718     1.944    generatorBC/generator/high_f_clk1/bost1/inst/clk_out1_clk_wiz_100M_to_400M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.035 r  generatorBC/generator/high_f_clk1/bost1/inst/clkout1_buf/O
                         net (fo=50, routed)          1.819     3.853    generatorBC/generator/high_f_clk1_n_0
    SLICE_X11Y94         FDRE                                         r  generatorBC/generator/write_control_reg/C
                         clock pessimism              0.041     3.894    
                         clock uncertainty           -0.057     3.837    
    SLICE_X11Y94         FDRE (Setup_fdre_C_R)       -0.429     3.408    generatorBC/generator/write_control_reg
  -------------------------------------------------------------------
                         required time                          3.408    
                         arrival time                          -5.421    
  -------------------------------------------------------------------
                         slack                                 -2.013    

Slack (VIOLATED) :        -1.912ns  (required time - arrival time)
  Source:                 generatorBC/generator/posedge_boosted_clk_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_100M_to_400M  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            generatorBC/generator/monitoring_clk_control_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_100M_to_400M  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_100M_to_400M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.500ns  (clk_out1_clk_wiz_100M_to_400M rise@2.500ns - clk_out1_clk_wiz_100M_to_400M rise@0.000ns)
  Data Path Delay:        4.428ns  (logic 1.236ns (27.915%)  route 3.192ns (72.085%))
  Logic Levels:           3  (CARRY4=1 LUT4=1 LUT6=1)
  Clock Path Skew:        0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 3.931 - 2.500 ) 
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.041ns
  Clock Uncertainty:      0.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.090ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_100M_to_400M rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_100M_IBUF_inst/O
                         net (fo=2, routed)           1.253     1.253    generatorBC/generator/high_f_clk1/bost1/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.665    -2.412 r  generatorBC/generator/high_f_clk1/bost1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.802    -0.609    generatorBC/generator/high_f_clk1/bost1/inst/clk_out1_clk_wiz_100M_to_400M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -0.513 r  generatorBC/generator/high_f_clk1/bost1/inst/clkout1_buf/O
                         net (fo=50, routed)          1.943     1.430    generatorBC/generator/high_f_clk1_n_0
    SLICE_X9Y89          FDRE                                         r  generatorBC/generator/posedge_boosted_clk_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDRE (Prop_fdre_C_Q)         0.456     1.886 r  generatorBC/generator/posedge_boosted_clk_counter_reg[1]/Q
                         net (fo=43, routed)          2.127     4.013    generatorBC/generator/buffered_counter[1]
    SLICE_X7Y84          LUT6 (Prop_lut6_I2_O)        0.124     4.137 r  generatorBC/generator/monitoring_clk_control_i_7/O
                         net (fo=1, routed)           0.000     4.137    generatorBC/generator/monitoring_clk_control_i_7_n_0
    SLICE_X7Y84          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.669 f  generatorBC/generator/monitoring_clk_control_reg_i_2/CO[3]
                         net (fo=1, routed)           1.064     5.734    generatorBC/generator/monitoring_clk_control0
    SLICE_X3Y92          LUT4 (Prop_lut4_I0_O)        0.124     5.858 r  generatorBC/generator/monitoring_clk_control_i_1/O
                         net (fo=1, routed)           0.000     5.858    generatorBC/generator/monitoring_clk_control_i_1_n_0
    SLICE_X3Y92          FDRE                                         r  generatorBC/generator/monitoring_clk_control_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_100M_to_400M rise edge)
                                                      2.500     2.500 r  
    R4                   IBUF                         0.000     2.500 r  sys_clk_100M_IBUF_inst/O
                         net (fo=2, routed)           1.181     3.681    generatorBC/generator/high_f_clk1/bost1/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.455     0.225 r  generatorBC/generator/high_f_clk1/bost1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.718     1.944    generatorBC/generator/high_f_clk1/bost1/inst/clk_out1_clk_wiz_100M_to_400M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     2.035 r  generatorBC/generator/high_f_clk1/bost1/inst/clkout1_buf/O
                         net (fo=50, routed)          1.897     3.931    generatorBC/generator/high_f_clk1_n_0
    SLICE_X3Y92          FDRE                                         r  generatorBC/generator/monitoring_clk_control_reg/C
                         clock pessimism              0.041     3.972    
                         clock uncertainty           -0.057     3.915    
    SLICE_X3Y92          FDRE (Setup_fdre_C_D)        0.031     3.946    generatorBC/generator/monitoring_clk_control_reg
  -------------------------------------------------------------------
                         required time                          3.946    
                         arrival time                          -5.858    
  -------------------------------------------------------------------
                         slack                                 -1.912    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 generatorBC/generator/posedge_boosted_clk_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_100M_to_400M  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            generatorBC/generator/posedge_boosted_clk_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_100M_to_400M  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_100M_to_400M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_100M_to_400M rise@0.000ns - clk_out1_clk_wiz_100M_to_400M rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.324%)  route 0.176ns (48.676%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.573ns
    Source Clock Delay      (SCD):    0.525ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_100M_to_400M rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_100M_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    generatorBC/generator/high_f_clk1/bost1/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.739 r  generatorBC/generator/high_f_clk1/bost1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.193    generatorBC/generator/high_f_clk1/bost1/inst/clk_out1_clk_wiz_100M_to_400M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  generatorBC/generator/high_f_clk1/bost1/inst/clkout1_buf/O
                         net (fo=50, routed)          0.692     0.525    generatorBC/generator/high_f_clk1_n_0
    SLICE_X9Y90          FDRE                                         r  generatorBC/generator/posedge_boosted_clk_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y90          FDRE (Prop_fdre_C_Q)         0.141     0.666 r  generatorBC/generator/posedge_boosted_clk_counter_reg[2]/Q
                         net (fo=42, routed)          0.176     0.842    generatorBC/generator/buffered_counter[2]
    SLICE_X8Y90          LUT6 (Prop_lut6_I3_O)        0.045     0.887 r  generatorBC/generator/posedge_boosted_clk_counter[5]_i_1/O
                         net (fo=1, routed)           0.000     0.887    generatorBC/generator/p_0_in[5]
    SLICE_X8Y90          FDRE                                         r  generatorBC/generator/posedge_boosted_clk_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_100M_to_400M rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_100M_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    generatorBC/generator/high_f_clk1/bost1/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.500    -1.019 r  generatorBC/generator/high_f_clk1/bost1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.424    generatorBC/generator/high_f_clk1/bost1/inst/clk_out1_clk_wiz_100M_to_400M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.395 r  generatorBC/generator/high_f_clk1/bost1/inst/clkout1_buf/O
                         net (fo=50, routed)          0.969     0.573    generatorBC/generator/high_f_clk1_n_0
    SLICE_X8Y90          FDRE                                         r  generatorBC/generator/posedge_boosted_clk_counter_reg[5]/C
                         clock pessimism             -0.035     0.538    
    SLICE_X8Y90          FDRE (Hold_fdre_C_D)         0.121     0.659    generatorBC/generator/posedge_boosted_clk_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.887    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 generatorBC/generator/channel_change_clk_upgraded_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_100M_to_400M  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            generatorBC/generator/channel_change_clk_upgraded_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_100M_to_400M  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_100M_to_400M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_100M_to_400M rise@0.000ns - clk_out1_clk_wiz_100M_to_400M rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.393%)  route 0.175ns (45.607%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.604ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_100M_to_400M rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_100M_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    generatorBC/generator/high_f_clk1/bost1/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.739 r  generatorBC/generator/high_f_clk1/bost1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.193    generatorBC/generator/high_f_clk1/bost1/inst/clk_out1_clk_wiz_100M_to_400M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  generatorBC/generator/high_f_clk1/bost1/inst/clkout1_buf/O
                         net (fo=50, routed)          0.723     0.556    generatorBC/generator/high_f_clk1_n_0
    SLICE_X2Y95          FDRE                                         r  generatorBC/generator/channel_change_clk_upgraded_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y95          FDRE (Prop_fdre_C_Q)         0.164     0.720 r  generatorBC/generator/channel_change_clk_upgraded_reg/Q
                         net (fo=2, routed)           0.175     0.895    generatorBC/generator/channel_change_clk_upgraded_reg_n_0
    SLICE_X2Y95          LUT6 (Prop_lut6_I0_O)        0.045     0.940 r  generatorBC/generator/channel_change_clk_upgraded_i_1/O
                         net (fo=1, routed)           0.000     0.940    generatorBC/generator/channel_change_clk_upgraded_i_1_n_0
    SLICE_X2Y95          FDRE                                         r  generatorBC/generator/channel_change_clk_upgraded_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_100M_to_400M rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_100M_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    generatorBC/generator/high_f_clk1/bost1/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.500    -1.019 r  generatorBC/generator/high_f_clk1/bost1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.424    generatorBC/generator/high_f_clk1/bost1/inst/clk_out1_clk_wiz_100M_to_400M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.395 r  generatorBC/generator/high_f_clk1/bost1/inst/clkout1_buf/O
                         net (fo=50, routed)          1.000     0.604    generatorBC/generator/high_f_clk1_n_0
    SLICE_X2Y95          FDRE                                         r  generatorBC/generator/channel_change_clk_upgraded_reg/C
                         clock pessimism             -0.048     0.556    
    SLICE_X2Y95          FDRE (Hold_fdre_C_D)         0.120     0.676    generatorBC/generator/channel_change_clk_upgraded_reg
  -------------------------------------------------------------------
                         required time                         -0.676    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 generatorBC/generator/posedge_boosted_clk_counter_2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_100M_to_400M  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            generatorBC/generator/posedge_boosted_clk_counter_2_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_100M_to_400M  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_100M_to_400M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_100M_to_400M rise@0.000ns - clk_out1_clk_wiz_100M_to_400M rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.596ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_100M_to_400M rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_100M_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    generatorBC/generator/high_f_clk1/bost1/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.739 r  generatorBC/generator/high_f_clk1/bost1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.193    generatorBC/generator/high_f_clk1/bost1/inst/clk_out1_clk_wiz_100M_to_400M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  generatorBC/generator/high_f_clk1/bost1/inst/clkout1_buf/O
                         net (fo=50, routed)          0.717     0.550    generatorBC/generator/high_f_clk1_n_0
    SLICE_X1Y82          FDRE                                         r  generatorBC/generator/posedge_boosted_clk_counter_2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141     0.691 r  generatorBC/generator/posedge_boosted_clk_counter_2_reg[19]/Q
                         net (fo=6, routed)           0.120     0.811    generatorBC/generator/posedge_boosted_clk_counter_2_reg[19]
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.919 r  generatorBC/generator/posedge_boosted_clk_counter_2_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.919    generatorBC/generator/posedge_boosted_clk_counter_2_reg[16]_i_1_n_4
    SLICE_X1Y82          FDRE                                         r  generatorBC/generator/posedge_boosted_clk_counter_2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_100M_to_400M rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_100M_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    generatorBC/generator/high_f_clk1/bost1/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.500    -1.019 r  generatorBC/generator/high_f_clk1/bost1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.424    generatorBC/generator/high_f_clk1/bost1/inst/clk_out1_clk_wiz_100M_to_400M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.395 r  generatorBC/generator/high_f_clk1/bost1/inst/clkout1_buf/O
                         net (fo=50, routed)          0.992     0.596    generatorBC/generator/high_f_clk1_n_0
    SLICE_X1Y82          FDRE                                         r  generatorBC/generator/posedge_boosted_clk_counter_2_reg[19]/C
                         clock pessimism             -0.046     0.550    
    SLICE_X1Y82          FDRE (Hold_fdre_C_D)         0.105     0.655    generatorBC/generator/posedge_boosted_clk_counter_2_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.655    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 generatorBC/generator/posedge_boosted_clk_counter_2_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_100M_to_400M  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            generatorBC/generator/posedge_boosted_clk_counter_2_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_100M_to_400M  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_100M_to_400M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_100M_to_400M rise@0.000ns - clk_out1_clk_wiz_100M_to_400M rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.467%)  route 0.122ns (32.533%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.596ns
    Source Clock Delay      (SCD):    0.550ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_100M_to_400M rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_100M_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    generatorBC/generator/high_f_clk1/bost1/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.739 r  generatorBC/generator/high_f_clk1/bost1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.193    generatorBC/generator/high_f_clk1/bost1/inst/clk_out1_clk_wiz_100M_to_400M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  generatorBC/generator/high_f_clk1/bost1/inst/clkout1_buf/O
                         net (fo=50, routed)          0.717     0.550    generatorBC/generator/high_f_clk1_n_0
    SLICE_X1Y82          FDRE                                         r  generatorBC/generator/posedge_boosted_clk_counter_2_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y82          FDRE (Prop_fdre_C_Q)         0.141     0.691 r  generatorBC/generator/posedge_boosted_clk_counter_2_reg[18]/Q
                         net (fo=6, routed)           0.122     0.812    generatorBC/generator/posedge_boosted_clk_counter_2_reg[18]
    SLICE_X1Y82          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.923 r  generatorBC/generator/posedge_boosted_clk_counter_2_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.923    generatorBC/generator/posedge_boosted_clk_counter_2_reg[16]_i_1_n_5
    SLICE_X1Y82          FDRE                                         r  generatorBC/generator/posedge_boosted_clk_counter_2_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_100M_to_400M rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_100M_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    generatorBC/generator/high_f_clk1/bost1/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.500    -1.019 r  generatorBC/generator/high_f_clk1/bost1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.424    generatorBC/generator/high_f_clk1/bost1/inst/clk_out1_clk_wiz_100M_to_400M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.395 r  generatorBC/generator/high_f_clk1/bost1/inst/clkout1_buf/O
                         net (fo=50, routed)          0.992     0.596    generatorBC/generator/high_f_clk1_n_0
    SLICE_X1Y82          FDRE                                         r  generatorBC/generator/posedge_boosted_clk_counter_2_reg[18]/C
                         clock pessimism             -0.046     0.550    
    SLICE_X1Y82          FDRE (Hold_fdre_C_D)         0.105     0.655    generatorBC/generator/posedge_boosted_clk_counter_2_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.655    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 generatorBC/generator/posedge_boosted_clk_counter_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_100M_to_400M  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            generatorBC/generator/posedge_boosted_clk_counter_2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_100M_to_400M  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_100M_to_400M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_100M_to_400M rise@0.000ns - clk_out1_clk_wiz_100M_to_400M rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.249ns (63.529%)  route 0.143ns (36.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.592ns
    Source Clock Delay      (SCD):    0.546ns
    Clock Pessimism Removal (CPR):    0.046ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_100M_to_400M rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_100M_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    generatorBC/generator/high_f_clk1/bost1/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.739 r  generatorBC/generator/high_f_clk1/bost1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.193    generatorBC/generator/high_f_clk1/bost1/inst/clk_out1_clk_wiz_100M_to_400M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  generatorBC/generator/high_f_clk1/bost1/inst/clkout1_buf/O
                         net (fo=50, routed)          0.713     0.546    generatorBC/generator/high_f_clk1_n_0
    SLICE_X1Y78          FDRE                                         r  generatorBC/generator/posedge_boosted_clk_counter_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y78          FDRE (Prop_fdre_C_Q)         0.141     0.687 r  generatorBC/generator/posedge_boosted_clk_counter_2_reg[3]/Q
                         net (fo=6, routed)           0.143     0.830    generatorBC/generator/posedge_boosted_clk_counter_2_reg[3]
    SLICE_X1Y78          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.938 r  generatorBC/generator/posedge_boosted_clk_counter_2_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     0.938    generatorBC/generator/posedge_boosted_clk_counter_2_reg[0]_i_2_n_4
    SLICE_X1Y78          FDRE                                         r  generatorBC/generator/posedge_boosted_clk_counter_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_100M_to_400M rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_100M_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    generatorBC/generator/high_f_clk1/bost1/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.500    -1.019 r  generatorBC/generator/high_f_clk1/bost1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.424    generatorBC/generator/high_f_clk1/bost1/inst/clk_out1_clk_wiz_100M_to_400M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.395 r  generatorBC/generator/high_f_clk1/bost1/inst/clkout1_buf/O
                         net (fo=50, routed)          0.988     0.592    generatorBC/generator/high_f_clk1_n_0
    SLICE_X1Y78          FDRE                                         r  generatorBC/generator/posedge_boosted_clk_counter_2_reg[3]/C
                         clock pessimism             -0.046     0.546    
    SLICE_X1Y78          FDRE (Hold_fdre_C_D)         0.105     0.651    generatorBC/generator/posedge_boosted_clk_counter_2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.651    
                         arrival time                           0.938    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 generatorBC/generator/posedge_boosted_clk_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_100M_to_400M  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            generatorBC/generator/posedge_boosted_clk_counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_100M_to_400M  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_100M_to_400M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_100M_to_400M rise@0.000ns - clk_out1_clk_wiz_100M_to_400M rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.314%)  route 0.207ns (52.686%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.572ns
    Source Clock Delay      (SCD):    0.524ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_100M_to_400M rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_100M_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    generatorBC/generator/high_f_clk1/bost1/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.739 r  generatorBC/generator/high_f_clk1/bost1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.193    generatorBC/generator/high_f_clk1/bost1/inst/clk_out1_clk_wiz_100M_to_400M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  generatorBC/generator/high_f_clk1/bost1/inst/clkout1_buf/O
                         net (fo=50, routed)          0.691     0.524    generatorBC/generator/high_f_clk1_n_0
    SLICE_X9Y89          FDRE                                         r  generatorBC/generator/posedge_boosted_clk_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDRE (Prop_fdre_C_Q)         0.141     0.665 r  generatorBC/generator/posedge_boosted_clk_counter_reg[3]/Q
                         net (fo=42, routed)          0.207     0.872    generatorBC/generator/buffered_counter[3]
    SLICE_X9Y89          LUT4 (Prop_lut4_I0_O)        0.045     0.917 r  generatorBC/generator/posedge_boosted_clk_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.917    generatorBC/generator/p_0_in[3]
    SLICE_X9Y89          FDRE                                         r  generatorBC/generator/posedge_boosted_clk_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_100M_to_400M rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_100M_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    generatorBC/generator/high_f_clk1/bost1/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.500    -1.019 r  generatorBC/generator/high_f_clk1/bost1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.424    generatorBC/generator/high_f_clk1/bost1/inst/clk_out1_clk_wiz_100M_to_400M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.395 r  generatorBC/generator/high_f_clk1/bost1/inst/clkout1_buf/O
                         net (fo=50, routed)          0.968     0.572    generatorBC/generator/high_f_clk1_n_0
    SLICE_X9Y89          FDRE                                         r  generatorBC/generator/posedge_boosted_clk_counter_reg[3]/C
                         clock pessimism             -0.048     0.524    
    SLICE_X9Y89          FDRE (Hold_fdre_C_D)         0.092     0.616    generatorBC/generator/posedge_boosted_clk_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.616    
                         arrival time                           0.917    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 generatorBC/generator/posedge_boosted_clk_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_100M_to_400M  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            generatorBC/generator/posedge_boosted_clk_counter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_100M_to_400M  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_100M_to_400M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_100M_to_400M rise@0.000ns - clk_out1_clk_wiz_100M_to_400M rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.209ns (48.211%)  route 0.225ns (51.789%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.573ns
    Source Clock Delay      (SCD):    0.525ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_100M_to_400M rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_100M_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    generatorBC/generator/high_f_clk1/bost1/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.739 r  generatorBC/generator/high_f_clk1/bost1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.193    generatorBC/generator/high_f_clk1/bost1/inst/clk_out1_clk_wiz_100M_to_400M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  generatorBC/generator/high_f_clk1/bost1/inst/clkout1_buf/O
                         net (fo=50, routed)          0.692     0.525    generatorBC/generator/high_f_clk1_n_0
    SLICE_X8Y90          FDRE                                         r  generatorBC/generator/posedge_boosted_clk_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.164     0.689 f  generatorBC/generator/posedge_boosted_clk_counter_reg[0]/Q
                         net (fo=36, routed)          0.225     0.913    generatorBC/generator/buffered_counter[0]
    SLICE_X8Y90          LUT1 (Prop_lut1_I0_O)        0.045     0.958 r  generatorBC/generator/posedge_boosted_clk_counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.958    generatorBC/generator/p_0_in[0]
    SLICE_X8Y90          FDRE                                         r  generatorBC/generator/posedge_boosted_clk_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_100M_to_400M rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_100M_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    generatorBC/generator/high_f_clk1/bost1/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.500    -1.019 r  generatorBC/generator/high_f_clk1/bost1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.424    generatorBC/generator/high_f_clk1/bost1/inst/clk_out1_clk_wiz_100M_to_400M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.395 r  generatorBC/generator/high_f_clk1/bost1/inst/clkout1_buf/O
                         net (fo=50, routed)          0.969     0.573    generatorBC/generator/high_f_clk1_n_0
    SLICE_X8Y90          FDRE                                         r  generatorBC/generator/posedge_boosted_clk_counter_reg[0]/C
                         clock pessimism             -0.048     0.525    
    SLICE_X8Y90          FDRE (Hold_fdre_C_D)         0.121     0.646    generatorBC/generator/posedge_boosted_clk_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.646    
                         arrival time                           0.958    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 generatorBC/generator/monitoring_clk_control_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_100M_to_400M  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            generatorBC/generator/monitoring_clk_control_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_100M_to_400M  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_100M_to_400M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_100M_to_400M rise@0.000ns - clk_out1_clk_wiz_100M_to_400M rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.579%)  route 0.231ns (55.421%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.603ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_100M_to_400M rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_100M_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    generatorBC/generator/high_f_clk1/bost1/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.739 r  generatorBC/generator/high_f_clk1/bost1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.193    generatorBC/generator/high_f_clk1/bost1/inst/clk_out1_clk_wiz_100M_to_400M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  generatorBC/generator/high_f_clk1/bost1/inst/clkout1_buf/O
                         net (fo=50, routed)          0.722     0.555    generatorBC/generator/high_f_clk1_n_0
    SLICE_X3Y92          FDRE                                         r  generatorBC/generator/monitoring_clk_control_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDRE (Prop_fdre_C_Q)         0.141     0.696 r  generatorBC/generator/monitoring_clk_control_reg/Q
                         net (fo=2, routed)           0.231     0.927    generatorBC/generator/monitoring_clk_control
    SLICE_X3Y92          LUT4 (Prop_lut4_I1_O)        0.045     0.972 r  generatorBC/generator/monitoring_clk_control_i_1/O
                         net (fo=1, routed)           0.000     0.972    generatorBC/generator/monitoring_clk_control_i_1_n_0
    SLICE_X3Y92          FDRE                                         r  generatorBC/generator/monitoring_clk_control_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_100M_to_400M rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_100M_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    generatorBC/generator/high_f_clk1/bost1/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.500    -1.019 r  generatorBC/generator/high_f_clk1/bost1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.424    generatorBC/generator/high_f_clk1/bost1/inst/clk_out1_clk_wiz_100M_to_400M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.395 r  generatorBC/generator/high_f_clk1/bost1/inst/clkout1_buf/O
                         net (fo=50, routed)          0.999     0.603    generatorBC/generator/high_f_clk1_n_0
    SLICE_X3Y92          FDRE                                         r  generatorBC/generator/monitoring_clk_control_reg/C
                         clock pessimism             -0.048     0.555    
    SLICE_X3Y92          FDRE (Hold_fdre_C_D)         0.092     0.647    generatorBC/generator/monitoring_clk_control_reg
  -------------------------------------------------------------------
                         required time                         -0.647    
                         arrival time                           0.972    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.326ns  (arrival time - required time)
  Source:                 generatorBC/generator/posedge_boosted_clk_counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_100M_to_400M  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            generatorBC/generator/posedge_boosted_clk_counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_100M_to_400M  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_100M_to_400M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_100M_to_400M rise@0.000ns - clk_out1_clk_wiz_100M_to_400M rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.186ns (40.046%)  route 0.278ns (59.954%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.573ns
    Source Clock Delay      (SCD):    0.524ns
    Clock Pessimism Removal (CPR):    0.032ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_100M_to_400M rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_100M_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    generatorBC/generator/high_f_clk1/bost1/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.739 r  generatorBC/generator/high_f_clk1/bost1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.193    generatorBC/generator/high_f_clk1/bost1/inst/clk_out1_clk_wiz_100M_to_400M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  generatorBC/generator/high_f_clk1/bost1/inst/clkout1_buf/O
                         net (fo=50, routed)          0.691     0.524    generatorBC/generator/high_f_clk1_n_0
    SLICE_X9Y89          FDRE                                         r  generatorBC/generator/posedge_boosted_clk_counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y89          FDRE (Prop_fdre_C_Q)         0.141     0.665 r  generatorBC/generator/posedge_boosted_clk_counter_reg[3]/Q
                         net (fo=42, routed)          0.278     0.943    generatorBC/generator/buffered_counter[3]
    SLICE_X8Y90          LUT6 (Prop_lut6_I4_O)        0.045     0.988 r  generatorBC/generator/posedge_boosted_clk_counter[6]_i_1/O
                         net (fo=1, routed)           0.000     0.988    generatorBC/generator/p_0_in[6]
    SLICE_X8Y90          FDRE                                         r  generatorBC/generator/posedge_boosted_clk_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_100M_to_400M rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_100M_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    generatorBC/generator/high_f_clk1/bost1/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.500    -1.019 r  generatorBC/generator/high_f_clk1/bost1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.424    generatorBC/generator/high_f_clk1/bost1/inst/clk_out1_clk_wiz_100M_to_400M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.395 r  generatorBC/generator/high_f_clk1/bost1/inst/clkout1_buf/O
                         net (fo=50, routed)          0.969     0.573    generatorBC/generator/high_f_clk1_n_0
    SLICE_X8Y90          FDRE                                         r  generatorBC/generator/posedge_boosted_clk_counter_reg[6]/C
                         clock pessimism             -0.032     0.541    
    SLICE_X8Y90          FDRE (Hold_fdre_C_D)         0.121     0.662    generatorBC/generator/posedge_boosted_clk_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.662    
                         arrival time                           0.988    
  -------------------------------------------------------------------
                         slack                                  0.326    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 generatorBC/generator/posedge_boosted_clk_counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_100M_to_400M  {rise@0.000ns fall@1.250ns period=2.500ns})
  Destination:            generatorBC/generator/posedge_boosted_clk_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_100M_to_400M  {rise@0.000ns fall@1.250ns period=2.500ns})
  Path Group:             clk_out1_clk_wiz_100M_to_400M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_100M_to_400M rise@0.000ns - clk_out1_clk_wiz_100M_to_400M rise@0.000ns)
  Data Path Delay:        0.432ns  (logic 0.209ns (48.436%)  route 0.223ns (51.564%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.573ns
    Source Clock Delay      (SCD):    0.525ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_100M_to_400M rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_100M_IBUF_inst/O
                         net (fo=2, routed)           0.440     0.440    generatorBC/generator/high_f_clk1/bost1/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.180    -0.739 r  generatorBC/generator/high_f_clk1/bost1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.546    -0.193    generatorBC/generator/high_f_clk1/bost1/inst/clk_out1_clk_wiz_100M_to_400M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -0.167 r  generatorBC/generator/high_f_clk1/bost1/inst/clkout1_buf/O
                         net (fo=50, routed)          0.692     0.525    generatorBC/generator/high_f_clk1_n_0
    SLICE_X8Y90          FDRE                                         r  generatorBC/generator/posedge_boosted_clk_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.164     0.689 r  generatorBC/generator/posedge_boosted_clk_counter_reg[6]/Q
                         net (fo=41, routed)          0.223     0.911    generatorBC/generator/buffered_counter[6]
    SLICE_X9Y90          LUT5 (Prop_lut5_I3_O)        0.045     0.956 r  generatorBC/generator/posedge_boosted_clk_counter[9]_i_2/O
                         net (fo=1, routed)           0.000     0.956    generatorBC/generator/p_0_in[9]
    SLICE_X9Y90          FDRE                                         r  generatorBC/generator/posedge_boosted_clk_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_100M_to_400M rise edge)
                                                      0.000     0.000 r  
    R4                   IBUF                         0.000     0.000 r  sys_clk_100M_IBUF_inst/O
                         net (fo=2, routed)           0.481     0.481    generatorBC/generator/high_f_clk1/bost1/inst/clk_in1
    PLLE2_ADV_X1Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -1.500    -1.019 r  generatorBC/generator/high_f_clk1/bost1/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.595    -0.424    generatorBC/generator/high_f_clk1/bost1/inst/clk_out1_clk_wiz_100M_to_400M
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -0.395 r  generatorBC/generator/high_f_clk1/bost1/inst/clkout1_buf/O
                         net (fo=50, routed)          0.969     0.573    generatorBC/generator/high_f_clk1_n_0
    SLICE_X9Y90          FDRE                                         r  generatorBC/generator/posedge_boosted_clk_counter_reg[9]/C
                         clock pessimism             -0.035     0.538    
    SLICE_X9Y90          FDRE (Hold_fdre_C_D)         0.092     0.630    generatorBC/generator/posedge_boosted_clk_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.630    
                         arrival time                           0.956    
  -------------------------------------------------------------------
                         slack                                  0.327    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_100M_to_400M
Waveform(ns):       { 0.000 1.250 }
Period(ns):         2.500
Sources:            { generatorBC/generator/high_f_clk1/bost1/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         2.500       0.345      BUFGCTRL_X0Y3   generatorBC/generator/high_f_clk1/bost1/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         2.500       1.251      PLLE2_ADV_X1Y2  generatorBC/generator/high_f_clk1/bost1/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X7Y80     generatorBC/generator/testB/PHI_B/PHI1_reg/C
Min Period        n/a     FDSE/C             n/a            1.000         2.500       1.500      SLICE_X3Y80     generatorBC/generator/testB/PHI_B/PHI2_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X11Y94    generatorBC/generator/write_control_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X3Y92     generatorBC/generator/monitoring_clk_control_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X5Y78     generatorBC/generator/posedge_boosted_clk_counter_2_reg[0]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X5Y77     generatorBC/generator/posedge_boosted_clk_counter_2_reg[10]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X1Y79     generatorBC/generator/posedge_boosted_clk_counter_2_reg[11]/C
Min Period        n/a     FDRE/C             n/a            1.000         2.500       1.500      SLICE_X0Y78     generatorBC/generator/posedge_boosted_clk_counter_2_reg[12]/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       2.500       157.500    PLLE2_ADV_X1Y2  generatorBC/generator/high_f_clk1/bost1/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDSE/C             n/a            0.500         1.250       0.750      SLICE_X3Y80     generatorBC/generator/testB/PHI_B/PHI2_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X3Y92     generatorBC/generator/monitoring_clk_control_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X1Y79     generatorBC/generator/posedge_boosted_clk_counter_2_reg[11]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X0Y78     generatorBC/generator/posedge_boosted_clk_counter_2_reg[12]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X2Y80     generatorBC/generator/posedge_boosted_clk_counter_2_reg[13]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X3Y79     generatorBC/generator/posedge_boosted_clk_counter_2_reg[14]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X1Y79     generatorBC/generator/posedge_boosted_clk_counter_2_reg[15]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X1Y79     generatorBC/generator/posedge_boosted_clk_counter_2_reg[16]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X3Y79     generatorBC/generator/posedge_boosted_clk_counter_2_reg[17]/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X3Y78     generatorBC/generator/posedge_boosted_clk_counter_2_reg[2]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X7Y80     generatorBC/generator/testB/PHI_B/PHI1_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X7Y80     generatorBC/generator/testB/PHI_B/PHI1_reg/C
High Pulse Width  Slow    FDSE/C             n/a            0.500         1.250       0.750      SLICE_X3Y80     generatorBC/generator/testB/PHI_B/PHI2_reg/C
High Pulse Width  Fast    FDSE/C             n/a            0.500         1.250       0.750      SLICE_X3Y80     generatorBC/generator/testB/PHI_B/PHI2_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X11Y94    generatorBC/generator/write_control_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X11Y94    generatorBC/generator/write_control_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X3Y92     generatorBC/generator/monitoring_clk_control_reg/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X5Y78     generatorBC/generator/posedge_boosted_clk_counter_2_reg[0]/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X5Y78     generatorBC/generator/posedge_boosted_clk_counter_2_reg[0]/C
High Pulse Width  Slow    FDRE/C             n/a            0.500         1.250       0.750      SLICE_X5Y77     generatorBC/generator/posedge_boosted_clk_counter_2_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_100M_to_400M
  To Clock:  clkfbout_clk_wiz_100M_to_400M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_100M_to_400M
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { generatorBC/generator/high_f_clk1/bost1/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y7   generatorBC/generator/high_f_clk1/bost1/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  generatorBC/generator/high_f_clk1/bost1/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X1Y2  generatorBC/generator/high_f_clk1/bost1/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X1Y2  generatorBC/generator/high_f_clk1/bost1/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X1Y2  generatorBC/generator/high_f_clk1/bost1/inst/plle2_adv_inst/CLKFBOUT



