#ifndef __ASM_R8A7373_H__
#define __ASM_R8A7373_H__

#ifndef __ASSEMBLY__

#include <linux/platform_device.h>
#include <linux/pm_domain.h>
#include <linux/pm_clock.h>
#include <linux/types.h>
#include <mach/memory-r8a7373.h>

void mmcif_set_pwr(struct platform_device *, int);
void mmcif_down_pwr(struct platform_device *);

void SBSC_Init_520Mhz(void);

/* Pin Function Controller:
 * GPIO_FN_xx - GPIO used to select pin function and MSEL switch
 * GPIO_PORTxx - GPIO mapped to real I/O pin on CPU
 */
enum {
	/* Hardware manual Table 9-1 (GPIO) */
	GPIO_PORT0, GPIO_PORT1, GPIO_PORT2, GPIO_PORT3, GPIO_PORT4,
	GPIO_PORT5, GPIO_PORT6, GPIO_PORT7, GPIO_PORT8, GPIO_PORT9,
	GPIO_PORT10, GPIO_PORT11, GPIO_PORT12, GPIO_PORT13, GPIO_PORT14,
	GPIO_PORT15, GPIO_PORT16, GPIO_PORT17, GPIO_PORT18, GPIO_PORT19,
	GPIO_PORT20, GPIO_PORT21, GPIO_PORT22, GPIO_PORT23, GPIO_PORT24,
	GPIO_PORT25, GPIO_PORT26, GPIO_PORT27, GPIO_PORT28, GPIO_PORT29,
	GPIO_PORT30, GPIO_PORT31, GPIO_PORT32, GPIO_PORT33, GPIO_PORT34,
	GPIO_PORT35, GPIO_PORT36, GPIO_PORT37, GPIO_PORT38, GPIO_PORT39,
	GPIO_PORT40, GPIO_PORT41, GPIO_PORT42, GPIO_PORT43, GPIO_PORT44,
	GPIO_PORT45, GPIO_PORT46, GPIO_PORT47, GPIO_PORT48,

	/* 49 .. 63 are not available */
	GPIO_PORT64 = 64,
	GPIO_PORT65, GPIO_PORT66, GPIO_PORT67, GPIO_PORT68, GPIO_PORT69,
	GPIO_PORT70, GPIO_PORT71, GPIO_PORT72, GPIO_PORT73, GPIO_PORT74,
	GPIO_PORT75, GPIO_PORT76, GPIO_PORT77, GPIO_PORT78, GPIO_PORT79,
	GPIO_PORT80, GPIO_PORT81, GPIO_PORT82, GPIO_PORT83, GPIO_PORT84,
	GPIO_PORT85, GPIO_PORT86, GPIO_PORT87, GPIO_PORT88, GPIO_PORT89,
	GPIO_PORT90, GPIO_PORT91,

	/* 92 .. 95 are not available */
	GPIO_PORT96 = 96, GPIO_PORT97, GPIO_PORT98, GPIO_PORT99,
	GPIO_PORT100, GPIO_PORT101, GPIO_PORT102, GPIO_PORT103, GPIO_PORT104,
	GPIO_PORT105, GPIO_PORT106, GPIO_PORT107, GPIO_PORT108, GPIO_PORT109,
	GPIO_PORT110,

	/* 111 .. 127 are not available */
	GPIO_PORT128 = 128, GPIO_PORT129,
	GPIO_PORT130, GPIO_PORT131, /*132*/ GPIO_PORT133 = 133, GPIO_PORT134,
	GPIO_PORT135, GPIO_PORT136, GPIO_PORT137, GPIO_PORT138, GPIO_PORT139,
	GPIO_PORT140, GPIO_PORT141, GPIO_PORT142,

	/* 143 .. 197 are not available */
	GPIO_PORT198 = 198, GPIO_PORT199,
	GPIO_PORT200, GPIO_PORT201, GPIO_PORT202, GPIO_PORT203, GPIO_PORT204,
	GPIO_PORT205, GPIO_PORT206, GPIO_PORT207, GPIO_PORT208, GPIO_PORT209,
	GPIO_PORT210, GPIO_PORT211, GPIO_PORT212, GPIO_PORT213, GPIO_PORT214,
	GPIO_PORT215, GPIO_PORT216, GPIO_PORT217, GPIO_PORT218, GPIO_PORT219,

	/* 218 .. 223 are not available */
	GPIO_PORT224 = 224,
	GPIO_PORT225, GPIO_PORT226, GPIO_PORT227, GPIO_PORT228, GPIO_PORT229,
	GPIO_PORT230, GPIO_PORT231, GPIO_PORT232, GPIO_PORT233, GPIO_PORT234,
	GPIO_PORT235, GPIO_PORT236, GPIO_PORT237, GPIO_PORT238, GPIO_PORT239,
	GPIO_PORT240, GPIO_PORT241, GPIO_PORT242, GPIO_PORT243, GPIO_PORT244,
	GPIO_PORT245, GPIO_PORT246, GPIO_PORT247, GPIO_PORT248, GPIO_PORT249,
	GPIO_PORT250, GPIO_PORT251, GPIO_PORT252, GPIO_PORT253, GPIO_PORT254,
	GPIO_PORT255, GPIO_PORT256, GPIO_PORT257, GPIO_PORT258, GPIO_PORT259,
	GPIO_PORT260, GPIO_PORT261, GPIO_PORT262, GPIO_PORT263, GPIO_PORT264,
	GPIO_PORT265, GPIO_PORT266, GPIO_PORT267, GPIO_PORT268, GPIO_PORT269,
	GPIO_PORT270, GPIO_PORT271, GPIO_PORT272, GPIO_PORT273, GPIO_PORT274,
	GPIO_PORT275, GPIO_PORT276, GPIO_PORT277,

	/* 278 .. 287 are not available */
	GPIO_PORT288 = 288, GPIO_PORT289,
	GPIO_PORT290, GPIO_PORT291, GPIO_PORT292, GPIO_PORT293, GPIO_PORT294,
	GPIO_PORT295, GPIO_PORT296, GPIO_PORT297, GPIO_PORT298, GPIO_PORT299,
	GPIO_PORT300, GPIO_PORT301, GPIO_PORT302, GPIO_PORT303, GPIO_PORT304,
	GPIO_PORT305, GPIO_PORT306, GPIO_PORT307, GPIO_PORT308, GPIO_PORT309,
	GPIO_PORT310, GPIO_PORT311, GPIO_PORT312,

	/* 313 .. 319 are not available */
	NA_GPIO_PORT319 = 319,

	GPIO_PORT320, GPIO_PORT321, GPIO_PORT322, GPIO_PORT323, GPIO_PORT324,
	GPIO_PORT325, GPIO_PORT326, GPIO_PORT327,

	/* Table 9-1 (Function 0-5) */
	GPIO_FN_LCDD0,
	GPIO_FN_LCDD1,
	GPIO_FN_LCDD2,
	GPIO_FN_LCDD3,
	GPIO_FN_LCDD4,
	GPIO_FN_LCDD5,
	GPIO_FN_LCDD6,
	GPIO_FN_LCDD7,
	GPIO_FN_LCDD8,
	GPIO_FN_LCDD9,
	GPIO_FN_LCDD10,
	GPIO_FN_LCDD11,
	GPIO_FN_LCDD12,
	GPIO_FN_LCDD13,
	GPIO_FN_LCDD14, GPIO_FN_SF_IRQ_00,
	GPIO_FN_LCDD15,
	GPIO_FN_LCDD16,
	GPIO_FN_LCDD17,
	GPIO_FN_LCDD18, GPIO_FN_MSIOF0_SS2,
	GPIO_FN_LCDD19, GPIO_FN_MSIOF1_SS2, GPIO_FN_MSIOF5_SS2,
	GPIO_FN_LCDD20, GPIO_FN_MSIOF2_SS2,
	GPIO_FN_LCDD21, GPIO_FN_MSIOF3_SS2,
	GPIO_FN_LCDD22, GPIO_FN_PORT22_SCIFA3_TXD,
	GPIO_FN_LCDD23, GPIO_FN_PORT23_SCIFA3_RXD,
	GPIO_FN_LCDHSYN, GPIO_FN_LCDCS_,
	GPIO_FN_LCDVSYN,
	GPIO_FN_LCDDCK, GPIO_FN_LCDWR_,
	GPIO_FN_LCDDISP, GPIO_FN_LCDRS,
	GPIO_FN_LCDRD_N,
	GPIO_FN_LCDLCLK, GPIO_FN_SLIM_CLK,
	GPIO_FN_LCDDON, GPIO_FN_SLIM_DATA,
	GPIO_FN_SCIFA0_RTS_, GPIO_FN_SCIFA2_RTS_, GPIO_FN_SIM0_DET,
	GPIO_FN_SCIFA0_CTS_, GPIO_FN_SCIFA2_CTS_, GPIO_FN_SF_IRQ_01, GPIO_FN_SIM1_DET,
	GPIO_FN_SCIFA0_SCK, GPIO_FN_SCIFA2_SCK, GPIO_FN_SIM0_PWRON,
	GPIO_FN_SCIFA1_RTS_, GPIO_FN_SCIFA3_RTS_, GPIO_FN_SIM1_PWRON,
	GPIO_FN_SCIFA1_CTS_, GPIO_FN_SCIFA3_CTS_, GPIO_FN_SIM0_VOLTSEL0,
	GPIO_FN_SCIFA1_SCK, GPIO_FN_SCIFA3_SCK, GPIO_FN_PORT36_TPU0TO0, GPIO_FN_SIM0_VOLTSEL1,
	GPIO_FN_SCIFB0_RTS_, GPIO_FN_TPU0TO1, GPIO_FN_SCIFB3_RTS_, GPIO_FN_SIM1_VOLTSEL0,
	GPIO_FN_SCIFB0_CTS_, GPIO_FN_SCIFB2_SCK, GPIO_FN_TPU0TO2, GPIO_FN_SCIFB3_CTS_, GPIO_FN_SIM1_VOLTSEL1,
	GPIO_FN_SCIFB0_SCK, GPIO_FN_SCIFB1_SCK, GPIO_FN_TPU0TO3, GPIO_FN_SCIFB3_SCK,
	GPIO_FN_TS_SDAT, GPIO_FN_MSIOF2_TXD,
	GPIO_FN_TS_SPSYNC, GPIO_FN_MSIOF2_RXD,
	GPIO_FN_TS_SCK, GPIO_FN_MSIOF2_SCK,
	GPIO_FN_TS_SDEN, GPIO_FN_MSIOF2_SYNC,
	GPIO_FN_KEYIN0,
	GPIO_FN_KEYIN1,
	GPIO_FN_KEYIN2,
	GPIO_FN_KEYIN3,
	GPIO_FN_KEYIN4,
	GPIO_FN_SIM0_RST,
	GPIO_FN_SIM0_CLK,
	GPIO_FN_SIM0_IO,
	GPIO_FN_SIM1_RST,
	GPIO_FN_SIM1_CLK,
	GPIO_FN_SIM1_IO,
	GPIO_FN_IC_DP,
	GPIO_FN_IC_DM,
	GPIO_FN_HSI_RX_FLAG, GPIO_FN_SCIFB2_TXD, GPIO_FN_MSIOF3_TXD, GPIO_FN_PORT72_GIO_OUT4,
	GPIO_FN_HSI_RX_DATA, GPIO_FN_SCIFB2_RXD, GPIO_FN_MSIOF3_RXD, GPIO_FN_PORT73_GIO_OUT5,
	GPIO_FN_HSI_TX_READY, GPIO_FN_SCIFB2_RTS, GPIO_FN_MSIOF3_SCK, GPIO_FN_PORT74_GIO_OUT0,
	GPIO_FN_HSI_RX_WAKE, GPIO_FN_SCIFB2_CTS, GPIO_FN_MSIOF3_SYNC, GPIO_FN_GenIO4,
	GPIO_FN_HSI_TX_FLAG, GPIO_FN_SCIFB1_RTS, GPIO_FN_PORT76_GIO_OUT1,
	GPIO_FN_HSI_TX_DATA, GPIO_FN_SCIFB1_CTS, GPIO_FN_PORT77_GIO_OUT2,
	GPIO_FN_HSI_RX_READY, GPIO_FN_SCIFB1_TXD, GPIO_FN_PORT78_GIO_OUT3,
	GPIO_FN_HSI_TX_WAKE, GPIO_FN_SCIFB1_RXD, GPIO_FN_GenIO8,
	GPIO_FN_MSIOF0_TXD,
	GPIO_FN_MSIOF0_RXD,
	GPIO_FN_MSIOF0_SCK, GPIO_FN_I2C_SCL2H,
	GPIO_FN_MSIOF0_SYNC, GPIO_FN_I2C_SDA2H,
	GPIO_FN_MSIOF1_TXD, GPIO_FN_I2C_SCL0H, GPIO_FN_SF_I2C_SCL0H, GPIO_FN_MSIOF5_TXD,
	GPIO_FN_MSIOF1_RXD, GPIO_FN_I2C_SDA0H, GPIO_FN_SF_I2C_SDA0H, GPIO_FN_MSIOF5_RXD,
	GPIO_FN_MSIOF1_SCK, GPIO_FN_I2C_SCL1H, GPIO_FN_SF_I2C_SCL1H, GPIO_FN_MSIOF5_SCK,
	GPIO_FN_MSIOF1_SYNC, GPIO_FN_I2C_SDA1H, GPIO_FN_SF_I2C_SDA1H, GPIO_FN_MSIOF5_SYNC,
	GPIO_FN_MSIOF0_SS1, GPIO_FN_SCIFA2_TXD,
	GPIO_FN_MSIOF1_SS1, GPIO_FN_SCIFA2_RXD, GPIO_FN_MSIOF5_SS1,
	GPIO_FN_MSIOF2_SS1, GPIO_FN_PORT90_SCIFA3_TXD,
	GPIO_FN_MSIOF3_SS1, GPIO_FN_PORT91_SCIFA3_RXD,
	GPIO_FN_KEYIN5,
	GPIO_FN_KEYIN6,
	GPIO_FN_KEYIN7,
	GPIO_FN_KEYOUT0,
	GPIO_FN_KEYOUT1,
	GPIO_FN_KEYOUT2,
	GPIO_FN_KEYOUT3,
	GPIO_FN_KEYOUT4,
	GPIO_FN_KEYOUT5,
	GPIO_FN_KEYOUT6,
	GPIO_FN_KEYOUT7, GPIO_FN_RFANAEN,
	GPIO_FN_KEYIN8, GPIO_FN_KEYOUT8, GPIO_FN_SF_IRQ_04,
	GPIO_FN_KEYIN9, GPIO_FN_KEYOUT9, GPIO_FN_SF_IRQ_05,
	GPIO_FN_KEYIN10, GPIO_FN_KEYOUT10, GPIO_FN_SF_IRQ_06,
	GPIO_FN_KEYIN11, GPIO_FN_KEYOUT11, GPIO_FN_SF_IRQ_07,
	GPIO_FN_SCIFA0_TXD,
	GPIO_FN_SCIFA0_RXD,
	GPIO_FN_SCIFA1_TXD,
	GPIO_FN_SCIFA1_RXD,
	GPIO_FN_MD3,
	GPIO_FN_MD4,
	GPIO_FN_MD6,
	GPIO_FN_MD7,
	GPIO_FN_SCIFB0_TXD,
	GPIO_FN_SCIFB0_RXD,
	GPIO_FN_DIGRFEN,
	GPIO_FN_GPS_TIMESTAMP,
	GPIO_FN_TXP,
	GPIO_FN_TXP2,
	GPIO_FN_GenIO0,
	GPIO_FN_SCIFB3_TXD,
	GPIO_FN_SCIFB3_RXD,
	GPIO_FN_SIM0_BSICOMP,
	GPIO_FN_ULPI_DATA0, GPIO_FN_MTSB_TX0,
	GPIO_FN_ULPI_DATA1, GPIO_FN_MTSB_TX1,
	GPIO_FN_ULPI_DATA2, GPIO_FN_MTSB_TX2,
	GPIO_FN_ULPI_DATA3, GPIO_FN_MTSB_TX3,
	GPIO_FN_ULPI_DATA4, GPIO_FN_MTSB_RX0,
	GPIO_FN_ULPI_DATA5, GPIO_FN_MTSB_RX1,
	GPIO_FN_ULPI_DATA6, GPIO_FN_MTSB_RX2,
	GPIO_FN_ULPI_DATA7, GPIO_FN_MTSB_RX3,
	GPIO_FN_ULPI_CLK, GPIO_FN_MTSB_TXC,
	GPIO_FN_ULPI_STP, GPIO_FN_MTSB_RXC,
	GPIO_FN_ULPI_DIR,
	GPIO_FN_ULPI_NXT,
	GPIO_FN_VIO_CKO1,
	GPIO_FN_VIO_CKO2,
	GPIO_FN_VIO_CKO3,
	GPIO_FN_VIO_CKO4,
	GPIO_FN_VIO_CKO5,
	GPIO_FN_RD_N,
	GPIO_FN_WE0_N, GPIO_FN_PORT225_TPU0TO0, GPIO_FN_PORT225_RDWR,
	GPIO_FN_WE1_N, GPIO_FN_SF_PORT_01, GPIO_FN_SIM0_GPO0,
	GPIO_FN_CS0_N, GPIO_FN_SIM0_GPO1,
	GPIO_FN_CS2_N, GPIO_FN_PWMO, GPIO_FN_TPU1TO0, GPIO_FN_SIM0_GPO2,
	GPIO_FN_CS4_N, GPIO_FN_VIO_VD, GPIO_FN_SIM1_GPO0,
	GPIO_FN_WAIT_N, GPIO_FN_VIO_CLK, GPIO_FN_SIM1_GPO1,
	GPIO_FN_PORT231_RDWR, GPIO_FN_VIO_HD, GPIO_FN_SIM1_GPO2,
	GPIO_FN_D15, GPIO_FN_VIO_D9, GPIO_FN_GIO_OUT15,
	GPIO_FN_D14, GPIO_FN_VIO_D8, GPIO_FN_GIO_OUT14,
	GPIO_FN_D13, GPIO_FN_VIO_D7, GPIO_FN_GIO_OUT13,
	GPIO_FN_D12, GPIO_FN_VIO_D6, GPIO_FN_GIO_OUT12,
	GPIO_FN_D11, GPIO_FN_VIO_D5, GPIO_FN_GIO_OUT11,
	GPIO_FN_D10, GPIO_FN_VIO_D4, GPIO_FN_GIO_OUT10,
	GPIO_FN_D9, GPIO_FN_VIO_D3, GPIO_FN_GIO_OUT9,
	GPIO_FN_D8, GPIO_FN_VIO_D2, GPIO_FN_GIO_OUT8,
	GPIO_FN_D7, GPIO_FN_VIO_D1, GPIO_FN_GIO_OUT7,
	GPIO_FN_D6, GPIO_FN_VIO_D0, GPIO_FN_GIO_OUT6,
	GPIO_FN_D5, GPIO_FN_PORT242_GIO_OUT5,
	GPIO_FN_D4, GPIO_FN_PORT243_GIO_OUT4,
	GPIO_FN_D3, GPIO_FN_PORT244_GIO_OUT3,
	GPIO_FN_D2, GPIO_FN_PORT245_GIO_OUT2,
	GPIO_FN_D1, GPIO_FN_PORT246_GIO_OUT1,
	GPIO_FN_D0, GPIO_FN_PORT247_GIO_OUT0,
	GPIO_FN_CKO, GPIO_FN_MMCCLK1,
	GPIO_FN_A10, GPIO_FN_MMCD1_7,
	GPIO_FN_A9, GPIO_FN_MMCD1_6,
	GPIO_FN_A8, GPIO_FN_MMCD1_5,
	GPIO_FN_A7, GPIO_FN_MMCD1_4,
	GPIO_FN_A6, GPIO_FN_MMCD1_3,
	GPIO_FN_A5, GPIO_FN_MMCD1_2,
	GPIO_FN_A4, GPIO_FN_MMCD1_1,
	GPIO_FN_A3, GPIO_FN_MMCD1_0,
	GPIO_FN_A2, GPIO_FN_MMCCMD1,
	GPIO_FN_A1,
	GPIO_FN_A0, GPIO_FN_BS,
	GPIO_FN_FSIACK, GPIO_FN_PORT260_ISP_IRIS1,
	GPIO_FN_FSIAISLD,
	GPIO_FN_FSIAOMC, GPIO_FN_PORT262_ISP_IRIS0,
	GPIO_FN_FSIAOLR, GPIO_FN_FSIAILR,
	GPIO_FN_FSIAOBT, GPIO_FN_FSIAIBT,
	GPIO_FN_FSIAOSLD,
	GPIO_FN_FSIBISLD,
	GPIO_FN_FSIBOLR, GPIO_FN_FSIBILR,
	GPIO_FN_FSIBOMC, GPIO_FN_PORT268_ISP_SHUTTER1,
	GPIO_FN_FSIBOBT, GPIO_FN_FSIBIBT,
	GPIO_FN_FSIBOSLD, GPIO_FN_FSIASPDIF,
	GPIO_FN_FSIBCK, GPIO_FN_SF_IRQ_03, GPIO_FN_PORT271_ISP_SHUTTER0,
	GPIO_FN_VINT, GPIO_FN_PORT272_ISP_STROBE,
	GPIO_FN_PORT273_ISP_IRIS1, GPIO_FN_I2C_SCL3H, GPIO_FN_SF_I2C_SCL3H,
	GPIO_FN_PORT274_ISP_IRIS0, GPIO_FN_I2C_SDA3H, GPIO_FN_SF_I2C_SDA3H,
	GPIO_FN_PORT275_ISP_SHUTTER1,
	GPIO_FN_PORT276_ISP_SHUTTER0,
	GPIO_FN_PORT277_ISP_STROBE,
	GPIO_FN_SDHICLK1, GPIO_FN_STMCLK_2,
	GPIO_FN_SDHID1_0, GPIO_FN_STMDATA0_2,
	GPIO_FN_SDHID1_1, GPIO_FN_STMDATA1_2,
	GPIO_FN_SDHID1_2, GPIO_FN_STMDATA2_2,
	GPIO_FN_SDHID1_3, GPIO_FN_STMDATA3_2,
	GPIO_FN_SDHICMD1, GPIO_FN_STMSIDI_2,
	GPIO_FN_SDHICLK2, GPIO_FN_MSIOF4_SCK, GPIO_FN_MSIOF6_SCK,
	GPIO_FN_SDHID2_0, GPIO_FN_MSIOF4_TXD, GPIO_FN_MSIOF6_TXD,
	GPIO_FN_SDHID2_1, GPIO_FN_MSIOF4_SS2, GPIO_FN_SF_IRQ_02, GPIO_FN_MSIOF6_SS2,
	GPIO_FN_SDHID2_2, GPIO_FN_MSIOF4_RXD, GPIO_FN_MSIOF6_RXD,
	GPIO_FN_SDHID2_3, GPIO_FN_MSIOF4_SYNC, GPIO_FN_MSIOF6_SYNC,
	GPIO_FN_SDHICMD2, GPIO_FN_MSIOF4_SS1, GPIO_FN_SF_PORT_00, GPIO_FN_MSIOF6_SS1,
	GPIO_FN_MMCD0_0,
	GPIO_FN_MMCD0_1,
	GPIO_FN_MMCD0_2,
	GPIO_FN_MMCD0_3,
	GPIO_FN_MMCD0_4,
	GPIO_FN_MMCD0_5,
	GPIO_FN_MMCD0_6,
	GPIO_FN_MMCD0_7,
	GPIO_FN_MMCCMD0,
	GPIO_FN_MMCCLK0,
	GPIO_FN_MMCRST,
	GPIO_FN_PDM0_DATA,
	GPIO_FN_PDM1_DATA,
	GPIO_FN_SDHID0_0, GPIO_FN_STMDATA0_1,
	GPIO_FN_SDHID0_1, GPIO_FN_STMDATA1_1,
	GPIO_FN_SDHID0_2, GPIO_FN_STMDATA2_1,
	GPIO_FN_SDHID0_3, GPIO_FN_STMDATA3_1,
	GPIO_FN_SDHICMD0, GPIO_FN_STMSIDI_1,
	GPIO_FN_SDHIWP0,
	GPIO_FN_SDHICLK0, GPIO_FN_STMCLK_1,
	GPIO_FN_SDHICD0,

	/* MSEL3 special case */
	GPIO_FN_SDHI_IO_POWER_OFF,
	GPIO_FN_SDHI_IO_POWER_ON,
	GPIO_FN_SIM0_IO_POWER_OFF,
	GPIO_FN_SIM0_IO_POWER_ON,
	GPIO_FN_SIM1_IO_POWER_OFF,
	GPIO_FN_SIM1_IO_POWER_ON,
	GPIO_FN_DEBUG_MON_KEYSC,
	GPIO_FN_DEBUG_MON_BSC,
	GPIO_FN_LDDR_PORT_LCDC0,
	GPIO_FN_LDDR_PORT_LCDC1,
	GPIO_FN_ICDP_ICDM_OUTDISABLE,
	GPIO_FN_ICDP_ICDM_ICUSB,
	GPIO_FN_HSI_INTERNAL_CON,
	GPIO_FN_HSI_HSI0_SEL,
	GPIO_FN_HSI_HSI1_SEL,

	/* MSEL4 special case */
	GPIO_FN_SLIM_ISO_MODE,
	GPIO_FN_SLIM_PUSH_MODE,
	GPIO_FN_I2C2_I2C2,
	GPIO_FN_I2C2_SF_I2C2,
	GPIO_FN_I2C3_I2C3,
	GPIO_FN_I2C3_SF_I2C3,
	GPIO_FN_RESETA_ENABLE_PU,
	GPIO_FN_RESETA_DISABLE_PU,
	GPIO_FN_ASEBRK_PD,
	GPIO_FN_ASEBRK_PU,

	/* Functions with pull-ups */
};

extern int r8a7373_irqc_set_debounce(int irq, unsigned debounce);
extern void __iomem *sbsc_sdmracr1a;

/*
 * l2cache initialization
 */
extern void r8a7373_l2cache_init(void);

/* DMA slave IDs */
enum {
	SHDMA_SLAVE_INVALID,
	SHDMA_SLAVE_SCIF0_TX,
	SHDMA_SLAVE_SCIF0_RX,
	SHDMA_SLAVE_SCIF1_TX,
	SHDMA_SLAVE_SCIF1_RX,
	SHDMA_SLAVE_SCIF2_TX,
	SHDMA_SLAVE_SCIF2_RX,
	SHDMA_SLAVE_SCIF3_TX,
	SHDMA_SLAVE_SCIF3_RX,
	SHDMA_SLAVE_SCIF4_TX,
	SHDMA_SLAVE_SCIF4_RX,
	SHDMA_SLAVE_SCIF5_TX,
	SHDMA_SLAVE_SCIF5_RX,
	SHDMA_SLAVE_SCIF6_TX,
	SHDMA_SLAVE_SCIF6_RX,
	SHDMA_SLAVE_SCIF7_TX,
	SHDMA_SLAVE_SCIF7_RX,
	SHDMA_SLAVE_SDHI0_TX,
	SHDMA_SLAVE_SDHI0_RX,
	SHDMA_SLAVE_SDHI1_TX,
	SHDMA_SLAVE_SDHI1_RX,
	SHDMA_SLAVE_SDHI2_TX,
	SHDMA_SLAVE_SDHI2_RX,
	SHDMA_SLAVE_MMCIF0_TX,
	SHDMA_SLAVE_MMCIF0_RX,
	SHDMA_SLAVE_MMCIF1_TX,
        SHDMA_SLAVE_MMCIF1_RX,
        SHDMA_SLAVE_FSI2A_TX,
        SHDMA_SLAVE_FSI2A_RX,
	SHDMA_SLAVE_FSI2B_TX,
	SHDMA_SLAVE_FSI2B_RX,
	SHDMA_SLAVE_SCUW_FFD_TX,
	SHDMA_SLAVE_SCUW_FFU_RX,
	SHDMA_SLAVE_SCUW_CPUFIFO_0_TX,
	SHDMA_SLAVE_SCUW_CPUFIFO_2_RX,
	SHDMA_SLAVE_SCUW_CPUFIFO_1_TX,
	SHDMA_SLAVE_PCM2PWM_TX,
};

/* System-wide ID number for HPB semaphores */
enum {
	SMINVALID, SMGPIO, SMCPG, SMSYSC,

	/* General-purpose bus semaphores */
	SMGP000, SMGP001, SMGP002, SMGP003, SMGP004, SMGP005, SMGP006, SMGP007,
	SMGP008, SMGP009, SMGP010, SMGP011, SMGP012, SMGP013, SMGP014, SMGP015,
	SMGP016, SMGP017, SMGP018, SMGP019, SMGP020, SMGP021, SMGP022, SMGP023,
	SMGP024, SMGP025, SMGP026, SMGP027, SMGP028, SMGP029, SMGP030, SMGP031,

	SMGP100, SMGP101, SMGP102, SMGP103, SMGP104, SMGP105, SMGP106, SMGP107,
	SMGP108, SMGP109, SMGP110, SMGP111, SMGP112, SMGP113, SMGP114, SMGP115,
	SMGP116, SMGP117, SMGP118, SMGP119, SMGP120, SMGP121, SMGP122, SMGP123,
	SMGP124, SMGP125, SMGP126, SMGP127, SMGP128, SMGP129, SMGP130, SMGP131,
};

struct hwspinlock;
extern struct hwspinlock *r8a7373_hwlock_gpio;
extern struct hwspinlock *r8a7373_hwlock_cpg;
extern struct hwspinlock *r8a7373_hwlock_sysc;

/*Operating Points*/
enum {
	/*DON'T CHANGE ORDER HERE, NEED ALIGNMENT WITH MODEM*/
	ZB3_FREQ_65 = 0,
	ZB3_FREQ_87,
	ZB3_FREQ_97,
	ZB3_FREQ_130,
	ZB3_FREQ_173,
	ZB3_FREQ_260,
	ZB3_FREQ_520,
	ZB3_FREQ_SIZE
	/*DON'T CHANGE ORDER HERE, NEED ALIGNMENT WITH MODEM*/
};

struct sbsc_param {
	/*DON'T CHANGE ORDER HERE, NEED ALIGNMENT WITH MODEM*/
	u8 pll3multiplier_1;
	u8 zb3divider_1;
	u8 pll3multiplier_2;
	u8 zb3divider_2;
	u32 SDWCRC0A;
	u32 SDWCRC1A;
	u32 SDWCRC2A;
	u32 SDWCR00A;
	u32 SDWCR01A;
	u32 SDWCR10A;
	u32 SDWCR11A;
	u32 freq;
	/*DON'T CHANGE ORDER HERE, NEED ALIGNMENT WITH MODEM*/
};

/*Shared area memory mapping*/
#define SHARED_AREA_SBSC_START_PHY	SDRAM_SOFT_SEMAPHORE_FREQ_START_ADDR
#define SHARED_AREA_SBSC_END_PHY	SDRAM_SOFT_SEMAPHORE_FREQ_END_ADDR
#define SHARED_AREA_SBSC_SIZE		(SHARED_AREA_SBSC_END_PHY - \
					SHARED_AREA_SBSC_START_PHY + 1)

#define SHARED_AREA_REV 	1

struct shared_area {
	/*DON'T CHANGE ORDER HERE, NEED ALIGNMENT WITH MODEM*/
	u32 ape_req_freq;
	u32 bb_req_freq;
	struct sbsc_param sbsc[ZB3_FREQ_SIZE];
	u8 dummy[(SHARED_AREA_SBSC_SIZE - (ZB3_FREQ_SIZE * sizeof(struct sbsc_param) + 4*sizeof(u32)))];
	u32 pll_reprogram;
	u32 revision;
	/*DON'T CHANGE ORDER HERE, NEED ALIGNMENT WITH MODEM*/
};

void cpg_init_sbsc_clock_change(struct shared_area *sh);



#define LPCKCR_MODE0	0
#define LPCKCR_MODE1	1
#define LPCKCR_MODE2	2
#define LPCKCR_MODE3	4

void cpg_set_lpclkcr_mode(u32 mode);

#define R8A7373_IRQC_BASE       512
#define R8A7373_IRQC_IRQ(irq)   ((irq) + R8A7373_IRQC_BASE)

struct r8a7373_pm_domain {
       struct generic_pm_domain genpd;
       struct dev_power_governor *gov;
       unsigned int bit_shift;
       bool debug;
};

static inline struct r8a7373_pm_domain *to_r8a7373_pd(struct generic_pm_domain *d)
{
       return container_of(d, struct r8a7373_pm_domain, genpd);
}

#ifdef CONFIG_PM
extern struct r8a7373_pm_domain r8a7373_a3sg;
extern struct r8a7373_pm_domain r8a7373_a3sp;
extern struct r8a7373_pm_domain r8a7373_a3r;
extern struct r8a7373_pm_domain r8a7373_a4rm;
extern struct r8a7373_pm_domain r8a7373_a4mp;

extern void r8a7373_init_pm_domain(struct r8a7373_pm_domain *r8a7373_pd);
extern void r8a7373_add_device_to_domain(struct r8a7373_pm_domain *r8a7373_pd,
                                        struct platform_device *pdev);
extern void r8a7373_pm_add_subdomain(struct r8a7373_pm_domain *r8a7373_pd,
                                    struct r8a7373_pm_domain *r8a7373_sd);
#else
#define r8a7373_init_pm_domain(pd, flgas) do { } while (0)
#define r8a7373_add_device_to_domain(pd, pdev) do { } while (0)
#define r8a7373_pm_add_subdomain(pd, sd) do { } while (0)
#endif /* CONFIG_PM */

#endif /* __ASSEMBLY__*/
/* IO_ADDRESS */
#ifndef IO_ADDRESS
#define IO_ADDRESS(x) (x)
#endif


#define SMGP000_PMIC	SMGP000 /* for PMIC GPADC access from APE/Modem */
#define SMGP001_DFS		SMGP001
#define SMGP100_DFS_ZS	SMGP100
#define SMGP101_VCD		SMGP101
#define CMSTR0_PHYS	0xe6130000
#define CMSTR0		IO_ADDRESS(CMSTR0_PHYS)
#define CMCSR0_PHYS	0xe6130010
#define CMCSR0		IO_ADDRESS(CMCSR0_PHYS)
#define CMCNT0_PHYS	0xe6130014
#define CMCNT0		IO_ADDRESS(CMCNT0_PHYS)
#define CMCOR0_PHYS	0xe6130018
#define CMCOR0		IO_ADDRESS(CMCOR0_PHYS)
#define CMSTR3_PHYS	0xe6130300
#define CMSTR3		IO_ADDRESS(CMSTR3_PHYS)
#define CMCSR3_PHYS	0xe6130310
#define CMCSR3		IO_ADDRESS(CMCSR3_PHYS)
#define CMCNT3_PHYS	0xE6130314
#define CMCNT3		IO_ADDRESS(CMCNT3_PHYS)
#define CMCOR3_PHYS	0xe6130318
#define CMCOR3		IO_ADDRESS(CMCOR3_PHYS)
/* CMT14 sched_clock */
#define CMSTR4_PHYS	0xe6130400
#define CMSTR4		IO_ADDRESS(CMSTR4_PHYS)
#define CMCSR4_PHYS	0xe6130410
#define CMCSR4		IO_ADDRESS(CMCSR4_PHYS)
#define CMCNT4_PHYS	0xe6130414
#define CMCNT4		IO_ADDRESS(CMCNT4_PHYS)
#define CMCOR4_PHYS	0xe6130418
#define CMCOR4		IO_ADDRESS(CMCOR4_PHYS)
#define CMSTR15_PHYS        0xE6130500U
#define CMSTR15             IO_ADDRESS(0xE6130500U)
#define CMCSR15_PHYS        0xE6130510U
#define CMCSR15             IO_ADDRESS(0xE6130510U)
#define CMCNT15_PHYS        0xE6130514U
#define CMCNT15             IO_ADDRESS(0xE6130514U)
#define CMCOR15_PHYS        0xE6130518U
#define CMCOR15             IO_ADDRESS(0xE6130518U)
#define CMSTR17_PHYS        0xE6130700
#define CMSTR17             IO_ADDRESS(CMSTR17_PHYS)
#define CMCSR17_PHYS        0xE6130710
#define CMCSR17             IO_ADDRESS(CMCSR17_PHYS)
#define CMCNT17_PHYS        0xE6130714
#define CMCNT17             IO_ADDRESS(CMCNT17_PHYS)
#define CMCOR17_PHYS        0xE6130718
#define CMCOR17             IO_ADDRESS(CMCOR17_PHYS)
/* CMT10 clocksource */
#define CMCLKE_PHYS	0xe6131000
#define CMCLKE		IO_ADDRESS(CMCLKE_PHYS)

#define CPG_BASEPhys	0xE6150000
#define FRQCRA_PHYS	CPG_BASEPhys
#define FRQCRA		IO_ADDRESS(FRQCRA_PHYS)
#define FRQCRB_PHYS	0xE6150004
#define FRQCRB		IO_ADDRESS(FRQCRB_PHYS)
#define VCLKCR1_PHYS	0xE6150008
#define VCLKCR1		IO_ADDRESS(VCLKCR1_PHYS)
#define VCLKCR2_PHYS	0xE615000C
#define VCLKCR2		IO_ADDRESS(VCLKCR2_PHYS)
#define ZBCKCR_PHYS	0xE6150010
#define ZBCKCR		IO_ADDRESS(ZBCKCR_PHYS)

#define VCLKCR3_PHYS	0xE6150014
#define VCLKCR3		IO_ADDRESS(VCLKCR3_PHYS)
#define FSIACKCR_PHYS	0xE6150018
#define FSIACKCR	IO_ADDRESS(FSIACKCR_PHYS)
#define VCLKCR4Phys	0xE615001C
#define VCLKCR4		IO_ADDRESS(VCLKCR4Phys)
#define RTSTBCR_PHYS	0xE6150020
#define RTSTBCR		IO_ADDRESS(RTSTBCR_PHYS)
#define PLL1CR_PHYS	0xE6150028
#define PLL1CR		IO_ADDRESS(PLL1CR_PHYS)
#define CPG_PLL2CR_PHYS	0xE615002C
#define CPG_PLL2CR	IO_ADDRESS(CPG_PLL2CR_PHYS)
#define MSTPSR0Phys	0xE6150030
#define MSTPSR0		IO_ADDRESS(MSTPSR0Phys)
#define VCLKCR5_PHYS	0xE6150034
#define VCLKCR5		IO_ADDRESS(VCLKCR5_PHYS)
#define MSTPSR1_PHYS	0xE6150038
#define MSTPSR1		IO_ADDRESS(MSTPSR1_PHYS)
#define MSTPSR5_PHYS	0xE615003C
#define MSTPSR5		IO_ADDRESS(MSTPSR5_PHYS)
#define MSTPSR2Phys	0xE6150040
#define MSTPSR2		IO_ADDRESS(MSTPSR2Phys)
#define MSTPSR3_PHYS	0xE6150048
#define MSTPSR3		IO_ADDRESS(MSTPSR3_PHYS)
#define MSTPSR4_PHYS	0xE615004C
#define MSTPSR4		IO_ADDRESS(MSTPSR4_PHYS)
#define ASTAT_PHYS	0xE6150054
#define ASTAT		IO_ADDRESS(ASTAT_PHYS)
#define DVFSCR1_PHYS	0xE615005C
#define DVFSCR1		IO_ADDRESS(DVFSCR1_PHYS)
#define CPG_DSITCKCR_PHYS	0xE6150060
#define CPG_DSITCKCR		IO_ADDRESS(CPG_DSITCKCR_PHYS)
#define CPG_DSI0PCKCR_PHYS	0xE6150064
#define CPG_DSI0PCKCR		IO_ADDRESS(CPG_DSI0PCKCR_PHYS)
#define CPG_DSI1PCKCR_PHYS	0xE6150068
#define CPG_DSI1PCKCR		IO_ADDRESS(CPG_DSI1PCKCR_PHYS)
#define CPG_DSI0PHYCR_PHYS	0xe615006c
#define CPG_DSI0PHYCR		IO_ADDRESS(CPG_DSI0PHYCR_PHYS)
#define CPG_DSI1PHYCR_PHYS	0xE6150070
#define CPG_DSI1PHYCR	IO_ADDRESS(CPG_DSI1PHYCR_PHYS)
#define SD0CKCR_PHYS	0xE6150074
#define SD0CKCR		IO_ADDRESS(SD0CKCR_PHYS)
#define SD1CKCR_PHYS	0xE6150078
#define SD1CKCR		IO_ADDRESS(SD1CKCR_PHYS)
#define SD2CKCR_PHYS	0xE615007C
#define SD2CKCR		IO_ADDRESS(SD2CKCR_PHYS)
#define MPCKCR_PHYS	0xE6150080
#define MPCKCR		IO_ADDRESS(MPCKCR_PHYS)
#define SPUACKCR_PHYS	0xE6150084
#define SPUACKCR	IO_ADDRESS(SPUACKCR_PHYS)
#define SLIMBCKCR_PHYS	0xE6150088
#define SLIMBCKCR	IO_ADDRESS(SLIMBCKCR_PHYS)
#define FSIBCKCR_PHYS	0xE6150090
#define FSIBCKCR	IO_ADDRESS(FSIBCKCR_PHYS)
/* VCD add end */
#define HSICKCR_PHYS	0xE615008C
#define HSICKCR		IO_ADDRESS(HSICKCR_PHYS)

/* VCD add start */
#define SPUVCKCR_PHYS	0xE6150094
#define SPUVCKCR	IO_ADDRESS(SPUVCKCR_PHYS)

#define M4CKCR_PHYS	0xE6150098
#define M4CKCR		IO_ADDRESS(M4CKCR_PHYS)

#define CKSCR_PHYS	0xE61500C0
#define CKSCR		IO_ADDRESS(CKSCR_PHYS)
#define PLL1STPCR_PHYS	0xE61500C8
#define PLL1STPCR	IO_ADDRESS(PLL1STPCR_PHYS)
#define MPMODE_PHYS	0xE61500CC
#define MPMODE		IO_ADDRESS(MPMODE_PHYS)
/* PLL Enable Register */
#define PLLECRPhys	0xE61500D0
#define PLLECR		IO_ADDRESS(PLLECRPhys)
#define PLL0CR_PHYS	0xE61500D8
#define PLL0CR		IO_ADDRESS(PLL0CR_PHYS)
#define RMSTPCR0Phys	0xE6150110
#define RMSTPCR0	IO_ADDRESS(RMSTPCR0Phys)
#define RMSTPCR1_PHYS	0xE6150114
#define RMSTPCR1	IO_ADDRESS(RMSTPCR1_PHYS)
#define RMSTPCR2Phys	0xE6150118
#define RMSTPCR2	IO_ADDRESS(RMSTPCR2Phys)
#define RMSTPCR3_PHYS	0xE615011C
#define RMSTPCR3	IO_ADDRESS(RMSTPCR3_PHYS)
#define RMSTPCR4_PHYS	0xE6150120
#define RMSTPCR4	IO_ADDRESS(RMSTPCR4_PHYS)
#define RMSTPCR5_PHYS	0xE6150124
#define RMSTPCR5	IO_ADDRESS(RMSTPCR5_PHYS)
#define SMSTPCR0_PHYS	0xE6150130
#define SMSTPCR0	IO_ADDRESS(SMSTPCR0_PHYS)
#define SMSTPCR1_PHYS	0xE6150134
#define SMSTPCR1	IO_ADDRESS(SMSTPCR1_PHYS)
#define SMSTPCR2Phys	0xE6150138
#define SMSTPCR2	IO_ADDRESS(SMSTPCR2Phys)
#define SMSTPCR3_PHYS	0xE615013C
#define SMSTPCR3	IO_ADDRESS(SMSTPCR3_PHYS)
#define SMSTPCR4_PHYS	0xE6150140
#define SMSTPCR4	IO_ADDRESS(SMSTPCR4_PHYS)
#define SMSTPCR5_PHYS	0xE6150144
#define SMSTPCR5	IO_ADDRESS(SMSTPCR5_PHYS)
#define MMSTPCR0_PHYS	0xE6150150
#define MMSTPCR0	IO_ADDRESS(MMSTPCR0_PHYS)
#define MMSTPCR1_PHYS	0xE6150154
#define MMSTPCR1	IO_ADDRESS(MMSTPCR1_PHYS)
#define MMSTPCR2_PHYS	0xE6150158
#define MMSTPCR2	IO_ADDRESS(MMSTPCR2_PHYS)
#define MMSTPCR3_PHYS	0xE615015C
#define MMSTPCR3	IO_ADDRESS(MMSTPCR3_PHYS)
#define MMSTPCR4_PHYS	0xE6150160
#define MMSTPCR4	IO_ADDRESS(MMSTPCR4_PHYS)
#define MMSTPCR5_PHYS	0xE6150164
#define MMSTPCR5	IO_ADDRESS(MMSTPCR5_PHYS)

#define PLL0STPCR_PHYS	0xE61500F0
#define PLL0STPCR	IO_ADDRESS(PLL0STPCR_PHYS)
#define PLL2STPCR_PHYS	0xE61500F8
#define PLL2STPCR	IO_ADDRESS(PLL2STPCR_PHYS)
#define PLL3STPCR_PHYS	0xE61500FC
#define PLL3STPCR	IO_ADDRESS(PLL3STPCR_PHYS)
/* PLL3 control register */
#define PLL3CR_PHYS	0xE61500DC
#define PLL3CR		IO_ADDRESS(PLL3CR_PHYS)
#define FRQCRD_PHYS	0xE61500E4
#define FRQCRD		IO_ADDRESS(FRQCRD_PHYS)
#define VREFCR_PHYS	0xE61500EC
#define VREFCR		IO_ADDRESS(VREFCR_PHYS)
#define SEQMON_PHYS	0xE6150108
#define SEQMON		IO_ADDRESS(SEQMON_PHYS)
#define CPG_PSTR_PHYS	0xE6151040
#define CPG_PSTR	IO_ADDRESS(CPG_PSTR_PHYS)
#define CPG_SCPUSTR_PHYS	0xE6151040
#define CPG_SCPUSTR	IO_ADDRESS(CPG_SCPUSTR_PHYS)
#define SRCR0_PHYS	0xE61580A0
#define SRCR0		IO_ADDRESS(SRCR0_PHYS)
#define SRCR1_PHYS	0xE61580A8
#define SRCR1		IO_ADDRESS(SRCR1_PHYS)
#define SRCR2_PHYS	0xE61580B0
#define SRCR2		IO_ADDRESS(SRCR2_PHYS)
#define SRCR3_PHYS	0xE61580B8
#define SRCR3		IO_ADDRESS(SRCR3_PHYS)
#define SRCR4_PHYS	0xE61580BC
#define SRCR4		IO_ADDRESS(SRCR4_PHYS)
#define SRCR5_PHYS	0xE61580C4
#define SRCR5		IO_ADDRESS(SRCR5_PHYS)

#define BBFRQCRD_PHYS	0xE61500E8
#define BBFRQCRD	IO_ADDRESS(BBFRQCRD_PHYS)
#define RMSTPCR4Phys	0xE6150120
#define SMSTPCR4Phys	0xE6150140
#define MSTPSR4Phys	0xE615004C

#define UFCKCR_PHYS	0xE615009C
#define UFCKCR		IO_ADDRESS(UFCKCR_PHYS)
#define MSTPSR6_PHYS	0xE61501C0
#define MSTPSR6		IO_ADDRESS(MSTPSR6_PHYS)
#define MMSTPCR6_PHYS	0xE6150168
#define MMSTPCR6	IO_ADDRESS(MMSTPCR6_PHYS)
#define SRCR6_PHYS	0xE61581c8
#define SRCR6		IO_ADDRESS(SRCR6_PHYS)
#define SMSTPCR6_PHYS	0xE6150148
#define SMSTPCR6	IO_ADDRESS(SMSTPCR6_PHYS)
#define PLL22STPCR_PHYS	0xE61501F8
#define PLL22STPCR	IO_ADDRESS(PLL22STPCR_PHYS)
#define	RMSTPCR6_PHYS	0xE6150128
#define RMSTPCR6	IO_ADDRESS(RMSTPCR6_PHYS)

#define CPG_SEMCTRLPhys 0xE6158000
/******************************************/
/* XTAL though mode				*/
/*****************************************/
#define CPG_LPCKCRPhys	0xE6151024
#define CPG_LPCKCR	IO_ADDRESS(CPG_LPCKCRPhys)

#define LPMR_PHYS	0xE6150200
#define LPMR		IO_ADDRESS(LPMR_PHYS)

#define CPG_CHECK_REG_PHYS              0xE61503D0U
#define CPG_CHECK_REG                   IO_ADDRESS(0xE61503D0U)
#define CPG_CHECK_STATUS_PHYS           0xE61503DCU
#define CPG_CHECK_STATUS                IO_ADDRESS(0xE61503DCU)

#define CPG_PLL3CR_1040MHZ_PHYS		0x27000000
#define CPG_PLL3CR_1040MHZ		IO_ADDRESS(CPG_PLL3CR_1040MHZ_PHYS)
#define CPG_PLL3CR_X30_PHYS		0x1D000000
#define CPG_PLL3CR_X30			IO_ADDRESS(CPG_PLL3CR_X30_PHYS)
#define CPG_PLLECR_PLL3ST_PHYS		0x00000800
#define CPG_PLLECR_PLL3ST		IO_ADDRESS(CPG_PLLECR_PLL3ST_PHYS)

/*System-CPU PERIPHCLK Control Register*/
#define PCLKCR_PHYS	0xE6151020
#define PCLKCR          IO_ADDRESS(PCLKCR_PHYS)

#define PLL22CR_PHYS	0xE61501F4
#define PLL22CR		IO_ADDRESS(PLL22CR_PHYS)
#define ZDIVCR5_PHYS	0xE61501b4
#define ZDIVCR5		IO_ADDRESS(ZDIVCR5_PHYS)

#define GPIO_BASE_PHYS		0xE6050000
#define GPIO_BASE		IO_ADDRESS(GPIO_BASE_PHYS)
#define GPIO_DRVCR_SD0_PHYS	(volatile ushort*)(0xE6050000ul + 0x818E)
#define GPIO_DRVCR_SD0		IO_ADDRESS(GPIO_DRVCR_SD0_PHYS)
#define GPIO_DRVCR_SIM1_PHYS	(volatile ushort*)(0xE6050000ul + 0x8192)
#define GPIO_DRVCR_SIM1		IO_ADDRESS(GPIO_DRVCR_SIM1_PHYS)
#define GPIO_DRVCR_SIM2_PHYS	(volatile ushort*)(0xE6050000ul + 0x8194)
#define GPIO_DRVCR_SIM2		IO_ADDRESS(GPIO_DRVCR_SIM2_PHYS)

#define GPIO_PORT26_CR_PHYS         0xE605001AU
#define GPIO_PORT26_CR              IO_ADDRESS(GPIO_PORT26_CR_PHYS)
#define GPIO_PORTL031_000DR_PHYS	0xE6054000
#define GPIO_PORTL031_000DR			IO_ADDRESS(GPIO_PORTL031_000DR_PHYS)
#define GPIO_PORTL063_032DR_PHYS	0xE6054004
#define GPIO_PORTL063_032DR			IO_ADDRESS(GPIO_PORTL063_032DR_PHYS)
#define GPIO_PORTL095_064DR_PHYS	0xE6054008
#define GPIO_PORTL095_064DR			IO_ADDRESS(GPIO_PORTL095_064DR_PHYS)
#define GPIO_PORTL127_096DR_PHYS	0xE605400C
#define GPIO_PORTL127_096DR		IO_ADDRESS(GPIO_PORTL127_096DR_PHYS)
#define GPIO_PORTL159_128DR_PHYS	0xE6055000
#define GPIO_PORTL159_128DR		IO_ADDRESS(GPIO_PORTL159_128DR_PHYS)
#define GPIO_PORTL223_192DR_PHYS	0xE6056000
#define GPIO_PORTL223_192DR		IO_ADDRESS(GPIO_PORTL223_192DR_PHYS)
#define GPIO_PORTL255_224DR_PHYS	0xE6056004
#define GPIO_PORTL255_224DR		IO_ADDRESS(GPIO_PORTL255_224DR_PHYS)
#define GPIO_PORTL287_256DR_PHYS	0xE6056008
#define GPIO_PORTL287_256DR		IO_ADDRESS(GPIO_PORTL287_256DR_PHYS)
#define GPIO_PORTL319_288DR_PHYS	0xE605600C
#define GPIO_PORTL319_288DR		IO_ADDRESS(GPIO_PORTL319_288DR_PHYS)
#define GPIO_PORTL351_320DR_PHYS	0xE6056010
#define GPIO_PORTL351_320DR		IO_ADDRESS(GPIO_PORTL351_320DR_PHYS)

#define GPIO_PORTL063_032DSR_PHYS	0xE6074104
#define GPIO_PORTL063_032DSR		IO_ADDRESS(GPIO_PORTL063_032DSR_PHYS)
#define GPIO_PORTL063_032DCR_PHYS	0xE6074204
#define GPIO_PORTL063_032DCR		IO_ADDRESS(GPIO_PORTL063_032DCR_PHYS)

#define GPIO_PORT98CR_PHYS			0xE6050062
#define GPIO_PORT98CR				IO_ADDRESS(GPIO_PORT98CR_PHYS)
#define GPIO_PORT272_CR_PHYS		0xE6052110
#define GPIO_PORT272_CR				IO_ADDRESS(GPIO_PORT272_CR_PHYS)

#define PORT0_CR_PHYS     	0xE6050000
#define PORT0_CR       IO_ADDRESS(PORT0_CR_PHYS)
#define PORT1_CR_PHYS          0xE6050001
#define PORT1_CR       IO_ADDRESS(PORT1_CR_PHYS)
#define PORT2_CR_PHYS          0xE6050002
#define PORT2_CR       IO_ADDRESS(PORT2_CR_PHYS)
#define PORT3_CR_PHYS          0xE6050003
#define PORT3_CR       IO_ADDRESS(PORT3_CR_PHYS)
#define PORT4_CR_PHYS          0xE6050004
#define PORT4_CR       IO_ADDRESS(PORT4_CR_PHYS)
#define PORT5_CR_PHYS          0xE6050005
#define PORT5_CR       IO_ADDRESS(PORT5_CR_PHYS)
#define PORT6_CR_PHYS          0xE6050006
#define PORT6_CR       IO_ADDRESS(PORT6_CR_PHYS)
#define PORT7_CR_PHYS          0xE6050007
#define PORT7_CR       IO_ADDRESS(PORT7_CR_PHYS)
#define PORT8_CR_PHYS          0xE6050008
#define PORT8_CR       IO_ADDRESS(PORT8_CR_PHYS)
#define PORT9_CR_PHYS          0xE6050009
#define PORT9_CR       IO_ADDRESS(PORT9_CR_PHYS)
#define PORT10_CR_PHYS         0xE605000A
#define PORT10_CR       IO_ADDRESS(PORT10_CR_PHYS)
#define PORT11_CR_PHYS         0xE605000B
#define PORT11_CR       IO_ADDRESS(PORT11_CR_PHYS)
#define PORT12_CR_PHYS         0xE605000C
#define PORT12_CR       IO_ADDRESS(PORT12_CR_PHYS)
#define PORT13_CR_PHYS         0xE605000D
#define PORT13_CR       IO_ADDRESS(PORT13_CR_PHYS)
#define PORT14_CR_PHYS         0xE605000E
#define PORT14_CR       IO_ADDRESS(PORT14_CR_PHYS)
#define PORT15_CR_PHYS         0xE605000F
#define PORT15_CR       IO_ADDRESS(PORT15_CR_PHYS)
#define PORT16_CR_PHYS         0xE6050010
#define PORT16_CR       IO_ADDRESS(PORT16_CR_PHYS)
#define PORT17_CR_PHYS         0xE6050011
#define PORT17_CR       IO_ADDRESS(PORT17_CR_PHYS)
#define PORT18_CR_PHYS         0xE6050012
#define PORT18_CR       IO_ADDRESS(PORT18_CR_PHYS)
#define PORT19_CR_PHYS         0xE6050013
#define PORT19_CR       IO_ADDRESS(PORT19_CR_PHYS)
#define PORT20_CR_PHYS         0xE6050014
#define PORT20_CR       IO_ADDRESS(PORT20_CR_PHYS)
#define PORT21_CR_PHYS         0xE6050015
#define PORT21_CR       IO_ADDRESS(PORT21_CR_PHYS)
#define PORT22_CR_PHYS         0xE6050016
#define PORT22_CR       IO_ADDRESS(PORT22_CR_PHYS)
#define PORT23_CR_PHYS         0xE6050017
#define PORT23_CR       IO_ADDRESS(PORT23_CR_PHYS)
#define PORT24_CR_PHYS         0xE6050018
#define PORT24_CR       IO_ADDRESS(PORT24_CR_PHYS)
#define PORT25_CR_PHYS         0xE6050019
#define PORT25_CR       IO_ADDRESS(PORT25_CR_PHYS)
#define PORT26_CR_PHYS         0xE605001A
#define PORT26_CR       IO_ADDRESS(PORT26_CR_PHYS)
#define PORT27_CR_PHYS         0xE605001B
#define PORT27_CR       IO_ADDRESS(PORT27_CR_PHYS)
#define PORT28_CR_PHYS         0xE605001C
#define PORT28_CR       IO_ADDRESS(PORT28_CR_PHYS)
#define PORT29_CR_PHYS         0xE605001D
#define PORT29_CR       IO_ADDRESS(PORT29_CR_PHYS)
#define PORT30_CR_PHYS         0xE605001E
#define PORT30_CR       IO_ADDRESS(PORT30_CR_PHYS)
#define PORT31_CR_PHYS         0xE605001F
#define PORT31_CR       IO_ADDRESS(PORT31_CR_PHYS)
#define PORT32_CR_PHYS         0xE6050020
#define PORT32_CR       IO_ADDRESS(PORT32_CR_PHYS)
#define PORT33_CR_PHYS         0xE6050021
#define PORT33_CR       IO_ADDRESS(PORT33_CR_PHYS)
#define PORT34_CR_PHYS         0xE6050022
#define PORT34_CR       IO_ADDRESS(PORT34_CR_PHYS)
#define PORT35_CR_PHYS         0xE6050023
#define PORT35_CR       IO_ADDRESS(PORT35_CR_PHYS)
#define PORT36_CR_PHYS         0xE6050024
#define PORT36_CR       IO_ADDRESS(PORT36_CR_PHYS)
#define PORT37_CR_PHYS         0xE6050025
#define PORT37_CR       IO_ADDRESS(PORT37_CR_PHYS)
#define PORT38_CR_PHYS         0xE6050026
#define PORT38_CR       IO_ADDRESS(PORT38_CR_PHYS)
#define PORT39_CR_PHYS         0xE6050027
#define PORT39_CR       IO_ADDRESS(PORT39_CR_PHYS)
#define PORT40_CR_PHYS         0xE6050028
#define PORT40_CR       IO_ADDRESS(PORT40_CR_PHYS)
#define PORT41_CR_PHYS         0xE6050029
#define PORT41_CR       IO_ADDRESS(PORT41_CR_PHYS)
#define PORT42_CR_PHYS         0xE605002A
#define PORT42_CR       IO_ADDRESS(PORT42_CR_PHYS)
#define PORT43_CR_PHYS         0xE605002B
#define PORT43_CR       IO_ADDRESS(PORT43_CR_PHYS)
#define PORT44_CR_PHYS         0xE605002C
#define PORT44_CR       IO_ADDRESS(PORT44_CR_PHYS)
#define PORT45_CR_PHYS         0xE605002D
#define PORT45_CR       IO_ADDRESS(PORT45_CR_PHYS)
#define PORT46_CR_PHYS         0xE605002E
#define PORT46_CR       IO_ADDRESS(PORT46_CR_PHYS)
#define PORT47_CR_PHYS         0xE605002F
#define PORT47_CR       IO_ADDRESS(PORT47_CR_PHYS)
#define PORT48_CR_PHYS         0xE6050030
#define PORT48_CR       IO_ADDRESS(PORT48_CR_PHYS)

#define PORT64_CR_PHYS         0xE6050040
#define PORT64_CR       IO_ADDRESS(PORT64_CR_PHYS)
#define PORT65_CR_PHYS         0xE6050041
#define PORT65_CR       IO_ADDRESS(PORT65_CR_PHYS)
#define PORT66_CR_PHYS         0xE6050042
#define PORT66_CR       IO_ADDRESS(PORT66_CR_PHYS)
#define PORT67_CR_PHYS         0xE6050043
#define PORT67_CR       IO_ADDRESS(PORT67_CR_PHYS)
#define PORT68_CR_PHYS         0xE6050044
#define PORT68_CR       IO_ADDRESS(PORT68_CR_PHYS)
#define PORT69_CR_PHYS         0xE6050045
#define PORT69_CR       IO_ADDRESS(PORT69_CR_PHYS)
#define PORT70_CR_PHYS         0xE6050046
#define PORT70_CR       IO_ADDRESS(PORT70_CR_PHYS)
#define PORT71_CR_PHYS         0xE6050047
#define PORT71_CR       IO_ADDRESS(PORT71_CR_PHYS)
#define PORT72_CR_PHYS         0xE6050048
#define PORT72_CR       IO_ADDRESS(PORT72_CR_PHYS)
#define PORT73_CR_PHYS         0xE6050049
#define PORT73_CR       IO_ADDRESS(PORT73_CR_PHYS)
#define PORT74_CR_PHYS         0xE605004A
#define PORT74_CR       IO_ADDRESS(PORT74_CR_PHYS)
#define PORT75_CR_PHYS         0xE605004B
#define PORT75_CR       IO_ADDRESS(PORT75_CR_PHYS)
#define PORT76_CR_PHYS         0xE605004C
#define PORT76_CR       IO_ADDRESS(PORT76_CR_PHYS)
#define PORT77_CR_PHYS         0xE605004D
#define PORT77_CR       IO_ADDRESS(PORT77_CR_PHYS)
#define PORT78_CR_PHYS         0xE605004E
#define PORT78_CR       IO_ADDRESS(PORT78_CR_PHYS)
#define PORT79_CR_PHYS         0xE605004F
#define PORT79_CR       IO_ADDRESS(PORT79_CR_PHYS)
#define PORT80_CR_PHYS         0xE6050050
#define PORT80_CR       IO_ADDRESS(PORT80_CR_PHYS)
#define PORT81_CR_PHYS         0xE6050051
#define PORT81_CR       IO_ADDRESS(PORT81_CR_PHYS)
#define PORT82_CR_PHYS         0xE6050052
#define PORT82_CR       IO_ADDRESS(PORT82_CR_PHYS)
#define PORT83_CR_PHYS         0xE6050053
#define PORT83_CR       IO_ADDRESS(PORT83_CR_PHYS)
#define PORT84_CR_PHYS         0xE6050054
#define PORT84_CR       IO_ADDRESS(PORT84_CR_PHYS)
#define PORT85_CR_PHYS         0xE6050055
#define PORT85_CR       IO_ADDRESS(PORT85_CR_PHYS)
#define PORT86_CR_PHYS         0xE6050056
#define PORT86_CR       IO_ADDRESS(PORT86_CR_PHYS)
#define PORT87_CR_PHYS         0xE6050057
#define PORT87_CR       IO_ADDRESS(PORT87_CR_PHYS)
#define PORT88_CR_PHYS         0xE6050058
#define PORT88_CR       IO_ADDRESS(PORT88_CR_PHYS)
#define PORT89_CR_PHYS         0xE6050059
#define PORT89_CR       IO_ADDRESS(PORT89_CR_PHYS)
#define PORT90_CR_PHYS         0xE605005A
#define PORT90_CR       IO_ADDRESS(PORT90_CR_PHYS)
#define PORT91_CR_PHYS         0xE605005B
#define PORT91_CR       IO_ADDRESS(PORT91_CR_PHYS)

#define PORT96_CR_PHYS         0xE6050060
#define PORT96_CR       IO_ADDRESS(PORT96_CR_PHYS)
#define PORT97_CR_PHYS         0xE6050061
#define PORT97_CR       IO_ADDRESS(PORT97_CR_PHYS)
#define PORT98_CR_PHYS         0xE6050062
#define PORT98_CR       IO_ADDRESS(PORT98_CR_PHYS)
#define PORT99_CR_PHYS         0xE6050063
#define PORT99_CR       IO_ADDRESS(PORT99_CR_PHYS)
#define PORT100_CR_PHYS        0xE6050064
#define PORT100_CR       IO_ADDRESS(PORT100_CR_PHYS)
#define PORT101_CR_PHYS        0xE6050065
#define PORT101_CR       IO_ADDRESS(PORT101_CR_PHYS)
#define PORT102_CR_PHYS        0xE6050066
#define PORT102_CR       IO_ADDRESS(PORT102_CR_PHYS)
#define PORT103_CR_PHYS        0xE6050067
#define PORT103_CR       IO_ADDRESS(PORT103_CR_PHYS)
#define PORT104_CR_PHYS        0xE6050068
#define PORT104_CR       IO_ADDRESS(PORT104_CR_PHYS)
#define PORT105_CR_PHYS        0xE6050069
#define PORT105_CR       IO_ADDRESS(PORT105_CR_PHYS)
#define PORT106_CR_PHYS        0xE605006A
#define PORT106_CR       IO_ADDRESS(PORT106_CR_PHYS)
#define PORT107_CR_PHYS        0xE605006B
#define PORT107_CR       IO_ADDRESS(PORT107_CR_PHYS)
#define PORT108_CR_PHYS        0xE605006C
#define PORT108_CR       IO_ADDRESS(PORT108_CR_PHYS)
#define PORT109_CR_PHYS        0xE605006D
#define PORT109_CR       IO_ADDRESS(PORT109_CR_PHYS)
#define PORT110_CR_PHYS        0xE605006E
#define PORT110_CR       IO_ADDRESS(PORT110_CR_PHYS)

#define PORT128_CR_PHYS        0xE6051080
#define PORT128_CR       IO_ADDRESS(PORT128_CR_PHYS)
#define PORT129_CR_PHYS        0xE6051081
#define PORT129_CR       IO_ADDRESS(PORT129_CR_PHYS)
#define PORT130_CR_PHYS        0xE6051082
#define PORT130_CR       IO_ADDRESS(PORT130_CR_PHYS)
#define PORT131_CR_PHYS        0xE6051083
#define PORT131_CR       IO_ADDRESS(PORT131_CR_PHYS)

#define PORT133_CR_PHYS        0xE6051085
#define PORT133_CR       IO_ADDRESS(PORT133_CR_PHYS)
#define PORT134_CR_PHYS        0xE6051086
#define PORT134_CR       IO_ADDRESS(PORT134_CR_PHYS)
#define PORT135_CR_PHYS        0xE6051087
#define PORT135_CR       IO_ADDRESS(PORT135_CR_PHYS)
#define PORT136_CR_PHYS        0xE6051088
#define PORT136_CR       IO_ADDRESS(PORT136_CR_PHYS)
#define PORT137_CR_PHYS        0xE6051089
#define PORT137_CR       IO_ADDRESS(PORT137_CR_PHYS)
#define PORT138_CR_PHYS        0xE605108A
#define PORT138_CR       IO_ADDRESS(PORT138_CR_PHYS)
#define PORT139_CR_PHYS        0xE605108B
#define PORT139_CR       IO_ADDRESS(PORT139_CR_PHYS)
#define PORT140_CR_PHYS       0xE605108C
#define PORT140_CR       IO_ADDRESS(PORT140_CR_PHYS)
#define PORT141_CR_PHYS        0xE605108D
#define PORT141_CR       IO_ADDRESS(PORT141_CR_PHYS)
#define PORT142_CR_PHYS        0xE605108E
#define PORT142_CR       IO_ADDRESS(PORT142_CR_PHYS)

#define PORT198_CR_PHYS        0xE60520C6
#define PORT198_CR       IO_ADDRESS(PORT198_CR_PHYS)
#define PORT199_CR_PHYS        0xE60520C7
#define PORT199_CR       IO_ADDRESS(PORT199_CR_PHYS)
#define PORT200_CR_PHYS        0xE60520C8
#define PORT200_CR       IO_ADDRESS(PORT200_CR_PHYS)
#define PORT201_CR_PHYS        0xE60520C9
#define PORT201_CR       IO_ADDRESS(PORT201_CR_PHYS)
#define PORT202_CR_PHYS        0xE60520CA
#define PORT202_CR       IO_ADDRESS(PORT202_CR_PHYS)
#define PORT203_CR_PHYS        0xE60520CB
#define PORT203_CR       IO_ADDRESS(PORT203_CR_PHYS)
#define PORT204_CR_PHYS        0xE60520CC
#define PORT204_CR       IO_ADDRESS(PORT204_CR_PHYS)
#define PORT205_CR_PHYS        0xE60520CD
#define PORT205_CR       IO_ADDRESS(PORT205_CR_PHYS)
#define PORT206_CR_PHYS        0xE60520CE
#define PORT206_CR       IO_ADDRESS(PORT206_CR_PHYS)
#define PORT207_CR_PHYS       0xE60520CF
#define PORT207_CR       IO_ADDRESS(PORT207_CR_PHYS)
#define PORT208_CR_PHYS        0xE60520D0
#define PORT208_CR       IO_ADDRESS(PORT208_CR_PHYS)
#define PORT209_CR_PHYS        0xE60520D1
#define PORT209_CR       IO_ADDRESS(PORT209_CR_PHYS)
#define PORT210_CR_PHYS        0xE60520D2
#define PORT210_CR       IO_ADDRESS(PORT210_CR_PHYS)
#define PORT211_CR_PHYS        0xE60520D3
#define PORT211_CR       IO_ADDRESS(PORT211_CR_PHYS)
#define PORT212_CR_PHYS        0xE60520D4
#define PORT212_CR       IO_ADDRESS(PORT212_CR_PHYS)
#define PORT213_CR_PHYS        0xE60520D5
#define PORT213_CR       IO_ADDRESS(PORT213_CR_PHYS)
#define PORT214_CR_PHYS        0xE60520D6
#define PORT214_CR       IO_ADDRESS(PORT214_CR_PHYS)
#define PORT215_CR_PHYS        0xE60520D7
#define PORT215_CR       IO_ADDRESS(PORT215_CR_PHYS)
#define PORT216_CR_PHYS        0xE60520D8
#define PORT216_CR       IO_ADDRESS(PORT216_CR_PHYS)
#define PORT217_CR_PHYS        0xE60520D9
#define PORT217_CR       IO_ADDRESS(PORT217_CR_PHYS)
#define PORT218_CR_PHYS        0xE60520DA
#define PORT218_CR       IO_ADDRESS(PORT218_CR_PHYS)
#define PORT219_CR_PHYS        0xE60520DB
#define PORT219_CR       IO_ADDRESS(PORT219_CR_PHYS)

#define PORT224_CR_PHYS        0xE60520E0
#define PORT224_CR       IO_ADDRESS(PORT224_CR_PHYS)
#define PORT225_CR_PHYS        0xE60520E1
#define PORT225_CR       IO_ADDRESS(PORT225_CR_PHYS)
#define PORT226_CR_PHYS        0xE60520E2
#define PORT226_CR       IO_ADDRESS(PORT226_CR_PHYS)
#define PORT227_CR_PHYS        0xE60520E3
#define PORT227_CR       IO_ADDRESS(PORT227_CR_PHYS)
#define PORT228_CR_PHYS        0xE60520E4
#define PORT228_CR       IO_ADDRESS(PORT228_CR_PHYS)
#define PORT229_CR_PHYS        0xE60520E5
#define PORT229_CR       IO_ADDRESS(PORT229_CR_PHYS)
#define PORT230_CR_PHYS        0xE60520E6
#define PORT230_CR       IO_ADDRESS(PORT230_CR_PHYS)
#define PORT231_CR_PHYS        0xE60520E7
#define PORT231_CR       IO_ADDRESS(PORT231_CR_PHYS)
#define PORT232_CR_PHYS        0xE60520E8
#define PORT232_CR       IO_ADDRESS(PORT232_CR_PHYS)
#define PORT233_CR_PHYS        0xE60520E9
#define PORT233_CR       IO_ADDRESS(PORT233_CR_PHYS)
#define PORT234_CR_PHYS        0xE60520EA
#define PORT234_CR       IO_ADDRESS(PORT234_CR_PHYS)
#define PORT235_CR_PHYS        0xE60520EB
#define PORT235_CR       IO_ADDRESS(PORT235_CR_PHYS)
#define PORT236_CR_PHYS        0xE60520EC
#define PORT236_CR       IO_ADDRESS(PORT236_CR_PHYS)
#define PORT237_CR_PHYS        0xE60520ED
#define PORT237_CR       IO_ADDRESS(PORT237_CR_PHYS)
#define PORT238_CR_PHYS        0xE60520EE
#define PORT238_CR       IO_ADDRESS(PORT238_CR_PHYS)
#define PORT239_CR_PHYS        0xE60520EF
#define PORT239_CR       IO_ADDRESS(PORT239_CR_PHYS)
#define PORT240_CR_PHYS        0xE60520F0
#define PORT240_CR       IO_ADDRESS(PORT240_CR_PHYS)
#define PORT241_CR_PHYS        0xE60520F1
#define PORT241_CR       IO_ADDRESS(PORT241_CR_PHYS)
#define PORT242_CR_PHYS        0xE60520F2
#define PORT242_CR       IO_ADDRESS(PORT242_CR_PHYS)
#define PORT243_CR_PHYS        0xE60520F3
#define PORT243_CR       IO_ADDRESS(PORT243_CR_PHYS)
#define PORT244_CR_PHYS        0xE60520F4
#define PORT244_CR       IO_ADDRESS(PORT244_CR_PHYS)
#define PORT245_CR_PHYS        0xE60520F5
#define PORT245_CR       IO_ADDRESS(PORT245_CR_PHYS)
#define PORT246_CR_PHYS        0xE60520F6
#define PORT246_CR       IO_ADDRESS(PORT246_CR_PHYS)
#define PORT247_CR_PHYS        0xE60520F7
#define PORT247_CR       IO_ADDRESS(PORT247_CR_PHYS)
#define PORT248_CR_PHYS        0xE60520F8
#define PORT248_CR       IO_ADDRESS(PORT248_CR_PHYS)
#define PORT249_CR_PHYS        0xE60520F9
#define PORT249_CR       IO_ADDRESS(PORT249_CR_PHYS)
#define PORT250_CR_PHYS        0xE60520FA
#define PORT250_CR       IO_ADDRESS(PORT250_CR_PHYS)
#define PORT251_CR_PHYS        0xE60520FB
#define PORT251_CR       IO_ADDRESS(PORT251_CR_PHYS)
#define PORT252_CR_PHYS        0xE60520FC
#define PORT252_CR       IO_ADDRESS(PORT252_CR_PHYS)
#define PORT253_CR_PHYS        0xE60520FD
#define PORT253_CR       IO_ADDRESS(PORT253_CR_PHYS)
#define PORT254_CR_PHYS        0xE60520FE
#define PORT254_CR       IO_ADDRESS(PORT254_CR_PHYS)
#define PORT255_CR_PHYS        0xE60520FF
#define PORT255_CR       IO_ADDRESS(PORT255_CR_PHYS)
#define PORT256_CR_PHYS        0xE6052100
#define PORT256_CR       IO_ADDRESS(PORT256_CR_PHYS)
#define PORT257_CR_PHYS        0xE6052101
#define PORT257_CR       IO_ADDRESS(PORT257_CR_PHYS)
#define PORT258_CR_PHYS        0xE6052102
#define PORT258_CR       	IO_ADDRESS(PORT258_CR_PHYS)
#define PORT259_CR_PHYS        0xE6052103
#define PORT259_CR       	IO_ADDRESS(PORT259_CR_PHYS)
#define PORT260_CR_PHYS        0xE6052104
#define PORT260_CR       IO_ADDRESS(PORT260_CR_PHYS)
#define PORT261_CR_PHYS        0xE6052105
#define PORT261_CR       IO_ADDRESS(PORT261_CR_PHYS)
#define PORT262_CR_PHYS        0xE6052106
#define PORT262_CR       IO_ADDRESS(PORT262_CR_PHYS)
#define PORT263_CR_PHYS        0xE6052107
#define PORT263_CR       IO_ADDRESS(PORT263_CR_PHYS)
#define PORT264_CR_PHYS        0xE6052108
#define PORT264_CR       IO_ADDRESS(PORT264_CR_PHYS)
#define PORT265_CR_PHYS        0xE6052109
#define PORT265_CR       IO_ADDRESS(PORT265_CR_PHYS)
#define PORT266_CR_PHYS        0xE605210A
#define PORT266_CR       IO_ADDRESS(PORT266_CR_PHYS)
#define PORT267_CR_PHYS        0xE605210B
#define PORT267_CR       IO_ADDRESS(PORT267_CR_PHYS)
#define PORT268_CR_PHYS        0xE605210C
#define PORT268_CR       IO_ADDRESS(PORT268_CR_PHYS)
#define PORT269_CR_PHYS        0xE605210D
#define PORT269_CR       IO_ADDRESS(PORT269_CR_PHYS)
#define PORT270_CR_PHYS        0xE605210E
#define PORT270_CR       IO_ADDRESS(PORT270_CR_PHYS)
#define PORT271_CR_PHYS        0xE605210F
#define PORT271_CR       IO_ADDRESS(PORT271_CR_PHYS)
#define PORT272_CR_PHYS        0xE6052110
#define PORT272_CR       IO_ADDRESS(PORT272_CR_PHYS)
#define PORT273_CR_PHYS        0xE6052111
#define PORT273_CR       IO_ADDRESS(PORT273_CR_PHYS)
#define PORT274_CR_PHYS        0xE6052112
#define PORT274_CR       IO_ADDRESS(PORT274_CR_PHYS)
#define PORT275_CR_PHYS        0xE6052113
#define PORT275_CR       IO_ADDRESS(PORT275_CR_PHYS)
#define PORT276_CR_PHYS        0xE6052114
#define PORT276_CR       IO_ADDRESS(PORT276_CR_PHYS)
#define PORT277_CR_PHYS        0xE6052115
#define PORT277_CR       IO_ADDRESS(PORT277_CR_PHYS)

#define PORT288_CR_PHYS        0xE6052120
#define PORT288_CR       IO_ADDRESS(PORT288_CR_PHYS)
#define PORT289_CR_PHYS        0xE6052121
#define PORT289_CR       IO_ADDRESS(PORT289_CR_PHYS)
#define PORT290_CR_PHYS        0xE6052122
#define PORT290_CR       IO_ADDRESS(PORT290_CR_PHYS)
#define PORT291_CR_PHYS        0xE6052123
#define PORT291_CR       IO_ADDRESS(PORT291_CR_PHYS)
#define PORT292_CR_PHYS        0xE6052124
#define PORT292_CR       IO_ADDRESS(PORT292_CR_PHYS)
#define PORT293_CR_PHYS        0xE6052125
#define PORT293_CR       IO_ADDRESS(PORT293_CR_PHYS)
#define PORT294_CR_PHYS        0xE6052126
#define PORT294_CR       IO_ADDRESS(PORT294_CR_PHYS)
#define PORT295_CR_PHYS        0xE6052127
#define PORT295_CR       IO_ADDRESS(PORT295_CR_PHYS)
#define PORT296_CR_PHYS        0xE6052128
#define PORT296_CR       IO_ADDRESS(PORT296_CR_PHYS)
#define PORT297_CR_PHYS        0xE6052129
#define PORT297_CR       IO_ADDRESS(PORT297_CR_PHYS)
#define PORT298_CR_PHYS        0xE605212A
#define PORT298_CR       IO_ADDRESS(PORT298_CR_PHYS)
#define PORT299_CR_PHYS        0xE605212B
#define PORT299_CR       IO_ADDRESS(PORT299_CR_PHYS)
#define PORT300_CR_PHYS        0xE605212C
#define PORT300_CR       IO_ADDRESS(PORT300_CR_PHYS)
#define PORT301_CR_PHYS        0xE605212D
#define PORT301_CR       IO_ADDRESS(PORT301_CR_PHYS)
#define PORT302_CR_PHYS        0xE605212E
#define PORT302_CR       IO_ADDRESS(PORT302_CR_PHYS)
#define PORT303_CR_PHYS        0xE605212F
#define PORT303_CR       IO_ADDRESS(PORT303_CR_PHYS)
#define PORT304_CR_PHYS        0xE6052130
#define PORT304_CR       IO_ADDRESS(PORT304_CR_PHYS)
#define PORT305_CR_PHYS        0xE6052131
#define PORT305_CR       IO_ADDRESS(PORT305_CR_PHYS)
#define PORT306_CR_PHYS        0xE6052132
#define PORT306_CR       IO_ADDRESS(PORT306_CR_PHYS)
#define PORT307_CR_PHYS        0xE6052133
#define PORT307_CR       IO_ADDRESS(PORT307_CR_PHYS)
#define PORT308_CR_PHYS        0xE6052134
#define PORT308_CR       IO_ADDRESS(PORT308_CR_PHYS)
#define PORT309_CR_PHYS        0xE6052135
#define PORT309_CR       IO_ADDRESS(PORT309_CR_PHYS)
#define PORT310_CR_PHYS        0xE6052136
#define PORT310_CR       IO_ADDRESS(PORT310_CR_PHYS)
#define PORT311_CR_PHYS        0xE6052137
#define PORT311_CR       IO_ADDRESS(PORT311_CR_PHYS)
#define PORT312_CR_PHYS        0xE6052138
#define PORT312_CR       IO_ADDRESS(PORT312_CR_PHYS)

#define PORT320_CR_PHYS        0xE6052140
#define PORT320_CR       IO_ADDRESS(PORT320_CR_PHYS)
#define PORT321_CR_PHYS        0xE6052141
#define PORT321_CR       IO_ADDRESS(PORT321_CR_PHYS)
#define PORT322_CR_PHYS        0xE6052142
#define PORT322_CR       IO_ADDRESS(PORT322_CR_PHYS)
#define PORT323_CR_PHYS        0xE6052143
#define PORT323_CR       IO_ADDRESS(PORT323_CR_PHYS)
#define PORT324_CR_PHYS        0xE6052144
#define PORT324_CR       IO_ADDRESS(PORT324_CR_PHYS)
#define PORT325_CR_PHYS        0xE6052145
#define PORT325_CR       IO_ADDRESS(PORT325_CR_PHYS)
#define PORT326_CR_PHYS        0xE6052146
#define PORT326_CR       IO_ADDRESS(PORT326_CR_PHYS)
#define PORT327_CR_PHYS        0xE6052147
#define PORT327_CR       IO_ADDRESS(PORT327_CR_PHYS)

/**
 * MSEL3CR
 */
#define MSEL3CR_PHYS	0xE6058020
#define MSEL3CR		IO_ADDRESS(MSEL3CR_PHYS)

#define PORTCR0_PHYS	0xE6050000
#define PORTCR0		IO_ADDRESS(PORTCR0_PHYS)
#define PORTCR28_PHYS	0xE605001C
#define PORTCR28	IO_ADDRESS(PORTCR28_PHYS)
#define PORTCR35_PHYS	0xE6050023
#define PORTCR35	IO_ADDRESS(PORTCR35_PHYS)
#define PORTCR141_PHYS	0xE605108D
#define PORTCR141	IO_ADDRESS(PORTCR141_PHYS)
#define PORTCR202_PHYS	0xE60520CA
#define PORTCR202	IO_ADDRESS(PORTCR202_PHYS)

#define BT_WAKE_GPIO_CR_PHYS	0xE6052106
#define BT_WAKE_GPIO_CR		IO_ADDRESS(BT_WAKE_GPIO_CR_PHYS)
/**
 * SDHI
 */
#define	SDHI1_CLK_CR_PHYS	0xE6052120
#define SDHI1_CLK_CR		IO_ADDRESS(SDHI1_CLK_CR_PHYS)
#define SDHI1_CMD_CR_PHYS	0xE6052125
#define SDHI1_CMD_CR		IO_ADDRESS(SDHI1_CMD_CR_PHYS)
#define SDHI1_D0_CR_PHYS	0xE6052121
#define SDHI1_D0_CR		IO_ADDRESS(SDHI1_D0_CR_PHYS)
#define SDHI1_D1_CR_PHYS	0xE6052122
#define SDHI1_D1_CR		IO_ADDRESS(SDHI1_D1_CR_PHYS)
#define SDHI1_D2_CR_PHYS	0xE6052123
#define SDHI1_D2_CR		IO_ADDRESS(SDHI1_D2_CR_PHYS)
#define SDHI1_D3_CR_PHYS	0xE6052124
#define SDHI1_D3_CR		IO_ADDRESS(SDHI1_D3_CR_PHYS)

#define IRQC0_BASE_PHYS				0xe61c0000
#define IRQC0_BASE                      	IO_ADDRESS(IRQC0_BASE_PHYS)
#define IRQC_EVENTDETECTOR_BLK0_BASE_PHYS	0xE61C0000
#define IRQC_EVENTDETECTOR_BLK0_BASE		IO_ADDRESS(IRQC_EVENTDETECTOR_BLK0_BASE_PHYS)
#define IRQC0_CONFIG_00_PHYS			0xe61c0180
#define IRQC0_CONFIG_00         		IO_ADDRESS(IRQC0_CONFIG_00_PHYS)
#define IRQC1_CONFIG_00_PHYS			0xe61c0380
#define IRQC1_CONFIG_00         		IO_ADDRESS(IRQC1_CONFIG_00_PHYS)
#define IRQC_EVENTDETECTOR_BLK1_BASE_PHYS	0xE61C0200
#define IRQC_EVENTDETECTOR_BLK1_BASE		IO_ADDRESS(IRQC_EVENTDETECTOR_BLK1_BASE_PHYS)
#define IRQC1_BASE_PHYS				0xe61c0200
#define IRQC1_BASE                      	IO_ADDRESS(IRQC1_BASE_PHYS)
#define IRQC_EVENTDETECTOR_BLK10_BASE_PHYS	0xE61C1400
#define IRQC_EVENTDETECTOR_BLK10_BASE		IO_ADDRESS(IRQC_EVENTDETECTOR_BLK10_BASE_PHYS)
#define IRQC_EVENTDETECTOR_BLK11_BASE_PHYS	0xE61C1600
#define IRQC_EVENTDETECTOR_BLK11_BASE		IO_ADDRESS(IRQC_EVENTDETECTOR_BLK11_BASE_PHYS)
#define IRQC_EVENTDETECTOR_BLK12_BASE_PHYS	0xE61C1800
#define IRQC_EVENTDETECTOR_BLK12_BASE		IO_ADDRESS(IRQC_EVENTDETECTOR_BLK12_BASE_PHYS)


#define HSUSB_BASEPhys			0xE6890000
#define HSUSB_INTSTS0_PHYS		0xE6890040
#define HSUSB_INTSTS0			IO_ADDRESS(HSUSB_INTSTS0_PHYS)
#define PHYFUNCTR_PHYS			0xE6890104
#define PHYFUNCTR				IO_ADDRESS(PHYFUNCTR_PHYS) /* 16-bit */
#define PHYOTGCTR_PHYS			0xE689010A
#define PHYOTGCTR				IO_ADDRESS(PHYOTGCTR_PHYS) /* 16-bit */

#define PORT47CR_PHYS	0xE605002F
#define PORT47CR		IO_ADDRESS(PORT47CR_PHYS)

/*
 * SYSC
*/
#define SYSC0_BASEPhys	0xE6180000
#define SBAR_PHYS	0xe6180020
#define SBAR            IO_ADDRESS(SBAR_PHYS)
#define SBAR2_PHYS	0xe6180060
#define SBAR2           IO_ADDRESS(SBAR2_PHYS)
#define RESCNTPhys	0xE618801C
#define RESCNT		IO_ADDRESS(RESCNTPhys)
#define RESCNT2_PHYS	0xE6188020
#define RESCNT2		IO_ADDRESS(RESCNT2_PHYS)
#define STBCHRB1Phys	0xE6180041
#define STBCHRB1	IO_ADDRESS(STBCHRB1Phys)
#define STBCHRB2_PHYS	0xE6180042
#define STBCHRB2	IO_ADDRESS(STBCHRB2_PHYS)
#define STBCHRB3Phys	0xE6180043

#define STBCHR0_PHYS	0xE6180000
#define STBCHR0		IO_ADDRESS(STBCHR0_PHYS)
#define STBCHR1_PHYS	0xE6180001
#define STBCHR1		IO_ADDRESS(STBCHR1_PHYS)
#define STBCHR2_PHYS	0xE6180002
#define STBCHR2		IO_ADDRESS(STBCHR2_PHYS)
#define STBCHR3_PHYS	0xE6180003
#define STBCHR3		IO_ADDRESS(STBCHR3_PHYS)

#define RBARPhys	0xE618001C
/* WakeUp Factor Mask Register*/
#define WUPRMSK_PHYS	0xe6180028
#define WUPRMSK		IO_ADDRESS(WUPRMSK_PHYS)
#define WUPSMSK_PHYS	0xe618002C
#define WUPSMSK		IO_ADDRESS(WUPSMSK_PHYS)
#define WUPMMSK_PHYS	0xe6180030
#define WUPMMSK		IO_ADDRESS(WUPMMSK_PHYS)
/* WakeUpS Factor Register	*/
#define WUPSFAC_PHYS	0xE6180098
#define WUPSFAC		IO_ADDRESS(WUPSFAC_PHYS)
/* SYS Power Down Control Register */
#define SPDCRPhys	0xE6180008
#define SPDCR           IO_ADDRESS(SPDCRPhys)

#define SWUCR_PHYS	0xE6180014
#define SWUCR           IO_ADDRESS(SWUCR_PHYS)
#define SWBCR_PHYS	0xE6180204
#define SWBCR		IO_ADDRESS(SWBCR_PHYS)
#define SYSC_SEMCTRLPhys	0xE6188000
/* C4 Area Power Control Register (C4POWCR) */
/*Power Status Register (PSTR)*/
#define SYSC_PSTR_PHYS		0xE6180080
#define SYSC_PSTR       	IO_ADDRESS(SYSC_PSTR_PHYS)
#define SYSC_LPMWUMON_PHYS	0xE6180084
#define SYSC_LPMWUMON		IO_ADDRESS(SYSC_LPMWUMON_PHYS)
#define EXSTMON2_PHYS   	0xE6180088
#define EXSTMON2        	IO_ADDRESS(EXSTMON2_PHYS)
#define EXSTMON1_PHYS   	0xE618008C
#define EXSTMON1        	IO_ADDRESS(EXSTMON1_PHYS)
#define SYSC_LPMWUMSKMON_PHYS	0xE6180090
#define SYSC_LPMWUMSKMON	IO_ADDRESS(SYSC_LPMWUMSKMON_PHYS)
#define SYSC_WUPRFAC_PHYS	0xE6180094
#define SYSC_WUPRFAC		IO_ADDRESS(SYSC_WUPRFAC_PHYS)
#define SYSC_WUPSFAC_PHYS	0xE6180098
#define SYSC_WUPSFAC		IO_ADDRESS(SYSC_WUPSFAC_PHYS)
#define SYSC_WUPMFAC_PHYS	0xE618009C
#define SYSC_WUPMFAC		IO_ADDRESS(SYSC_WUPMFAC_PHYS)
#define SYSC_RWBCR_PHYS		0xE6180200
#define SYSC_RWBCR		IO_ADDRESS(SYSC_RWBCR_PHYS)

#define SYSC_SWBCR_PHYS		0xE6180204
#define SYSC_SWBCR		IO_ADDRESS(SYSC_SWBCR_PHYS)

#define LPMWUCNT_PHYS	0xE618020C
#define LPMWUCNT    	IO_ADDRESS(LPMWUCNT_PHYS)

/* EXTAL1 Mask Count Register (EXMSKCNT1) */
#define EXMSKCNT1Phys	0xE6180214
#define EXMSKCNT1	IO_ADDRESS(EXMSKCNT1Phys)

#define LPMWUMSKCNT_PHYS	0xE6180218
#define LPMWUMSKCNT		IO_ADDRESS(LPMWUMSKCNT_PHYS)

/* EXTAL1 Clock Stop Control Register (APSCSTP) */
#define APSCSTPPhys	0xE6180234
#define APSCSTP		IO_ADDRESS(APSCSTPPhys)

/* EXTAL1 Control Register (SYCKENMSK) */
#define SYCKENMSKPhys	0xE618024C
#define SYCKENMSK	IO_ADDRESS(SYCKENMSKPhys)

/* C4 Area Power Control Register (C4POWCR) */
#define C4POWCRPhys	0xE618004C
#define C4POWCR		IO_ADDRESS(C4POWCRPhys)

/*C4 Area Power Control Register2 (PDNSEL)*/
#define PDNSELPhys	0xE6180254
#define PDNSEL		IO_ADDRESS(PDNSELPhys)

#define SYSC_WUPRCR_PHYS		0xE6180260
#define SYSC_WUPRCR			IO_ADDRESS(SYSC_WUPRCR_PHYS)
#define SYSC_WUPSCR_PHYS		0xE6180264
#define SYSC_WUPSCR			IO_ADDRESS(SYSC_WUPSCR_PHYS)

/* Modem Registers */
#define MODEM_PLL5_CR_PHYS		0xE6190020
#define MODEM_PLL5_CR			IO_ADDRESS(MODEM_PLL5_CR_PHYS)
#define MODEM_RFCLK_CR_PHYS		0xE6190024
#define MODEM_RFCLK_CR			IO_ADDRESS(MODEM_RFCLK_CR_PHYS)
#define MODEM_HPSSCLK_CR_PHYS		0xE6190028
#define MODEM_HPSSCLK_CR		IO_ADDRESS(MODEM_HPSSCLK_CR_PHYS)
#define MODEM_WPSSCLK_CR_PHYS		0xE619002C
#define MODEM_WPSSCLK_CR		IO_ADDRESS(MODEM_WPSSCLK_CR_PHYS)
#define MODEM_FDICLK_CR_PHYS		0xE6190030
#define MODEM_FDICLK_CR			IO_ADDRESS(MODEM_FDICLK_CR_PHYS)
#define MODEM_RETMEMPDRS_CR_PHYS	0xE619003C
#define MODEM_RETMEMPDRS_CR		IO_ADDRESS(MODEM_RETMEMPDRS_CR_PHYS)
#define MODEM_PSTR_PHYS			0xE6190074
#define MODEM_PSTR			IO_ADDRESS(MODEM_PSTR_PHYS)
#define MODEM_MONREG_PHYS		0xE61900E4
#define MODEM_MONREG			IO_ADDRESS(MODEM_MONREG_PHYS)
#define MODEM_MONREG1_PHYS		0xE61900E8
#define MODEM_MONREG1			IO_ADDRESS(MODEM_MONREG1_PHYS)

/* Thermal Registers */
#define THERMAL_THSCR0_PHYS		0xE61F012C
#define THERMAL_THSCR0			IO_ADDRESS(THERMAL_THSCR0_PHYS)
#define THERMAL_THSCR1_PHYS		0xE61F022C
#define THERMAL_THSCR1			IO_ADDRESS(THERMAL_THSCR0_PHYS)
/********************************************/
/* PL310 Register							*/
/********************************************/
#define BasePl310Phys		0xF0100000

/************************************/
/* SCU Register						*/
/***********************************/
#define SCU_PWRST_ADDRPhys	0xF0000008

/* I2CDVM */
#define ICCRDVM_PHYS		0xE60A0004
#define ICCRDVM			IO_ADDRESS(ICCRDVM_PHYS)
#define ICTMC1DVM1_PHYS		0xE60A102C
#define ICTMC1DVM1		IO_ADDRESS(ICTMC1DVM1_PHYS)
#define ICTMC2DVM1_PHYS		0xE60A1030
#define ICTMC2DVM1		IO_ADDRESS(ICTMC2DVM1_PHYS)
#define ICTMCWDVM1_PHYS		0xE60A1034
#define ICTMCWDVM1		IO_ADDRESS(ICTMCWDVM1_PHYS)
#define ICICDVM1_PHYS		0xE60A1004
#define ICICDVM1		IO_ADDRESS(ICICDVM1_PHYS)
#define ICACEDVM1_PHYS		0xE60A1028
#define ICACEDVM1		IO_ADDRESS(ICACEDVM1_PHYS)
#define ICIMSKDVM1_PHYS		0xE60A1024
#define ICIMSKDVM1		IO_ADDRESS(ICIMSKDVM1_PHYS)
#define ICATFRDVM1_PHYS		0xE60A103C
#define ICATFRDVM1		IO_ADDRESS(ICATFRDVM1_PHYS)
#define ICVCONDVM1_PHYS		0xE60A1020
#define ICVCONDVM1		IO_ADDRESS(ICVCONDVM1_PHYS)
#define ICATSET1DVM1_PHYS	0xE60A1040
#define ICATSET1DVM1		IO_ADDRESS(ICATSET1DVM1_PHYS)
#define ICASTARTDVM1_PHYS	0xE60A1038
#define ICASTARTDVM1		IO_ADDRESS(ICASTARTDVM1_PHYS)
/* I2CDVM COM */
#define ICATD00DVM12_PHYS	0xE60A1100
#define ICATD00DVM12		IO_ADDRESS(ICATD00DVM12_PHYS)
#define ICATD01DVM12_PHYS	0xE60A1104
#define ICATD01DVM12		IO_ADDRESS(ICATD01DVM12_PHYS)
#define ICATD02DVM12_PHYS	0xE60A1108
#define ICATD02DVM12		IO_ADDRESS(ICATD02DVM12_PHYS)
#define ICATD00DVM13_PHYS	0xE60A1150
#define ICATD00DVM13		IO_ADDRESS(ICATD00DVM13_PHYS)
#define ICATD01DVM13_PHYS	0xE60A1154
#define ICATD01DVM13		IO_ADDRESS(ICATD01DVM13_PHYS)
#define ICATD02DVM13_PHYS	0xE60A1158
#define ICATD02DVM13		IO_ADDRESS(ICATD02DVM13_PHYS)

/* IRQC Event Detectors registers */

#define HSGPR_BASE_PHYS		0xFFA00000
#define SYSGPR_BASE_PHYS	0xFF700000

#define HPB_BASE_PHYS		 0xE6000000
#define HPB_BASE		     IO_ADDRESS(HPB_BASE_PHYS)
#define HPB_HPBCTRL2_PHYS	 0xE6001018
#define HPB_HPBCTRL2		 IO_ADDRESS(HPB_HPBCTRL2_PHYS)
#define HPB_SEM_MPACCTLPhys	 0xE6001604
#define HPB_SEM_PMICPhys	 0xE6001830
#define HPB_SEM_SMGP1SRCPhys 0xE6001840
#define HPB_OCPBRGWIN1_MDM2MEM_PHYS	0xE6001200
#define HPB_OCPBRGWIN1_MDM2MEM		IO_ADDRESS(HPB_OCPBRGWIN1_MDM2MEM_PHYS)
#define HPB_OCPBRGWIN2_MDM2APE_PHYS	0xE6001204
#define HPB_OCPBRGWIN2_MDM2APE		IO_ADDRESS(HPB_OCPBRGWIN2_MDM2APE_PHYS)
#define HPB_OCPBRGWIN3_APE2MDM_PHYS	0xE6001208
#define HPB_OCPBRGWIN3_APE2MDM		IO_ADDRESS(HPB_OCPBRGWIN3_APE2MDM_PHYS)

#define CCCR_PHYS			0xE600101C
#define CCCR				IO_ADDRESS(CCCR_PHYS)

#define APARMBAREA_PHYS		0xE6F10020
#define APARMBAREA			IO_ADDRESS(APARMBAREA_PHYS)

#define SHWYSTATHS_BASE_PHYS	0xE6F30000
#define SHWYSTATHS_BASE		IO_ADDRESS(SHWYSTATHS_BASE_PHYS)
#define SHWYSTATSY_BASE_PHYS	0xE6F20000
#define SHWYSTATSY_BASE		IO_ADDRESS(SHWYSTATSY_BASE_PHYS)
#define SHWYSTATDM_BASE_PHYS	0xFE060000
#define SHWYSTATDM_BASE		IO_ADDRESS(SHWYSTATDM_BASE_PHYS)
#define SHBUF_BASE_PHYS		0xE6240000
#define SHBUF_BASE		IO_ADDRESS(SHBUF_BASE_PHYS)

/*
 * Inter connect RAM0
 */
#define RAM0_BASE_PHYS	0xE63A2000
#define RAM0_BASE		IO_ADDRESS(RAM0_BASE_PHYS)

/********************************************/
/* Bus State Controller for SDRAM (SBSC) */
/********************************************/
/* SDRAM Control Register 0A */
#define SBSC_SDCR0APhys		0xFE400008
/* SDRAM Common Wait Control Register 0A*/
#define SBSC_SDWCRC0APhys	0xFE400040
/* SDRAM Common Wait Control Register 1A*/
#define SBSC_SDWCRC1APhys	0xFE400044
/* SDRAM Common wait control register 2A*/
#define SBSC_SDWCRC2APhys	0xFE400064
/* SDRAM Wait Control Register 00A */
#define SBSC_SDWCR00APhys	0xFE400048
/* SDRAM Wait Control Register 01A */
#define SBSC_SDWCR01APhys	0xFE40004C
/* SDRAM Wait Control Register 10A */
#define SBSC_SDWCR10APhys	0xFE400050
/* SDRAM Wait Control Register 11A */
#define SBSC_SDWCR11APhys	0xFE400054
/* Power-down control register 0A */
#define SBSC_SDPDCR0APhys	0xFE400058
/* SDRAM Mode Register Address/Command Register 1A */
#define SBSC_SDMRACR1A_PHYS	0xFE400088U
#define SBSC_SDMRACR1A		IO_ADDRESS(SBSC_SDMRACR1A_PHYS)
/* SDRAM mode register A */
#define SBSC_SDMRA_28200_PHYS	0xFE528200U
#define SBSC_SDMRA_28200	IO_ADDRESS(SBSC_SDMRA_28200_PHYS)
#define SBSC_SDMRA_38200_PHYS	0xFE538200U
#define SBSC_SDMRA_38200	IO_ADDRESS(SBSC_SDMRA_38200_PHYS)

/********************************************/
/********************************************/
#define SYS_TRACE_FUNNEL_STM_BASE_PHYS	0xE6F8B000
#define SYS_TRACE_FUNNEL_STM_BASE       IO_ADDRESS(SYS_TRACE_FUNNEL_STM_BASE_PHYS)
#define SYS_TPIU_STM_BASE_PHYS		0xE6F8A000
#define SYS_TPIU_STM_BASE		IO_ADDRESS(SYS_TPIU_STM_BASE_PHYS)


/********************************************/
/* Audio Address Registers			*/
/********************************************/
#define FSI_BASE_PHYS            (0xEC230000)
#define SCUW_BASE_PHYS           (0xEC700000)
#define CLKGEN_BASE_PHYS	     (0xEC270000)
/* SCUW FFD physical address top. */
#define SCUW_BASE_FFD_PHYS       (0xEC748000)
#define SCUW_BASE_CPUFIFO2_PHYS  (0xEC768000)
/********************************************/
/* DEBUG Register			*/
/********************************************/
/*Debugging function selection register */
/* KEY register */

/********************************************/
/* RWDT Register			*/
/********************************************/

/* RCLK watchdog timer counter	*/
#define RWDT_BASEPhys	0xE6020000
#define RWTCNTPhys	RWDT_BASEPhys
#define RWTCNT 		IO_ADDRESS(RWTCNTPhys)
/* RCLK watchdog timer control/status Register	*/
#define RWDTCSRAPhys	0xE6020004
#define RWDTCSRA	IO_ADDRESS(RWDTCSRAPhys)



/*
 * ********************************************************************
 * LPDDR2 ZQ Calibration Issue WA
 * ********************************************************************
 */
#define	SdramZQCalib1Phys	0xFE528200
#define	SdramZQCalib2Phys	0xFE538200

#define DBGREG1_PHYS	0xE6100020
#define DBGREG1        	IO_ADDRESS(DBGREG1_PHYS)
#define DBGREG9_PHYS	0xE6100040
#define DBGREG9         IO_ADDRESS(DBGREG9_PHYS)

#define DBGREG3_PHYS	0xE6100028
#define DBGREG3			IO_ADDRESS(DBGREG3_PHYS)
#define DBGREG11_PHYS	0xE6100048
#define DBGREG11		IO_ADDRESS(DBGREG11_PHYS)

#define SYS_TRACE_FUNNEL_STM_BASE_PHYS	0xE6F8B000
#define SYS_TRACE_FUNNEL_STM_BASE       IO_ADDRESS(SYS_TRACE_FUNNEL_STM_BASE_PHYS)
#define SYS_TPIU_STM_BASE_PHYS		0xE6F8A000
#define SYS_TPIU_STM_BASE		IO_ADDRESS(SYS_TPIU_STM_BASE_PHYS)

#define I2C_SDA0H_ADDR_PHYS             0xE6050055      //PORT85CR
#define I2C_SCL0H_ADDR_PHYS             0xE6050054      //PORT84CR

#endif /* __ASM_R8A7373_H__ */
