// Design a module that assigns the output to the input
module wire_assign( input in, output out );
// assign out to in

// Design a module that takes inputs from wire_assign and performs
// some operation on the input
module wire_enable( input in, output out );
// enable out to in

// Design a module that takes inputs from wire_enable and performs
// some operation on the input
module wire_disassign( input in, output out );
// disassign out to in

// Design a module that takes inputs from wire_disassign and performs
// some operation on the input
module wire_disable( input in, output out );
// disable out to in

// Design a module that takes inputs from wire_disable and performs
// some operation on the input
module wire_reset( input in, output out );
// reset out to in

// Design a module that takes inputs from wire_reset and performs
// some operation on the input
module wire_advance( input in, output outendmodule
