 2
計畫中文摘要： 
 
關鍵詞: 離散餘旋轉換、多重標準(多重規格)、高輸出率、數位電影、高畫質電
視、共同因子分散式算術。 
 
 
    影像壓縮標準諸如MPEG-1/2/4、H.264 和VC-1 是廣泛使用在影像/視
訊應用中。在本報告中，提出一個低面積高輸出效能之多協定影像轉換使
用共同因子分散式算術(Common sharing distributed arithmetic，簡稱CSDA)
技術可以支援目前較常見影像壓縮標準，並且可以處理四種轉換型態，包
含8×8、4×4、4×8 和8×8 等矩陣轉換。在本研究中，提出的共同因子分散
式算術策略可以增加各個影像標準轉換係數(coefficient)間電路共用之能
力，並且減少樹狀加法器(adder tree)之加法數目。因此，提出的二維(2-D)
架構只需使用較少的硬體面積來實現。在資料處理上，使用8 條平行路徑
(paths)且最大操作頻率為205MHz。因此，本研究所提出的二維轉換架構可
以達到每秒處理1.64G 的像素值(pixels)，而且所需面積為30K 邏輯閘
(logic gates)，由於本研究所提出之架構擁有高輸出率(high throughput 
rate)，因此可以支援數位電影(digital cinema, 4298×2048@24Hz) 4:4:4 的亮
度色彩比和高畫質電視1080p(high definition television，簡稱HDTV, 
1920×1080@60Hz) 4:2:0 的亮度色彩比之規格。在技術上，本研究所提出
之二維架構使用TSMC 0.18 um CMOS 1P6M 來實現。 
 
     
 4
  前言與研究目的： 
 
針對不同維度的轉換矩陣，主要有離散餘弦變
換(Discrete Cosine Transform，簡稱 DCT)為較早
一代協定的轉換矩陣：JPEG、MPEG-1/2/4、
H.261/2/3 等，新一代的協定因考量到運算速度及
精確度而有較小維度及參數為整數的轉換矩
陣，並且在壓縮過程中可以依不同條件調整選擇
其轉換矩陣，主要支援有 H.264/AVC 協定的 8×
8、4×4 整數轉換及 4×4 Hadamard 轉換；最新一
代的協定 VC-1 可支援到 8×8、8×4、4×8、4×4 等
維度的轉換運算，在運算上能大幅度的提升。因
此，視訊壓縮轉換因著不同的協定及不同的應
用，會有不同的設計考量，本計畫的目的主要是
提 出 一 個 整 合 多 協 定 的 轉 換 運 算 單 元
(Multi-Standard Transform Core)，而達到多功能
的設計(Multi-Function)。 
 
 文獻探討： 
 
在已過的文獻中，有很多關於二維 (Two 
Dimensional，簡稱 2-D) DCT 硬體的設計被提
出。一般而言，可以簡單的分為直接(Direct)方式
及間接(Indirect)方式，但是因為是直接方式設計
2-D DCT 會牽涉到許多矩陣的化簡，並且最後硬
體設計上繞線的複雜度非常高，在文獻[1]-[3]中
有被提出過。近年來，考量到設計的複雜度，有
許許多多關於間接方式設計 2-D DCT 硬體的文
獻陸續被提出，主要有以下三種設計方式： 
 
(a) 乘法器為基準(Multiplier-based)設計 
Multiplier-based 設計 2-D DCT 是一個很直接
的硬體設計方式，但是以 8×8 2-D DCT 為例，若
直接以乘法器來實現的化，一共需要 64+64=128
個乘法器、56+56=112 個加法器及一轉換記憶體
來實現，由於乘法器在硬體設計上是非常消耗面
積的，所以文獻中有提出關於解省乘法器的架構
[4]-[6]。在文獻[5]中，作者將 8×8 的轉換矩陣拆
解為 2 個 4×4 的轉換矩陣來運算，另外再針對
clock 訊號的正緣及負緣觸發時分配乘法的運
算，而達到雙倍運算頻率(double clock rate)，如
此一來，便可以使原本的乘法器個數減少到 4 個
乘法器，而減少設計硬體的面積。 
 
(b) 唯讀記憶體為基準 (Read-Only Memory 
based，簡稱ROM-based)設計 
由於multiplier-based 架構的設計需要用到
乘法器，而乘法器又是在硬體設計上消耗相當面
積的運算單元，因此，基於面積的考量，便有許
多的2-D DCT設計利用ROM來取代乘法器的運
算[7]-[9]。ROM-based在面積上便可以有些許幅
度的減少。再加上DCT的轉換矩陣有其奇、偶對
稱的特性，使得ROM-based架構的設計上，可以
減少相當多的ROM-size。[9]的作者利用DCT轉
換矩陣的對稱特性，進而對其化簡來減少ROM的
大小。 
 
(c) 分散式運算單元(Distributed Arithmetic，簡
稱DA)為基準設計 
在早期的 ROM-based DCT 架構都是以乘法
為主要的基本運算，近年來為了使運算的速度更
快且考量晶片面積的設計下，有分散式運算單元
為基底的 DCT 架構被提出[10]-[15]。其主要的概
念是針對同一時間所要運算的乘法內容做硬體
上的共用，為了達到較高的硬體使用效率，
DA-based 的設計就是共用到運算的位元階層
(bit-level)，並且其運算架構的設計主要都採用加
法器來做實現，所以在面積上便可以大幅的減
少，並且在多條路徑的設計下，DA-based 的 DCT
架構可以達到高輸出率的設計。文獻[14]中，作
者提出 DA-based 架構的 2-D DCT 設計，其可以
提供 8 條平行的計算路徑，進而在 31.25 MHz
的低工作頻率下，達到 250 M-pels/s 的高輸出
率。另外，在文獻[11]中，作者提出 NEDA(New 
DA)的架構，大幅減少了硬體設計的面積，其 2-D 
DCT 硬體只使用了 22.5K 的邏輯閘 (Gate 
Counts)來完成設計。 
 
 研究方法、結果與討論 
在 MPEG、H.264 及 VC-1 的轉換電路中，雖
然參數都不一樣，但奇偶的特性皆相同，因此在
本研究上，將 8 點的運算拆解為 2 個 4 點的運算，
 6
成果自評  
     
A. 研究內容與原計畫相符程度 
 支援多協定之高輸出率影像轉換運算器設計完成，以TSMC 0.18um製程完成
一個支援JPEG、MPEG1/2/4、H.261/2/3、H.264/AVC及VC-1之8×8、4×4、
4×8和8×8矩陣轉換之多協定轉換電路。除此之外，高輸出之MST運算單
元也使用FPGA進行驗證。與計畫相符。 
 
B. 研究成果與學術發表 
　 完成晶片設計與佈局，下線量測，CSDA-MST部分投稿  IEEE Trans. on 
Multimedia.期刊論文IEEE [P1]; 其他部分正整理預備投稿中。此外，本計畫所補
助投稿論文中，5篇期刊論文[P3-P7]已被接受 (皆為IEEE Trans. SCI)、1 篇期刊
論文在投稿審查中[P2]。6篇研討會論文已被接受[P8-P13]。 
 
[Chip] 陳俊能 “一個低面積高輸出效能之多協定轉換使用共同因子分散式算術技術” 
(CIC T18-100B-07a) 晶片設計與佈局，下線量測成功，並投稿(P1)。 
[P1] Y. H. Chen, J. N. Chen, T. Y. Chang, and C. W. Lu, “A High-Throughput 
Multi-Standard Transform Core Supporting MPEG/H.264/VC-1 by Using CSDA 
Architecture,” IEEE Trans. on Multimedia. (prepare to submit) (SCI, EI) 
[P2] Y. H. Chen, R. Y. Jou, T. Y. Chang, and C. W. Lu, “A High-Performance 
Simultaneous Forward and Inverse Transform Core with a Time Division 
Strategy,” IEEE Journal of Solid-State Circuit. (submitted) (SCI, EI) 
[P3] C. Y. Li, Y. H. Chen, T. Y. Chang, and J. N. Chen, “A Probabilistic Estimation Bias 
Circuit for Fixed-width Booth Multiplier and Its DCT Applications,” IEEE Trans. 
on Circuits and Systems II , vol. 58, no. 4, pp. 215-219, Apr. 2011. (SCI, EI) 
[P4] Y. H. Chen and T. Y. Chang, “A High Performance Video Transform Engine by 
Using Space-Time Scheduling Strategy,” accepted by IEEE Trans. on Very Large 
Scale Integr. (VLSI) Syst. 
[P5] C. Y. Li, Y. H. Chen, T. Y. Chang, L. Y. Deng and K. W. To, “Period Extension and 
Randomness Enhancement Using High-Throughput Reseeding-Mixing PRNG,” 
accepted by IEEE Trans. on Very Large Scale Integr. (VLSI) Syst. (SCI, EI) 
[P6] Y. H. Chen and T. Y. Chang, “A High-Accuracy Adaptive Conditional-Probability 
Estimator for Fixed-width Booth Multipliers,” accepted by IEEE Trans. Circuits 
and Systems I. (SCI, EI) 
[P7] Y. H. Chen, T. Y. Chang, and C. Y. Li, “Area-Effective and Power-Efficient 
Fixed-Width Booth Multipliers Using Generalized Probabilistic Estimation Bias,” 
accepted by IEEE Journal on Emerging Select Topics in Circuits and System. 
表 Y04 
行政院國家科學委員會補助國內專家學者出席國際學術會議報告 
                                                         2011 年 07 月 4 日 
報告人姓名 湯松年 
服務機構 
及職稱 
國立清華大學電機系 
博士生 
     時間 
會議 
     地點 
2011/6/14 ~ 2011/6/17 
ISCE 2011 
新加坡 
本會核定 
補助文號 
 
會議 
名稱 
 (中文) 第十五屆 IEEE 消費性電子國際研討會 
 (英文) The 15th IEEE International Symposium on Consumer Electronics 
發表 
論文 
題目 
An Energy-Efficient MMAS FFT Processor for High-Rate WPAN Applications 
報告內容應包括下列各項： 
 
一、參加會議經過 
    IEEE 二○一一年國際消費性電子會議(6 月 14-17 日) (ISCE 2011)由南洋理工大學 
Nicholas Vun 擔任 General Chair，在新加坡舉行。與會人超過 300 位，共有 146 篇論文
發表，其中台灣地區即占有 31 篇發表量，為佔有率最高之國家。本人此次亦有一篇論
文被該大會接受並受邀發表。藉由此次與會，本人一方面參與會議所發表之論文及
Keynotes Presentation，另一方面針對相關研究進行資料收集、技術交流等活動。 
ISCE 每年都會吸引在眾專門領域之全球學者專家與工業界人士與會。此會議今年
共有 24 組口頭報告論文時段及 3 組海報論文時段，三場 Keynote Presentation，一場工程
界 Award 及其 Technical Presentation，以及一場 Tutorial Seminar。前三天會議每天從上
午 9:00 開始到下午 5:00，最後一天為 Tutorial Seminar；會議皆由前述之 Technical 或
Keynote Presentation 開始，接著就是各場的口頭報告或海報論文的發表。 
6 月 14 日第一場會議是開幕式和工程界 Leadership Award/Technical Presentation。此
次演講主題是由 Trek 研究團隊的 CEO 與 R&D Directors 作有關 Flu-Card 技術的發表。
其概念是將數位相機所使用的傳統記憶卡作進一步開發，使其具有微系統的處理功能(包
括微處理器、Wi-Fi 以及 Data Management)。如此便可透過高速 Bus 與數位相機結合，
使數位相機的功能性更多元化。在報告之餘，該團隊也進一步在午餐交流時間將其開發
之 Flu-Card 技術作 demo 展示。在第一場 Leadership Award/Technical Presentation 之後，
接著便進行 Keynote Presentation (演講者為 Dr. Thomas M. Coughlin)題目是”Consumer 
Digital Storage-Personal, Shared, Hierarchical and Virtual Consumer Digital Storage”。其演講
內容針對 consumer device 的 digital storage 機制與設計方法做介紹，內容很實用。此外，
在消費性領域(home 或是 over internet)，Content sharing 在 Digital storage 技術上也是一
個很值得探討的課題。在這次 presentation，講者用最近的一些相關領域的技術進步，說
明我們面前的刺激和機遇。同時，大部分為即將到來的技術挑戰，都要求多科學創新，
超越目前的化妝。經過上午兩場演講，大會接著就在下午進行口頭/海報論文報告，共分
為 Best student award，Multimedia Signal Processing 以及 Wireless Mobile Communication
三個項目，六個場次。其中 Best student award 相關的報告讓我對優質 paper 的研究與撰
寫有了鼓勵的開啟。 
AN ENERGY-EFFICIENT MMAS FFT PROCESSOR 
FOR HIGH-RATE WPAN APPLICATIONS 
Song-Nien Tang, Jui-Wei Tsai, Tsin-Yuan Chang 
Department of Electrical Engineering, Department of Engineering and System Science  
National Tsing Hua University, Hsinchu, Taiwan 
E-mail: sntang@larc.ee.nthu.edu.tw, tyc@ee.nthu.edu.tw  
 
ABSTRACT 
This paper presents an energy-efficient FFT processor 
providing high throughput rate for wireless personal area 
network (WPAN). By using a proposed mixed-memory-
access-scheduling (MMAS) scheme in the multipath-
delay-feedback (MDF) architecture, energy-efficiency is 
improved for it provides the same high throughput rate 
with relatively lower power consumption. A test chip of a 
2048-point FFT processor has been designed using UMC 
90nm process with a core area of 1.18 mm
2
 excluding the 
test module. The proposed 2048-point FFT can provide a 
high throughput rate of 2.4 GS/s at 300 MHz with power 
consumption of 127 mW by post-layout simulation. 
Compared to the referred, a saving in power dissipation of 
20% or 45% can be achieved at the same throughput rate. 
1 INTRODUCTION 
With the requirement of high data rates for wireless data 
transmission, the wireless personal area network (WPAN) 
has been developed for providing high-speed transmission 
in a short-range area. In early developments, Ultra 
wideband (UWB) technology has enabled the delivery of a 
data rate up to 480 Mbps at a short distance of 2 m. 
However, to provide over-Gbps data rates for applications 
such as high-speed intranet access, high-definition (HD) 
videos, and etc, a relatively high-data-rate system is on 
demand. Thus, in Oct. 2009, the IEEE 802.15.3c WPAN 
standard [1] was approved by IEEE committee to provide 
high data rates of more than 1 Gbps in a band around 60 
GHz, and consequently a data rate over 5 Gbps can be 
achieved by using one of the specified technology, 
orthogonal frequency division multiplexing (OFDM).  
For such OFDM-based high-data-rate WPAN applications, 
a high-throughput-rate (T.R.) fast Fourier transform (FFT) 
processor is one of the key components, and a high T.R. 
around 2.4 GS/s should be provided [1], [5]. Accordingly, 
there have been some studies on the design of high-T.R. 
FFT processors by employing the multiple-data-path 
(parallelism) approach to the pipelined [2]-[5] or the 
memory-based [6]-[7] FFT hardware. In [2]-[5], the 
structures are presented based on the multipath-delay-
feedback (MDF) architecture which is an extended 
multiple-path form of the well-known single-path-delay-
feedback (SDF) structure [8], where a general SDF block 
diagram and a general MDF one are shown in Figure 1, (a) 
and (b), respectively. As a result of the MDF scheme, a 
high T.R. of M×R can be achieved by using the M-data-
path structure operating at R clock rate. However, 
hardware costs, including area or power consumption, 
increase due to the additional number of arithmetic units 
and memory banks for multipath operations [4]. For this 
issue, certain constant-multiplier-based schemes have been 
presented in [2] and [5] to improve the area- and energy-
efficiency for multipath multiplications.  
However, besides the multipath multiplication, the 100%-
utilization multi-bank memory used as a delay FIFO in the 
MDF structure is another considerable issue for the energy 
efficiency, especially in the large-size (512 points or above) 
FFT hardware. To the author’s knowledge, little research 
has been done on the architectural improvement of 
memory schemes in the MDF architecture. In this paper, a 
mixed-memory-access-scheduling (MMAS) scheme is 
proposed to improve the energy efficiency of memory in a 
conventional MDF-based FFT processor. Also, a high-T.R. 
2048-point FFT processor has been designed using UMC 
90nm process for the verification. By using the MMAS 
scheme to reduce the number of data accesses in the 
memory, the memory-associated energy efficiency is 
improved in that the same high T.R. can be achieved with 
relatively lower power consumption.  
This paper is organized as follows. Section 2 describes the 
proposed MMAS FFT architecture. In Section 3, the chip 
implementation and comparison are presented. Finally, the 
conclusion is given in Section 4. 
 
FIFO-N/2
BF2



 



FIFO-N/(2∙M)
M-path BF2



M-path 
multiplication
M-path Data
(b)
FIFO-N/4
BF2
FIFO-N/8
BF2
FIFO-N/(4∙M) FIFO-1
FIFO-2
BF2
(a)
FIFO-1
BF2
M-point FFT

 
 
Figure 1. Block diagram of a N-point FFT processor 
(a) SDF structure (b) MDF structure 
operation are read from or written to the corresponded 
SRAM segments with no access conflict. Note that a 
scheme of the two-step operation is employed to perform 
the multiplication for the twiddle factors,       . According 
to the radix-4
2
 algorithm, total of 24 sets of multiplication 
(excluding      ) are need to be performed between the 1
st
 
and the 2
nd
 R4 operation. However, by using the two-step 
operation, 12 sets (i.e.half) of the      -based multiplication 
can be performed at the output of the eight BF4 units in 
the 1
st
 R4 period (Figure 4 (b)) and the rest ones can be 
performed at the input of the eight BF4 units in the 2
nd
 R4 
period (Figure 4 (c)). As a result, total of only 12 constant 
multipliers are employed to perform the       -based multip- 
lication. Moreover, as shown in Figure 4(c), the first set of 
the BF4 units’ output (P0-P3) is sent to Module 2, while 
the rest data of the BF4 units’ output are written back to 
the SRAM segments. Thus, in the S1-2
nd
 R4 period, the 
data of stream 2 can continue to be stored in the empty 
SRAM segment (i.e. A0, B1, C2 and D3). Following the 
S1-2
nd
 R4 operation, as shown in Figure 5(a), the data of 
stream 2 continue to be sequentially stored in the 16-word 
SRAM segment after the original stored data (generated 
by the BF4 units in S1-2
nd
 R4 period) are sent to Module 2. 
Then, two radix-4 operations (S2-1
st
 R4 and S2-2
nd
 R4) are 
performed as shown in Figure 5(b) and 5(c), respectively. 
Compared to the stream 1 (Figure 4), the same operations 
are carried out for the stream 2 with an alternative memory 
access pattern, which is the approximate symmetry of the 
stream 1-associated one. Thus, the operations associated 
with stream 1 and stream 2 can be performed in turn for 
the continuous-stream operations. 
 
16
A0 B1 C2 D3
S2-1
B0 C1 D2 A3 C0 D1 A2 B3
S2-2 S2-3 S2-3
stream 2 (S2) stream 3 (S3) 
                             S2-data storage
S2-1
st
 R4
S2-2
nd
 R4
S3-data storage
S1-2
nd
 R4
(a)
To Module 2
 
A0
B0
C0
B1
C1
D1
C2
D2
A2
D3
A3
B3
A0
B0
C0
B1
C1
D1
C2
D2
A2
D3
A3
B3
D0A1B2C3
S2-1S2-2S2-3S2-4
nW16
nW16
nW16
nW16
Eight BF4 units
(data are read) (data are written)
(b)
time time
 
 
A0
B1
C2
B0
C1
D2
C0
D1
A2
D0
A1
B2
B1
C2
C1
D2
D1
A2
A1
B2
D3A3B3C3
Eight BF4 units
(data are read) (data are written)
D3A3B3C3
nW16
nW16
nW16
nW16
A0B0C0D0
stream 3 data storage
(c)
time time
P0P1P2P3
To Module 2
 
 
Figure 5. (a) Timing diagram of stream 2 in Module 1 
(b) Memory access for the S2-1
st
 R4 operation  
(c) Memory access for the S2-2
nd
 R4 operation  
By observing the scheduling of memory access shown in 
Figure 4 and Figure 5, the four SRAMs are utilized 
simultaneously at the 1
st
 R4 and 2
nd
 R4 duration, (i.e. the 
half duration of the one-stream period), while only one 
SRAM is in use alternately at the rest of time. As a result, 
by using the proposed MMAS scheme for Module 1, the 
number of data accesses in SRAMs can be effectively 
decreased to improve the energy-efficiency. 
 
2.2 MMAS-modified Module 2/FIFOs 
 
For the S.R.-oriented FIFOs used in Module 2, the MMAS 
scheme can be applied to it simply based on the concept of 
double data-bus width [9], as the example of FIFO-8 in 
Module 2 described in Figure 6, where the S.R.s in the 
original FIFO-8 are re-distributed to form the FIFO-4 
structure with double data-bus width. As shown in Figure 
6, the inserted multiplexers determine the input/output 
data at each S.R. to be “hold” or “shifted”, and thus the 
FIFO operation can be performed by alternating between 
“data holding” and “data sighting” every clock cycle as 
well as alternating the data selection at the final stage. 
Since the S.R. is generally implemented by the flip-flops 
connected in serious, the double data-bus width, which 
may be a considerable issue for the SRAM, may not cause 
significant hardware costs except the overheads due to the 
inserted multiplexers and routing data paths. Moreover, 
the above-mentioned “data holding” or “data shifting” can 
be further implemented by the clock-gating-based flip-flop 
cell to reduce hardware overheads due to the multiplexers. 
By using the modified FIFOs as the MMAS scheme for 
the Module 2, the frequency of signal transition in S.R. is 
decreased and thus the power consumption is reduced.  
 
S
.R
.
S
.R
.
S
.R
.
S
.R
.
S
.R
.
S
.R
.
S
.R
.
S
.R
.
S
.R
.
S
.R
.
S
.R
.
S
.R
.
S
.R
.
S
.R
.
S
.R
.
S
.R
.
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1: data hold
0: data shifted
original FIFO-8
1
4
4
 b
its
0 01

double data-bus width
cycle
 
 
Figure 6. FIFO-8/S.R. with double data-bus width 
 
3 CHIP IMPLEMENATION 
To verify and evaluate the proposed MMAS scheme, a test 
chip of 2048-point FFT processor has been designed using 
the UMC 90nm CMOS process. The core size excluding 
the test module (TM) is 1.18 mm
2
 as shown in Figure 7, 
where the module-marked layout and the performance 
summary are shown. In addition, the power distribution 
for each module is depicted in Figure 8. In order to 
improve the signal-to-quantization-noise ratio (SQNR), 
the dynamic scaling schemes [5], [10] are also employed 
in both Module 1 and Module 2 to achieve a SQNR of 
32.5 dB for the 16-QAM applications. By post-layout 
simulation, the proposed FFT chip can provide a T.R. of 
2.4 GS/s at 300 MHz with power consumption of 127 mW. 
A comparison between the proposed and two 2048-ponit 
nW16
0
16W
nW16
nW16
表 Y04 
行政院國家科學委員會補助國內專家學者出席國際學術會議報告 
                                                         2011 年 07 月 4 日 
報告人姓名 湯松年 
服務機構 
及職稱 
國立清華大學電機系 
博士生 
     時間 
會議 
     地點 
2011/6/14 ~ 2011/6/17 
ISCE 2011 
新加坡 
本會核定 
補助文號 
 
會議 
名稱 
 (中文) 第十五屆 IEEE 消費性電子國際研討會 
 (英文) The 15th IEEE International Symposium on Consumer Electronics 
發表 
論文 
題目 
An Energy-Efficient MMAS FFT Processor for High-Rate WPAN Applications 
報告內容應包括下列各項： 
 
一、參加會議經過 
    IEEE 二○一一年國際消費性電子會議(6 月 14-17 日) (ISCE 2011)由南洋理工大學 
Nicholas Vun 擔任 General Chair，在新加坡舉行。與會人超過 300 位，共有 146 篇論文
發表，其中台灣地區即占有 31 篇發表量，為佔有率最高之國家。本人此次亦有一篇論
文被該大會接受並受邀發表。藉由此次與會，本人一方面參與會議所發表之論文及
Keynotes Presentation，另一方面針對相關研究進行資料收集、技術交流等活動。 
ISCE 每年都會吸引在眾專門領域之全球學者專家與工業界人士與會。此會議今年
共有 24 組口頭報告論文時段及 3 組海報論文時段，三場 Keynote Presentation，一場工程
界 Award 及其 Technical Presentation，以及一場 Tutorial Seminar。前三天會議每天從上
午 9:00 開始到下午 5:00，最後一天為 Tutorial Seminar；會議皆由前述之 Technical 或
Keynote Presentation 開始，接著就是各場的口頭報告或海報論文的發表。 
6 月 14 日第一場會議是開幕式和工程界 Leadership Award/Technical Presentation。此
次演講主題是由 Trek 研究團隊的 CEO 與 R&D Directors 作有關 Flu-Card 技術的發表。
其概念是將數位相機所使用的傳統記憶卡作進一步開發，使其具有微系統的處理功能(包
括微處理器、Wi-Fi 以及 Data Management)。如此便可透過高速 Bus 與數位相機結合，
使數位相機的功能性更多元化。在報告之餘，該團隊也進一步在午餐交流時間將其開發
之 Flu-Card 技術作 demo 展示。在第一場 Leadership Award/Technical Presentation 之後，
接著便進行 Keynote Presentation (演講者為 Dr. Thomas M. Coughlin)題目是”Consumer 
Digital Storage-Personal, Shared, Hierarchical and Virtual Consumer Digital Storage”。其演講
內容針對 consumer device 的 digital storage 機制與設計方法做介紹，內容很實用。此外，
在消費性領域(home 或是 over internet)，Content sharing 在 Digital storage 技術上也是一
個很值得探討的課題。在這次 presentation，講者用最近的一些相關領域的技術進步，說
明我們面前的刺激和機遇。同時，大部分為即將到來的技術挑戰，都要求多科學創新，
超越目前的化妝。經過上午兩場演講，大會接著就在下午進行口頭/海報論文報告，共分
為 Best student award，Multimedia Signal Processing 以及 Wireless Mobile Communication
三個項目，六個場次。其中 Best student award 相關的報告讓我對優質 paper 的研究與撰
寫有了鼓勵的開啟。 
AN ENERGY-EFFICIENT MMAS FFT PROCESSOR 
FOR HIGH-RATE WPAN APPLICATIONS 
Song-Nien Tang, Jui-Wei Tsai, Tsin-Yuan Chang 
Department of Electrical Engineering, Department of Engineering and System Science  
National Tsing Hua University, Hsinchu, Taiwan 
E-mail: sntang@larc.ee.nthu.edu.tw, tyc@ee.nthu.edu.tw  
 
ABSTRACT 
This paper presents an energy-efficient FFT processor 
providing high throughput rate for wireless personal area 
network (WPAN). By using a proposed mixed-memory-
access-scheduling (MMAS) scheme in the multipath-
delay-feedback (MDF) architecture, energy-efficiency is 
improved for it provides the same high throughput rate 
with relatively lower power consumption. A test chip of a 
2048-point FFT processor has been designed using UMC 
90nm process with a core area of 1.18 mm
2
 excluding the 
test module. The proposed 2048-point FFT can provide a 
high throughput rate of 2.4 GS/s at 300 MHz with power 
consumption of 127 mW by post-layout simulation. 
Compared to the referred, a saving in power dissipation of 
20% or 45% can be achieved at the same throughput rate. 
1 INTRODUCTION 
With the requirement of high data rates for wireless data 
transmission, the wireless personal area network (WPAN) 
has been developed for providing high-speed transmission 
in a short-range area. In early developments, Ultra 
wideband (UWB) technology has enabled the delivery of a 
data rate up to 480 Mbps at a short distance of 2 m. 
However, to provide over-Gbps data rates for applications 
such as high-speed intranet access, high-definition (HD) 
videos, and etc, a relatively high-data-rate system is on 
demand. Thus, in Oct. 2009, the IEEE 802.15.3c WPAN 
standard [1] was approved by IEEE committee to provide 
high data rates of more than 1 Gbps in a band around 60 
GHz, and consequently a data rate over 5 Gbps can be 
achieved by using one of the specified technology, 
orthogonal frequency division multiplexing (OFDM).  
For such OFDM-based high-data-rate WPAN applications, 
a high-throughput-rate (T.R.) fast Fourier transform (FFT) 
processor is one of the key components, and a high T.R. 
around 2.4 GS/s should be provided [1], [5]. Accordingly, 
there have been some studies on the design of high-T.R. 
FFT processors by employing the multiple-data-path 
(parallelism) approach to the pipelined [2]-[5] or the 
memory-based [6]-[7] FFT hardware. In [2]-[5], the 
structures are presented based on the multipath-delay-
feedback (MDF) architecture which is an extended 
multiple-path form of the well-known single-path-delay-
feedback (SDF) structure [8], where a general SDF block 
diagram and a general MDF one are shown in Figure 1, (a) 
and (b), respectively. As a result of the MDF scheme, a 
high T.R. of M×R can be achieved by using the M-data-
path structure operating at R clock rate. However, 
hardware costs, including area or power consumption, 
increase due to the additional number of arithmetic units 
and memory banks for multipath operations [4]. For this 
issue, certain constant-multiplier-based schemes have been 
presented in [2] and [5] to improve the area- and energy-
efficiency for multipath multiplications.  
However, besides the multipath multiplication, the 100%-
utilization multi-bank memory used as a delay FIFO in the 
MDF structure is another considerable issue for the energy 
efficiency, especially in the large-size (512 points or above) 
FFT hardware. To the author’s knowledge, little research 
has been done on the architectural improvement of 
memory schemes in the MDF architecture. In this paper, a 
mixed-memory-access-scheduling (MMAS) scheme is 
proposed to improve the energy efficiency of memory in a 
conventional MDF-based FFT processor. Also, a high-T.R. 
2048-point FFT processor has been designed using UMC 
90nm process for the verification. By using the MMAS 
scheme to reduce the number of data accesses in the 
memory, the memory-associated energy efficiency is 
improved in that the same high T.R. can be achieved with 
relatively lower power consumption.  
This paper is organized as follows. Section 2 describes the 
proposed MMAS FFT architecture. In Section 3, the chip 
implementation and comparison are presented. Finally, the 
conclusion is given in Section 4. 
 
FIFO-N/2
BF2



 



FIFO-N/(2∙M)
M-path BF2



M-path 
multiplication
M-path Data
(b)
FIFO-N/4
BF2
FIFO-N/8
BF2
FIFO-N/(4∙M) FIFO-1
FIFO-2
BF2
(a)
FIFO-1
BF2
M-point FFT

 
 
Figure 1. Block diagram of a N-point FFT processor 
(a) SDF structure (b) MDF structure 
operation are read from or written to the corresponded 
SRAM segments with no access conflict. Note that a 
scheme of the two-step operation is employed to perform 
the multiplication for the twiddle factors,       . According 
to the radix-4
2
 algorithm, total of 24 sets of multiplication 
(excluding      ) are need to be performed between the 1
st
 
and the 2
nd
 R4 operation. However, by using the two-step 
operation, 12 sets (i.e.half) of the      -based multiplication 
can be performed at the output of the eight BF4 units in 
the 1
st
 R4 period (Figure 4 (b)) and the rest ones can be 
performed at the input of the eight BF4 units in the 2
nd
 R4 
period (Figure 4 (c)). As a result, total of only 12 constant 
multipliers are employed to perform the       -based multip- 
lication. Moreover, as shown in Figure 4(c), the first set of 
the BF4 units’ output (P0-P3) is sent to Module 2, while 
the rest data of the BF4 units’ output are written back to 
the SRAM segments. Thus, in the S1-2
nd
 R4 period, the 
data of stream 2 can continue to be stored in the empty 
SRAM segment (i.e. A0, B1, C2 and D3). Following the 
S1-2
nd
 R4 operation, as shown in Figure 5(a), the data of 
stream 2 continue to be sequentially stored in the 16-word 
SRAM segment after the original stored data (generated 
by the BF4 units in S1-2
nd
 R4 period) are sent to Module 2. 
Then, two radix-4 operations (S2-1
st
 R4 and S2-2
nd
 R4) are 
performed as shown in Figure 5(b) and 5(c), respectively. 
Compared to the stream 1 (Figure 4), the same operations 
are carried out for the stream 2 with an alternative memory 
access pattern, which is the approximate symmetry of the 
stream 1-associated one. Thus, the operations associated 
with stream 1 and stream 2 can be performed in turn for 
the continuous-stream operations. 
 
16
A0 B1 C2 D3
S2-1
B0 C1 D2 A3 C0 D1 A2 B3
S2-2 S2-3 S2-3
stream 2 (S2) stream 3 (S3) 
                             S2-data storage
S2-1
st
 R4
S2-2
nd
 R4
S3-data storage
S1-2
nd
 R4
(a)
To Module 2
 
A0
B0
C0
B1
C1
D1
C2
D2
A2
D3
A3
B3
A0
B0
C0
B1
C1
D1
C2
D2
A2
D3
A3
B3
D0A1B2C3
S2-1S2-2S2-3S2-4
nW16
nW16
nW16
nW16
Eight BF4 units
(data are read) (data are written)
(b)
time time
 
 
A0
B1
C2
B0
C1
D2
C0
D1
A2
D0
A1
B2
B1
C2
C1
D2
D1
A2
A1
B2
D3A3B3C3
Eight BF4 units
(data are read) (data are written)
D3A3B3C3
nW16
nW16
nW16
nW16
A0B0C0D0
stream 3 data storage
(c)
time time
P0P1P2P3
To Module 2
 
 
Figure 5. (a) Timing diagram of stream 2 in Module 1 
(b) Memory access for the S2-1
st
 R4 operation  
(c) Memory access for the S2-2
nd
 R4 operation  
By observing the scheduling of memory access shown in 
Figure 4 and Figure 5, the four SRAMs are utilized 
simultaneously at the 1
st
 R4 and 2
nd
 R4 duration, (i.e. the 
half duration of the one-stream period), while only one 
SRAM is in use alternately at the rest of time. As a result, 
by using the proposed MMAS scheme for Module 1, the 
number of data accesses in SRAMs can be effectively 
decreased to improve the energy-efficiency. 
 
2.2 MMAS-modified Module 2/FIFOs 
 
For the S.R.-oriented FIFOs used in Module 2, the MMAS 
scheme can be applied to it simply based on the concept of 
double data-bus width [9], as the example of FIFO-8 in 
Module 2 described in Figure 6, where the S.R.s in the 
original FIFO-8 are re-distributed to form the FIFO-4 
structure with double data-bus width. As shown in Figure 
6, the inserted multiplexers determine the input/output 
data at each S.R. to be “hold” or “shifted”, and thus the 
FIFO operation can be performed by alternating between 
“data holding” and “data sighting” every clock cycle as 
well as alternating the data selection at the final stage. 
Since the S.R. is generally implemented by the flip-flops 
connected in serious, the double data-bus width, which 
may be a considerable issue for the SRAM, may not cause 
significant hardware costs except the overheads due to the 
inserted multiplexers and routing data paths. Moreover, 
the above-mentioned “data holding” or “data shifting” can 
be further implemented by the clock-gating-based flip-flop 
cell to reduce hardware overheads due to the multiplexers. 
By using the modified FIFOs as the MMAS scheme for 
the Module 2, the frequency of signal transition in S.R. is 
decreased and thus the power consumption is reduced.  
 
S
.R
.
S
.R
.
S
.R
.
S
.R
.
S
.R
.
S
.R
.
S
.R
.
S
.R
.
S
.R
.
S
.R
.
S
.R
.
S
.R
.
S
.R
.
S
.R
.
S
.R
.
S
.R
.
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1: data hold
0: data shifted
original FIFO-8
1
4
4
 b
its
0 01

double data-bus width
cycle
 
 
Figure 6. FIFO-8/S.R. with double data-bus width 
 
3 CHIP IMPLEMENATION 
To verify and evaluate the proposed MMAS scheme, a test 
chip of 2048-point FFT processor has been designed using 
the UMC 90nm CMOS process. The core size excluding 
the test module (TM) is 1.18 mm
2
 as shown in Figure 7, 
where the module-marked layout and the performance 
summary are shown. In addition, the power distribution 
for each module is depicted in Figure 8. In order to 
improve the signal-to-quantization-noise ratio (SQNR), 
the dynamic scaling schemes [5], [10] are also employed 
in both Module 1 and Module 2 to achieve a SQNR of 
32.5 dB for the 16-QAM applications. By post-layout 
simulation, the proposed FFT chip can provide a T.R. of 
2.4 GS/s at 300 MHz with power consumption of 127 mW. 
A comparison between the proposed and two 2048-ponit 
nW16
0
16W
nW16
nW16
國科會補助計畫衍生研發成果推廣資料表
日期:2011/09/02
國科會補助計畫
計畫名稱: 支援MPEG/H.264/VC-1多協定轉換運算單元(I)
計畫主持人: 張慶元
計畫編號: 99-2221-E-007-119- 學門領域: 積體電路及系統設計
無研發成果推廣資料
碩士生 2 0 100%  
博士生 3 0 100%  
博士後研究員 0 0 100%  
參與計畫人力 
（外國籍） 
專任助理 0 0 100% 
人次 
 
其他成果 
(無法以量化表達之成
果如辦理學術活動、獲
得獎項、重要國際合
作、研究成果國際影響
力及其他協助產業技
術發展之具體效益事
項等，請以文字敘述填
列。) 
晶片設計與佈局，CIC 下線製作量測成功，並投稿 
 
 成果項目 量化 名稱或內容性質簡述 
測驗工具(含質性與量性) 0  
課程/模組 0  
電腦及網路系統或工具 0  
教材 0  
舉辦之活動/競賽 0  
研討會/工作坊 0  
電子報、網站 0  
科 
教 
處 
計 
畫 
加 
填 
項 
目 計畫成果推廣之參與（閱聽）人數 0  
 
