/////////////////////////////////////////////////////////////
// Created by: Synopsys DC Expert(TM) in wire load mode
// Version   : L-2016.03-SP5
// Date      : Wed Jan 22 18:38:50 2020
/////////////////////////////////////////////////////////////


module AsyncMux_width64 ( input0, input1, ctrl, \output  );
  input [63:0] input0;
  input [63:0] input1;
  output [63:0] \output ;
  input ctrl;
  wire   n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15, n16,
         n17, n18, n19, n20, n21, n22, n23, n24, n25, n26, n27, n28, n29, n30,
         n31, n32, n33, n34, n35, n36, n37, n38, n39, n40, n41, n42, n43, n44,
         n45, n46, n47, n48, n49, n50, n51, n52, n53, n54, n55, n56, n57, n58,
         n59, n60, n61, n62, n63, n64;

  INVX1 U1 ( .A(n1), .Y(\output [0]) );
  MUX2X1 U2 ( .B(input0[0]), .A(input1[0]), .S(ctrl), .Y(n1) );
  INVX1 U3 ( .A(n2), .Y(\output [10]) );
  MUX2X1 U4 ( .B(input0[10]), .A(input1[10]), .S(ctrl), .Y(n2) );
  INVX1 U5 ( .A(n3), .Y(\output [11]) );
  MUX2X1 U6 ( .B(input0[11]), .A(input1[11]), .S(ctrl), .Y(n3) );
  INVX1 U7 ( .A(n4), .Y(\output [12]) );
  MUX2X1 U8 ( .B(input0[12]), .A(input1[12]), .S(ctrl), .Y(n4) );
  INVX1 U9 ( .A(n5), .Y(\output [13]) );
  MUX2X1 U10 ( .B(input0[13]), .A(input1[13]), .S(ctrl), .Y(n5) );
  INVX1 U11 ( .A(n6), .Y(\output [14]) );
  MUX2X1 U12 ( .B(input0[14]), .A(input1[14]), .S(ctrl), .Y(n6) );
  INVX1 U13 ( .A(n7), .Y(\output [15]) );
  MUX2X1 U14 ( .B(input0[15]), .A(input1[15]), .S(ctrl), .Y(n7) );
  INVX1 U15 ( .A(n8), .Y(\output [16]) );
  MUX2X1 U16 ( .B(input0[16]), .A(input1[16]), .S(ctrl), .Y(n8) );
  INVX1 U17 ( .A(n9), .Y(\output [17]) );
  MUX2X1 U18 ( .B(input0[17]), .A(input1[17]), .S(ctrl), .Y(n9) );
  INVX1 U19 ( .A(n10), .Y(\output [18]) );
  MUX2X1 U20 ( .B(input0[18]), .A(input1[18]), .S(ctrl), .Y(n10) );
  INVX1 U21 ( .A(n11), .Y(\output [19]) );
  MUX2X1 U22 ( .B(input0[19]), .A(input1[19]), .S(ctrl), .Y(n11) );
  INVX1 U23 ( .A(n12), .Y(\output [1]) );
  MUX2X1 U24 ( .B(input0[1]), .A(input1[1]), .S(ctrl), .Y(n12) );
  INVX1 U25 ( .A(n13), .Y(\output [20]) );
  MUX2X1 U26 ( .B(input0[20]), .A(input1[20]), .S(ctrl), .Y(n13) );
  INVX1 U27 ( .A(n14), .Y(\output [21]) );
  MUX2X1 U28 ( .B(input0[21]), .A(input1[21]), .S(ctrl), .Y(n14) );
  INVX1 U29 ( .A(n15), .Y(\output [22]) );
  MUX2X1 U30 ( .B(input0[22]), .A(input1[22]), .S(ctrl), .Y(n15) );
  INVX1 U31 ( .A(n16), .Y(\output [23]) );
  MUX2X1 U32 ( .B(input0[23]), .A(input1[23]), .S(ctrl), .Y(n16) );
  INVX1 U33 ( .A(n17), .Y(\output [24]) );
  MUX2X1 U34 ( .B(input0[24]), .A(input1[24]), .S(ctrl), .Y(n17) );
  INVX1 U35 ( .A(n18), .Y(\output [25]) );
  MUX2X1 U36 ( .B(input0[25]), .A(input1[25]), .S(ctrl), .Y(n18) );
  INVX1 U37 ( .A(n19), .Y(\output [26]) );
  MUX2X1 U38 ( .B(input0[26]), .A(input1[26]), .S(ctrl), .Y(n19) );
  INVX1 U39 ( .A(n20), .Y(\output [27]) );
  MUX2X1 U40 ( .B(input0[27]), .A(input1[27]), .S(ctrl), .Y(n20) );
  INVX1 U41 ( .A(n21), .Y(\output [28]) );
  MUX2X1 U42 ( .B(input0[28]), .A(input1[28]), .S(ctrl), .Y(n21) );
  INVX1 U43 ( .A(n22), .Y(\output [29]) );
  MUX2X1 U44 ( .B(input0[29]), .A(input1[29]), .S(ctrl), .Y(n22) );
  INVX1 U45 ( .A(n23), .Y(\output [2]) );
  MUX2X1 U46 ( .B(input0[2]), .A(input1[2]), .S(ctrl), .Y(n23) );
  INVX1 U47 ( .A(n24), .Y(\output [30]) );
  MUX2X1 U48 ( .B(input0[30]), .A(input1[30]), .S(ctrl), .Y(n24) );
  INVX1 U49 ( .A(n25), .Y(\output [31]) );
  MUX2X1 U50 ( .B(input0[31]), .A(input1[31]), .S(ctrl), .Y(n25) );
  INVX1 U51 ( .A(n26), .Y(\output [32]) );
  MUX2X1 U52 ( .B(input0[32]), .A(input1[32]), .S(ctrl), .Y(n26) );
  INVX1 U53 ( .A(n27), .Y(\output [33]) );
  MUX2X1 U54 ( .B(input0[33]), .A(input1[33]), .S(ctrl), .Y(n27) );
  INVX1 U55 ( .A(n28), .Y(\output [34]) );
  MUX2X1 U56 ( .B(input0[34]), .A(input1[34]), .S(ctrl), .Y(n28) );
  INVX1 U57 ( .A(n29), .Y(\output [35]) );
  MUX2X1 U58 ( .B(input0[35]), .A(input1[35]), .S(ctrl), .Y(n29) );
  INVX1 U59 ( .A(n30), .Y(\output [36]) );
  MUX2X1 U60 ( .B(input0[36]), .A(input1[36]), .S(ctrl), .Y(n30) );
  INVX1 U61 ( .A(n31), .Y(\output [37]) );
  MUX2X1 U62 ( .B(input0[37]), .A(input1[37]), .S(ctrl), .Y(n31) );
  INVX1 U63 ( .A(n32), .Y(\output [38]) );
  MUX2X1 U64 ( .B(input0[38]), .A(input1[38]), .S(ctrl), .Y(n32) );
  INVX1 U65 ( .A(n33), .Y(\output [39]) );
  MUX2X1 U66 ( .B(input0[39]), .A(input1[39]), .S(ctrl), .Y(n33) );
  INVX1 U67 ( .A(n34), .Y(\output [3]) );
  MUX2X1 U68 ( .B(input0[3]), .A(input1[3]), .S(ctrl), .Y(n34) );
  INVX1 U69 ( .A(n35), .Y(\output [40]) );
  MUX2X1 U70 ( .B(input0[40]), .A(input1[40]), .S(ctrl), .Y(n35) );
  INVX1 U71 ( .A(n36), .Y(\output [41]) );
  MUX2X1 U72 ( .B(input0[41]), .A(input1[41]), .S(ctrl), .Y(n36) );
  INVX1 U73 ( .A(n37), .Y(\output [42]) );
  MUX2X1 U74 ( .B(input0[42]), .A(input1[42]), .S(ctrl), .Y(n37) );
  INVX1 U75 ( .A(n38), .Y(\output [43]) );
  MUX2X1 U76 ( .B(input0[43]), .A(input1[43]), .S(ctrl), .Y(n38) );
  INVX1 U77 ( .A(n39), .Y(\output [44]) );
  MUX2X1 U78 ( .B(input0[44]), .A(input1[44]), .S(ctrl), .Y(n39) );
  INVX1 U79 ( .A(n40), .Y(\output [45]) );
  MUX2X1 U80 ( .B(input0[45]), .A(input1[45]), .S(ctrl), .Y(n40) );
  INVX1 U81 ( .A(n41), .Y(\output [46]) );
  MUX2X1 U82 ( .B(input0[46]), .A(input1[46]), .S(ctrl), .Y(n41) );
  INVX1 U83 ( .A(n42), .Y(\output [47]) );
  MUX2X1 U84 ( .B(input0[47]), .A(input1[47]), .S(ctrl), .Y(n42) );
  INVX1 U85 ( .A(n43), .Y(\output [48]) );
  MUX2X1 U86 ( .B(input0[48]), .A(input1[48]), .S(ctrl), .Y(n43) );
  INVX1 U87 ( .A(n44), .Y(\output [49]) );
  MUX2X1 U88 ( .B(input0[49]), .A(input1[49]), .S(ctrl), .Y(n44) );
  INVX1 U89 ( .A(n45), .Y(\output [4]) );
  MUX2X1 U90 ( .B(input0[4]), .A(input1[4]), .S(ctrl), .Y(n45) );
  INVX1 U91 ( .A(n46), .Y(\output [50]) );
  MUX2X1 U92 ( .B(input0[50]), .A(input1[50]), .S(ctrl), .Y(n46) );
  INVX1 U93 ( .A(n47), .Y(\output [51]) );
  MUX2X1 U94 ( .B(input0[51]), .A(input1[51]), .S(ctrl), .Y(n47) );
  INVX1 U95 ( .A(n48), .Y(\output [52]) );
  MUX2X1 U96 ( .B(input0[52]), .A(input1[52]), .S(ctrl), .Y(n48) );
  INVX1 U97 ( .A(n49), .Y(\output [53]) );
  MUX2X1 U98 ( .B(input0[53]), .A(input1[53]), .S(ctrl), .Y(n49) );
  INVX1 U99 ( .A(n50), .Y(\output [54]) );
  MUX2X1 U100 ( .B(input0[54]), .A(input1[54]), .S(ctrl), .Y(n50) );
  INVX1 U101 ( .A(n51), .Y(\output [55]) );
  MUX2X1 U102 ( .B(input0[55]), .A(input1[55]), .S(ctrl), .Y(n51) );
  INVX1 U103 ( .A(n52), .Y(\output [56]) );
  MUX2X1 U104 ( .B(input0[56]), .A(input1[56]), .S(ctrl), .Y(n52) );
  INVX1 U105 ( .A(n53), .Y(\output [57]) );
  MUX2X1 U106 ( .B(input0[57]), .A(input1[57]), .S(ctrl), .Y(n53) );
  INVX1 U107 ( .A(n54), .Y(\output [58]) );
  MUX2X1 U108 ( .B(input0[58]), .A(input1[58]), .S(ctrl), .Y(n54) );
  INVX1 U109 ( .A(n55), .Y(\output [59]) );
  MUX2X1 U110 ( .B(input0[59]), .A(input1[59]), .S(ctrl), .Y(n55) );
  INVX1 U111 ( .A(n56), .Y(\output [5]) );
  MUX2X1 U112 ( .B(input0[5]), .A(input1[5]), .S(ctrl), .Y(n56) );
  INVX1 U113 ( .A(n57), .Y(\output [60]) );
  MUX2X1 U114 ( .B(input0[60]), .A(input1[60]), .S(ctrl), .Y(n57) );
  INVX1 U115 ( .A(n58), .Y(\output [61]) );
  MUX2X1 U116 ( .B(input0[61]), .A(input1[61]), .S(ctrl), .Y(n58) );
  INVX1 U117 ( .A(n59), .Y(\output [62]) );
  MUX2X1 U118 ( .B(input0[62]), .A(input1[62]), .S(ctrl), .Y(n59) );
  INVX1 U119 ( .A(n60), .Y(\output [63]) );
  MUX2X1 U120 ( .B(input0[63]), .A(input1[63]), .S(ctrl), .Y(n60) );
  INVX1 U121 ( .A(n61), .Y(\output [6]) );
  MUX2X1 U122 ( .B(input0[6]), .A(input1[6]), .S(ctrl), .Y(n61) );
  INVX1 U123 ( .A(n62), .Y(\output [7]) );
  MUX2X1 U124 ( .B(input0[7]), .A(input1[7]), .S(ctrl), .Y(n62) );
  INVX1 U125 ( .A(n63), .Y(\output [8]) );
  MUX2X1 U126 ( .B(input0[8]), .A(input1[8]), .S(ctrl), .Y(n63) );
  INVX1 U127 ( .A(n64), .Y(\output [9]) );
  MUX2X1 U128 ( .B(input0[9]), .A(input1[9]), .S(ctrl), .Y(n64) );
endmodule


module Reg_width64 ( \input , \output , enable, clk, reset );
  input [63:0] \input ;
  output [63:0] \output ;
  input enable, clk, reset;
  wire   n258, n259, n260, n261, n262, n263, n264, n265, n266, n267, n268,
         n269, n270, n271, n272, n273, n274, n275, n276, n277, n278, n279,
         n280, n281, n282, n283, n284, n285, n286, n287, n288, n289, n290,
         n291, n292, n293, n294, n295, n296, n297, n298, n299, n300, n301,
         n302, n303, n304, n305, n306, n307, n308, n309, n310, n311, n312,
         n313, n314, n315, n316, n317, n318, n319, n320, n321, n65, n67, n69,
         n71, n73, n75, n77, n79, n81, n83, n85, n87, n89, n91, n93, n95, n97,
         n99, n101, n103, n105, n107, n109, n111, n113, n115, n117, n119, n121,
         n123, n125, n127, n129, n131, n133, n135, n137, n139, n141, n143,
         n145, n147, n149, n151, n153, n155, n157, n159, n161, n163, n165,
         n167, n169, n171, n173, n175, n177, n179, n181, n183, n185, n187,
         n189, n191, n192, n194, n195, n196, n197, n198, n199, n200, n201,
         n202, n203, n204, n205, n206, n207, n208, n209, n210, n211, n212,
         n213, n214, n215, n216, n217, n218, n219, n220, n221, n222, n223,
         n224, n225, n226, n227, n228, n229, n230, n231, n232, n233, n234,
         n235, n236, n237, n238, n239, n240, n241, n242, n243, n244, n245,
         n246, n247, n248, n249, n250, n251, n252, n253, n254, n255, n256,
         n257;

  DFFSR \reg_reg[63]  ( .D(n253), .CLK(clk), .R(n65), .S(1'b1), .Q(n258) );
  DFFSR \reg_reg[62]  ( .D(n252), .CLK(clk), .R(n65), .S(1'b1), .Q(n259) );
  DFFSR \reg_reg[61]  ( .D(n251), .CLK(clk), .R(n65), .S(1'b1), .Q(n260) );
  DFFSR \reg_reg[60]  ( .D(n250), .CLK(clk), .R(n65), .S(1'b1), .Q(n261) );
  DFFSR \reg_reg[59]  ( .D(n248), .CLK(clk), .R(n65), .S(1'b1), .Q(n262) );
  DFFSR \reg_reg[58]  ( .D(n247), .CLK(clk), .R(n65), .S(1'b1), .Q(n263) );
  DFFSR \reg_reg[57]  ( .D(n246), .CLK(clk), .R(n65), .S(1'b1), .Q(n264) );
  DFFSR \reg_reg[56]  ( .D(n245), .CLK(clk), .R(n65), .S(1'b1), .Q(n265) );
  DFFSR \reg_reg[55]  ( .D(n244), .CLK(clk), .R(n65), .S(1'b1), .Q(n266) );
  DFFSR \reg_reg[54]  ( .D(n243), .CLK(clk), .R(n65), .S(1'b1), .Q(n267) );
  DFFSR \reg_reg[53]  ( .D(n242), .CLK(clk), .R(n65), .S(1'b1), .Q(n268) );
  DFFSR \reg_reg[52]  ( .D(n241), .CLK(clk), .R(n65), .S(1'b1), .Q(n269) );
  DFFSR \reg_reg[51]  ( .D(n240), .CLK(clk), .R(n65), .S(1'b1), .Q(n270) );
  DFFSR \reg_reg[50]  ( .D(n239), .CLK(clk), .R(n65), .S(1'b1), .Q(n271) );
  DFFSR \reg_reg[49]  ( .D(n237), .CLK(clk), .R(n65), .S(1'b1), .Q(n272) );
  DFFSR \reg_reg[48]  ( .D(n236), .CLK(clk), .R(n65), .S(1'b1), .Q(n273) );
  DFFSR \reg_reg[47]  ( .D(n235), .CLK(clk), .R(n65), .S(1'b1), .Q(n274) );
  DFFSR \reg_reg[46]  ( .D(n234), .CLK(clk), .R(n65), .S(1'b1), .Q(n275) );
  DFFSR \reg_reg[45]  ( .D(n233), .CLK(clk), .R(n65), .S(1'b1), .Q(n276) );
  DFFSR \reg_reg[44]  ( .D(n232), .CLK(clk), .R(n65), .S(1'b1), .Q(n277) );
  DFFSR \reg_reg[43]  ( .D(n231), .CLK(clk), .R(n65), .S(1'b1), .Q(n278) );
  DFFSR \reg_reg[42]  ( .D(n230), .CLK(clk), .R(n65), .S(1'b1), .Q(n279) );
  DFFSR \reg_reg[41]  ( .D(n229), .CLK(clk), .R(n65), .S(1'b1), .Q(n280) );
  DFFSR \reg_reg[40]  ( .D(n228), .CLK(clk), .R(n65), .S(1'b1), .Q(n281) );
  DFFSR \reg_reg[39]  ( .D(n226), .CLK(clk), .R(n65), .S(1'b1), .Q(n282) );
  DFFSR \reg_reg[38]  ( .D(n225), .CLK(clk), .R(n65), .S(1'b1), .Q(n283) );
  DFFSR \reg_reg[37]  ( .D(n224), .CLK(clk), .R(n65), .S(1'b1), .Q(n284) );
  DFFSR \reg_reg[36]  ( .D(n223), .CLK(clk), .R(n65), .S(1'b1), .Q(n285) );
  DFFSR \reg_reg[35]  ( .D(n222), .CLK(clk), .R(n65), .S(1'b1), .Q(n286) );
  DFFSR \reg_reg[34]  ( .D(n221), .CLK(clk), .R(n65), .S(1'b1), .Q(n287) );
  DFFSR \reg_reg[33]  ( .D(n220), .CLK(clk), .R(n65), .S(1'b1), .Q(n288) );
  DFFSR \reg_reg[32]  ( .D(n219), .CLK(clk), .R(n65), .S(1'b1), .Q(n289) );
  DFFSR \reg_reg[31]  ( .D(n218), .CLK(clk), .R(n65), .S(1'b1), .Q(n290) );
  DFFSR \reg_reg[30]  ( .D(n217), .CLK(clk), .R(n65), .S(1'b1), .Q(n291) );
  DFFSR \reg_reg[29]  ( .D(n215), .CLK(clk), .R(n65), .S(1'b1), .Q(n292) );
  DFFSR \reg_reg[28]  ( .D(n214), .CLK(clk), .R(n65), .S(1'b1), .Q(n293) );
  DFFSR \reg_reg[27]  ( .D(n213), .CLK(clk), .R(n65), .S(1'b1), .Q(n294) );
  DFFSR \reg_reg[26]  ( .D(n212), .CLK(clk), .R(n65), .S(1'b1), .Q(n295) );
  DFFSR \reg_reg[25]  ( .D(n211), .CLK(clk), .R(n65), .S(1'b1), .Q(n296) );
  DFFSR \reg_reg[24]  ( .D(n210), .CLK(clk), .R(n65), .S(1'b1), .Q(n297) );
  DFFSR \reg_reg[23]  ( .D(n209), .CLK(clk), .R(n65), .S(1'b1), .Q(n298) );
  DFFSR \reg_reg[22]  ( .D(n208), .CLK(clk), .R(n65), .S(1'b1), .Q(n299) );
  DFFSR \reg_reg[21]  ( .D(n207), .CLK(clk), .R(n65), .S(1'b1), .Q(n300) );
  DFFSR \reg_reg[20]  ( .D(n206), .CLK(clk), .R(n65), .S(1'b1), .Q(n301) );
  DFFSR \reg_reg[19]  ( .D(n204), .CLK(clk), .R(n65), .S(1'b1), .Q(n302) );
  DFFSR \reg_reg[18]  ( .D(n203), .CLK(clk), .R(n65), .S(1'b1), .Q(n303) );
  DFFSR \reg_reg[17]  ( .D(n202), .CLK(clk), .R(n65), .S(1'b1), .Q(n304) );
  DFFSR \reg_reg[16]  ( .D(n201), .CLK(clk), .R(n65), .S(1'b1), .Q(n305) );
  DFFSR \reg_reg[15]  ( .D(n200), .CLK(clk), .R(n65), .S(1'b1), .Q(n306) );
  DFFSR \reg_reg[14]  ( .D(n199), .CLK(clk), .R(n65), .S(1'b1), .Q(n307) );
  DFFSR \reg_reg[13]  ( .D(n198), .CLK(clk), .R(n65), .S(1'b1), .Q(n308) );
  DFFSR \reg_reg[12]  ( .D(n197), .CLK(clk), .R(n65), .S(1'b1), .Q(n309) );
  DFFSR \reg_reg[11]  ( .D(n196), .CLK(clk), .R(n65), .S(1'b1), .Q(n310) );
  DFFSR \reg_reg[10]  ( .D(n195), .CLK(clk), .R(n65), .S(1'b1), .Q(n311) );
  DFFSR \reg_reg[9]  ( .D(n257), .CLK(clk), .R(n65), .S(1'b1), .Q(n312) );
  DFFSR \reg_reg[8]  ( .D(n256), .CLK(clk), .R(n65), .S(1'b1), .Q(n313) );
  DFFSR \reg_reg[7]  ( .D(n255), .CLK(clk), .R(n65), .S(1'b1), .Q(n314) );
  DFFSR \reg_reg[6]  ( .D(n254), .CLK(clk), .R(n65), .S(1'b1), .Q(n315) );
  DFFSR \reg_reg[5]  ( .D(n249), .CLK(clk), .R(n65), .S(1'b1), .Q(n316) );
  DFFSR \reg_reg[4]  ( .D(n238), .CLK(clk), .R(n65), .S(1'b1), .Q(n317) );
  DFFSR \reg_reg[3]  ( .D(n227), .CLK(clk), .R(n65), .S(1'b1), .Q(n318) );
  DFFSR \reg_reg[2]  ( .D(n216), .CLK(clk), .R(n65), .S(1'b1), .Q(n319) );
  DFFSR \reg_reg[1]  ( .D(n205), .CLK(clk), .R(n65), .S(1'b1), .Q(n320) );
  DFFSR \reg_reg[0]  ( .D(n194), .CLK(clk), .R(n65), .S(1'b1), .Q(n321) );
  BUFX2 U2 ( .A(n321), .Y(\output [0]) );
  BUFX2 U3 ( .A(n320), .Y(\output [1]) );
  BUFX2 U4 ( .A(n319), .Y(\output [2]) );
  BUFX2 U5 ( .A(n318), .Y(\output [3]) );
  BUFX2 U6 ( .A(n317), .Y(\output [4]) );
  BUFX2 U7 ( .A(n316), .Y(\output [5]) );
  BUFX2 U8 ( .A(n315), .Y(\output [6]) );
  BUFX2 U9 ( .A(n314), .Y(\output [7]) );
  BUFX2 U10 ( .A(n313), .Y(\output [8]) );
  BUFX2 U11 ( .A(n312), .Y(\output [9]) );
  BUFX2 U12 ( .A(n311), .Y(\output [10]) );
  BUFX2 U13 ( .A(n310), .Y(\output [11]) );
  BUFX2 U14 ( .A(n309), .Y(\output [12]) );
  BUFX2 U15 ( .A(n308), .Y(\output [13]) );
  BUFX2 U16 ( .A(n307), .Y(\output [14]) );
  BUFX2 U17 ( .A(n306), .Y(\output [15]) );
  BUFX2 U18 ( .A(n305), .Y(\output [16]) );
  BUFX2 U19 ( .A(n304), .Y(\output [17]) );
  BUFX2 U20 ( .A(n303), .Y(\output [18]) );
  BUFX2 U21 ( .A(n302), .Y(\output [19]) );
  BUFX2 U22 ( .A(n301), .Y(\output [20]) );
  BUFX2 U23 ( .A(n300), .Y(\output [21]) );
  BUFX2 U24 ( .A(n299), .Y(\output [22]) );
  BUFX2 U25 ( .A(n298), .Y(\output [23]) );
  BUFX2 U26 ( .A(n297), .Y(\output [24]) );
  BUFX2 U27 ( .A(n296), .Y(\output [25]) );
  BUFX2 U28 ( .A(n295), .Y(\output [26]) );
  BUFX2 U29 ( .A(n294), .Y(\output [27]) );
  BUFX2 U30 ( .A(n293), .Y(\output [28]) );
  BUFX2 U31 ( .A(n292), .Y(\output [29]) );
  BUFX2 U32 ( .A(n291), .Y(\output [30]) );
  BUFX2 U33 ( .A(n290), .Y(\output [31]) );
  BUFX2 U34 ( .A(n289), .Y(\output [32]) );
  BUFX2 U35 ( .A(n288), .Y(\output [33]) );
  BUFX2 U36 ( .A(n287), .Y(\output [34]) );
  BUFX2 U37 ( .A(n286), .Y(\output [35]) );
  BUFX2 U38 ( .A(n285), .Y(\output [36]) );
  BUFX2 U39 ( .A(n284), .Y(\output [37]) );
  BUFX2 U40 ( .A(n283), .Y(\output [38]) );
  BUFX2 U41 ( .A(n282), .Y(\output [39]) );
  BUFX2 U42 ( .A(n281), .Y(\output [40]) );
  BUFX2 U43 ( .A(n280), .Y(\output [41]) );
  BUFX2 U44 ( .A(n279), .Y(\output [42]) );
  BUFX2 U45 ( .A(n278), .Y(\output [43]) );
  BUFX2 U46 ( .A(n277), .Y(\output [44]) );
  BUFX2 U47 ( .A(n276), .Y(\output [45]) );
  BUFX2 U48 ( .A(n275), .Y(\output [46]) );
  BUFX2 U49 ( .A(n274), .Y(\output [47]) );
  BUFX2 U50 ( .A(n273), .Y(\output [48]) );
  BUFX2 U51 ( .A(n272), .Y(\output [49]) );
  BUFX2 U52 ( .A(n271), .Y(\output [50]) );
  BUFX2 U53 ( .A(n270), .Y(\output [51]) );
  BUFX2 U54 ( .A(n269), .Y(\output [52]) );
  BUFX2 U55 ( .A(n268), .Y(\output [53]) );
  BUFX2 U56 ( .A(n267), .Y(\output [54]) );
  BUFX2 U57 ( .A(n266), .Y(\output [55]) );
  BUFX2 U58 ( .A(n265), .Y(\output [56]) );
  BUFX2 U59 ( .A(n264), .Y(\output [57]) );
  BUFX2 U60 ( .A(n263), .Y(\output [58]) );
  BUFX2 U61 ( .A(n262), .Y(\output [59]) );
  BUFX2 U62 ( .A(n261), .Y(\output [60]) );
  BUFX2 U63 ( .A(n260), .Y(\output [61]) );
  BUFX2 U64 ( .A(n259), .Y(\output [62]) );
  BUFX2 U65 ( .A(n258), .Y(\output [63]) );
  INVX2 U66 ( .A(reset), .Y(n65) );
  INVX1 U67 ( .A(n67), .Y(n194) );
  MUX2X1 U68 ( .B(\output [0]), .A(\input [0]), .S(enable), .Y(n67) );
  INVX1 U69 ( .A(n69), .Y(n195) );
  MUX2X1 U70 ( .B(\output [10]), .A(\input [10]), .S(enable), .Y(n69) );
  INVX1 U71 ( .A(n71), .Y(n196) );
  MUX2X1 U72 ( .B(\output [11]), .A(\input [11]), .S(enable), .Y(n71) );
  INVX1 U73 ( .A(n73), .Y(n197) );
  MUX2X1 U74 ( .B(\output [12]), .A(\input [12]), .S(enable), .Y(n73) );
  INVX1 U75 ( .A(n75), .Y(n198) );
  MUX2X1 U76 ( .B(\output [13]), .A(\input [13]), .S(enable), .Y(n75) );
  INVX1 U77 ( .A(n77), .Y(n199) );
  MUX2X1 U78 ( .B(\output [14]), .A(\input [14]), .S(enable), .Y(n77) );
  INVX1 U79 ( .A(n79), .Y(n200) );
  MUX2X1 U80 ( .B(\output [15]), .A(\input [15]), .S(enable), .Y(n79) );
  INVX1 U81 ( .A(n81), .Y(n201) );
  MUX2X1 U82 ( .B(\output [16]), .A(\input [16]), .S(enable), .Y(n81) );
  INVX1 U83 ( .A(n83), .Y(n202) );
  MUX2X1 U84 ( .B(\output [17]), .A(\input [17]), .S(enable), .Y(n83) );
  INVX1 U85 ( .A(n85), .Y(n203) );
  MUX2X1 U86 ( .B(\output [18]), .A(\input [18]), .S(enable), .Y(n85) );
  INVX1 U87 ( .A(n87), .Y(n204) );
  MUX2X1 U88 ( .B(\output [19]), .A(\input [19]), .S(enable), .Y(n87) );
  INVX1 U89 ( .A(n89), .Y(n205) );
  MUX2X1 U90 ( .B(\output [1]), .A(\input [1]), .S(enable), .Y(n89) );
  INVX1 U91 ( .A(n91), .Y(n206) );
  MUX2X1 U92 ( .B(\output [20]), .A(\input [20]), .S(enable), .Y(n91) );
  INVX1 U93 ( .A(n93), .Y(n207) );
  MUX2X1 U94 ( .B(\output [21]), .A(\input [21]), .S(enable), .Y(n93) );
  INVX1 U95 ( .A(n95), .Y(n208) );
  MUX2X1 U96 ( .B(\output [22]), .A(\input [22]), .S(enable), .Y(n95) );
  INVX1 U97 ( .A(n97), .Y(n209) );
  MUX2X1 U98 ( .B(\output [23]), .A(\input [23]), .S(enable), .Y(n97) );
  INVX1 U99 ( .A(n99), .Y(n210) );
  MUX2X1 U100 ( .B(\output [24]), .A(\input [24]), .S(enable), .Y(n99) );
  INVX1 U101 ( .A(n101), .Y(n211) );
  MUX2X1 U102 ( .B(\output [25]), .A(\input [25]), .S(enable), .Y(n101) );
  INVX1 U103 ( .A(n103), .Y(n212) );
  MUX2X1 U104 ( .B(\output [26]), .A(\input [26]), .S(enable), .Y(n103) );
  INVX1 U105 ( .A(n105), .Y(n213) );
  MUX2X1 U106 ( .B(\output [27]), .A(\input [27]), .S(enable), .Y(n105) );
  INVX1 U107 ( .A(n107), .Y(n214) );
  MUX2X1 U108 ( .B(\output [28]), .A(\input [28]), .S(enable), .Y(n107) );
  INVX1 U109 ( .A(n109), .Y(n215) );
  MUX2X1 U110 ( .B(\output [29]), .A(\input [29]), .S(enable), .Y(n109) );
  INVX1 U111 ( .A(n111), .Y(n216) );
  MUX2X1 U112 ( .B(\output [2]), .A(\input [2]), .S(enable), .Y(n111) );
  INVX1 U113 ( .A(n113), .Y(n217) );
  MUX2X1 U114 ( .B(\output [30]), .A(\input [30]), .S(enable), .Y(n113) );
  INVX1 U115 ( .A(n115), .Y(n218) );
  MUX2X1 U116 ( .B(\output [31]), .A(\input [31]), .S(enable), .Y(n115) );
  INVX1 U117 ( .A(n117), .Y(n219) );
  MUX2X1 U118 ( .B(\output [32]), .A(\input [32]), .S(enable), .Y(n117) );
  INVX1 U119 ( .A(n119), .Y(n220) );
  MUX2X1 U120 ( .B(\output [33]), .A(\input [33]), .S(enable), .Y(n119) );
  INVX1 U121 ( .A(n121), .Y(n221) );
  MUX2X1 U122 ( .B(\output [34]), .A(\input [34]), .S(enable), .Y(n121) );
  INVX1 U123 ( .A(n123), .Y(n222) );
  MUX2X1 U124 ( .B(\output [35]), .A(\input [35]), .S(enable), .Y(n123) );
  INVX1 U125 ( .A(n125), .Y(n223) );
  MUX2X1 U126 ( .B(\output [36]), .A(\input [36]), .S(enable), .Y(n125) );
  INVX1 U127 ( .A(n127), .Y(n224) );
  MUX2X1 U128 ( .B(\output [37]), .A(\input [37]), .S(enable), .Y(n127) );
  INVX1 U129 ( .A(n129), .Y(n225) );
  MUX2X1 U130 ( .B(\output [38]), .A(\input [38]), .S(enable), .Y(n129) );
  INVX1 U131 ( .A(n131), .Y(n226) );
  MUX2X1 U196 ( .B(\output [39]), .A(\input [39]), .S(enable), .Y(n131) );
  INVX1 U197 ( .A(n133), .Y(n227) );
  MUX2X1 U198 ( .B(\output [3]), .A(\input [3]), .S(enable), .Y(n133) );
  INVX1 U199 ( .A(n135), .Y(n228) );
  MUX2X1 U200 ( .B(\output [40]), .A(\input [40]), .S(enable), .Y(n135) );
  INVX1 U201 ( .A(n137), .Y(n229) );
  MUX2X1 U202 ( .B(\output [41]), .A(\input [41]), .S(enable), .Y(n137) );
  INVX1 U203 ( .A(n139), .Y(n230) );
  MUX2X1 U204 ( .B(\output [42]), .A(\input [42]), .S(enable), .Y(n139) );
  INVX1 U205 ( .A(n141), .Y(n231) );
  MUX2X1 U206 ( .B(\output [43]), .A(\input [43]), .S(enable), .Y(n141) );
  INVX1 U207 ( .A(n143), .Y(n232) );
  MUX2X1 U208 ( .B(\output [44]), .A(\input [44]), .S(enable), .Y(n143) );
  INVX1 U209 ( .A(n145), .Y(n233) );
  MUX2X1 U210 ( .B(\output [45]), .A(\input [45]), .S(enable), .Y(n145) );
  INVX1 U211 ( .A(n147), .Y(n234) );
  MUX2X1 U212 ( .B(\output [46]), .A(\input [46]), .S(enable), .Y(n147) );
  INVX1 U213 ( .A(n149), .Y(n235) );
  MUX2X1 U214 ( .B(\output [47]), .A(\input [47]), .S(enable), .Y(n149) );
  INVX1 U215 ( .A(n151), .Y(n236) );
  MUX2X1 U216 ( .B(\output [48]), .A(\input [48]), .S(enable), .Y(n151) );
  INVX1 U217 ( .A(n153), .Y(n237) );
  MUX2X1 U218 ( .B(\output [49]), .A(\input [49]), .S(enable), .Y(n153) );
  INVX1 U219 ( .A(n155), .Y(n238) );
  MUX2X1 U220 ( .B(\output [4]), .A(\input [4]), .S(enable), .Y(n155) );
  INVX1 U221 ( .A(n157), .Y(n239) );
  MUX2X1 U222 ( .B(\output [50]), .A(\input [50]), .S(enable), .Y(n157) );
  INVX1 U223 ( .A(n159), .Y(n240) );
  MUX2X1 U224 ( .B(\output [51]), .A(\input [51]), .S(enable), .Y(n159) );
  INVX1 U225 ( .A(n161), .Y(n241) );
  MUX2X1 U226 ( .B(\output [52]), .A(\input [52]), .S(enable), .Y(n161) );
  INVX1 U227 ( .A(n163), .Y(n242) );
  MUX2X1 U228 ( .B(\output [53]), .A(\input [53]), .S(enable), .Y(n163) );
  INVX1 U229 ( .A(n165), .Y(n243) );
  MUX2X1 U230 ( .B(\output [54]), .A(\input [54]), .S(enable), .Y(n165) );
  INVX1 U231 ( .A(n167), .Y(n244) );
  MUX2X1 U232 ( .B(\output [55]), .A(\input [55]), .S(enable), .Y(n167) );
  INVX1 U233 ( .A(n169), .Y(n245) );
  MUX2X1 U234 ( .B(\output [56]), .A(\input [56]), .S(enable), .Y(n169) );
  INVX1 U235 ( .A(n171), .Y(n246) );
  MUX2X1 U236 ( .B(\output [57]), .A(\input [57]), .S(enable), .Y(n171) );
  INVX1 U237 ( .A(n173), .Y(n247) );
  MUX2X1 U238 ( .B(\output [58]), .A(\input [58]), .S(enable), .Y(n173) );
  INVX1 U239 ( .A(n175), .Y(n248) );
  MUX2X1 U240 ( .B(\output [59]), .A(\input [59]), .S(enable), .Y(n175) );
  INVX1 U241 ( .A(n177), .Y(n249) );
  MUX2X1 U242 ( .B(\output [5]), .A(\input [5]), .S(enable), .Y(n177) );
  INVX1 U243 ( .A(n179), .Y(n250) );
  MUX2X1 U244 ( .B(\output [60]), .A(\input [60]), .S(enable), .Y(n179) );
  INVX1 U245 ( .A(n181), .Y(n251) );
  MUX2X1 U246 ( .B(\output [61]), .A(\input [61]), .S(enable), .Y(n181) );
  INVX1 U247 ( .A(n183), .Y(n252) );
  MUX2X1 U248 ( .B(\output [62]), .A(\input [62]), .S(enable), .Y(n183) );
  INVX1 U249 ( .A(n185), .Y(n253) );
  MUX2X1 U250 ( .B(\output [63]), .A(\input [63]), .S(enable), .Y(n185) );
  INVX1 U251 ( .A(n187), .Y(n254) );
  MUX2X1 U252 ( .B(\output [6]), .A(\input [6]), .S(enable), .Y(n187) );
  INVX1 U253 ( .A(n189), .Y(n255) );
  MUX2X1 U254 ( .B(\output [7]), .A(\input [7]), .S(enable), .Y(n189) );
  INVX1 U255 ( .A(n191), .Y(n256) );
  MUX2X1 U256 ( .B(\output [8]), .A(\input [8]), .S(enable), .Y(n191) );
  INVX1 U257 ( .A(n192), .Y(n257) );
  MUX2X1 U258 ( .B(\output [9]), .A(\input [9]), .S(enable), .Y(n192) );
endmodule


module AsyncMux_width80 ( input0, input1, ctrl, \output  );
  input [79:0] input0;
  input [79:0] input1;
  output [79:0] \output ;
  input ctrl;
  wire   n1, n2, n3, n4, n5, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15, n16,
         n17, n18, n19, n20, n21, n22, n23, n24, n25, n26, n27, n28, n29, n30,
         n31, n32, n33, n34, n35, n36, n37, n38, n39, n40, n41, n42, n43, n44,
         n45, n46, n47, n48, n49, n50, n51, n52, n53, n54, n55, n56, n57, n58,
         n59, n60, n61, n62, n63, n64, n65, n66, n67, n68, n69, n70, n71, n72,
         n73, n74, n75, n76, n77, n78, n79, n80;

  INVX1 U1 ( .A(n1), .Y(\output [0]) );
  MUX2X1 U2 ( .B(input0[0]), .A(input1[0]), .S(ctrl), .Y(n1) );
  INVX1 U3 ( .A(n2), .Y(\output [10]) );
  MUX2X1 U4 ( .B(input0[10]), .A(input1[10]), .S(ctrl), .Y(n2) );
  INVX1 U5 ( .A(n3), .Y(\output [11]) );
  MUX2X1 U6 ( .B(input0[11]), .A(input1[11]), .S(ctrl), .Y(n3) );
  INVX1 U7 ( .A(n4), .Y(\output [12]) );
  MUX2X1 U8 ( .B(input0[12]), .A(input1[12]), .S(ctrl), .Y(n4) );
  INVX1 U9 ( .A(n5), .Y(\output [13]) );
  MUX2X1 U10 ( .B(input0[13]), .A(input1[13]), .S(ctrl), .Y(n5) );
  INVX1 U11 ( .A(n6), .Y(\output [14]) );
  MUX2X1 U12 ( .B(input0[14]), .A(input1[14]), .S(ctrl), .Y(n6) );
  INVX1 U13 ( .A(n7), .Y(\output [15]) );
  MUX2X1 U14 ( .B(input0[15]), .A(input1[15]), .S(ctrl), .Y(n7) );
  INVX1 U15 ( .A(n8), .Y(\output [16]) );
  MUX2X1 U16 ( .B(input0[16]), .A(input1[16]), .S(ctrl), .Y(n8) );
  INVX1 U17 ( .A(n9), .Y(\output [17]) );
  MUX2X1 U18 ( .B(input0[17]), .A(input1[17]), .S(ctrl), .Y(n9) );
  INVX1 U19 ( .A(n10), .Y(\output [18]) );
  MUX2X1 U20 ( .B(input0[18]), .A(input1[18]), .S(ctrl), .Y(n10) );
  INVX1 U21 ( .A(n11), .Y(\output [19]) );
  MUX2X1 U22 ( .B(input0[19]), .A(input1[19]), .S(ctrl), .Y(n11) );
  INVX1 U23 ( .A(n12), .Y(\output [1]) );
  MUX2X1 U24 ( .B(input0[1]), .A(input1[1]), .S(ctrl), .Y(n12) );
  INVX1 U25 ( .A(n13), .Y(\output [20]) );
  MUX2X1 U26 ( .B(input0[20]), .A(input1[20]), .S(ctrl), .Y(n13) );
  INVX1 U27 ( .A(n14), .Y(\output [21]) );
  MUX2X1 U28 ( .B(input0[21]), .A(input1[21]), .S(ctrl), .Y(n14) );
  INVX1 U29 ( .A(n15), .Y(\output [22]) );
  MUX2X1 U30 ( .B(input0[22]), .A(input1[22]), .S(ctrl), .Y(n15) );
  INVX1 U31 ( .A(n16), .Y(\output [23]) );
  MUX2X1 U32 ( .B(input0[23]), .A(input1[23]), .S(ctrl), .Y(n16) );
  INVX1 U33 ( .A(n17), .Y(\output [24]) );
  MUX2X1 U34 ( .B(input0[24]), .A(input1[24]), .S(ctrl), .Y(n17) );
  INVX1 U35 ( .A(n18), .Y(\output [25]) );
  MUX2X1 U36 ( .B(input0[25]), .A(input1[25]), .S(ctrl), .Y(n18) );
  INVX1 U37 ( .A(n19), .Y(\output [26]) );
  MUX2X1 U38 ( .B(input0[26]), .A(input1[26]), .S(ctrl), .Y(n19) );
  INVX1 U39 ( .A(n20), .Y(\output [27]) );
  MUX2X1 U40 ( .B(input0[27]), .A(input1[27]), .S(ctrl), .Y(n20) );
  INVX1 U41 ( .A(n21), .Y(\output [28]) );
  MUX2X1 U42 ( .B(input0[28]), .A(input1[28]), .S(ctrl), .Y(n21) );
  INVX1 U43 ( .A(n22), .Y(\output [29]) );
  MUX2X1 U44 ( .B(input0[29]), .A(input1[29]), .S(ctrl), .Y(n22) );
  INVX1 U45 ( .A(n23), .Y(\output [2]) );
  MUX2X1 U46 ( .B(input0[2]), .A(input1[2]), .S(ctrl), .Y(n23) );
  INVX1 U47 ( .A(n24), .Y(\output [30]) );
  MUX2X1 U48 ( .B(input0[30]), .A(input1[30]), .S(ctrl), .Y(n24) );
  INVX1 U49 ( .A(n25), .Y(\output [31]) );
  MUX2X1 U50 ( .B(input0[31]), .A(input1[31]), .S(ctrl), .Y(n25) );
  INVX1 U51 ( .A(n26), .Y(\output [32]) );
  MUX2X1 U52 ( .B(input0[32]), .A(input1[32]), .S(ctrl), .Y(n26) );
  INVX1 U53 ( .A(n27), .Y(\output [33]) );
  MUX2X1 U54 ( .B(input0[33]), .A(input1[33]), .S(ctrl), .Y(n27) );
  INVX1 U55 ( .A(n28), .Y(\output [34]) );
  MUX2X1 U56 ( .B(input0[34]), .A(input1[34]), .S(ctrl), .Y(n28) );
  INVX1 U57 ( .A(n29), .Y(\output [35]) );
  MUX2X1 U58 ( .B(input0[35]), .A(input1[35]), .S(ctrl), .Y(n29) );
  INVX1 U59 ( .A(n30), .Y(\output [36]) );
  MUX2X1 U60 ( .B(input0[36]), .A(input1[36]), .S(ctrl), .Y(n30) );
  INVX1 U61 ( .A(n31), .Y(\output [37]) );
  MUX2X1 U62 ( .B(input0[37]), .A(input1[37]), .S(ctrl), .Y(n31) );
  INVX1 U63 ( .A(n32), .Y(\output [38]) );
  MUX2X1 U64 ( .B(input0[38]), .A(input1[38]), .S(ctrl), .Y(n32) );
  INVX1 U65 ( .A(n33), .Y(\output [39]) );
  MUX2X1 U66 ( .B(input0[39]), .A(input1[39]), .S(ctrl), .Y(n33) );
  INVX1 U67 ( .A(n34), .Y(\output [3]) );
  MUX2X1 U68 ( .B(input0[3]), .A(input1[3]), .S(ctrl), .Y(n34) );
  INVX1 U69 ( .A(n35), .Y(\output [40]) );
  MUX2X1 U70 ( .B(input0[40]), .A(input1[40]), .S(ctrl), .Y(n35) );
  INVX1 U71 ( .A(n36), .Y(\output [41]) );
  MUX2X1 U72 ( .B(input0[41]), .A(input1[41]), .S(ctrl), .Y(n36) );
  INVX1 U73 ( .A(n37), .Y(\output [42]) );
  MUX2X1 U74 ( .B(input0[42]), .A(input1[42]), .S(ctrl), .Y(n37) );
  INVX1 U75 ( .A(n38), .Y(\output [43]) );
  MUX2X1 U76 ( .B(input0[43]), .A(input1[43]), .S(ctrl), .Y(n38) );
  INVX1 U77 ( .A(n39), .Y(\output [44]) );
  MUX2X1 U78 ( .B(input0[44]), .A(input1[44]), .S(ctrl), .Y(n39) );
  INVX1 U79 ( .A(n40), .Y(\output [45]) );
  MUX2X1 U80 ( .B(input0[45]), .A(input1[45]), .S(ctrl), .Y(n40) );
  INVX1 U81 ( .A(n41), .Y(\output [46]) );
  MUX2X1 U82 ( .B(input0[46]), .A(input1[46]), .S(ctrl), .Y(n41) );
  INVX1 U83 ( .A(n42), .Y(\output [47]) );
  MUX2X1 U84 ( .B(input0[47]), .A(input1[47]), .S(ctrl), .Y(n42) );
  INVX1 U85 ( .A(n43), .Y(\output [48]) );
  MUX2X1 U86 ( .B(input0[48]), .A(input1[48]), .S(ctrl), .Y(n43) );
  INVX1 U87 ( .A(n44), .Y(\output [49]) );
  MUX2X1 U88 ( .B(input0[49]), .A(input1[49]), .S(ctrl), .Y(n44) );
  INVX1 U89 ( .A(n45), .Y(\output [4]) );
  MUX2X1 U90 ( .B(input0[4]), .A(input1[4]), .S(ctrl), .Y(n45) );
  INVX1 U91 ( .A(n46), .Y(\output [50]) );
  MUX2X1 U92 ( .B(input0[50]), .A(input1[50]), .S(ctrl), .Y(n46) );
  INVX1 U93 ( .A(n47), .Y(\output [51]) );
  MUX2X1 U94 ( .B(input0[51]), .A(input1[51]), .S(ctrl), .Y(n47) );
  INVX1 U95 ( .A(n48), .Y(\output [52]) );
  MUX2X1 U96 ( .B(input0[52]), .A(input1[52]), .S(ctrl), .Y(n48) );
  INVX1 U97 ( .A(n49), .Y(\output [53]) );
  MUX2X1 U98 ( .B(input0[53]), .A(input1[53]), .S(ctrl), .Y(n49) );
  INVX1 U99 ( .A(n50), .Y(\output [54]) );
  MUX2X1 U100 ( .B(input0[54]), .A(input1[54]), .S(ctrl), .Y(n50) );
  INVX1 U101 ( .A(n51), .Y(\output [55]) );
  MUX2X1 U102 ( .B(input0[55]), .A(input1[55]), .S(ctrl), .Y(n51) );
  INVX1 U103 ( .A(n52), .Y(\output [56]) );
  MUX2X1 U104 ( .B(input0[56]), .A(input1[56]), .S(ctrl), .Y(n52) );
  INVX1 U105 ( .A(n53), .Y(\output [57]) );
  MUX2X1 U106 ( .B(input0[57]), .A(input1[57]), .S(ctrl), .Y(n53) );
  INVX1 U107 ( .A(n54), .Y(\output [58]) );
  MUX2X1 U108 ( .B(input0[58]), .A(input1[58]), .S(ctrl), .Y(n54) );
  INVX1 U109 ( .A(n55), .Y(\output [59]) );
  MUX2X1 U110 ( .B(input0[59]), .A(input1[59]), .S(ctrl), .Y(n55) );
  INVX1 U111 ( .A(n56), .Y(\output [5]) );
  MUX2X1 U112 ( .B(input0[5]), .A(input1[5]), .S(ctrl), .Y(n56) );
  INVX1 U113 ( .A(n57), .Y(\output [60]) );
  MUX2X1 U114 ( .B(input0[60]), .A(input1[60]), .S(ctrl), .Y(n57) );
  INVX1 U115 ( .A(n58), .Y(\output [61]) );
  MUX2X1 U116 ( .B(input0[61]), .A(input1[61]), .S(ctrl), .Y(n58) );
  INVX1 U117 ( .A(n59), .Y(\output [62]) );
  MUX2X1 U118 ( .B(input0[62]), .A(input1[62]), .S(ctrl), .Y(n59) );
  INVX1 U119 ( .A(n60), .Y(\output [63]) );
  MUX2X1 U120 ( .B(input0[63]), .A(input1[63]), .S(ctrl), .Y(n60) );
  INVX1 U121 ( .A(n61), .Y(\output [64]) );
  MUX2X1 U122 ( .B(input0[64]), .A(input1[64]), .S(ctrl), .Y(n61) );
  INVX1 U123 ( .A(n62), .Y(\output [65]) );
  MUX2X1 U124 ( .B(input0[65]), .A(input1[65]), .S(ctrl), .Y(n62) );
  INVX1 U125 ( .A(n63), .Y(\output [66]) );
  MUX2X1 U126 ( .B(input0[66]), .A(input1[66]), .S(ctrl), .Y(n63) );
  INVX1 U127 ( .A(n64), .Y(\output [67]) );
  MUX2X1 U128 ( .B(input0[67]), .A(input1[67]), .S(ctrl), .Y(n64) );
  INVX1 U129 ( .A(n65), .Y(\output [68]) );
  MUX2X1 U130 ( .B(input0[68]), .A(input1[68]), .S(ctrl), .Y(n65) );
  INVX1 U131 ( .A(n66), .Y(\output [69]) );
  MUX2X1 U132 ( .B(input0[69]), .A(input1[69]), .S(ctrl), .Y(n66) );
  INVX1 U133 ( .A(n67), .Y(\output [6]) );
  MUX2X1 U134 ( .B(input0[6]), .A(input1[6]), .S(ctrl), .Y(n67) );
  INVX1 U135 ( .A(n68), .Y(\output [70]) );
  MUX2X1 U136 ( .B(input0[70]), .A(input1[70]), .S(ctrl), .Y(n68) );
  INVX1 U137 ( .A(n69), .Y(\output [71]) );
  MUX2X1 U138 ( .B(input0[71]), .A(input1[71]), .S(ctrl), .Y(n69) );
  INVX1 U139 ( .A(n70), .Y(\output [72]) );
  MUX2X1 U140 ( .B(input0[72]), .A(input1[72]), .S(ctrl), .Y(n70) );
  INVX1 U141 ( .A(n71), .Y(\output [73]) );
  MUX2X1 U142 ( .B(input0[73]), .A(input1[73]), .S(ctrl), .Y(n71) );
  INVX1 U143 ( .A(n72), .Y(\output [74]) );
  MUX2X1 U144 ( .B(input0[74]), .A(input1[74]), .S(ctrl), .Y(n72) );
  INVX1 U145 ( .A(n73), .Y(\output [75]) );
  MUX2X1 U146 ( .B(input0[75]), .A(input1[75]), .S(ctrl), .Y(n73) );
  INVX1 U147 ( .A(n74), .Y(\output [76]) );
  MUX2X1 U148 ( .B(input0[76]), .A(input1[76]), .S(ctrl), .Y(n74) );
  INVX1 U149 ( .A(n75), .Y(\output [77]) );
  MUX2X1 U150 ( .B(input0[77]), .A(input1[77]), .S(ctrl), .Y(n75) );
  INVX1 U151 ( .A(n76), .Y(\output [78]) );
  MUX2X1 U152 ( .B(input0[78]), .A(input1[78]), .S(ctrl), .Y(n76) );
  INVX1 U153 ( .A(n77), .Y(\output [79]) );
  MUX2X1 U154 ( .B(input0[79]), .A(input1[79]), .S(ctrl), .Y(n77) );
  INVX1 U155 ( .A(n78), .Y(\output [7]) );
  MUX2X1 U156 ( .B(input0[7]), .A(input1[7]), .S(ctrl), .Y(n78) );
  INVX1 U157 ( .A(n79), .Y(\output [8]) );
  MUX2X1 U158 ( .B(input0[8]), .A(input1[8]), .S(ctrl), .Y(n79) );
  INVX1 U159 ( .A(n80), .Y(\output [9]) );
  MUX2X1 U160 ( .B(input0[9]), .A(input1[9]), .S(ctrl), .Y(n80) );
endmodule


module Reg_width80 ( \input , \output , enable, clk, reset );
  input [79:0] \input ;
  output [79:0] \output ;
  input enable, clk, reset;
  wire   n322, n323, n324, n325, n326, n327, n328, n329, n330, n331, n332,
         n333, n334, n335, n336, n337, n338, n339, n340, n341, n342, n343,
         n344, n345, n346, n347, n348, n349, n350, n351, n352, n353, n354,
         n355, n356, n357, n358, n359, n360, n361, n362, n363, n364, n365,
         n366, n367, n368, n369, n370, n371, n372, n373, n374, n375, n376,
         n377, n378, n379, n380, n381, n382, n383, n384, n385, n386, n387,
         n388, n389, n390, n391, n392, n393, n394, n395, n396, n397, n398,
         n399, n400, n401, n81, n83, n85, n87, n89, n91, n93, n95, n97, n99,
         n101, n103, n105, n107, n109, n111, n113, n115, n117, n119, n121,
         n123, n125, n127, n129, n131, n133, n135, n137, n139, n141, n143,
         n145, n147, n149, n151, n153, n155, n157, n159, n161, n163, n165,
         n167, n169, n171, n173, n175, n177, n179, n181, n183, n185, n187,
         n189, n191, n193, n195, n197, n199, n201, n203, n205, n207, n209,
         n211, n213, n215, n217, n219, n221, n223, n225, n227, n229, n231,
         n233, n235, n237, n239, n240, n242, n243, n244, n245, n246, n247,
         n248, n249, n250, n251, n252, n253, n254, n255, n256, n257, n258,
         n259, n260, n261, n262, n263, n264, n265, n266, n267, n268, n269,
         n270, n271, n272, n273, n274, n275, n276, n277, n278, n279, n280,
         n281, n282, n283, n284, n285, n286, n287, n288, n289, n290, n291,
         n292, n293, n294, n295, n296, n297, n298, n299, n300, n301, n302,
         n303, n304, n305, n306, n307, n308, n309, n310, n311, n312, n313,
         n314, n315, n316, n317, n318, n319, n320, n321;

  DFFSR \reg_reg[79]  ( .D(n318), .CLK(clk), .R(n81), .S(1'b1), .Q(n322) );
  DFFSR \reg_reg[78]  ( .D(n317), .CLK(clk), .R(n81), .S(1'b1), .Q(n323) );
  DFFSR \reg_reg[77]  ( .D(n316), .CLK(clk), .R(n81), .S(1'b1), .Q(n324) );
  DFFSR \reg_reg[76]  ( .D(n315), .CLK(clk), .R(n81), .S(1'b1), .Q(n325) );
  DFFSR \reg_reg[75]  ( .D(n314), .CLK(clk), .R(n81), .S(1'b1), .Q(n326) );
  DFFSR \reg_reg[74]  ( .D(n313), .CLK(clk), .R(n81), .S(1'b1), .Q(n327) );
  DFFSR \reg_reg[73]  ( .D(n312), .CLK(clk), .R(n81), .S(1'b1), .Q(n328) );
  DFFSR \reg_reg[72]  ( .D(n311), .CLK(clk), .R(n81), .S(1'b1), .Q(n329) );
  DFFSR \reg_reg[71]  ( .D(n310), .CLK(clk), .R(n81), .S(1'b1), .Q(n330) );
  DFFSR \reg_reg[70]  ( .D(n309), .CLK(clk), .R(n81), .S(1'b1), .Q(n331) );
  DFFSR \reg_reg[69]  ( .D(n307), .CLK(clk), .R(n81), .S(1'b1), .Q(n332) );
  DFFSR \reg_reg[68]  ( .D(n306), .CLK(clk), .R(n81), .S(1'b1), .Q(n333) );
  DFFSR \reg_reg[67]  ( .D(n305), .CLK(clk), .R(n81), .S(1'b1), .Q(n334) );
  DFFSR \reg_reg[66]  ( .D(n304), .CLK(clk), .R(n81), .S(1'b1), .Q(n335) );
  DFFSR \reg_reg[65]  ( .D(n303), .CLK(clk), .R(n81), .S(1'b1), .Q(n336) );
  DFFSR \reg_reg[64]  ( .D(n302), .CLK(clk), .R(n81), .S(1'b1), .Q(n337) );
  DFFSR \reg_reg[63]  ( .D(n301), .CLK(clk), .R(n81), .S(1'b1), .Q(n338) );
  DFFSR \reg_reg[62]  ( .D(n300), .CLK(clk), .R(n81), .S(1'b1), .Q(n339) );
  DFFSR \reg_reg[61]  ( .D(n299), .CLK(clk), .R(n81), .S(1'b1), .Q(n340) );
  DFFSR \reg_reg[60]  ( .D(n298), .CLK(clk), .R(n81), .S(1'b1), .Q(n341) );
  DFFSR \reg_reg[59]  ( .D(n296), .CLK(clk), .R(n81), .S(1'b1), .Q(n342) );
  DFFSR \reg_reg[58]  ( .D(n295), .CLK(clk), .R(n81), .S(1'b1), .Q(n343) );
  DFFSR \reg_reg[57]  ( .D(n294), .CLK(clk), .R(n81), .S(1'b1), .Q(n344) );
  DFFSR \reg_reg[56]  ( .D(n293), .CLK(clk), .R(n81), .S(1'b1), .Q(n345) );
  DFFSR \reg_reg[55]  ( .D(n292), .CLK(clk), .R(n81), .S(1'b1), .Q(n346) );
  DFFSR \reg_reg[54]  ( .D(n291), .CLK(clk), .R(n81), .S(1'b1), .Q(n347) );
  DFFSR \reg_reg[53]  ( .D(n290), .CLK(clk), .R(n81), .S(1'b1), .Q(n348) );
  DFFSR \reg_reg[52]  ( .D(n289), .CLK(clk), .R(n81), .S(1'b1), .Q(n349) );
  DFFSR \reg_reg[51]  ( .D(n288), .CLK(clk), .R(n81), .S(1'b1), .Q(n350) );
  DFFSR \reg_reg[50]  ( .D(n287), .CLK(clk), .R(n81), .S(1'b1), .Q(n351) );
  DFFSR \reg_reg[49]  ( .D(n285), .CLK(clk), .R(n81), .S(1'b1), .Q(n352) );
  DFFSR \reg_reg[48]  ( .D(n284), .CLK(clk), .R(n81), .S(1'b1), .Q(n353) );
  DFFSR \reg_reg[47]  ( .D(n283), .CLK(clk), .R(n81), .S(1'b1), .Q(n354) );
  DFFSR \reg_reg[46]  ( .D(n282), .CLK(clk), .R(n81), .S(1'b1), .Q(n355) );
  DFFSR \reg_reg[45]  ( .D(n281), .CLK(clk), .R(n81), .S(1'b1), .Q(n356) );
  DFFSR \reg_reg[44]  ( .D(n280), .CLK(clk), .R(n81), .S(1'b1), .Q(n357) );
  DFFSR \reg_reg[43]  ( .D(n279), .CLK(clk), .R(n81), .S(1'b1), .Q(n358) );
  DFFSR \reg_reg[42]  ( .D(n278), .CLK(clk), .R(n81), .S(1'b1), .Q(n359) );
  DFFSR \reg_reg[41]  ( .D(n277), .CLK(clk), .R(n81), .S(1'b1), .Q(n360) );
  DFFSR \reg_reg[40]  ( .D(n276), .CLK(clk), .R(n81), .S(1'b1), .Q(n361) );
  DFFSR \reg_reg[39]  ( .D(n274), .CLK(clk), .R(n81), .S(1'b1), .Q(n362) );
  DFFSR \reg_reg[38]  ( .D(n273), .CLK(clk), .R(n81), .S(1'b1), .Q(n363) );
  DFFSR \reg_reg[37]  ( .D(n272), .CLK(clk), .R(n81), .S(1'b1), .Q(n364) );
  DFFSR \reg_reg[36]  ( .D(n271), .CLK(clk), .R(n81), .S(1'b1), .Q(n365) );
  DFFSR \reg_reg[35]  ( .D(n270), .CLK(clk), .R(n81), .S(1'b1), .Q(n366) );
  DFFSR \reg_reg[34]  ( .D(n269), .CLK(clk), .R(n81), .S(1'b1), .Q(n367) );
  DFFSR \reg_reg[33]  ( .D(n268), .CLK(clk), .R(n81), .S(1'b1), .Q(n368) );
  DFFSR \reg_reg[32]  ( .D(n267), .CLK(clk), .R(n81), .S(1'b1), .Q(n369) );
  DFFSR \reg_reg[31]  ( .D(n266), .CLK(clk), .R(n81), .S(1'b1), .Q(n370) );
  DFFSR \reg_reg[30]  ( .D(n265), .CLK(clk), .R(n81), .S(1'b1), .Q(n371) );
  DFFSR \reg_reg[29]  ( .D(n263), .CLK(clk), .R(n81), .S(1'b1), .Q(n372) );
  DFFSR \reg_reg[28]  ( .D(n262), .CLK(clk), .R(n81), .S(1'b1), .Q(n373) );
  DFFSR \reg_reg[27]  ( .D(n261), .CLK(clk), .R(n81), .S(1'b1), .Q(n374) );
  DFFSR \reg_reg[26]  ( .D(n260), .CLK(clk), .R(n81), .S(1'b1), .Q(n375) );
  DFFSR \reg_reg[25]  ( .D(n259), .CLK(clk), .R(n81), .S(1'b1), .Q(n376) );
  DFFSR \reg_reg[24]  ( .D(n258), .CLK(clk), .R(n81), .S(1'b1), .Q(n377) );
  DFFSR \reg_reg[23]  ( .D(n257), .CLK(clk), .R(n81), .S(1'b1), .Q(n378) );
  DFFSR \reg_reg[22]  ( .D(n256), .CLK(clk), .R(n81), .S(1'b1), .Q(n379) );
  DFFSR \reg_reg[21]  ( .D(n255), .CLK(clk), .R(n81), .S(1'b1), .Q(n380) );
  DFFSR \reg_reg[20]  ( .D(n254), .CLK(clk), .R(n81), .S(1'b1), .Q(n381) );
  DFFSR \reg_reg[19]  ( .D(n252), .CLK(clk), .R(n81), .S(1'b1), .Q(n382) );
  DFFSR \reg_reg[18]  ( .D(n251), .CLK(clk), .R(n81), .S(1'b1), .Q(n383) );
  DFFSR \reg_reg[17]  ( .D(n250), .CLK(clk), .R(n81), .S(1'b1), .Q(n384) );
  DFFSR \reg_reg[16]  ( .D(n249), .CLK(clk), .R(n81), .S(1'b1), .Q(n385) );
  DFFSR \reg_reg[15]  ( .D(n248), .CLK(clk), .R(n81), .S(1'b1), .Q(n386) );
  DFFSR \reg_reg[14]  ( .D(n247), .CLK(clk), .R(n81), .S(1'b1), .Q(n387) );
  DFFSR \reg_reg[13]  ( .D(n246), .CLK(clk), .R(n81), .S(1'b1), .Q(n388) );
  DFFSR \reg_reg[12]  ( .D(n245), .CLK(clk), .R(n81), .S(1'b1), .Q(n389) );
  DFFSR \reg_reg[11]  ( .D(n244), .CLK(clk), .R(n81), .S(1'b1), .Q(n390) );
  DFFSR \reg_reg[10]  ( .D(n243), .CLK(clk), .R(n81), .S(1'b1), .Q(n391) );
  DFFSR \reg_reg[9]  ( .D(n321), .CLK(clk), .R(n81), .S(1'b1), .Q(n392) );
  DFFSR \reg_reg[8]  ( .D(n320), .CLK(clk), .R(n81), .S(1'b1), .Q(n393) );
  DFFSR \reg_reg[7]  ( .D(n319), .CLK(clk), .R(n81), .S(1'b1), .Q(n394) );
  DFFSR \reg_reg[6]  ( .D(n308), .CLK(clk), .R(n81), .S(1'b1), .Q(n395) );
  DFFSR \reg_reg[5]  ( .D(n297), .CLK(clk), .R(n81), .S(1'b1), .Q(n396) );
  DFFSR \reg_reg[4]  ( .D(n286), .CLK(clk), .R(n81), .S(1'b1), .Q(n397) );
  DFFSR \reg_reg[3]  ( .D(n275), .CLK(clk), .R(n81), .S(1'b1), .Q(n398) );
  DFFSR \reg_reg[2]  ( .D(n264), .CLK(clk), .R(n81), .S(1'b1), .Q(n399) );
  DFFSR \reg_reg[1]  ( .D(n253), .CLK(clk), .R(n81), .S(1'b1), .Q(n400) );
  DFFSR \reg_reg[0]  ( .D(n242), .CLK(clk), .R(n81), .S(1'b1), .Q(n401) );
  BUFX2 U2 ( .A(n401), .Y(\output [0]) );
  BUFX2 U3 ( .A(n400), .Y(\output [1]) );
  BUFX2 U4 ( .A(n399), .Y(\output [2]) );
  BUFX2 U5 ( .A(n398), .Y(\output [3]) );
  BUFX2 U6 ( .A(n397), .Y(\output [4]) );
  BUFX2 U7 ( .A(n396), .Y(\output [5]) );
  BUFX2 U8 ( .A(n395), .Y(\output [6]) );
  BUFX2 U9 ( .A(n394), .Y(\output [7]) );
  BUFX2 U10 ( .A(n393), .Y(\output [8]) );
  BUFX2 U11 ( .A(n392), .Y(\output [9]) );
  BUFX2 U12 ( .A(n391), .Y(\output [10]) );
  BUFX2 U13 ( .A(n390), .Y(\output [11]) );
  BUFX2 U14 ( .A(n389), .Y(\output [12]) );
  BUFX2 U15 ( .A(n388), .Y(\output [13]) );
  BUFX2 U16 ( .A(n387), .Y(\output [14]) );
  BUFX2 U17 ( .A(n382), .Y(\output [19]) );
  BUFX2 U18 ( .A(n381), .Y(\output [20]) );
  BUFX2 U19 ( .A(n380), .Y(\output [21]) );
  BUFX2 U20 ( .A(n379), .Y(\output [22]) );
  BUFX2 U21 ( .A(n378), .Y(\output [23]) );
  BUFX2 U22 ( .A(n377), .Y(\output [24]) );
  BUFX2 U23 ( .A(n376), .Y(\output [25]) );
  BUFX2 U24 ( .A(n375), .Y(\output [26]) );
  BUFX2 U25 ( .A(n374), .Y(\output [27]) );
  BUFX2 U26 ( .A(n373), .Y(\output [28]) );
  BUFX2 U27 ( .A(n372), .Y(\output [29]) );
  BUFX2 U28 ( .A(n371), .Y(\output [30]) );
  BUFX2 U29 ( .A(n370), .Y(\output [31]) );
  BUFX2 U30 ( .A(n369), .Y(\output [32]) );
  BUFX2 U31 ( .A(n368), .Y(\output [33]) );
  BUFX2 U32 ( .A(n362), .Y(\output [39]) );
  BUFX2 U33 ( .A(n361), .Y(\output [40]) );
  BUFX2 U34 ( .A(n360), .Y(\output [41]) );
  BUFX2 U35 ( .A(n359), .Y(\output [42]) );
  BUFX2 U36 ( .A(n358), .Y(\output [43]) );
  BUFX2 U37 ( .A(n357), .Y(\output [44]) );
  BUFX2 U38 ( .A(n356), .Y(\output [45]) );
  BUFX2 U39 ( .A(n355), .Y(\output [46]) );
  BUFX2 U40 ( .A(n354), .Y(\output [47]) );
  BUFX2 U41 ( .A(n353), .Y(\output [48]) );
  BUFX2 U42 ( .A(n352), .Y(\output [49]) );
  BUFX2 U43 ( .A(n351), .Y(\output [50]) );
  BUFX2 U44 ( .A(n350), .Y(\output [51]) );
  BUFX2 U45 ( .A(n349), .Y(\output [52]) );
  BUFX2 U46 ( .A(n348), .Y(\output [53]) );
  BUFX2 U47 ( .A(n347), .Y(\output [54]) );
  BUFX2 U48 ( .A(n346), .Y(\output [55]) );
  BUFX2 U49 ( .A(n345), .Y(\output [56]) );
  BUFX2 U50 ( .A(n344), .Y(\output [57]) );
  BUFX2 U51 ( .A(n343), .Y(\output [58]) );
  BUFX2 U52 ( .A(n342), .Y(\output [59]) );
  BUFX2 U53 ( .A(n341), .Y(\output [60]) );
  BUFX2 U54 ( .A(n340), .Y(\output [61]) );
  BUFX2 U55 ( .A(n339), .Y(\output [62]) );
  BUFX2 U56 ( .A(n338), .Y(\output [63]) );
  BUFX2 U57 ( .A(n337), .Y(\output [64]) );
  BUFX2 U58 ( .A(n336), .Y(\output [65]) );
  BUFX2 U59 ( .A(n335), .Y(\output [66]) );
  BUFX2 U60 ( .A(n334), .Y(\output [67]) );
  BUFX2 U61 ( .A(n333), .Y(\output [68]) );
  BUFX2 U62 ( .A(n332), .Y(\output [69]) );
  BUFX2 U63 ( .A(n331), .Y(\output [70]) );
  BUFX2 U64 ( .A(n330), .Y(\output [71]) );
  BUFX2 U65 ( .A(n329), .Y(\output [72]) );
  BUFX2 U66 ( .A(n328), .Y(\output [73]) );
  BUFX2 U67 ( .A(n327), .Y(\output [74]) );
  BUFX2 U68 ( .A(n326), .Y(\output [75]) );
  BUFX2 U69 ( .A(n325), .Y(\output [76]) );
  BUFX2 U70 ( .A(n324), .Y(\output [77]) );
  BUFX2 U71 ( .A(n323), .Y(\output [78]) );
  BUFX2 U72 ( .A(n322), .Y(\output [79]) );
  BUFX2 U73 ( .A(n367), .Y(\output [34]) );
  BUFX2 U74 ( .A(n366), .Y(\output [35]) );
  BUFX2 U75 ( .A(n365), .Y(\output [36]) );
  BUFX2 U76 ( .A(n364), .Y(\output [37]) );
  BUFX2 U77 ( .A(n363), .Y(\output [38]) );
  BUFX2 U78 ( .A(n385), .Y(\output [16]) );
  BUFX2 U79 ( .A(n386), .Y(\output [15]) );
  BUFX2 U80 ( .A(n384), .Y(\output [17]) );
  BUFX2 U81 ( .A(n383), .Y(\output [18]) );
  INVX2 U82 ( .A(reset), .Y(n81) );
  INVX1 U83 ( .A(n83), .Y(n242) );
  MUX2X1 U84 ( .B(\output [0]), .A(\input [0]), .S(enable), .Y(n83) );
  INVX1 U85 ( .A(n85), .Y(n243) );
  MUX2X1 U86 ( .B(\output [10]), .A(\input [10]), .S(enable), .Y(n85) );
  INVX1 U87 ( .A(n87), .Y(n244) );
  MUX2X1 U88 ( .B(\output [11]), .A(\input [11]), .S(enable), .Y(n87) );
  INVX1 U89 ( .A(n89), .Y(n245) );
  MUX2X1 U90 ( .B(\output [12]), .A(\input [12]), .S(enable), .Y(n89) );
  INVX1 U91 ( .A(n91), .Y(n246) );
  MUX2X1 U92 ( .B(\output [13]), .A(\input [13]), .S(enable), .Y(n91) );
  INVX1 U93 ( .A(n93), .Y(n247) );
  MUX2X1 U94 ( .B(\output [14]), .A(\input [14]), .S(enable), .Y(n93) );
  INVX1 U95 ( .A(n95), .Y(n248) );
  MUX2X1 U96 ( .B(\output [15]), .A(\input [15]), .S(enable), .Y(n95) );
  INVX1 U97 ( .A(n97), .Y(n249) );
  MUX2X1 U98 ( .B(\output [16]), .A(\input [16]), .S(enable), .Y(n97) );
  INVX1 U99 ( .A(n99), .Y(n250) );
  MUX2X1 U100 ( .B(\output [17]), .A(\input [17]), .S(enable), .Y(n99) );
  INVX1 U101 ( .A(n101), .Y(n251) );
  MUX2X1 U102 ( .B(\output [18]), .A(\input [18]), .S(enable), .Y(n101) );
  INVX1 U103 ( .A(n103), .Y(n252) );
  MUX2X1 U104 ( .B(\output [19]), .A(\input [19]), .S(enable), .Y(n103) );
  INVX1 U105 ( .A(n105), .Y(n253) );
  MUX2X1 U106 ( .B(\output [1]), .A(\input [1]), .S(enable), .Y(n105) );
  INVX1 U107 ( .A(n107), .Y(n254) );
  MUX2X1 U108 ( .B(\output [20]), .A(\input [20]), .S(enable), .Y(n107) );
  INVX1 U109 ( .A(n109), .Y(n255) );
  MUX2X1 U110 ( .B(\output [21]), .A(\input [21]), .S(enable), .Y(n109) );
  INVX1 U111 ( .A(n111), .Y(n256) );
  MUX2X1 U112 ( .B(\output [22]), .A(\input [22]), .S(enable), .Y(n111) );
  INVX1 U113 ( .A(n113), .Y(n257) );
  MUX2X1 U114 ( .B(\output [23]), .A(\input [23]), .S(enable), .Y(n113) );
  INVX1 U115 ( .A(n115), .Y(n258) );
  MUX2X1 U116 ( .B(\output [24]), .A(\input [24]), .S(enable), .Y(n115) );
  INVX1 U117 ( .A(n117), .Y(n259) );
  MUX2X1 U118 ( .B(\output [25]), .A(\input [25]), .S(enable), .Y(n117) );
  INVX1 U119 ( .A(n119), .Y(n260) );
  MUX2X1 U120 ( .B(\output [26]), .A(\input [26]), .S(enable), .Y(n119) );
  INVX1 U121 ( .A(n121), .Y(n261) );
  MUX2X1 U122 ( .B(\output [27]), .A(\input [27]), .S(enable), .Y(n121) );
  INVX1 U123 ( .A(n123), .Y(n262) );
  MUX2X1 U124 ( .B(\output [28]), .A(\input [28]), .S(enable), .Y(n123) );
  INVX1 U125 ( .A(n125), .Y(n263) );
  MUX2X1 U126 ( .B(\output [29]), .A(\input [29]), .S(enable), .Y(n125) );
  INVX1 U127 ( .A(n127), .Y(n264) );
  MUX2X1 U128 ( .B(\output [2]), .A(\input [2]), .S(enable), .Y(n127) );
  INVX1 U129 ( .A(n129), .Y(n265) );
  MUX2X1 U130 ( .B(\output [30]), .A(\input [30]), .S(enable), .Y(n129) );
  INVX1 U131 ( .A(n131), .Y(n266) );
  MUX2X1 U132 ( .B(\output [31]), .A(\input [31]), .S(enable), .Y(n131) );
  INVX1 U133 ( .A(n133), .Y(n267) );
  MUX2X1 U134 ( .B(\output [32]), .A(\input [32]), .S(enable), .Y(n133) );
  INVX1 U135 ( .A(n135), .Y(n268) );
  MUX2X1 U136 ( .B(\output [33]), .A(\input [33]), .S(enable), .Y(n135) );
  INVX1 U137 ( .A(n137), .Y(n269) );
  MUX2X1 U138 ( .B(\output [34]), .A(\input [34]), .S(enable), .Y(n137) );
  INVX1 U139 ( .A(n139), .Y(n270) );
  MUX2X1 U140 ( .B(\output [35]), .A(\input [35]), .S(enable), .Y(n139) );
  INVX1 U141 ( .A(n141), .Y(n271) );
  MUX2X1 U142 ( .B(\output [36]), .A(\input [36]), .S(enable), .Y(n141) );
  INVX1 U143 ( .A(n143), .Y(n272) );
  MUX2X1 U144 ( .B(\output [37]), .A(\input [37]), .S(enable), .Y(n143) );
  INVX1 U145 ( .A(n145), .Y(n273) );
  MUX2X1 U146 ( .B(\output [38]), .A(\input [38]), .S(enable), .Y(n145) );
  INVX1 U147 ( .A(n147), .Y(n274) );
  MUX2X1 U148 ( .B(\output [39]), .A(\input [39]), .S(enable), .Y(n147) );
  INVX1 U149 ( .A(n149), .Y(n275) );
  MUX2X1 U150 ( .B(\output [3]), .A(\input [3]), .S(enable), .Y(n149) );
  INVX1 U151 ( .A(n151), .Y(n276) );
  MUX2X1 U152 ( .B(\output [40]), .A(\input [40]), .S(enable), .Y(n151) );
  INVX1 U153 ( .A(n153), .Y(n277) );
  MUX2X1 U154 ( .B(\output [41]), .A(\input [41]), .S(enable), .Y(n153) );
  INVX1 U155 ( .A(n155), .Y(n278) );
  MUX2X1 U156 ( .B(\output [42]), .A(\input [42]), .S(enable), .Y(n155) );
  INVX1 U157 ( .A(n157), .Y(n279) );
  MUX2X1 U158 ( .B(\output [43]), .A(\input [43]), .S(enable), .Y(n157) );
  INVX1 U159 ( .A(n159), .Y(n280) );
  MUX2X1 U160 ( .B(\output [44]), .A(\input [44]), .S(enable), .Y(n159) );
  INVX1 U161 ( .A(n161), .Y(n281) );
  MUX2X1 U162 ( .B(\output [45]), .A(\input [45]), .S(enable), .Y(n161) );
  INVX1 U163 ( .A(n163), .Y(n282) );
  MUX2X1 U244 ( .B(\output [46]), .A(\input [46]), .S(enable), .Y(n163) );
  INVX1 U245 ( .A(n165), .Y(n283) );
  MUX2X1 U246 ( .B(\output [47]), .A(\input [47]), .S(enable), .Y(n165) );
  INVX1 U247 ( .A(n167), .Y(n284) );
  MUX2X1 U248 ( .B(\output [48]), .A(\input [48]), .S(enable), .Y(n167) );
  INVX1 U249 ( .A(n169), .Y(n285) );
  MUX2X1 U250 ( .B(\output [49]), .A(\input [49]), .S(enable), .Y(n169) );
  INVX1 U251 ( .A(n171), .Y(n286) );
  MUX2X1 U252 ( .B(\output [4]), .A(\input [4]), .S(enable), .Y(n171) );
  INVX1 U253 ( .A(n173), .Y(n287) );
  MUX2X1 U254 ( .B(\output [50]), .A(\input [50]), .S(enable), .Y(n173) );
  INVX1 U255 ( .A(n175), .Y(n288) );
  MUX2X1 U256 ( .B(\output [51]), .A(\input [51]), .S(enable), .Y(n175) );
  INVX1 U257 ( .A(n177), .Y(n289) );
  MUX2X1 U258 ( .B(\output [52]), .A(\input [52]), .S(enable), .Y(n177) );
  INVX1 U259 ( .A(n179), .Y(n290) );
  MUX2X1 U260 ( .B(\output [53]), .A(\input [53]), .S(enable), .Y(n179) );
  INVX1 U261 ( .A(n181), .Y(n291) );
  MUX2X1 U262 ( .B(\output [54]), .A(\input [54]), .S(enable), .Y(n181) );
  INVX1 U263 ( .A(n183), .Y(n292) );
  MUX2X1 U264 ( .B(\output [55]), .A(\input [55]), .S(enable), .Y(n183) );
  INVX1 U265 ( .A(n185), .Y(n293) );
  MUX2X1 U266 ( .B(\output [56]), .A(\input [56]), .S(enable), .Y(n185) );
  INVX1 U267 ( .A(n187), .Y(n294) );
  MUX2X1 U268 ( .B(\output [57]), .A(\input [57]), .S(enable), .Y(n187) );
  INVX1 U269 ( .A(n189), .Y(n295) );
  MUX2X1 U270 ( .B(\output [58]), .A(\input [58]), .S(enable), .Y(n189) );
  INVX1 U271 ( .A(n191), .Y(n296) );
  MUX2X1 U272 ( .B(\output [59]), .A(\input [59]), .S(enable), .Y(n191) );
  INVX1 U273 ( .A(n193), .Y(n297) );
  MUX2X1 U274 ( .B(\output [5]), .A(\input [5]), .S(enable), .Y(n193) );
  INVX1 U275 ( .A(n195), .Y(n298) );
  MUX2X1 U276 ( .B(\output [60]), .A(\input [60]), .S(enable), .Y(n195) );
  INVX1 U277 ( .A(n197), .Y(n299) );
  MUX2X1 U278 ( .B(\output [61]), .A(\input [61]), .S(enable), .Y(n197) );
  INVX1 U279 ( .A(n199), .Y(n300) );
  MUX2X1 U280 ( .B(\output [62]), .A(\input [62]), .S(enable), .Y(n199) );
  INVX1 U281 ( .A(n201), .Y(n301) );
  MUX2X1 U282 ( .B(\output [63]), .A(\input [63]), .S(enable), .Y(n201) );
  INVX1 U283 ( .A(n203), .Y(n302) );
  MUX2X1 U284 ( .B(\output [64]), .A(\input [64]), .S(enable), .Y(n203) );
  INVX1 U285 ( .A(n205), .Y(n303) );
  MUX2X1 U286 ( .B(\output [65]), .A(\input [65]), .S(enable), .Y(n205) );
  INVX1 U287 ( .A(n207), .Y(n304) );
  MUX2X1 U288 ( .B(\output [66]), .A(\input [66]), .S(enable), .Y(n207) );
  INVX1 U289 ( .A(n209), .Y(n305) );
  MUX2X1 U290 ( .B(\output [67]), .A(\input [67]), .S(enable), .Y(n209) );
  INVX1 U291 ( .A(n211), .Y(n306) );
  MUX2X1 U292 ( .B(\output [68]), .A(\input [68]), .S(enable), .Y(n211) );
  INVX1 U293 ( .A(n213), .Y(n307) );
  MUX2X1 U294 ( .B(\output [69]), .A(\input [69]), .S(enable), .Y(n213) );
  INVX1 U295 ( .A(n215), .Y(n308) );
  MUX2X1 U296 ( .B(\output [6]), .A(\input [6]), .S(enable), .Y(n215) );
  INVX1 U297 ( .A(n217), .Y(n309) );
  MUX2X1 U298 ( .B(\output [70]), .A(\input [70]), .S(enable), .Y(n217) );
  INVX1 U299 ( .A(n219), .Y(n310) );
  MUX2X1 U300 ( .B(\output [71]), .A(\input [71]), .S(enable), .Y(n219) );
  INVX1 U301 ( .A(n221), .Y(n311) );
  MUX2X1 U302 ( .B(\output [72]), .A(\input [72]), .S(enable), .Y(n221) );
  INVX1 U303 ( .A(n223), .Y(n312) );
  MUX2X1 U304 ( .B(\output [73]), .A(\input [73]), .S(enable), .Y(n223) );
  INVX1 U305 ( .A(n225), .Y(n313) );
  MUX2X1 U306 ( .B(\output [74]), .A(\input [74]), .S(enable), .Y(n225) );
  INVX1 U307 ( .A(n227), .Y(n314) );
  MUX2X1 U308 ( .B(\output [75]), .A(\input [75]), .S(enable), .Y(n227) );
  INVX1 U309 ( .A(n229), .Y(n315) );
  MUX2X1 U310 ( .B(\output [76]), .A(\input [76]), .S(enable), .Y(n229) );
  INVX1 U311 ( .A(n231), .Y(n316) );
  MUX2X1 U312 ( .B(\output [77]), .A(\input [77]), .S(enable), .Y(n231) );
  INVX1 U313 ( .A(n233), .Y(n317) );
  MUX2X1 U314 ( .B(\output [78]), .A(\input [78]), .S(enable), .Y(n233) );
  INVX1 U315 ( .A(n235), .Y(n318) );
  MUX2X1 U316 ( .B(\output [79]), .A(\input [79]), .S(enable), .Y(n235) );
  INVX1 U317 ( .A(n237), .Y(n319) );
  MUX2X1 U318 ( .B(\output [7]), .A(\input [7]), .S(enable), .Y(n237) );
  INVX1 U319 ( .A(n239), .Y(n320) );
  MUX2X1 U320 ( .B(\output [8]), .A(\input [8]), .S(enable), .Y(n239) );
  INVX1 U321 ( .A(n240), .Y(n321) );
  MUX2X1 U322 ( .B(\output [9]), .A(\input [9]), .S(enable), .Y(n240) );
endmodule


module slayer_w_44_0 ( \input , \output  );
  input [3:0] \input ;
  output [3:0] \output ;
  wire   n38, n1, n2, n3, n4, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15,
         n16, n17, n18, n19, n20, n21, n22, n23, n24, n25, n26, n27, n28, n29,
         n30, n31, n32, n33, n34, n35, n36, n37;

  OR2X1 U3 ( .A(n13), .B(\input [3]), .Y(n31) );
  AND2X1 U4 ( .A(\input [0]), .B(n13), .Y(n36) );
  AND2X1 U5 ( .A(n2), .B(n11), .Y(n16) );
  BUFX2 U6 ( .A(n29), .Y(n1) );
  BUFX2 U7 ( .A(n25), .Y(n2) );
  AND2X1 U8 ( .A(n24), .B(n20), .Y(n14) );
  INVX1 U9 ( .A(n14), .Y(n3) );
  AND2X1 U10 ( .A(n12), .B(n20), .Y(n22) );
  INVX1 U11 ( .A(n22), .Y(n4) );
  BUFX2 U12 ( .A(n38), .Y(\output [3]) );
  AND2X1 U13 ( .A(\input [3]), .B(n17), .Y(n34) );
  INVX1 U14 ( .A(n34), .Y(n6) );
  BUFX2 U15 ( .A(n15), .Y(n7) );
  BUFX2 U16 ( .A(n27), .Y(n8) );
  AND2X1 U17 ( .A(\input [1]), .B(n20), .Y(n19) );
  INVX1 U18 ( .A(n19), .Y(n9) );
  INVX1 U19 ( .A(n16), .Y(n10) );
  BUFX2 U20 ( .A(n26), .Y(n11) );
  AND2X1 U21 ( .A(\input [1]), .B(\input [0]), .Y(n24) );
  INVX1 U22 ( .A(n24), .Y(n12) );
  AND2X1 U23 ( .A(\input [2]), .B(n28), .Y(n23) );
  INVX1 U24 ( .A(n23), .Y(n13) );
  NAND3X1 U25 ( .A(n3), .B(n7), .C(n16), .Y(n38) );
  NAND3X1 U26 ( .A(n17), .B(n18), .C(n9), .Y(n15) );
  OR2X1 U27 ( .A(n10), .B(n21), .Y(\output [2]) );
  MUX2X1 U28 ( .B(n4), .A(n13), .S(\input [3]), .Y(n21) );
  NAND3X1 U29 ( .A(n12), .B(n20), .C(n8), .Y(n25) );
  AOI21X1 U30 ( .A(n17), .B(n28), .C(n18), .Y(n27) );
  INVX1 U31 ( .A(\input [2]), .Y(n20) );
  INVX1 U32 ( .A(n1), .Y(\output [1]) );
  NAND3X1 U33 ( .A(n30), .B(n11), .C(n31), .Y(n29) );
  NAND3X1 U34 ( .A(n24), .B(n18), .C(\input [2]), .Y(n26) );
  INVX1 U35 ( .A(\input [3]), .Y(n18) );
  INVX1 U36 ( .A(n32), .Y(n30) );
  MUX2X1 U37 ( .B(n33), .A(n6), .S(\input [2]), .Y(n32) );
  INVX1 U38 ( .A(\input [0]), .Y(n17) );
  MUX2X1 U39 ( .B(n28), .A(n24), .S(\input [3]), .Y(n33) );
  OAI21X1 U40 ( .A(\input [0]), .B(n31), .C(n35), .Y(\output [0]) );
  MUX2X1 U41 ( .B(n36), .A(n37), .S(\input [3]), .Y(n35) );
  XOR2X1 U42 ( .A(n13), .B(\input [0]), .Y(n37) );
  INVX1 U43 ( .A(\input [1]), .Y(n28) );
endmodule


module slayer_w_44_16 ( \input , \output  );
  input [3:0] \input ;
  output [3:0] \output ;
  wire   n38, n1, n2, n3, n4, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15,
         n16, n17, n18, n19, n20, n21, n22, n23, n24, n25, n26, n27, n28, n29,
         n30, n31, n32, n33, n34, n35, n36, n37;

  OR2X1 U3 ( .A(n13), .B(\input [3]), .Y(n31) );
  AND2X1 U4 ( .A(\input [0]), .B(n13), .Y(n36) );
  AND2X1 U5 ( .A(n2), .B(n11), .Y(n16) );
  BUFX2 U6 ( .A(n29), .Y(n1) );
  BUFX2 U7 ( .A(n25), .Y(n2) );
  AND2X1 U8 ( .A(n24), .B(n20), .Y(n14) );
  INVX1 U9 ( .A(n14), .Y(n3) );
  AND2X1 U10 ( .A(n12), .B(n20), .Y(n22) );
  INVX1 U11 ( .A(n22), .Y(n4) );
  BUFX2 U12 ( .A(n38), .Y(\output [3]) );
  AND2X1 U13 ( .A(\input [3]), .B(n17), .Y(n34) );
  INVX1 U14 ( .A(n34), .Y(n6) );
  BUFX2 U15 ( .A(n15), .Y(n7) );
  BUFX2 U16 ( .A(n27), .Y(n8) );
  AND2X1 U17 ( .A(\input [1]), .B(n20), .Y(n19) );
  INVX1 U18 ( .A(n19), .Y(n9) );
  INVX1 U19 ( .A(n16), .Y(n10) );
  BUFX2 U20 ( .A(n26), .Y(n11) );
  AND2X1 U21 ( .A(\input [1]), .B(\input [0]), .Y(n24) );
  INVX1 U22 ( .A(n24), .Y(n12) );
  AND2X1 U23 ( .A(\input [2]), .B(n28), .Y(n23) );
  INVX1 U24 ( .A(n23), .Y(n13) );
  NAND3X1 U25 ( .A(n3), .B(n7), .C(n16), .Y(n38) );
  NAND3X1 U26 ( .A(n17), .B(n18), .C(n9), .Y(n15) );
  OR2X1 U27 ( .A(n10), .B(n21), .Y(\output [2]) );
  MUX2X1 U28 ( .B(n4), .A(n13), .S(\input [3]), .Y(n21) );
  NAND3X1 U29 ( .A(n12), .B(n20), .C(n8), .Y(n25) );
  AOI21X1 U30 ( .A(n17), .B(n28), .C(n18), .Y(n27) );
  INVX1 U31 ( .A(\input [2]), .Y(n20) );
  INVX1 U32 ( .A(n1), .Y(\output [1]) );
  NAND3X1 U33 ( .A(n30), .B(n11), .C(n31), .Y(n29) );
  NAND3X1 U34 ( .A(n24), .B(n18), .C(\input [2]), .Y(n26) );
  INVX1 U35 ( .A(\input [3]), .Y(n18) );
  INVX1 U36 ( .A(n32), .Y(n30) );
  MUX2X1 U37 ( .B(n33), .A(n6), .S(\input [2]), .Y(n32) );
  INVX1 U38 ( .A(\input [0]), .Y(n17) );
  MUX2X1 U39 ( .B(n28), .A(n24), .S(\input [3]), .Y(n33) );
  OAI21X1 U40 ( .A(\input [0]), .B(n31), .C(n35), .Y(\output [0]) );
  MUX2X1 U41 ( .B(n36), .A(n37), .S(\input [3]), .Y(n35) );
  XOR2X1 U42 ( .A(n13), .B(\input [0]), .Y(n37) );
  INVX1 U43 ( .A(\input [1]), .Y(n28) );
endmodule


module slayer_w_44_15 ( \input , \output  );
  input [3:0] \input ;
  output [3:0] \output ;
  wire   n38, n1, n2, n3, n4, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15,
         n16, n17, n18, n19, n20, n21, n22, n23, n24, n25, n26, n27, n28, n29,
         n30, n31, n32, n33, n34, n35, n36, n37;

  OR2X1 U3 ( .A(n13), .B(\input [3]), .Y(n31) );
  AND2X1 U4 ( .A(\input [0]), .B(n13), .Y(n36) );
  AND2X1 U5 ( .A(n2), .B(n11), .Y(n16) );
  BUFX2 U6 ( .A(n29), .Y(n1) );
  BUFX2 U7 ( .A(n25), .Y(n2) );
  AND2X1 U8 ( .A(n24), .B(n20), .Y(n14) );
  INVX1 U9 ( .A(n14), .Y(n3) );
  AND2X1 U10 ( .A(n12), .B(n20), .Y(n22) );
  INVX1 U11 ( .A(n22), .Y(n4) );
  BUFX2 U12 ( .A(n38), .Y(\output [3]) );
  AND2X1 U13 ( .A(\input [3]), .B(n17), .Y(n34) );
  INVX1 U14 ( .A(n34), .Y(n6) );
  BUFX2 U15 ( .A(n15), .Y(n7) );
  BUFX2 U16 ( .A(n27), .Y(n8) );
  AND2X1 U17 ( .A(\input [1]), .B(n20), .Y(n19) );
  INVX1 U18 ( .A(n19), .Y(n9) );
  INVX1 U19 ( .A(n16), .Y(n10) );
  BUFX2 U20 ( .A(n26), .Y(n11) );
  AND2X1 U21 ( .A(\input [1]), .B(\input [0]), .Y(n24) );
  INVX1 U22 ( .A(n24), .Y(n12) );
  AND2X1 U23 ( .A(\input [2]), .B(n28), .Y(n23) );
  INVX1 U24 ( .A(n23), .Y(n13) );
  NAND3X1 U25 ( .A(n3), .B(n7), .C(n16), .Y(n38) );
  NAND3X1 U26 ( .A(n17), .B(n18), .C(n9), .Y(n15) );
  OR2X1 U27 ( .A(n10), .B(n21), .Y(\output [2]) );
  MUX2X1 U28 ( .B(n4), .A(n13), .S(\input [3]), .Y(n21) );
  NAND3X1 U29 ( .A(n12), .B(n20), .C(n8), .Y(n25) );
  AOI21X1 U30 ( .A(n17), .B(n28), .C(n18), .Y(n27) );
  INVX1 U31 ( .A(\input [2]), .Y(n20) );
  INVX1 U32 ( .A(n1), .Y(\output [1]) );
  NAND3X1 U33 ( .A(n30), .B(n11), .C(n31), .Y(n29) );
  NAND3X1 U34 ( .A(n24), .B(n18), .C(\input [2]), .Y(n26) );
  INVX1 U35 ( .A(\input [3]), .Y(n18) );
  INVX1 U36 ( .A(n32), .Y(n30) );
  MUX2X1 U37 ( .B(n33), .A(n6), .S(\input [2]), .Y(n32) );
  INVX1 U38 ( .A(\input [0]), .Y(n17) );
  MUX2X1 U39 ( .B(n28), .A(n24), .S(\input [3]), .Y(n33) );
  OAI21X1 U40 ( .A(\input [0]), .B(n31), .C(n35), .Y(\output [0]) );
  MUX2X1 U41 ( .B(n36), .A(n37), .S(\input [3]), .Y(n35) );
  XOR2X1 U42 ( .A(n13), .B(\input [0]), .Y(n37) );
  INVX1 U43 ( .A(\input [1]), .Y(n28) );
endmodule


module slayer_w_44_14 ( \input , \output  );
  input [3:0] \input ;
  output [3:0] \output ;
  wire   n38, n1, n2, n3, n4, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15,
         n16, n17, n18, n19, n20, n21, n22, n23, n24, n25, n26, n27, n28, n29,
         n30, n31, n32, n33, n34, n35, n36, n37;

  OR2X1 U3 ( .A(n13), .B(\input [3]), .Y(n31) );
  AND2X1 U4 ( .A(\input [0]), .B(n13), .Y(n36) );
  AND2X1 U5 ( .A(n2), .B(n11), .Y(n16) );
  BUFX2 U6 ( .A(n29), .Y(n1) );
  BUFX2 U7 ( .A(n25), .Y(n2) );
  AND2X1 U8 ( .A(n24), .B(n20), .Y(n14) );
  INVX1 U9 ( .A(n14), .Y(n3) );
  AND2X1 U10 ( .A(n12), .B(n20), .Y(n22) );
  INVX1 U11 ( .A(n22), .Y(n4) );
  BUFX2 U12 ( .A(n38), .Y(\output [3]) );
  AND2X1 U13 ( .A(\input [3]), .B(n17), .Y(n34) );
  INVX1 U14 ( .A(n34), .Y(n6) );
  BUFX2 U15 ( .A(n15), .Y(n7) );
  BUFX2 U16 ( .A(n27), .Y(n8) );
  AND2X1 U17 ( .A(\input [1]), .B(n20), .Y(n19) );
  INVX1 U18 ( .A(n19), .Y(n9) );
  INVX1 U19 ( .A(n16), .Y(n10) );
  BUFX2 U20 ( .A(n26), .Y(n11) );
  AND2X1 U21 ( .A(\input [1]), .B(\input [0]), .Y(n24) );
  INVX1 U22 ( .A(n24), .Y(n12) );
  AND2X1 U23 ( .A(\input [2]), .B(n28), .Y(n23) );
  INVX1 U24 ( .A(n23), .Y(n13) );
  NAND3X1 U25 ( .A(n3), .B(n7), .C(n16), .Y(n38) );
  NAND3X1 U26 ( .A(n17), .B(n18), .C(n9), .Y(n15) );
  OR2X1 U27 ( .A(n10), .B(n21), .Y(\output [2]) );
  MUX2X1 U28 ( .B(n4), .A(n13), .S(\input [3]), .Y(n21) );
  NAND3X1 U29 ( .A(n12), .B(n20), .C(n8), .Y(n25) );
  AOI21X1 U30 ( .A(n17), .B(n28), .C(n18), .Y(n27) );
  INVX1 U31 ( .A(\input [2]), .Y(n20) );
  INVX1 U32 ( .A(n1), .Y(\output [1]) );
  NAND3X1 U33 ( .A(n30), .B(n11), .C(n31), .Y(n29) );
  NAND3X1 U34 ( .A(n24), .B(n18), .C(\input [2]), .Y(n26) );
  INVX1 U35 ( .A(\input [3]), .Y(n18) );
  INVX1 U36 ( .A(n32), .Y(n30) );
  MUX2X1 U37 ( .B(n33), .A(n6), .S(\input [2]), .Y(n32) );
  INVX1 U38 ( .A(\input [0]), .Y(n17) );
  MUX2X1 U39 ( .B(n28), .A(n24), .S(\input [3]), .Y(n33) );
  OAI21X1 U40 ( .A(\input [0]), .B(n31), .C(n35), .Y(\output [0]) );
  MUX2X1 U41 ( .B(n36), .A(n37), .S(\input [3]), .Y(n35) );
  XOR2X1 U42 ( .A(n13), .B(\input [0]), .Y(n37) );
  INVX1 U43 ( .A(\input [1]), .Y(n28) );
endmodule


module slayer_w_44_13 ( \input , \output  );
  input [3:0] \input ;
  output [3:0] \output ;
  wire   n38, n1, n2, n3, n4, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15,
         n16, n17, n18, n19, n20, n21, n22, n23, n24, n25, n26, n27, n28, n29,
         n30, n31, n32, n33, n34, n35, n36, n37;

  OR2X1 U3 ( .A(n13), .B(\input [3]), .Y(n31) );
  AND2X1 U4 ( .A(\input [0]), .B(n13), .Y(n36) );
  AND2X1 U5 ( .A(n2), .B(n11), .Y(n16) );
  BUFX2 U6 ( .A(n29), .Y(n1) );
  BUFX2 U7 ( .A(n25), .Y(n2) );
  AND2X1 U8 ( .A(n24), .B(n20), .Y(n14) );
  INVX1 U9 ( .A(n14), .Y(n3) );
  AND2X1 U10 ( .A(n12), .B(n20), .Y(n22) );
  INVX1 U11 ( .A(n22), .Y(n4) );
  BUFX2 U12 ( .A(n38), .Y(\output [3]) );
  AND2X1 U13 ( .A(\input [3]), .B(n17), .Y(n34) );
  INVX1 U14 ( .A(n34), .Y(n6) );
  BUFX2 U15 ( .A(n15), .Y(n7) );
  BUFX2 U16 ( .A(n27), .Y(n8) );
  AND2X1 U17 ( .A(\input [1]), .B(n20), .Y(n19) );
  INVX1 U18 ( .A(n19), .Y(n9) );
  INVX1 U19 ( .A(n16), .Y(n10) );
  BUFX2 U20 ( .A(n26), .Y(n11) );
  AND2X1 U21 ( .A(\input [1]), .B(\input [0]), .Y(n24) );
  INVX1 U22 ( .A(n24), .Y(n12) );
  AND2X1 U23 ( .A(\input [2]), .B(n28), .Y(n23) );
  INVX1 U24 ( .A(n23), .Y(n13) );
  NAND3X1 U25 ( .A(n3), .B(n7), .C(n16), .Y(n38) );
  NAND3X1 U26 ( .A(n17), .B(n18), .C(n9), .Y(n15) );
  OR2X1 U27 ( .A(n10), .B(n21), .Y(\output [2]) );
  MUX2X1 U28 ( .B(n4), .A(n13), .S(\input [3]), .Y(n21) );
  NAND3X1 U29 ( .A(n12), .B(n20), .C(n8), .Y(n25) );
  AOI21X1 U30 ( .A(n17), .B(n28), .C(n18), .Y(n27) );
  INVX1 U31 ( .A(\input [2]), .Y(n20) );
  INVX1 U32 ( .A(n1), .Y(\output [1]) );
  NAND3X1 U33 ( .A(n30), .B(n11), .C(n31), .Y(n29) );
  NAND3X1 U34 ( .A(n24), .B(n18), .C(\input [2]), .Y(n26) );
  INVX1 U35 ( .A(\input [3]), .Y(n18) );
  INVX1 U36 ( .A(n32), .Y(n30) );
  MUX2X1 U37 ( .B(n33), .A(n6), .S(\input [2]), .Y(n32) );
  INVX1 U38 ( .A(\input [0]), .Y(n17) );
  MUX2X1 U39 ( .B(n28), .A(n24), .S(\input [3]), .Y(n33) );
  OAI21X1 U40 ( .A(\input [0]), .B(n31), .C(n35), .Y(\output [0]) );
  MUX2X1 U41 ( .B(n36), .A(n37), .S(\input [3]), .Y(n35) );
  XOR2X1 U42 ( .A(n13), .B(\input [0]), .Y(n37) );
  INVX1 U43 ( .A(\input [1]), .Y(n28) );
endmodule


module slayer_w_44_12 ( \input , \output  );
  input [3:0] \input ;
  output [3:0] \output ;
  wire   n38, n1, n2, n3, n4, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15,
         n16, n17, n18, n19, n20, n21, n22, n23, n24, n25, n26, n27, n28, n29,
         n30, n31, n32, n33, n34, n35, n36, n37;

  OR2X1 U3 ( .A(n13), .B(\input [3]), .Y(n31) );
  AND2X1 U4 ( .A(\input [0]), .B(n13), .Y(n36) );
  AND2X1 U5 ( .A(n2), .B(n11), .Y(n16) );
  BUFX2 U6 ( .A(n29), .Y(n1) );
  BUFX2 U7 ( .A(n25), .Y(n2) );
  AND2X1 U8 ( .A(n24), .B(n20), .Y(n14) );
  INVX1 U9 ( .A(n14), .Y(n3) );
  AND2X1 U10 ( .A(n12), .B(n20), .Y(n22) );
  INVX1 U11 ( .A(n22), .Y(n4) );
  BUFX2 U12 ( .A(n38), .Y(\output [3]) );
  AND2X1 U13 ( .A(\input [3]), .B(n17), .Y(n34) );
  INVX1 U14 ( .A(n34), .Y(n6) );
  BUFX2 U15 ( .A(n15), .Y(n7) );
  BUFX2 U16 ( .A(n27), .Y(n8) );
  AND2X1 U17 ( .A(\input [1]), .B(n20), .Y(n19) );
  INVX1 U18 ( .A(n19), .Y(n9) );
  INVX1 U19 ( .A(n16), .Y(n10) );
  BUFX2 U20 ( .A(n26), .Y(n11) );
  AND2X1 U21 ( .A(\input [1]), .B(\input [0]), .Y(n24) );
  INVX1 U22 ( .A(n24), .Y(n12) );
  AND2X1 U23 ( .A(\input [2]), .B(n28), .Y(n23) );
  INVX1 U24 ( .A(n23), .Y(n13) );
  NAND3X1 U25 ( .A(n3), .B(n7), .C(n16), .Y(n38) );
  NAND3X1 U26 ( .A(n17), .B(n18), .C(n9), .Y(n15) );
  OR2X1 U27 ( .A(n10), .B(n21), .Y(\output [2]) );
  MUX2X1 U28 ( .B(n4), .A(n13), .S(\input [3]), .Y(n21) );
  NAND3X1 U29 ( .A(n12), .B(n20), .C(n8), .Y(n25) );
  AOI21X1 U30 ( .A(n17), .B(n28), .C(n18), .Y(n27) );
  INVX1 U31 ( .A(\input [2]), .Y(n20) );
  INVX1 U32 ( .A(n1), .Y(\output [1]) );
  NAND3X1 U33 ( .A(n30), .B(n11), .C(n31), .Y(n29) );
  NAND3X1 U34 ( .A(n24), .B(n18), .C(\input [2]), .Y(n26) );
  INVX1 U35 ( .A(\input [3]), .Y(n18) );
  INVX1 U36 ( .A(n32), .Y(n30) );
  MUX2X1 U37 ( .B(n33), .A(n6), .S(\input [2]), .Y(n32) );
  INVX1 U38 ( .A(\input [0]), .Y(n17) );
  MUX2X1 U39 ( .B(n28), .A(n24), .S(\input [3]), .Y(n33) );
  OAI21X1 U40 ( .A(\input [0]), .B(n31), .C(n35), .Y(\output [0]) );
  MUX2X1 U41 ( .B(n36), .A(n37), .S(\input [3]), .Y(n35) );
  XOR2X1 U42 ( .A(n13), .B(\input [0]), .Y(n37) );
  INVX1 U43 ( .A(\input [1]), .Y(n28) );
endmodule


module slayer_w_44_11 ( \input , \output  );
  input [3:0] \input ;
  output [3:0] \output ;
  wire   n38, n1, n2, n3, n4, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15,
         n16, n17, n18, n19, n20, n21, n22, n23, n24, n25, n26, n27, n28, n29,
         n30, n31, n32, n33, n34, n35, n36, n37;

  OR2X1 U3 ( .A(n13), .B(\input [3]), .Y(n31) );
  AND2X1 U4 ( .A(\input [0]), .B(n13), .Y(n36) );
  AND2X1 U5 ( .A(n2), .B(n11), .Y(n16) );
  BUFX2 U6 ( .A(n29), .Y(n1) );
  BUFX2 U7 ( .A(n25), .Y(n2) );
  AND2X1 U8 ( .A(n24), .B(n20), .Y(n14) );
  INVX1 U9 ( .A(n14), .Y(n3) );
  AND2X1 U10 ( .A(n12), .B(n20), .Y(n22) );
  INVX1 U11 ( .A(n22), .Y(n4) );
  BUFX2 U12 ( .A(n38), .Y(\output [3]) );
  AND2X1 U13 ( .A(\input [3]), .B(n17), .Y(n34) );
  INVX1 U14 ( .A(n34), .Y(n6) );
  BUFX2 U15 ( .A(n15), .Y(n7) );
  BUFX2 U16 ( .A(n27), .Y(n8) );
  AND2X1 U17 ( .A(\input [1]), .B(n20), .Y(n19) );
  INVX1 U18 ( .A(n19), .Y(n9) );
  INVX1 U19 ( .A(n16), .Y(n10) );
  BUFX2 U20 ( .A(n26), .Y(n11) );
  AND2X1 U21 ( .A(\input [1]), .B(\input [0]), .Y(n24) );
  INVX1 U22 ( .A(n24), .Y(n12) );
  AND2X1 U23 ( .A(\input [2]), .B(n28), .Y(n23) );
  INVX1 U24 ( .A(n23), .Y(n13) );
  NAND3X1 U25 ( .A(n3), .B(n7), .C(n16), .Y(n38) );
  NAND3X1 U26 ( .A(n17), .B(n18), .C(n9), .Y(n15) );
  OR2X1 U27 ( .A(n10), .B(n21), .Y(\output [2]) );
  MUX2X1 U28 ( .B(n4), .A(n13), .S(\input [3]), .Y(n21) );
  NAND3X1 U29 ( .A(n12), .B(n20), .C(n8), .Y(n25) );
  AOI21X1 U30 ( .A(n17), .B(n28), .C(n18), .Y(n27) );
  INVX1 U31 ( .A(\input [2]), .Y(n20) );
  INVX1 U32 ( .A(n1), .Y(\output [1]) );
  NAND3X1 U33 ( .A(n30), .B(n11), .C(n31), .Y(n29) );
  NAND3X1 U34 ( .A(n24), .B(n18), .C(\input [2]), .Y(n26) );
  INVX1 U35 ( .A(\input [3]), .Y(n18) );
  INVX1 U36 ( .A(n32), .Y(n30) );
  MUX2X1 U37 ( .B(n33), .A(n6), .S(\input [2]), .Y(n32) );
  INVX1 U38 ( .A(\input [0]), .Y(n17) );
  MUX2X1 U39 ( .B(n28), .A(n24), .S(\input [3]), .Y(n33) );
  OAI21X1 U40 ( .A(\input [0]), .B(n31), .C(n35), .Y(\output [0]) );
  MUX2X1 U41 ( .B(n36), .A(n37), .S(\input [3]), .Y(n35) );
  XOR2X1 U42 ( .A(n13), .B(\input [0]), .Y(n37) );
  INVX1 U43 ( .A(\input [1]), .Y(n28) );
endmodule


module slayer_w_44_10 ( \input , \output  );
  input [3:0] \input ;
  output [3:0] \output ;
  wire   n38, n1, n2, n3, n4, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15,
         n16, n17, n18, n19, n20, n21, n22, n23, n24, n25, n26, n27, n28, n29,
         n30, n31, n32, n33, n34, n35, n36, n37;

  OR2X1 U3 ( .A(n13), .B(\input [3]), .Y(n31) );
  AND2X1 U4 ( .A(\input [0]), .B(n13), .Y(n36) );
  AND2X1 U5 ( .A(n2), .B(n11), .Y(n16) );
  BUFX2 U6 ( .A(n29), .Y(n1) );
  BUFX2 U7 ( .A(n25), .Y(n2) );
  AND2X1 U8 ( .A(n24), .B(n20), .Y(n14) );
  INVX1 U9 ( .A(n14), .Y(n3) );
  AND2X1 U10 ( .A(n12), .B(n20), .Y(n22) );
  INVX1 U11 ( .A(n22), .Y(n4) );
  BUFX2 U12 ( .A(n38), .Y(\output [3]) );
  AND2X1 U13 ( .A(\input [3]), .B(n17), .Y(n34) );
  INVX1 U14 ( .A(n34), .Y(n6) );
  BUFX2 U15 ( .A(n15), .Y(n7) );
  BUFX2 U16 ( .A(n27), .Y(n8) );
  AND2X1 U17 ( .A(\input [1]), .B(n20), .Y(n19) );
  INVX1 U18 ( .A(n19), .Y(n9) );
  INVX1 U19 ( .A(n16), .Y(n10) );
  BUFX2 U20 ( .A(n26), .Y(n11) );
  AND2X1 U21 ( .A(\input [1]), .B(\input [0]), .Y(n24) );
  INVX1 U22 ( .A(n24), .Y(n12) );
  AND2X1 U23 ( .A(\input [2]), .B(n28), .Y(n23) );
  INVX1 U24 ( .A(n23), .Y(n13) );
  NAND3X1 U25 ( .A(n3), .B(n7), .C(n16), .Y(n38) );
  NAND3X1 U26 ( .A(n17), .B(n18), .C(n9), .Y(n15) );
  OR2X1 U27 ( .A(n10), .B(n21), .Y(\output [2]) );
  MUX2X1 U28 ( .B(n4), .A(n13), .S(\input [3]), .Y(n21) );
  NAND3X1 U29 ( .A(n12), .B(n20), .C(n8), .Y(n25) );
  AOI21X1 U30 ( .A(n17), .B(n28), .C(n18), .Y(n27) );
  INVX1 U31 ( .A(\input [2]), .Y(n20) );
  INVX1 U32 ( .A(n1), .Y(\output [1]) );
  NAND3X1 U33 ( .A(n30), .B(n11), .C(n31), .Y(n29) );
  NAND3X1 U34 ( .A(n24), .B(n18), .C(\input [2]), .Y(n26) );
  INVX1 U35 ( .A(\input [3]), .Y(n18) );
  INVX1 U36 ( .A(n32), .Y(n30) );
  MUX2X1 U37 ( .B(n33), .A(n6), .S(\input [2]), .Y(n32) );
  INVX1 U38 ( .A(\input [0]), .Y(n17) );
  MUX2X1 U39 ( .B(n28), .A(n24), .S(\input [3]), .Y(n33) );
  OAI21X1 U40 ( .A(\input [0]), .B(n31), .C(n35), .Y(\output [0]) );
  MUX2X1 U41 ( .B(n36), .A(n37), .S(\input [3]), .Y(n35) );
  XOR2X1 U42 ( .A(n13), .B(\input [0]), .Y(n37) );
  INVX1 U43 ( .A(\input [1]), .Y(n28) );
endmodule


module slayer_w_44_9 ( \input , \output  );
  input [3:0] \input ;
  output [3:0] \output ;
  wire   n38, n1, n2, n3, n4, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15,
         n16, n17, n18, n19, n20, n21, n22, n23, n24, n25, n26, n27, n28, n29,
         n30, n31, n32, n33, n34, n35, n36, n37;

  OR2X1 U3 ( .A(n13), .B(\input [3]), .Y(n31) );
  AND2X1 U4 ( .A(\input [0]), .B(n13), .Y(n36) );
  AND2X1 U5 ( .A(n2), .B(n11), .Y(n16) );
  BUFX2 U6 ( .A(n29), .Y(n1) );
  BUFX2 U7 ( .A(n25), .Y(n2) );
  AND2X1 U8 ( .A(n24), .B(n20), .Y(n14) );
  INVX1 U9 ( .A(n14), .Y(n3) );
  AND2X1 U10 ( .A(n12), .B(n20), .Y(n22) );
  INVX1 U11 ( .A(n22), .Y(n4) );
  BUFX2 U12 ( .A(n38), .Y(\output [3]) );
  AND2X1 U13 ( .A(\input [3]), .B(n17), .Y(n34) );
  INVX1 U14 ( .A(n34), .Y(n6) );
  BUFX2 U15 ( .A(n15), .Y(n7) );
  BUFX2 U16 ( .A(n27), .Y(n8) );
  AND2X1 U17 ( .A(\input [1]), .B(n20), .Y(n19) );
  INVX1 U18 ( .A(n19), .Y(n9) );
  INVX1 U19 ( .A(n16), .Y(n10) );
  BUFX2 U20 ( .A(n26), .Y(n11) );
  AND2X1 U21 ( .A(\input [1]), .B(\input [0]), .Y(n24) );
  INVX1 U22 ( .A(n24), .Y(n12) );
  AND2X1 U23 ( .A(\input [2]), .B(n28), .Y(n23) );
  INVX1 U24 ( .A(n23), .Y(n13) );
  NAND3X1 U25 ( .A(n3), .B(n7), .C(n16), .Y(n38) );
  NAND3X1 U26 ( .A(n17), .B(n18), .C(n9), .Y(n15) );
  OR2X1 U27 ( .A(n10), .B(n21), .Y(\output [2]) );
  MUX2X1 U28 ( .B(n4), .A(n13), .S(\input [3]), .Y(n21) );
  NAND3X1 U29 ( .A(n12), .B(n20), .C(n8), .Y(n25) );
  AOI21X1 U30 ( .A(n17), .B(n28), .C(n18), .Y(n27) );
  INVX1 U31 ( .A(\input [2]), .Y(n20) );
  INVX1 U32 ( .A(n1), .Y(\output [1]) );
  NAND3X1 U33 ( .A(n30), .B(n11), .C(n31), .Y(n29) );
  NAND3X1 U34 ( .A(n24), .B(n18), .C(\input [2]), .Y(n26) );
  INVX1 U35 ( .A(\input [3]), .Y(n18) );
  INVX1 U36 ( .A(n32), .Y(n30) );
  MUX2X1 U37 ( .B(n33), .A(n6), .S(\input [2]), .Y(n32) );
  INVX1 U38 ( .A(\input [0]), .Y(n17) );
  MUX2X1 U39 ( .B(n28), .A(n24), .S(\input [3]), .Y(n33) );
  OAI21X1 U40 ( .A(\input [0]), .B(n31), .C(n35), .Y(\output [0]) );
  MUX2X1 U41 ( .B(n36), .A(n37), .S(\input [3]), .Y(n35) );
  XOR2X1 U42 ( .A(n13), .B(\input [0]), .Y(n37) );
  INVX1 U43 ( .A(\input [1]), .Y(n28) );
endmodule


module slayer_w_44_8 ( \input , \output  );
  input [3:0] \input ;
  output [3:0] \output ;
  wire   n38, n1, n2, n3, n4, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15,
         n16, n17, n18, n19, n20, n21, n22, n23, n24, n25, n26, n27, n28, n29,
         n30, n31, n32, n33, n34, n35, n36, n37;

  OR2X1 U3 ( .A(n13), .B(\input [3]), .Y(n31) );
  AND2X1 U4 ( .A(\input [0]), .B(n13), .Y(n36) );
  AND2X1 U5 ( .A(n2), .B(n11), .Y(n16) );
  BUFX2 U6 ( .A(n29), .Y(n1) );
  BUFX2 U7 ( .A(n25), .Y(n2) );
  AND2X1 U8 ( .A(n24), .B(n20), .Y(n14) );
  INVX1 U9 ( .A(n14), .Y(n3) );
  AND2X1 U10 ( .A(n12), .B(n20), .Y(n22) );
  INVX1 U11 ( .A(n22), .Y(n4) );
  BUFX2 U12 ( .A(n38), .Y(\output [3]) );
  AND2X1 U13 ( .A(\input [3]), .B(n17), .Y(n34) );
  INVX1 U14 ( .A(n34), .Y(n6) );
  BUFX2 U15 ( .A(n15), .Y(n7) );
  BUFX2 U16 ( .A(n27), .Y(n8) );
  AND2X1 U17 ( .A(\input [1]), .B(n20), .Y(n19) );
  INVX1 U18 ( .A(n19), .Y(n9) );
  INVX1 U19 ( .A(n16), .Y(n10) );
  BUFX2 U20 ( .A(n26), .Y(n11) );
  AND2X1 U21 ( .A(\input [1]), .B(\input [0]), .Y(n24) );
  INVX1 U22 ( .A(n24), .Y(n12) );
  AND2X1 U23 ( .A(\input [2]), .B(n28), .Y(n23) );
  INVX1 U24 ( .A(n23), .Y(n13) );
  NAND3X1 U25 ( .A(n3), .B(n7), .C(n16), .Y(n38) );
  NAND3X1 U26 ( .A(n17), .B(n18), .C(n9), .Y(n15) );
  OR2X1 U27 ( .A(n10), .B(n21), .Y(\output [2]) );
  MUX2X1 U28 ( .B(n4), .A(n13), .S(\input [3]), .Y(n21) );
  NAND3X1 U29 ( .A(n12), .B(n20), .C(n8), .Y(n25) );
  AOI21X1 U30 ( .A(n17), .B(n28), .C(n18), .Y(n27) );
  INVX1 U31 ( .A(\input [2]), .Y(n20) );
  INVX1 U32 ( .A(n1), .Y(\output [1]) );
  NAND3X1 U33 ( .A(n30), .B(n11), .C(n31), .Y(n29) );
  NAND3X1 U34 ( .A(n24), .B(n18), .C(\input [2]), .Y(n26) );
  INVX1 U35 ( .A(\input [3]), .Y(n18) );
  INVX1 U36 ( .A(n32), .Y(n30) );
  MUX2X1 U37 ( .B(n33), .A(n6), .S(\input [2]), .Y(n32) );
  INVX1 U38 ( .A(\input [0]), .Y(n17) );
  MUX2X1 U39 ( .B(n28), .A(n24), .S(\input [3]), .Y(n33) );
  OAI21X1 U40 ( .A(\input [0]), .B(n31), .C(n35), .Y(\output [0]) );
  MUX2X1 U41 ( .B(n36), .A(n37), .S(\input [3]), .Y(n35) );
  XOR2X1 U42 ( .A(n13), .B(\input [0]), .Y(n37) );
  INVX1 U43 ( .A(\input [1]), .Y(n28) );
endmodule


module slayer_w_44_7 ( \input , \output  );
  input [3:0] \input ;
  output [3:0] \output ;
  wire   n38, n1, n2, n3, n4, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15,
         n16, n17, n18, n19, n20, n21, n22, n23, n24, n25, n26, n27, n28, n29,
         n30, n31, n32, n33, n34, n35, n36, n37;

  OR2X1 U3 ( .A(n13), .B(\input [3]), .Y(n31) );
  AND2X1 U4 ( .A(\input [0]), .B(n13), .Y(n36) );
  AND2X1 U5 ( .A(n2), .B(n11), .Y(n16) );
  BUFX2 U6 ( .A(n29), .Y(n1) );
  BUFX2 U7 ( .A(n25), .Y(n2) );
  AND2X1 U8 ( .A(n24), .B(n20), .Y(n14) );
  INVX1 U9 ( .A(n14), .Y(n3) );
  AND2X1 U10 ( .A(n12), .B(n20), .Y(n22) );
  INVX1 U11 ( .A(n22), .Y(n4) );
  BUFX2 U12 ( .A(n38), .Y(\output [3]) );
  AND2X1 U13 ( .A(\input [3]), .B(n17), .Y(n34) );
  INVX1 U14 ( .A(n34), .Y(n6) );
  BUFX2 U15 ( .A(n15), .Y(n7) );
  BUFX2 U16 ( .A(n27), .Y(n8) );
  AND2X1 U17 ( .A(\input [1]), .B(n20), .Y(n19) );
  INVX1 U18 ( .A(n19), .Y(n9) );
  INVX1 U19 ( .A(n16), .Y(n10) );
  BUFX2 U20 ( .A(n26), .Y(n11) );
  AND2X1 U21 ( .A(\input [1]), .B(\input [0]), .Y(n24) );
  INVX1 U22 ( .A(n24), .Y(n12) );
  AND2X1 U23 ( .A(\input [2]), .B(n28), .Y(n23) );
  INVX1 U24 ( .A(n23), .Y(n13) );
  NAND3X1 U25 ( .A(n3), .B(n7), .C(n16), .Y(n38) );
  NAND3X1 U26 ( .A(n17), .B(n18), .C(n9), .Y(n15) );
  OR2X1 U27 ( .A(n10), .B(n21), .Y(\output [2]) );
  MUX2X1 U28 ( .B(n4), .A(n13), .S(\input [3]), .Y(n21) );
  NAND3X1 U29 ( .A(n12), .B(n20), .C(n8), .Y(n25) );
  AOI21X1 U30 ( .A(n17), .B(n28), .C(n18), .Y(n27) );
  INVX1 U31 ( .A(\input [2]), .Y(n20) );
  INVX1 U32 ( .A(n1), .Y(\output [1]) );
  NAND3X1 U33 ( .A(n30), .B(n11), .C(n31), .Y(n29) );
  NAND3X1 U34 ( .A(n24), .B(n18), .C(\input [2]), .Y(n26) );
  INVX1 U35 ( .A(\input [3]), .Y(n18) );
  INVX1 U36 ( .A(n32), .Y(n30) );
  MUX2X1 U37 ( .B(n33), .A(n6), .S(\input [2]), .Y(n32) );
  INVX1 U38 ( .A(\input [0]), .Y(n17) );
  MUX2X1 U39 ( .B(n28), .A(n24), .S(\input [3]), .Y(n33) );
  OAI21X1 U40 ( .A(\input [0]), .B(n31), .C(n35), .Y(\output [0]) );
  MUX2X1 U41 ( .B(n36), .A(n37), .S(\input [3]), .Y(n35) );
  XOR2X1 U42 ( .A(n13), .B(\input [0]), .Y(n37) );
  INVX1 U43 ( .A(\input [1]), .Y(n28) );
endmodule


module slayer_w_44_6 ( \input , \output  );
  input [3:0] \input ;
  output [3:0] \output ;
  wire   n38, n1, n2, n3, n4, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15,
         n16, n17, n18, n19, n20, n21, n22, n23, n24, n25, n26, n27, n28, n29,
         n30, n31, n32, n33, n34, n35, n36, n37;

  OR2X1 U3 ( .A(n13), .B(\input [3]), .Y(n31) );
  AND2X1 U4 ( .A(\input [0]), .B(n13), .Y(n36) );
  AND2X1 U5 ( .A(n2), .B(n11), .Y(n16) );
  BUFX2 U6 ( .A(n29), .Y(n1) );
  BUFX2 U7 ( .A(n25), .Y(n2) );
  AND2X1 U8 ( .A(n24), .B(n20), .Y(n14) );
  INVX1 U9 ( .A(n14), .Y(n3) );
  AND2X1 U10 ( .A(n12), .B(n20), .Y(n22) );
  INVX1 U11 ( .A(n22), .Y(n4) );
  BUFX2 U12 ( .A(n38), .Y(\output [3]) );
  AND2X1 U13 ( .A(\input [3]), .B(n17), .Y(n34) );
  INVX1 U14 ( .A(n34), .Y(n6) );
  BUFX2 U15 ( .A(n15), .Y(n7) );
  BUFX2 U16 ( .A(n27), .Y(n8) );
  AND2X1 U17 ( .A(\input [1]), .B(n20), .Y(n19) );
  INVX1 U18 ( .A(n19), .Y(n9) );
  INVX1 U19 ( .A(n16), .Y(n10) );
  BUFX2 U20 ( .A(n26), .Y(n11) );
  AND2X1 U21 ( .A(\input [1]), .B(\input [0]), .Y(n24) );
  INVX1 U22 ( .A(n24), .Y(n12) );
  AND2X1 U23 ( .A(\input [2]), .B(n28), .Y(n23) );
  INVX1 U24 ( .A(n23), .Y(n13) );
  NAND3X1 U25 ( .A(n3), .B(n7), .C(n16), .Y(n38) );
  NAND3X1 U26 ( .A(n17), .B(n18), .C(n9), .Y(n15) );
  OR2X1 U27 ( .A(n10), .B(n21), .Y(\output [2]) );
  MUX2X1 U28 ( .B(n4), .A(n13), .S(\input [3]), .Y(n21) );
  NAND3X1 U29 ( .A(n12), .B(n20), .C(n8), .Y(n25) );
  AOI21X1 U30 ( .A(n17), .B(n28), .C(n18), .Y(n27) );
  INVX1 U31 ( .A(\input [2]), .Y(n20) );
  INVX1 U32 ( .A(n1), .Y(\output [1]) );
  NAND3X1 U33 ( .A(n30), .B(n11), .C(n31), .Y(n29) );
  NAND3X1 U34 ( .A(n24), .B(n18), .C(\input [2]), .Y(n26) );
  INVX1 U35 ( .A(\input [3]), .Y(n18) );
  INVX1 U36 ( .A(n32), .Y(n30) );
  MUX2X1 U37 ( .B(n33), .A(n6), .S(\input [2]), .Y(n32) );
  INVX1 U38 ( .A(\input [0]), .Y(n17) );
  MUX2X1 U39 ( .B(n28), .A(n24), .S(\input [3]), .Y(n33) );
  OAI21X1 U40 ( .A(\input [0]), .B(n31), .C(n35), .Y(\output [0]) );
  MUX2X1 U41 ( .B(n36), .A(n37), .S(\input [3]), .Y(n35) );
  XOR2X1 U42 ( .A(n13), .B(\input [0]), .Y(n37) );
  INVX1 U43 ( .A(\input [1]), .Y(n28) );
endmodule


module slayer_w_44_5 ( \input , \output  );
  input [3:0] \input ;
  output [3:0] \output ;
  wire   n38, n1, n2, n3, n4, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15,
         n16, n17, n18, n19, n20, n21, n22, n23, n24, n25, n26, n27, n28, n29,
         n30, n31, n32, n33, n34, n35, n36, n37;

  OR2X1 U3 ( .A(n13), .B(\input [3]), .Y(n31) );
  AND2X1 U4 ( .A(\input [0]), .B(n13), .Y(n36) );
  AND2X1 U5 ( .A(n2), .B(n11), .Y(n16) );
  BUFX2 U6 ( .A(n29), .Y(n1) );
  BUFX2 U7 ( .A(n25), .Y(n2) );
  AND2X1 U8 ( .A(n24), .B(n20), .Y(n14) );
  INVX1 U9 ( .A(n14), .Y(n3) );
  AND2X1 U10 ( .A(n12), .B(n20), .Y(n22) );
  INVX1 U11 ( .A(n22), .Y(n4) );
  BUFX2 U12 ( .A(n38), .Y(\output [3]) );
  AND2X1 U13 ( .A(\input [3]), .B(n17), .Y(n34) );
  INVX1 U14 ( .A(n34), .Y(n6) );
  BUFX2 U15 ( .A(n15), .Y(n7) );
  BUFX2 U16 ( .A(n27), .Y(n8) );
  AND2X1 U17 ( .A(\input [1]), .B(n20), .Y(n19) );
  INVX1 U18 ( .A(n19), .Y(n9) );
  INVX1 U19 ( .A(n16), .Y(n10) );
  BUFX2 U20 ( .A(n26), .Y(n11) );
  AND2X1 U21 ( .A(\input [1]), .B(\input [0]), .Y(n24) );
  INVX1 U22 ( .A(n24), .Y(n12) );
  AND2X1 U23 ( .A(\input [2]), .B(n28), .Y(n23) );
  INVX1 U24 ( .A(n23), .Y(n13) );
  NAND3X1 U25 ( .A(n3), .B(n7), .C(n16), .Y(n38) );
  NAND3X1 U26 ( .A(n17), .B(n18), .C(n9), .Y(n15) );
  OR2X1 U27 ( .A(n10), .B(n21), .Y(\output [2]) );
  MUX2X1 U28 ( .B(n4), .A(n13), .S(\input [3]), .Y(n21) );
  NAND3X1 U29 ( .A(n12), .B(n20), .C(n8), .Y(n25) );
  AOI21X1 U30 ( .A(n17), .B(n28), .C(n18), .Y(n27) );
  INVX1 U31 ( .A(\input [2]), .Y(n20) );
  INVX1 U32 ( .A(n1), .Y(\output [1]) );
  NAND3X1 U33 ( .A(n30), .B(n11), .C(n31), .Y(n29) );
  NAND3X1 U34 ( .A(n24), .B(n18), .C(\input [2]), .Y(n26) );
  INVX1 U35 ( .A(\input [3]), .Y(n18) );
  INVX1 U36 ( .A(n32), .Y(n30) );
  MUX2X1 U37 ( .B(n33), .A(n6), .S(\input [2]), .Y(n32) );
  INVX1 U38 ( .A(\input [0]), .Y(n17) );
  MUX2X1 U39 ( .B(n28), .A(n24), .S(\input [3]), .Y(n33) );
  OAI21X1 U40 ( .A(\input [0]), .B(n31), .C(n35), .Y(\output [0]) );
  MUX2X1 U41 ( .B(n36), .A(n37), .S(\input [3]), .Y(n35) );
  XOR2X1 U42 ( .A(n13), .B(\input [0]), .Y(n37) );
  INVX1 U43 ( .A(\input [1]), .Y(n28) );
endmodule


module slayer_w_44_4 ( \input , \output  );
  input [3:0] \input ;
  output [3:0] \output ;
  wire   n38, n1, n2, n3, n4, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15,
         n16, n17, n18, n19, n20, n21, n22, n23, n24, n25, n26, n27, n28, n29,
         n30, n31, n32, n33, n34, n35, n36, n37;

  OR2X1 U3 ( .A(n13), .B(\input [3]), .Y(n31) );
  AND2X1 U4 ( .A(\input [0]), .B(n13), .Y(n36) );
  AND2X1 U5 ( .A(n2), .B(n11), .Y(n16) );
  BUFX2 U6 ( .A(n29), .Y(n1) );
  BUFX2 U7 ( .A(n25), .Y(n2) );
  AND2X1 U8 ( .A(n24), .B(n20), .Y(n14) );
  INVX1 U9 ( .A(n14), .Y(n3) );
  AND2X1 U10 ( .A(n12), .B(n20), .Y(n22) );
  INVX1 U11 ( .A(n22), .Y(n4) );
  BUFX2 U12 ( .A(n38), .Y(\output [3]) );
  AND2X1 U13 ( .A(\input [3]), .B(n17), .Y(n34) );
  INVX1 U14 ( .A(n34), .Y(n6) );
  BUFX2 U15 ( .A(n15), .Y(n7) );
  BUFX2 U16 ( .A(n27), .Y(n8) );
  AND2X1 U17 ( .A(\input [1]), .B(n20), .Y(n19) );
  INVX1 U18 ( .A(n19), .Y(n9) );
  INVX1 U19 ( .A(n16), .Y(n10) );
  BUFX2 U20 ( .A(n26), .Y(n11) );
  AND2X1 U21 ( .A(\input [1]), .B(\input [0]), .Y(n24) );
  INVX1 U22 ( .A(n24), .Y(n12) );
  AND2X1 U23 ( .A(\input [2]), .B(n28), .Y(n23) );
  INVX1 U24 ( .A(n23), .Y(n13) );
  NAND3X1 U25 ( .A(n3), .B(n7), .C(n16), .Y(n38) );
  NAND3X1 U26 ( .A(n17), .B(n18), .C(n9), .Y(n15) );
  OR2X1 U27 ( .A(n10), .B(n21), .Y(\output [2]) );
  MUX2X1 U28 ( .B(n4), .A(n13), .S(\input [3]), .Y(n21) );
  NAND3X1 U29 ( .A(n12), .B(n20), .C(n8), .Y(n25) );
  AOI21X1 U30 ( .A(n17), .B(n28), .C(n18), .Y(n27) );
  INVX1 U31 ( .A(\input [2]), .Y(n20) );
  INVX1 U32 ( .A(n1), .Y(\output [1]) );
  NAND3X1 U33 ( .A(n30), .B(n11), .C(n31), .Y(n29) );
  NAND3X1 U34 ( .A(n24), .B(n18), .C(\input [2]), .Y(n26) );
  INVX1 U35 ( .A(\input [3]), .Y(n18) );
  INVX1 U36 ( .A(n32), .Y(n30) );
  MUX2X1 U37 ( .B(n33), .A(n6), .S(\input [2]), .Y(n32) );
  INVX1 U38 ( .A(\input [0]), .Y(n17) );
  MUX2X1 U39 ( .B(n28), .A(n24), .S(\input [3]), .Y(n33) );
  OAI21X1 U40 ( .A(\input [0]), .B(n31), .C(n35), .Y(\output [0]) );
  MUX2X1 U41 ( .B(n36), .A(n37), .S(\input [3]), .Y(n35) );
  XOR2X1 U42 ( .A(n13), .B(\input [0]), .Y(n37) );
  INVX1 U43 ( .A(\input [1]), .Y(n28) );
endmodule


module slayer_w_44_3 ( \input , \output  );
  input [3:0] \input ;
  output [3:0] \output ;
  wire   n38, n1, n2, n3, n4, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15,
         n16, n17, n18, n19, n20, n21, n22, n23, n24, n25, n26, n27, n28, n29,
         n30, n31, n32, n33, n34, n35, n36, n37;

  OR2X1 U3 ( .A(n13), .B(\input [3]), .Y(n31) );
  AND2X1 U4 ( .A(\input [0]), .B(n13), .Y(n36) );
  AND2X1 U5 ( .A(n2), .B(n11), .Y(n16) );
  BUFX2 U6 ( .A(n29), .Y(n1) );
  BUFX2 U7 ( .A(n25), .Y(n2) );
  AND2X1 U8 ( .A(n24), .B(n20), .Y(n14) );
  INVX1 U9 ( .A(n14), .Y(n3) );
  AND2X1 U10 ( .A(n12), .B(n20), .Y(n22) );
  INVX1 U11 ( .A(n22), .Y(n4) );
  BUFX2 U12 ( .A(n38), .Y(\output [3]) );
  AND2X1 U13 ( .A(\input [3]), .B(n17), .Y(n34) );
  INVX1 U14 ( .A(n34), .Y(n6) );
  BUFX2 U15 ( .A(n15), .Y(n7) );
  BUFX2 U16 ( .A(n27), .Y(n8) );
  AND2X1 U17 ( .A(\input [1]), .B(n20), .Y(n19) );
  INVX1 U18 ( .A(n19), .Y(n9) );
  INVX1 U19 ( .A(n16), .Y(n10) );
  BUFX2 U20 ( .A(n26), .Y(n11) );
  AND2X1 U21 ( .A(\input [1]), .B(\input [0]), .Y(n24) );
  INVX1 U22 ( .A(n24), .Y(n12) );
  AND2X1 U23 ( .A(\input [2]), .B(n28), .Y(n23) );
  INVX1 U24 ( .A(n23), .Y(n13) );
  NAND3X1 U25 ( .A(n3), .B(n7), .C(n16), .Y(n38) );
  NAND3X1 U26 ( .A(n17), .B(n18), .C(n9), .Y(n15) );
  OR2X1 U27 ( .A(n10), .B(n21), .Y(\output [2]) );
  MUX2X1 U28 ( .B(n4), .A(n13), .S(\input [3]), .Y(n21) );
  NAND3X1 U29 ( .A(n12), .B(n20), .C(n8), .Y(n25) );
  AOI21X1 U30 ( .A(n17), .B(n28), .C(n18), .Y(n27) );
  INVX1 U31 ( .A(\input [2]), .Y(n20) );
  INVX1 U32 ( .A(n1), .Y(\output [1]) );
  NAND3X1 U33 ( .A(n30), .B(n11), .C(n31), .Y(n29) );
  NAND3X1 U34 ( .A(n24), .B(n18), .C(\input [2]), .Y(n26) );
  INVX1 U35 ( .A(\input [3]), .Y(n18) );
  INVX1 U36 ( .A(n32), .Y(n30) );
  MUX2X1 U37 ( .B(n33), .A(n6), .S(\input [2]), .Y(n32) );
  INVX1 U38 ( .A(\input [0]), .Y(n17) );
  MUX2X1 U39 ( .B(n28), .A(n24), .S(\input [3]), .Y(n33) );
  OAI21X1 U40 ( .A(\input [0]), .B(n31), .C(n35), .Y(\output [0]) );
  MUX2X1 U41 ( .B(n36), .A(n37), .S(\input [3]), .Y(n35) );
  XOR2X1 U42 ( .A(n13), .B(\input [0]), .Y(n37) );
  INVX1 U43 ( .A(\input [1]), .Y(n28) );
endmodule


module slayer_w_44_2 ( \input , \output  );
  input [3:0] \input ;
  output [3:0] \output ;
  wire   n38, n1, n2, n3, n4, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15,
         n16, n17, n18, n19, n20, n21, n22, n23, n24, n25, n26, n27, n28, n29,
         n30, n31, n32, n33, n34, n35, n36, n37;

  AND2X1 U3 ( .A(n2), .B(n11), .Y(n16) );
  BUFX2 U4 ( .A(n29), .Y(n1) );
  BUFX2 U5 ( .A(n25), .Y(n2) );
  AND2X1 U6 ( .A(n24), .B(n20), .Y(n14) );
  INVX1 U7 ( .A(n14), .Y(n3) );
  AND2X1 U8 ( .A(n12), .B(n20), .Y(n22) );
  INVX1 U9 ( .A(n22), .Y(n4) );
  BUFX2 U10 ( .A(n38), .Y(\output [3]) );
  AND2X1 U11 ( .A(\input [3]), .B(n17), .Y(n34) );
  INVX1 U12 ( .A(n34), .Y(n6) );
  BUFX2 U13 ( .A(n15), .Y(n7) );
  BUFX2 U14 ( .A(n27), .Y(n8) );
  AND2X1 U15 ( .A(\input [1]), .B(n20), .Y(n19) );
  INVX1 U16 ( .A(n19), .Y(n9) );
  INVX1 U17 ( .A(n16), .Y(n10) );
  BUFX2 U18 ( .A(n26), .Y(n11) );
  AND2X1 U19 ( .A(\input [1]), .B(\input [0]), .Y(n24) );
  INVX1 U20 ( .A(n24), .Y(n12) );
  AND2X1 U21 ( .A(\input [2]), .B(n28), .Y(n23) );
  INVX1 U22 ( .A(n23), .Y(n13) );
  NAND3X1 U23 ( .A(n3), .B(n7), .C(n16), .Y(n38) );
  NAND3X1 U24 ( .A(n17), .B(n18), .C(n9), .Y(n15) );
  OR2X1 U25 ( .A(n10), .B(n21), .Y(\output [2]) );
  MUX2X1 U26 ( .B(n4), .A(n13), .S(\input [3]), .Y(n21) );
  NAND3X1 U27 ( .A(n12), .B(n20), .C(n8), .Y(n25) );
  AOI21X1 U28 ( .A(n17), .B(n28), .C(n18), .Y(n27) );
  INVX1 U29 ( .A(\input [2]), .Y(n20) );
  INVX1 U30 ( .A(n1), .Y(\output [1]) );
  NAND3X1 U31 ( .A(n30), .B(n11), .C(n31), .Y(n29) );
  NAND3X1 U32 ( .A(n24), .B(n18), .C(\input [2]), .Y(n26) );
  INVX1 U33 ( .A(\input [3]), .Y(n18) );
  INVX1 U34 ( .A(n32), .Y(n30) );
  MUX2X1 U35 ( .B(n33), .A(n6), .S(\input [2]), .Y(n32) );
  INVX1 U36 ( .A(\input [0]), .Y(n17) );
  MUX2X1 U37 ( .B(n28), .A(n24), .S(\input [3]), .Y(n33) );
  OAI21X1 U38 ( .A(\input [0]), .B(n31), .C(n35), .Y(\output [0]) );
  MUX2X1 U39 ( .B(n36), .A(n37), .S(\input [3]), .Y(n35) );
  XOR2X1 U40 ( .A(n13), .B(\input [0]), .Y(n37) );
  AND2X1 U41 ( .A(\input [0]), .B(n13), .Y(n36) );
  OR2X1 U42 ( .A(n13), .B(\input [3]), .Y(n31) );
  INVX1 U43 ( .A(\input [1]), .Y(n28) );
endmodule


module pLayer_w_6464 ( \input , \output  );
  input [63:0] \input ;
  output [63:0] \output ;

  assign \output  [63] = \input  [63];
  assign \output  [62] = \input  [59];
  assign \output  [61] = \input  [55];
  assign \output  [60] = \input  [51];
  assign \output  [59] = \input  [47];
  assign \output  [58] = \input  [43];
  assign \output  [57] = \input  [39];
  assign \output  [56] = \input  [35];
  assign \output  [55] = \input  [31];
  assign \output  [54] = \input  [27];
  assign \output  [53] = \input  [23];
  assign \output  [52] = \input  [19];
  assign \output  [51] = \input  [15];
  assign \output  [50] = \input  [11];
  assign \output  [49] = \input  [7];
  assign \output  [48] = \input  [3];
  assign \output  [47] = \input  [62];
  assign \output  [46] = \input  [58];
  assign \output  [45] = \input  [54];
  assign \output  [44] = \input  [50];
  assign \output  [43] = \input  [46];
  assign \output  [42] = \input  [42];
  assign \output  [41] = \input  [38];
  assign \output  [40] = \input  [34];
  assign \output  [39] = \input  [30];
  assign \output  [38] = \input  [26];
  assign \output  [37] = \input  [22];
  assign \output  [36] = \input  [18];
  assign \output  [35] = \input  [14];
  assign \output  [34] = \input  [10];
  assign \output  [33] = \input  [6];
  assign \output  [32] = \input  [2];
  assign \output  [31] = \input  [61];
  assign \output  [30] = \input  [57];
  assign \output  [29] = \input  [53];
  assign \output  [28] = \input  [49];
  assign \output  [27] = \input  [45];
  assign \output  [26] = \input  [41];
  assign \output  [25] = \input  [37];
  assign \output  [24] = \input  [33];
  assign \output  [23] = \input  [29];
  assign \output  [22] = \input  [25];
  assign \output  [21] = \input  [21];
  assign \output  [20] = \input  [17];
  assign \output  [19] = \input  [13];
  assign \output  [18] = \input  [9];
  assign \output  [17] = \input  [5];
  assign \output  [16] = \input  [1];
  assign \output  [15] = \input  [60];
  assign \output  [14] = \input  [56];
  assign \output  [13] = \input  [52];
  assign \output  [12] = \input  [48];
  assign \output  [11] = \input  [44];
  assign \output  [10] = \input  [40];
  assign \output  [9] = \input  [36];
  assign \output  [8] = \input  [32];
  assign \output  [7] = \input  [28];
  assign \output  [6] = \input  [24];
  assign \output  [5] = \input  [20];
  assign \output  [4] = \input  [16];
  assign \output  [3] = \input  [12];
  assign \output  [2] = \input  [8];
  assign \output  [1] = \input  [4];
  assign \output  [0] = \input  [0];

endmodule


module slayer_w_44_1 ( \input , \output  );
  input [3:0] \input ;
  output [3:0] \output ;
  wire   n38, n1, n2, n3, n4, n6, n7, n8, n9, n10, n11, n12, n13, n14, n15,
         n16, n17, n18, n19, n20, n21, n22, n23, n24, n25, n26, n27, n28, n29,
         n30, n31, n32, n33, n34, n35, n36, n37;

  AND2X1 U3 ( .A(n2), .B(n11), .Y(n16) );
  BUFX2 U4 ( .A(n29), .Y(n1) );
  BUFX2 U5 ( .A(n25), .Y(n2) );
  AND2X1 U6 ( .A(n24), .B(n20), .Y(n14) );
  INVX1 U7 ( .A(n14), .Y(n3) );
  AND2X1 U8 ( .A(n12), .B(n20), .Y(n22) );
  INVX1 U9 ( .A(n22), .Y(n4) );
  BUFX2 U10 ( .A(n38), .Y(\output [3]) );
  AND2X1 U11 ( .A(\input [3]), .B(n17), .Y(n34) );
  INVX1 U12 ( .A(n34), .Y(n6) );
  BUFX2 U13 ( .A(n15), .Y(n7) );
  BUFX2 U14 ( .A(n27), .Y(n8) );
  AND2X1 U15 ( .A(\input [1]), .B(n20), .Y(n19) );
  INVX1 U16 ( .A(n19), .Y(n9) );
  INVX1 U17 ( .A(n16), .Y(n10) );
  BUFX2 U18 ( .A(n26), .Y(n11) );
  AND2X1 U19 ( .A(\input [1]), .B(\input [0]), .Y(n24) );
  INVX1 U20 ( .A(n24), .Y(n12) );
  AND2X1 U21 ( .A(\input [2]), .B(n28), .Y(n23) );
  INVX1 U22 ( .A(n23), .Y(n13) );
  NAND3X1 U23 ( .A(n3), .B(n7), .C(n16), .Y(n38) );
  NAND3X1 U24 ( .A(n17), .B(n18), .C(n9), .Y(n15) );
  OR2X1 U25 ( .A(n10), .B(n21), .Y(\output [2]) );
  MUX2X1 U26 ( .B(n4), .A(n13), .S(\input [3]), .Y(n21) );
  NAND3X1 U27 ( .A(n12), .B(n20), .C(n8), .Y(n25) );
  AOI21X1 U28 ( .A(n17), .B(n28), .C(n18), .Y(n27) );
  INVX1 U29 ( .A(\input [2]), .Y(n20) );
  INVX1 U30 ( .A(n1), .Y(\output [1]) );
  NAND3X1 U31 ( .A(n30), .B(n11), .C(n31), .Y(n29) );
  NAND3X1 U32 ( .A(n24), .B(n18), .C(\input [2]), .Y(n26) );
  INVX1 U33 ( .A(\input [3]), .Y(n18) );
  INVX1 U34 ( .A(n32), .Y(n30) );
  MUX2X1 U35 ( .B(n33), .A(n6), .S(\input [2]), .Y(n32) );
  INVX1 U36 ( .A(\input [0]), .Y(n17) );
  MUX2X1 U37 ( .B(n28), .A(n24), .S(\input [3]), .Y(n33) );
  OAI21X1 U38 ( .A(\input [0]), .B(n31), .C(n35), .Y(\output [0]) );
  MUX2X1 U39 ( .B(n36), .A(n37), .S(\input [3]), .Y(n35) );
  XOR2X1 U40 ( .A(n13), .B(\input [0]), .Y(n37) );
  AND2X1 U41 ( .A(\input [0]), .B(n13), .Y(n36) );
  OR2X1 U42 ( .A(n13), .B(\input [3]), .Y(n31) );
  INVX1 U43 ( .A(\input [1]), .Y(n28) );
endmodule


module keyupd_w_8080_w_55 ( key, num, keyout );
  input [79:0] key;
  input [4:0] num;
  output [79:0] keyout;
  wire   key_18, key_17, key_16, key_15, \key[14] , \key[13] , \key[12] ,
         \key[11] , \key[10] , \key[9] , \key[8] , \key[7] , \key[6] ,
         \key[5] , \key[4] , \key[3] , \key[2] , \key[1] , \key[0] , \key[79] ,
         \key[78] , \key[77] , \key[76] , \key[75] , \key[74] , \key[73] ,
         \key[72] , \key[71] , \key[70] , \key[69] , \key[68] , \key[67] ,
         \key[66] , \key[65] , \key[64] , \key[63] , \key[62] , \key[61] ,
         \key[60] , \key[59] , \key[58] , \key[57] , \key[56] , \key[55] ,
         \key[54] , \key[53] , \key[52] , \key[51] , \key[50] , \key[49] ,
         \key[48] , \key[47] , \key[46] , \key[45] , \key[44] , \key[43] ,
         \key[42] , \key[41] , \key[40] , \key[39] , \key[33] , \key[32] ,
         \key[31] , \key[30] , \key[29] , \key[28] , \key[27] , \key[26] ,
         \key[25] , \key[24] , \key[23] , \key[22] , \key[21] , \key[20] ,
         \key[19] ;
  assign key_18 = key[18];
  assign key_17 = key[17];
  assign key_16 = key[16];
  assign key_15 = key[15];
  assign keyout[75] = \key[14] ;
  assign \key[14]  = key[14];
  assign keyout[74] = \key[13] ;
  assign \key[13]  = key[13];
  assign keyout[73] = \key[12] ;
  assign \key[12]  = key[12];
  assign keyout[72] = \key[11] ;
  assign \key[11]  = key[11];
  assign keyout[71] = \key[10] ;
  assign \key[10]  = key[10];
  assign keyout[70] = \key[9] ;
  assign \key[9]  = key[9];
  assign keyout[69] = \key[8] ;
  assign \key[8]  = key[8];
  assign keyout[68] = \key[7] ;
  assign \key[7]  = key[7];
  assign keyout[67] = \key[6] ;
  assign \key[6]  = key[6];
  assign keyout[66] = \key[5] ;
  assign \key[5]  = key[5];
  assign keyout[65] = \key[4] ;
  assign \key[4]  = key[4];
  assign keyout[64] = \key[3] ;
  assign \key[3]  = key[3];
  assign keyout[63] = \key[2] ;
  assign \key[2]  = key[2];
  assign keyout[62] = \key[1] ;
  assign \key[1]  = key[1];
  assign keyout[61] = \key[0] ;
  assign \key[0]  = key[0];
  assign keyout[60] = \key[79] ;
  assign \key[79]  = key[79];
  assign keyout[59] = \key[78] ;
  assign \key[78]  = key[78];
  assign keyout[58] = \key[77] ;
  assign \key[77]  = key[77];
  assign keyout[57] = \key[76] ;
  assign \key[76]  = key[76];
  assign keyout[56] = \key[75] ;
  assign \key[75]  = key[75];
  assign keyout[55] = \key[74] ;
  assign \key[74]  = key[74];
  assign keyout[54] = \key[73] ;
  assign \key[73]  = key[73];
  assign keyout[53] = \key[72] ;
  assign \key[72]  = key[72];
  assign keyout[52] = \key[71] ;
  assign \key[71]  = key[71];
  assign keyout[51] = \key[70] ;
  assign \key[70]  = key[70];
  assign keyout[50] = \key[69] ;
  assign \key[69]  = key[69];
  assign keyout[49] = \key[68] ;
  assign \key[68]  = key[68];
  assign keyout[48] = \key[67] ;
  assign \key[67]  = key[67];
  assign keyout[47] = \key[66] ;
  assign \key[66]  = key[66];
  assign keyout[46] = \key[65] ;
  assign \key[65]  = key[65];
  assign keyout[45] = \key[64] ;
  assign \key[64]  = key[64];
  assign keyout[44] = \key[63] ;
  assign \key[63]  = key[63];
  assign keyout[43] = \key[62] ;
  assign \key[62]  = key[62];
  assign keyout[42] = \key[61] ;
  assign \key[61]  = key[61];
  assign keyout[41] = \key[60] ;
  assign \key[60]  = key[60];
  assign keyout[40] = \key[59] ;
  assign \key[59]  = key[59];
  assign keyout[39] = \key[58] ;
  assign \key[58]  = key[58];
  assign keyout[38] = \key[57] ;
  assign \key[57]  = key[57];
  assign keyout[37] = \key[56] ;
  assign \key[56]  = key[56];
  assign keyout[36] = \key[55] ;
  assign \key[55]  = key[55];
  assign keyout[35] = \key[54] ;
  assign \key[54]  = key[54];
  assign keyout[34] = \key[53] ;
  assign \key[53]  = key[53];
  assign keyout[33] = \key[52] ;
  assign \key[52]  = key[52];
  assign keyout[32] = \key[51] ;
  assign \key[51]  = key[51];
  assign keyout[31] = \key[50] ;
  assign \key[50]  = key[50];
  assign keyout[30] = \key[49] ;
  assign \key[49]  = key[49];
  assign keyout[29] = \key[48] ;
  assign \key[48]  = key[48];
  assign keyout[28] = \key[47] ;
  assign \key[47]  = key[47];
  assign keyout[27] = \key[46] ;
  assign \key[46]  = key[46];
  assign keyout[26] = \key[45] ;
  assign \key[45]  = key[45];
  assign keyout[25] = \key[44] ;
  assign \key[44]  = key[44];
  assign keyout[24] = \key[43] ;
  assign \key[43]  = key[43];
  assign keyout[23] = \key[42] ;
  assign \key[42]  = key[42];
  assign keyout[22] = \key[41] ;
  assign \key[41]  = key[41];
  assign keyout[21] = \key[40] ;
  assign \key[40]  = key[40];
  assign keyout[20] = \key[39] ;
  assign \key[39]  = key[39];
  assign keyout[14] = \key[33] ;
  assign \key[33]  = key[33];
  assign keyout[13] = \key[32] ;
  assign \key[32]  = key[32];
  assign keyout[12] = \key[31] ;
  assign \key[31]  = key[31];
  assign keyout[11] = \key[30] ;
  assign \key[30]  = key[30];
  assign keyout[10] = \key[29] ;
  assign \key[29]  = key[29];
  assign keyout[9] = \key[28] ;
  assign \key[28]  = key[28];
  assign keyout[8] = \key[27] ;
  assign \key[27]  = key[27];
  assign keyout[7] = \key[26] ;
  assign \key[26]  = key[26];
  assign keyout[6] = \key[25] ;
  assign \key[25]  = key[25];
  assign keyout[5] = \key[24] ;
  assign \key[24]  = key[24];
  assign keyout[4] = \key[23] ;
  assign \key[23]  = key[23];
  assign keyout[3] = \key[22] ;
  assign \key[22]  = key[22];
  assign keyout[2] = \key[21] ;
  assign \key[21]  = key[21];
  assign keyout[1] = \key[20] ;
  assign \key[20]  = key[20];
  assign keyout[0] = \key[19] ;
  assign \key[19]  = key[19];

  slayer_w_44_1 s1 ( .\input ({key_18, key_17, key_16, key_15}), .\output (
        keyout[79:76]) );
  XOR2X1 U1 ( .A(num[4]), .B(key[38]), .Y(keyout[19]) );
  XOR2X1 U2 ( .A(num[3]), .B(key[37]), .Y(keyout[18]) );
  XOR2X1 U3 ( .A(num[2]), .B(key[36]), .Y(keyout[17]) );
  XOR2X1 U4 ( .A(num[1]), .B(key[35]), .Y(keyout[16]) );
  XOR2X1 U5 ( .A(num[0]), .B(key[34]), .Y(keyout[15]) );
endmodule


module PresentStateMachine_w_55 ( clk, reset, start, ready, cnt_res, ctrl_mux, 
        RegEn, num );
  input [4:0] num;
  input clk, reset, start;
  output ready, cnt_res, ctrl_mux, RegEn;
  wire   cnt_res_snps_wire, n2, n4, n5, RegEn, n7, n8, n9, n10, n11, n12, n13,
         n14, n15, n16, n17, n18, n19, n20, n21, n22, n23, n24, n25, n26, n28;
  wire   [1:0] state;
  wire   [1:0] next_state;
  assign cnt_res = RegEn;

  DFFSR \state_reg[0]  ( .D(next_state[0]), .CLK(clk), .R(n28), .S(1'b1), .Q(
        state[0]) );
  DFFSR \state_reg[1]  ( .D(next_state[1]), .CLK(clk), .R(n28), .S(1'b1), .Q(
        state[1]) );
  AND2X1 U4 ( .A(start), .B(RegEn), .Y(n18) );
  AND2X1 U6 ( .A(ready), .B(start), .Y(n19) );
  BUFX2 U7 ( .A(state[0]), .Y(n2) );
  BUFX2 U8 ( .A(n22), .Y(n4) );
  BUFX2 U9 ( .A(n23), .Y(n5) );
  OR2X1 U10 ( .A(n2), .B(n9), .Y(n7) );
  OR2X1 U11 ( .A(n8), .B(n15), .Y(n9) );
  OR2X1 U12 ( .A(n20), .B(n15), .Y(cnt_res_snps_wire) );
  INVX1 U13 ( .A(cnt_res_snps_wire), .Y(RegEn) );
  INVX1 U14 ( .A(start), .Y(n8) );
  INVX1 U15 ( .A(n19), .Y(n10) );
  BUFX2 U16 ( .A(n24), .Y(n11) );
  OR2X1 U17 ( .A(num[0]), .B(num[1]), .Y(n26) );
  INVX1 U18 ( .A(n26), .Y(n12) );
  INVX1 U19 ( .A(n14), .Y(n13) );
  BUFX2 U20 ( .A(n17), .Y(n14) );
  BUFX2 U21 ( .A(state[1]), .Y(n15) );
  INVX1 U22 ( .A(n18), .Y(n16) );
  OAI21X1 U23 ( .A(n14), .B(n16), .C(n10), .Y(next_state[1]) );
  OAI21X1 U24 ( .A(n13), .B(n16), .C(n7), .Y(next_state[0]) );
  NAND3X1 U25 ( .A(num[4]), .B(num[3]), .C(n21), .Y(n17) );
  INVX1 U26 ( .A(n4), .Y(n21) );
  NAND3X1 U27 ( .A(num[2]), .B(num[0]), .C(num[1]), .Y(n22) );
  INVX1 U28 ( .A(n5), .Y(ctrl_mux) );
  AOI21X1 U29 ( .A(start), .B(ready), .C(n11), .Y(n23) );
  AOI21X1 U30 ( .A(n25), .B(n12), .C(n16), .Y(n24) );
  NOR3X1 U31 ( .A(num[3]), .B(num[4]), .C(num[2]), .Y(n25) );
  AND2X1 U32 ( .A(n15), .B(n20), .Y(ready) );
  INVX1 U33 ( .A(reset), .Y(n28) );
  INVX1 U34 ( .A(n2), .Y(n20) );
endmodule


module counter_w_55 ( clk, reset, cnt_res, num );
  output [4:0] num;
  input clk, reset, cnt_res;
  wire   n27, n28, n29, n30, n31, n1, n3, n5, n12, n14, n15, n17, n18, n19,
         n20, n21, n22, n23, n24, n25, n26;

  DFFSR \cnt_reg[0]  ( .D(n21), .CLK(clk), .R(n26), .S(1'b1), .Q(n31) );
  DFFSR \cnt_reg[1]  ( .D(n25), .CLK(clk), .R(n26), .S(1'b1), .Q(n30) );
  DFFSR \cnt_reg[2]  ( .D(n24), .CLK(clk), .R(n26), .S(1'b1), .Q(n29) );
  DFFSR \cnt_reg[3]  ( .D(n23), .CLK(clk), .R(n26), .S(1'b1), .Q(n28) );
  DFFSR \cnt_reg[4]  ( .D(n22), .CLK(clk), .R(n26), .S(1'b1), .Q(n27) );
  AND2X1 U3 ( .A(n18), .B(num[2]), .Y(n15) );
  AND2X1 U4 ( .A(num[1]), .B(n20), .Y(n18) );
  AND2X1 U5 ( .A(num[3]), .B(n15), .Y(n14) );
  BUFX2 U6 ( .A(n12), .Y(n1) );
  BUFX2 U7 ( .A(n27), .Y(num[4]) );
  AND2X1 U8 ( .A(num[1]), .B(n20), .Y(n19) );
  INVX1 U9 ( .A(n19), .Y(n3) );
  AND2X1 U10 ( .A(cnt_res), .B(num[0]), .Y(n20) );
  BUFX2 U11 ( .A(n31), .Y(num[0]) );
  AND2X1 U12 ( .A(num[2]), .B(n19), .Y(n17) );
  INVX1 U13 ( .A(n17), .Y(n5) );
  BUFX2 U14 ( .A(n30), .Y(num[1]) );
  BUFX2 U20 ( .A(n28), .Y(num[3]) );
  BUFX2 U21 ( .A(n29), .Y(num[2]) );
  XOR2X1 U22 ( .A(num[0]), .B(cnt_res), .Y(n21) );
  MUX2X1 U23 ( .B(n1), .A(n14), .S(num[4]), .Y(n22) );
  NAND3X1 U24 ( .A(num[2]), .B(n19), .C(num[3]), .Y(n12) );
  MUX2X1 U25 ( .B(n5), .A(n15), .S(num[3]), .Y(n23) );
  MUX2X1 U26 ( .B(n3), .A(n18), .S(num[2]), .Y(n24) );
  XOR2X1 U27 ( .A(num[1]), .B(n20), .Y(n25) );
  INVX1 U28 ( .A(reset), .Y(n26) );
endmodule


module PresentEnc ( plaintext, key, ciphertext, start, clk, reset, ready );
  input [63:0] plaintext;
  input [79:0] key;
  output [63:0] ciphertext;
  input start, clk, reset;
  output ready;
  wire   mux_ctrl, RegEn, cnt_res, n1, n2, n3, n4, n5, n6, n7, n8, n9, n10,
         n11, n12, n13, n14, n15, n16, n17, n18, n19, n20, n21, n22, n23, n24,
         n25, n26, n27, n28, n29, n30, n31, n32, n33, n34, n35, n36, n37, n38,
         n39, n40, n41, n42, n43, n44, n45, n46, n47, n48, n49, n50, n51, n52,
         n53, n54, n55, n56, n57, n58, n59, n60, n61, n62, n63, n64, n65, n66,
         n67, n68, n69, n70, n71, n72, n73, n74, n75, n76, n77, n78, n79, n80,
         n81, n82, n83, n84, n85, n86, n87, n88, n89, n90, n91, n92, n93, n94,
         n95, n96, n97, n98, n99, n100, n101, n102, n103, n104, n105, n106,
         n107, n108, n109, n110, n111, n112, n113, n114, n115, n116, n117,
         n118, n119, n120, n121, n122, n123, n124, n125, n126, n127, n128,
         n129, n130, n131, n132, n133, n134, n135, n136, n137, n138, n139,
         n140, n141, n142, n143, n144, n145, n146, n147, n148, n149, n150;
  wire   [63:0] Pout;
  wire   [63:0] textToReg;
  wire   [63:0] toXor;
  wire   [79:0] kupd;
  wire   [79:0] keyToReg;
  wire   [79:0] keyfout;
  wire   [63:0] P;
  wire   [4:0] keynum;

  AsyncMux_width64 mux_64 ( .input0({n144, n143, n142, n141, n140, n139, n138, 
        n137, n136, n135, n134, n133, n132, n131, n130, n129, n128, n127, n126, 
        n125, n124, n123, n122, n121, n120, n119, n118, n117, n116, n115, n114, 
        n113, n112, n111, n110, n109, n108, n107, n106, n105, n104, n103, n102, 
        n101, n100, n99, n98, n97, n96, n95, n94, n93, n92, n91, n90, n89, n88, 
        n87, n86, n85, n84, n83, n82, n81}), .input1(Pout), .ctrl(n149), 
        .\output (textToReg) );
  Reg_width64 regText ( .\input (textToReg), .\output (toXor), .enable(n147), 
        .clk(clk), .reset(n145) );
  AsyncMux_width80 mux_80 ( .input0({n80, n79, n78, n77, n76, n75, n74, n73, 
        n72, n71, n70, n69, n68, n67, n66, n65, n64, n63, n62, n61, n60, n59, 
        n58, n57, n56, n55, n54, n53, n52, n51, n50, n49, n48, n47, n46, n45, 
        n44, n43, n42, n41, n40, n39, n38, n37, n36, n35, n34, n33, n32, n31, 
        n30, n29, n28, n27, n26, n25, n24, n23, n22, n21, n20, n19, n18, n17, 
        n16, n15, n14, n13, n12, n11, n10, n9, n8, n7, n6, n5, n4, n3, n2, n1}), .input1(kupd), .ctrl(n149), .\output (keyToReg) );
  Reg_width80 regKey ( .\input (keyToReg), .\output (keyfout), .enable(n147), 
        .clk(clk), .reset(n145) );
  slayer_w_44_0 s_x_15 ( .\input (ciphertext[63:60]), .\output (P[63:60]) );
  slayer_w_44_16 s_x_14 ( .\input (ciphertext[59:56]), .\output (P[59:56]) );
  slayer_w_44_15 s_x_13 ( .\input (ciphertext[55:52]), .\output (P[55:52]) );
  slayer_w_44_14 s_x_12 ( .\input (ciphertext[51:48]), .\output (P[51:48]) );
  slayer_w_44_13 s_x_11 ( .\input (ciphertext[47:44]), .\output (P[47:44]) );
  slayer_w_44_12 s_x_10 ( .\input (ciphertext[43:40]), .\output (P[43:40]) );
  slayer_w_44_11 s_x_9 ( .\input (ciphertext[39:36]), .\output (P[39:36]) );
  slayer_w_44_10 s_x_8 ( .\input (ciphertext[35:32]), .\output (P[35:32]) );
  slayer_w_44_9 s_x_7 ( .\input (ciphertext[31:28]), .\output (P[31:28]) );
  slayer_w_44_8 s_x_6 ( .\input (ciphertext[27:24]), .\output (P[27:24]) );
  slayer_w_44_7 s_x_5 ( .\input (ciphertext[23:20]), .\output (P[23:20]) );
  slayer_w_44_6 s_x_4 ( .\input (ciphertext[19:16]), .\output (P[19:16]) );
  slayer_w_44_5 s_x_3 ( .\input (ciphertext[15:12]), .\output (P[15:12]) );
  slayer_w_44_4 s_x_2 ( .\input (ciphertext[11:8]), .\output (P[11:8]) );
  slayer_w_44_3 s_x_1 ( .\input (ciphertext[7:4]), .\output (P[7:4]) );
  slayer_w_44_2 s_x_0 ( .\input (ciphertext[3:0]), .\output (P[3:0]) );
  pLayer_w_6464 p1 ( .\input (P), .\output (Pout) );
  keyupd_w_8080_w_55 mixer ( .key(keyfout), .num(keynum), .keyout(kupd) );
  PresentStateMachine_w_55 SM ( .clk(clk), .reset(n145), .start(n146), .ready(
        ready), .cnt_res(cnt_res), .ctrl_mux(mux_ctrl), .RegEn(RegEn), .num(
        keynum) );
  counter_w_55 count ( .clk(clk), .reset(n145), .cnt_res(cnt_res), .num(keynum) );
  BUFX2 U65 ( .A(key[0]), .Y(n1) );
  BUFX2 U66 ( .A(key[1]), .Y(n2) );
  BUFX2 U67 ( .A(key[2]), .Y(n3) );
  BUFX2 U68 ( .A(key[3]), .Y(n4) );
  BUFX2 U69 ( .A(key[4]), .Y(n5) );
  BUFX2 U70 ( .A(key[5]), .Y(n6) );
  BUFX2 U71 ( .A(key[6]), .Y(n7) );
  BUFX2 U72 ( .A(key[7]), .Y(n8) );
  BUFX2 U73 ( .A(key[8]), .Y(n9) );
  BUFX2 U74 ( .A(key[9]), .Y(n10) );
  BUFX2 U75 ( .A(key[10]), .Y(n11) );
  BUFX2 U76 ( .A(key[11]), .Y(n12) );
  BUFX2 U77 ( .A(key[12]), .Y(n13) );
  BUFX2 U78 ( .A(key[13]), .Y(n14) );
  BUFX2 U79 ( .A(key[14]), .Y(n15) );
  BUFX2 U80 ( .A(key[15]), .Y(n16) );
  BUFX2 U81 ( .A(key[16]), .Y(n17) );
  BUFX2 U82 ( .A(key[17]), .Y(n18) );
  BUFX2 U83 ( .A(key[18]), .Y(n19) );
  BUFX2 U84 ( .A(key[19]), .Y(n20) );
  BUFX2 U85 ( .A(key[20]), .Y(n21) );
  BUFX2 U86 ( .A(key[21]), .Y(n22) );
  BUFX2 U87 ( .A(key[22]), .Y(n23) );
  BUFX2 U88 ( .A(key[23]), .Y(n24) );
  BUFX2 U89 ( .A(key[24]), .Y(n25) );
  BUFX2 U90 ( .A(key[25]), .Y(n26) );
  BUFX2 U91 ( .A(key[26]), .Y(n27) );
  BUFX2 U92 ( .A(key[27]), .Y(n28) );
  BUFX2 U93 ( .A(key[28]), .Y(n29) );
  BUFX2 U94 ( .A(key[29]), .Y(n30) );
  BUFX2 U95 ( .A(key[30]), .Y(n31) );
  BUFX2 U96 ( .A(key[31]), .Y(n32) );
  BUFX2 U97 ( .A(key[32]), .Y(n33) );
  BUFX2 U98 ( .A(key[33]), .Y(n34) );
  BUFX2 U99 ( .A(key[34]), .Y(n35) );
  BUFX2 U100 ( .A(key[35]), .Y(n36) );
  BUFX2 U101 ( .A(key[36]), .Y(n37) );
  BUFX2 U102 ( .A(key[37]), .Y(n38) );
  BUFX2 U103 ( .A(key[38]), .Y(n39) );
  BUFX2 U104 ( .A(key[39]), .Y(n40) );
  BUFX2 U105 ( .A(key[40]), .Y(n41) );
  BUFX2 U106 ( .A(key[41]), .Y(n42) );
  BUFX2 U107 ( .A(key[42]), .Y(n43) );
  BUFX2 U108 ( .A(key[43]), .Y(n44) );
  BUFX2 U109 ( .A(key[44]), .Y(n45) );
  BUFX2 U110 ( .A(key[45]), .Y(n46) );
  BUFX2 U111 ( .A(key[46]), .Y(n47) );
  BUFX2 U112 ( .A(key[47]), .Y(n48) );
  BUFX2 U113 ( .A(key[48]), .Y(n49) );
  BUFX2 U114 ( .A(key[49]), .Y(n50) );
  BUFX2 U115 ( .A(key[50]), .Y(n51) );
  BUFX2 U116 ( .A(key[51]), .Y(n52) );
  BUFX2 U117 ( .A(key[52]), .Y(n53) );
  BUFX2 U118 ( .A(key[53]), .Y(n54) );
  BUFX2 U119 ( .A(key[54]), .Y(n55) );
  BUFX2 U120 ( .A(key[55]), .Y(n56) );
  BUFX2 U121 ( .A(key[56]), .Y(n57) );
  BUFX2 U122 ( .A(key[57]), .Y(n58) );
  BUFX2 U123 ( .A(key[58]), .Y(n59) );
  BUFX2 U124 ( .A(key[59]), .Y(n60) );
  BUFX2 U125 ( .A(key[60]), .Y(n61) );
  BUFX2 U126 ( .A(key[61]), .Y(n62) );
  BUFX2 U127 ( .A(key[62]), .Y(n63) );
  BUFX2 U128 ( .A(key[63]), .Y(n64) );
  BUFX2 U129 ( .A(key[64]), .Y(n65) );
  BUFX2 U130 ( .A(key[65]), .Y(n66) );
  BUFX2 U131 ( .A(key[66]), .Y(n67) );
  BUFX2 U132 ( .A(key[67]), .Y(n68) );
  BUFX2 U133 ( .A(key[68]), .Y(n69) );
  BUFX2 U134 ( .A(key[69]), .Y(n70) );
  BUFX2 U135 ( .A(key[70]), .Y(n71) );
  BUFX2 U136 ( .A(key[71]), .Y(n72) );
  BUFX2 U137 ( .A(key[72]), .Y(n73) );
  BUFX2 U138 ( .A(key[73]), .Y(n74) );
  BUFX2 U139 ( .A(key[74]), .Y(n75) );
  BUFX2 U140 ( .A(key[75]), .Y(n76) );
  BUFX2 U141 ( .A(key[76]), .Y(n77) );
  BUFX2 U142 ( .A(key[77]), .Y(n78) );
  BUFX2 U143 ( .A(key[78]), .Y(n79) );
  BUFX2 U144 ( .A(key[79]), .Y(n80) );
  BUFX2 U145 ( .A(plaintext[0]), .Y(n81) );
  BUFX2 U146 ( .A(plaintext[1]), .Y(n82) );
  BUFX2 U147 ( .A(plaintext[2]), .Y(n83) );
  BUFX2 U148 ( .A(plaintext[3]), .Y(n84) );
  BUFX2 U149 ( .A(plaintext[4]), .Y(n85) );
  BUFX2 U150 ( .A(plaintext[5]), .Y(n86) );
  BUFX2 U151 ( .A(plaintext[6]), .Y(n87) );
  BUFX2 U152 ( .A(plaintext[7]), .Y(n88) );
  BUFX2 U153 ( .A(plaintext[8]), .Y(n89) );
  BUFX2 U154 ( .A(plaintext[9]), .Y(n90) );
  BUFX2 U155 ( .A(plaintext[10]), .Y(n91) );
  BUFX2 U156 ( .A(plaintext[11]), .Y(n92) );
  BUFX2 U157 ( .A(plaintext[12]), .Y(n93) );
  BUFX2 U158 ( .A(plaintext[13]), .Y(n94) );
  BUFX2 U159 ( .A(plaintext[14]), .Y(n95) );
  BUFX2 U160 ( .A(plaintext[15]), .Y(n96) );
  BUFX2 U161 ( .A(plaintext[16]), .Y(n97) );
  BUFX2 U162 ( .A(plaintext[17]), .Y(n98) );
  BUFX2 U163 ( .A(plaintext[18]), .Y(n99) );
  BUFX2 U164 ( .A(plaintext[19]), .Y(n100) );
  BUFX2 U165 ( .A(plaintext[20]), .Y(n101) );
  BUFX2 U166 ( .A(plaintext[21]), .Y(n102) );
  BUFX2 U167 ( .A(plaintext[22]), .Y(n103) );
  BUFX2 U168 ( .A(plaintext[23]), .Y(n104) );
  BUFX2 U169 ( .A(plaintext[24]), .Y(n105) );
  BUFX2 U170 ( .A(plaintext[25]), .Y(n106) );
  BUFX2 U171 ( .A(plaintext[26]), .Y(n107) );
  BUFX2 U172 ( .A(plaintext[27]), .Y(n108) );
  BUFX2 U173 ( .A(plaintext[28]), .Y(n109) );
  BUFX2 U174 ( .A(plaintext[29]), .Y(n110) );
  BUFX2 U175 ( .A(plaintext[30]), .Y(n111) );
  BUFX2 U176 ( .A(plaintext[31]), .Y(n112) );
  BUFX2 U177 ( .A(plaintext[32]), .Y(n113) );
  BUFX2 U178 ( .A(plaintext[33]), .Y(n114) );
  BUFX2 U179 ( .A(plaintext[34]), .Y(n115) );
  BUFX2 U180 ( .A(plaintext[35]), .Y(n116) );
  BUFX2 U181 ( .A(plaintext[36]), .Y(n117) );
  BUFX2 U182 ( .A(plaintext[37]), .Y(n118) );
  BUFX2 U183 ( .A(plaintext[38]), .Y(n119) );
  BUFX2 U184 ( .A(plaintext[39]), .Y(n120) );
  BUFX2 U185 ( .A(plaintext[40]), .Y(n121) );
  BUFX2 U186 ( .A(plaintext[41]), .Y(n122) );
  BUFX2 U187 ( .A(plaintext[42]), .Y(n123) );
  BUFX2 U188 ( .A(plaintext[43]), .Y(n124) );
  BUFX2 U189 ( .A(plaintext[44]), .Y(n125) );
  BUFX2 U190 ( .A(plaintext[45]), .Y(n126) );
  BUFX2 U191 ( .A(plaintext[46]), .Y(n127) );
  BUFX2 U192 ( .A(plaintext[47]), .Y(n128) );
  BUFX2 U193 ( .A(plaintext[48]), .Y(n129) );
  BUFX2 U194 ( .A(plaintext[49]), .Y(n130) );
  BUFX2 U195 ( .A(plaintext[50]), .Y(n131) );
  BUFX2 U196 ( .A(plaintext[51]), .Y(n132) );
  BUFX2 U197 ( .A(plaintext[52]), .Y(n133) );
  BUFX2 U198 ( .A(plaintext[53]), .Y(n134) );
  BUFX2 U199 ( .A(plaintext[54]), .Y(n135) );
  BUFX2 U200 ( .A(plaintext[55]), .Y(n136) );
  BUFX2 U201 ( .A(plaintext[56]), .Y(n137) );
  BUFX2 U202 ( .A(plaintext[57]), .Y(n138) );
  BUFX2 U203 ( .A(plaintext[58]), .Y(n139) );
  BUFX2 U204 ( .A(plaintext[59]), .Y(n140) );
  BUFX2 U205 ( .A(plaintext[60]), .Y(n141) );
  BUFX2 U206 ( .A(plaintext[61]), .Y(n142) );
  BUFX2 U207 ( .A(plaintext[62]), .Y(n143) );
  BUFX2 U208 ( .A(plaintext[63]), .Y(n144) );
  BUFX2 U209 ( .A(reset), .Y(n145) );
  BUFX2 U210 ( .A(start), .Y(n146) );
  INVX1 U211 ( .A(RegEn), .Y(n148) );
  INVX1 U212 ( .A(mux_ctrl), .Y(n150) );
  INVX8 U213 ( .A(n148), .Y(n147) );
  INVX8 U214 ( .A(n150), .Y(n149) );
  XOR2X1 U215 ( .A(toXor[9]), .B(keyfout[25]), .Y(ciphertext[9]) );
  XOR2X1 U216 ( .A(toXor[8]), .B(keyfout[24]), .Y(ciphertext[8]) );
  XOR2X1 U217 ( .A(toXor[7]), .B(keyfout[23]), .Y(ciphertext[7]) );
  XOR2X1 U218 ( .A(toXor[6]), .B(keyfout[22]), .Y(ciphertext[6]) );
  XOR2X1 U219 ( .A(toXor[63]), .B(keyfout[79]), .Y(ciphertext[63]) );
  XOR2X1 U220 ( .A(toXor[62]), .B(keyfout[78]), .Y(ciphertext[62]) );
  XOR2X1 U221 ( .A(toXor[61]), .B(keyfout[77]), .Y(ciphertext[61]) );
  XOR2X1 U222 ( .A(toXor[60]), .B(keyfout[76]), .Y(ciphertext[60]) );
  XOR2X1 U223 ( .A(toXor[5]), .B(keyfout[21]), .Y(ciphertext[5]) );
  XOR2X1 U224 ( .A(toXor[59]), .B(keyfout[75]), .Y(ciphertext[59]) );
  XOR2X1 U225 ( .A(toXor[58]), .B(keyfout[74]), .Y(ciphertext[58]) );
  XOR2X1 U226 ( .A(toXor[57]), .B(keyfout[73]), .Y(ciphertext[57]) );
  XOR2X1 U227 ( .A(toXor[56]), .B(keyfout[72]), .Y(ciphertext[56]) );
  XOR2X1 U228 ( .A(toXor[55]), .B(keyfout[71]), .Y(ciphertext[55]) );
  XOR2X1 U229 ( .A(toXor[54]), .B(keyfout[70]), .Y(ciphertext[54]) );
  XOR2X1 U230 ( .A(toXor[53]), .B(keyfout[69]), .Y(ciphertext[53]) );
  XOR2X1 U231 ( .A(toXor[52]), .B(keyfout[68]), .Y(ciphertext[52]) );
  XOR2X1 U232 ( .A(toXor[51]), .B(keyfout[67]), .Y(ciphertext[51]) );
  XOR2X1 U233 ( .A(toXor[50]), .B(keyfout[66]), .Y(ciphertext[50]) );
  XOR2X1 U234 ( .A(toXor[4]), .B(keyfout[20]), .Y(ciphertext[4]) );
  XOR2X1 U235 ( .A(toXor[49]), .B(keyfout[65]), .Y(ciphertext[49]) );
  XOR2X1 U236 ( .A(toXor[48]), .B(keyfout[64]), .Y(ciphertext[48]) );
  XOR2X1 U237 ( .A(toXor[47]), .B(keyfout[63]), .Y(ciphertext[47]) );
  XOR2X1 U238 ( .A(toXor[46]), .B(keyfout[62]), .Y(ciphertext[46]) );
  XOR2X1 U239 ( .A(toXor[45]), .B(keyfout[61]), .Y(ciphertext[45]) );
  XOR2X1 U240 ( .A(toXor[44]), .B(keyfout[60]), .Y(ciphertext[44]) );
  XOR2X1 U241 ( .A(toXor[43]), .B(keyfout[59]), .Y(ciphertext[43]) );
  XOR2X1 U242 ( .A(toXor[42]), .B(keyfout[58]), .Y(ciphertext[42]) );
  XOR2X1 U243 ( .A(toXor[41]), .B(keyfout[57]), .Y(ciphertext[41]) );
  XOR2X1 U244 ( .A(toXor[40]), .B(keyfout[56]), .Y(ciphertext[40]) );
  XOR2X1 U245 ( .A(toXor[3]), .B(keyfout[19]), .Y(ciphertext[3]) );
  XOR2X1 U246 ( .A(toXor[39]), .B(keyfout[55]), .Y(ciphertext[39]) );
  XOR2X1 U247 ( .A(toXor[38]), .B(keyfout[54]), .Y(ciphertext[38]) );
  XOR2X1 U248 ( .A(toXor[37]), .B(keyfout[53]), .Y(ciphertext[37]) );
  XOR2X1 U249 ( .A(toXor[36]), .B(keyfout[52]), .Y(ciphertext[36]) );
  XOR2X1 U250 ( .A(toXor[35]), .B(keyfout[51]), .Y(ciphertext[35]) );
  XOR2X1 U251 ( .A(toXor[34]), .B(keyfout[50]), .Y(ciphertext[34]) );
  XOR2X1 U252 ( .A(toXor[33]), .B(keyfout[49]), .Y(ciphertext[33]) );
  XOR2X1 U253 ( .A(toXor[32]), .B(keyfout[48]), .Y(ciphertext[32]) );
  XOR2X1 U254 ( .A(toXor[31]), .B(keyfout[47]), .Y(ciphertext[31]) );
  XOR2X1 U255 ( .A(toXor[30]), .B(keyfout[46]), .Y(ciphertext[30]) );
  XOR2X1 U256 ( .A(toXor[2]), .B(keyfout[18]), .Y(ciphertext[2]) );
  XOR2X1 U257 ( .A(toXor[29]), .B(keyfout[45]), .Y(ciphertext[29]) );
  XOR2X1 U258 ( .A(toXor[28]), .B(keyfout[44]), .Y(ciphertext[28]) );
  XOR2X1 U259 ( .A(toXor[27]), .B(keyfout[43]), .Y(ciphertext[27]) );
  XOR2X1 U260 ( .A(toXor[26]), .B(keyfout[42]), .Y(ciphertext[26]) );
  XOR2X1 U261 ( .A(toXor[25]), .B(keyfout[41]), .Y(ciphertext[25]) );
  XOR2X1 U262 ( .A(toXor[24]), .B(keyfout[40]), .Y(ciphertext[24]) );
  XOR2X1 U263 ( .A(toXor[23]), .B(keyfout[39]), .Y(ciphertext[23]) );
  XOR2X1 U264 ( .A(toXor[22]), .B(keyfout[38]), .Y(ciphertext[22]) );
  XOR2X1 U265 ( .A(toXor[21]), .B(keyfout[37]), .Y(ciphertext[21]) );
  XOR2X1 U266 ( .A(toXor[20]), .B(keyfout[36]), .Y(ciphertext[20]) );
  XOR2X1 U267 ( .A(toXor[1]), .B(keyfout[17]), .Y(ciphertext[1]) );
  XOR2X1 U268 ( .A(toXor[19]), .B(keyfout[35]), .Y(ciphertext[19]) );
  XOR2X1 U269 ( .A(toXor[18]), .B(keyfout[34]), .Y(ciphertext[18]) );
  XOR2X1 U270 ( .A(toXor[17]), .B(keyfout[33]), .Y(ciphertext[17]) );
  XOR2X1 U271 ( .A(toXor[16]), .B(keyfout[32]), .Y(ciphertext[16]) );
  XOR2X1 U272 ( .A(toXor[15]), .B(keyfout[31]), .Y(ciphertext[15]) );
  XOR2X1 U273 ( .A(toXor[14]), .B(keyfout[30]), .Y(ciphertext[14]) );
  XOR2X1 U274 ( .A(toXor[13]), .B(keyfout[29]), .Y(ciphertext[13]) );
  XOR2X1 U275 ( .A(toXor[12]), .B(keyfout[28]), .Y(ciphertext[12]) );
  XOR2X1 U276 ( .A(toXor[11]), .B(keyfout[27]), .Y(ciphertext[11]) );
  XOR2X1 U277 ( .A(toXor[10]), .B(keyfout[26]), .Y(ciphertext[10]) );
  XOR2X1 U278 ( .A(toXor[0]), .B(keyfout[16]), .Y(ciphertext[0]) );
endmodule

