
../repos/sgerbino-table-2fdd8d0/bin/table_memtest:     file format elf32-littlearm


Disassembly of section .init:

00011a70 <.init>:
   11a70:	push	{r3, lr}
   11a74:	bl	11cb8 <_start@@Base+0x3c>
   11a78:	pop	{r3, pc}

Disassembly of section .plt:

00011a7c <strcmp@plt-0x14>:
   11a7c:	push	{lr}		; (str lr, [sp, #-4]!)
   11a80:	ldr	lr, [pc, #4]	; 11a8c <strcmp@plt-0x4>
   11a84:	add	lr, pc, lr
   11a88:	ldr	pc, [lr, #8]!
   11a8c:	andeq	r4, r1, r4, ror r5

00011a90 <strcmp@plt>:
   11a90:	add	ip, pc, #0, 12
   11a94:	add	ip, ip, #20, 20	; 0x14000
   11a98:	ldr	pc, [ip, #1396]!	; 0x574

00011a9c <free@plt>:
   11a9c:	add	ip, pc, #0, 12
   11aa0:	add	ip, ip, #20, 20	; 0x14000
   11aa4:	ldr	pc, [ip, #1388]!	; 0x56c

00011aa8 <time@plt>:
   11aa8:	add	ip, pc, #0, 12
   11aac:	add	ip, ip, #20, 20	; 0x14000
   11ab0:	ldr	pc, [ip, #1380]!	; 0x564

00011ab4 <realloc@plt>:
   11ab4:	add	ip, pc, #0, 12
   11ab8:	add	ip, ip, #20, 20	; 0x14000
   11abc:	ldr	pc, [ip, #1372]!	; 0x55c

00011ac0 <strcpy@plt>:
   11ac0:	add	ip, pc, #0, 12
   11ac4:	add	ip, ip, #20, 20	; 0x14000
   11ac8:	ldr	pc, [ip, #1364]!	; 0x554

00011acc <malloc@plt>:
   11acc:	add	ip, pc, #0, 12
   11ad0:	add	ip, ip, #20, 20	; 0x14000
   11ad4:	ldr	pc, [ip, #1356]!	; 0x54c

00011ad8 <__libc_start_main@plt>:
   11ad8:	add	ip, pc, #0, 12
   11adc:	add	ip, ip, #20, 20	; 0x14000
   11ae0:	ldr	pc, [ip, #1348]!	; 0x544

00011ae4 <__gmon_start__@plt>:
   11ae4:	add	ip, pc, #0, 12
   11ae8:	add	ip, ip, #20, 20	; 0x14000
   11aec:	ldr	pc, [ip, #1340]!	; 0x53c

00011af0 <strlen@plt>:
   11af0:	add	ip, pc, #0, 12
   11af4:	add	ip, ip, #20, 20	; 0x14000
   11af8:	ldr	pc, [ip, #1332]!	; 0x534

00011afc <srand@plt>:
   11afc:	add	ip, pc, #0, 12
   11b00:	add	ip, ip, #20, 20	; 0x14000
   11b04:	ldr	pc, [ip, #1324]!	; 0x52c

00011b08 <snprintf@plt>:
   11b08:	add	ip, pc, #0, 12
   11b0c:	add	ip, ip, #20, 20	; 0x14000
   11b10:	ldr	pc, [ip, #1316]!	; 0x524

00011b14 <__isoc99_sscanf@plt>:
   11b14:	add	ip, pc, #0, 12
   11b18:	add	ip, ip, #20, 20	; 0x14000
   11b1c:	ldr	pc, [ip, #1308]!	; 0x51c

00011b20 <rand@plt>:
   11b20:	add	ip, pc, #0, 12
   11b24:	add	ip, ip, #20, 20	; 0x14000
   11b28:	ldr	pc, [ip, #1300]!	; 0x514

00011b2c <abort@plt>:
   11b2c:	add	ip, pc, #0, 12
   11b30:	add	ip, ip, #20, 20	; 0x14000
   11b34:	ldr	pc, [ip, #1292]!	; 0x50c

Disassembly of section .text:

00011b38 <main@@Base>:
   11b38:	mov	r3, #0
   11b3c:	strd	r4, [sp, #-32]!	; 0xffffffe0
   11b40:	strd	r6, [sp, #8]
   11b44:	mov	r4, r3
   11b48:	mov	r6, r3
   11b4c:	strd	r8, [sp, #16]
   11b50:	str	sl, [sp, #24]
   11b54:	str	lr, [sp, #28]
   11b58:	sub	sp, sp, #24
   11b5c:	str	r3, [sp, #16]
   11b60:	bl	11e68 <table_new@@Base>
   11b64:	mov	r5, r0
   11b68:	add	r0, sp, #20
   11b6c:	bl	11aa8 <time@plt>
   11b70:	bl	11afc <srand@plt>
   11b74:	movw	r1, #7532	; 0x1d6c
   11b78:	movt	r1, #1
   11b7c:	mov	r0, r5
   11b80:	mvn	r3, #0
   11b84:	add	r2, sp, #16
   11b88:	bl	124b0 <table_register_callback@@Base>
   11b8c:	mov	r2, r4
   11b90:	add	r1, sp, #12
   11b94:	strh	r6, [sp, #12]
   11b98:	mov	r0, r5
   11b9c:	strb	r4, [sp, #12]
   11ba0:	add	r4, r4, #1
   11ba4:	bl	128f8 <table_add_column@@Base>
   11ba8:	cmp	r4, #24
   11bac:	bne	11b8c <main@@Base+0x54>
   11bb0:	mov	r0, r5
   11bb4:	mov	r7, #0
   11bb8:	bl	12860 <table_get_column_length@@Base>
   11bbc:	mov	r8, r0
   11bc0:	mov	r9, r7
   11bc4:	mov	r0, #64	; 0x40
   11bc8:	bl	11acc <malloc@plt>
   11bcc:	mov	r6, r0
   11bd0:	sub	sl, r0, #1
   11bd4:	add	r4, r0, #62	; 0x3e
   11bd8:	bl	11b20 <rand@plt>
   11bdc:	rsbs	r3, r0, #0
   11be0:	and	r0, r0, #127	; 0x7f
   11be4:	and	r3, r3, #127	; 0x7f
   11be8:	rsbpl	r0, r3, #0
   11bec:	strb	r0, [sl, #1]!
   11bf0:	cmp	sl, r4
   11bf4:	bne	11bd8 <main@@Base+0xa0>
   11bf8:	mov	r0, r5
   11bfc:	strb	r9, [r6, #63]	; 0x3f
   11c00:	bl	136a4 <table_add_row@@Base>
   11c04:	cmp	r8, #0
   11c08:	ble	11c40 <main@@Base+0x108>
   11c0c:	mov	r4, #0
   11c10:	mov	r1, r4
   11c14:	mov	r0, r5
   11c18:	bl	128e4 <table_get_column_data_type@@Base>
   11c1c:	mov	r2, r4
   11c20:	mov	r3, r6
   11c24:	str	r0, [sp]
   11c28:	add	r4, r4, #1
   11c2c:	mov	r1, r7
   11c30:	mov	r0, r5
   11c34:	bl	138ac <table_set@@Base>
   11c38:	cmp	r8, r4
   11c3c:	bne	11c10 <main@@Base+0xd8>
   11c40:	mov	r0, r6
   11c44:	add	r7, r7, #1
   11c48:	bl	11a9c <free@plt>
   11c4c:	cmp	r7, #500	; 0x1f4
   11c50:	bne	11bc4 <main@@Base+0x8c>
   11c54:	mov	r0, r5
   11c58:	bl	11ed4 <table_delete@@Base>
   11c5c:	mov	r0, #0
   11c60:	add	sp, sp, #24
   11c64:	ldrd	r4, [sp]
   11c68:	ldrd	r6, [sp, #8]
   11c6c:	ldrd	r8, [sp, #16]
   11c70:	ldr	sl, [sp, #24]
   11c74:	add	sp, sp, #28
   11c78:	pop	{pc}		; (ldr pc, [sp], #4)

00011c7c <_start@@Base>:
   11c7c:	mov	fp, #0
   11c80:	mov	lr, #0
   11c84:	pop	{r1}		; (ldr r1, [sp], #4)
   11c88:	mov	r2, sp
   11c8c:	push	{r2}		; (str r2, [sp, #-4]!)
   11c90:	push	{r0}		; (str r0, [sp, #-4]!)
   11c94:	ldr	ip, [pc, #16]	; 11cac <_start@@Base+0x30>
   11c98:	push	{ip}		; (str ip, [sp, #-4]!)
   11c9c:	ldr	r0, [pc, #12]	; 11cb0 <_start@@Base+0x34>
   11ca0:	ldr	r3, [pc, #12]	; 11cb4 <_start@@Base+0x38>
   11ca4:	bl	11ad8 <__libc_start_main@plt>
   11ca8:	bl	11b2c <abort@plt>
   11cac:	andeq	r5, r1, ip, lsl #12
   11cb0:	andeq	r1, r1, r8, lsr fp
   11cb4:	andeq	r5, r1, ip, lsr #11
   11cb8:	ldr	r3, [pc, #20]	; 11cd4 <_start@@Base+0x58>
   11cbc:	ldr	r2, [pc, #20]	; 11cd8 <_start@@Base+0x5c>
   11cc0:	add	r3, pc, r3
   11cc4:	ldr	r2, [r3, r2]
   11cc8:	cmp	r2, #0
   11ccc:	bxeq	lr
   11cd0:	b	11ae4 <__gmon_start__@plt>
   11cd4:	andeq	r4, r1, r8, lsr r3
   11cd8:	andeq	r0, r0, r4, asr #32
   11cdc:	ldr	r0, [pc, #24]	; 11cfc <_start@@Base+0x80>
   11ce0:	ldr	r3, [pc, #24]	; 11d00 <_start@@Base+0x84>
   11ce4:	cmp	r3, r0
   11ce8:	bxeq	lr
   11cec:	ldr	r3, [pc, #16]	; 11d04 <_start@@Base+0x88>
   11cf0:	cmp	r3, #0
   11cf4:	bxeq	lr
   11cf8:	bx	r3
   11cfc:	andeq	r6, r2, r0, asr r0
   11d00:	andeq	r6, r2, r0, asr r0
   11d04:	andeq	r0, r0, r0
   11d08:	ldr	r0, [pc, #36]	; 11d34 <_start@@Base+0xb8>
   11d0c:	ldr	r1, [pc, #36]	; 11d38 <_start@@Base+0xbc>
   11d10:	sub	r1, r1, r0
   11d14:	asr	r1, r1, #2
   11d18:	add	r1, r1, r1, lsr #31
   11d1c:	asrs	r1, r1, #1
   11d20:	bxeq	lr
   11d24:	ldr	r3, [pc, #16]	; 11d3c <_start@@Base+0xc0>
   11d28:	cmp	r3, #0
   11d2c:	bxeq	lr
   11d30:	bx	r3
   11d34:	andeq	r6, r2, r0, asr r0
   11d38:	andeq	r6, r2, r0, asr r0
   11d3c:	andeq	r0, r0, r0
   11d40:	push	{r4, lr}
   11d44:	ldr	r4, [pc, #24]	; 11d64 <_start@@Base+0xe8>
   11d48:	ldrb	r3, [r4]
   11d4c:	cmp	r3, #0
   11d50:	popne	{r4, pc}
   11d54:	bl	11cdc <_start@@Base+0x60>
   11d58:	mov	r3, #1
   11d5c:	strb	r3, [r4]
   11d60:	pop	{r4, pc}
   11d64:	andeq	r6, r2, r0, asr r0
   11d68:	b	11d08 <_start@@Base+0x8c>
   11d6c:	ldr	r1, [sp]
   11d70:	ldr	r2, [r1]
   11d74:	orr	r3, r2, r3
   11d78:	str	r3, [r1]
   11d7c:	bx	lr
   11d80:	mvn	r2, #0
   11d84:	mov	r3, #64	; 0x40
   11d88:	strd	r4, [sp, #-16]!
   11d8c:	mov	r1, r2
   11d90:	mov	r4, r0
   11d94:	str	r6, [sp, #8]
   11d98:	str	lr, [sp, #12]
   11d9c:	bl	12728 <table_notify@@Base>
   11da0:	mov	r0, r4
   11da4:	bl	1369c <table_get_row_length@@Base>
   11da8:	subs	r6, r0, #0
   11dac:	ble	11dcc <_start@@Base+0x150>
   11db0:	mov	r5, #0
   11db4:	mov	r1, r5
   11db8:	mov	r0, r4
   11dbc:	add	r5, r5, #1
   11dc0:	bl	1361c <table_row_destroy@@Base>
   11dc4:	cmp	r6, r5
   11dc8:	bne	11db4 <_start@@Base+0x138>
   11dcc:	ldr	r0, [r4, #16]
   11dd0:	cmp	r0, #0
   11dd4:	beq	11ddc <_start@@Base+0x160>
   11dd8:	bl	11a9c <free@plt>
   11ddc:	mov	r0, r4
   11de0:	bl	12860 <table_get_column_length@@Base>
   11de4:	subs	r6, r0, #0
   11de8:	ble	11e08 <_start@@Base+0x18c>
   11dec:	mov	r5, #0
   11df0:	mov	r1, r5
   11df4:	mov	r0, r4
   11df8:	add	r5, r5, #1
   11dfc:	bl	12844 <table_column_destroy@@Base>
   11e00:	cmp	r6, r5
   11e04:	bne	11df0 <_start@@Base+0x174>
   11e08:	ldr	r0, [r4]
   11e0c:	cmp	r0, #0
   11e10:	beq	11e18 <_start@@Base+0x19c>
   11e14:	bl	11a9c <free@plt>
   11e18:	ldr	r0, [r4, #36]	; 0x24
   11e1c:	cmp	r0, #0
   11e20:	beq	11e28 <_start@@Base+0x1ac>
   11e24:	bl	11a9c <free@plt>
   11e28:	ldr	r0, [r4, #40]	; 0x28
   11e2c:	cmp	r0, #0
   11e30:	beq	11e38 <_start@@Base+0x1bc>
   11e34:	bl	11a9c <free@plt>
   11e38:	ldr	r0, [r4, #44]	; 0x2c
   11e3c:	cmp	r0, #0
   11e40:	beq	11e58 <_start@@Base+0x1dc>
   11e44:	ldrd	r4, [sp]
   11e48:	ldr	r6, [sp, #8]
   11e4c:	ldr	lr, [sp, #12]
   11e50:	add	sp, sp, #16
   11e54:	b	11a9c <free@plt>
   11e58:	ldrd	r4, [sp]
   11e5c:	ldr	r6, [sp, #8]
   11e60:	add	sp, sp, #12
   11e64:	pop	{pc}		; (ldr pc, [sp], #4)

00011e68 <table_new@@Base>:
   11e68:	mov	r0, #56	; 0x38
   11e6c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   11e70:	mov	r4, #10
   11e74:	mov	r5, #0
   11e78:	strd	r6, [sp, #8]
   11e7c:	mov	r6, #20
   11e80:	mov	r7, #0
   11e84:	str	r8, [sp, #16]
   11e88:	str	lr, [sp, #20]
   11e8c:	bl	11acc <malloc@plt>
   11e90:	mov	r2, #0
   11e94:	ldr	r8, [sp, #16]
   11e98:	strd	r4, [r0, #8]
   11e9c:	strd	r6, [r0, #24]
   11ea0:	strd	r4, [r0, #48]	; 0x30
   11ea4:	ldrd	r4, [sp]
   11ea8:	str	r2, [r0]
   11eac:	ldrd	r6, [sp, #8]
   11eb0:	add	sp, sp, #20
   11eb4:	str	r2, [r0, #4]
   11eb8:	str	r2, [r0, #16]
   11ebc:	str	r2, [r0, #20]
   11ec0:	str	r2, [r0, #32]
   11ec4:	str	r2, [r0, #36]	; 0x24
   11ec8:	str	r2, [r0, #40]	; 0x28
   11ecc:	str	r2, [r0, #44]	; 0x2c
   11ed0:	pop	{pc}		; (ldr pc, [sp], #4)

00011ed4 <table_delete@@Base>:
   11ed4:	str	r4, [sp, #-8]!
   11ed8:	subs	r4, r0, #0
   11edc:	str	lr, [sp, #4]
   11ee0:	beq	11ee8 <table_delete@@Base+0x14>
   11ee4:	bl	11d80 <_start@@Base+0x104>
   11ee8:	mov	r0, r4
   11eec:	ldr	r4, [sp]
   11ef0:	ldr	lr, [sp, #4]
   11ef4:	add	sp, sp, #8
   11ef8:	b	11a9c <free@plt>

00011efc <table_init@@Base>:
   11efc:	mov	r3, #0
   11f00:	mov	r2, #10
   11f04:	mov	r1, #20
   11f08:	str	r3, [r0]
   11f0c:	str	r3, [r0, #4]
   11f10:	strd	r2, [r0, #8]
   11f14:	str	r3, [r0, #16]
   11f18:	str	r3, [r0, #20]
   11f1c:	str	r1, [r0, #24]
   11f20:	str	r3, [r0, #28]
   11f24:	str	r3, [r0, #32]
   11f28:	str	r3, [r0, #36]	; 0x24
   11f2c:	str	r3, [r0, #40]	; 0x28
   11f30:	str	r3, [r0, #44]	; 0x2c
   11f34:	strd	r2, [r0, #48]	; 0x30
   11f38:	bx	lr

00011f3c <table_destroy@@Base>:
   11f3c:	cmp	r0, #0
   11f40:	beq	11f48 <table_destroy@@Base+0xc>
   11f44:	b	11d80 <_start@@Base+0x104>
   11f48:	bx	lr

00011f4c <table_dupe@@Base>:
   11f4c:	strd	r4, [sp, #-28]!	; 0xffffffe4
   11f50:	mov	r4, #0
   11f54:	strd	r6, [sp, #8]
   11f58:	mov	r6, r0
   11f5c:	strd	r8, [sp, #16]
   11f60:	str	lr, [sp, #24]
   11f64:	sub	sp, sp, #20
   11f68:	bl	1369c <table_get_row_length@@Base>
   11f6c:	mov	r9, r0
   11f70:	mov	r0, r6
   11f74:	bl	12860 <table_get_column_length@@Base>
   11f78:	mov	r8, r0
   11f7c:	mov	r0, #56	; 0x38
   11f80:	bl	11acc <malloc@plt>
   11f84:	mov	r7, r0
   11f88:	mov	r2, #10
   11f8c:	mov	r3, #0
   11f90:	mov	r0, #20
   11f94:	mov	r1, #0
   11f98:	cmp	r8, r4
   11f9c:	str	r4, [r7]
   11fa0:	str	r4, [r7, #4]
   11fa4:	strd	r2, [r7, #8]
   11fa8:	str	r4, [r7, #16]
   11fac:	str	r4, [r7, #20]
   11fb0:	strd	r0, [r7, #24]
   11fb4:	str	r4, [r7, #32]
   11fb8:	str	r4, [r7, #36]	; 0x24
   11fbc:	str	r4, [r7, #40]	; 0x28
   11fc0:	str	r4, [r7, #44]	; 0x2c
   11fc4:	strd	r2, [r7, #48]	; 0x30
   11fc8:	ble	12004 <table_dupe@@Base+0xb8>
   11fcc:	mov	r1, r4
   11fd0:	mov	r0, r6
   11fd4:	bl	12bfc <table_get_column_name@@Base>
   11fd8:	mov	r5, r0
   11fdc:	mov	r1, r4
   11fe0:	mov	r0, r6
   11fe4:	add	r4, r4, #1
   11fe8:	bl	128e4 <table_get_column_data_type@@Base>
   11fec:	mov	r2, r0
   11ff0:	mov	r1, r5
   11ff4:	mov	r0, r7
   11ff8:	bl	128f8 <table_add_column@@Base>
   11ffc:	cmp	r8, r4
   12000:	bne	11fcc <table_dupe@@Base+0x80>
   12004:	cmp	r9, #0
   12008:	ble	120dc <table_dupe@@Base+0x190>
   1200c:	mov	r5, #0
   12010:	mov	r0, r7
   12014:	bl	136a4 <table_add_row@@Base>
   12018:	cmp	r8, #0
   1201c:	ble	120d0 <table_dupe@@Base+0x184>
   12020:	mov	r4, #0
   12024:	mov	r1, r4
   12028:	mov	r0, r6
   1202c:	bl	128e4 <table_get_column_data_type@@Base>
   12030:	cmp	r0, #23
   12034:	ldrls	pc, [pc, r0, lsl #2]
   12038:	b	120c4 <table_dupe@@Base+0x178>
   1203c:	andeq	r2, r1, r8, asr #2
   12040:			; <UNDEFINED> instruction: 0x000123bc
   12044:	muleq	r1, r4, r3
   12048:	andeq	r2, r1, ip, ror #6
   1204c:	andeq	r2, r1, r4, asr #6
   12050:	andeq	r2, r1, ip, asr r4
   12054:	andeq	r2, r1, r4, lsr r4
   12058:	andeq	r2, r1, ip, lsl #8
   1205c:	andeq	r2, r1, r4, ror #7
   12060:	andeq	r2, r1, ip, lsl r3
   12064:	strdeq	r2, [r1], -r4
   12068:	andeq	r2, r1, ip, asr #5
   1206c:	andeq	r2, r1, r4, lsr #5
   12070:	andeq	r2, r1, ip, ror r2
   12074:	andeq	r2, r1, r4, asr r2
   12078:	andeq	r2, r1, ip, lsr #4
   1207c:	andeq	r2, r1, r8, lsl #4
   12080:	andeq	r2, r1, r4, ror #3
   12084:	andeq	r2, r1, r0, asr #3
   12088:	muleq	r1, r8, r1
   1208c:	andeq	r2, r1, r0, ror r1
   12090:	andeq	r2, r1, r0, lsr #2
   12094:	strdeq	r2, [r1], -r8
   12098:	muleq	r1, ip, r0
   1209c:	mov	r2, r4
   120a0:	mov	r1, r5
   120a4:	mov	r0, r6
   120a8:	bl	135cc <table_get_ptr@@Base>
   120ac:	add	r3, sp, #12
   120b0:	mov	r2, r4
   120b4:	str	r0, [sp, #12]
   120b8:	mov	r1, r5
   120bc:	mov	r0, r7
   120c0:	bl	14a30 <table_set_ptr@@Base>
   120c4:	add	r4, r4, #1
   120c8:	cmp	r8, r4
   120cc:	bne	12024 <table_dupe@@Base+0xd8>
   120d0:	add	r5, r5, #1
   120d4:	cmp	r9, r5
   120d8:	bne	12010 <table_dupe@@Base+0xc4>
   120dc:	mov	r0, r7
   120e0:	add	sp, sp, #20
   120e4:	ldrd	r4, [sp]
   120e8:	ldrd	r6, [sp, #8]
   120ec:	ldrd	r8, [sp, #16]
   120f0:	add	sp, sp, #24
   120f4:	pop	{pc}		; (ldr pc, [sp], #4)
   120f8:	mov	r2, r4
   120fc:	mov	r1, r5
   12100:	mov	r0, r6
   12104:	bl	132f0 <table_get_bool@@Base>
   12108:	mov	r3, r0
   1210c:	mov	r2, r4
   12110:	mov	r1, r5
   12114:	mov	r0, r7
   12118:	bl	13c1c <table_set_bool@@Base>
   1211c:	b	120c4 <table_dupe@@Base+0x178>
   12120:	mov	r2, r4
   12124:	mov	r1, r5
   12128:	mov	r0, r6
   1212c:	bl	135b0 <table_get_string@@Base>
   12130:	mov	r3, r0
   12134:	mov	r2, r4
   12138:	mov	r1, r5
   1213c:	mov	r0, r7
   12140:	bl	1485c <table_set_string@@Base>
   12144:	b	120c4 <table_dupe@@Base+0x178>
   12148:	mov	r2, r4
   1214c:	mov	r1, r5
   12150:	mov	r0, r6
   12154:	bl	13310 <table_get_int@@Base>
   12158:	mov	r3, r0
   1215c:	mov	r2, r4
   12160:	mov	r1, r5
   12164:	mov	r0, r7
   12168:	bl	13cb4 <table_set_int@@Base>
   1216c:	b	120c4 <table_dupe@@Base+0x178>
   12170:	mov	r2, r4
   12174:	mov	r1, r5
   12178:	mov	r0, r6
   1217c:	bl	13590 <table_get_uchar@@Base>
   12180:	mov	r3, r0
   12184:	mov	r2, r4
   12188:	mov	r1, r5
   1218c:	mov	r0, r7
   12190:	bl	14994 <table_set_uchar@@Base>
   12194:	b	120c4 <table_dupe@@Base+0x178>
   12198:	mov	r2, r4
   1219c:	mov	r1, r5
   121a0:	mov	r0, r6
   121a4:	bl	13570 <table_get_char@@Base>
   121a8:	mov	r3, r0
   121ac:	mov	r2, r4
   121b0:	mov	r1, r5
   121b4:	mov	r0, r7
   121b8:	bl	148f8 <table_set_char@@Base>
   121bc:	b	120c4 <table_dupe@@Base+0x178>
   121c0:	mov	r2, r4
   121c4:	mov	r1, r5
   121c8:	mov	r0, r6
   121cc:	bl	13550 <table_get_ldouble@@Base>
   121d0:	mov	r2, r4
   121d4:	mov	r1, r5
   121d8:	mov	r0, r7
   121dc:	bl	147b4 <table_set_ldouble@@Base>
   121e0:	b	120c4 <table_dupe@@Base+0x178>
   121e4:	mov	r2, r4
   121e8:	mov	r1, r5
   121ec:	mov	r0, r6
   121f0:	bl	13530 <table_get_double@@Base>
   121f4:	mov	r2, r4
   121f8:	mov	r1, r5
   121fc:	mov	r0, r7
   12200:	bl	1470c <table_set_double@@Base>
   12204:	b	120c4 <table_dupe@@Base+0x178>
   12208:	mov	r2, r4
   1220c:	mov	r1, r5
   12210:	mov	r0, r6
   12214:	bl	13510 <table_get_float@@Base>
   12218:	mov	r2, r4
   1221c:	mov	r1, r5
   12220:	mov	r0, r7
   12224:	bl	14670 <table_set_float@@Base>
   12228:	b	120c4 <table_dupe@@Base+0x178>
   1222c:	mov	r2, r4
   12230:	mov	r1, r5
   12234:	mov	r0, r6
   12238:	bl	134f0 <table_get_ullong@@Base>
   1223c:	mov	r2, r4
   12240:	strd	r0, [sp]
   12244:	mov	r1, r5
   12248:	mov	r0, r7
   1224c:	bl	145c8 <table_set_ullong@@Base>
   12250:	b	120c4 <table_dupe@@Base+0x178>
   12254:	mov	r2, r4
   12258:	mov	r1, r5
   1225c:	mov	r0, r6
   12260:	bl	134d0 <table_get_llong@@Base>
   12264:	mov	r2, r4
   12268:	strd	r0, [sp]
   1226c:	mov	r1, r5
   12270:	mov	r0, r7
   12274:	bl	14520 <table_set_llong@@Base>
   12278:	b	120c4 <table_dupe@@Base+0x178>
   1227c:	mov	r2, r4
   12280:	mov	r1, r5
   12284:	mov	r0, r6
   12288:	bl	134b0 <table_get_ulong@@Base>
   1228c:	mov	r3, r0
   12290:	mov	r2, r4
   12294:	mov	r1, r5
   12298:	mov	r0, r7
   1229c:	bl	14484 <table_set_ulong@@Base>
   122a0:	b	120c4 <table_dupe@@Base+0x178>
   122a4:	mov	r2, r4
   122a8:	mov	r1, r5
   122ac:	mov	r0, r6
   122b0:	bl	13490 <table_get_long@@Base>
   122b4:	mov	r3, r0
   122b8:	mov	r2, r4
   122bc:	mov	r1, r5
   122c0:	mov	r0, r7
   122c4:	bl	143e8 <table_set_long@@Base>
   122c8:	b	120c4 <table_dupe@@Base+0x178>
   122cc:	mov	r2, r4
   122d0:	mov	r1, r5
   122d4:	mov	r0, r6
   122d8:	bl	13470 <table_get_ushort@@Base>
   122dc:	mov	r3, r0
   122e0:	mov	r2, r4
   122e4:	mov	r1, r5
   122e8:	mov	r0, r7
   122ec:	bl	14350 <table_set_ushort@@Base>
   122f0:	b	120c4 <table_dupe@@Base+0x178>
   122f4:	mov	r2, r4
   122f8:	mov	r1, r5
   122fc:	mov	r0, r6
   12300:	bl	13450 <table_get_short@@Base>
   12304:	mov	r3, r0
   12308:	mov	r2, r4
   1230c:	mov	r1, r5
   12310:	mov	r0, r7
   12314:	bl	142b8 <table_set_short@@Base>
   12318:	b	120c4 <table_dupe@@Base+0x178>
   1231c:	mov	r2, r4
   12320:	mov	r1, r5
   12324:	mov	r0, r6
   12328:	bl	13430 <table_get_uint64@@Base>
   1232c:	mov	r2, r4
   12330:	strd	r0, [sp]
   12334:	mov	r1, r5
   12338:	mov	r0, r7
   1233c:	bl	14214 <table_set_uint64@@Base>
   12340:	b	120c4 <table_dupe@@Base+0x178>
   12344:	mov	r2, r4
   12348:	mov	r1, r5
   1234c:	mov	r0, r6
   12350:	bl	13390 <table_get_int16@@Base>
   12354:	mov	r3, r0
   12358:	mov	r2, r4
   1235c:	mov	r1, r5
   12360:	mov	r0, r7
   12364:	bl	13f14 <table_set_int16@@Base>
   12368:	b	120c4 <table_dupe@@Base+0x178>
   1236c:	mov	r2, r4
   12370:	mov	r1, r5
   12374:	mov	r0, r6
   12378:	bl	13370 <table_get_uint8@@Base>
   1237c:	mov	r3, r0
   12380:	mov	r2, r4
   12384:	mov	r1, r5
   12388:	mov	r0, r7
   1238c:	bl	13e7c <table_set_uint8@@Base>
   12390:	b	120c4 <table_dupe@@Base+0x178>
   12394:	mov	r2, r4
   12398:	mov	r1, r5
   1239c:	mov	r0, r6
   123a0:	bl	13350 <table_get_int8@@Base>
   123a4:	mov	r3, r0
   123a8:	mov	r2, r4
   123ac:	mov	r1, r5
   123b0:	mov	r0, r7
   123b4:	bl	13de4 <table_set_int8@@Base>
   123b8:	b	120c4 <table_dupe@@Base+0x178>
   123bc:	mov	r2, r4
   123c0:	mov	r1, r5
   123c4:	mov	r0, r6
   123c8:	bl	13330 <table_get_uint@@Base>
   123cc:	mov	r3, r0
   123d0:	mov	r2, r4
   123d4:	mov	r1, r5
   123d8:	mov	r0, r7
   123dc:	bl	13d4c <table_set_uint@@Base>
   123e0:	b	120c4 <table_dupe@@Base+0x178>
   123e4:	mov	r2, r4
   123e8:	mov	r1, r5
   123ec:	mov	r0, r6
   123f0:	bl	13410 <table_get_int64@@Base>
   123f4:	mov	r2, r4
   123f8:	strd	r0, [sp]
   123fc:	mov	r1, r5
   12400:	mov	r0, r7
   12404:	bl	14174 <table_set_int64@@Base>
   12408:	b	120c4 <table_dupe@@Base+0x178>
   1240c:	mov	r2, r4
   12410:	mov	r1, r5
   12414:	mov	r0, r6
   12418:	bl	133f0 <table_get_uint32@@Base>
   1241c:	mov	r3, r0
   12420:	mov	r2, r4
   12424:	mov	r1, r5
   12428:	mov	r0, r7
   1242c:	bl	140dc <table_set_uint32@@Base>
   12430:	b	120c4 <table_dupe@@Base+0x178>
   12434:	mov	r2, r4
   12438:	mov	r1, r5
   1243c:	mov	r0, r6
   12440:	bl	133d0 <table_get_int32@@Base>
   12444:	mov	r3, r0
   12448:	mov	r2, r4
   1244c:	mov	r1, r5
   12450:	mov	r0, r7
   12454:	bl	14044 <table_set_int32@@Base>
   12458:	b	120c4 <table_dupe@@Base+0x178>
   1245c:	mov	r2, r4
   12460:	mov	r1, r5
   12464:	mov	r0, r6
   12468:	bl	133b0 <table_get_uint16@@Base>
   1246c:	mov	r3, r0
   12470:	mov	r2, r4
   12474:	mov	r1, r5
   12478:	mov	r0, r7
   1247c:	bl	13fac <table_set_uint16@@Base>
   12480:	b	120c4 <table_dupe@@Base+0x178>

00012484 <table_get_major_version@@Base>:
   12484:	mov	r0, #0
   12488:	bx	lr

0001248c <table_get_minor_version@@Base>:
   1248c:	mov	r0, #0
   12490:	bx	lr

00012494 <table_get_patch_version@@Base>:
   12494:	mov	r0, #0
   12498:	bx	lr

0001249c <table_get_version@@Base>:
   1249c:	movw	r0, #22208	; 0x56c0
   124a0:	movt	r0, #1
   124a4:	bx	lr

000124a8 <table_get_callback_length@@Base>:
   124a8:	ldr	r0, [r0, #32]
   124ac:	bx	lr

000124b0 <table_register_callback@@Base>:
   124b0:	strd	r4, [sp, #-32]!	; 0xffffffe0
   124b4:	ldr	r5, [r0, #32]
   124b8:	strd	r6, [sp, #8]
   124bc:	strd	r8, [sp, #16]
   124c0:	str	sl, [sp, #24]
   124c4:	str	lr, [sp, #28]
   124c8:	cmp	r5, #0
   124cc:	ldr	r7, [r0, #36]	; 0x24
   124d0:	ble	12528 <table_register_callback@@Base+0x78>
   124d4:	sub	lr, r7, #4
   124d8:	mov	ip, #0
   124dc:	b	124ec <table_register_callback@@Base+0x3c>
   124e0:	add	ip, ip, #1
   124e4:	cmp	ip, r5
   124e8:	beq	12528 <table_register_callback@@Base+0x78>
   124ec:	ldr	r4, [lr, #4]!
   124f0:	lsl	r6, ip, #2
   124f4:	cmp	r1, r4
   124f8:	bne	124e0 <table_register_callback@@Base+0x30>
   124fc:	ldr	r4, [r0, #40]	; 0x28
   12500:	ldr	r4, [r4, ip, lsl #2]
   12504:	cmp	r2, r4
   12508:	bne	124e0 <table_register_callback@@Base+0x30>
   1250c:	cmp	ip, #0
   12510:	beq	12528 <table_register_callback@@Base+0x78>
   12514:	ldr	r2, [r0, #44]	; 0x2c
   12518:	ldr	r8, [r2, r6]
   1251c:	orr	r8, r8, r3
   12520:	str	r8, [r2, r6]
   12524:	b	1256c <table_register_callback@@Base+0xbc>
   12528:	mov	r8, r3
   1252c:	ldr	r3, [r0, #48]	; 0x30
   12530:	mov	r4, r2
   12534:	mov	r9, r1
   12538:	mov	r6, r0
   1253c:	udiv	r2, r5, r3
   12540:	mls	r2, r3, r2, r5
   12544:	cmp	r2, #0
   12548:	beq	12584 <table_register_callback@@Base+0xd4>
   1254c:	str	r9, [r7, r5, lsl #2]
   12550:	ldr	r3, [r6, #40]	; 0x28
   12554:	str	r4, [r3, r5, lsl #2]
   12558:	ldr	r3, [r6, #44]	; 0x2c
   1255c:	str	r8, [r3, r5, lsl #2]
   12560:	ldr	r3, [r6, #32]
   12564:	add	r3, r3, #1
   12568:	str	r3, [r6, #32]
   1256c:	ldrd	r4, [sp]
   12570:	ldrd	r6, [sp, #8]
   12574:	ldrd	r8, [sp, #16]
   12578:	ldr	sl, [sp, #24]
   1257c:	add	sp, sp, #28
   12580:	pop	{pc}		; (ldr pc, [sp], #4)
   12584:	ldr	r2, [r6, #52]	; 0x34
   12588:	mov	r0, r7
   1258c:	add	r3, r3, r2
   12590:	lsl	r1, r3, #2
   12594:	str	r3, [r6, #52]	; 0x34
   12598:	bl	11ab4 <realloc@plt>
   1259c:	ldr	r1, [r6, #52]	; 0x34
   125a0:	str	r0, [r6, #36]	; 0x24
   125a4:	ldr	r0, [r6, #40]	; 0x28
   125a8:	lsl	r1, r1, #2
   125ac:	bl	11ab4 <realloc@plt>
   125b0:	ldr	r1, [r6, #52]	; 0x34
   125b4:	str	r0, [r6, #40]	; 0x28
   125b8:	ldr	r0, [r6, #44]	; 0x2c
   125bc:	lsl	r1, r1, #2
   125c0:	bl	11ab4 <realloc@plt>
   125c4:	str	r0, [r6, #44]	; 0x2c
   125c8:	ldr	r5, [r6, #32]
   125cc:	ldr	r7, [r6, #36]	; 0x24
   125d0:	b	1254c <table_register_callback@@Base+0x9c>

000125d4 <table_unregister_callback@@Base>:
   125d4:	ldr	ip, [r0, #32]
   125d8:	cmp	ip, #0
   125dc:	bxle	lr
   125e0:	strd	r4, [sp, #-16]!
   125e4:	mov	r3, #0
   125e8:	str	r6, [sp, #8]
   125ec:	ldr	r6, [r0, #36]	; 0x24
   125f0:	str	lr, [sp, #12]
   125f4:	sub	r4, r6, #4
   125f8:	b	12608 <table_unregister_callback@@Base+0x34>
   125fc:	add	r3, r3, #1
   12600:	cmp	r3, ip
   12604:	beq	126e8 <table_unregister_callback@@Base+0x114>
   12608:	ldr	r5, [r4, #4]!
   1260c:	lsl	lr, r3, #2
   12610:	cmp	r1, r5
   12614:	bne	125fc <table_unregister_callback@@Base+0x28>
   12618:	ldr	r5, [r0, #40]	; 0x28
   1261c:	ldr	r5, [r5, r3, lsl #2]
   12620:	cmp	r2, r5
   12624:	bne	125fc <table_unregister_callback@@Base+0x28>
   12628:	sub	ip, ip, #1
   1262c:	cmp	ip, r3
   12630:	ble	12680 <table_unregister_callback@@Base+0xac>
   12634:	add	r3, r3, #1
   12638:	lsl	r2, r3, #2
   1263c:	b	12644 <table_unregister_callback@@Base+0x70>
   12640:	ldr	r6, [r0, #36]	; 0x24
   12644:	ldr	r1, [r6, r2]
   12648:	str	r1, [r6, lr]
   1264c:	ldr	r1, [r0, #40]	; 0x28
   12650:	ldr	ip, [r1, r2]
   12654:	str	ip, [r1, lr]
   12658:	ldr	r1, [r0, #44]	; 0x2c
   1265c:	ldr	ip, [r1, r2]
   12660:	add	r2, r2, #4
   12664:	str	ip, [r1, lr]
   12668:	lsl	lr, r3, #2
   1266c:	ldr	ip, [r0, #32]
   12670:	sub	ip, ip, #1
   12674:	cmp	ip, r3
   12678:	add	r3, r3, #1
   1267c:	bgt	12640 <table_unregister_callback@@Base+0x6c>
   12680:	ldr	r2, [r0, #48]	; 0x30
   12684:	str	ip, [r0, #32]
   12688:	udiv	r3, ip, r2
   1268c:	mls	ip, r2, r3, ip
   12690:	cmp	ip, #0
   12694:	bne	126e8 <table_unregister_callback@@Base+0x114>
   12698:	mov	r4, r0
   1269c:	ldr	r0, [r0, #36]	; 0x24
   126a0:	ldr	r5, [r4, #52]	; 0x34
   126a4:	sub	r5, r5, r2
   126a8:	cmp	r5, #0
   126ac:	str	r5, [r4, #52]	; 0x34
   126b0:	beq	126f8 <table_unregister_callback@@Base+0x124>
   126b4:	lsl	r1, r5, #2
   126b8:	bl	11ab4 <realloc@plt>
   126bc:	ldr	r1, [r4, #52]	; 0x34
   126c0:	str	r0, [r4, #36]	; 0x24
   126c4:	ldr	r0, [r4, #40]	; 0x28
   126c8:	lsl	r1, r1, #2
   126cc:	bl	11ab4 <realloc@plt>
   126d0:	ldr	r1, [r4, #52]	; 0x34
   126d4:	str	r0, [r4, #40]	; 0x28
   126d8:	ldr	r0, [r4, #44]	; 0x2c
   126dc:	lsl	r1, r1, #2
   126e0:	bl	11ab4 <realloc@plt>
   126e4:	str	r0, [r4, #44]	; 0x2c
   126e8:	ldrd	r4, [sp]
   126ec:	ldr	r6, [sp, #8]
   126f0:	add	sp, sp, #12
   126f4:	pop	{pc}		; (ldr pc, [sp], #4)
   126f8:	bl	11a9c <free@plt>
   126fc:	ldr	r0, [r4, #40]	; 0x28
   12700:	bl	11a9c <free@plt>
   12704:	ldr	r0, [r4, #44]	; 0x2c
   12708:	bl	11a9c <free@plt>
   1270c:	str	r5, [r4, #36]	; 0x24
   12710:	str	r5, [r4, #40]	; 0x28
   12714:	str	r5, [r4, #44]	; 0x2c
   12718:	ldrd	r4, [sp]
   1271c:	ldr	r6, [sp, #8]
   12720:	add	sp, sp, #12
   12724:	pop	{pc}		; (ldr pc, [sp], #4)

00012728 <table_notify@@Base>:
   12728:	strd	r4, [sp, #-28]!	; 0xffffffe4
   1272c:	strd	r6, [sp, #8]
   12730:	str	lr, [sp, #24]
   12734:	ldr	lr, [r0, #32]
   12738:	strd	r8, [sp, #16]
   1273c:	sub	sp, sp, #12
   12740:	cmp	lr, #0
   12744:	ble	127b8 <table_notify@@Base+0x90>
   12748:	ldr	r7, [r0, #44]	; 0x2c
   1274c:	mov	r6, r3
   12750:	mov	r9, r2
   12754:	mov	r8, r1
   12758:	mov	r5, r0
   1275c:	mov	r4, #0
   12760:	ldr	ip, [r7, r4, lsl #2]
   12764:	mov	r3, r6
   12768:	mov	r2, r9
   1276c:	mov	r1, r8
   12770:	mov	r0, r5
   12774:	tst	r6, ip
   12778:	beq	127ac <table_notify@@Base+0x84>
   1277c:	ldr	ip, [r5, #36]	; 0x24
   12780:	ldr	lr, [r5, #40]	; 0x28
   12784:	ldr	lr, [lr, r4, lsl #2]
   12788:	str	lr, [sp]
   1278c:	ldr	r7, [ip, r4, lsl #2]
   12790:	add	r4, r4, #1
   12794:	blx	r7
   12798:	ldr	lr, [r5, #32]
   1279c:	cmp	lr, r4
   127a0:	ble	127b8 <table_notify@@Base+0x90>
   127a4:	ldr	r7, [r5, #44]	; 0x2c
   127a8:	b	12760 <table_notify@@Base+0x38>
   127ac:	add	r4, r4, #1
   127b0:	cmp	r4, lr
   127b4:	blt	12760 <table_notify@@Base+0x38>
   127b8:	add	sp, sp, #12
   127bc:	ldrd	r4, [sp]
   127c0:	ldrd	r6, [sp, #8]
   127c4:	ldrd	r8, [sp, #16]
   127c8:	add	sp, sp, #24
   127cc:	pop	{pc}		; (ldr pc, [sp], #4)

000127d0 <table_column_init@@Base>:
   127d0:	add	r1, r1, r1, lsl #1
   127d4:	strd	r4, [sp, #-32]!	; 0xffffffe0
   127d8:	strd	r6, [sp, #8]
   127dc:	mov	r7, r2
   127e0:	ldr	r6, [r0]
   127e4:	mov	r0, r2
   127e8:	lsl	r4, r1, #2
   127ec:	strd	r8, [sp, #16]
   127f0:	mov	r9, r3
   127f4:	str	sl, [sp, #24]
   127f8:	str	lr, [sp, #28]
   127fc:	bl	11af0 <strlen@plt>
   12800:	add	r0, r0, #1
   12804:	ldr	r8, [sp, #32]
   12808:	add	r5, r6, r4
   1280c:	bl	11acc <malloc@plt>
   12810:	cmp	r0, #0
   12814:	str	r0, [r6, r4]
   12818:	beq	12824 <table_column_init@@Base+0x54>
   1281c:	mov	r1, r7
   12820:	bl	11ac0 <strcpy@plt>
   12824:	ldrd	r6, [sp, #8]
   12828:	ldr	sl, [sp, #24]
   1282c:	str	r9, [r5, #4]
   12830:	str	r8, [r5, #8]
   12834:	ldrd	r4, [sp]
   12838:	ldrd	r8, [sp, #16]
   1283c:	add	sp, sp, #28
   12840:	pop	{pc}		; (ldr pc, [sp], #4)

00012844 <table_column_destroy@@Base>:
   12844:	ldr	r3, [r0]
   12848:	add	r1, r1, r1, lsl #1
   1284c:	ldr	r0, [r3, r1, lsl #2]
   12850:	cmp	r0, #0
   12854:	beq	1285c <table_column_destroy@@Base+0x18>
   12858:	b	11a9c <free@plt>
   1285c:	bx	lr

00012860 <table_get_column_length@@Base>:
   12860:	ldr	r0, [r0, #4]
   12864:	bx	lr

00012868 <table_get_column@@Base>:
   12868:	strd	r4, [sp, #-24]!	; 0xffffffe8
   1286c:	strd	r6, [sp, #8]
   12870:	ldr	r7, [r0, #4]
   12874:	str	r8, [sp, #16]
   12878:	str	lr, [sp, #20]
   1287c:	cmp	r7, #0
   12880:	ble	128d0 <table_get_column@@Base+0x68>
   12884:	mov	r6, r1
   12888:	mov	r4, #0
   1288c:	ldr	r5, [r0]
   12890:	b	128a0 <table_get_column@@Base+0x38>
   12894:	add	r4, r4, #1
   12898:	cmp	r7, r4
   1289c:	beq	128dc <table_get_column@@Base+0x74>
   128a0:	mov	r1, r6
   128a4:	ldr	r0, [r5]
   128a8:	add	r5, r5, #12
   128ac:	bl	11a90 <strcmp@plt>
   128b0:	cmp	r0, #0
   128b4:	bne	12894 <table_get_column@@Base+0x2c>
   128b8:	mov	r0, r4
   128bc:	ldrd	r4, [sp]
   128c0:	ldrd	r6, [sp, #8]
   128c4:	ldr	r8, [sp, #16]
   128c8:	add	sp, sp, #20
   128cc:	pop	{pc}		; (ldr pc, [sp], #4)
   128d0:	beq	128dc <table_get_column@@Base+0x74>
   128d4:	mov	r4, #0
   128d8:	b	128b8 <table_get_column@@Base+0x50>
   128dc:	mvn	r4, #0
   128e0:	b	128b8 <table_get_column@@Base+0x50>

000128e4 <table_get_column_data_type@@Base>:
   128e4:	ldr	r3, [r0]
   128e8:	add	r1, r1, r1, lsl #1
   128ec:	add	r3, r3, r1, lsl #2
   128f0:	ldr	r0, [r3, #4]
   128f4:	bx	lr

000128f8 <table_add_column@@Base>:
   128f8:	strd	r4, [sp, #-36]!	; 0xffffffdc
   128fc:	mov	r4, r0
   12900:	ldr	r3, [r0, #8]
   12904:	strd	r6, [sp, #8]
   12908:	strd	sl, [sp, #24]
   1290c:	mov	fp, r1
   12910:	ldr	r1, [r0, #4]
   12914:	strd	r8, [sp, #16]
   12918:	mov	r9, r2
   1291c:	str	lr, [sp, #32]
   12920:	sub	sp, sp, #12
   12924:	udiv	r5, r1, r3
   12928:	mls	r5, r3, r5, r1
   1292c:	cmp	r5, #0
   12930:	beq	129f4 <table_add_column@@Base+0xfc>
   12934:	mov	r0, r4
   12938:	bl	1369c <table_get_row_length@@Base>
   1293c:	ldr	r6, [r4, #4]
   12940:	mov	r7, r0
   12944:	mov	r0, r9
   12948:	bl	132bc <table_get_default_compare_function_for_data_type@@Base>
   1294c:	str	r0, [sp, #4]
   12950:	mov	r0, fp
   12954:	ldr	sl, [r4]
   12958:	bl	11af0 <strlen@plt>
   1295c:	add	r5, r6, r6, lsl #1
   12960:	add	r0, r0, #1
   12964:	bl	11acc <malloc@plt>
   12968:	lsl	r5, r5, #2
   1296c:	cmp	r0, #0
   12970:	add	r8, sl, r5
   12974:	str	r0, [sl, r5]
   12978:	beq	12984 <table_add_column@@Base+0x8c>
   1297c:	mov	r1, fp
   12980:	bl	11ac0 <strcpy@plt>
   12984:	ldr	r3, [sp, #4]
   12988:	cmp	r7, #0
   1298c:	str	r9, [r8, #4]
   12990:	str	r3, [r8, #8]
   12994:	ble	129b8 <table_add_column@@Base+0xc0>
   12998:	mov	r5, #0
   1299c:	mov	r1, r5
   129a0:	mov	r2, r6
   129a4:	mov	r0, r4
   129a8:	add	r5, r5, #1
   129ac:	bl	14aa4 <table_cell_init@@Base>
   129b0:	cmp	r7, r5
   129b4:	bne	1299c <table_add_column@@Base+0xa4>
   129b8:	mov	r0, r4
   129bc:	mov	r3, #8
   129c0:	ldr	r2, [r4, #4]
   129c4:	mvn	r1, #0
   129c8:	bl	12728 <table_notify@@Base>
   129cc:	ldr	r0, [r4, #4]
   129d0:	add	r3, r0, #1
   129d4:	str	r3, [r4, #4]
   129d8:	add	sp, sp, #12
   129dc:	ldrd	r4, [sp]
   129e0:	ldrd	r6, [sp, #8]
   129e4:	ldrd	r8, [sp, #16]
   129e8:	ldrd	sl, [sp, #24]
   129ec:	add	sp, sp, #32
   129f0:	pop	{pc}		; (ldr pc, [sp], #4)
   129f4:	ldr	r2, [r4, #12]
   129f8:	ldr	r0, [r0]
   129fc:	add	r3, r3, r2
   12a00:	add	r1, r3, r3, lsl #1
   12a04:	str	r3, [r4, #12]
   12a08:	lsl	r1, r1, #2
   12a0c:	bl	11ab4 <realloc@plt>
   12a10:	str	r0, [r4]
   12a14:	mov	r0, r4
   12a18:	bl	1369c <table_get_row_length@@Base>
   12a1c:	subs	r7, r0, #0
   12a20:	ble	12934 <table_add_column@@Base+0x3c>
   12a24:	mov	r1, r5
   12a28:	mov	r0, r4
   12a2c:	bl	13890 <table_get_row_ptr@@Base>
   12a30:	ldr	r1, [r4, #12]
   12a34:	mov	r6, r0
   12a38:	add	r5, r5, #1
   12a3c:	ldr	r0, [r0]
   12a40:	lsl	r1, r1, #2
   12a44:	bl	11ab4 <realloc@plt>
   12a48:	cmp	r7, r5
   12a4c:	str	r0, [r6]
   12a50:	bne	12a24 <table_add_column@@Base+0x12c>
   12a54:	b	12934 <table_add_column@@Base+0x3c>

00012a58 <table_remove_column@@Base>:
   12a58:	ldr	r3, [r0]
   12a5c:	strd	r4, [sp, #-32]!	; 0xffffffe0
   12a60:	mov	r4, r0
   12a64:	mov	r5, r1
   12a68:	strd	r6, [sp, #8]
   12a6c:	add	r6, r1, r1, lsl #1
   12a70:	strd	r8, [sp, #16]
   12a74:	lsl	r6, r6, #2
   12a78:	str	sl, [sp, #24]
   12a7c:	str	lr, [sp, #28]
   12a80:	ldr	r0, [r3, r6]
   12a84:	cmp	r0, #0
   12a88:	beq	12a90 <table_remove_column@@Base+0x38>
   12a8c:	bl	11a9c <free@plt>
   12a90:	ldr	r7, [r4, #4]
   12a94:	sub	r7, r7, #1
   12a98:	cmp	r5, r7
   12a9c:	bge	12ad8 <table_remove_column@@Base+0x80>
   12aa0:	mov	r1, r5
   12aa4:	ldr	r3, [r4]
   12aa8:	add	r1, r1, #1
   12aac:	cmp	r1, r7
   12ab0:	add	r2, r3, r6
   12ab4:	add	r6, r6, #12
   12ab8:	add	r3, r3, r6
   12abc:	ldr	ip, [r3]
   12ac0:	ldr	r0, [r3, #4]
   12ac4:	ldr	r3, [r3, #8]
   12ac8:	str	ip, [r2]
   12acc:	str	r0, [r2, #4]
   12ad0:	str	r3, [r2, #8]
   12ad4:	bne	12aa4 <table_remove_column@@Base+0x4c>
   12ad8:	mov	r0, r4
   12adc:	bl	1369c <table_get_row_length@@Base>
   12ae0:	subs	r9, r0, #0
   12ae4:	ble	12b48 <table_remove_column@@Base+0xf0>
   12ae8:	lsl	r8, r5, #2
   12aec:	mov	r6, #0
   12af0:	mov	r2, r5
   12af4:	mov	r1, r6
   12af8:	mov	r0, r4
   12afc:	bl	14acc <table_cell_destroy@@Base>
   12b00:	mov	r1, r6
   12b04:	mov	r0, r4
   12b08:	bl	13890 <table_get_row_ptr@@Base>
   12b0c:	cmp	r5, r7
   12b10:	bge	12b3c <table_remove_column@@Base+0xe4>
   12b14:	mov	r3, r8
   12b18:	mov	r2, r5
   12b1c:	ldr	r1, [r0]
   12b20:	add	r2, r2, #1
   12b24:	cmp	r2, r7
   12b28:	add	ip, r1, r3
   12b2c:	add	r3, r3, #4
   12b30:	ldr	r1, [r1, r3]
   12b34:	str	r1, [ip]
   12b38:	bne	12b1c <table_remove_column@@Base+0xc4>
   12b3c:	add	r6, r6, #1
   12b40:	cmp	r9, r6
   12b44:	bne	12af0 <table_remove_column@@Base+0x98>
   12b48:	ldr	r6, [r4, #4]
   12b4c:	ldr	r2, [r4, #8]
   12b50:	sub	r3, r6, #1
   12b54:	udiv	r6, r3, r2
   12b58:	str	r3, [r4, #4]
   12b5c:	mls	r6, r2, r6, r3
   12b60:	cmp	r6, #0
   12b64:	beq	12b98 <table_remove_column@@Base+0x140>
   12b68:	mov	r0, r4
   12b6c:	mov	r2, r5
   12b70:	mov	r3, #16
   12b74:	mvn	r1, #0
   12b78:	bl	12728 <table_notify@@Base>
   12b7c:	ldrd	r4, [sp]
   12b80:	mov	r0, #0
   12b84:	ldrd	r6, [sp, #8]
   12b88:	ldrd	r8, [sp, #16]
   12b8c:	ldr	sl, [sp, #24]
   12b90:	add	sp, sp, #28
   12b94:	pop	{pc}		; (ldr pc, [sp], #4)
   12b98:	ldr	r0, [r4]
   12b9c:	ldr	r3, [r4, #12]
   12ba0:	sub	r2, r3, r2
   12ba4:	add	r1, r2, r2, lsl #1
   12ba8:	str	r2, [r4, #12]
   12bac:	lsl	r1, r1, #2
   12bb0:	bl	11ab4 <realloc@plt>
   12bb4:	str	r0, [r4]
   12bb8:	mov	r0, r4
   12bbc:	bl	1369c <table_get_row_length@@Base>
   12bc0:	subs	r8, r0, #0
   12bc4:	ble	12b68 <table_remove_column@@Base+0x110>
   12bc8:	mov	r1, r6
   12bcc:	mov	r0, r4
   12bd0:	bl	13890 <table_get_row_ptr@@Base>
   12bd4:	ldr	r1, [r4, #12]
   12bd8:	mov	r7, r0
   12bdc:	add	r6, r6, #1
   12be0:	ldr	r0, [r0]
   12be4:	lsl	r1, r1, #2
   12be8:	bl	11ab4 <realloc@plt>
   12bec:	cmp	r8, r6
   12bf0:	str	r0, [r7]
   12bf4:	bne	12bc8 <table_remove_column@@Base+0x170>
   12bf8:	b	12b68 <table_remove_column@@Base+0x110>

00012bfc <table_get_column_name@@Base>:
   12bfc:	ldr	r3, [r0]
   12c00:	add	r1, r1, r1, lsl #1
   12c04:	ldr	r0, [r3, r1, lsl #2]
   12c08:	bx	lr

00012c0c <table_get_col_ptr@@Base>:
   12c0c:	ldr	r0, [r0]
   12c10:	add	r1, r1, r1, lsl #1
   12c14:	add	r0, r0, r1, lsl #2
   12c18:	bx	lr

00012c1c <table_get_column_compare_function@@Base>:
   12c1c:	ldr	r3, [r0]
   12c20:	add	r1, r1, r1, lsl #1
   12c24:	add	r3, r3, r1, lsl #2
   12c28:	ldr	r0, [r3, #8]
   12c2c:	bx	lr

00012c30 <table_set_column_compare_function@@Base>:
   12c30:	ldr	r3, [r0]
   12c34:	add	r1, r1, r1, lsl #1
   12c38:	add	r3, r3, r1, lsl #2
   12c3c:	str	r2, [r3, #8]
   12c40:	bx	lr

00012c44 <table_compare_ptr@@Base>:
   12c44:	cmp	r0, r1
   12c48:	bhi	12c58 <table_compare_ptr@@Base+0x14>
   12c4c:	mvncc	r0, #0
   12c50:	movcs	r0, #0
   12c54:	bx	lr
   12c58:	mov	r0, #1
   12c5c:	bx	lr

00012c60 <table_compare_string@@Base>:
   12c60:	cmp	r0, #0
   12c64:	beq	12c74 <table_compare_string@@Base+0x14>
   12c68:	cmp	r1, #0
   12c6c:	beq	12c84 <table_compare_string@@Base+0x24>
   12c70:	b	11a90 <strcmp@plt>
   12c74:	adds	r0, r1, #0
   12c78:	movne	r0, #1
   12c7c:	rsb	r0, r0, #0
   12c80:	bx	lr
   12c84:	mov	r0, #1
   12c88:	bx	lr

00012c8c <table_compare_bool@@Base>:
   12c8c:	cmp	r0, #0
   12c90:	beq	12cc0 <table_compare_bool@@Base+0x34>
   12c94:	cmp	r1, #0
   12c98:	beq	12cb8 <table_compare_bool@@Base+0x2c>
   12c9c:	ldrb	r2, [r0]
   12ca0:	ldrb	r3, [r1]
   12ca4:	cmp	r2, r3
   12ca8:	bhi	12cb8 <table_compare_bool@@Base+0x2c>
   12cac:	mvncc	r0, #0
   12cb0:	movcs	r0, #0
   12cb4:	bx	lr
   12cb8:	mov	r0, #1
   12cbc:	bx	lr
   12cc0:	adds	r1, r1, #0
   12cc4:	movne	r1, #1
   12cc8:	rsb	r0, r1, #0
   12ccc:	bx	lr

00012cd0 <table_compare_int32@@Base>:
   12cd0:	cmp	r0, #0
   12cd4:	beq	12d04 <table_compare_int32@@Base+0x34>
   12cd8:	cmp	r1, #0
   12cdc:	beq	12cfc <table_compare_int32@@Base+0x2c>
   12ce0:	ldr	r2, [r0]
   12ce4:	ldr	r3, [r1]
   12ce8:	cmp	r2, r3
   12cec:	bgt	12cfc <table_compare_int32@@Base+0x2c>
   12cf0:	mvnlt	r0, #0
   12cf4:	movge	r0, #0
   12cf8:	bx	lr
   12cfc:	mov	r0, #1
   12d00:	bx	lr
   12d04:	adds	r1, r1, #0
   12d08:	movne	r1, #1
   12d0c:	rsb	r0, r1, #0
   12d10:	bx	lr

00012d14 <table_compare_uint32@@Base>:
   12d14:	cmp	r0, #0
   12d18:	beq	12d48 <table_compare_uint32@@Base+0x34>
   12d1c:	cmp	r1, #0
   12d20:	beq	12d40 <table_compare_uint32@@Base+0x2c>
   12d24:	ldr	r2, [r0]
   12d28:	ldr	r3, [r1]
   12d2c:	cmp	r2, r3
   12d30:	bhi	12d40 <table_compare_uint32@@Base+0x2c>
   12d34:	mvncc	r0, #0
   12d38:	movcs	r0, #0
   12d3c:	bx	lr
   12d40:	mov	r0, #1
   12d44:	bx	lr
   12d48:	adds	r1, r1, #0
   12d4c:	movne	r1, #1
   12d50:	rsb	r0, r1, #0
   12d54:	bx	lr

00012d58 <table_compare_int8@@Base>:
   12d58:	cmp	r0, #0
   12d5c:	beq	12d8c <table_compare_int8@@Base+0x34>
   12d60:	cmp	r1, #0
   12d64:	beq	12d84 <table_compare_int8@@Base+0x2c>
   12d68:	ldrsb	r2, [r0]
   12d6c:	ldrsb	r3, [r1]
   12d70:	cmp	r2, r3
   12d74:	bgt	12d84 <table_compare_int8@@Base+0x2c>
   12d78:	mvnlt	r0, #0
   12d7c:	movge	r0, #0
   12d80:	bx	lr
   12d84:	mov	r0, #1
   12d88:	bx	lr
   12d8c:	adds	r1, r1, #0
   12d90:	movne	r1, #1
   12d94:	rsb	r0, r1, #0
   12d98:	bx	lr

00012d9c <table_compare_char@@Base>:
   12d9c:	cmp	r0, #0
   12da0:	beq	12dd0 <table_compare_char@@Base+0x34>
   12da4:	cmp	r1, #0
   12da8:	beq	12dc8 <table_compare_char@@Base+0x2c>
   12dac:	ldrb	r2, [r0]
   12db0:	ldrb	r3, [r1]
   12db4:	cmp	r2, r3
   12db8:	bhi	12dc8 <table_compare_char@@Base+0x2c>
   12dbc:	mvncc	r0, #0
   12dc0:	movcs	r0, #0
   12dc4:	bx	lr
   12dc8:	mov	r0, #1
   12dcc:	bx	lr
   12dd0:	adds	r1, r1, #0
   12dd4:	movne	r1, #1
   12dd8:	rsb	r0, r1, #0
   12ddc:	bx	lr

00012de0 <table_compare_short@@Base>:
   12de0:	cmp	r0, #0
   12de4:	beq	12e14 <table_compare_short@@Base+0x34>
   12de8:	cmp	r1, #0
   12dec:	beq	12e0c <table_compare_short@@Base+0x2c>
   12df0:	ldrsh	r2, [r0]
   12df4:	ldrsh	r3, [r1]
   12df8:	cmp	r2, r3
   12dfc:	bgt	12e0c <table_compare_short@@Base+0x2c>
   12e00:	mvnlt	r0, #0
   12e04:	movge	r0, #0
   12e08:	bx	lr
   12e0c:	mov	r0, #1
   12e10:	bx	lr
   12e14:	adds	r1, r1, #0
   12e18:	movne	r1, #1
   12e1c:	rsb	r0, r1, #0
   12e20:	bx	lr

00012e24 <table_compare_ushort@@Base>:
   12e24:	cmp	r0, #0
   12e28:	beq	12e58 <table_compare_ushort@@Base+0x34>
   12e2c:	cmp	r1, #0
   12e30:	beq	12e50 <table_compare_ushort@@Base+0x2c>
   12e34:	ldrh	r2, [r0]
   12e38:	ldrh	r3, [r1]
   12e3c:	cmp	r2, r3
   12e40:	bhi	12e50 <table_compare_ushort@@Base+0x2c>
   12e44:	mvncc	r0, #0
   12e48:	movcs	r0, #0
   12e4c:	bx	lr
   12e50:	mov	r0, #1
   12e54:	bx	lr
   12e58:	adds	r1, r1, #0
   12e5c:	movne	r1, #1
   12e60:	rsb	r0, r1, #0
   12e64:	bx	lr

00012e68 <table_compare_llong@@Base>:
   12e68:	cmp	r0, #0
   12e6c:	beq	12eb0 <table_compare_llong@@Base+0x48>
   12e70:	cmp	r1, #0
   12e74:	beq	12ec0 <table_compare_llong@@Base+0x58>
   12e78:	strd	r4, [sp, #-8]!
   12e7c:	ldrd	r2, [r1]
   12e80:	ldrd	r4, [r0]
   12e84:	cmp	r2, r4
   12e88:	sbcs	r1, r3, r5
   12e8c:	movlt	r0, #1
   12e90:	blt	12ea4 <table_compare_llong@@Base+0x3c>
   12e94:	cmp	r4, r2
   12e98:	sbcs	r3, r5, r3
   12e9c:	mvnlt	r0, #0
   12ea0:	movge	r0, #0
   12ea4:	ldrd	r4, [sp]
   12ea8:	add	sp, sp, #8
   12eac:	bx	lr
   12eb0:	adds	r1, r1, #0
   12eb4:	movne	r1, #1
   12eb8:	rsb	r0, r1, #0
   12ebc:	bx	lr
   12ec0:	mov	r0, #1
   12ec4:	bx	lr

00012ec8 <table_compare_uint64@@Base>:
   12ec8:	cmp	r0, #0
   12ecc:	beq	12f08 <table_compare_uint64@@Base+0x40>
   12ed0:	cmp	r1, #0
   12ed4:	beq	12f18 <table_compare_uint64@@Base+0x50>
   12ed8:	strd	r4, [sp, #-8]!
   12edc:	ldrd	r2, [r1]
   12ee0:	ldrd	r4, [r0]
   12ee4:	cmp	r5, r3
   12ee8:	cmpeq	r4, r2
   12eec:	movhi	r0, #1
   12ef0:	bhi	12efc <table_compare_uint64@@Base+0x34>
   12ef4:	mvncc	r0, #0
   12ef8:	movcs	r0, #0
   12efc:	ldrd	r4, [sp]
   12f00:	add	sp, sp, #8
   12f04:	bx	lr
   12f08:	adds	r1, r1, #0
   12f0c:	movne	r1, #1
   12f10:	rsb	r0, r1, #0
   12f14:	bx	lr
   12f18:	mov	r0, #1
   12f1c:	bx	lr

00012f20 <table_compare_long@@Base>:
   12f20:	cmp	r0, #0
   12f24:	beq	12f54 <table_compare_long@@Base+0x34>
   12f28:	cmp	r1, #0
   12f2c:	beq	12f4c <table_compare_long@@Base+0x2c>
   12f30:	ldr	r2, [r0]
   12f34:	ldr	r3, [r1]
   12f38:	cmp	r2, r3
   12f3c:	bgt	12f4c <table_compare_long@@Base+0x2c>
   12f40:	mvnlt	r0, #0
   12f44:	movge	r0, #0
   12f48:	bx	lr
   12f4c:	mov	r0, #1
   12f50:	bx	lr
   12f54:	adds	r1, r1, #0
   12f58:	movne	r1, #1
   12f5c:	rsb	r0, r1, #0
   12f60:	bx	lr

00012f64 <table_compare_ullong@@Base>:
   12f64:	cmp	r0, #0
   12f68:	beq	12f98 <table_compare_ullong@@Base+0x34>
   12f6c:	cmp	r1, #0
   12f70:	beq	12f90 <table_compare_ullong@@Base+0x2c>
   12f74:	ldr	r2, [r0]
   12f78:	ldr	r3, [r1]
   12f7c:	cmp	r2, r3
   12f80:	bhi	12f90 <table_compare_ullong@@Base+0x2c>
   12f84:	mvncc	r0, #0
   12f88:	movcs	r0, #0
   12f8c:	bx	lr
   12f90:	mov	r0, #1
   12f94:	bx	lr
   12f98:	adds	r1, r1, #0
   12f9c:	movne	r1, #1
   12fa0:	rsb	r0, r1, #0
   12fa4:	bx	lr

00012fa8 <table_compare_float@@Base>:
   12fa8:	cmp	r0, #0
   12fac:	beq	12fe0 <table_compare_float@@Base+0x38>
   12fb0:	cmp	r1, #0
   12fb4:	beq	12fd8 <table_compare_float@@Base+0x30>
   12fb8:	vldr	s14, [r0]
   12fbc:	vldr	s15, [r1]
   12fc0:	vcmpe.f32	s14, s15
   12fc4:	vmrs	APSR_nzcv, fpscr
   12fc8:	bgt	12fd8 <table_compare_float@@Base+0x30>
   12fcc:	mvnmi	r0, #0
   12fd0:	movpl	r0, #0
   12fd4:	bx	lr
   12fd8:	mov	r0, #1
   12fdc:	bx	lr
   12fe0:	adds	r1, r1, #0
   12fe4:	movne	r1, #1
   12fe8:	rsb	r0, r1, #0
   12fec:	bx	lr

00012ff0 <table_compare_double@@Base>:
   12ff0:	cmp	r0, #0
   12ff4:	beq	13028 <table_compare_double@@Base+0x38>
   12ff8:	cmp	r1, #0
   12ffc:	beq	13020 <table_compare_double@@Base+0x30>
   13000:	vldr	d6, [r0]
   13004:	vldr	d7, [r1]
   13008:	vcmpe.f64	d6, d7
   1300c:	vmrs	APSR_nzcv, fpscr
   13010:	bgt	13020 <table_compare_double@@Base+0x30>
   13014:	mvnmi	r0, #0
   13018:	movpl	r0, #0
   1301c:	bx	lr
   13020:	mov	r0, #1
   13024:	bx	lr
   13028:	adds	r1, r1, #0
   1302c:	movne	r1, #1
   13030:	rsb	r0, r1, #0
   13034:	bx	lr

00013038 <table_compare_ldouble@@Base>:
   13038:	cmp	r0, #0
   1303c:	beq	13070 <table_compare_ldouble@@Base+0x38>
   13040:	cmp	r1, #0
   13044:	beq	13068 <table_compare_ldouble@@Base+0x30>
   13048:	vldr	d6, [r0]
   1304c:	vldr	d7, [r1]
   13050:	vcmpe.f64	d6, d7
   13054:	vmrs	APSR_nzcv, fpscr
   13058:	bgt	13068 <table_compare_ldouble@@Base+0x30>
   1305c:	mvnmi	r0, #0
   13060:	movpl	r0, #0
   13064:	bx	lr
   13068:	mov	r0, #1
   1306c:	bx	lr
   13070:	adds	r1, r1, #0
   13074:	movne	r1, #1
   13078:	rsb	r0, r1, #0
   1307c:	bx	lr

00013080 <table_compare_uchar@@Base>:
   13080:	cmp	r0, #0
   13084:	beq	130b4 <table_compare_uchar@@Base+0x34>
   13088:	cmp	r1, #0
   1308c:	beq	130ac <table_compare_uchar@@Base+0x2c>
   13090:	ldrb	r2, [r0]
   13094:	ldrb	r3, [r1]
   13098:	cmp	r2, r3
   1309c:	bhi	130ac <table_compare_uchar@@Base+0x2c>
   130a0:	mvncc	r0, #0
   130a4:	movcs	r0, #0
   130a8:	bx	lr
   130ac:	mov	r0, #1
   130b0:	bx	lr
   130b4:	adds	r1, r1, #0
   130b8:	movne	r1, #1
   130bc:	rsb	r0, r1, #0
   130c0:	bx	lr

000130c4 <table_compare_int@@Base>:
   130c4:	cmp	r0, #0
   130c8:	beq	130f8 <table_compare_int@@Base+0x34>
   130cc:	cmp	r1, #0
   130d0:	beq	130f0 <table_compare_int@@Base+0x2c>
   130d4:	ldr	r2, [r0]
   130d8:	ldr	r3, [r1]
   130dc:	cmp	r2, r3
   130e0:	bgt	130f0 <table_compare_int@@Base+0x2c>
   130e4:	mvnlt	r0, #0
   130e8:	movge	r0, #0
   130ec:	bx	lr
   130f0:	mov	r0, #1
   130f4:	bx	lr
   130f8:	adds	r1, r1, #0
   130fc:	movne	r1, #1
   13100:	rsb	r0, r1, #0
   13104:	bx	lr

00013108 <table_compare_uint@@Base>:
   13108:	cmp	r0, #0
   1310c:	beq	1313c <table_compare_uint@@Base+0x34>
   13110:	cmp	r1, #0
   13114:	beq	13134 <table_compare_uint@@Base+0x2c>
   13118:	ldr	r2, [r0]
   1311c:	ldr	r3, [r1]
   13120:	cmp	r2, r3
   13124:	bhi	13134 <table_compare_uint@@Base+0x2c>
   13128:	mvncc	r0, #0
   1312c:	movcs	r0, #0
   13130:	bx	lr
   13134:	mov	r0, #1
   13138:	bx	lr
   1313c:	adds	r1, r1, #0
   13140:	movne	r1, #1
   13144:	rsb	r0, r1, #0
   13148:	bx	lr

0001314c <table_compare_uint8@@Base>:
   1314c:	cmp	r0, #0
   13150:	beq	13180 <table_compare_uint8@@Base+0x34>
   13154:	cmp	r1, #0
   13158:	beq	13178 <table_compare_uint8@@Base+0x2c>
   1315c:	ldrb	r2, [r0]
   13160:	ldrb	r3, [r1]
   13164:	cmp	r2, r3
   13168:	bhi	13178 <table_compare_uint8@@Base+0x2c>
   1316c:	mvncc	r0, #0
   13170:	movcs	r0, #0
   13174:	bx	lr
   13178:	mov	r0, #1
   1317c:	bx	lr
   13180:	adds	r1, r1, #0
   13184:	movne	r1, #1
   13188:	rsb	r0, r1, #0
   1318c:	bx	lr

00013190 <table_compare_int16@@Base>:
   13190:	cmp	r0, #0
   13194:	beq	131c4 <table_compare_int16@@Base+0x34>
   13198:	cmp	r1, #0
   1319c:	beq	131bc <table_compare_int16@@Base+0x2c>
   131a0:	ldrsh	r2, [r0]
   131a4:	ldrsh	r3, [r1]
   131a8:	cmp	r2, r3
   131ac:	bgt	131bc <table_compare_int16@@Base+0x2c>
   131b0:	mvnlt	r0, #0
   131b4:	movge	r0, #0
   131b8:	bx	lr
   131bc:	mov	r0, #1
   131c0:	bx	lr
   131c4:	adds	r1, r1, #0
   131c8:	movne	r1, #1
   131cc:	rsb	r0, r1, #0
   131d0:	bx	lr

000131d4 <table_compare_uint16@@Base>:
   131d4:	cmp	r0, #0
   131d8:	beq	13208 <table_compare_uint16@@Base+0x34>
   131dc:	cmp	r1, #0
   131e0:	beq	13200 <table_compare_uint16@@Base+0x2c>
   131e4:	ldrh	r2, [r0]
   131e8:	ldrh	r3, [r1]
   131ec:	cmp	r2, r3
   131f0:	bhi	13200 <table_compare_uint16@@Base+0x2c>
   131f4:	mvncc	r0, #0
   131f8:	movcs	r0, #0
   131fc:	bx	lr
   13200:	mov	r0, #1
   13204:	bx	lr
   13208:	adds	r1, r1, #0
   1320c:	movne	r1, #1
   13210:	rsb	r0, r1, #0
   13214:	bx	lr

00013218 <table_compare_ulong@@Base>:
   13218:	cmp	r0, #0
   1321c:	beq	1324c <table_compare_ulong@@Base+0x34>
   13220:	cmp	r1, #0
   13224:	beq	13244 <table_compare_ulong@@Base+0x2c>
   13228:	ldr	r2, [r0]
   1322c:	ldr	r3, [r1]
   13230:	cmp	r2, r3
   13234:	bhi	13244 <table_compare_ulong@@Base+0x2c>
   13238:	mvncc	r0, #0
   1323c:	movcs	r0, #0
   13240:	bx	lr
   13244:	mov	r0, #1
   13248:	bx	lr
   1324c:	adds	r1, r1, #0
   13250:	movne	r1, #1
   13254:	rsb	r0, r1, #0
   13258:	bx	lr

0001325c <table_compare_int64@@Base>:
   1325c:	cmp	r0, #0
   13260:	beq	132a4 <table_compare_int64@@Base+0x48>
   13264:	cmp	r1, #0
   13268:	beq	132b4 <table_compare_int64@@Base+0x58>
   1326c:	strd	r4, [sp, #-8]!
   13270:	ldrd	r2, [r1]
   13274:	ldrd	r4, [r0]
   13278:	cmp	r2, r4
   1327c:	sbcs	r1, r3, r5
   13280:	movlt	r0, #1
   13284:	blt	13298 <table_compare_int64@@Base+0x3c>
   13288:	cmp	r4, r2
   1328c:	sbcs	r3, r5, r3
   13290:	mvnlt	r0, #0
   13294:	movge	r0, #0
   13298:	ldrd	r4, [sp]
   1329c:	add	sp, sp, #8
   132a0:	bx	lr
   132a4:	adds	r1, r1, #0
   132a8:	movne	r1, #1
   132ac:	rsb	r0, r1, #0
   132b0:	bx	lr
   132b4:	mov	r0, #1
   132b8:	bx	lr

000132bc <table_get_default_compare_function_for_data_type@@Base>:
   132bc:	cmp	r0, #23
   132c0:	movwls	r3, #22044	; 0x561c
   132c4:	movtls	r3, #1
   132c8:	ldrls	r0, [r3, r0, lsl #2]
   132cc:	movhi	r0, #0
   132d0:	bx	lr

000132d4 <table_get@@Base>:
   132d4:	str	r4, [sp, #-8]!
   132d8:	str	lr, [sp, #4]
   132dc:	bl	15588 <table_get_cell_ptr@@Base>
   132e0:	ldr	r4, [sp]
   132e4:	add	sp, sp, #4
   132e8:	ldr	r0, [r0]
   132ec:	pop	{pc}		; (ldr pc, [sp], #4)

000132f0 <table_get_bool@@Base>:
   132f0:	str	r4, [sp, #-8]!
   132f4:	str	lr, [sp, #4]
   132f8:	bl	15588 <table_get_cell_ptr@@Base>
   132fc:	ldr	r3, [r0]
   13300:	ldr	r4, [sp]
   13304:	add	sp, sp, #4
   13308:	ldrb	r0, [r3]
   1330c:	pop	{pc}		; (ldr pc, [sp], #4)

00013310 <table_get_int@@Base>:
   13310:	str	r4, [sp, #-8]!
   13314:	str	lr, [sp, #4]
   13318:	bl	15588 <table_get_cell_ptr@@Base>
   1331c:	ldr	r3, [r0]
   13320:	ldr	r4, [sp]
   13324:	add	sp, sp, #4
   13328:	ldr	r0, [r3]
   1332c:	pop	{pc}		; (ldr pc, [sp], #4)

00013330 <table_get_uint@@Base>:
   13330:	str	r4, [sp, #-8]!
   13334:	str	lr, [sp, #4]
   13338:	bl	15588 <table_get_cell_ptr@@Base>
   1333c:	ldr	r3, [r0]
   13340:	ldr	r4, [sp]
   13344:	add	sp, sp, #4
   13348:	ldr	r0, [r3]
   1334c:	pop	{pc}		; (ldr pc, [sp], #4)

00013350 <table_get_int8@@Base>:
   13350:	str	r4, [sp, #-8]!
   13354:	str	lr, [sp, #4]
   13358:	bl	15588 <table_get_cell_ptr@@Base>
   1335c:	ldr	r3, [r0]
   13360:	ldr	r4, [sp]
   13364:	add	sp, sp, #4
   13368:	ldrsb	r0, [r3]
   1336c:	pop	{pc}		; (ldr pc, [sp], #4)

00013370 <table_get_uint8@@Base>:
   13370:	str	r4, [sp, #-8]!
   13374:	str	lr, [sp, #4]
   13378:	bl	15588 <table_get_cell_ptr@@Base>
   1337c:	ldr	r3, [r0]
   13380:	ldr	r4, [sp]
   13384:	add	sp, sp, #4
   13388:	ldrb	r0, [r3]
   1338c:	pop	{pc}		; (ldr pc, [sp], #4)

00013390 <table_get_int16@@Base>:
   13390:	str	r4, [sp, #-8]!
   13394:	str	lr, [sp, #4]
   13398:	bl	15588 <table_get_cell_ptr@@Base>
   1339c:	ldr	r3, [r0]
   133a0:	ldr	r4, [sp]
   133a4:	add	sp, sp, #4
   133a8:	ldrsh	r0, [r3]
   133ac:	pop	{pc}		; (ldr pc, [sp], #4)

000133b0 <table_get_uint16@@Base>:
   133b0:	str	r4, [sp, #-8]!
   133b4:	str	lr, [sp, #4]
   133b8:	bl	15588 <table_get_cell_ptr@@Base>
   133bc:	ldr	r3, [r0]
   133c0:	ldr	r4, [sp]
   133c4:	add	sp, sp, #4
   133c8:	ldrh	r0, [r3]
   133cc:	pop	{pc}		; (ldr pc, [sp], #4)

000133d0 <table_get_int32@@Base>:
   133d0:	str	r4, [sp, #-8]!
   133d4:	str	lr, [sp, #4]
   133d8:	bl	15588 <table_get_cell_ptr@@Base>
   133dc:	ldr	r3, [r0]
   133e0:	ldr	r4, [sp]
   133e4:	add	sp, sp, #4
   133e8:	ldr	r0, [r3]
   133ec:	pop	{pc}		; (ldr pc, [sp], #4)

000133f0 <table_get_uint32@@Base>:
   133f0:	str	r4, [sp, #-8]!
   133f4:	str	lr, [sp, #4]
   133f8:	bl	15588 <table_get_cell_ptr@@Base>
   133fc:	ldr	r3, [r0]
   13400:	ldr	r4, [sp]
   13404:	add	sp, sp, #4
   13408:	ldr	r0, [r3]
   1340c:	pop	{pc}		; (ldr pc, [sp], #4)

00013410 <table_get_int64@@Base>:
   13410:	str	r4, [sp, #-8]!
   13414:	str	lr, [sp, #4]
   13418:	bl	15588 <table_get_cell_ptr@@Base>
   1341c:	ldr	r3, [r0]
   13420:	ldr	r4, [sp]
   13424:	add	sp, sp, #4
   13428:	ldrd	r0, [r3]
   1342c:	pop	{pc}		; (ldr pc, [sp], #4)

00013430 <table_get_uint64@@Base>:
   13430:	str	r4, [sp, #-8]!
   13434:	str	lr, [sp, #4]
   13438:	bl	15588 <table_get_cell_ptr@@Base>
   1343c:	ldr	r3, [r0]
   13440:	ldr	r4, [sp]
   13444:	add	sp, sp, #4
   13448:	ldrd	r0, [r3]
   1344c:	pop	{pc}		; (ldr pc, [sp], #4)

00013450 <table_get_short@@Base>:
   13450:	str	r4, [sp, #-8]!
   13454:	str	lr, [sp, #4]
   13458:	bl	15588 <table_get_cell_ptr@@Base>
   1345c:	ldr	r3, [r0]
   13460:	ldr	r4, [sp]
   13464:	add	sp, sp, #4
   13468:	ldrsh	r0, [r3]
   1346c:	pop	{pc}		; (ldr pc, [sp], #4)

00013470 <table_get_ushort@@Base>:
   13470:	str	r4, [sp, #-8]!
   13474:	str	lr, [sp, #4]
   13478:	bl	15588 <table_get_cell_ptr@@Base>
   1347c:	ldr	r3, [r0]
   13480:	ldr	r4, [sp]
   13484:	add	sp, sp, #4
   13488:	ldrh	r0, [r3]
   1348c:	pop	{pc}		; (ldr pc, [sp], #4)

00013490 <table_get_long@@Base>:
   13490:	str	r4, [sp, #-8]!
   13494:	str	lr, [sp, #4]
   13498:	bl	15588 <table_get_cell_ptr@@Base>
   1349c:	ldr	r3, [r0]
   134a0:	ldr	r4, [sp]
   134a4:	add	sp, sp, #4
   134a8:	ldr	r0, [r3]
   134ac:	pop	{pc}		; (ldr pc, [sp], #4)

000134b0 <table_get_ulong@@Base>:
   134b0:	str	r4, [sp, #-8]!
   134b4:	str	lr, [sp, #4]
   134b8:	bl	15588 <table_get_cell_ptr@@Base>
   134bc:	ldr	r3, [r0]
   134c0:	ldr	r4, [sp]
   134c4:	add	sp, sp, #4
   134c8:	ldr	r0, [r3]
   134cc:	pop	{pc}		; (ldr pc, [sp], #4)

000134d0 <table_get_llong@@Base>:
   134d0:	str	r4, [sp, #-8]!
   134d4:	str	lr, [sp, #4]
   134d8:	bl	15588 <table_get_cell_ptr@@Base>
   134dc:	ldr	r3, [r0]
   134e0:	ldr	r4, [sp]
   134e4:	add	sp, sp, #4
   134e8:	ldrd	r0, [r3]
   134ec:	pop	{pc}		; (ldr pc, [sp], #4)

000134f0 <table_get_ullong@@Base>:
   134f0:	str	r4, [sp, #-8]!
   134f4:	str	lr, [sp, #4]
   134f8:	bl	15588 <table_get_cell_ptr@@Base>
   134fc:	ldr	r3, [r0]
   13500:	ldr	r4, [sp]
   13504:	add	sp, sp, #4
   13508:	ldrd	r0, [r3]
   1350c:	pop	{pc}		; (ldr pc, [sp], #4)

00013510 <table_get_float@@Base>:
   13510:	str	r4, [sp, #-8]!
   13514:	str	lr, [sp, #4]
   13518:	bl	15588 <table_get_cell_ptr@@Base>
   1351c:	ldr	r3, [r0]
   13520:	ldr	r4, [sp]
   13524:	add	sp, sp, #4
   13528:	vldr	s0, [r3]
   1352c:	pop	{pc}		; (ldr pc, [sp], #4)

00013530 <table_get_double@@Base>:
   13530:	str	r4, [sp, #-8]!
   13534:	str	lr, [sp, #4]
   13538:	bl	15588 <table_get_cell_ptr@@Base>
   1353c:	ldr	r3, [r0]
   13540:	ldr	r4, [sp]
   13544:	add	sp, sp, #4
   13548:	vldr	d0, [r3]
   1354c:	pop	{pc}		; (ldr pc, [sp], #4)

00013550 <table_get_ldouble@@Base>:
   13550:	str	r4, [sp, #-8]!
   13554:	str	lr, [sp, #4]
   13558:	bl	15588 <table_get_cell_ptr@@Base>
   1355c:	ldr	r3, [r0]
   13560:	ldr	r4, [sp]
   13564:	add	sp, sp, #4
   13568:	vldr	d0, [r3]
   1356c:	pop	{pc}		; (ldr pc, [sp], #4)

00013570 <table_get_char@@Base>:
   13570:	str	r4, [sp, #-8]!
   13574:	str	lr, [sp, #4]
   13578:	bl	15588 <table_get_cell_ptr@@Base>
   1357c:	ldr	r3, [r0]
   13580:	ldr	r4, [sp]
   13584:	add	sp, sp, #4
   13588:	ldrb	r0, [r3]
   1358c:	pop	{pc}		; (ldr pc, [sp], #4)

00013590 <table_get_uchar@@Base>:
   13590:	str	r4, [sp, #-8]!
   13594:	str	lr, [sp, #4]
   13598:	bl	15588 <table_get_cell_ptr@@Base>
   1359c:	ldr	r3, [r0]
   135a0:	ldr	r4, [sp]
   135a4:	add	sp, sp, #4
   135a8:	ldrb	r0, [r3]
   135ac:	pop	{pc}		; (ldr pc, [sp], #4)

000135b0 <table_get_string@@Base>:
   135b0:	str	r4, [sp, #-8]!
   135b4:	str	lr, [sp, #4]
   135b8:	bl	15588 <table_get_cell_ptr@@Base>
   135bc:	ldr	r4, [sp]
   135c0:	add	sp, sp, #4
   135c4:	ldr	r0, [r0]
   135c8:	pop	{pc}		; (ldr pc, [sp], #4)

000135cc <table_get_ptr@@Base>:
   135cc:	str	r4, [sp, #-8]!
   135d0:	str	lr, [sp, #4]
   135d4:	bl	15588 <table_get_cell_ptr@@Base>
   135d8:	ldr	r4, [sp]
   135dc:	add	sp, sp, #4
   135e0:	ldr	r0, [r0]
   135e4:	pop	{pc}		; (ldr pc, [sp], #4)

000135e8 <table_row_init@@Base>:
   135e8:	ldr	r3, [r0, #12]
   135ec:	strd	r4, [sp, #-16]!
   135f0:	mov	r5, r1
   135f4:	ldr	r4, [r0, #16]
   135f8:	str	r6, [sp, #8]
   135fc:	str	lr, [sp, #12]
   13600:	lsl	r0, r3, #2
   13604:	bl	11acc <malloc@plt>
   13608:	str	r0, [r4, r5, lsl #2]
   1360c:	ldrd	r4, [sp]
   13610:	ldr	r6, [sp, #8]
   13614:	add	sp, sp, #12
   13618:	pop	{pc}		; (ldr pc, [sp], #4)

0001361c <table_row_destroy@@Base>:
   1361c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   13620:	mov	r5, r1
   13624:	strd	r6, [sp, #8]
   13628:	mov	r6, r0
   1362c:	str	r8, [sp, #16]
   13630:	str	lr, [sp, #20]
   13634:	bl	12860 <table_get_column_length@@Base>
   13638:	subs	r7, r0, #0
   1363c:	ldr	r8, [r6, #16]
   13640:	ble	13664 <table_row_destroy@@Base+0x48>
   13644:	mov	r4, #0
   13648:	mov	r2, r4
   1364c:	mov	r1, r5
   13650:	add	r4, r4, #1
   13654:	mov	r0, r6
   13658:	bl	14acc <table_cell_destroy@@Base>
   1365c:	cmp	r7, r4
   13660:	bne	13648 <table_row_destroy@@Base+0x2c>
   13664:	ldr	r0, [r8, r5, lsl #2]
   13668:	cmp	r0, #0
   1366c:	beq	13688 <table_row_destroy@@Base+0x6c>
   13670:	ldrd	r4, [sp]
   13674:	ldrd	r6, [sp, #8]
   13678:	ldr	r8, [sp, #16]
   1367c:	ldr	lr, [sp, #20]
   13680:	add	sp, sp, #24
   13684:	b	11a9c <free@plt>
   13688:	ldrd	r4, [sp]
   1368c:	ldrd	r6, [sp, #8]
   13690:	ldr	r8, [sp, #16]
   13694:	add	sp, sp, #20
   13698:	pop	{pc}		; (ldr pc, [sp], #4)

0001369c <table_get_row_length@@Base>:
   1369c:	ldr	r0, [r0, #20]
   136a0:	bx	lr

000136a4 <table_add_row@@Base>:
   136a4:	strd	r4, [sp, #-24]!	; 0xffffffe8
   136a8:	mov	r4, r0
   136ac:	ldr	r5, [r0, #20]
   136b0:	ldr	r3, [r0, #24]
   136b4:	strd	r6, [sp, #8]
   136b8:	str	r8, [sp, #16]
   136bc:	str	lr, [sp, #20]
   136c0:	udiv	r2, r5, r3
   136c4:	mls	r2, r3, r2, r5
   136c8:	cmp	r2, #0
   136cc:	beq	1374c <table_add_row@@Base+0xa8>
   136d0:	mov	r0, r4
   136d4:	bl	12860 <table_get_column_length@@Base>
   136d8:	mov	r7, r0
   136dc:	ldr	r0, [r4, #12]
   136e0:	ldr	r6, [r4, #16]
   136e4:	lsl	r0, r0, #2
   136e8:	bl	11acc <malloc@plt>
   136ec:	cmp	r7, #0
   136f0:	str	r0, [r6, r5, lsl #2]
   136f4:	ble	13718 <table_add_row@@Base+0x74>
   136f8:	mov	r6, #0
   136fc:	mov	r2, r6
   13700:	mov	r1, r5
   13704:	add	r6, r6, #1
   13708:	mov	r0, r4
   1370c:	bl	14aa4 <table_cell_init@@Base>
   13710:	cmp	r7, r6
   13714:	bne	136fc <table_add_row@@Base+0x58>
   13718:	mov	r0, r4
   1371c:	mov	r3, #2
   13720:	ldr	r1, [r4, #20]
   13724:	mvn	r2, #0
   13728:	bl	12728 <table_notify@@Base>
   1372c:	ldr	r0, [r4, #20]
   13730:	ldrd	r6, [sp, #8]
   13734:	ldr	r8, [sp, #16]
   13738:	add	r3, r0, #1
   1373c:	str	r3, [r4, #20]
   13740:	ldrd	r4, [sp]
   13744:	add	sp, sp, #20
   13748:	pop	{pc}		; (ldr pc, [sp], #4)
   1374c:	ldr	r2, [r4, #28]
   13750:	ldr	r0, [r0, #16]
   13754:	add	r3, r3, r2
   13758:	lsl	r1, r3, #2
   1375c:	str	r3, [r4, #28]
   13760:	bl	11ab4 <realloc@plt>
   13764:	str	r0, [r4, #16]
   13768:	ldr	r5, [r4, #20]
   1376c:	b	136d0 <table_add_row@@Base+0x2c>

00013770 <table_remove_row@@Base>:
   13770:	strd	r4, [sp, #-24]!	; 0xffffffe8
   13774:	mov	r4, r0
   13778:	mov	r5, r1
   1377c:	strd	r6, [sp, #8]
   13780:	str	r8, [sp, #16]
   13784:	str	lr, [sp, #20]
   13788:	ldr	r7, [r0, #20]
   1378c:	bl	12860 <table_get_column_length@@Base>
   13790:	subs	r8, r0, #0
   13794:	ble	137dc <table_remove_row@@Base+0x6c>
   13798:	mov	r6, #0
   1379c:	mov	r1, r6
   137a0:	mov	r0, r4
   137a4:	bl	128e4 <table_get_column_data_type@@Base>
   137a8:	cmp	r0, #23
   137ac:	mov	r2, r6
   137b0:	mov	r1, r5
   137b4:	add	r6, r6, #1
   137b8:	mov	r0, r4
   137bc:	beq	137d4 <table_remove_row@@Base+0x64>
   137c0:	bl	15588 <table_get_cell_ptr@@Base>
   137c4:	ldr	r3, [r0]
   137c8:	subs	r0, r3, #0
   137cc:	beq	137d4 <table_remove_row@@Base+0x64>
   137d0:	bl	11a9c <free@plt>
   137d4:	cmp	r8, r6
   137d8:	bne	1379c <table_remove_row@@Base+0x2c>
   137dc:	ldr	r3, [r4, #16]
   137e0:	lsl	r6, r5, #2
   137e4:	ldr	r0, [r3, r5, lsl #2]
   137e8:	cmp	r0, #0
   137ec:	beq	137f4 <table_remove_row@@Base+0x84>
   137f0:	bl	11a9c <free@plt>
   137f4:	sub	r3, r7, #1
   137f8:	cmp	r5, r3
   137fc:	bge	13824 <table_remove_row@@Base+0xb4>
   13800:	mov	r2, r5
   13804:	ldr	r1, [r4, #16]
   13808:	add	r2, r2, #1
   1380c:	cmp	r2, r3
   13810:	add	r0, r1, r6
   13814:	add	r6, r6, #4
   13818:	ldr	r1, [r1, r6]
   1381c:	str	r1, [r0]
   13820:	bne	13804 <table_remove_row@@Base+0x94>
   13824:	ldr	r3, [r4, #20]
   13828:	ldr	r1, [r4, #24]
   1382c:	sub	r3, r3, #1
   13830:	udiv	r2, r3, r1
   13834:	str	r3, [r4, #20]
   13838:	mls	r3, r1, r2, r3
   1383c:	cmp	r3, #0
   13840:	beq	13870 <table_remove_row@@Base+0x100>
   13844:	mov	r0, r4
   13848:	mov	r1, r5
   1384c:	mov	r3, #4
   13850:	mvn	r2, #0
   13854:	bl	12728 <table_notify@@Base>
   13858:	ldrd	r4, [sp]
   1385c:	mov	r0, #0
   13860:	ldrd	r6, [sp, #8]
   13864:	ldr	r8, [sp, #16]
   13868:	add	sp, sp, #20
   1386c:	pop	{pc}		; (ldr pc, [sp], #4)
   13870:	ldr	r0, [r4, #16]
   13874:	ldr	r3, [r4, #28]
   13878:	sub	r3, r3, r1
   1387c:	lsl	r1, r3, #2
   13880:	str	r3, [r4, #28]
   13884:	bl	11ab4 <realloc@plt>
   13888:	str	r0, [r4, #16]
   1388c:	b	13844 <table_remove_row@@Base+0xd4>

00013890 <table_get_row_ptr@@Base>:
   13890:	ldr	r0, [r0, #16]
   13894:	add	r0, r0, r1, lsl #2
   13898:	bx	lr

0001389c <table_set_row_ptr@@Base>:
   1389c:	ldr	r2, [r2]
   138a0:	ldr	r3, [r0, #16]
   138a4:	str	r2, [r3, r1, lsl #2]
   138a8:	bx	lr

000138ac <table_set@@Base>:
   138ac:	strd	r4, [sp, #-32]!	; 0xffffffe0
   138b0:	mov	r5, r0
   138b4:	ldr	r4, [sp, #32]
   138b8:	strd	r6, [sp, #8]
   138bc:	mov	r6, r2
   138c0:	mov	r7, r3
   138c4:	strd	r8, [sp, #16]
   138c8:	mov	r9, r1
   138cc:	str	sl, [sp, #24]
   138d0:	str	lr, [sp, #28]
   138d4:	bl	15588 <table_get_cell_ptr@@Base>
   138d8:	mov	r8, r0
   138dc:	mov	r1, r6
   138e0:	mov	r0, r5
   138e4:	bl	12c0c <table_get_col_ptr@@Base>
   138e8:	cmp	r4, #23
   138ec:	ldrls	pc, [pc, r4, lsl #2]
   138f0:	b	13960 <table_set@@Base+0xb4>
   138f4:	andeq	r3, r1, r8, lsl fp
   138f8:	andeq	r3, r1, r8, lsl #22
   138fc:	strdeq	r3, [r1], -r8
   13900:	andeq	r3, r1, r8, ror #21
   13904:	ldrdeq	r3, [r1], -r8
   13908:			; <UNDEFINED> instruction: 0x00013ab4
   1390c:	andeq	r3, r1, r4, lsr #21
   13910:	muleq	r1, r4, sl
   13914:	andeq	r3, r1, r8, asr fp
   13918:	andeq	r3, r1, r8, asr #22
   1391c:	andeq	r3, r1, r8, lsr fp
   13920:	andeq	r3, r1, r8, lsr #22
   13924:	muleq	r1, r4, fp
   13928:	andeq	r3, r1, r4, lsl #23
   1392c:	andeq	r3, r1, r4, asr r9
   13930:	andeq	r3, r1, r4, lsl #21
   13934:	andeq	r3, r1, r0, ror #20
   13938:	andeq	r3, r1, r0, asr sl
   1393c:	andeq	r3, r1, r4, lsr #20
   13940:	andeq	r3, r1, r4, lsl sl
   13944:	andeq	r3, r1, r4, lsl #20
   13948:	andeq	r3, r1, ip, asr #19
   1394c:	andeq	r3, r1, r8, lsr #19
   13950:	andeq	r3, r1, ip, ror r9
   13954:	ldr	r3, [r0, #4]
   13958:	cmp	r3, #14
   1395c:	beq	13a30 <table_set@@Base+0x184>
   13960:	mvn	r0, #0
   13964:	ldrd	r4, [sp]
   13968:	ldrd	r6, [sp, #8]
   1396c:	ldrd	r8, [sp, #16]
   13970:	ldr	sl, [sp, #24]
   13974:	add	sp, sp, #28
   13978:	pop	{pc}		; (ldr pc, [sp], #4)
   1397c:	ldr	r3, [r0, #4]
   13980:	cmp	r3, #23
   13984:	bne	13960 <table_set@@Base+0xb4>
   13988:	str	r7, [r8]
   1398c:	mov	r0, r5
   13990:	mov	r2, r6
   13994:	mov	r1, r9
   13998:	mov	r3, #1
   1399c:	bl	12728 <table_notify@@Base>
   139a0:	mov	r0, #0
   139a4:	b	13964 <table_set@@Base+0xb8>
   139a8:	ldr	r3, [r0, #4]
   139ac:	cmp	r3, #22
   139b0:	bne	13960 <table_set@@Base+0xb4>
   139b4:	ldr	r0, [r8]
   139b8:	cmp	r0, #0
   139bc:	beq	13bd4 <table_set@@Base+0x328>
   139c0:	ldrb	r3, [r7]
   139c4:	strb	r3, [r0]
   139c8:	b	1398c <table_set@@Base+0xe0>
   139cc:	ldr	r3, [r0, #4]
   139d0:	cmp	r3, #21
   139d4:	bne	13960 <table_set@@Base+0xb4>
   139d8:	mov	r0, r7
   139dc:	bl	11af0 <strlen@plt>
   139e0:	add	r1, r0, #1
   139e4:	ldr	r0, [r8]
   139e8:	bl	11ab4 <realloc@plt>
   139ec:	cmp	r0, #0
   139f0:	str	r0, [r8]
   139f4:	beq	13960 <table_set@@Base+0xb4>
   139f8:	mov	r1, r7
   139fc:	bl	11ac0 <strcpy@plt>
   13a00:	b	1398c <table_set@@Base+0xe0>
   13a04:	ldr	r3, [r0, #4]
   13a08:	cmp	r3, #20
   13a0c:	bne	13960 <table_set@@Base+0xb4>
   13a10:	b	139b4 <table_set@@Base+0x108>
   13a14:	ldr	r3, [r0, #4]
   13a18:	cmp	r3, #19
   13a1c:	bne	13960 <table_set@@Base+0xb4>
   13a20:	b	139b4 <table_set@@Base+0x108>
   13a24:	ldr	r3, [r0, #4]
   13a28:	cmp	r3, #18
   13a2c:	bne	13960 <table_set@@Base+0xb4>
   13a30:	ldr	r0, [r8]
   13a34:	cmp	r0, #0
   13a38:	beq	13bec <table_set@@Base+0x340>
   13a3c:	ldr	r2, [r7]
   13a40:	ldr	r3, [r7, #4]
   13a44:	str	r2, [r0]
   13a48:	str	r3, [r0, #4]
   13a4c:	b	1398c <table_set@@Base+0xe0>
   13a50:	ldr	r3, [r0, #4]
   13a54:	cmp	r3, #17
   13a58:	bne	13960 <table_set@@Base+0xb4>
   13a5c:	b	13a30 <table_set@@Base+0x184>
   13a60:	ldr	r3, [r0, #4]
   13a64:	cmp	r3, #16
   13a68:	bne	13960 <table_set@@Base+0xb4>
   13a6c:	ldr	r0, [r8]
   13a70:	cmp	r0, #0
   13a74:	beq	13ba4 <table_set@@Base+0x2f8>
   13a78:	ldr	r3, [r7]
   13a7c:	str	r3, [r0]
   13a80:	b	1398c <table_set@@Base+0xe0>
   13a84:	ldr	r3, [r0, #4]
   13a88:	cmp	r3, #15
   13a8c:	bne	13960 <table_set@@Base+0xb4>
   13a90:	b	13a30 <table_set@@Base+0x184>
   13a94:	ldr	r3, [r0, #4]
   13a98:	cmp	r3, #7
   13a9c:	beq	13a6c <table_set@@Base+0x1c0>
   13aa0:	b	13960 <table_set@@Base+0xb4>
   13aa4:	ldr	r3, [r0, #4]
   13aa8:	cmp	r3, #6
   13aac:	beq	13a6c <table_set@@Base+0x1c0>
   13ab0:	b	13960 <table_set@@Base+0xb4>
   13ab4:	ldr	r3, [r0, #4]
   13ab8:	cmp	r3, #5
   13abc:	bne	13960 <table_set@@Base+0xb4>
   13ac0:	ldr	r0, [r8]
   13ac4:	cmp	r0, #0
   13ac8:	beq	13bbc <table_set@@Base+0x310>
   13acc:	ldrh	r3, [r7]
   13ad0:	strh	r3, [r0]
   13ad4:	b	1398c <table_set@@Base+0xe0>
   13ad8:	ldr	r3, [r0, #4]
   13adc:	cmp	r3, #4
   13ae0:	beq	13ac0 <table_set@@Base+0x214>
   13ae4:	b	13960 <table_set@@Base+0xb4>
   13ae8:	ldr	r3, [r0, #4]
   13aec:	cmp	r3, #3
   13af0:	beq	139b4 <table_set@@Base+0x108>
   13af4:	b	13960 <table_set@@Base+0xb4>
   13af8:	ldr	r3, [r0, #4]
   13afc:	cmp	r3, #2
   13b00:	beq	139b4 <table_set@@Base+0x108>
   13b04:	b	13960 <table_set@@Base+0xb4>
   13b08:	ldr	r3, [r0, #4]
   13b0c:	cmp	r3, #1
   13b10:	beq	13a6c <table_set@@Base+0x1c0>
   13b14:	b	13960 <table_set@@Base+0xb4>
   13b18:	ldr	r3, [r0, #4]
   13b1c:	cmp	r3, #0
   13b20:	beq	13a6c <table_set@@Base+0x1c0>
   13b24:	b	13960 <table_set@@Base+0xb4>
   13b28:	ldr	r3, [r0, #4]
   13b2c:	cmp	r3, #11
   13b30:	beq	13ac0 <table_set@@Base+0x214>
   13b34:	b	13960 <table_set@@Base+0xb4>
   13b38:	ldr	r3, [r0, #4]
   13b3c:	cmp	r3, #10
   13b40:	beq	13ac0 <table_set@@Base+0x214>
   13b44:	b	13960 <table_set@@Base+0xb4>
   13b48:	ldr	r3, [r0, #4]
   13b4c:	cmp	r3, #9
   13b50:	beq	13a30 <table_set@@Base+0x184>
   13b54:	b	13960 <table_set@@Base+0xb4>
   13b58:	ldr	r0, [r0, #4]
   13b5c:	cmp	r0, #8
   13b60:	bne	13960 <table_set@@Base+0xb4>
   13b64:	ldr	r3, [r8]
   13b68:	cmp	r3, #0
   13b6c:	beq	13c04 <table_set@@Base+0x358>
   13b70:	ldr	r1, [r7]
   13b74:	ldr	r2, [r7, #4]
   13b78:	str	r1, [r3]
   13b7c:	str	r2, [r3, #4]
   13b80:	b	1398c <table_set@@Base+0xe0>
   13b84:	ldr	r3, [r0, #4]
   13b88:	cmp	r3, #13
   13b8c:	bne	13960 <table_set@@Base+0xb4>
   13b90:	b	13a6c <table_set@@Base+0x1c0>
   13b94:	ldr	r3, [r0, #4]
   13b98:	cmp	r3, #12
   13b9c:	bne	13960 <table_set@@Base+0xb4>
   13ba0:	b	13a6c <table_set@@Base+0x1c0>
   13ba4:	mov	r0, #4
   13ba8:	bl	11acc <malloc@plt>
   13bac:	cmp	r0, #0
   13bb0:	str	r0, [r8]
   13bb4:	bne	13a78 <table_set@@Base+0x1cc>
   13bb8:	b	13960 <table_set@@Base+0xb4>
   13bbc:	mov	r0, #2
   13bc0:	bl	11acc <malloc@plt>
   13bc4:	cmp	r0, #0
   13bc8:	str	r0, [r8]
   13bcc:	bne	13acc <table_set@@Base+0x220>
   13bd0:	b	13960 <table_set@@Base+0xb4>
   13bd4:	mov	r0, #1
   13bd8:	bl	11acc <malloc@plt>
   13bdc:	cmp	r0, #0
   13be0:	str	r0, [r8]
   13be4:	bne	139c0 <table_set@@Base+0x114>
   13be8:	b	13960 <table_set@@Base+0xb4>
   13bec:	mov	r0, #8
   13bf0:	bl	11acc <malloc@plt>
   13bf4:	cmp	r0, #0
   13bf8:	str	r0, [r8]
   13bfc:	bne	13a3c <table_set@@Base+0x190>
   13c00:	b	13960 <table_set@@Base+0xb4>
   13c04:	bl	11acc <malloc@plt>
   13c08:	cmp	r0, #0
   13c0c:	mov	r3, r0
   13c10:	str	r0, [r8]
   13c14:	bne	13b70 <table_set@@Base+0x2c4>
   13c18:	b	13960 <table_set@@Base+0xb4>

00013c1c <table_set_bool@@Base>:
   13c1c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   13c20:	mov	r5, r2
   13c24:	mov	r4, r0
   13c28:	strd	r6, [sp, #8]
   13c2c:	mov	r7, r3
   13c30:	str	r8, [sp, #16]
   13c34:	mov	r8, r1
   13c38:	str	lr, [sp, #20]
   13c3c:	bl	15588 <table_get_cell_ptr@@Base>
   13c40:	mov	r6, r0
   13c44:	mov	r1, r5
   13c48:	mov	r0, r4
   13c4c:	bl	12c0c <table_get_col_ptr@@Base>
   13c50:	ldr	r2, [r0, #4]
   13c54:	cmp	r2, #22
   13c58:	bne	13cac <table_set_bool@@Base+0x90>
   13c5c:	ldr	r0, [r6]
   13c60:	cmp	r0, #0
   13c64:	beq	13c98 <table_set_bool@@Base+0x7c>
   13c68:	mov	r2, r5
   13c6c:	mov	r1, r8
   13c70:	strb	r7, [r0]
   13c74:	mov	r3, #1
   13c78:	mov	r0, r4
   13c7c:	bl	12728 <table_notify@@Base>
   13c80:	mov	r0, #0
   13c84:	ldrd	r4, [sp]
   13c88:	ldrd	r6, [sp, #8]
   13c8c:	ldr	r8, [sp, #16]
   13c90:	add	sp, sp, #20
   13c94:	pop	{pc}		; (ldr pc, [sp], #4)
   13c98:	mov	r0, #1
   13c9c:	bl	11acc <malloc@plt>
   13ca0:	cmp	r0, #0
   13ca4:	str	r0, [r6]
   13ca8:	bne	13c68 <table_set_bool@@Base+0x4c>
   13cac:	mvn	r0, #0
   13cb0:	b	13c84 <table_set_bool@@Base+0x68>

00013cb4 <table_set_int@@Base>:
   13cb4:	strd	r4, [sp, #-24]!	; 0xffffffe8
   13cb8:	mov	r5, r2
   13cbc:	mov	r4, r0
   13cc0:	strd	r6, [sp, #8]
   13cc4:	mov	r7, r3
   13cc8:	str	r8, [sp, #16]
   13ccc:	mov	r8, r1
   13cd0:	str	lr, [sp, #20]
   13cd4:	bl	15588 <table_get_cell_ptr@@Base>
   13cd8:	mov	r6, r0
   13cdc:	mov	r1, r5
   13ce0:	mov	r0, r4
   13ce4:	bl	12c0c <table_get_col_ptr@@Base>
   13ce8:	ldr	r2, [r0, #4]
   13cec:	cmp	r2, #0
   13cf0:	bne	13d44 <table_set_int@@Base+0x90>
   13cf4:	ldr	r0, [r6]
   13cf8:	cmp	r0, #0
   13cfc:	beq	13d30 <table_set_int@@Base+0x7c>
   13d00:	mov	r2, r5
   13d04:	mov	r1, r8
   13d08:	str	r7, [r0]
   13d0c:	mov	r3, #1
   13d10:	mov	r0, r4
   13d14:	bl	12728 <table_notify@@Base>
   13d18:	mov	r0, #0
   13d1c:	ldrd	r4, [sp]
   13d20:	ldrd	r6, [sp, #8]
   13d24:	ldr	r8, [sp, #16]
   13d28:	add	sp, sp, #20
   13d2c:	pop	{pc}		; (ldr pc, [sp], #4)
   13d30:	mov	r0, #4
   13d34:	bl	11acc <malloc@plt>
   13d38:	cmp	r0, #0
   13d3c:	str	r0, [r6]
   13d40:	bne	13d00 <table_set_int@@Base+0x4c>
   13d44:	mvn	r0, #0
   13d48:	b	13d1c <table_set_int@@Base+0x68>

00013d4c <table_set_uint@@Base>:
   13d4c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   13d50:	mov	r5, r2
   13d54:	mov	r4, r0
   13d58:	strd	r6, [sp, #8]
   13d5c:	mov	r7, r3
   13d60:	str	r8, [sp, #16]
   13d64:	mov	r8, r1
   13d68:	str	lr, [sp, #20]
   13d6c:	bl	15588 <table_get_cell_ptr@@Base>
   13d70:	mov	r6, r0
   13d74:	mov	r1, r5
   13d78:	mov	r0, r4
   13d7c:	bl	12c0c <table_get_col_ptr@@Base>
   13d80:	ldr	r2, [r0, #4]
   13d84:	cmp	r2, #1
   13d88:	bne	13ddc <table_set_uint@@Base+0x90>
   13d8c:	ldr	r0, [r6]
   13d90:	cmp	r0, #0
   13d94:	beq	13dc8 <table_set_uint@@Base+0x7c>
   13d98:	mov	r2, r5
   13d9c:	mov	r1, r8
   13da0:	str	r7, [r0]
   13da4:	mov	r3, #1
   13da8:	mov	r0, r4
   13dac:	bl	12728 <table_notify@@Base>
   13db0:	mov	r0, #0
   13db4:	ldrd	r4, [sp]
   13db8:	ldrd	r6, [sp, #8]
   13dbc:	ldr	r8, [sp, #16]
   13dc0:	add	sp, sp, #20
   13dc4:	pop	{pc}		; (ldr pc, [sp], #4)
   13dc8:	mov	r0, #4
   13dcc:	bl	11acc <malloc@plt>
   13dd0:	cmp	r0, #0
   13dd4:	str	r0, [r6]
   13dd8:	bne	13d98 <table_set_uint@@Base+0x4c>
   13ddc:	mvn	r0, #0
   13de0:	b	13db4 <table_set_uint@@Base+0x68>

00013de4 <table_set_int8@@Base>:
   13de4:	strd	r4, [sp, #-24]!	; 0xffffffe8
   13de8:	mov	r5, r2
   13dec:	mov	r4, r0
   13df0:	strd	r6, [sp, #8]
   13df4:	mov	r7, r3
   13df8:	str	r8, [sp, #16]
   13dfc:	mov	r8, r1
   13e00:	str	lr, [sp, #20]
   13e04:	bl	15588 <table_get_cell_ptr@@Base>
   13e08:	mov	r6, r0
   13e0c:	mov	r1, r5
   13e10:	mov	r0, r4
   13e14:	bl	12c0c <table_get_col_ptr@@Base>
   13e18:	ldr	r2, [r0, #4]
   13e1c:	cmp	r2, #2
   13e20:	bne	13e74 <table_set_int8@@Base+0x90>
   13e24:	ldr	r0, [r6]
   13e28:	cmp	r0, #0
   13e2c:	beq	13e60 <table_set_int8@@Base+0x7c>
   13e30:	mov	r2, r5
   13e34:	mov	r1, r8
   13e38:	strb	r7, [r0]
   13e3c:	mov	r3, #1
   13e40:	mov	r0, r4
   13e44:	bl	12728 <table_notify@@Base>
   13e48:	mov	r0, #0
   13e4c:	ldrd	r4, [sp]
   13e50:	ldrd	r6, [sp, #8]
   13e54:	ldr	r8, [sp, #16]
   13e58:	add	sp, sp, #20
   13e5c:	pop	{pc}		; (ldr pc, [sp], #4)
   13e60:	mov	r0, #1
   13e64:	bl	11acc <malloc@plt>
   13e68:	cmp	r0, #0
   13e6c:	str	r0, [r6]
   13e70:	bne	13e30 <table_set_int8@@Base+0x4c>
   13e74:	mvn	r0, #0
   13e78:	b	13e4c <table_set_int8@@Base+0x68>

00013e7c <table_set_uint8@@Base>:
   13e7c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   13e80:	mov	r5, r2
   13e84:	mov	r4, r0
   13e88:	strd	r6, [sp, #8]
   13e8c:	mov	r7, r3
   13e90:	str	r8, [sp, #16]
   13e94:	mov	r8, r1
   13e98:	str	lr, [sp, #20]
   13e9c:	bl	15588 <table_get_cell_ptr@@Base>
   13ea0:	mov	r6, r0
   13ea4:	mov	r1, r5
   13ea8:	mov	r0, r4
   13eac:	bl	12c0c <table_get_col_ptr@@Base>
   13eb0:	ldr	r2, [r0, #4]
   13eb4:	cmp	r2, #3
   13eb8:	bne	13f0c <table_set_uint8@@Base+0x90>
   13ebc:	ldr	r0, [r6]
   13ec0:	cmp	r0, #0
   13ec4:	beq	13ef8 <table_set_uint8@@Base+0x7c>
   13ec8:	mov	r2, r5
   13ecc:	mov	r1, r8
   13ed0:	strb	r7, [r0]
   13ed4:	mov	r3, #1
   13ed8:	mov	r0, r4
   13edc:	bl	12728 <table_notify@@Base>
   13ee0:	mov	r0, #0
   13ee4:	ldrd	r4, [sp]
   13ee8:	ldrd	r6, [sp, #8]
   13eec:	ldr	r8, [sp, #16]
   13ef0:	add	sp, sp, #20
   13ef4:	pop	{pc}		; (ldr pc, [sp], #4)
   13ef8:	mov	r0, #1
   13efc:	bl	11acc <malloc@plt>
   13f00:	cmp	r0, #0
   13f04:	str	r0, [r6]
   13f08:	bne	13ec8 <table_set_uint8@@Base+0x4c>
   13f0c:	mvn	r0, #0
   13f10:	b	13ee4 <table_set_uint8@@Base+0x68>

00013f14 <table_set_int16@@Base>:
   13f14:	strd	r4, [sp, #-24]!	; 0xffffffe8
   13f18:	mov	r5, r2
   13f1c:	mov	r4, r0
   13f20:	strd	r6, [sp, #8]
   13f24:	mov	r7, r3
   13f28:	str	r8, [sp, #16]
   13f2c:	mov	r8, r1
   13f30:	str	lr, [sp, #20]
   13f34:	bl	15588 <table_get_cell_ptr@@Base>
   13f38:	mov	r6, r0
   13f3c:	mov	r1, r5
   13f40:	mov	r0, r4
   13f44:	bl	12c0c <table_get_col_ptr@@Base>
   13f48:	ldr	r2, [r0, #4]
   13f4c:	cmp	r2, #4
   13f50:	bne	13fa4 <table_set_int16@@Base+0x90>
   13f54:	ldr	r0, [r6]
   13f58:	cmp	r0, #0
   13f5c:	beq	13f90 <table_set_int16@@Base+0x7c>
   13f60:	mov	r2, r5
   13f64:	mov	r1, r8
   13f68:	strh	r7, [r0]
   13f6c:	mov	r3, #1
   13f70:	mov	r0, r4
   13f74:	bl	12728 <table_notify@@Base>
   13f78:	mov	r0, #0
   13f7c:	ldrd	r4, [sp]
   13f80:	ldrd	r6, [sp, #8]
   13f84:	ldr	r8, [sp, #16]
   13f88:	add	sp, sp, #20
   13f8c:	pop	{pc}		; (ldr pc, [sp], #4)
   13f90:	mov	r0, #2
   13f94:	bl	11acc <malloc@plt>
   13f98:	cmp	r0, #0
   13f9c:	str	r0, [r6]
   13fa0:	bne	13f60 <table_set_int16@@Base+0x4c>
   13fa4:	mvn	r0, #0
   13fa8:	b	13f7c <table_set_int16@@Base+0x68>

00013fac <table_set_uint16@@Base>:
   13fac:	strd	r4, [sp, #-24]!	; 0xffffffe8
   13fb0:	mov	r5, r2
   13fb4:	mov	r4, r0
   13fb8:	strd	r6, [sp, #8]
   13fbc:	mov	r7, r3
   13fc0:	str	r8, [sp, #16]
   13fc4:	mov	r8, r1
   13fc8:	str	lr, [sp, #20]
   13fcc:	bl	15588 <table_get_cell_ptr@@Base>
   13fd0:	mov	r6, r0
   13fd4:	mov	r1, r5
   13fd8:	mov	r0, r4
   13fdc:	bl	12c0c <table_get_col_ptr@@Base>
   13fe0:	ldr	r2, [r0, #4]
   13fe4:	cmp	r2, #5
   13fe8:	bne	1403c <table_set_uint16@@Base+0x90>
   13fec:	ldr	r0, [r6]
   13ff0:	cmp	r0, #0
   13ff4:	beq	14028 <table_set_uint16@@Base+0x7c>
   13ff8:	mov	r2, r5
   13ffc:	mov	r1, r8
   14000:	strh	r7, [r0]
   14004:	mov	r3, #1
   14008:	mov	r0, r4
   1400c:	bl	12728 <table_notify@@Base>
   14010:	mov	r0, #0
   14014:	ldrd	r4, [sp]
   14018:	ldrd	r6, [sp, #8]
   1401c:	ldr	r8, [sp, #16]
   14020:	add	sp, sp, #20
   14024:	pop	{pc}		; (ldr pc, [sp], #4)
   14028:	mov	r0, #2
   1402c:	bl	11acc <malloc@plt>
   14030:	cmp	r0, #0
   14034:	str	r0, [r6]
   14038:	bne	13ff8 <table_set_uint16@@Base+0x4c>
   1403c:	mvn	r0, #0
   14040:	b	14014 <table_set_uint16@@Base+0x68>

00014044 <table_set_int32@@Base>:
   14044:	strd	r4, [sp, #-24]!	; 0xffffffe8
   14048:	mov	r5, r2
   1404c:	mov	r4, r0
   14050:	strd	r6, [sp, #8]
   14054:	mov	r7, r3
   14058:	str	r8, [sp, #16]
   1405c:	mov	r8, r1
   14060:	str	lr, [sp, #20]
   14064:	bl	15588 <table_get_cell_ptr@@Base>
   14068:	mov	r6, r0
   1406c:	mov	r1, r5
   14070:	mov	r0, r4
   14074:	bl	12c0c <table_get_col_ptr@@Base>
   14078:	ldr	r2, [r0, #4]
   1407c:	cmp	r2, #6
   14080:	bne	140d4 <table_set_int32@@Base+0x90>
   14084:	ldr	r0, [r6]
   14088:	cmp	r0, #0
   1408c:	beq	140c0 <table_set_int32@@Base+0x7c>
   14090:	mov	r2, r5
   14094:	mov	r1, r8
   14098:	str	r7, [r0]
   1409c:	mov	r3, #1
   140a0:	mov	r0, r4
   140a4:	bl	12728 <table_notify@@Base>
   140a8:	mov	r0, #0
   140ac:	ldrd	r4, [sp]
   140b0:	ldrd	r6, [sp, #8]
   140b4:	ldr	r8, [sp, #16]
   140b8:	add	sp, sp, #20
   140bc:	pop	{pc}		; (ldr pc, [sp], #4)
   140c0:	mov	r0, #4
   140c4:	bl	11acc <malloc@plt>
   140c8:	cmp	r0, #0
   140cc:	str	r0, [r6]
   140d0:	bne	14090 <table_set_int32@@Base+0x4c>
   140d4:	mvn	r0, #0
   140d8:	b	140ac <table_set_int32@@Base+0x68>

000140dc <table_set_uint32@@Base>:
   140dc:	strd	r4, [sp, #-24]!	; 0xffffffe8
   140e0:	mov	r5, r2
   140e4:	mov	r4, r0
   140e8:	strd	r6, [sp, #8]
   140ec:	mov	r7, r3
   140f0:	str	r8, [sp, #16]
   140f4:	mov	r8, r1
   140f8:	str	lr, [sp, #20]
   140fc:	bl	15588 <table_get_cell_ptr@@Base>
   14100:	mov	r6, r0
   14104:	mov	r1, r5
   14108:	mov	r0, r4
   1410c:	bl	12c0c <table_get_col_ptr@@Base>
   14110:	ldr	r2, [r0, #4]
   14114:	cmp	r2, #7
   14118:	bne	1416c <table_set_uint32@@Base+0x90>
   1411c:	ldr	r0, [r6]
   14120:	cmp	r0, #0
   14124:	beq	14158 <table_set_uint32@@Base+0x7c>
   14128:	mov	r2, r5
   1412c:	mov	r1, r8
   14130:	str	r7, [r0]
   14134:	mov	r3, #1
   14138:	mov	r0, r4
   1413c:	bl	12728 <table_notify@@Base>
   14140:	mov	r0, #0
   14144:	ldrd	r4, [sp]
   14148:	ldrd	r6, [sp, #8]
   1414c:	ldr	r8, [sp, #16]
   14150:	add	sp, sp, #20
   14154:	pop	{pc}		; (ldr pc, [sp], #4)
   14158:	mov	r0, #4
   1415c:	bl	11acc <malloc@plt>
   14160:	cmp	r0, #0
   14164:	str	r0, [r6]
   14168:	bne	14128 <table_set_uint32@@Base+0x4c>
   1416c:	mvn	r0, #0
   14170:	b	14144 <table_set_uint32@@Base+0x68>

00014174 <table_set_int64@@Base>:
   14174:	strd	r4, [sp, #-24]!	; 0xffffffe8
   14178:	mov	r5, r2
   1417c:	mov	r4, r0
   14180:	strd	r6, [sp, #8]
   14184:	mov	r7, r1
   14188:	str	r8, [sp, #16]
   1418c:	str	lr, [sp, #20]
   14190:	bl	15588 <table_get_cell_ptr@@Base>
   14194:	mov	r6, r0
   14198:	mov	r1, r5
   1419c:	mov	r0, r4
   141a0:	bl	12c0c <table_get_col_ptr@@Base>
   141a4:	ldr	r0, [r0, #4]
   141a8:	cmp	r0, #8
   141ac:	bne	1420c <table_set_int64@@Base+0x98>
   141b0:	ldr	ip, [r6]
   141b4:	cmp	ip, #0
   141b8:	beq	141f8 <table_set_int64@@Base+0x84>
   141bc:	ldr	r6, [sp, #24]
   141c0:	mov	r0, r4
   141c4:	mov	r2, r5
   141c8:	mov	r1, r7
   141cc:	mov	r3, #1
   141d0:	ldr	lr, [sp, #28]
   141d4:	str	r6, [ip]
   141d8:	str	lr, [ip, #4]
   141dc:	bl	12728 <table_notify@@Base>
   141e0:	mov	r0, #0
   141e4:	ldrd	r4, [sp]
   141e8:	ldrd	r6, [sp, #8]
   141ec:	ldr	r8, [sp, #16]
   141f0:	add	sp, sp, #20
   141f4:	pop	{pc}		; (ldr pc, [sp], #4)
   141f8:	bl	11acc <malloc@plt>
   141fc:	cmp	r0, #0
   14200:	mov	ip, r0
   14204:	str	r0, [r6]
   14208:	bne	141bc <table_set_int64@@Base+0x48>
   1420c:	mvn	r0, #0
   14210:	b	141e4 <table_set_int64@@Base+0x70>

00014214 <table_set_uint64@@Base>:
   14214:	strd	r4, [sp, #-24]!	; 0xffffffe8
   14218:	mov	r5, r2
   1421c:	mov	r4, r0
   14220:	strd	r6, [sp, #8]
   14224:	mov	r7, r1
   14228:	str	r8, [sp, #16]
   1422c:	str	lr, [sp, #20]
   14230:	bl	15588 <table_get_cell_ptr@@Base>
   14234:	mov	r6, r0
   14238:	mov	r1, r5
   1423c:	mov	r0, r4
   14240:	bl	12c0c <table_get_col_ptr@@Base>
   14244:	ldr	r3, [r0, #4]
   14248:	cmp	r3, #9
   1424c:	bne	142b0 <table_set_uint64@@Base+0x9c>
   14250:	ldr	ip, [r6]
   14254:	cmp	ip, #0
   14258:	beq	14298 <table_set_uint64@@Base+0x84>
   1425c:	ldr	r6, [sp, #24]
   14260:	mov	r0, r4
   14264:	mov	r2, r5
   14268:	mov	r1, r7
   1426c:	mov	r3, #1
   14270:	ldr	lr, [sp, #28]
   14274:	str	r6, [ip]
   14278:	str	lr, [ip, #4]
   1427c:	bl	12728 <table_notify@@Base>
   14280:	mov	r0, #0
   14284:	ldrd	r4, [sp]
   14288:	ldrd	r6, [sp, #8]
   1428c:	ldr	r8, [sp, #16]
   14290:	add	sp, sp, #20
   14294:	pop	{pc}		; (ldr pc, [sp], #4)
   14298:	mov	r0, #8
   1429c:	bl	11acc <malloc@plt>
   142a0:	cmp	r0, #0
   142a4:	mov	ip, r0
   142a8:	str	r0, [r6]
   142ac:	bne	1425c <table_set_uint64@@Base+0x48>
   142b0:	mvn	r0, #0
   142b4:	b	14284 <table_set_uint64@@Base+0x70>

000142b8 <table_set_short@@Base>:
   142b8:	strd	r4, [sp, #-24]!	; 0xffffffe8
   142bc:	mov	r5, r2
   142c0:	mov	r4, r0
   142c4:	strd	r6, [sp, #8]
   142c8:	mov	r7, r3
   142cc:	str	r8, [sp, #16]
   142d0:	mov	r8, r1
   142d4:	str	lr, [sp, #20]
   142d8:	bl	15588 <table_get_cell_ptr@@Base>
   142dc:	mov	r6, r0
   142e0:	mov	r1, r5
   142e4:	mov	r0, r4
   142e8:	bl	12c0c <table_get_col_ptr@@Base>
   142ec:	ldr	r2, [r0, #4]
   142f0:	cmp	r2, #10
   142f4:	bne	14348 <table_set_short@@Base+0x90>
   142f8:	ldr	r0, [r6]
   142fc:	cmp	r0, #0
   14300:	beq	14334 <table_set_short@@Base+0x7c>
   14304:	mov	r2, r5
   14308:	mov	r1, r8
   1430c:	strh	r7, [r0]
   14310:	mov	r3, #1
   14314:	mov	r0, r4
   14318:	bl	12728 <table_notify@@Base>
   1431c:	mov	r0, #0
   14320:	ldrd	r4, [sp]
   14324:	ldrd	r6, [sp, #8]
   14328:	ldr	r8, [sp, #16]
   1432c:	add	sp, sp, #20
   14330:	pop	{pc}		; (ldr pc, [sp], #4)
   14334:	mov	r0, #2
   14338:	bl	11acc <malloc@plt>
   1433c:	cmp	r0, #0
   14340:	str	r0, [r6]
   14344:	bne	14304 <table_set_short@@Base+0x4c>
   14348:	mvn	r0, #0
   1434c:	b	14320 <table_set_short@@Base+0x68>

00014350 <table_set_ushort@@Base>:
   14350:	strd	r4, [sp, #-24]!	; 0xffffffe8
   14354:	mov	r5, r2
   14358:	mov	r4, r0
   1435c:	strd	r6, [sp, #8]
   14360:	mov	r7, r3
   14364:	str	r8, [sp, #16]
   14368:	mov	r8, r1
   1436c:	str	lr, [sp, #20]
   14370:	bl	15588 <table_get_cell_ptr@@Base>
   14374:	mov	r6, r0
   14378:	mov	r1, r5
   1437c:	mov	r0, r4
   14380:	bl	12c0c <table_get_col_ptr@@Base>
   14384:	ldr	r2, [r0, #4]
   14388:	cmp	r2, #11
   1438c:	bne	143e0 <table_set_ushort@@Base+0x90>
   14390:	ldr	r0, [r6]
   14394:	cmp	r0, #0
   14398:	beq	143cc <table_set_ushort@@Base+0x7c>
   1439c:	mov	r2, r5
   143a0:	mov	r1, r8
   143a4:	strh	r7, [r0]
   143a8:	mov	r3, #1
   143ac:	mov	r0, r4
   143b0:	bl	12728 <table_notify@@Base>
   143b4:	mov	r0, #0
   143b8:	ldrd	r4, [sp]
   143bc:	ldrd	r6, [sp, #8]
   143c0:	ldr	r8, [sp, #16]
   143c4:	add	sp, sp, #20
   143c8:	pop	{pc}		; (ldr pc, [sp], #4)
   143cc:	mov	r0, #2
   143d0:	bl	11acc <malloc@plt>
   143d4:	cmp	r0, #0
   143d8:	str	r0, [r6]
   143dc:	bne	1439c <table_set_ushort@@Base+0x4c>
   143e0:	mvn	r0, #0
   143e4:	b	143b8 <table_set_ushort@@Base+0x68>

000143e8 <table_set_long@@Base>:
   143e8:	strd	r4, [sp, #-24]!	; 0xffffffe8
   143ec:	mov	r5, r2
   143f0:	mov	r4, r0
   143f4:	strd	r6, [sp, #8]
   143f8:	mov	r6, r3
   143fc:	mov	r7, r1
   14400:	str	r8, [sp, #16]
   14404:	str	lr, [sp, #20]
   14408:	bl	15588 <table_get_cell_ptr@@Base>
   1440c:	mov	r8, r0
   14410:	mov	r1, r5
   14414:	mov	r0, r4
   14418:	bl	12c0c <table_get_col_ptr@@Base>
   1441c:	ldr	r3, [r0, #4]
   14420:	cmp	r3, #12
   14424:	beq	14440 <table_set_long@@Base+0x58>
   14428:	mvn	r0, #0
   1442c:	ldrd	r4, [sp]
   14430:	ldrd	r6, [sp, #8]
   14434:	ldr	r8, [sp, #16]
   14438:	add	sp, sp, #20
   1443c:	pop	{pc}		; (ldr pc, [sp], #4)
   14440:	ldr	r0, [r8]
   14444:	cmp	r0, #0
   14448:	beq	1446c <table_set_long@@Base+0x84>
   1444c:	mov	r2, r5
   14450:	mov	r1, r7
   14454:	str	r6, [r0]
   14458:	mov	r3, #1
   1445c:	mov	r0, r4
   14460:	bl	12728 <table_notify@@Base>
   14464:	mov	r0, #0
   14468:	b	1442c <table_set_long@@Base+0x44>
   1446c:	mov	r0, #4
   14470:	bl	11acc <malloc@plt>
   14474:	cmp	r0, #0
   14478:	str	r0, [r8]
   1447c:	bne	1444c <table_set_long@@Base+0x64>
   14480:	b	14428 <table_set_long@@Base+0x40>

00014484 <table_set_ulong@@Base>:
   14484:	strd	r4, [sp, #-24]!	; 0xffffffe8
   14488:	mov	r5, r2
   1448c:	mov	r4, r0
   14490:	strd	r6, [sp, #8]
   14494:	mov	r6, r3
   14498:	mov	r7, r1
   1449c:	str	r8, [sp, #16]
   144a0:	str	lr, [sp, #20]
   144a4:	bl	15588 <table_get_cell_ptr@@Base>
   144a8:	mov	r8, r0
   144ac:	mov	r1, r5
   144b0:	mov	r0, r4
   144b4:	bl	12c0c <table_get_col_ptr@@Base>
   144b8:	ldr	r3, [r0, #4]
   144bc:	cmp	r3, #13
   144c0:	beq	144dc <table_set_ulong@@Base+0x58>
   144c4:	mvn	r0, #0
   144c8:	ldrd	r4, [sp]
   144cc:	ldrd	r6, [sp, #8]
   144d0:	ldr	r8, [sp, #16]
   144d4:	add	sp, sp, #20
   144d8:	pop	{pc}		; (ldr pc, [sp], #4)
   144dc:	ldr	r0, [r8]
   144e0:	cmp	r0, #0
   144e4:	beq	14508 <table_set_ulong@@Base+0x84>
   144e8:	mov	r2, r5
   144ec:	mov	r1, r7
   144f0:	str	r6, [r0]
   144f4:	mov	r3, #1
   144f8:	mov	r0, r4
   144fc:	bl	12728 <table_notify@@Base>
   14500:	mov	r0, #0
   14504:	b	144c8 <table_set_ulong@@Base+0x44>
   14508:	mov	r0, #4
   1450c:	bl	11acc <malloc@plt>
   14510:	cmp	r0, #0
   14514:	str	r0, [r8]
   14518:	bne	144e8 <table_set_ulong@@Base+0x64>
   1451c:	b	144c4 <table_set_ulong@@Base+0x40>

00014520 <table_set_llong@@Base>:
   14520:	strd	r4, [sp, #-24]!	; 0xffffffe8
   14524:	mov	r5, r2
   14528:	mov	r4, r0
   1452c:	strd	r6, [sp, #8]
   14530:	mov	r6, r1
   14534:	str	r8, [sp, #16]
   14538:	str	lr, [sp, #20]
   1453c:	bl	15588 <table_get_cell_ptr@@Base>
   14540:	mov	r7, r0
   14544:	mov	r1, r5
   14548:	mov	r0, r4
   1454c:	bl	12c0c <table_get_col_ptr@@Base>
   14550:	ldr	r3, [r0, #4]
   14554:	cmp	r3, #14
   14558:	beq	14574 <table_set_llong@@Base+0x54>
   1455c:	mvn	r0, #0
   14560:	ldrd	r4, [sp]
   14564:	ldrd	r6, [sp, #8]
   14568:	ldr	r8, [sp, #16]
   1456c:	add	sp, sp, #20
   14570:	pop	{pc}		; (ldr pc, [sp], #4)
   14574:	ldr	ip, [r7]
   14578:	cmp	ip, #0
   1457c:	beq	145ac <table_set_llong@@Base+0x8c>
   14580:	ldr	r7, [sp, #24]
   14584:	mov	r0, r4
   14588:	mov	r2, r5
   1458c:	mov	r1, r6
   14590:	mov	r3, #1
   14594:	ldr	lr, [sp, #28]
   14598:	str	r7, [ip]
   1459c:	str	lr, [ip, #4]
   145a0:	bl	12728 <table_notify@@Base>
   145a4:	mov	r0, #0
   145a8:	b	14560 <table_set_llong@@Base+0x40>
   145ac:	mov	r0, #8
   145b0:	bl	11acc <malloc@plt>
   145b4:	cmp	r0, #0
   145b8:	mov	ip, r0
   145bc:	str	r0, [r7]
   145c0:	bne	14580 <table_set_llong@@Base+0x60>
   145c4:	b	1455c <table_set_llong@@Base+0x3c>

000145c8 <table_set_ullong@@Base>:
   145c8:	strd	r4, [sp, #-24]!	; 0xffffffe8
   145cc:	mov	r5, r2
   145d0:	mov	r4, r0
   145d4:	strd	r6, [sp, #8]
   145d8:	mov	r6, r1
   145dc:	str	r8, [sp, #16]
   145e0:	str	lr, [sp, #20]
   145e4:	bl	15588 <table_get_cell_ptr@@Base>
   145e8:	mov	r7, r0
   145ec:	mov	r1, r5
   145f0:	mov	r0, r4
   145f4:	bl	12c0c <table_get_col_ptr@@Base>
   145f8:	ldr	r3, [r0, #4]
   145fc:	cmp	r3, #15
   14600:	beq	1461c <table_set_ullong@@Base+0x54>
   14604:	mvn	r0, #0
   14608:	ldrd	r4, [sp]
   1460c:	ldrd	r6, [sp, #8]
   14610:	ldr	r8, [sp, #16]
   14614:	add	sp, sp, #20
   14618:	pop	{pc}		; (ldr pc, [sp], #4)
   1461c:	ldr	ip, [r7]
   14620:	cmp	ip, #0
   14624:	beq	14654 <table_set_ullong@@Base+0x8c>
   14628:	ldr	r7, [sp, #24]
   1462c:	mov	r0, r4
   14630:	mov	r2, r5
   14634:	mov	r1, r6
   14638:	mov	r3, #1
   1463c:	ldr	lr, [sp, #28]
   14640:	str	r7, [ip]
   14644:	str	lr, [ip, #4]
   14648:	bl	12728 <table_notify@@Base>
   1464c:	mov	r0, #0
   14650:	b	14608 <table_set_ullong@@Base+0x40>
   14654:	mov	r0, #8
   14658:	bl	11acc <malloc@plt>
   1465c:	cmp	r0, #0
   14660:	mov	ip, r0
   14664:	str	r0, [r7]
   14668:	bne	14628 <table_set_ullong@@Base+0x60>
   1466c:	b	14604 <table_set_ullong@@Base+0x3c>

00014670 <table_set_float@@Base>:
   14670:	strd	r4, [sp, #-24]!	; 0xffffffe8
   14674:	mov	r5, r2
   14678:	mov	r4, r0
   1467c:	strd	r6, [sp, #8]
   14680:	mov	r7, r1
   14684:	vmov	r6, s0
   14688:	str	r8, [sp, #16]
   1468c:	str	lr, [sp, #20]
   14690:	bl	15588 <table_get_cell_ptr@@Base>
   14694:	mov	r8, r0
   14698:	mov	r1, r5
   1469c:	mov	r0, r4
   146a0:	bl	12c0c <table_get_col_ptr@@Base>
   146a4:	ldr	r3, [r0, #4]
   146a8:	cmp	r3, #16
   146ac:	beq	146c8 <table_set_float@@Base+0x58>
   146b0:	mvn	r0, #0
   146b4:	ldrd	r4, [sp]
   146b8:	ldrd	r6, [sp, #8]
   146bc:	ldr	r8, [sp, #16]
   146c0:	add	sp, sp, #20
   146c4:	pop	{pc}		; (ldr pc, [sp], #4)
   146c8:	ldr	r0, [r8]
   146cc:	cmp	r0, #0
   146d0:	beq	146f4 <table_set_float@@Base+0x84>
   146d4:	mov	r2, r5
   146d8:	mov	r1, r7
   146dc:	str	r6, [r0]
   146e0:	mov	r3, #1
   146e4:	mov	r0, r4
   146e8:	bl	12728 <table_notify@@Base>
   146ec:	mov	r0, #0
   146f0:	b	146b4 <table_set_float@@Base+0x44>
   146f4:	mov	r0, #4
   146f8:	bl	11acc <malloc@plt>
   146fc:	cmp	r0, #0
   14700:	str	r0, [r8]
   14704:	bne	146d4 <table_set_float@@Base+0x64>
   14708:	b	146b0 <table_set_float@@Base+0x40>

0001470c <table_set_double@@Base>:
   1470c:	strd	r4, [sp, #-20]!	; 0xffffffec
   14710:	mov	r5, r2
   14714:	mov	r4, r0
   14718:	strd	r6, [sp, #8]
   1471c:	mov	r6, r1
   14720:	str	lr, [sp, #16]
   14724:	sub	sp, sp, #12
   14728:	vstr	d0, [sp]
   1472c:	bl	15588 <table_get_cell_ptr@@Base>
   14730:	mov	r7, r0
   14734:	mov	r1, r5
   14738:	mov	r0, r4
   1473c:	bl	12c0c <table_get_col_ptr@@Base>
   14740:	ldr	r3, [r0, #4]
   14744:	cmp	r3, #17
   14748:	beq	14764 <table_set_double@@Base+0x58>
   1474c:	mvn	r0, #0
   14750:	add	sp, sp, #12
   14754:	ldrd	r4, [sp]
   14758:	ldrd	r6, [sp, #8]
   1475c:	add	sp, sp, #16
   14760:	pop	{pc}		; (ldr pc, [sp], #4)
   14764:	ldr	ip, [r7]
   14768:	cmp	ip, #0
   1476c:	beq	14798 <table_set_double@@Base+0x8c>
   14770:	ldm	sp, {r7, lr}
   14774:	mov	r0, r4
   14778:	mov	r2, r5
   1477c:	mov	r1, r6
   14780:	mov	r3, #1
   14784:	str	r7, [ip]
   14788:	str	lr, [ip, #4]
   1478c:	bl	12728 <table_notify@@Base>
   14790:	mov	r0, #0
   14794:	b	14750 <table_set_double@@Base+0x44>
   14798:	mov	r0, #8
   1479c:	bl	11acc <malloc@plt>
   147a0:	cmp	r0, #0
   147a4:	mov	ip, r0
   147a8:	str	r0, [r7]
   147ac:	bne	14770 <table_set_double@@Base+0x64>
   147b0:	b	1474c <table_set_double@@Base+0x40>

000147b4 <table_set_ldouble@@Base>:
   147b4:	strd	r4, [sp, #-20]!	; 0xffffffec
   147b8:	mov	r5, r2
   147bc:	mov	r4, r0
   147c0:	strd	r6, [sp, #8]
   147c4:	mov	r6, r1
   147c8:	str	lr, [sp, #16]
   147cc:	sub	sp, sp, #12
   147d0:	vstr	d0, [sp]
   147d4:	bl	15588 <table_get_cell_ptr@@Base>
   147d8:	mov	r7, r0
   147dc:	mov	r1, r5
   147e0:	mov	r0, r4
   147e4:	bl	12c0c <table_get_col_ptr@@Base>
   147e8:	ldr	r3, [r0, #4]
   147ec:	cmp	r3, #18
   147f0:	beq	1480c <table_set_ldouble@@Base+0x58>
   147f4:	mvn	r0, #0
   147f8:	add	sp, sp, #12
   147fc:	ldrd	r4, [sp]
   14800:	ldrd	r6, [sp, #8]
   14804:	add	sp, sp, #16
   14808:	pop	{pc}		; (ldr pc, [sp], #4)
   1480c:	ldr	ip, [r7]
   14810:	cmp	ip, #0
   14814:	beq	14840 <table_set_ldouble@@Base+0x8c>
   14818:	ldm	sp, {r7, lr}
   1481c:	mov	r0, r4
   14820:	mov	r2, r5
   14824:	mov	r1, r6
   14828:	mov	r3, #1
   1482c:	str	r7, [ip]
   14830:	str	lr, [ip, #4]
   14834:	bl	12728 <table_notify@@Base>
   14838:	mov	r0, #0
   1483c:	b	147f8 <table_set_ldouble@@Base+0x44>
   14840:	mov	r0, #8
   14844:	bl	11acc <malloc@plt>
   14848:	cmp	r0, #0
   1484c:	mov	ip, r0
   14850:	str	r0, [r7]
   14854:	bne	14818 <table_set_ldouble@@Base+0x64>
   14858:	b	147f4 <table_set_ldouble@@Base+0x40>

0001485c <table_set_string@@Base>:
   1485c:	strd	r4, [sp, #-24]!	; 0xffffffe8
   14860:	mov	r5, r2
   14864:	mov	r4, r0
   14868:	strd	r6, [sp, #8]
   1486c:	mov	r6, r3
   14870:	mov	r7, r1
   14874:	str	r8, [sp, #16]
   14878:	str	lr, [sp, #20]
   1487c:	bl	15588 <table_get_cell_ptr@@Base>
   14880:	mov	r8, r0
   14884:	mov	r1, r5
   14888:	mov	r0, r4
   1488c:	bl	12c0c <table_get_col_ptr@@Base>
   14890:	ldr	r3, [r0, #4]
   14894:	cmp	r3, #21
   14898:	beq	148b4 <table_set_string@@Base+0x58>
   1489c:	mvn	r0, #0
   148a0:	ldrd	r4, [sp]
   148a4:	ldrd	r6, [sp, #8]
   148a8:	ldr	r8, [sp, #16]
   148ac:	add	sp, sp, #20
   148b0:	pop	{pc}		; (ldr pc, [sp], #4)
   148b4:	mov	r0, r6
   148b8:	bl	11af0 <strlen@plt>
   148bc:	add	r1, r0, #1
   148c0:	ldr	r0, [r8]
   148c4:	bl	11ab4 <realloc@plt>
   148c8:	cmp	r0, #0
   148cc:	str	r0, [r8]
   148d0:	beq	1489c <table_set_string@@Base+0x40>
   148d4:	mov	r1, r6
   148d8:	bl	11ac0 <strcpy@plt>
   148dc:	mov	r0, r4
   148e0:	mov	r2, r5
   148e4:	mov	r1, r7
   148e8:	mov	r3, #1
   148ec:	bl	12728 <table_notify@@Base>
   148f0:	mov	r0, #0
   148f4:	b	148a0 <table_set_string@@Base+0x44>

000148f8 <table_set_char@@Base>:
   148f8:	strd	r4, [sp, #-24]!	; 0xffffffe8
   148fc:	mov	r5, r2
   14900:	mov	r4, r0
   14904:	strd	r6, [sp, #8]
   14908:	mov	r6, r3
   1490c:	mov	r7, r1
   14910:	str	r8, [sp, #16]
   14914:	str	lr, [sp, #20]
   14918:	bl	15588 <table_get_cell_ptr@@Base>
   1491c:	mov	r8, r0
   14920:	mov	r1, r5
   14924:	mov	r0, r4
   14928:	bl	12c0c <table_get_col_ptr@@Base>
   1492c:	ldr	r3, [r0, #4]
   14930:	cmp	r3, #19
   14934:	beq	14950 <table_set_char@@Base+0x58>
   14938:	mvn	r0, #0
   1493c:	ldrd	r4, [sp]
   14940:	ldrd	r6, [sp, #8]
   14944:	ldr	r8, [sp, #16]
   14948:	add	sp, sp, #20
   1494c:	pop	{pc}		; (ldr pc, [sp], #4)
   14950:	ldr	r0, [r8]
   14954:	cmp	r0, #0
   14958:	beq	1497c <table_set_char@@Base+0x84>
   1495c:	mov	r2, r5
   14960:	mov	r1, r7
   14964:	strb	r6, [r0]
   14968:	mov	r3, #1
   1496c:	mov	r0, r4
   14970:	bl	12728 <table_notify@@Base>
   14974:	mov	r0, #0
   14978:	b	1493c <table_set_char@@Base+0x44>
   1497c:	mov	r0, #1
   14980:	bl	11acc <malloc@plt>
   14984:	cmp	r0, #0
   14988:	str	r0, [r8]
   1498c:	bne	1495c <table_set_char@@Base+0x64>
   14990:	b	14938 <table_set_char@@Base+0x40>

00014994 <table_set_uchar@@Base>:
   14994:	strd	r4, [sp, #-24]!	; 0xffffffe8
   14998:	mov	r5, r2
   1499c:	mov	r4, r0
   149a0:	strd	r6, [sp, #8]
   149a4:	mov	r6, r3
   149a8:	mov	r7, r1
   149ac:	str	r8, [sp, #16]
   149b0:	str	lr, [sp, #20]
   149b4:	bl	15588 <table_get_cell_ptr@@Base>
   149b8:	mov	r8, r0
   149bc:	mov	r1, r5
   149c0:	mov	r0, r4
   149c4:	bl	12c0c <table_get_col_ptr@@Base>
   149c8:	ldr	r3, [r0, #4]
   149cc:	cmp	r3, #20
   149d0:	beq	149ec <table_set_uchar@@Base+0x58>
   149d4:	mvn	r0, #0
   149d8:	ldrd	r4, [sp]
   149dc:	ldrd	r6, [sp, #8]
   149e0:	ldr	r8, [sp, #16]
   149e4:	add	sp, sp, #20
   149e8:	pop	{pc}		; (ldr pc, [sp], #4)
   149ec:	ldr	r0, [r8]
   149f0:	cmp	r0, #0
   149f4:	beq	14a18 <table_set_uchar@@Base+0x84>
   149f8:	mov	r2, r5
   149fc:	mov	r1, r7
   14a00:	strb	r6, [r0]
   14a04:	mov	r3, #1
   14a08:	mov	r0, r4
   14a0c:	bl	12728 <table_notify@@Base>
   14a10:	mov	r0, #0
   14a14:	b	149d8 <table_set_uchar@@Base+0x44>
   14a18:	mov	r0, #1
   14a1c:	bl	11acc <malloc@plt>
   14a20:	cmp	r0, #0
   14a24:	str	r0, [r8]
   14a28:	bne	149f8 <table_set_uchar@@Base+0x64>
   14a2c:	b	149d4 <table_set_uchar@@Base+0x40>

00014a30 <table_set_ptr@@Base>:
   14a30:	strd	r4, [sp, #-24]!	; 0xffffffe8
   14a34:	mov	r5, r2
   14a38:	mov	r4, r0
   14a3c:	strd	r6, [sp, #8]
   14a40:	mov	r7, r3
   14a44:	str	r8, [sp, #16]
   14a48:	mov	r8, r1
   14a4c:	str	lr, [sp, #20]
   14a50:	bl	15588 <table_get_cell_ptr@@Base>
   14a54:	mov	r6, r0
   14a58:	mov	r1, r5
   14a5c:	mov	r0, r4
   14a60:	bl	12c0c <table_get_col_ptr@@Base>
   14a64:	ldr	r2, [r0, #4]
   14a68:	cmp	r2, #23
   14a6c:	mvnne	r0, #0
   14a70:	bne	14a90 <table_set_ptr@@Base+0x60>
   14a74:	mov	r0, r4
   14a78:	mov	r2, r5
   14a7c:	str	r7, [r6]
   14a80:	mov	r1, r8
   14a84:	mov	r3, #1
   14a88:	bl	12728 <table_notify@@Base>
   14a8c:	mov	r0, #0
   14a90:	ldrd	r4, [sp]
   14a94:	ldrd	r6, [sp, #8]
   14a98:	ldr	r8, [sp, #16]
   14a9c:	add	sp, sp, #20
   14aa0:	pop	{pc}		; (ldr pc, [sp], #4)

00014aa4 <table_cell_init@@Base>:
   14aa4:	str	r4, [sp, #-8]!
   14aa8:	mov	r4, r2
   14aac:	str	lr, [sp, #4]
   14ab0:	bl	13890 <table_get_row_ptr@@Base>
   14ab4:	ldr	r3, [r0]
   14ab8:	mov	r2, #0
   14abc:	str	r2, [r3, r4, lsl #2]
   14ac0:	ldr	r4, [sp]
   14ac4:	add	sp, sp, #4
   14ac8:	pop	{pc}		; (ldr pc, [sp], #4)

00014acc <table_cell_destroy@@Base>:
   14acc:	strd	r4, [sp, #-16]!
   14ad0:	mov	r4, r2
   14ad4:	mov	r5, r0
   14ad8:	str	r6, [sp, #8]
   14adc:	mov	r6, r1
   14ae0:	mov	r1, r2
   14ae4:	str	lr, [sp, #12]
   14ae8:	bl	128e4 <table_get_column_data_type@@Base>
   14aec:	cmp	r0, #23
   14af0:	bne	14b04 <table_cell_destroy@@Base+0x38>
   14af4:	ldrd	r4, [sp]
   14af8:	ldr	r6, [sp, #8]
   14afc:	add	sp, sp, #12
   14b00:	pop	{pc}		; (ldr pc, [sp], #4)
   14b04:	mov	r1, r6
   14b08:	mov	r0, r5
   14b0c:	bl	13890 <table_get_row_ptr@@Base>
   14b10:	ldr	r3, [r0]
   14b14:	ldr	r0, [r3, r4, lsl #2]
   14b18:	cmp	r0, #0
   14b1c:	beq	14af4 <table_cell_destroy@@Base+0x28>
   14b20:	ldrd	r4, [sp]
   14b24:	ldr	r6, [sp, #8]
   14b28:	ldr	lr, [sp, #12]
   14b2c:	add	sp, sp, #16
   14b30:	b	11a9c <free@plt>

00014b34 <table_cell_to_buffer@@Base>:
   14b34:	strd	r4, [sp, #-20]!	; 0xffffffec
   14b38:	mov	r4, r2
   14b3c:	mov	r5, r3
   14b40:	strd	r6, [sp, #8]
   14b44:	mov	r7, r1
   14b48:	mov	r1, r2
   14b4c:	str	lr, [sp, #16]
   14b50:	sub	sp, sp, #12
   14b54:	mov	r6, r0
   14b58:	bl	128e4 <table_get_column_data_type@@Base>
   14b5c:	cmp	r0, #23
   14b60:	ldrls	pc, [pc, r0, lsl #2]
   14b64:	b	14bf0 <table_cell_to_buffer@@Base+0xbc>
   14b68:	strdeq	r4, [r1], -ip
   14b6c:	andeq	r4, r1, r8, ror #29
   14b70:	ldrdeq	r4, [r1], -r4	; <UNPREDICTABLE>
   14b74:	andeq	r4, r1, r0, asr #29
   14b78:	andeq	r4, r1, ip, lsr #29
   14b7c:	muleq	r1, r8, lr
   14b80:	andeq	r4, r1, r4, lsl #29
   14b84:	andeq	r4, r1, r8, asr lr
   14b88:	andeq	r4, r1, r4, asr #28
   14b8c:	andeq	r4, r1, r0, lsr lr
   14b90:	andeq	r4, r1, r4, lsl #28
   14b94:	ldrdeq	r4, [r1], -r8
   14b98:	andeq	r4, r1, ip, lsr #27
   14b9c:	andeq	r4, r1, r0, lsl #27
   14ba0:	andeq	r4, r1, r4, asr sp
   14ba4:	andeq	r4, r1, r8, lsr #26
   14ba8:	strdeq	r4, [r1], -r8
   14bac:	andeq	r4, r1, ip, asr #25
   14bb0:	andeq	r4, r1, r0, lsr #25
   14bb4:	andeq	r4, r1, ip, lsl #25
   14bb8:	andeq	r4, r1, r8, asr #23
   14bbc:	andeq	r4, r1, r0, ror #24
   14bc0:	andeq	r4, r1, r4, lsr ip
   14bc4:	andeq	r4, r1, r8, lsl #24
   14bc8:	mov	r2, r4
   14bcc:	mov	r1, r7
   14bd0:	mov	r0, r6
   14bd4:	bl	13590 <table_get_uchar@@Base>
   14bd8:	mov	r3, r0
   14bdc:	movw	r2, #22196	; 0x56b4
   14be0:	movt	r2, #1
   14be4:	mov	r0, r5
   14be8:	ldr	r1, [sp, #32]
   14bec:	bl	11b08 <snprintf@plt>
   14bf0:	mov	r0, #0
   14bf4:	add	sp, sp, #12
   14bf8:	ldrd	r4, [sp]
   14bfc:	ldrd	r6, [sp, #8]
   14c00:	add	sp, sp, #16
   14c04:	pop	{pc}		; (ldr pc, [sp], #4)
   14c08:	mov	r2, r4
   14c0c:	mov	r1, r7
   14c10:	mov	r0, r6
   14c14:	bl	135cc <table_get_ptr@@Base>
   14c18:	mov	r3, r0
   14c1c:	movw	r2, #22200	; 0x56b8
   14c20:	movt	r2, #1
   14c24:	mov	r0, r5
   14c28:	ldr	r1, [sp, #32]
   14c2c:	bl	11b08 <snprintf@plt>
   14c30:	b	14bf0 <table_cell_to_buffer@@Base+0xbc>
   14c34:	mov	r2, r4
   14c38:	mov	r1, r7
   14c3c:	mov	r0, r6
   14c40:	bl	132f0 <table_get_bool@@Base>
   14c44:	mov	r3, r0
   14c48:	movw	r2, #22140	; 0x567c
   14c4c:	movt	r2, #1
   14c50:	mov	r0, r5
   14c54:	ldr	r1, [sp, #32]
   14c58:	bl	11b08 <snprintf@plt>
   14c5c:	b	14bf0 <table_cell_to_buffer@@Base+0xbc>
   14c60:	mov	r2, r4
   14c64:	mov	r1, r7
   14c68:	mov	r0, r6
   14c6c:	bl	135b0 <table_get_string@@Base>
   14c70:	mov	r3, r0
   14c74:	movw	r2, #22180	; 0x56a4
   14c78:	movt	r2, #1
   14c7c:	mov	r0, r5
   14c80:	ldr	r1, [sp, #32]
   14c84:	bl	11b08 <snprintf@plt>
   14c88:	b	14bf0 <table_cell_to_buffer@@Base+0xbc>
   14c8c:	mov	r2, r4
   14c90:	mov	r1, r7
   14c94:	mov	r0, r6
   14c98:	bl	13570 <table_get_char@@Base>
   14c9c:	b	14bd8 <table_cell_to_buffer@@Base+0xa4>
   14ca0:	mov	r2, r4
   14ca4:	mov	r1, r7
   14ca8:	mov	r0, r6
   14cac:	bl	13550 <table_get_ldouble@@Base>
   14cb0:	mov	r0, r5
   14cb4:	movw	r2, #22192	; 0x56b0
   14cb8:	movt	r2, #1
   14cbc:	vstr	d0, [sp]
   14cc0:	ldr	r1, [sp, #32]
   14cc4:	bl	11b08 <snprintf@plt>
   14cc8:	b	14bf0 <table_cell_to_buffer@@Base+0xbc>
   14ccc:	mov	r2, r4
   14cd0:	mov	r1, r7
   14cd4:	mov	r0, r6
   14cd8:	bl	13530 <table_get_double@@Base>
   14cdc:	mov	r0, r5
   14ce0:	movw	r2, #22188	; 0x56ac
   14ce4:	movt	r2, #1
   14ce8:	vstr	d0, [sp]
   14cec:	ldr	r1, [sp, #32]
   14cf0:	bl	11b08 <snprintf@plt>
   14cf4:	b	14bf0 <table_cell_to_buffer@@Base+0xbc>
   14cf8:	mov	r2, r4
   14cfc:	mov	r1, r7
   14d00:	mov	r0, r6
   14d04:	bl	13510 <table_get_float@@Base>
   14d08:	vcvt.f64.f32	d0, s0
   14d0c:	mov	r0, r5
   14d10:	movw	r2, #22184	; 0x56a8
   14d14:	movt	r2, #1
   14d18:	ldr	r1, [sp, #32]
   14d1c:	vstr	d0, [sp]
   14d20:	bl	11b08 <snprintf@plt>
   14d24:	b	14bf0 <table_cell_to_buffer@@Base+0xbc>
   14d28:	mov	r2, r4
   14d2c:	mov	r1, r7
   14d30:	mov	r0, r6
   14d34:	bl	134f0 <table_get_ullong@@Base>
   14d38:	movw	r2, #22156	; 0x568c
   14d3c:	movt	r2, #1
   14d40:	strd	r0, [sp]
   14d44:	mov	r0, r5
   14d48:	ldr	r1, [sp, #32]
   14d4c:	bl	11b08 <snprintf@plt>
   14d50:	b	14bf0 <table_cell_to_buffer@@Base+0xbc>
   14d54:	mov	r2, r4
   14d58:	mov	r1, r7
   14d5c:	mov	r0, r6
   14d60:	bl	134d0 <table_get_llong@@Base>
   14d64:	movw	r2, #22148	; 0x5684
   14d68:	movt	r2, #1
   14d6c:	strd	r0, [sp]
   14d70:	mov	r0, r5
   14d74:	ldr	r1, [sp, #32]
   14d78:	bl	11b08 <snprintf@plt>
   14d7c:	b	14bf0 <table_cell_to_buffer@@Base+0xbc>
   14d80:	mov	r2, r4
   14d84:	mov	r1, r7
   14d88:	mov	r0, r6
   14d8c:	bl	134b0 <table_get_ulong@@Base>
   14d90:	mov	r3, r0
   14d94:	movw	r2, #22176	; 0x56a0
   14d98:	movt	r2, #1
   14d9c:	mov	r0, r5
   14da0:	ldr	r1, [sp, #32]
   14da4:	bl	11b08 <snprintf@plt>
   14da8:	b	14bf0 <table_cell_to_buffer@@Base+0xbc>
   14dac:	mov	r2, r4
   14db0:	mov	r1, r7
   14db4:	mov	r0, r6
   14db8:	bl	13490 <table_get_long@@Base>
   14dbc:	mov	r3, r0
   14dc0:	movw	r2, #22172	; 0x569c
   14dc4:	movt	r2, #1
   14dc8:	mov	r0, r5
   14dcc:	ldr	r1, [sp, #32]
   14dd0:	bl	11b08 <snprintf@plt>
   14dd4:	b	14bf0 <table_cell_to_buffer@@Base+0xbc>
   14dd8:	mov	r2, r4
   14ddc:	mov	r1, r7
   14de0:	mov	r0, r6
   14de4:	bl	13470 <table_get_ushort@@Base>
   14de8:	mov	r3, r0
   14dec:	movw	r2, #22168	; 0x5698
   14df0:	movt	r2, #1
   14df4:	mov	r0, r5
   14df8:	ldr	r1, [sp, #32]
   14dfc:	bl	11b08 <snprintf@plt>
   14e00:	b	14bf0 <table_cell_to_buffer@@Base+0xbc>
   14e04:	mov	r2, r4
   14e08:	mov	r1, r7
   14e0c:	mov	r0, r6
   14e10:	bl	13450 <table_get_short@@Base>
   14e14:	mov	r3, r0
   14e18:	movw	r2, #22164	; 0x5694
   14e1c:	movt	r2, #1
   14e20:	mov	r0, r5
   14e24:	ldr	r1, [sp, #32]
   14e28:	bl	11b08 <snprintf@plt>
   14e2c:	b	14bf0 <table_cell_to_buffer@@Base+0xbc>
   14e30:	mov	r2, r4
   14e34:	mov	r1, r7
   14e38:	mov	r0, r6
   14e3c:	bl	13430 <table_get_uint64@@Base>
   14e40:	b	14d38 <table_cell_to_buffer@@Base+0x204>
   14e44:	mov	r2, r4
   14e48:	mov	r1, r7
   14e4c:	mov	r0, r6
   14e50:	bl	13410 <table_get_int64@@Base>
   14e54:	b	14d64 <table_cell_to_buffer@@Base+0x230>
   14e58:	mov	r2, r4
   14e5c:	mov	r1, r7
   14e60:	mov	r0, r6
   14e64:	bl	133f0 <table_get_uint32@@Base>
   14e68:	mov	r3, r0
   14e6c:	movw	r2, #22144	; 0x5680
   14e70:	movt	r2, #1
   14e74:	mov	r0, r5
   14e78:	ldr	r1, [sp, #32]
   14e7c:	bl	11b08 <snprintf@plt>
   14e80:	b	14bf0 <table_cell_to_buffer@@Base+0xbc>
   14e84:	mov	r2, r4
   14e88:	mov	r1, r7
   14e8c:	mov	r0, r6
   14e90:	bl	133d0 <table_get_int32@@Base>
   14e94:	b	14c44 <table_cell_to_buffer@@Base+0x110>
   14e98:	mov	r2, r4
   14e9c:	mov	r1, r7
   14ea0:	mov	r0, r6
   14ea4:	bl	133b0 <table_get_uint16@@Base>
   14ea8:	b	14e68 <table_cell_to_buffer@@Base+0x334>
   14eac:	mov	r2, r4
   14eb0:	mov	r1, r7
   14eb4:	mov	r0, r6
   14eb8:	bl	13390 <table_get_int16@@Base>
   14ebc:	b	14c44 <table_cell_to_buffer@@Base+0x110>
   14ec0:	mov	r2, r4
   14ec4:	mov	r1, r7
   14ec8:	mov	r0, r6
   14ecc:	bl	13370 <table_get_uint8@@Base>
   14ed0:	b	14e68 <table_cell_to_buffer@@Base+0x334>
   14ed4:	mov	r2, r4
   14ed8:	mov	r1, r7
   14edc:	mov	r0, r6
   14ee0:	bl	13350 <table_get_int8@@Base>
   14ee4:	b	14c44 <table_cell_to_buffer@@Base+0x110>
   14ee8:	mov	r2, r4
   14eec:	mov	r1, r7
   14ef0:	mov	r0, r6
   14ef4:	bl	13330 <table_get_uint@@Base>
   14ef8:	b	14e68 <table_cell_to_buffer@@Base+0x334>
   14efc:	mov	r2, r4
   14f00:	mov	r1, r7
   14f04:	mov	r0, r6
   14f08:	bl	13310 <table_get_int@@Base>
   14f0c:	b	14c44 <table_cell_to_buffer@@Base+0x110>

00014f10 <table_cell_from_buffer@@Base>:
   14f10:	strd	r4, [sp, #-28]!	; 0xffffffe4
   14f14:	mov	r4, r2
   14f18:	mov	r5, r3
   14f1c:	strd	r6, [sp, #8]
   14f20:	strd	r8, [sp, #16]
   14f24:	mov	r9, r1
   14f28:	mov	r1, r2
   14f2c:	str	lr, [sp, #24]
   14f30:	sub	sp, sp, #268	; 0x10c
   14f34:	mov	r8, r0
   14f38:	bl	128e4 <table_get_column_data_type@@Base>
   14f3c:	cmp	r0, #23
   14f40:	ldrls	pc, [pc, r0, lsl #2]
   14f44:	b	1553c <table_cell_from_buffer@@Base+0x62c>
   14f48:	ldrdeq	r5, [r1], -r0
   14f4c:	muleq	r1, r8, r4
   14f50:	andeq	r5, r1, r0, ror #8
   14f54:	andeq	r5, r1, r8, lsr #8
   14f58:	strdeq	r5, [r1], -r0
   14f5c:			; <UNDEFINED> instruction: 0x000153b8
   14f60:	andeq	r5, r1, r0, lsl #7
   14f64:	andeq	r5, r1, r8, asr #6
   14f68:	andeq	r5, r1, ip, lsl #6
   14f6c:	ldrdeq	r5, [r1], -r0
   14f70:	muleq	r1, r8, r2
   14f74:	andeq	r5, r1, r0, ror #4
   14f78:	andeq	r5, r1, r8, lsr #4
   14f7c:	strdeq	r5, [r1], -r0
   14f80:			; <UNDEFINED> instruction: 0x000151b4
   14f84:	andeq	r5, r1, r8, ror r1
   14f88:	andeq	r5, r1, r8, lsl #2
   14f8c:	ldrdeq	r5, [r1], -r0
   14f90:	andeq	r5, r1, r0, asr #2
   14f94:	andeq	r5, r1, r8, lsr #32
   14f98:	muleq	r1, r8, r0
   14f9c:	andeq	r5, r1, r0, rrx
   14fa0:	andeq	r4, r1, r4, ror #31
   14fa4:	andeq	r4, r1, r8, lsr #31
   14fa8:	mov	r0, r5
   14fac:	movw	r1, #22200	; 0x56b8
   14fb0:	movt	r1, #1
   14fb4:	add	r2, sp, #8
   14fb8:	bl	11b14 <__isoc99_sscanf@plt>
   14fbc:	cmp	r0, #1
   14fc0:	beq	15508 <table_cell_from_buffer@@Base+0x5f8>
   14fc4:	mvn	r5, #0
   14fc8:	mov	r0, r5
   14fcc:	add	sp, sp, #268	; 0x10c
   14fd0:	ldrd	r4, [sp]
   14fd4:	ldrd	r6, [sp, #8]
   14fd8:	ldrd	r8, [sp, #16]
   14fdc:	add	sp, sp, #24
   14fe0:	pop	{pc}		; (ldr pc, [sp], #4)
   14fe4:	mov	r0, r5
   14fe8:	movw	r1, #22140	; 0x567c
   14fec:	movt	r1, #1
   14ff0:	add	r2, sp, #8
   14ff4:	bl	11b14 <__isoc99_sscanf@plt>
   14ff8:	cmp	r0, #1
   14ffc:	bne	14fc4 <table_cell_from_buffer@@Base+0xb4>
   15000:	ldr	r5, [sp, #8]
   15004:	cmp	r5, #0
   15008:	beq	15524 <table_cell_from_buffer@@Base+0x614>
   1500c:	mov	r3, r0
   15010:	mov	r2, r4
   15014:	mov	r1, r9
   15018:	mov	r0, r8
   1501c:	bl	13c1c <table_set_bool@@Base>
   15020:	mov	r5, #0
   15024:	b	14fc8 <table_cell_from_buffer@@Base+0xb8>
   15028:	mov	r0, r5
   1502c:	movw	r1, #22196	; 0x56b4
   15030:	movt	r1, #1
   15034:	add	r2, sp, #8
   15038:	bl	11b14 <__isoc99_sscanf@plt>
   1503c:	cmp	r0, #1
   15040:	bne	14fc4 <table_cell_from_buffer@@Base+0xb4>
   15044:	mov	r2, r4
   15048:	mov	r1, r9
   1504c:	ldrb	r3, [sp, #8]
   15050:	mov	r0, r8
   15054:	mov	r5, #0
   15058:	bl	148f8 <table_set_char@@Base>
   1505c:	b	14fc8 <table_cell_from_buffer@@Base+0xb8>
   15060:	mov	r0, r5
   15064:	add	r2, sp, #8
   15068:	movw	r1, #22180	; 0x56a4
   1506c:	movt	r1, #1
   15070:	bl	11b14 <__isoc99_sscanf@plt>
   15074:	cmp	r0, #1
   15078:	bne	14fc4 <table_cell_from_buffer@@Base+0xb4>
   1507c:	add	r3, sp, #8
   15080:	mov	r2, r4
   15084:	mov	r1, r9
   15088:	mov	r0, r8
   1508c:	bl	1485c <table_set_string@@Base>
   15090:	mov	r5, #0
   15094:	b	14fc8 <table_cell_from_buffer@@Base+0xb8>
   15098:	mov	r0, r5
   1509c:	movw	r1, #22196	; 0x56b4
   150a0:	movt	r1, #1
   150a4:	add	r2, sp, #8
   150a8:	bl	11b14 <__isoc99_sscanf@plt>
   150ac:	cmp	r0, #1
   150b0:	bne	14fc4 <table_cell_from_buffer@@Base+0xb4>
   150b4:	mov	r2, r4
   150b8:	mov	r1, r9
   150bc:	ldrb	r3, [sp, #8]
   150c0:	mov	r0, r8
   150c4:	mov	r5, #0
   150c8:	bl	14994 <table_set_uchar@@Base>
   150cc:	b	14fc8 <table_cell_from_buffer@@Base+0xb8>
   150d0:	mov	r0, r5
   150d4:	movw	r1, #22188	; 0x56ac
   150d8:	movt	r1, #1
   150dc:	add	r2, sp, #8
   150e0:	bl	11b14 <__isoc99_sscanf@plt>
   150e4:	cmp	r0, #1
   150e8:	bne	14fc4 <table_cell_from_buffer@@Base+0xb4>
   150ec:	mov	r2, r4
   150f0:	mov	r1, r9
   150f4:	vldr	d0, [sp, #8]
   150f8:	mov	r0, r8
   150fc:	mov	r5, #0
   15100:	bl	1470c <table_set_double@@Base>
   15104:	b	14fc8 <table_cell_from_buffer@@Base+0xb8>
   15108:	mov	r0, r5
   1510c:	movw	r1, #22184	; 0x56a8
   15110:	movt	r1, #1
   15114:	add	r2, sp, #8
   15118:	bl	11b14 <__isoc99_sscanf@plt>
   1511c:	cmp	r0, #1
   15120:	bne	14fc4 <table_cell_from_buffer@@Base+0xb4>
   15124:	mov	r2, r4
   15128:	mov	r1, r9
   1512c:	vldr	s0, [sp, #8]
   15130:	mov	r0, r8
   15134:	mov	r5, #0
   15138:	bl	14670 <table_set_float@@Base>
   1513c:	b	14fc8 <table_cell_from_buffer@@Base+0xb8>
   15140:	mov	r0, r5
   15144:	movw	r1, #22192	; 0x56b0
   15148:	movt	r1, #1
   1514c:	add	r2, sp, #8
   15150:	bl	11b14 <__isoc99_sscanf@plt>
   15154:	cmp	r0, #1
   15158:	bne	14fc4 <table_cell_from_buffer@@Base+0xb4>
   1515c:	mov	r2, r4
   15160:	mov	r1, r9
   15164:	vldr	d0, [sp, #8]
   15168:	mov	r0, r8
   1516c:	mov	r5, #0
   15170:	bl	147b4 <table_set_ldouble@@Base>
   15174:	b	14fc8 <table_cell_from_buffer@@Base+0xb8>
   15178:	mov	r0, r5
   1517c:	add	r2, sp, #8
   15180:	movw	r1, #22156	; 0x568c
   15184:	movt	r1, #1
   15188:	bl	11b14 <__isoc99_sscanf@plt>
   1518c:	cmp	r0, #1
   15190:	bne	14fc4 <table_cell_from_buffer@@Base+0xb4>
   15194:	ldrd	r6, [sp, #8]
   15198:	mov	r2, r4
   1519c:	mov	r1, r9
   151a0:	mov	r0, r8
   151a4:	mov	r5, #0
   151a8:	strd	r6, [sp]
   151ac:	bl	145c8 <table_set_ullong@@Base>
   151b0:	b	14fc8 <table_cell_from_buffer@@Base+0xb8>
   151b4:	mov	r0, r5
   151b8:	add	r2, sp, #8
   151bc:	movw	r1, #22148	; 0x5684
   151c0:	movt	r1, #1
   151c4:	bl	11b14 <__isoc99_sscanf@plt>
   151c8:	cmp	r0, #1
   151cc:	bne	14fc4 <table_cell_from_buffer@@Base+0xb4>
   151d0:	ldrd	r6, [sp, #8]
   151d4:	mov	r2, r4
   151d8:	mov	r1, r9
   151dc:	mov	r0, r8
   151e0:	mov	r5, #0
   151e4:	strd	r6, [sp]
   151e8:	bl	14520 <table_set_llong@@Base>
   151ec:	b	14fc8 <table_cell_from_buffer@@Base+0xb8>
   151f0:	mov	r0, r5
   151f4:	movw	r1, #22176	; 0x56a0
   151f8:	movt	r1, #1
   151fc:	add	r2, sp, #8
   15200:	bl	11b14 <__isoc99_sscanf@plt>
   15204:	cmp	r0, #1
   15208:	bne	14fc4 <table_cell_from_buffer@@Base+0xb4>
   1520c:	mov	r2, r4
   15210:	mov	r1, r9
   15214:	ldr	r3, [sp, #8]
   15218:	mov	r0, r8
   1521c:	mov	r5, #0
   15220:	bl	14484 <table_set_ulong@@Base>
   15224:	b	14fc8 <table_cell_from_buffer@@Base+0xb8>
   15228:	mov	r0, r5
   1522c:	movw	r1, #22172	; 0x569c
   15230:	movt	r1, #1
   15234:	add	r2, sp, #8
   15238:	bl	11b14 <__isoc99_sscanf@plt>
   1523c:	cmp	r0, #1
   15240:	bne	14fc4 <table_cell_from_buffer@@Base+0xb4>
   15244:	mov	r2, r4
   15248:	mov	r1, r9
   1524c:	ldr	r3, [sp, #8]
   15250:	mov	r0, r8
   15254:	mov	r5, #0
   15258:	bl	143e8 <table_set_long@@Base>
   1525c:	b	14fc8 <table_cell_from_buffer@@Base+0xb8>
   15260:	mov	r0, r5
   15264:	add	r2, sp, #8
   15268:	movw	r1, #22168	; 0x5698
   1526c:	movt	r1, #1
   15270:	bl	11b14 <__isoc99_sscanf@plt>
   15274:	cmp	r0, #1
   15278:	bne	14fc4 <table_cell_from_buffer@@Base+0xb4>
   1527c:	ldrh	r3, [sp, #8]
   15280:	mov	r2, r4
   15284:	mov	r1, r9
   15288:	mov	r0, r8
   1528c:	mov	r5, #0
   15290:	bl	14350 <table_set_ushort@@Base>
   15294:	b	14fc8 <table_cell_from_buffer@@Base+0xb8>
   15298:	mov	r0, r5
   1529c:	add	r2, sp, #8
   152a0:	movw	r1, #22164	; 0x5694
   152a4:	movt	r1, #1
   152a8:	bl	11b14 <__isoc99_sscanf@plt>
   152ac:	cmp	r0, #1
   152b0:	bne	14fc4 <table_cell_from_buffer@@Base+0xb4>
   152b4:	ldrsh	r3, [sp, #8]
   152b8:	mov	r2, r4
   152bc:	mov	r1, r9
   152c0:	mov	r0, r8
   152c4:	mov	r5, #0
   152c8:	bl	142b8 <table_set_short@@Base>
   152cc:	b	14fc8 <table_cell_from_buffer@@Base+0xb8>
   152d0:	mov	r0, r5
   152d4:	add	r2, sp, #8
   152d8:	movw	r1, #22156	; 0x568c
   152dc:	movt	r1, #1
   152e0:	bl	11b14 <__isoc99_sscanf@plt>
   152e4:	cmp	r0, #1
   152e8:	bne	14fc4 <table_cell_from_buffer@@Base+0xb4>
   152ec:	ldrd	r6, [sp, #8]
   152f0:	mov	r2, r4
   152f4:	mov	r1, r9
   152f8:	mov	r0, r8
   152fc:	mov	r5, #0
   15300:	strd	r6, [sp]
   15304:	bl	14214 <table_set_uint64@@Base>
   15308:	b	14fc8 <table_cell_from_buffer@@Base+0xb8>
   1530c:	mov	r0, r5
   15310:	add	r2, sp, #8
   15314:	movw	r1, #22148	; 0x5684
   15318:	movt	r1, #1
   1531c:	bl	11b14 <__isoc99_sscanf@plt>
   15320:	cmp	r0, #1
   15324:	bne	14fc4 <table_cell_from_buffer@@Base+0xb4>
   15328:	ldrd	r6, [sp, #8]
   1532c:	mov	r2, r4
   15330:	mov	r1, r9
   15334:	mov	r0, r8
   15338:	mov	r5, #0
   1533c:	strd	r6, [sp]
   15340:	bl	14174 <table_set_int64@@Base>
   15344:	b	14fc8 <table_cell_from_buffer@@Base+0xb8>
   15348:	mov	r0, r5
   1534c:	movw	r1, #22144	; 0x5680
   15350:	movt	r1, #1
   15354:	add	r2, sp, #8
   15358:	bl	11b14 <__isoc99_sscanf@plt>
   1535c:	cmp	r0, #1
   15360:	bne	14fc4 <table_cell_from_buffer@@Base+0xb4>
   15364:	mov	r2, r4
   15368:	mov	r1, r9
   1536c:	ldr	r3, [sp, #8]
   15370:	mov	r0, r8
   15374:	mov	r5, #0
   15378:	bl	140dc <table_set_uint32@@Base>
   1537c:	b	14fc8 <table_cell_from_buffer@@Base+0xb8>
   15380:	mov	r0, r5
   15384:	movw	r1, #22140	; 0x567c
   15388:	movt	r1, #1
   1538c:	add	r2, sp, #8
   15390:	bl	11b14 <__isoc99_sscanf@plt>
   15394:	cmp	r0, #1
   15398:	bne	14fc4 <table_cell_from_buffer@@Base+0xb4>
   1539c:	mov	r2, r4
   153a0:	mov	r1, r9
   153a4:	ldr	r3, [sp, #8]
   153a8:	mov	r0, r8
   153ac:	mov	r5, #0
   153b0:	bl	14044 <table_set_int32@@Base>
   153b4:	b	14fc8 <table_cell_from_buffer@@Base+0xb8>
   153b8:	mov	r0, r5
   153bc:	add	r2, sp, #8
   153c0:	movw	r1, #22168	; 0x5698
   153c4:	movt	r1, #1
   153c8:	bl	11b14 <__isoc99_sscanf@plt>
   153cc:	cmp	r0, #1
   153d0:	bne	14fc4 <table_cell_from_buffer@@Base+0xb4>
   153d4:	ldrh	r3, [sp, #8]
   153d8:	mov	r2, r4
   153dc:	mov	r1, r9
   153e0:	mov	r0, r8
   153e4:	mov	r5, #0
   153e8:	bl	13fac <table_set_uint16@@Base>
   153ec:	b	14fc8 <table_cell_from_buffer@@Base+0xb8>
   153f0:	mov	r0, r5
   153f4:	add	r2, sp, #8
   153f8:	movw	r1, #22164	; 0x5694
   153fc:	movt	r1, #1
   15400:	bl	11b14 <__isoc99_sscanf@plt>
   15404:	cmp	r0, #1
   15408:	bne	14fc4 <table_cell_from_buffer@@Base+0xb4>
   1540c:	ldrsh	r3, [sp, #8]
   15410:	mov	r2, r4
   15414:	mov	r1, r9
   15418:	mov	r0, r8
   1541c:	mov	r5, #0
   15420:	bl	13f14 <table_set_int16@@Base>
   15424:	b	14fc8 <table_cell_from_buffer@@Base+0xb8>
   15428:	mov	r0, r5
   1542c:	movw	r1, #22212	; 0x56c4
   15430:	movt	r1, #1
   15434:	add	r2, sp, #8
   15438:	bl	11b14 <__isoc99_sscanf@plt>
   1543c:	cmp	r0, #1
   15440:	bne	14fc4 <table_cell_from_buffer@@Base+0xb4>
   15444:	mov	r2, r4
   15448:	mov	r1, r9
   1544c:	ldrb	r3, [sp, #8]
   15450:	mov	r0, r8
   15454:	mov	r5, #0
   15458:	bl	13e7c <table_set_uint8@@Base>
   1545c:	b	14fc8 <table_cell_from_buffer@@Base+0xb8>
   15460:	mov	r0, r5
   15464:	add	r2, sp, #8
   15468:	movw	r1, #22204	; 0x56bc
   1546c:	movt	r1, #1
   15470:	bl	11b14 <__isoc99_sscanf@plt>
   15474:	cmp	r0, #1
   15478:	bne	14fc4 <table_cell_from_buffer@@Base+0xb4>
   1547c:	ldrsb	r3, [sp, #8]
   15480:	mov	r2, r4
   15484:	mov	r1, r9
   15488:	mov	r0, r8
   1548c:	mov	r5, #0
   15490:	bl	13de4 <table_set_int8@@Base>
   15494:	b	14fc8 <table_cell_from_buffer@@Base+0xb8>
   15498:	mov	r0, r5
   1549c:	movw	r1, #22144	; 0x5680
   154a0:	movt	r1, #1
   154a4:	add	r2, sp, #8
   154a8:	bl	11b14 <__isoc99_sscanf@plt>
   154ac:	cmp	r0, #1
   154b0:	bne	14fc4 <table_cell_from_buffer@@Base+0xb4>
   154b4:	mov	r2, r4
   154b8:	mov	r1, r9
   154bc:	ldr	r3, [sp, #8]
   154c0:	mov	r0, r8
   154c4:	mov	r5, #0
   154c8:	bl	13d4c <table_set_uint@@Base>
   154cc:	b	14fc8 <table_cell_from_buffer@@Base+0xb8>
   154d0:	mov	r0, r5
   154d4:	movw	r1, #22140	; 0x567c
   154d8:	movt	r1, #1
   154dc:	add	r2, sp, #8
   154e0:	bl	11b14 <__isoc99_sscanf@plt>
   154e4:	cmp	r0, #1
   154e8:	bne	14fc4 <table_cell_from_buffer@@Base+0xb4>
   154ec:	mov	r2, r4
   154f0:	mov	r1, r9
   154f4:	ldr	r3, [sp, #8]
   154f8:	mov	r0, r8
   154fc:	mov	r5, #0
   15500:	bl	13cb4 <table_set_int@@Base>
   15504:	b	14fc8 <table_cell_from_buffer@@Base+0xb8>
   15508:	mov	r2, r4
   1550c:	mov	r1, r9
   15510:	ldr	r3, [sp, #8]
   15514:	mov	r0, r8
   15518:	mov	r5, #0
   1551c:	bl	14a30 <table_set_ptr@@Base>
   15520:	b	14fc8 <table_cell_from_buffer@@Base+0xb8>
   15524:	mov	r2, r4
   15528:	mov	r1, r9
   1552c:	mov	r0, r8
   15530:	mov	r3, r5
   15534:	bl	13c1c <table_set_bool@@Base>
   15538:	b	14fc8 <table_cell_from_buffer@@Base+0xb8>
   1553c:	mov	r5, #0
   15540:	b	14fc8 <table_cell_from_buffer@@Base+0xb8>

00015544 <table_cell_nullify@@Base>:
   15544:	strd	r4, [sp, #-16]!
   15548:	mov	r5, r2
   1554c:	str	r6, [sp, #8]
   15550:	str	lr, [sp, #12]
   15554:	bl	13890 <table_get_row_ptr@@Base>
   15558:	ldr	r4, [r0]
   1555c:	ldr	r0, [r4, r5, lsl #2]
   15560:	cmp	r0, #0
   15564:	beq	15574 <table_cell_nullify@@Base+0x30>
   15568:	bl	11a9c <free@plt>
   1556c:	mov	r3, #0
   15570:	str	r3, [r4, r5, lsl #2]
   15574:	ldrd	r4, [sp]
   15578:	mov	r0, #0
   1557c:	ldr	r6, [sp, #8]
   15580:	add	sp, sp, #12
   15584:	pop	{pc}		; (ldr pc, [sp], #4)

00015588 <table_get_cell_ptr@@Base>:
   15588:	str	r4, [sp, #-8]!
   1558c:	mov	r4, r2
   15590:	str	lr, [sp, #4]
   15594:	bl	13890 <table_get_row_ptr@@Base>
   15598:	ldr	r0, [r0]
   1559c:	add	r0, r0, r4, lsl #2
   155a0:	ldr	r4, [sp]
   155a4:	add	sp, sp, #4
   155a8:	pop	{pc}		; (ldr pc, [sp], #4)

000155ac <__libc_csu_init@@Base>:
   155ac:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   155b0:	mov	r7, r0
   155b4:	ldr	r6, [pc, #72]	; 15604 <__libc_csu_init@@Base+0x58>
   155b8:	ldr	r5, [pc, #72]	; 15608 <__libc_csu_init@@Base+0x5c>
   155bc:	add	r6, pc, r6
   155c0:	add	r5, pc, r5
   155c4:	sub	r6, r6, r5
   155c8:	mov	r8, r1
   155cc:	mov	r9, r2
   155d0:	bl	11a70 <strcmp@plt-0x20>
   155d4:	asrs	r6, r6, #2
   155d8:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   155dc:	mov	r4, #0
   155e0:	add	r4, r4, #1
   155e4:	ldr	r3, [r5], #4
   155e8:	mov	r2, r9
   155ec:	mov	r1, r8
   155f0:	mov	r0, r7
   155f4:	blx	r3
   155f8:	cmp	r6, r4
   155fc:	bne	155e0 <__libc_csu_init@@Base+0x34>
   15600:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   15604:	andeq	r0, r1, r0, asr r9
   15608:	andeq	r0, r1, r8, asr #18

0001560c <__libc_csu_fini@@Base>:
   1560c:	bx	lr

Disassembly of section .fini:

00015610 <.fini>:
   15610:	push	{r3, lr}
   15614:	pop	{r3, pc}
