library IEEE;
use IEEE.STD_LOGIC_1164.all;
use IEEE.NUMERIC_STD.all;

entity adam_dire_wrapper is 
	Port (enable : in std_logic;
			reset : in std_logic;
			clk : in std_logic;
			HEX0 : out std_logic (6 downto 0));
end adam_dire_wrapper;