; === ERROR LOG BEGIN [llvm-as] ===
; llvm-as-14: ../../../llm_to_IR/Meta_compiler_13b_ftd_json/1/_tmp/118_O0_v1.ll:1:1: error: expected top-level entity
; 11e3:
; ^
; === ERROR LOG END ===

11e3:
mov    0x2d80(%rip),%rax
mov    0x2d80(%rip),%rdx
movslq %eax,%rdx
mov    0x2d80(%rip),%rax
add    0x1,%rax
movslq %eax,%rdx
mov    0x2d80(%rip),%rax
add    0x1,%rax
movslq %eax,%rdx
mov    0x2d80(%rip),%rax
add    0x1,%rax
movslq %eax,%rdx
mov    0x2d80(%rip),%rax
add    0x1,%rax
movslq %eax,%rdx
mov    0x2d80(%rip),%rax
add    0x1,%rax
movslq %eax,%rdx
mov    0x2d80(%rip),%rax
add    0x1,%rax
movslq %eax,%rdx
mov    0x2d80(%rip),%rax
add    0x1,%rax
movslq %eax,%rdx
mov    0x2d80(%rip),%rax
add    0x1,%rax
movslq %eax,%rdx
mov    0x2d80(%rip),%rax
add    0x1,%rax
movslq %eax,%rdx
mov    0x2d80(%rip),%rax
add    0x1,%rax
movslq %eax,%rdx
mov    0x2d80(%rip),%rax
add    0x1,%rax
movslq %eax,%rdx
mov    0x2d80(%rip),%rax
add    0x1,%rax
movslq %eax,%rdx
mov    0x2d80(%rip),%rax
add    0x1,%rax
movslq %eax,%rdx
mov    0x2d80(%rip),%rax
add    0x1,%rax
movslq %eax,%rdx
mov    0x2d80(%rip),%rax
add    0x1,%rax
movslq %eax,%rdx
mov    0x2d80(%rip),%rax
add    0x1,%rax
movslq %eax,%rdx
mov    0x2d80(%rip),%rax
add    0x1,%rax
movslq %eax,%rdx
mov    0x2d80(%rip),%rax
add    0x1,%rax
movslq %eax,%rdx
mov    0x2d80(%rip),%rax
add    0x1,%rax
movslq %eax,%rdx
mov    0x2d80(%rip),%rax
add    0x1,%rax
movslq %eax,%rdx
mov    0x2d80(%rip),%rax
add    0x1,%rax
movslq %eax,%rdx
mov    0x2d80(%rip),%rax
add    0x1,%rax
movslq %eax,%rdx
mov    0x2d80(%rip),%rax
add    0x1,%rax
movslq %eax,%rdx
mov    0x2d80(%rip),%rax
add    0x1,%rax
movslq %eax,%rdx
mov    0x2d80(%rip),%rax
add    0x1,%rax
movslq %eax,%rdx
mov    0x2d80(%rip),%rax
add    0x1,%rax
movslq %eax,%rdx
mov    0x2d80(%rip),%rax
add    0x1,%rax
movslq %eax,%rdx
mov    0x2d80(%rip),%rax
add    0x1,%rax
movslq %eax,%rdx
mov    0x2d80(%rip),%rax
add    0x1,%rax
movslq %eax,%rdx
mov    0x2d80(%rip),%rax
add    0x1,%rax
movslq %eax,%rdx
mov    0x2d80(%rip),%rax
add    0x1,%rax
movslq %eax,%rdx
mov    0x2d80(%rip),%rax
add    0x1,%rax
movslq %eax,%rdx
mov    0x2d80(%rip),%rax
add    0x1,%rax
movslq %eax,%rdx
mov    0x2d80(%rip),%rax
add    0x1,%rax
movslq %eax,%rdx
mov    0x2d80(%rip),%rax
add    0x1,%rax
movslq %eax,%rdx
mov    0x2d80(%rip),%rax
add    0x1,%rax
movslq %eax,%rdx
mov    0x2d80(%rip),%rax
add    0x1,%rax
movslq %eax,%rdx
mov    0x2d80(%rip),%rax
add    0x1,%rax
movslq %eax,%rdx
mov    0x2d80(%rip),%rax
add    0x1,%rax
movslq %eax,%rdx
mov    0x2d80(%rip),%rax
add    0x1,%rax
movslq %eax,%rdx
mov    0x2d80(%rip),%rax
add    0x1,%rax
movslq %eax,%rdx
mov    0x2d80(%rip),%rax
add    0x1,%rax
movslq %eax,%rdx
mov    0x2d80(%rip),%rax
add    0x1,%rax
movslq %eax,%rdx
mov    0x2d80(%rip),%rax
add    0x1,%rax
movslq %eax,%rdx
mov    0x2d80(%rip),%rax
add    0x1,%rax
movslq %eax,%rdx
mov    0x2d80(%rip),%rax
add    0x1,%rax
movslq %eax,%rdx
mov    0x2d80(%rip),%rax
add    0x1,%rax
movslq %eax,%rdx
mov    0x2d80(%rip),%rax
add    0x1,%rax
movslq %eax,%rdx
mov    0x2d80(%rip),%rax
add    0x1,%rax
movslq %eax,%rdx
mov    0x2d80(%rip),%rax
add    0x1,%rax
movslq %eax,%rdx
mov    0x2d80(%rip),%rax
add    0x1,%rax
movslq %eax,%rdx
mov    0x2d80(%rip),%rax
add    0x1,%rax
movslq %eax,%rdx
mov    0x2d80(%rip),%rax
add    0x1,%rax
movslq %eax,%rdx
mov    0x2d80(%rip),%rax
add    0x1,%rax
movslq %eax,%rdx
mov    0x2d80(%rip),%rax
add    0x1,%rax
movslq %eax,%rdx
mov    0x2d80(%rip),%rax
add    0x1,%rax
movslq %eax,%rdx
mov    0x2d80(%rip),%rax
add    0x1,%rax
movslq %eax,%rdx
mov    0x2d80(%rip),%rax
add    0x1,%rax
movslq %eax,%rdx
mov    0x2d80(%rip),%rax
add    0x1,%rax
movslq %eax