{
  "name": "Fire_RT_Thread",
  "type": "ARM",
  "dependenceList": [],
  "srcDirs": [],
  "virtualFolder": {
    "name": "<virtual_root>",
    "files": [],
    "folders": [
      {
        "name": "user",
        "files": [
          {
            "path": "../User/main.c"
          },
          {
            "path": "../User/rtconfig.h"
          },
          {
            "path": "../User/main.h"
          }
        ],
        "folders": []
      },
      {
        "name": "rtt",
        "files": [],
        "folders": [
          {
            "name": "ports",
            "files": [
              {
                "path": "../rtthread3.0.3/libcpu/arm/cortex-m3/cpuport.c"
              },
              {
                "path": "../rtthread3.0.3/libcpu/arm/cortex-m3/context_rvds.s"
              }
            ],
            "folders": []
          },
          {
            "name": "source",
            "files": [
              {
                "path": "../rtthread3.0.3/include/rtdef.h"
              },
              {
                "path": "../rtthread3.0.3/src/rtthread.h"
              },
              {
                "path": "../rtthread3.0.3/src/thread.c"
              },
              {
                "path": "../rtthread3.0.3/include/rtservice.h"
              },
              {
                "path": "../rtthread3.0.3/src/scheduler.c"
              }
            ],
            "folders": []
          }
        ]
      },
      {
        "name": "doc",
        "files": [],
        "folders": []
      },
      {
        "name": "::CMSIS",
        "files": [],
        "folders": []
      },
      {
        "name": "::Device",
        "files": [],
        "folders": []
      }
    ]
  },
  "outDir": "build",
  "deviceName": null,
  "packDir": null,
  "miscInfo": {},
  "targets": {
    "Target 1": {
      "excludeList": [],
      "toolchain": "AC5",
      "compileConfig": {
        "cpuType": "Cortex-M3",
        "floatingPointHardware": "none",
        "scatterFilePath": "Fire_RT_Thread.Target 1.sct",
        "useCustomScatterFile": false,
        "storageLayout": {
          "RAM": [
            {
              "tag": "RAM",
              "id": 1,
              "mem": {
                "startAddr": "0x0",
                "size": "0x0"
              },
              "isChecked": false,
              "noInit": false
            },
            {
              "tag": "RAM",
              "id": 2,
              "mem": {
                "startAddr": "0x0",
                "size": "0x0"
              },
              "isChecked": false,
              "noInit": false
            },
            {
              "tag": "RAM",
              "id": 3,
              "mem": {
                "startAddr": "0x0",
                "size": "0x0"
              },
              "isChecked": false,
              "noInit": false
            },
            {
              "tag": "IRAM",
              "id": 1,
              "mem": {
                "startAddr": "0x20000000",
                "size": "0x20000"
              },
              "isChecked": true,
              "noInit": false
            },
            {
              "tag": "IRAM",
              "id": 2,
              "mem": {
                "startAddr": "0x0",
                "size": "0x0"
              },
              "isChecked": false,
              "noInit": false
            }
          ],
          "ROM": [
            {
              "tag": "ROM",
              "id": 1,
              "mem": {
                "startAddr": "0x0",
                "size": "0x0"
              },
              "isChecked": false,
              "isStartup": false
            },
            {
              "tag": "ROM",
              "id": 2,
              "mem": {
                "startAddr": "0x0",
                "size": "0x0"
              },
              "isChecked": false,
              "isStartup": false
            },
            {
              "tag": "ROM",
              "id": 3,
              "mem": {
                "startAddr": "0x0",
                "size": "0x0"
              },
              "isChecked": false,
              "isStartup": false
            },
            {
              "tag": "IROM",
              "id": 1,
              "mem": {
                "startAddr": "0x0",
                "size": "0x40000"
              },
              "isChecked": true,
              "isStartup": true
            },
            {
              "tag": "IROM",
              "id": 2,
              "mem": {
                "startAddr": "0x0",
                "size": "0x0"
              },
              "isChecked": false,
              "isStartup": false
            }
          ]
        },
        "options": "null"
      },
      "uploader": "JLink",
      "uploadConfig": {
        "bin": "",
        "baseAddr": "",
        "cpuInfo": {
          "vendor": "null",
          "cpuName": "null"
        },
        "proType": 1,
        "speed": 8000,
        "otherCmds": ""
      },
      "uploadConfigMap": {},
      "custom_dep": {
        "name": "default",
        "sourceDirList": [],
        "libList": [],
        "incList": [
          "../User",
          "../rtthread3.0.3/bsp",
          "../rtthread3.0.3/components/finsh",
          "../rtthread3.0.3/include",
          "../rtthread3.0.3/include/libc",
          "../rtthread3.0.3/src",
          "../rtthread3.0.3/libcpu/arm/cortex-m3",
          ".cmsis/include",
          "RTE/_Target 1"
        ],
        "defineList": []
      }
    }
  },
  "version": "3.3"
}