Loading plugins phase: Elapsed time ==> 0s.345ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\Quarin\Dropbox\Cypress\duurtlang_cyble\duurtlang-cyble\P4_OneRing.cydsn\P4_OneRing.cyprj -d CY8C4247LQI-BL483 -s C:\Users\Quarin\Dropbox\Cypress\duurtlang_cyble\duurtlang-cyble\P4_OneRing.cydsn\Generated_Source\PSoC4 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.207ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.058ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  P4_OneRing.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Quarin\Dropbox\Cypress\duurtlang_cyble\duurtlang-cyble\P4_OneRing.cydsn\P4_OneRing.cyprj -dcpsoc3 P4_OneRing.v -verilog
======================================================================

======================================================================
Compiling:  P4_OneRing.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Quarin\Dropbox\Cypress\duurtlang_cyble\duurtlang-cyble\P4_OneRing.cydsn\P4_OneRing.cyprj -dcpsoc3 P4_OneRing.v -verilog
======================================================================

======================================================================
Compiling:  P4_OneRing.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Quarin\Dropbox\Cypress\duurtlang_cyble\duurtlang-cyble\P4_OneRing.cydsn\P4_OneRing.cyprj -dcpsoc3 -verilog P4_OneRing.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Mon Apr 17 01:30:25 2017


======================================================================
Compiling:  P4_OneRing.v
Program  :   vpp
Options  :    -yv2 -q10 P4_OneRing.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Mon Apr 17 01:30:25 2017

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Users\Quarin\Dropbox\Cypress\duurtlang_cyble\duurtlang-cyble\StripLightLib.cylib\B_WS2811_v1_3\B_WS2811_v1_3.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'P4_OneRing.ctl'.
C:\Users\Quarin\Dropbox\Cypress\duurtlang_cyble\duurtlang-cyble\StripLightLib.cylib\B_WS2811_v1_3\B_WS2811_v1_3.v (line 165, col 50):  Note: Substituting module 'add_vv_vv' for '+'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  P4_OneRing.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Quarin\Dropbox\Cypress\duurtlang_cyble\duurtlang-cyble\P4_OneRing.cydsn\P4_OneRing.cyprj -dcpsoc3 -verilog P4_OneRing.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Mon Apr 17 01:30:25 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Quarin\Dropbox\Cypress\duurtlang_cyble\duurtlang-cyble\P4_OneRing.cydsn\codegentemp\P4_OneRing.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Users\Quarin\Dropbox\Cypress\duurtlang_cyble\duurtlang-cyble\P4_OneRing.cydsn\codegentemp\P4_OneRing.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Quarin\Dropbox\Cypress\duurtlang_cyble\duurtlang-cyble\StripLightLib.cylib\B_WS2811_v1_3\B_WS2811_v1_3.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.

tovif:  No errors.


======================================================================
Compiling:  P4_OneRing.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Quarin\Dropbox\Cypress\duurtlang_cyble\duurtlang-cyble\P4_OneRing.cydsn\P4_OneRing.cyprj -dcpsoc3 -verilog P4_OneRing.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Mon Apr 17 01:30:25 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\Quarin\Dropbox\Cypress\duurtlang_cyble\duurtlang-cyble\P4_OneRing.cydsn\codegentemp\P4_OneRing.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Users\Quarin\Dropbox\Cypress\duurtlang_cyble\duurtlang-cyble\P4_OneRing.cydsn\codegentemp\P4_OneRing.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\demux_v1_10\demux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\Quarin\Dropbox\Cypress\duurtlang_cyble\duurtlang-cyble\StripLightLib.cylib\B_WS2811_v1_3\B_WS2811_v1_3.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\psoc\content\cyprimitives\CyPrimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\StripLights:demux_1:tmp__demux_1_1_reg\
	\StripLights:demux_1:tmp__demux_1_2_reg\
	\StripLights:demux_1:tmp__demux_1_3_reg\
	\StripLights:demux_1:tmp__demux_1_4_reg\
	\StripLights:demux_1:tmp__demux_1_5_reg\
	\StripLights:demux_1:tmp__demux_1_6_reg\
	\StripLights:demux_1:tmp__demux_1_7_reg\
	\StripLights:demux_1:tmp__demux_1_8_reg\
	\StripLights:demux_1:tmp__demux_1_9_reg\
	\StripLights:demux_1:tmp__demux_1_10_reg\
	\StripLights:demux_1:tmp__demux_1_11_reg\
	\StripLights:demux_1:tmp__demux_1_12_reg\
	\StripLights:demux_1:tmp__demux_1_13_reg\
	\StripLights:demux_1:tmp__demux_1_14_reg\
	\StripLights:demux_1:tmp__demux_1_15_reg\
	Net_55
	Net_56
	Net_57
	Net_58
	Net_59
	Net_60
	Net_61
	Net_62
	Net_63
	Net_64
	Net_65
	Net_66
	Net_67
	Net_68
	Net_69
	\StripLights:Net_139\
	\StripLights:Net_140\
	\StripLights:Net_141\
	\StripLights:Net_142\
	\StripLights:B_WS2811:npwmTC\
	\StripLights:B_WS2811:restart\
	\StripLights:Net_163\
	\StripLights:B_WS2811:MODULE_1:g2:a0:b_2\
	\StripLights:B_WS2811:MODULE_1:g2:a0:b_1\
	\StripLights:B_WS2811:MODULE_1:g2:a0:b_0\
	Net_70
	\BLE:Net_55\


Deleted 42 User equations/components.
Deleted 0 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing one to tmpOE__SW1_net_0
Aliasing tmpOE__Din_net_0 to tmpOE__SW1_net_0
Aliasing \StripLights:Net_7\ to zero
Aliasing \StripLights:StringSel:clk\ to zero
Aliasing \StripLights:StringSel:rst\ to zero
Aliasing \StripLights:B_WS2811:status_5\ to zero
Aliasing \StripLights:B_WS2811:status_4\ to zero
Aliasing \StripLights:B_WS2811:status_3\ to zero
Aliasing \StripLights:B_WS2811:status_2\ to zero
Aliasing \StripLights:B_WS2811:dataOut\\S\ to zero
Aliasing \StripLights:B_WS2811:xferCmpt\\R\ to \StripLights:B_WS2811:dataOut\\R\
Aliasing \StripLights:B_WS2811:xferCmpt\\S\ to zero
Aliasing \StripLights:B_WS2811:bitCount_2\\R\ to \StripLights:B_WS2811:dataOut\\R\
Aliasing \StripLights:B_WS2811:bitCount_2\\S\ to zero
Aliasing \StripLights:B_WS2811:state_1\\R\ to \StripLights:B_WS2811:dataOut\\R\
Aliasing \StripLights:B_WS2811:state_1\\S\ to zero
Aliasing \StripLights:B_WS2811:state_0\\R\ to \StripLights:B_WS2811:dataOut\\R\
Aliasing \StripLights:B_WS2811:state_0\\S\ to zero
Aliasing \StripLights:B_WS2811:bitCount_1\\R\ to \StripLights:B_WS2811:dataOut\\R\
Aliasing \StripLights:B_WS2811:bitCount_1\\S\ to zero
Aliasing \StripLights:B_WS2811:bitCount_0\\R\ to \StripLights:B_WS2811:dataOut\\R\
Aliasing \StripLights:B_WS2811:bitCount_0\\S\ to zero
Aliasing \StripLights:B_WS2811:dpAddr_1\\R\ to \StripLights:B_WS2811:dataOut\\R\
Aliasing \StripLights:B_WS2811:dpAddr_1\\S\ to zero
Aliasing \StripLights:B_WS2811:dpAddr_0\\R\ to \StripLights:B_WS2811:dataOut\\R\
Aliasing \StripLights:B_WS2811:dpAddr_0\\S\ to zero
Aliasing \StripLights:B_WS2811:pwmCntl\\R\ to zero
Aliasing \StripLights:B_WS2811:pwmCntl\\S\ to \StripLights:B_WS2811:dataOut\\R\
Aliasing \StripLights:B_WS2811:dshifter:cs_addr_2\ to zero
Aliasing \StripLights:B_WS2811:pwm8:cs_addr_2\ to zero
Aliasing \StripLights:B_WS2811:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__SW1_net_0
Removing Lhs of wire one[16] = tmpOE__SW1_net_0[11]
Removing Lhs of wire tmpOE__Din_net_0[19] = tmpOE__SW1_net_0[11]
Removing Rhs of wire Net_53[20] = \StripLights:demux_1:tmp__demux_1_0_reg\[32]
Removing Lhs of wire \StripLights:Net_7\[25] = zero[12]
Removing Rhs of wire \StripLights:saddr_3\[33] = \StripLights:StringSel:control_out_3\[73]
Removing Rhs of wire \StripLights:saddr_3\[33] = \StripLights:StringSel:control_3\[87]
Removing Rhs of wire \StripLights:saddr_2\[34] = \StripLights:StringSel:control_out_2\[72]
Removing Rhs of wire \StripLights:saddr_2\[34] = \StripLights:StringSel:control_2\[88]
Removing Rhs of wire \StripLights:saddr_1\[35] = \StripLights:StringSel:control_out_1\[71]
Removing Rhs of wire \StripLights:saddr_1\[35] = \StripLights:StringSel:control_1\[89]
Removing Rhs of wire \StripLights:saddr_0\[36] = \StripLights:StringSel:control_out_0\[70]
Removing Rhs of wire \StripLights:saddr_0\[36] = \StripLights:StringSel:control_0\[90]
Removing Rhs of wire \StripLights:Net_64\[37] = \StripLights:B_WS2811:dataOut\[97]
Removing Lhs of wire \StripLights:StringSel:clk\[68] = zero[12]
Removing Lhs of wire \StripLights:StringSel:rst\[69] = zero[12]
Removing Rhs of wire \StripLights:B_WS2811:status_7\[108] = \StripLights:B_WS2811:enable\[116]
Removing Lhs of wire \StripLights:B_WS2811:status_7\[108] = \StripLights:B_WS2811:control_0\[106]
Removing Rhs of wire \StripLights:B_WS2811:status_6\[109] = \StripLights:B_WS2811:xferCmpt\[124]
Removing Lhs of wire \StripLights:B_WS2811:status_5\[110] = zero[12]
Removing Lhs of wire \StripLights:B_WS2811:status_4\[111] = zero[12]
Removing Lhs of wire \StripLights:B_WS2811:status_3\[112] = zero[12]
Removing Lhs of wire \StripLights:B_WS2811:status_2\[113] = zero[12]
Removing Rhs of wire \StripLights:B_WS2811:status_1\[114] = \StripLights:B_WS2811:fifoNotFull\[123]
Removing Rhs of wire \StripLights:B_WS2811:status_0\[115] = \StripLights:B_WS2811:fifoEmpty\[122]
Removing Lhs of wire \StripLights:B_WS2811:fifo_irq_en\[119] = \StripLights:B_WS2811:control_3\[103]
Removing Lhs of wire \StripLights:B_WS2811:xfrCmpt_irq_en\[120] = \StripLights:B_WS2811:control_4\[102]
Removing Lhs of wire \StripLights:B_WS2811:next_row\[121] = \StripLights:B_WS2811:control_5\[101]
Removing Lhs of wire \StripLights:B_WS2811:add_vv_vv_MODGEN_1_2\[128] = \StripLights:B_WS2811:MODULE_1:g2:a0:s_2\[228]
Removing Lhs of wire \StripLights:B_WS2811:add_vv_vv_MODGEN_1_1\[130] = \StripLights:B_WS2811:MODULE_1:g2:a0:s_1\[229]
Removing Lhs of wire \StripLights:B_WS2811:add_vv_vv_MODGEN_1_0\[132] = \StripLights:B_WS2811:MODULE_1:g2:a0:s_0\[230]
Removing Lhs of wire \StripLights:B_WS2811:dataOut\\R\[137] = zero[12]
Removing Lhs of wire \StripLights:B_WS2811:dataOut\\S\[138] = zero[12]
Removing Lhs of wire \StripLights:B_WS2811:xferCmpt\\R\[139] = zero[12]
Removing Lhs of wire \StripLights:B_WS2811:xferCmpt\\S\[140] = zero[12]
Removing Lhs of wire \StripLights:B_WS2811:bitCount_2\\R\[141] = zero[12]
Removing Lhs of wire \StripLights:B_WS2811:bitCount_2\\S\[142] = zero[12]
Removing Lhs of wire \StripLights:B_WS2811:state_1\\R\[143] = zero[12]
Removing Lhs of wire \StripLights:B_WS2811:state_1\\S\[144] = zero[12]
Removing Lhs of wire \StripLights:B_WS2811:state_0\\R\[145] = zero[12]
Removing Lhs of wire \StripLights:B_WS2811:state_0\\S\[146] = zero[12]
Removing Lhs of wire \StripLights:B_WS2811:bitCount_1\\R\[147] = zero[12]
Removing Lhs of wire \StripLights:B_WS2811:bitCount_1\\S\[148] = zero[12]
Removing Lhs of wire \StripLights:B_WS2811:bitCount_0\\R\[149] = zero[12]
Removing Lhs of wire \StripLights:B_WS2811:bitCount_0\\S\[150] = zero[12]
Removing Lhs of wire \StripLights:B_WS2811:dpAddr_1\\R\[151] = zero[12]
Removing Lhs of wire \StripLights:B_WS2811:dpAddr_1\\S\[152] = zero[12]
Removing Lhs of wire \StripLights:B_WS2811:dpAddr_0\\R\[153] = zero[12]
Removing Lhs of wire \StripLights:B_WS2811:dpAddr_0\\S\[154] = zero[12]
Removing Lhs of wire \StripLights:B_WS2811:pwmCntl\\R\[155] = zero[12]
Removing Lhs of wire \StripLights:B_WS2811:pwmCntl\\S\[156] = zero[12]
Removing Lhs of wire \StripLights:B_WS2811:dshifter:cs_addr_2\[158] = zero[12]
Removing Lhs of wire \StripLights:B_WS2811:pwm8:cs_addr_2\[189] = zero[12]
Removing Lhs of wire \StripLights:B_WS2811:MODULE_1:g2:a0:a_2\[219] = \StripLights:B_WS2811:MODIN1_2\[220]
Removing Lhs of wire \StripLights:B_WS2811:MODIN1_2\[220] = \StripLights:B_WS2811:bitCount_2\[125]
Removing Lhs of wire \StripLights:B_WS2811:MODULE_1:g2:a0:a_1\[221] = \StripLights:B_WS2811:MODIN1_1\[222]
Removing Lhs of wire \StripLights:B_WS2811:MODIN1_1\[222] = \StripLights:B_WS2811:bitCount_1\[129]
Removing Lhs of wire \StripLights:B_WS2811:MODULE_1:g2:a0:a_0\[223] = \StripLights:B_WS2811:MODIN1_0\[224]
Removing Lhs of wire \StripLights:B_WS2811:MODIN1_0\[224] = \StripLights:B_WS2811:bitCount_0\[131]
Removing Lhs of wire \StripLights:B_WS2811:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[233] = tmpOE__SW1_net_0[11]
Removing Lhs of wire \StripLights:B_WS2811:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[234] = tmpOE__SW1_net_0[11]

------------------------------------------------------
Aliased 0 equations, 60 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'tmpOE__SW1_net_0' (cost = 0):
tmpOE__SW1_net_0 <=  ('1') ;

Note:  Expanding virtual equation for '\StripLights:B_WS2811:zeroBit\' (cost = 0):
\StripLights:B_WS2811:zeroBit\ <= (not \StripLights:B_WS2811:zeroCmp\);

Note:  Expanding virtual equation for '\StripLights:B_WS2811:oneBit\' (cost = 0):
\StripLights:B_WS2811:oneBit\ <= (not \StripLights:B_WS2811:oneCmp\);

Note:  Expanding virtual equation for '\StripLights:B_WS2811:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\StripLights:B_WS2811:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\StripLights:B_WS2811:bitCount_0\);

Note:  Expanding virtual equation for '\StripLights:B_WS2811:MODULE_1:g2:a0:s_0\' (cost = 0):
\StripLights:B_WS2811:MODULE_1:g2:a0:s_0\ <= (not \StripLights:B_WS2811:bitCount_0\);


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\StripLights:B_WS2811:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 3):
\StripLights:B_WS2811:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\StripLights:B_WS2811:bitCount_1\ and \StripLights:B_WS2811:bitCount_0\));

Note:  Expanding virtual equation for '\StripLights:B_WS2811:MODULE_1:g2:a0:s_1\' (cost = 8):
\StripLights:B_WS2811:MODULE_1:g2:a0:s_1\ <= ((not \StripLights:B_WS2811:bitCount_0\ and \StripLights:B_WS2811:bitCount_1\)
	OR (not \StripLights:B_WS2811:bitCount_1\ and \StripLights:B_WS2811:bitCount_0\));


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\StripLights:B_WS2811:MODULE_1:g2:a0:s_2\' (cost = 48):
\StripLights:B_WS2811:MODULE_1:g2:a0:s_2\ <= ((not \StripLights:B_WS2811:bitCount_1\ and \StripLights:B_WS2811:bitCount_2\)
	OR (not \StripLights:B_WS2811:bitCount_0\ and \StripLights:B_WS2811:bitCount_2\)
	OR (not \StripLights:B_WS2811:bitCount_2\ and \StripLights:B_WS2811:bitCount_1\ and \StripLights:B_WS2811:bitCount_0\));


Substituting virtuals - pass 4:


----------------------------------------------------------
Circuit simplification results:

	Expanded 8 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------

------------------------------------------------------
Aliased 0 equations, 0 wires.
------------------------------------------------------

Last attempt to remove unused logic - pass 1:


Last attempt to remove unused logic - pass 2:


topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.0\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Quarin\Dropbox\Cypress\duurtlang_cyble\duurtlang-cyble\P4_OneRing.cydsn\P4_OneRing.cyprj -dcpsoc3 P4_OneRing.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 0s.736ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.0.0.432, Family: PSoC3, Started at: Monday, 17 April 2017 01:30:25
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\Quarin\Dropbox\Cypress\duurtlang_cyble\duurtlang-cyble\P4_OneRing.cydsn\P4_OneRing.cyprj -d CY8C4247LQI-BL483 P4_OneRing.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.014ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
Assigning clock StripLights_HFCLK to clock HFCLK because it is a pass-through
Assigning clock BLE_LFCLK to clock LFCLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
</CYPRESSTAG>
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = SW1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: RES_PULL_UP
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => SW1(0)__PA ,
            annotation => Net_516 ,
            pad => SW1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Din(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilitites: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Din(0)__PA ,
            input => Net_53 ,
            annotation => Net_537 ,
            pad => Din(0)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=Net_53, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\StripLights:saddr_3\ * !\StripLights:saddr_2\ * 
              !\StripLights:saddr_1\ * !\StripLights:saddr_0\ * 
              \StripLights:Net_64\
        );
        Output = Net_53 (fanout=1)

    MacroCell: Name=\StripLights:Net_159\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \StripLights:B_WS2811:control_3\ * 
              \StripLights:B_WS2811:control_0\ * 
              \StripLights:B_WS2811:status_0\
        );
        Output = \StripLights:Net_159\ (fanout=1)

    MacroCell: Name=Net_54, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \StripLights:B_WS2811:control_4\ * 
              \StripLights:B_WS2811:control_0\ * 
              \StripLights:B_WS2811:status_6\
        );
        Output = Net_54 (fanout=1)

    MacroCell: Name=\StripLights:Net_64\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\StripLights:B_WS2811:zeroCmp\ * 
              \StripLights:B_WS2811:state_1\ * 
              !\StripLights:B_WS2811:state_0\ * 
              !\StripLights:B_WS2811:shiftOut\
            + !\StripLights:B_WS2811:oneCmp\ * \StripLights:B_WS2811:state_1\ * 
              !\StripLights:B_WS2811:state_0\ * 
              \StripLights:B_WS2811:shiftOut\
            + !\StripLights:B_WS2811:state_1\ * 
              \StripLights:B_WS2811:state_0\
        );
        Output = \StripLights:Net_64\ (fanout=1)

    MacroCell: Name=\StripLights:B_WS2811:status_6\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \StripLights:B_WS2811:state_1\ * \StripLights:B_WS2811:state_0\
        );
        Output = \StripLights:B_WS2811:status_6\ (fanout=2)

    MacroCell: Name=\StripLights:B_WS2811:bitCount_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \StripLights:B_WS2811:pwmTC\ * \StripLights:B_WS2811:state_1\ * 
              !\StripLights:B_WS2811:state_0\ * 
              \StripLights:B_WS2811:bitCount_1\ * 
              \StripLights:B_WS2811:bitCount_0\
            + \StripLights:B_WS2811:bitCount_2\ * 
              !\StripLights:B_WS2811:state_1\
        );
        Output = \StripLights:B_WS2811:bitCount_2\ (fanout=4)

    MacroCell: Name=\StripLights:B_WS2811:state_1\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              \StripLights:B_WS2811:pwmTC\ * \StripLights:B_WS2811:control_0\ * 
              !\StripLights:B_WS2811:status_0\ * 
              \StripLights:B_WS2811:bitCount_2\ * 
              !\StripLights:B_WS2811:state_0\ * 
              \StripLights:B_WS2811:bitCount_1\ * 
              \StripLights:B_WS2811:bitCount_0\
            + \StripLights:B_WS2811:control_5\ * 
              \StripLights:B_WS2811:state_1\ * \StripLights:B_WS2811:state_0\
            + !\StripLights:B_WS2811:state_1\ * 
              !\StripLights:B_WS2811:state_0\
        );
        Output = \StripLights:B_WS2811:state_1\ (fanout=10)

    MacroCell: Name=\StripLights:B_WS2811:state_0\, Mode=(D-Register)
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \StripLights:B_WS2811:pwmTC\ * 
              \StripLights:B_WS2811:bitCount_2\ * 
              \StripLights:B_WS2811:state_1\ * 
              !\StripLights:B_WS2811:state_0\ * 
              \StripLights:B_WS2811:bitCount_1\ * 
              \StripLights:B_WS2811:bitCount_0\
            + !\StripLights:B_WS2811:control_5\ * 
              \StripLights:B_WS2811:state_1\ * \StripLights:B_WS2811:state_0\
            + \StripLights:B_WS2811:control_0\ * 
              !\StripLights:B_WS2811:status_0\ * 
              !\StripLights:B_WS2811:state_1\ * 
              !\StripLights:B_WS2811:state_0\
        );
        Output = \StripLights:B_WS2811:state_0\ (fanout=10)

    MacroCell: Name=\StripLights:B_WS2811:bitCount_1\, Mode=(T-Register)
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \StripLights:B_WS2811:pwmTC\ * \StripLights:B_WS2811:state_1\ * 
              !\StripLights:B_WS2811:state_0\ * 
              \StripLights:B_WS2811:bitCount_0\
            + !\StripLights:B_WS2811:state_1\ * 
              \StripLights:B_WS2811:bitCount_1\
        );
        Output = \StripLights:B_WS2811:bitCount_1\ (fanout=5)

    MacroCell: Name=\StripLights:B_WS2811:bitCount_0\, Mode=(T-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \StripLights:B_WS2811:pwmTC\ * \StripLights:B_WS2811:state_1\ * 
              !\StripLights:B_WS2811:state_0\
            + !\StripLights:B_WS2811:state_1\ * 
              \StripLights:B_WS2811:bitCount_0\
        );
        Output = \StripLights:B_WS2811:bitCount_0\ (fanout=6)

    MacroCell: Name=\StripLights:B_WS2811:dpAddr_1\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \StripLights:B_WS2811:pwmTC\ * 
              !\StripLights:B_WS2811:bitCount_2\ * 
              \StripLights:B_WS2811:state_1\ * 
              !\StripLights:B_WS2811:state_0\
            + \StripLights:B_WS2811:pwmTC\ * \StripLights:B_WS2811:state_1\ * 
              !\StripLights:B_WS2811:state_0\ * 
              !\StripLights:B_WS2811:bitCount_1\
            + \StripLights:B_WS2811:pwmTC\ * \StripLights:B_WS2811:state_1\ * 
              !\StripLights:B_WS2811:state_0\ * 
              !\StripLights:B_WS2811:bitCount_0\
            + \StripLights:B_WS2811:state_1\ * \StripLights:B_WS2811:state_0\ * 
              \StripLights:B_WS2811:dpAddr_1\
        );
        Output = \StripLights:B_WS2811:dpAddr_1\ (fanout=2)

    MacroCell: Name=\StripLights:B_WS2811:dpAddr_0\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\StripLights:B_WS2811:state_1\ * 
              \StripLights:B_WS2811:state_0\
            + \StripLights:B_WS2811:state_0\ * 
              \StripLights:B_WS2811:dpAddr_0\
        );
        Output = \StripLights:B_WS2811:dpAddr_0\ (fanout=2)

    MacroCell: Name=\StripLights:B_WS2811:pwmCntl\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              \StripLights:B_WS2811:control_0\ * 
              !\StripLights:B_WS2811:status_0\ * 
              !\StripLights:B_WS2811:state_0\
            + \StripLights:B_WS2811:state_1\ * 
              !\StripLights:B_WS2811:state_0\
            + \StripLights:B_WS2811:state_1\ * 
              !\StripLights:B_WS2811:pwmCntl\
        );
        Output = \StripLights:B_WS2811:pwmCntl\ (fanout=2)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\StripLights:B_WS2811:dshifter:u0\
        PORT MAP (
            clock => ClockBlock_HFCLK ,
            cs_addr_1 => \StripLights:B_WS2811:dpAddr_1\ ,
            cs_addr_0 => \StripLights:B_WS2811:dpAddr_0\ ,
            so_comb => \StripLights:B_WS2811:shiftOut\ ,
            f0_bus_stat_comb => \StripLights:B_WS2811:status_1\ ,
            f0_blk_stat_comb => \StripLights:B_WS2811:status_0\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000001100000000000001010000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111000000000000000000000000000000000000000000000000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\StripLights:B_WS2811:pwm8:u0\
        PORT MAP (
            clock => ClockBlock_HFCLK ,
            cs_addr_1 => \StripLights:B_WS2811:pwmCntl\ ,
            cs_addr_0 => \StripLights:B_WS2811:pwmTC\ ,
            cl0_comb => \StripLights:B_WS2811:zeroCmp\ ,
            z0_comb => \StripLights:B_WS2811:pwmTC\ ,
            cl1_comb => \StripLights:B_WS2811:oneCmp\ );
        Properties:
        {
            a0_init = "00011000"
            a1_init = "00011000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0100000001000000000000001100000000000000110000000000000011000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000000000000000000000000000000000000000000"
            d0_init = "00010100"
            d1_init = "00001100"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">

    ------------------------------------------------------------
    Status register listing
    ------------------------------------------------------------

    statuscell: Name =\StripLights:B_WS2811:StatusReg\
        PORT MAP (
            status_7 => \StripLights:B_WS2811:control_0\ ,
            status_6 => \StripLights:B_WS2811:status_6\ ,
            status_1 => \StripLights:B_WS2811:status_1\ ,
            status_0 => \StripLights:B_WS2811:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_md_select = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\StripLights:StringSel:Sync:ctrl_reg\
        PORT MAP (
            control_7 => \StripLights:StringSel:control_7\ ,
            control_6 => \StripLights:StringSel:control_6\ ,
            control_5 => \StripLights:StringSel:control_5\ ,
            control_4 => \StripLights:StringSel:control_4\ ,
            control_3 => \StripLights:saddr_3\ ,
            control_2 => \StripLights:saddr_2\ ,
            control_1 => \StripLights:saddr_1\ ,
            control_0 => \StripLights:saddr_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True

    controlcell: Name =\StripLights:B_WS2811:ctrl\
        PORT MAP (
            control_7 => \StripLights:B_WS2811:control_7\ ,
            control_6 => \StripLights:B_WS2811:control_6\ ,
            control_5 => \StripLights:B_WS2811:control_5\ ,
            control_4 => \StripLights:B_WS2811:control_4\ ,
            control_3 => \StripLights:B_WS2811:control_3\ ,
            control_2 => \StripLights:B_WS2811:control_2\ ,
            control_1 => \StripLights:B_WS2811:control_1\ ,
            control_0 => \StripLights:B_WS2811:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "00000000"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\StripLights:cisr\
        PORT MAP (
            interrupt => Net_54 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =\StripLights:fisr\
        PORT MAP (
            interrupt => \StripLights:Net_159\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =\BLE:bless_isr\
        PORT MAP (
            interrupt => \BLE:Net_15\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    0 :    4 :    4 :  0.00 %
Interrupts                    :    3 :   29 :   32 :  9.38 %
IO                            :    6 :   32 :   38 : 15.79 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CapSense                      :    0 :    1 :    1 :  0.00 %
Die Temp                      :    0 :    1 :    1 :  0.00 %
Serial Communication (SCB)    :    0 :    2 :    2 :  0.00 %
BLE                           :    1 :    0 :    1 : 100.00 %
Timer/Counter/PWM             :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   13 :   19 :   32 : 40.63 %
  Unique P-terms              :   27 :   37 :   64 : 42.19 %
  Total P-terms               :   28 :      :      :        
  Datapath Cells              :    2 :    2 :    4 : 50.00 %
  Status Cells                :    1 :    3 :    4 : 25.00 %
    Status Registers          :    1 :      :      :        
  Control Cells               :    2 :    2 :    4 : 50.00 %
    Control Registers         :    2 :      :      :        
Comparator/Opamp              :    0 :    4 :    4 :  0.00 %
LP Comparator                 :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    0 :    1 :    1 :  0.00 %
DAC                           :      :      :      :        
  7-bit IDAC                  :    0 :    1 :    1 :  0.00 %
  8-bit IDAC                  :    0 :    1 :    1 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.033ms
Tech Mapping phase: Elapsed time ==> 0s.067ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
<CYPRESSTAG name="Analog Placement">
Elapsed time ==> 0.1653555s
</CYPRESSTAG>
Analog Placement phase: Elapsed time ==> 0s.409ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
<CYPRESSTAG name="Analog Routing">
Route success=True, Iterations=1 Elapsed=0.0010463 secs
</CYPRESSTAG>
Analog Routing phase: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
}
Map of item to net {
}
Mux Info {
}
Analog Code Generation phase: Elapsed time ==> 0s.019ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 0.4 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :    4 :    4 :    8 :  50.00%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            8.75
                   Pterms :            6.75
               Macrocells :            3.25
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.001ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.015ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :          2 :      13.50 :       6.50
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] contents:
LAB@[UDB=(0,0)][LB=0] #macrocells=4, #inputs=11, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=Net_53, Mode=(Combinatorial) @ [UDB=(0,0)][LB=0][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\StripLights:saddr_3\ * !\StripLights:saddr_2\ * 
              !\StripLights:saddr_1\ * !\StripLights:saddr_0\ * 
              \StripLights:Net_64\
        );
        Output = Net_53 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\StripLights:Net_64\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\StripLights:B_WS2811:zeroCmp\ * 
              \StripLights:B_WS2811:state_1\ * 
              !\StripLights:B_WS2811:state_0\ * 
              !\StripLights:B_WS2811:shiftOut\
            + !\StripLights:B_WS2811:oneCmp\ * \StripLights:B_WS2811:state_1\ * 
              !\StripLights:B_WS2811:state_0\ * 
              \StripLights:B_WS2811:shiftOut\
            + !\StripLights:B_WS2811:state_1\ * 
              \StripLights:B_WS2811:state_0\
        );
        Output = \StripLights:Net_64\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\StripLights:B_WS2811:dpAddr_0\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\StripLights:B_WS2811:state_1\ * 
              \StripLights:B_WS2811:state_0\
            + \StripLights:B_WS2811:state_0\ * 
              \StripLights:B_WS2811:dpAddr_0\
        );
        Output = \StripLights:B_WS2811:dpAddr_0\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\StripLights:B_WS2811:status_6\, Mode=(D-Register) @ [UDB=(0,0)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \StripLights:B_WS2811:state_1\ * \StripLights:B_WS2811:state_0\
        );
        Output = \StripLights:B_WS2811:status_6\ (fanout=2)
        Properties               : 
        {
        }
}

LAB@[UDB=(0,0)][LB=1] #macrocells=3, #inputs=8, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\StripLights:B_WS2811:pwmCntl\, Mode=(D-Register) @ [UDB=(0,0)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              \StripLights:B_WS2811:control_0\ * 
              !\StripLights:B_WS2811:status_0\ * 
              !\StripLights:B_WS2811:state_0\
            + \StripLights:B_WS2811:state_1\ * 
              !\StripLights:B_WS2811:state_0\
            + \StripLights:B_WS2811:state_1\ * 
              !\StripLights:B_WS2811:pwmCntl\
        );
        Output = \StripLights:B_WS2811:pwmCntl\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\StripLights:Net_159\, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \StripLights:B_WS2811:control_3\ * 
              \StripLights:B_WS2811:control_0\ * 
              \StripLights:B_WS2811:status_0\
        );
        Output = \StripLights:Net_159\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_54, Mode=(Combinatorial) @ [UDB=(0,0)][LB=1][MC=2]
        Total # of inputs        : 3
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \StripLights:B_WS2811:control_4\ * 
              \StripLights:B_WS2811:control_0\ * 
              \StripLights:B_WS2811:status_6\
        );
        Output = Net_54 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\StripLights:B_WS2811:pwm8:u0\
    PORT MAP (
        clock => ClockBlock_HFCLK ,
        cs_addr_1 => \StripLights:B_WS2811:pwmCntl\ ,
        cs_addr_0 => \StripLights:B_WS2811:pwmTC\ ,
        cl0_comb => \StripLights:B_WS2811:zeroCmp\ ,
        z0_comb => \StripLights:B_WS2811:pwmTC\ ,
        cl1_comb => \StripLights:B_WS2811:oneCmp\ );
    Properties:
    {
        a0_init = "00011000"
        a1_init = "00011000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0100000001000000000000001100000000000000110000000000000011000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111101000000000000000000000000000000000000000000000"
        d0_init = "00010100"
        d1_init = "00001100"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\StripLights:StringSel:Sync:ctrl_reg\
    PORT MAP (
        control_7 => \StripLights:StringSel:control_7\ ,
        control_6 => \StripLights:StringSel:control_6\ ,
        control_5 => \StripLights:StringSel:control_5\ ,
        control_4 => \StripLights:StringSel:control_4\ ,
        control_3 => \StripLights:saddr_3\ ,
        control_2 => \StripLights:saddr_2\ ,
        control_1 => \StripLights:saddr_1\ ,
        control_0 => \StripLights:saddr_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(0,1)] is empty.
UDB [UDB=(1,0)] contents:
LAB@[UDB=(1,0)][LB=0] #macrocells=3, #inputs=9, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\StripLights:B_WS2811:state_1\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=0]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        !(
              \StripLights:B_WS2811:pwmTC\ * \StripLights:B_WS2811:control_0\ * 
              !\StripLights:B_WS2811:status_0\ * 
              \StripLights:B_WS2811:bitCount_2\ * 
              !\StripLights:B_WS2811:state_0\ * 
              \StripLights:B_WS2811:bitCount_1\ * 
              \StripLights:B_WS2811:bitCount_0\
            + \StripLights:B_WS2811:control_5\ * 
              \StripLights:B_WS2811:state_1\ * \StripLights:B_WS2811:state_0\
            + !\StripLights:B_WS2811:state_1\ * 
              !\StripLights:B_WS2811:state_0\
        );
        Output = \StripLights:B_WS2811:state_1\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\StripLights:B_WS2811:state_0\, Mode=(D-Register) @ [UDB=(1,0)][LB=0][MC=1]
        Total # of inputs        : 9
        Total # of product terms : 3
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \StripLights:B_WS2811:pwmTC\ * 
              \StripLights:B_WS2811:bitCount_2\ * 
              \StripLights:B_WS2811:state_1\ * 
              !\StripLights:B_WS2811:state_0\ * 
              \StripLights:B_WS2811:bitCount_1\ * 
              \StripLights:B_WS2811:bitCount_0\
            + !\StripLights:B_WS2811:control_5\ * 
              \StripLights:B_WS2811:state_1\ * \StripLights:B_WS2811:state_0\
            + \StripLights:B_WS2811:control_0\ * 
              !\StripLights:B_WS2811:status_0\ * 
              !\StripLights:B_WS2811:state_1\ * 
              !\StripLights:B_WS2811:state_0\
        );
        Output = \StripLights:B_WS2811:state_0\ (fanout=10)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\StripLights:B_WS2811:bitCount_2\, Mode=(T-Register) @ [UDB=(1,0)][LB=0][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \StripLights:B_WS2811:pwmTC\ * \StripLights:B_WS2811:state_1\ * 
              !\StripLights:B_WS2811:state_0\ * 
              \StripLights:B_WS2811:bitCount_1\ * 
              \StripLights:B_WS2811:bitCount_0\
            + \StripLights:B_WS2811:bitCount_2\ * 
              !\StripLights:B_WS2811:state_1\
        );
        Output = \StripLights:B_WS2811:bitCount_2\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(1,0)][LB=1] #macrocells=3, #inputs=7, #pterms=8
{
    [McSlotId=0]:     MacroCell: Name=\StripLights:B_WS2811:dpAddr_1\, Mode=(D-Register) @ [UDB=(1,0)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 4
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              \StripLights:B_WS2811:pwmTC\ * 
              !\StripLights:B_WS2811:bitCount_2\ * 
              \StripLights:B_WS2811:state_1\ * 
              !\StripLights:B_WS2811:state_0\
            + \StripLights:B_WS2811:pwmTC\ * \StripLights:B_WS2811:state_1\ * 
              !\StripLights:B_WS2811:state_0\ * 
              !\StripLights:B_WS2811:bitCount_1\
            + \StripLights:B_WS2811:pwmTC\ * \StripLights:B_WS2811:state_1\ * 
              !\StripLights:B_WS2811:state_0\ * 
              !\StripLights:B_WS2811:bitCount_0\
            + \StripLights:B_WS2811:state_1\ * \StripLights:B_WS2811:state_0\ * 
              \StripLights:B_WS2811:dpAddr_1\
        );
        Output = \StripLights:B_WS2811:dpAddr_1\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\StripLights:B_WS2811:bitCount_1\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=1]
        Total # of inputs        : 5
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \StripLights:B_WS2811:pwmTC\ * \StripLights:B_WS2811:state_1\ * 
              !\StripLights:B_WS2811:state_0\ * 
              \StripLights:B_WS2811:bitCount_0\
            + !\StripLights:B_WS2811:state_1\ * 
              \StripLights:B_WS2811:bitCount_1\
        );
        Output = \StripLights:B_WS2811:bitCount_1\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\StripLights:B_WS2811:bitCount_0\, Mode=(T-Register) @ [UDB=(1,0)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (ClockBlock_HFCLK) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \StripLights:B_WS2811:pwmTC\ * \StripLights:B_WS2811:state_1\ * 
              !\StripLights:B_WS2811:state_0\
            + !\StripLights:B_WS2811:state_1\ * 
              \StripLights:B_WS2811:bitCount_0\
        );
        Output = \StripLights:B_WS2811:bitCount_0\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\StripLights:B_WS2811:dshifter:u0\
    PORT MAP (
        clock => ClockBlock_HFCLK ,
        cs_addr_1 => \StripLights:B_WS2811:dpAddr_1\ ,
        cs_addr_0 => \StripLights:B_WS2811:dpAddr_0\ ,
        so_comb => \StripLights:B_WS2811:shiftOut\ ,
        f0_bus_stat_comb => \StripLights:B_WS2811:status_1\ ,
        f0_blk_stat_comb => \StripLights:B_WS2811:status_0\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000001100000000000001010000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111111111111000000000000000000000000000000000000000000000000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statuscell: Name =\StripLights:B_WS2811:StatusReg\
    PORT MAP (
        status_7 => \StripLights:B_WS2811:control_0\ ,
        status_6 => \StripLights:B_WS2811:status_6\ ,
        status_1 => \StripLights:B_WS2811:status_1\ ,
        status_0 => \StripLights:B_WS2811:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_md_select = "00000000"
    }
    Clock Enable: True

controlcell: Name =\StripLights:B_WS2811:ctrl\
    PORT MAP (
        control_7 => \StripLights:B_WS2811:control_7\ ,
        control_6 => \StripLights:B_WS2811:control_6\ ,
        control_5 => \StripLights:B_WS2811:control_5\ ,
        control_4 => \StripLights:B_WS2811:control_4\ ,
        control_3 => \StripLights:B_WS2811:control_3\ ,
        control_2 => \StripLights:B_WS2811:control_2\ ,
        control_1 => \StripLights:B_WS2811:control_1\ ,
        control_0 => \StripLights:B_WS2811:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "00000000"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Enable: True

UDB [UDB=(1,1)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\StripLights:cisr\
        PORT MAP (
            interrupt => Net_54 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(2)] 
    interrupt: Name =\StripLights:fisr\
        PORT MAP (
            interrupt => \StripLights:Net_159\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(12)] 
    interrupt: Name =\BLE:bless_isr\
        PORT MAP (
            interrupt => \BLE:Net_15\ );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
Port 0 is empty
Port 1 contains the following IO cells:
[IoId=4]: 
Pin : Name = Din(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Din(0)__PA ,
        input => Net_53 ,
        annotation => Net_537 ,
        pad => Din(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=7]: 
Pin : Name = SW1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: RES_PULL_UP
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilitites: DIGITAL
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => SW1(0)__PA ,
        annotation => Net_516 ,
        pad => SW1(0)_PAD );
    Properties:
    {
    }

Port 3 is empty
Port 4 is empty
Port 5 is empty
Port 6 is empty
ARM group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    m0s8clockblockcell: Name =ClockBlock
        PORT MAP (
            hfclk => ClockBlock_HFCLK ,
            imo => ClockBlock_IMO ,
            ext => ClockBlock_EXTCLK ,
            sysclk => ClockBlock_SYSCLK ,
            eco => ClockBlock_ECO ,
            ilo => ClockBlock_ILO ,
            lfclk => ClockBlock_LFCLK ,
            wco => ClockBlock_WCO ,
            dsi_in_0 => ClockBlock_Routed1 );
        Properties:
        {
        }
PM group 0: empty
SPC group 0: empty
WDT group 0: empty
FSS group 0: empty
LP Comparator group 0: empty
Serial Communication (SCB) group 0: empty
CapSense group 0: empty
8-bit IDAC group 0: empty
7-bit IDAC group 0: empty
Timer/Counter/PWM group 0: empty
Comparator/Opamp group 0: empty
Die Temp group 0: empty
SAR ADC group 0: empty
Segment LCD group 0: empty
CLK_GEN group 0: 
    M0S8 Clock Gen Block @ F(CLK_GEN,0): 
    m0s8clockgenblockcell: Name =ClockGenBlock
        PORT MAP (
             );
        Properties:
        {
        }
LPCOMPBLOCK group 0: empty
PASSBLOCK group 0: empty
ANAPUMP group 0: empty
BLE group 0: 
    BLE Block @ F(BLE,0): 
    p4blecell: Name =\BLE:cy_m0s8_ble\
        PORT MAP (
            interrupt => \BLE:Net_15\ ,
            rfctrl_extpa_en => Net_71 );
        Properties:
        {
            cy_registers = ""
        }
GANGED_PICU group 0: empty
WCO group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |        | 
Port | Pin | Fixed |      Type |       Drive Mode |   Name | Connections
-----+-----+-------+-----------+------------------+--------+------------
   1 |   4 |     * |      NONE |         CMOS_OUT | Din(0) | In(Net_53)
-----+-----+-------+-----------+------------------+--------+------------
   2 |   7 |     * |      NONE |      RES_PULL_UP | SW1(0) | 
------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.002ms
Digital Placement phase: Elapsed time ==> 0s.668ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
Routing successful.
Digital Routing phase: Elapsed time ==> 1s.022ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.286ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.042ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in P4_OneRing_timing.html.
Static timing analysis phase: Elapsed time ==> 0s.219ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.218ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 2s.995ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 2s.996ms
API generation phase: Elapsed time ==> 1s.245ms
Dependency generation phase: Elapsed time ==> 0s.021ms
Cleanup phase: Elapsed time ==> 0s.001ms
