/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [19:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  reg [4:0] celloutsig_0_11z;
  wire [13:0] celloutsig_0_13z;
  wire [14:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire [3:0] celloutsig_0_1z;
  wire celloutsig_0_25z;
  wire [5:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [24:0] celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [3:0] celloutsig_1_11z;
  wire [18:0] celloutsig_1_12z;
  wire [5:0] celloutsig_1_14z;
  reg [3:0] celloutsig_1_19z;
  wire [3:0] celloutsig_1_1z;
  wire [13:0] celloutsig_1_2z;
  reg [2:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_7z;
  reg [6:0] celloutsig_1_8z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = !(in_data[2] ? celloutsig_0_1z[0] : in_data[57]);
  assign celloutsig_0_9z = !(celloutsig_0_3z ? celloutsig_0_0z[4] : celloutsig_0_2z[1]);
  assign celloutsig_0_25z = !(celloutsig_0_16z ? celloutsig_0_17z : celloutsig_0_0z[10]);
  assign celloutsig_1_10z = ~(in_data[143] | 1'h0);
  assign celloutsig_0_6z = ~(celloutsig_0_3z | celloutsig_0_0z[13]);
  assign celloutsig_0_29z = ~(celloutsig_0_25z | celloutsig_0_8z[2]);
  assign celloutsig_0_4z = in_data[80:77] & in_data[90:87];
  assign celloutsig_1_1z = in_data[148:145] & in_data[188:185];
  assign celloutsig_0_5z = { celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z } > in_data[67:49];
  assign celloutsig_0_16z = celloutsig_0_0z[18:8] > celloutsig_0_15z[13:3];
  assign celloutsig_0_17z = { celloutsig_0_15z[13:10], celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_2z } > celloutsig_0_0z[15:3];
  assign celloutsig_1_0z = in_data[152:144] > in_data[124:116];
  assign celloutsig_1_4z = ! { in_data[172], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_7z = celloutsig_0_1z[1] ? { celloutsig_0_1z[2], 1'h1, celloutsig_0_1z[0], celloutsig_0_0z, celloutsig_0_6z, celloutsig_0_3z } : { in_data[74:60], celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_1z = celloutsig_0_0z[16] ? in_data[91:88] : celloutsig_0_0z[15:12];
  assign celloutsig_0_2z = celloutsig_0_1z[3] ? celloutsig_0_0z[11:9] : in_data[90:88];
  assign celloutsig_0_8z = ~ { celloutsig_0_1z[3:1], celloutsig_0_5z };
  assign celloutsig_0_10z = | celloutsig_0_0z[17:14];
  assign celloutsig_1_5z = ~^ celloutsig_1_3z;
  assign celloutsig_1_7z = ~^ { in_data[107:101], celloutsig_1_1z };
  assign celloutsig_0_0z = in_data[45:26] ^ in_data[80:61];
  assign celloutsig_1_14z = { celloutsig_1_2z[13], celloutsig_1_7z, celloutsig_1_1z } ^ celloutsig_1_8z[5:0];
  assign celloutsig_0_13z = { in_data[84:72], celloutsig_0_5z } ^ celloutsig_0_7z[14:1];
  assign celloutsig_0_15z = { celloutsig_0_0z[19:6], celloutsig_0_5z } ^ { celloutsig_0_13z[8:2], celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_28z = celloutsig_0_15z[14:9] ^ in_data[44:39];
  always_latch
    if (!clkin_data[96]) celloutsig_1_3z = 3'h0;
    else if (clkin_data[0]) celloutsig_1_3z = { celloutsig_1_2z[10:9], celloutsig_1_0z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_8z = 7'h00;
    else if (clkin_data[32]) celloutsig_1_8z = { celloutsig_1_2z[9:4], celloutsig_1_5z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_19z = 4'h0;
    else if (clkin_data[32]) celloutsig_1_19z = { celloutsig_1_1z[0], celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_0z };
  always_latch
    if (clkin_data[64]) celloutsig_0_11z = 5'h00;
    else if (!out_data[128]) celloutsig_0_11z = { celloutsig_0_8z, celloutsig_0_10z };
  assign { celloutsig_1_2z[4], celloutsig_1_2z[13:5] } = { celloutsig_1_0z, in_data[130:122] } ^ { celloutsig_1_1z[0], in_data[162:157], celloutsig_1_1z[3:1] };
  assign celloutsig_1_11z[3] = in_data[191] ^ celloutsig_1_2z[4];
  assign { celloutsig_1_12z[7], celloutsig_1_12z[16:8], celloutsig_1_12z[0], celloutsig_1_12z[17], celloutsig_1_12z[1], celloutsig_1_12z[2], celloutsig_1_12z[18] } = { celloutsig_1_2z[4], celloutsig_1_2z[13:5], celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_0z, in_data[152] } & { in_data[189], celloutsig_1_8z[5:0], celloutsig_1_10z, celloutsig_1_11z[3], in_data[190], celloutsig_1_0z, celloutsig_1_8z[6], in_data[188], in_data[189], celloutsig_1_3z[2] };
  assign { out_data[129], out_data[130], out_data[128] } = { celloutsig_1_12z[1], celloutsig_1_12z[2], celloutsig_1_7z } ^ { celloutsig_1_14z[1], celloutsig_1_14z[2], celloutsig_1_14z[0] };
  assign celloutsig_1_11z[2:0] = in_data[190:188];
  assign celloutsig_1_12z[6:3] = 4'h0;
  assign celloutsig_1_2z[3:0] = 4'h0;
  assign { out_data[132:131], out_data[99:96], out_data[37:32], out_data[0] } = { celloutsig_1_14z[4:3], celloutsig_1_19z, celloutsig_0_28z, celloutsig_0_29z };
endmodule
