<def f='llvm/llvm/lib/Target/Hexagon/BitTracker.h' l='481' ll='486' type='const llvm::TargetRegisterClass &amp; llvm::BitTracker::MachineEvaluator::composeWithSubRegIndex(const llvm::TargetRegisterClass &amp; RC, unsigned int Idx) const'/>
<use f='llvm/llvm/lib/Target/Hexagon/BitTracker.cpp' l='339' u='c' c='_ZNK4llvm10BitTracker16MachineEvaluator14getRegBitWidthERKNS0_11RegisterRefE'/>
<doc f='llvm/llvm/lib/Target/Hexagon/BitTracker.h' l='479'>// Given a register class RC, return a register class that should be assumed
  // when a register from class RC is used with a subregister of index Idx.</doc>
<ovr f='llvm/llvm/lib/Target/Hexagon/HexagonBitTracker.cpp' l='130' c='_ZNK4llvm16HexagonEvaluator22composeWithSubRegIndexERKNS_19TargetRegisterClassEj'/>
