Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Tue Nov 22 13:48:14 2022
| Host         : LAPTOP-LMFK3M5V running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (6)
7. checking multiple_clock (26)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (6)
-------------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (26)
-------------------------------
 There are 26 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     33.128        0.000                      0                   86        0.061        0.000                      0                   86        2.000        0.000                       0                    32  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                              Waveform(ns)         Period(ns)      Frequency(MHz)
-----                              ------------         ----------      --------------
iClk                               {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
  clkfbout_design_1_clk_wiz_0_0    {0.000 20.000}       40.000          25.000          
sys_clk_pin                        {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          
  clkfbout_design_1_clk_wiz_0_0_1  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
iClk                                                                                                                                                                                 2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0         33.128        0.000                      0                   86        0.222        0.000                      0                   86       19.500        0.000                       0                    28  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                     37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                          2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0_1       33.141        0.000                      0                   86        0.222        0.000                      0                   86       19.500        0.000                       0                    28  
  clkfbout_design_1_clk_wiz_0_0_1                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                       To Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                       --------                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_0_1  clk_out1_design_1_clk_wiz_0_0         33.128        0.000                      0                   86        0.061        0.000                      0                   86  
clk_out1_design_1_clk_wiz_0_0    clk_out1_design_1_clk_wiz_0_0_1       33.128        0.000                      0                   86        0.061        0.000                      0                   86  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  iClk
  To Clock:  iClk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         iClk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       33.128ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.222ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.128ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.767ns  (logic 3.426ns (59.410%)  route 2.341ns (40.590%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 38.477 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.842    -0.874    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y18         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y18         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.580 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[1]
                         net (fo=1, routed)           1.009     2.589    design_1_i/VGA_patterns_0/inst/iDataA[1]
    SLICE_X90Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.713 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.713    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3_n_0
    SLICE_X90Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.246 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.246    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.561 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/O[3]
                         net (fo=2, routed)           1.331     4.893    design_1_i/AsciiCharsMem_0/inst/iAddr[7]
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.646    38.477    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.452    38.930    
                         clock uncertainty           -0.160    38.770    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.749    38.021    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.021    
                         arrival time                          -4.893    
  -------------------------------------------------------------------
                         slack                                 33.128    

Slack (MET) :             33.209ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.685ns  (logic 3.543ns (62.320%)  route 2.142ns (37.680%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 38.477 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.842    -0.874    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y18         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y18         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.580 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[1]
                         net (fo=1, routed)           1.009     2.589    design_1_i/VGA_patterns_0/inst/iDataA[1]
    SLICE_X90Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.713 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.713    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3_n_0
    SLICE_X90Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.246 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.246    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.363 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.363    design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0_n_0
    SLICE_X90Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.678 r  design_1_i/VGA_patterns_0/inst/oAddrB[8]_INST_0/O[3]
                         net (fo=2, routed)           1.133     4.811    design_1_i/AsciiCharsMem_0/inst/iAddr[11]
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.646    38.477    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.452    38.930    
                         clock uncertainty           -0.160    38.770    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.749    38.021    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.021    
                         arrival time                          -4.811    
  -------------------------------------------------------------------
                         slack                                 33.209    

Slack (MET) :             33.220ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.676ns  (logic 3.551ns (62.566%)  route 2.125ns (37.434%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 38.477 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.842    -0.874    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y18         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y18         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.580 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[1]
                         net (fo=1, routed)           1.009     2.589    design_1_i/VGA_patterns_0/inst/iDataA[1]
    SLICE_X90Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.713 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.713    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3_n_0
    SLICE_X90Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.246 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.246    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.363 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.363    design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0_n_0
    SLICE_X90Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.686 r  design_1_i/VGA_patterns_0/inst/oAddrB[8]_INST_0/O[1]
                         net (fo=2, routed)           1.115     4.802    design_1_i/AsciiCharsMem_0/inst/iAddr[9]
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.646    38.477    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.452    38.930    
                         clock uncertainty           -0.160    38.770    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.748    38.022    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.022    
                         arrival time                          -4.802    
  -------------------------------------------------------------------
                         slack                                 33.220    

Slack (MET) :             33.236ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.671ns  (logic 3.330ns (58.724%)  route 2.341ns (41.276%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 38.477 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.842    -0.874    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y18         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y18         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.580 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[1]
                         net (fo=1, routed)           1.009     2.589    design_1_i/VGA_patterns_0/inst/iDataA[1]
    SLICE_X90Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.713 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.713    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3_n_0
    SLICE_X90Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.246 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.246    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.465 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/O[0]
                         net (fo=2, routed)           1.331     4.797    design_1_i/AsciiCharsMem_0/inst/iAddr[4]
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.646    38.477    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.452    38.930    
                         clock uncertainty           -0.160    38.770    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.737    38.033    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.033    
                         arrival time                          -4.797    
  -------------------------------------------------------------------
                         slack                                 33.236    

Slack (MET) :             33.251ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.649ns  (logic 3.467ns (61.374%)  route 2.182ns (38.626%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 38.477 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.842    -0.874    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y18         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y18         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.580 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[1]
                         net (fo=1, routed)           1.009     2.589    design_1_i/VGA_patterns_0/inst/iDataA[1]
    SLICE_X90Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.713 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.713    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3_n_0
    SLICE_X90Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.246 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.246    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.363 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.363    design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0_n_0
    SLICE_X90Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.602 r  design_1_i/VGA_patterns_0/inst/oAddrB[8]_INST_0/O[2]
                         net (fo=2, routed)           1.173     4.775    design_1_i/AsciiCharsMem_0/inst/iAddr[10]
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.646    38.477    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.452    38.930    
                         clock uncertainty           -0.160    38.770    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.743    38.027    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.027    
                         arrival time                          -4.775    
  -------------------------------------------------------------------
                         slack                                 33.251    

Slack (MET) :             33.274ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.621ns  (logic 3.434ns (61.091%)  route 2.187ns (38.909%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 38.477 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.842    -0.874    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y18         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y18         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.580 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[1]
                         net (fo=1, routed)           1.009     2.589    design_1_i/VGA_patterns_0/inst/iDataA[1]
    SLICE_X90Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.713 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.713    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3_n_0
    SLICE_X90Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.246 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.246    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.569 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/O[1]
                         net (fo=2, routed)           1.178     4.747    design_1_i/AsciiCharsMem_0/inst/iAddr[5]
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.646    38.477    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.452    38.930    
                         clock uncertainty           -0.160    38.770    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.748    38.022    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.022    
                         arrival time                          -4.747    
  -------------------------------------------------------------------
                         slack                                 33.274    

Slack (MET) :             33.382ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.525ns  (logic 3.447ns (62.392%)  route 2.078ns (37.608%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 38.477 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.842    -0.874    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y18         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y18         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.580 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[1]
                         net (fo=1, routed)           1.009     2.589    design_1_i/VGA_patterns_0/inst/iDataA[1]
    SLICE_X90Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.713 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.713    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3_n_0
    SLICE_X90Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.246 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.246    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.363 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.363    design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0_n_0
    SLICE_X90Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.582 r  design_1_i/VGA_patterns_0/inst/oAddrB[8]_INST_0/O[0]
                         net (fo=2, routed)           1.068     4.651    design_1_i/AsciiCharsMem_0/inst/iAddr[8]
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.646    38.477    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.452    38.930    
                         clock uncertainty           -0.160    38.770    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.737    38.033    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.033    
                         arrival time                          -4.651    
  -------------------------------------------------------------------
                         slack                                 33.382    

Slack (MET) :             33.467ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.429ns  (logic 3.426ns (63.109%)  route 2.003ns (36.891%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 38.478 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.842    -0.874    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y18         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y18         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.580 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[1]
                         net (fo=1, routed)           1.009     2.589    design_1_i/VGA_patterns_0/inst/iDataA[1]
    SLICE_X90Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.713 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.713    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3_n_0
    SLICE_X90Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.246 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.246    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.561 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/O[3]
                         net (fo=2, routed)           0.993     4.555    design_1_i/AsciiCharsMem_0/inst/iAddr[7]
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.647    38.478    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_0/CLKARDCLK
                         clock pessimism              0.452    38.931    
                         clock uncertainty           -0.160    38.771    
    RAMB36_X4Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.749    38.022    design_1_i/AsciiCharsMem_0/inst/rData_reg_0
  -------------------------------------------------------------------
                         required time                         38.022    
                         arrival time                          -4.555    
  -------------------------------------------------------------------
                         slack                                 33.467    

Slack (MET) :             33.491ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.403ns  (logic 3.221ns (59.610%)  route 2.182ns (40.390%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 38.477 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.842    -0.874    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y18         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y18         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.580 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[1]
                         net (fo=1, routed)           1.009     2.589    design_1_i/VGA_patterns_0/inst/iDataA[1]
    SLICE_X90Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.713 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.713    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3_n_0
    SLICE_X90Y46         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.356 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/O[3]
                         net (fo=2, routed)           1.173     4.530    design_1_i/AsciiCharsMem_0/inst/iAddr[3]
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.646    38.477    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.452    38.930    
                         clock uncertainty           -0.160    38.770    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.749    38.021    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.021    
                         arrival time                          -4.530    
  -------------------------------------------------------------------
                         slack                                 33.491    

Slack (MET) :             33.546ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.354ns  (logic 3.156ns (58.946%)  route 2.198ns (41.054%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 38.477 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.842    -0.874    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y18         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y18         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.580 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[1]
                         net (fo=1, routed)           1.009     2.589    design_1_i/VGA_patterns_0/inst/iDataA[1]
    SLICE_X90Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.713 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.713    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3_n_0
    SLICE_X90Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.291 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/O[2]
                         net (fo=2, routed)           1.189     4.480    design_1_i/AsciiCharsMem_0/inst/iAddr[2]
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.646    38.477    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.452    38.930    
                         clock uncertainty           -0.160    38.770    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.743    38.027    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.027    
                         arrival time                          -4.480    
  -------------------------------------------------------------------
                         slack                                 33.546    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountV_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.250ns (38.737%)  route 0.395ns (61.263%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.612    -0.620    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X91Y46         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountV_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  design_1_i/VGA_timings_0/inst/CountV_reg[3]/Q
                         net (fo=9, routed)           0.086    -0.392    design_1_i/VGA_patterns_0/inst/iCountV[3]
    SLICE_X90Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    -0.347    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_1_n_0
    SLICE_X90Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.283 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/O[3]
                         net (fo=2, routed)           0.309     0.026    design_1_i/AsciiCharsMem_0/inst/iAddr[3]
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.918    -0.821    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_0/CLKARDCLK
                         clock pessimism              0.509    -0.313    
    RAMB36_X4Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.117    -0.196    design_1_i/AsciiCharsMem_0/inst/rData_reg_0
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountV_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_0/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.256ns (38.297%)  route 0.412ns (61.703%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.612    -0.620    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X91Y46         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountV_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  design_1_i/VGA_timings_0/inst/CountV_reg[0]/Q
                         net (fo=10, routed)          0.101    -0.377    design_1_i/VGA_patterns_0/inst/iCountV[0]
    SLICE_X90Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.332 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    -0.332    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_4_n_0
    SLICE_X90Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.262 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/O[0]
                         net (fo=2, routed)           0.311     0.049    design_1_i/AsciiCharsMem_0/inst/iAddr[0]
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_0/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.918    -0.821    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_0/CLKARDCLK
                         clock pessimism              0.509    -0.313    
    RAMB36_X4Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.123    -0.190    design_1_i/AsciiCharsMem_0/inst/rData_reg_0
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountV_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.361ns (52.065%)  route 0.332ns (47.935%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.612    -0.620    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X91Y46         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountV_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  design_1_i/VGA_timings_0/inst/CountV_reg[3]/Q
                         net (fo=9, routed)           0.086    -0.392    design_1_i/VGA_patterns_0/inst/iCountV[3]
    SLICE_X90Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    -0.347    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_1_n_0
    SLICE_X90Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.238 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    -0.238    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.172 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/O[2]
                         net (fo=2, routed)           0.246     0.074    design_1_i/AsciiCharsMem_0/inst/iAddr[6]
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.918    -0.821    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_0/CLKARDCLK
                         clock pessimism              0.509    -0.313    
    RAMB36_X4Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.120    -0.193    design_1_i/AsciiCharsMem_0/inst/rData_reg_0
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                           0.074    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountV_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_0/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.252ns (36.299%)  route 0.442ns (63.701%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.612    -0.620    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X91Y46         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountV_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  design_1_i/VGA_timings_0/inst/CountV_reg[1]/Q
                         net (fo=10, routed)          0.138    -0.341    design_1_i/VGA_patterns_0/inst/iCountV[1]
    SLICE_X90Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.296 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    -0.296    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3_n_0
    SLICE_X90Y46         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066    -0.230 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/O[1]
                         net (fo=2, routed)           0.305     0.075    design_1_i/AsciiCharsMem_0/inst/iAddr[1]
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_0/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.918    -0.821    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_0/CLKARDCLK
                         clock pessimism              0.509    -0.313    
    RAMB36_X4Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.120    -0.193    design_1_i/AsciiCharsMem_0/inst/rData_reg_0
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                           0.075    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountV_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/CountV_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.183ns (48.868%)  route 0.191ns (51.132%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.613    -0.619    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X91Y47         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountV_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  design_1_i/VGA_timings_0/inst/CountV_reg[6]/Q
                         net (fo=12, routed)          0.191    -0.286    design_1_i/VGA_timings_0/inst/oCountV[6]
    SLICE_X91Y47         LUT3 (Prop_lut3_I1_O)        0.042    -0.244 r  design_1_i/VGA_timings_0/inst/CountV[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    design_1_i/VGA_timings_0/inst/p_0_in__0[7]
    SLICE_X91Y47         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountV_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.882    -0.858    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X91Y47         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountV_reg[7]/C
                         clock pessimism              0.239    -0.619    
    SLICE_X91Y47         FDRE (Hold_fdre_C_D)         0.107    -0.512    design_1_i/VGA_timings_0/inst/CountV_reg[7]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountH_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/CountH_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.227ns (60.166%)  route 0.150ns (39.834%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.613    -0.619    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X91Y49         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y49         FDRE (Prop_fdre_C_Q)         0.128    -0.491 r  design_1_i/VGA_timings_0/inst/CountH_reg[4]/Q
                         net (fo=8, routed)           0.150    -0.340    design_1_i/VGA_timings_0/inst/oCountH[4]
    SLICE_X91Y48         LUT6 (Prop_lut6_I0_O)        0.099    -0.241 r  design_1_i/VGA_timings_0/inst/CountH[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    design_1_i/VGA_timings_0/inst/p_0_in[6]
    SLICE_X91Y48         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.882    -0.858    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X91Y48         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[6]/C
                         clock pessimism              0.255    -0.603    
    SLICE_X91Y48         FDRE (Hold_fdre_C_D)         0.091    -0.512    design_1_i/VGA_timings_0/inst/CountH_reg[6]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountV_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/CountV_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.184ns (48.745%)  route 0.193ns (51.255%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.613    -0.619    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X91Y47         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountV_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  design_1_i/VGA_timings_0/inst/CountV_reg[6]/Q
                         net (fo=12, routed)          0.193    -0.284    design_1_i/VGA_timings_0/inst/oCountV[6]
    SLICE_X91Y47         LUT5 (Prop_lut5_I3_O)        0.043    -0.241 r  design_1_i/VGA_timings_0/inst/CountV[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.241    design_1_i/VGA_timings_0/inst/p_0_in__0[9]
    SLICE_X91Y47         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountV_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.882    -0.858    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X91Y47         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountV_reg[9]/C
                         clock pessimism              0.239    -0.619    
    SLICE_X91Y47         FDRE (Hold_fdre_C_D)         0.107    -0.512    design_1_i/VGA_timings_0/inst/CountV_reg[9]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountH_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/CountH_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.069%)  route 0.198ns (48.931%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.607    -0.624    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X92Y50         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  design_1_i/VGA_timings_0/inst/CountH_reg[2]/Q
                         net (fo=10, routed)          0.198    -0.262    design_1_i/VGA_timings_0/inst/oCountH[2]
    SLICE_X92Y50         LUT4 (Prop_lut4_I2_O)        0.043    -0.219 r  design_1_i/VGA_timings_0/inst/CountH[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    design_1_i/VGA_timings_0/inst/p_0_in[3]
    SLICE_X92Y50         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.877    -0.863    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X92Y50         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[3]/C
                         clock pessimism              0.238    -0.624    
    SLICE_X92Y50         FDRE (Hold_fdre_C_D)         0.131    -0.493    design_1_i/VGA_timings_0/inst/CountH_reg[3]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountV_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/CountV_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.183ns (47.461%)  route 0.203ns (52.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.612    -0.620    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X91Y46         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountV_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  design_1_i/VGA_timings_0/inst/CountV_reg[1]/Q
                         net (fo=10, routed)          0.203    -0.276    design_1_i/VGA_timings_0/inst/oCountV[1]
    SLICE_X91Y46         LUT3 (Prop_lut3_I1_O)        0.042    -0.234 r  design_1_i/VGA_timings_0/inst/CountV[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    design_1_i/VGA_timings_0/inst/p_0_in__0[2]
    SLICE_X91Y46         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountV_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.881    -0.859    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X91Y46         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountV_reg[2]/C
                         clock pessimism              0.239    -0.620    
    SLICE_X91Y46         FDRE (Hold_fdre_C_D)         0.107    -0.513    design_1_i/VGA_timings_0/inst/CountV_reg[2]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountV_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/CountV_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.184ns (47.352%)  route 0.205ns (52.648%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.612    -0.620    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X91Y46         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountV_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  design_1_i/VGA_timings_0/inst/CountV_reg[1]/Q
                         net (fo=10, routed)          0.205    -0.274    design_1_i/VGA_timings_0/inst/oCountV[1]
    SLICE_X91Y46         LUT5 (Prop_lut5_I2_O)        0.043    -0.231 r  design_1_i/VGA_timings_0/inst/CountV[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    design_1_i/VGA_timings_0/inst/p_0_in__0[4]
    SLICE_X91Y46         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountV_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.881    -0.859    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X91Y46         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountV_reg[4]/C
                         clock pessimism              0.239    -0.620    
    SLICE_X91Y46         FDRE (Hold_fdre_C_D)         0.107    -0.513    design_1_i/VGA_timings_0/inst/CountV_reg[4]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.282    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X4Y18     design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X4Y18     design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y10     design_1_i/AsciiCharsMem_0/inst/rData_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y11     design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X91Y49     design_1_i/VGA_timings_0/inst/CountH_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X91Y48     design_1_i/VGA_timings_0/inst/CountH_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X92Y50     design_1_i/VGA_timings_0/inst/CountH_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X92Y50     design_1_i/VGA_timings_0/inst/CountH_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X92Y46     design_1_i/VGA_timings_0/inst/CountH_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X92Y46     design_1_i/VGA_timings_0/inst/CountH_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X92Y46     design_1_i/VGA_timings_0/inst/CountH_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X91Y46     design_1_i/VGA_timings_0/inst/CountV_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X91Y46     design_1_i/VGA_timings_0/inst/CountV_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X91Y46     design_1_i/VGA_timings_0/inst/CountV_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X91Y46     design_1_i/VGA_timings_0/inst/CountV_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X91Y46     design_1_i/VGA_timings_0/inst/CountV_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X91Y46     design_1_i/VGA_timings_0/inst/CountV_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X91Y49     design_1_i/VGA_timings_0/inst/CountH_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X91Y49     design_1_i/VGA_timings_0/inst/CountH_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X91Y49     design_1_i/VGA_timings_0/inst/CountH_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X91Y48     design_1_i/VGA_timings_0/inst/CountH_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X91Y48     design_1_i/VGA_timings_0/inst/CountH_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X92Y50     design_1_i/VGA_timings_0/inst/CountH_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X92Y50     design_1_i/VGA_timings_0/inst/CountH_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X92Y50     design_1_i/VGA_timings_0/inst/CountH_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X92Y50     design_1_i/VGA_timings_0/inst/CountH_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X91Y49     design_1_i/VGA_timings_0/inst/CountH_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X91Y49     design_1_i/VGA_timings_0/inst/CountH_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { iClk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       33.141ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.222ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.141ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.767ns  (logic 3.426ns (59.410%)  route 2.341ns (40.590%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 38.477 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.842    -0.874    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y18         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y18         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.580 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[1]
                         net (fo=1, routed)           1.009     2.589    design_1_i/VGA_patterns_0/inst/iDataA[1]
    SLICE_X90Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.713 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.713    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3_n_0
    SLICE_X90Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.246 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.246    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.561 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/O[3]
                         net (fo=2, routed)           1.331     4.893    design_1_i/AsciiCharsMem_0/inst/iAddr[7]
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.646    38.477    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.452    38.930    
                         clock uncertainty           -0.147    38.782    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.749    38.033    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.033    
                         arrival time                          -4.893    
  -------------------------------------------------------------------
                         slack                                 33.141    

Slack (MET) :             33.222ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.685ns  (logic 3.543ns (62.320%)  route 2.142ns (37.680%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 38.477 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.842    -0.874    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y18         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y18         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.580 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[1]
                         net (fo=1, routed)           1.009     2.589    design_1_i/VGA_patterns_0/inst/iDataA[1]
    SLICE_X90Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.713 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.713    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3_n_0
    SLICE_X90Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.246 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.246    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.363 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.363    design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0_n_0
    SLICE_X90Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.678 r  design_1_i/VGA_patterns_0/inst/oAddrB[8]_INST_0/O[3]
                         net (fo=2, routed)           1.133     4.811    design_1_i/AsciiCharsMem_0/inst/iAddr[11]
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.646    38.477    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.452    38.930    
                         clock uncertainty           -0.147    38.782    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.749    38.033    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.033    
                         arrival time                          -4.811    
  -------------------------------------------------------------------
                         slack                                 33.222    

Slack (MET) :             33.233ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.676ns  (logic 3.551ns (62.566%)  route 2.125ns (37.434%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 38.477 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.842    -0.874    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y18         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y18         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.580 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[1]
                         net (fo=1, routed)           1.009     2.589    design_1_i/VGA_patterns_0/inst/iDataA[1]
    SLICE_X90Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.713 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.713    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3_n_0
    SLICE_X90Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.246 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.246    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.363 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.363    design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0_n_0
    SLICE_X90Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.686 r  design_1_i/VGA_patterns_0/inst/oAddrB[8]_INST_0/O[1]
                         net (fo=2, routed)           1.115     4.802    design_1_i/AsciiCharsMem_0/inst/iAddr[9]
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.646    38.477    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.452    38.930    
                         clock uncertainty           -0.147    38.782    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.748    38.034    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.034    
                         arrival time                          -4.802    
  -------------------------------------------------------------------
                         slack                                 33.233    

Slack (MET) :             33.249ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.671ns  (logic 3.330ns (58.724%)  route 2.341ns (41.276%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 38.477 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.842    -0.874    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y18         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y18         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.580 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[1]
                         net (fo=1, routed)           1.009     2.589    design_1_i/VGA_patterns_0/inst/iDataA[1]
    SLICE_X90Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.713 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.713    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3_n_0
    SLICE_X90Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.246 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.246    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.465 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/O[0]
                         net (fo=2, routed)           1.331     4.797    design_1_i/AsciiCharsMem_0/inst/iAddr[4]
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.646    38.477    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.452    38.930    
                         clock uncertainty           -0.147    38.782    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.737    38.045    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.045    
                         arrival time                          -4.797    
  -------------------------------------------------------------------
                         slack                                 33.249    

Slack (MET) :             33.264ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.649ns  (logic 3.467ns (61.374%)  route 2.182ns (38.626%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 38.477 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.842    -0.874    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y18         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y18         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.580 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[1]
                         net (fo=1, routed)           1.009     2.589    design_1_i/VGA_patterns_0/inst/iDataA[1]
    SLICE_X90Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.713 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.713    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3_n_0
    SLICE_X90Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.246 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.246    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.363 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.363    design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0_n_0
    SLICE_X90Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.602 r  design_1_i/VGA_patterns_0/inst/oAddrB[8]_INST_0/O[2]
                         net (fo=2, routed)           1.173     4.775    design_1_i/AsciiCharsMem_0/inst/iAddr[10]
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.646    38.477    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.452    38.930    
                         clock uncertainty           -0.147    38.782    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.743    38.039    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.039    
                         arrival time                          -4.775    
  -------------------------------------------------------------------
                         slack                                 33.264    

Slack (MET) :             33.287ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.621ns  (logic 3.434ns (61.091%)  route 2.187ns (38.909%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 38.477 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.842    -0.874    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y18         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y18         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.580 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[1]
                         net (fo=1, routed)           1.009     2.589    design_1_i/VGA_patterns_0/inst/iDataA[1]
    SLICE_X90Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.713 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.713    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3_n_0
    SLICE_X90Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.246 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.246    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.569 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/O[1]
                         net (fo=2, routed)           1.178     4.747    design_1_i/AsciiCharsMem_0/inst/iAddr[5]
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.646    38.477    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.452    38.930    
                         clock uncertainty           -0.147    38.782    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.748    38.034    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.034    
                         arrival time                          -4.747    
  -------------------------------------------------------------------
                         slack                                 33.287    

Slack (MET) :             33.395ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.525ns  (logic 3.447ns (62.392%)  route 2.078ns (37.608%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 38.477 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.842    -0.874    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y18         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y18         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.580 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[1]
                         net (fo=1, routed)           1.009     2.589    design_1_i/VGA_patterns_0/inst/iDataA[1]
    SLICE_X90Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.713 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.713    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3_n_0
    SLICE_X90Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.246 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.246    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.363 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.363    design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0_n_0
    SLICE_X90Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.582 r  design_1_i/VGA_patterns_0/inst/oAddrB[8]_INST_0/O[0]
                         net (fo=2, routed)           1.068     4.651    design_1_i/AsciiCharsMem_0/inst/iAddr[8]
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.646    38.477    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.452    38.930    
                         clock uncertainty           -0.147    38.782    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.737    38.045    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.045    
                         arrival time                          -4.651    
  -------------------------------------------------------------------
                         slack                                 33.395    

Slack (MET) :             33.480ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.429ns  (logic 3.426ns (63.109%)  route 2.003ns (36.891%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 38.478 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.842    -0.874    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y18         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y18         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.580 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[1]
                         net (fo=1, routed)           1.009     2.589    design_1_i/VGA_patterns_0/inst/iDataA[1]
    SLICE_X90Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.713 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.713    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3_n_0
    SLICE_X90Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.246 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.246    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.561 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/O[3]
                         net (fo=2, routed)           0.993     4.555    design_1_i/AsciiCharsMem_0/inst/iAddr[7]
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.647    38.478    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_0/CLKARDCLK
                         clock pessimism              0.452    38.931    
                         clock uncertainty           -0.147    38.783    
    RAMB36_X4Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.749    38.034    design_1_i/AsciiCharsMem_0/inst/rData_reg_0
  -------------------------------------------------------------------
                         required time                         38.034    
                         arrival time                          -4.555    
  -------------------------------------------------------------------
                         slack                                 33.480    

Slack (MET) :             33.504ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.403ns  (logic 3.221ns (59.610%)  route 2.182ns (40.390%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 38.477 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.842    -0.874    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y18         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y18         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.580 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[1]
                         net (fo=1, routed)           1.009     2.589    design_1_i/VGA_patterns_0/inst/iDataA[1]
    SLICE_X90Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.713 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.713    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3_n_0
    SLICE_X90Y46         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.356 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/O[3]
                         net (fo=2, routed)           1.173     4.530    design_1_i/AsciiCharsMem_0/inst/iAddr[3]
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.646    38.477    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.452    38.930    
                         clock uncertainty           -0.147    38.782    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.749    38.033    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.033    
                         arrival time                          -4.530    
  -------------------------------------------------------------------
                         slack                                 33.504    

Slack (MET) :             33.559ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.354ns  (logic 3.156ns (58.946%)  route 2.198ns (41.054%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 38.477 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.842    -0.874    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y18         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y18         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.580 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[1]
                         net (fo=1, routed)           1.009     2.589    design_1_i/VGA_patterns_0/inst/iDataA[1]
    SLICE_X90Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.713 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.713    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3_n_0
    SLICE_X90Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.291 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/O[2]
                         net (fo=2, routed)           1.189     4.480    design_1_i/AsciiCharsMem_0/inst/iAddr[2]
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.646    38.477    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.452    38.930    
                         clock uncertainty           -0.147    38.782    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.743    38.039    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.039    
                         arrival time                          -4.480    
  -------------------------------------------------------------------
                         slack                                 33.559    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountV_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.250ns (38.737%)  route 0.395ns (61.263%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.612    -0.620    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X91Y46         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountV_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  design_1_i/VGA_timings_0/inst/CountV_reg[3]/Q
                         net (fo=9, routed)           0.086    -0.392    design_1_i/VGA_patterns_0/inst/iCountV[3]
    SLICE_X90Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    -0.347    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_1_n_0
    SLICE_X90Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.283 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/O[3]
                         net (fo=2, routed)           0.309     0.026    design_1_i/AsciiCharsMem_0/inst/iAddr[3]
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.918    -0.821    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_0/CLKARDCLK
                         clock pessimism              0.509    -0.313    
    RAMB36_X4Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.117    -0.196    design_1_i/AsciiCharsMem_0/inst/rData_reg_0
  -------------------------------------------------------------------
                         required time                          0.196    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountV_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_0/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.256ns (38.297%)  route 0.412ns (61.703%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.612    -0.620    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X91Y46         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountV_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  design_1_i/VGA_timings_0/inst/CountV_reg[0]/Q
                         net (fo=10, routed)          0.101    -0.377    design_1_i/VGA_patterns_0/inst/iCountV[0]
    SLICE_X90Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.332 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    -0.332    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_4_n_0
    SLICE_X90Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.262 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/O[0]
                         net (fo=2, routed)           0.311     0.049    design_1_i/AsciiCharsMem_0/inst/iAddr[0]
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_0/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.918    -0.821    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_0/CLKARDCLK
                         clock pessimism              0.509    -0.313    
    RAMB36_X4Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.123    -0.190    design_1_i/AsciiCharsMem_0/inst/rData_reg_0
  -------------------------------------------------------------------
                         required time                          0.190    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountV_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.361ns (52.065%)  route 0.332ns (47.935%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.612    -0.620    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X91Y46         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountV_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  design_1_i/VGA_timings_0/inst/CountV_reg[3]/Q
                         net (fo=9, routed)           0.086    -0.392    design_1_i/VGA_patterns_0/inst/iCountV[3]
    SLICE_X90Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    -0.347    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_1_n_0
    SLICE_X90Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.238 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    -0.238    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.172 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/O[2]
                         net (fo=2, routed)           0.246     0.074    design_1_i/AsciiCharsMem_0/inst/iAddr[6]
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.918    -0.821    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_0/CLKARDCLK
                         clock pessimism              0.509    -0.313    
    RAMB36_X4Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.120    -0.193    design_1_i/AsciiCharsMem_0/inst/rData_reg_0
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                           0.074    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountV_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_0/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.252ns (36.299%)  route 0.442ns (63.701%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.612    -0.620    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X91Y46         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountV_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  design_1_i/VGA_timings_0/inst/CountV_reg[1]/Q
                         net (fo=10, routed)          0.138    -0.341    design_1_i/VGA_patterns_0/inst/iCountV[1]
    SLICE_X90Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.296 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    -0.296    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3_n_0
    SLICE_X90Y46         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066    -0.230 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/O[1]
                         net (fo=2, routed)           0.305     0.075    design_1_i/AsciiCharsMem_0/inst/iAddr[1]
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_0/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.918    -0.821    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_0/CLKARDCLK
                         clock pessimism              0.509    -0.313    
    RAMB36_X4Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.120    -0.193    design_1_i/AsciiCharsMem_0/inst/rData_reg_0
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                           0.075    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountV_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/CountV_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.183ns (48.868%)  route 0.191ns (51.132%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.613    -0.619    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X91Y47         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountV_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  design_1_i/VGA_timings_0/inst/CountV_reg[6]/Q
                         net (fo=12, routed)          0.191    -0.286    design_1_i/VGA_timings_0/inst/oCountV[6]
    SLICE_X91Y47         LUT3 (Prop_lut3_I1_O)        0.042    -0.244 r  design_1_i/VGA_timings_0/inst/CountV[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    design_1_i/VGA_timings_0/inst/p_0_in__0[7]
    SLICE_X91Y47         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountV_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.882    -0.858    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X91Y47         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountV_reg[7]/C
                         clock pessimism              0.239    -0.619    
    SLICE_X91Y47         FDRE (Hold_fdre_C_D)         0.107    -0.512    design_1_i/VGA_timings_0/inst/CountV_reg[7]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountH_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/CountH_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.227ns (60.166%)  route 0.150ns (39.834%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.613    -0.619    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X91Y49         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y49         FDRE (Prop_fdre_C_Q)         0.128    -0.491 r  design_1_i/VGA_timings_0/inst/CountH_reg[4]/Q
                         net (fo=8, routed)           0.150    -0.340    design_1_i/VGA_timings_0/inst/oCountH[4]
    SLICE_X91Y48         LUT6 (Prop_lut6_I0_O)        0.099    -0.241 r  design_1_i/VGA_timings_0/inst/CountH[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    design_1_i/VGA_timings_0/inst/p_0_in[6]
    SLICE_X91Y48         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.882    -0.858    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X91Y48         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[6]/C
                         clock pessimism              0.255    -0.603    
    SLICE_X91Y48         FDRE (Hold_fdre_C_D)         0.091    -0.512    design_1_i/VGA_timings_0/inst/CountH_reg[6]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.270ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountV_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/CountV_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.184ns (48.745%)  route 0.193ns (51.255%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.613    -0.619    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X91Y47         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountV_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  design_1_i/VGA_timings_0/inst/CountV_reg[6]/Q
                         net (fo=12, routed)          0.193    -0.284    design_1_i/VGA_timings_0/inst/oCountV[6]
    SLICE_X91Y47         LUT5 (Prop_lut5_I3_O)        0.043    -0.241 r  design_1_i/VGA_timings_0/inst/CountV[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.241    design_1_i/VGA_timings_0/inst/p_0_in__0[9]
    SLICE_X91Y47         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountV_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.882    -0.858    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X91Y47         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountV_reg[9]/C
                         clock pessimism              0.239    -0.619    
    SLICE_X91Y47         FDRE (Hold_fdre_C_D)         0.107    -0.512    design_1_i/VGA_timings_0/inst/CountV_reg[9]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.270    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountH_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/CountH_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.069%)  route 0.198ns (48.931%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.607    -0.624    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X92Y50         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  design_1_i/VGA_timings_0/inst/CountH_reg[2]/Q
                         net (fo=10, routed)          0.198    -0.262    design_1_i/VGA_timings_0/inst/oCountH[2]
    SLICE_X92Y50         LUT4 (Prop_lut4_I2_O)        0.043    -0.219 r  design_1_i/VGA_timings_0/inst/CountH[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    design_1_i/VGA_timings_0/inst/p_0_in[3]
    SLICE_X92Y50         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.877    -0.863    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X92Y50         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[3]/C
                         clock pessimism              0.238    -0.624    
    SLICE_X92Y50         FDRE (Hold_fdre_C_D)         0.131    -0.493    design_1_i/VGA_timings_0/inst/CountH_reg[3]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountV_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/CountV_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.183ns (47.461%)  route 0.203ns (52.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.612    -0.620    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X91Y46         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountV_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  design_1_i/VGA_timings_0/inst/CountV_reg[1]/Q
                         net (fo=10, routed)          0.203    -0.276    design_1_i/VGA_timings_0/inst/oCountV[1]
    SLICE_X91Y46         LUT3 (Prop_lut3_I1_O)        0.042    -0.234 r  design_1_i/VGA_timings_0/inst/CountV[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    design_1_i/VGA_timings_0/inst/p_0_in__0[2]
    SLICE_X91Y46         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountV_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.881    -0.859    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X91Y46         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountV_reg[2]/C
                         clock pessimism              0.239    -0.620    
    SLICE_X91Y46         FDRE (Hold_fdre_C_D)         0.107    -0.513    design_1_i/VGA_timings_0/inst/CountV_reg[2]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountV_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/CountV_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.184ns (47.352%)  route 0.205ns (52.648%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.612    -0.620    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X91Y46         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountV_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  design_1_i/VGA_timings_0/inst/CountV_reg[1]/Q
                         net (fo=10, routed)          0.205    -0.274    design_1_i/VGA_timings_0/inst/oCountV[1]
    SLICE_X91Y46         LUT5 (Prop_lut5_I2_O)        0.043    -0.231 r  design_1_i/VGA_timings_0/inst/CountV[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    design_1_i/VGA_timings_0/inst/p_0_in__0[4]
    SLICE_X91Y46         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountV_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.881    -0.859    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X91Y46         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountV_reg[4]/C
                         clock pessimism              0.239    -0.620    
    SLICE_X91Y46         FDRE (Hold_fdre_C_D)         0.107    -0.513    design_1_i/VGA_timings_0/inst/CountV_reg[4]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.282    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         40.000      37.056     RAMB18_X4Y18     design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         40.000      37.424     RAMB18_X4Y18     design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y10     design_1_i/AsciiCharsMem_0/inst/rData_reg_0/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         40.000      37.424     RAMB36_X4Y11     design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X91Y49     design_1_i/VGA_timings_0/inst/CountH_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X91Y48     design_1_i/VGA_timings_0/inst/CountH_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X92Y50     design_1_i/VGA_timings_0/inst/CountH_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X92Y50     design_1_i/VGA_timings_0/inst/CountH_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X92Y46     design_1_i/VGA_timings_0/inst/CountH_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X92Y46     design_1_i/VGA_timings_0/inst/CountH_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X92Y46     design_1_i/VGA_timings_0/inst/CountH_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X91Y46     design_1_i/VGA_timings_0/inst/CountV_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X91Y46     design_1_i/VGA_timings_0/inst/CountV_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X91Y46     design_1_i/VGA_timings_0/inst/CountV_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X91Y46     design_1_i/VGA_timings_0/inst/CountV_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X91Y46     design_1_i/VGA_timings_0/inst/CountV_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X91Y46     design_1_i/VGA_timings_0/inst/CountV_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X91Y49     design_1_i/VGA_timings_0/inst/CountH_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X91Y49     design_1_i/VGA_timings_0/inst/CountH_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X91Y49     design_1_i/VGA_timings_0/inst/CountH_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X91Y48     design_1_i/VGA_timings_0/inst/CountH_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X91Y48     design_1_i/VGA_timings_0/inst/CountH_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X92Y50     design_1_i/VGA_timings_0/inst/CountH_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X92Y50     design_1_i/VGA_timings_0/inst/CountH_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X92Y50     design_1_i/VGA_timings_0/inst/CountH_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X92Y50     design_1_i/VGA_timings_0/inst/CountH_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X91Y49     design_1_i/VGA_timings_0/inst/CountH_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X91Y49     design_1_i/VGA_timings_0/inst/CountH_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0_1
  To Clock:  clkfbout_design_1_clk_wiz_0_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0_1
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       33.128ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.128ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.767ns  (logic 3.426ns (59.410%)  route 2.341ns (40.590%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 38.477 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.842    -0.874    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y18         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y18         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.580 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[1]
                         net (fo=1, routed)           1.009     2.589    design_1_i/VGA_patterns_0/inst/iDataA[1]
    SLICE_X90Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.713 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.713    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3_n_0
    SLICE_X90Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.246 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.246    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.561 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/O[3]
                         net (fo=2, routed)           1.331     4.893    design_1_i/AsciiCharsMem_0/inst/iAddr[7]
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.646    38.477    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.452    38.930    
                         clock uncertainty           -0.160    38.770    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.749    38.021    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.021    
                         arrival time                          -4.893    
  -------------------------------------------------------------------
                         slack                                 33.128    

Slack (MET) :             33.209ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.685ns  (logic 3.543ns (62.320%)  route 2.142ns (37.680%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 38.477 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.842    -0.874    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y18         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y18         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.580 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[1]
                         net (fo=1, routed)           1.009     2.589    design_1_i/VGA_patterns_0/inst/iDataA[1]
    SLICE_X90Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.713 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.713    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3_n_0
    SLICE_X90Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.246 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.246    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.363 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.363    design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0_n_0
    SLICE_X90Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.678 r  design_1_i/VGA_patterns_0/inst/oAddrB[8]_INST_0/O[3]
                         net (fo=2, routed)           1.133     4.811    design_1_i/AsciiCharsMem_0/inst/iAddr[11]
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.646    38.477    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.452    38.930    
                         clock uncertainty           -0.160    38.770    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.749    38.021    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.021    
                         arrival time                          -4.811    
  -------------------------------------------------------------------
                         slack                                 33.209    

Slack (MET) :             33.220ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.676ns  (logic 3.551ns (62.566%)  route 2.125ns (37.434%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 38.477 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.842    -0.874    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y18         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y18         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.580 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[1]
                         net (fo=1, routed)           1.009     2.589    design_1_i/VGA_patterns_0/inst/iDataA[1]
    SLICE_X90Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.713 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.713    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3_n_0
    SLICE_X90Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.246 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.246    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.363 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.363    design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0_n_0
    SLICE_X90Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.686 r  design_1_i/VGA_patterns_0/inst/oAddrB[8]_INST_0/O[1]
                         net (fo=2, routed)           1.115     4.802    design_1_i/AsciiCharsMem_0/inst/iAddr[9]
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.646    38.477    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.452    38.930    
                         clock uncertainty           -0.160    38.770    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.748    38.022    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.022    
                         arrival time                          -4.802    
  -------------------------------------------------------------------
                         slack                                 33.220    

Slack (MET) :             33.236ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.671ns  (logic 3.330ns (58.724%)  route 2.341ns (41.276%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 38.477 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.842    -0.874    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y18         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y18         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.580 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[1]
                         net (fo=1, routed)           1.009     2.589    design_1_i/VGA_patterns_0/inst/iDataA[1]
    SLICE_X90Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.713 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.713    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3_n_0
    SLICE_X90Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.246 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.246    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.465 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/O[0]
                         net (fo=2, routed)           1.331     4.797    design_1_i/AsciiCharsMem_0/inst/iAddr[4]
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.646    38.477    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.452    38.930    
                         clock uncertainty           -0.160    38.770    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.737    38.033    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.033    
                         arrival time                          -4.797    
  -------------------------------------------------------------------
                         slack                                 33.236    

Slack (MET) :             33.251ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.649ns  (logic 3.467ns (61.374%)  route 2.182ns (38.626%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 38.477 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.842    -0.874    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y18         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y18         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.580 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[1]
                         net (fo=1, routed)           1.009     2.589    design_1_i/VGA_patterns_0/inst/iDataA[1]
    SLICE_X90Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.713 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.713    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3_n_0
    SLICE_X90Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.246 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.246    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.363 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.363    design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0_n_0
    SLICE_X90Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.602 r  design_1_i/VGA_patterns_0/inst/oAddrB[8]_INST_0/O[2]
                         net (fo=2, routed)           1.173     4.775    design_1_i/AsciiCharsMem_0/inst/iAddr[10]
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.646    38.477    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.452    38.930    
                         clock uncertainty           -0.160    38.770    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.743    38.027    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.027    
                         arrival time                          -4.775    
  -------------------------------------------------------------------
                         slack                                 33.251    

Slack (MET) :             33.274ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.621ns  (logic 3.434ns (61.091%)  route 2.187ns (38.909%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 38.477 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.842    -0.874    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y18         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y18         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.580 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[1]
                         net (fo=1, routed)           1.009     2.589    design_1_i/VGA_patterns_0/inst/iDataA[1]
    SLICE_X90Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.713 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.713    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3_n_0
    SLICE_X90Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.246 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.246    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.569 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/O[1]
                         net (fo=2, routed)           1.178     4.747    design_1_i/AsciiCharsMem_0/inst/iAddr[5]
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.646    38.477    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.452    38.930    
                         clock uncertainty           -0.160    38.770    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.748    38.022    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.022    
                         arrival time                          -4.747    
  -------------------------------------------------------------------
                         slack                                 33.274    

Slack (MET) :             33.382ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.525ns  (logic 3.447ns (62.392%)  route 2.078ns (37.608%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 38.477 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.842    -0.874    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y18         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y18         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.580 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[1]
                         net (fo=1, routed)           1.009     2.589    design_1_i/VGA_patterns_0/inst/iDataA[1]
    SLICE_X90Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.713 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.713    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3_n_0
    SLICE_X90Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.246 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.246    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.363 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.363    design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0_n_0
    SLICE_X90Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.582 r  design_1_i/VGA_patterns_0/inst/oAddrB[8]_INST_0/O[0]
                         net (fo=2, routed)           1.068     4.651    design_1_i/AsciiCharsMem_0/inst/iAddr[8]
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.646    38.477    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.452    38.930    
                         clock uncertainty           -0.160    38.770    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.737    38.033    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.033    
                         arrival time                          -4.651    
  -------------------------------------------------------------------
                         slack                                 33.382    

Slack (MET) :             33.467ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.429ns  (logic 3.426ns (63.109%)  route 2.003ns (36.891%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 38.478 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.842    -0.874    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y18         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y18         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.580 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[1]
                         net (fo=1, routed)           1.009     2.589    design_1_i/VGA_patterns_0/inst/iDataA[1]
    SLICE_X90Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.713 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.713    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3_n_0
    SLICE_X90Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.246 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.246    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.561 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/O[3]
                         net (fo=2, routed)           0.993     4.555    design_1_i/AsciiCharsMem_0/inst/iAddr[7]
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.647    38.478    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_0/CLKARDCLK
                         clock pessimism              0.452    38.931    
                         clock uncertainty           -0.160    38.771    
    RAMB36_X4Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.749    38.022    design_1_i/AsciiCharsMem_0/inst/rData_reg_0
  -------------------------------------------------------------------
                         required time                         38.022    
                         arrival time                          -4.555    
  -------------------------------------------------------------------
                         slack                                 33.467    

Slack (MET) :             33.491ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.403ns  (logic 3.221ns (59.610%)  route 2.182ns (40.390%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 38.477 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.842    -0.874    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y18         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y18         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.580 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[1]
                         net (fo=1, routed)           1.009     2.589    design_1_i/VGA_patterns_0/inst/iDataA[1]
    SLICE_X90Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.713 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.713    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3_n_0
    SLICE_X90Y46         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.356 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/O[3]
                         net (fo=2, routed)           1.173     4.530    design_1_i/AsciiCharsMem_0/inst/iAddr[3]
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.646    38.477    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.452    38.930    
                         clock uncertainty           -0.160    38.770    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.749    38.021    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.021    
                         arrival time                          -4.530    
  -------------------------------------------------------------------
                         slack                                 33.491    

Slack (MET) :             33.546ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        5.354ns  (logic 3.156ns (58.946%)  route 2.198ns (41.054%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 38.477 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.842    -0.874    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y18         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y18         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.580 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[1]
                         net (fo=1, routed)           1.009     2.589    design_1_i/VGA_patterns_0/inst/iDataA[1]
    SLICE_X90Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.713 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.713    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3_n_0
    SLICE_X90Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.291 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/O[2]
                         net (fo=2, routed)           1.189     4.480    design_1_i/AsciiCharsMem_0/inst/iAddr[2]
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.646    38.477    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.452    38.930    
                         clock uncertainty           -0.160    38.770    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.743    38.027    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.027    
                         arrival time                          -4.480    
  -------------------------------------------------------------------
                         slack                                 33.546    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountV_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.250ns (38.737%)  route 0.395ns (61.263%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.612    -0.620    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X91Y46         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountV_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  design_1_i/VGA_timings_0/inst/CountV_reg[3]/Q
                         net (fo=9, routed)           0.086    -0.392    design_1_i/VGA_patterns_0/inst/iCountV[3]
    SLICE_X90Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    -0.347    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_1_n_0
    SLICE_X90Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.283 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/O[3]
                         net (fo=2, routed)           0.309     0.026    design_1_i/AsciiCharsMem_0/inst/iAddr[3]
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.918    -0.821    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_0/CLKARDCLK
                         clock pessimism              0.509    -0.313    
                         clock uncertainty            0.160    -0.152    
    RAMB36_X4Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.117    -0.035    design_1_i/AsciiCharsMem_0/inst/rData_reg_0
  -------------------------------------------------------------------
                         required time                          0.035    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountV_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_0/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.256ns (38.297%)  route 0.412ns (61.703%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.612    -0.620    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X91Y46         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountV_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  design_1_i/VGA_timings_0/inst/CountV_reg[0]/Q
                         net (fo=10, routed)          0.101    -0.377    design_1_i/VGA_patterns_0/inst/iCountV[0]
    SLICE_X90Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.332 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    -0.332    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_4_n_0
    SLICE_X90Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.262 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/O[0]
                         net (fo=2, routed)           0.311     0.049    design_1_i/AsciiCharsMem_0/inst/iAddr[0]
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_0/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.918    -0.821    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_0/CLKARDCLK
                         clock pessimism              0.509    -0.313    
                         clock uncertainty            0.160    -0.152    
    RAMB36_X4Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.123    -0.029    design_1_i/AsciiCharsMem_0/inst/rData_reg_0
  -------------------------------------------------------------------
                         required time                          0.029    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountV_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.361ns (52.065%)  route 0.332ns (47.935%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.612    -0.620    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X91Y46         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountV_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  design_1_i/VGA_timings_0/inst/CountV_reg[3]/Q
                         net (fo=9, routed)           0.086    -0.392    design_1_i/VGA_patterns_0/inst/iCountV[3]
    SLICE_X90Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    -0.347    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_1_n_0
    SLICE_X90Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.238 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    -0.238    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.172 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/O[2]
                         net (fo=2, routed)           0.246     0.074    design_1_i/AsciiCharsMem_0/inst/iAddr[6]
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.918    -0.821    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_0/CLKARDCLK
                         clock pessimism              0.509    -0.313    
                         clock uncertainty            0.160    -0.152    
    RAMB36_X4Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.120    -0.032    design_1_i/AsciiCharsMem_0/inst/rData_reg_0
  -------------------------------------------------------------------
                         required time                          0.032    
                         arrival time                           0.074    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountV_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_0/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.252ns (36.299%)  route 0.442ns (63.701%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.612    -0.620    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X91Y46         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountV_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  design_1_i/VGA_timings_0/inst/CountV_reg[1]/Q
                         net (fo=10, routed)          0.138    -0.341    design_1_i/VGA_patterns_0/inst/iCountV[1]
    SLICE_X90Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.296 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    -0.296    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3_n_0
    SLICE_X90Y46         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066    -0.230 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/O[1]
                         net (fo=2, routed)           0.305     0.075    design_1_i/AsciiCharsMem_0/inst/iAddr[1]
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_0/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.918    -0.821    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_0/CLKARDCLK
                         clock pessimism              0.509    -0.313    
                         clock uncertainty            0.160    -0.152    
    RAMB36_X4Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.120    -0.032    design_1_i/AsciiCharsMem_0/inst/rData_reg_0
  -------------------------------------------------------------------
                         required time                          0.032    
                         arrival time                           0.075    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountV_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/CountV_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.183ns (48.868%)  route 0.191ns (51.132%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.613    -0.619    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X91Y47         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountV_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  design_1_i/VGA_timings_0/inst/CountV_reg[6]/Q
                         net (fo=12, routed)          0.191    -0.286    design_1_i/VGA_timings_0/inst/oCountV[6]
    SLICE_X91Y47         LUT3 (Prop_lut3_I1_O)        0.042    -0.244 r  design_1_i/VGA_timings_0/inst/CountV[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    design_1_i/VGA_timings_0/inst/p_0_in__0[7]
    SLICE_X91Y47         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountV_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.882    -0.858    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X91Y47         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountV_reg[7]/C
                         clock pessimism              0.239    -0.619    
                         clock uncertainty            0.160    -0.458    
    SLICE_X91Y47         FDRE (Hold_fdre_C_D)         0.107    -0.351    design_1_i/VGA_timings_0/inst/CountV_reg[7]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountH_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/CountH_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.227ns (60.166%)  route 0.150ns (39.834%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.613    -0.619    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X91Y49         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y49         FDRE (Prop_fdre_C_Q)         0.128    -0.491 r  design_1_i/VGA_timings_0/inst/CountH_reg[4]/Q
                         net (fo=8, routed)           0.150    -0.340    design_1_i/VGA_timings_0/inst/oCountH[4]
    SLICE_X91Y48         LUT6 (Prop_lut6_I0_O)        0.099    -0.241 r  design_1_i/VGA_timings_0/inst/CountH[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    design_1_i/VGA_timings_0/inst/p_0_in[6]
    SLICE_X91Y48         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.882    -0.858    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X91Y48         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[6]/C
                         clock pessimism              0.255    -0.603    
                         clock uncertainty            0.160    -0.442    
    SLICE_X91Y48         FDRE (Hold_fdre_C_D)         0.091    -0.351    design_1_i/VGA_timings_0/inst/CountH_reg[6]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountV_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/CountV_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.184ns (48.745%)  route 0.193ns (51.255%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.613    -0.619    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X91Y47         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountV_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  design_1_i/VGA_timings_0/inst/CountV_reg[6]/Q
                         net (fo=12, routed)          0.193    -0.284    design_1_i/VGA_timings_0/inst/oCountV[6]
    SLICE_X91Y47         LUT5 (Prop_lut5_I3_O)        0.043    -0.241 r  design_1_i/VGA_timings_0/inst/CountV[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.241    design_1_i/VGA_timings_0/inst/p_0_in__0[9]
    SLICE_X91Y47         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountV_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.882    -0.858    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X91Y47         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountV_reg[9]/C
                         clock pessimism              0.239    -0.619    
                         clock uncertainty            0.160    -0.458    
    SLICE_X91Y47         FDRE (Hold_fdre_C_D)         0.107    -0.351    design_1_i/VGA_timings_0/inst/CountV_reg[9]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountH_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/CountH_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.069%)  route 0.198ns (48.931%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.607    -0.624    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X92Y50         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  design_1_i/VGA_timings_0/inst/CountH_reg[2]/Q
                         net (fo=10, routed)          0.198    -0.262    design_1_i/VGA_timings_0/inst/oCountH[2]
    SLICE_X92Y50         LUT4 (Prop_lut4_I2_O)        0.043    -0.219 r  design_1_i/VGA_timings_0/inst/CountH[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    design_1_i/VGA_timings_0/inst/p_0_in[3]
    SLICE_X92Y50         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.877    -0.863    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X92Y50         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[3]/C
                         clock pessimism              0.238    -0.624    
                         clock uncertainty            0.160    -0.464    
    SLICE_X92Y50         FDRE (Hold_fdre_C_D)         0.131    -0.333    design_1_i/VGA_timings_0/inst/CountH_reg[3]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountV_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/CountV_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.183ns (47.461%)  route 0.203ns (52.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.612    -0.620    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X91Y46         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountV_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  design_1_i/VGA_timings_0/inst/CountV_reg[1]/Q
                         net (fo=10, routed)          0.203    -0.276    design_1_i/VGA_timings_0/inst/oCountV[1]
    SLICE_X91Y46         LUT3 (Prop_lut3_I1_O)        0.042    -0.234 r  design_1_i/VGA_timings_0/inst/CountV[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    design_1_i/VGA_timings_0/inst/p_0_in__0[2]
    SLICE_X91Y46         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountV_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.881    -0.859    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X91Y46         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountV_reg[2]/C
                         clock pessimism              0.239    -0.620    
                         clock uncertainty            0.160    -0.459    
    SLICE_X91Y46         FDRE (Hold_fdre_C_D)         0.107    -0.352    design_1_i/VGA_timings_0/inst/CountV_reg[2]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountV_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/CountV_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.184ns (47.352%)  route 0.205ns (52.648%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.612    -0.620    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X91Y46         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountV_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  design_1_i/VGA_timings_0/inst/CountV_reg[1]/Q
                         net (fo=10, routed)          0.205    -0.274    design_1_i/VGA_timings_0/inst/oCountV[1]
    SLICE_X91Y46         LUT5 (Prop_lut5_I2_O)        0.043    -0.231 r  design_1_i/VGA_timings_0/inst/CountV[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    design_1_i/VGA_timings_0/inst/p_0_in__0[4]
    SLICE_X91Y46         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountV_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.881    -0.859    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X91Y46         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountV_reg[4]/C
                         clock pessimism              0.239    -0.620    
                         clock uncertainty            0.160    -0.459    
    SLICE_X91Y46         FDRE (Hold_fdre_C_D)         0.107    -0.352    design_1_i/VGA_timings_0/inst/CountV_reg[4]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.121    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0_1

Setup :            0  Failing Endpoints,  Worst Slack       33.128ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.061ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             33.128ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.767ns  (logic 3.426ns (59.410%)  route 2.341ns (40.590%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 38.477 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.842    -0.874    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y18         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y18         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.580 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[1]
                         net (fo=1, routed)           1.009     2.589    design_1_i/VGA_patterns_0/inst/iDataA[1]
    SLICE_X90Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.713 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.713    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3_n_0
    SLICE_X90Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.246 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.246    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.561 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/O[3]
                         net (fo=2, routed)           1.331     4.893    design_1_i/AsciiCharsMem_0/inst/iAddr[7]
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.646    38.477    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.452    38.930    
                         clock uncertainty           -0.160    38.770    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.749    38.021    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.021    
                         arrival time                          -4.893    
  -------------------------------------------------------------------
                         slack                                 33.128    

Slack (MET) :             33.209ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.685ns  (logic 3.543ns (62.320%)  route 2.142ns (37.680%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 38.477 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.842    -0.874    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y18         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y18         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.580 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[1]
                         net (fo=1, routed)           1.009     2.589    design_1_i/VGA_patterns_0/inst/iDataA[1]
    SLICE_X90Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.713 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.713    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3_n_0
    SLICE_X90Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.246 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.246    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.363 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.363    design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0_n_0
    SLICE_X90Y48         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.678 r  design_1_i/VGA_patterns_0/inst/oAddrB[8]_INST_0/O[3]
                         net (fo=2, routed)           1.133     4.811    design_1_i/AsciiCharsMem_0/inst/iAddr[11]
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.646    38.477    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.452    38.930    
                         clock uncertainty           -0.160    38.770    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                     -0.749    38.021    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.021    
                         arrival time                          -4.811    
  -------------------------------------------------------------------
                         slack                                 33.209    

Slack (MET) :             33.220ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.676ns  (logic 3.551ns (62.566%)  route 2.125ns (37.434%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 38.477 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.842    -0.874    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y18         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y18         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.580 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[1]
                         net (fo=1, routed)           1.009     2.589    design_1_i/VGA_patterns_0/inst/iDataA[1]
    SLICE_X90Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.713 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.713    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3_n_0
    SLICE_X90Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.246 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.246    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.363 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.363    design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0_n_0
    SLICE_X90Y48         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.686 r  design_1_i/VGA_patterns_0/inst/oAddrB[8]_INST_0/O[1]
                         net (fo=2, routed)           1.115     4.802    design_1_i/AsciiCharsMem_0/inst/iAddr[9]
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.646    38.477    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.452    38.930    
                         clock uncertainty           -0.160    38.770    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.748    38.022    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.022    
                         arrival time                          -4.802    
  -------------------------------------------------------------------
                         slack                                 33.220    

Slack (MET) :             33.236ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.671ns  (logic 3.330ns (58.724%)  route 2.341ns (41.276%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 38.477 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.842    -0.874    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y18         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y18         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.580 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[1]
                         net (fo=1, routed)           1.009     2.589    design_1_i/VGA_patterns_0/inst/iDataA[1]
    SLICE_X90Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.713 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.713    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3_n_0
    SLICE_X90Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.246 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.246    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y47         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.465 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/O[0]
                         net (fo=2, routed)           1.331     4.797    design_1_i/AsciiCharsMem_0/inst/iAddr[4]
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.646    38.477    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.452    38.930    
                         clock uncertainty           -0.160    38.770    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                     -0.737    38.033    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.033    
                         arrival time                          -4.797    
  -------------------------------------------------------------------
                         slack                                 33.236    

Slack (MET) :             33.251ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.649ns  (logic 3.467ns (61.374%)  route 2.182ns (38.626%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 38.477 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.842    -0.874    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y18         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y18         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.580 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[1]
                         net (fo=1, routed)           1.009     2.589    design_1_i/VGA_patterns_0/inst/iDataA[1]
    SLICE_X90Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.713 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.713    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3_n_0
    SLICE_X90Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.246 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.246    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.363 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.363    design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0_n_0
    SLICE_X90Y48         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     3.602 r  design_1_i/VGA_patterns_0/inst/oAddrB[8]_INST_0/O[2]
                         net (fo=2, routed)           1.173     4.775    design_1_i/AsciiCharsMem_0/inst/iAddr[10]
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.646    38.477    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.452    38.930    
                         clock uncertainty           -0.160    38.770    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                     -0.743    38.027    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.027    
                         arrival time                          -4.775    
  -------------------------------------------------------------------
                         slack                                 33.251    

Slack (MET) :             33.274ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.621ns  (logic 3.434ns (61.091%)  route 2.187ns (38.909%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 38.477 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.842    -0.874    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y18         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y18         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.580 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[1]
                         net (fo=1, routed)           1.009     2.589    design_1_i/VGA_patterns_0/inst/iDataA[1]
    SLICE_X90Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.713 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.713    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3_n_0
    SLICE_X90Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.246 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.246    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y47         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     3.569 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/O[1]
                         net (fo=2, routed)           1.178     4.747    design_1_i/AsciiCharsMem_0/inst/iAddr[5]
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.646    38.477    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.452    38.930    
                         clock uncertainty           -0.160    38.770    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                     -0.748    38.022    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.022    
                         arrival time                          -4.747    
  -------------------------------------------------------------------
                         slack                                 33.274    

Slack (MET) :             33.382ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.525ns  (logic 3.447ns (62.392%)  route 2.078ns (37.608%))
  Logic Levels:           4  (CARRY4=3 LUT2=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 38.477 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.842    -0.874    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y18         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y18         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.580 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[1]
                         net (fo=1, routed)           1.009     2.589    design_1_i/VGA_patterns_0/inst/iDataA[1]
    SLICE_X90Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.713 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.713    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3_n_0
    SLICE_X90Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.246 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.246    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.363 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.363    design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0_n_0
    SLICE_X90Y48         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     3.582 r  design_1_i/VGA_patterns_0/inst/oAddrB[8]_INST_0/O[0]
                         net (fo=2, routed)           1.068     4.651    design_1_i/AsciiCharsMem_0/inst/iAddr[8]
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.646    38.477    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.452    38.930    
                         clock uncertainty           -0.160    38.770    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                     -0.737    38.033    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.033    
                         arrival time                          -4.651    
  -------------------------------------------------------------------
                         slack                                 33.382    

Slack (MET) :             33.467ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_0/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.429ns  (logic 3.426ns (63.109%)  route 2.003ns (36.891%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        -0.195ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.522ns = ( 38.478 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.842    -0.874    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y18         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y18         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.580 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[1]
                         net (fo=1, routed)           1.009     2.589    design_1_i/VGA_patterns_0/inst/iDataA[1]
    SLICE_X90Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.713 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.713    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3_n_0
    SLICE_X90Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     3.246 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000     3.246    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y47         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     3.561 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/O[3]
                         net (fo=2, routed)           0.993     4.555    design_1_i/AsciiCharsMem_0/inst/iAddr[7]
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_0/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.647    38.478    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_0/CLKARDCLK
                         clock pessimism              0.452    38.931    
                         clock uncertainty           -0.160    38.771    
    RAMB36_X4Y10         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                     -0.749    38.022    design_1_i/AsciiCharsMem_0/inst/rData_reg_0
  -------------------------------------------------------------------
                         required time                         38.022    
                         arrival time                          -4.555    
  -------------------------------------------------------------------
                         slack                                 33.467    

Slack (MET) :             33.491ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.403ns  (logic 3.221ns (59.610%)  route 2.182ns (40.390%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 38.477 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.842    -0.874    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y18         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y18         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.580 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[1]
                         net (fo=1, routed)           1.009     2.589    design_1_i/VGA_patterns_0/inst/iDataA[1]
    SLICE_X90Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.713 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.713    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3_n_0
    SLICE_X90Y46         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     3.356 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/O[3]
                         net (fo=2, routed)           1.173     4.530    design_1_i/AsciiCharsMem_0/inst/iAddr[3]
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.646    38.477    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.452    38.930    
                         clock uncertainty           -0.160    38.770    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                     -0.749    38.021    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.021    
                         arrival time                          -4.530    
  -------------------------------------------------------------------
                         slack                                 33.491    

Slack (MET) :             33.546ns  (required time - arrival time)
  Source:                 design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@40.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.354ns  (logic 3.156ns (58.946%)  route 2.198ns (41.054%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        -0.196ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.523ns = ( 38.477 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.874ns
    Clock Pessimism Removal (CPR):    0.452ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.842    -0.874    design_1_i/ScreenBufferMem_0/inst/iClk
    RAMB18_X4Y18         RAMB18E1                                     r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/CLKBWRCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X4Y18         RAMB18E1 (Prop_ramb18e1_CLKBWRCLK_DOBDO[1])
                                                      2.454     1.580 r  design_1_i/ScreenBufferMem_0/inst/rMem_reg/DOBDO[1]
                         net (fo=1, routed)           1.009     2.589    design_1_i/VGA_patterns_0/inst/iDataA[1]
    SLICE_X90Y46         LUT2 (Prop_lut2_I1_O)        0.124     2.713 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000     2.713    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3_n_0
    SLICE_X90Y46         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.578     3.291 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/O[2]
                         net (fo=2, routed)           1.189     4.480    design_1_i/AsciiCharsMem_0/inst/iAddr[2]
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                     40.000    40.000 r  
    H16                                               0.000    40.000 r  iClk (IN)
                         net (fo=0)                   0.000    40.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    41.380 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.542    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    34.728 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    36.740    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.831 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          1.646    38.477    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y11         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_1/CLKARDCLK
                         clock pessimism              0.452    38.930    
                         clock uncertainty           -0.160    38.770    
    RAMB36_X4Y11         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[5])
                                                     -0.743    38.027    design_1_i/AsciiCharsMem_0/inst/rData_reg_1
  -------------------------------------------------------------------
                         required time                         38.027    
                         arrival time                          -4.480    
  -------------------------------------------------------------------
                         slack                                 33.546    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountV_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_0/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.645ns  (logic 0.250ns (38.737%)  route 0.395ns (61.263%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.612    -0.620    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X91Y46         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountV_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  design_1_i/VGA_timings_0/inst/CountV_reg[3]/Q
                         net (fo=9, routed)           0.086    -0.392    design_1_i/VGA_patterns_0/inst/iCountV[3]
    SLICE_X90Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    -0.347    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_1_n_0
    SLICE_X90Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    -0.283 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/O[3]
                         net (fo=2, routed)           0.309     0.026    design_1_i/AsciiCharsMem_0/inst/iAddr[3]
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_0/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.918    -0.821    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_0/CLKARDCLK
                         clock pessimism              0.509    -0.313    
                         clock uncertainty            0.160    -0.152    
    RAMB36_X4Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.117    -0.035    design_1_i/AsciiCharsMem_0/inst/rData_reg_0
  -------------------------------------------------------------------
                         required time                          0.035    
                         arrival time                           0.026    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountV_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_0/ADDRARDADDR[3]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.668ns  (logic 0.256ns (38.297%)  route 0.412ns (61.703%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.612    -0.620    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X91Y46         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountV_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  design_1_i/VGA_timings_0/inst/CountV_reg[0]/Q
                         net (fo=10, routed)          0.101    -0.377    design_1_i/VGA_patterns_0/inst/iCountV[0]
    SLICE_X90Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.332 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    -0.332    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_4_n_0
    SLICE_X90Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070    -0.262 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/O[0]
                         net (fo=2, routed)           0.311     0.049    design_1_i/AsciiCharsMem_0/inst/iAddr[0]
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_0/ADDRARDADDR[3]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.918    -0.821    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_0/CLKARDCLK
                         clock pessimism              0.509    -0.313    
                         clock uncertainty            0.160    -0.152    
    RAMB36_X4Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[3])
                                                      0.123    -0.029    design_1_i/AsciiCharsMem_0/inst/rData_reg_0
  -------------------------------------------------------------------
                         required time                          0.029    
                         arrival time                           0.049    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountV_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_0/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.693ns  (logic 0.361ns (52.065%)  route 0.332ns (47.935%))
  Logic Levels:           3  (CARRY4=2 LUT2=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.612    -0.620    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X91Y46         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountV_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  design_1_i/VGA_timings_0/inst/CountV_reg[3]/Q
                         net (fo=9, routed)           0.086    -0.392    design_1_i/VGA_patterns_0/inst/iCountV[3]
    SLICE_X90Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.347 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    -0.347    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_1_n_0
    SLICE_X90Y46         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.109    -0.238 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/CO[3]
                         net (fo=1, routed)           0.000    -0.238    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_n_0
    SLICE_X90Y47         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066    -0.172 r  design_1_i/VGA_patterns_0/inst/oAddrB[4]_INST_0/O[2]
                         net (fo=2, routed)           0.246     0.074    design_1_i/AsciiCharsMem_0/inst/iAddr[6]
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_0/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.918    -0.821    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_0/CLKARDCLK
                         clock pessimism              0.509    -0.313    
                         clock uncertainty            0.160    -0.152    
    RAMB36_X4Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.120    -0.032    design_1_i/AsciiCharsMem_0/inst/rData_reg_0
  -------------------------------------------------------------------
                         required time                          0.032    
                         arrival time                           0.074    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountV_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/AsciiCharsMem_0/inst/rData_reg_0/ADDRARDADDR[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.694ns  (logic 0.252ns (36.299%)  route 0.442ns (63.701%))
  Logic Levels:           2  (CARRY4=1 LUT2=1)
  Clock Path Skew:        0.307ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.821ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.509ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.612    -0.620    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X91Y46         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountV_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  design_1_i/VGA_timings_0/inst/CountV_reg[1]/Q
                         net (fo=10, routed)          0.138    -0.341    design_1_i/VGA_patterns_0/inst/iCountV[1]
    SLICE_X90Y46         LUT2 (Prop_lut2_I0_O)        0.045    -0.296 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3/O
                         net (fo=1, routed)           0.000    -0.296    design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0_i_3_n_0
    SLICE_X90Y46         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066    -0.230 r  design_1_i/VGA_patterns_0/inst/oAddrB[0]_INST_0/O[1]
                         net (fo=2, routed)           0.305     0.075    design_1_i/AsciiCharsMem_0/inst/iAddr[1]
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_0/ADDRARDADDR[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.918    -0.821    design_1_i/AsciiCharsMem_0/inst/iClk
    RAMB36_X4Y10         RAMB36E1                                     r  design_1_i/AsciiCharsMem_0/inst/rData_reg_0/CLKARDCLK
                         clock pessimism              0.509    -0.313    
                         clock uncertainty            0.160    -0.152    
    RAMB36_X4Y10         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[4])
                                                      0.120    -0.032    design_1_i/AsciiCharsMem_0/inst/rData_reg_0
  -------------------------------------------------------------------
                         required time                          0.032    
                         arrival time                           0.075    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountV_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/CountV_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.183ns (48.868%)  route 0.191ns (51.132%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.613    -0.619    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X91Y47         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountV_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  design_1_i/VGA_timings_0/inst/CountV_reg[6]/Q
                         net (fo=12, routed)          0.191    -0.286    design_1_i/VGA_timings_0/inst/oCountV[6]
    SLICE_X91Y47         LUT3 (Prop_lut3_I1_O)        0.042    -0.244 r  design_1_i/VGA_timings_0/inst/CountV[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.244    design_1_i/VGA_timings_0/inst/p_0_in__0[7]
    SLICE_X91Y47         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountV_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.882    -0.858    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X91Y47         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountV_reg[7]/C
                         clock pessimism              0.239    -0.619    
                         clock uncertainty            0.160    -0.458    
    SLICE_X91Y47         FDRE (Hold_fdre_C_D)         0.107    -0.351    design_1_i/VGA_timings_0/inst/CountV_reg[7]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.244    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountH_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/CountH_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.227ns (60.166%)  route 0.150ns (39.834%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.255ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.613    -0.619    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X91Y49         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y49         FDRE (Prop_fdre_C_Q)         0.128    -0.491 r  design_1_i/VGA_timings_0/inst/CountH_reg[4]/Q
                         net (fo=8, routed)           0.150    -0.340    design_1_i/VGA_timings_0/inst/oCountH[4]
    SLICE_X91Y48         LUT6 (Prop_lut6_I0_O)        0.099    -0.241 r  design_1_i/VGA_timings_0/inst/CountH[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.241    design_1_i/VGA_timings_0/inst/p_0_in[6]
    SLICE_X91Y48         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.882    -0.858    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X91Y48         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[6]/C
                         clock pessimism              0.255    -0.603    
                         clock uncertainty            0.160    -0.442    
    SLICE_X91Y48         FDRE (Hold_fdre_C_D)         0.091    -0.351    design_1_i/VGA_timings_0/inst/CountH_reg[6]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountV_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/CountV_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.184ns (48.745%)  route 0.193ns (51.255%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.858ns
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.613    -0.619    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X91Y47         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountV_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y47         FDRE (Prop_fdre_C_Q)         0.141    -0.478 r  design_1_i/VGA_timings_0/inst/CountV_reg[6]/Q
                         net (fo=12, routed)          0.193    -0.284    design_1_i/VGA_timings_0/inst/oCountV[6]
    SLICE_X91Y47         LUT5 (Prop_lut5_I3_O)        0.043    -0.241 r  design_1_i/VGA_timings_0/inst/CountV[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.241    design_1_i/VGA_timings_0/inst/p_0_in__0[9]
    SLICE_X91Y47         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountV_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.882    -0.858    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X91Y47         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountV_reg[9]/C
                         clock pessimism              0.239    -0.619    
                         clock uncertainty            0.160    -0.458    
    SLICE_X91Y47         FDRE (Hold_fdre_C_D)         0.107    -0.351    design_1_i/VGA_timings_0/inst/CountV_reg[9]
  -------------------------------------------------------------------
                         required time                          0.351    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountH_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/CountH_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.405ns  (logic 0.207ns (51.069%)  route 0.198ns (48.931%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.863ns
    Source Clock Delay      (SCD):    -0.624ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.607    -0.624    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X92Y50         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X92Y50         FDRE (Prop_fdre_C_Q)         0.164    -0.460 r  design_1_i/VGA_timings_0/inst/CountH_reg[2]/Q
                         net (fo=10, routed)          0.198    -0.262    design_1_i/VGA_timings_0/inst/oCountH[2]
    SLICE_X92Y50         LUT4 (Prop_lut4_I2_O)        0.043    -0.219 r  design_1_i/VGA_timings_0/inst/CountH[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.219    design_1_i/VGA_timings_0/inst/p_0_in[3]
    SLICE_X92Y50         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.877    -0.863    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X92Y50         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountH_reg[3]/C
                         clock pessimism              0.238    -0.624    
                         clock uncertainty            0.160    -0.464    
    SLICE_X92Y50         FDRE (Hold_fdre_C_D)         0.131    -0.333    design_1_i/VGA_timings_0/inst/CountH_reg[3]
  -------------------------------------------------------------------
                         required time                          0.333    
                         arrival time                          -0.219    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountV_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/CountV_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.183ns (47.461%)  route 0.203ns (52.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.612    -0.620    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X91Y46         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountV_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  design_1_i/VGA_timings_0/inst/CountV_reg[1]/Q
                         net (fo=10, routed)          0.203    -0.276    design_1_i/VGA_timings_0/inst/oCountV[1]
    SLICE_X91Y46         LUT3 (Prop_lut3_I1_O)        0.042    -0.234 r  design_1_i/VGA_timings_0/inst/CountV[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    design_1_i/VGA_timings_0/inst/p_0_in__0[2]
    SLICE_X91Y46         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountV_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.881    -0.859    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X91Y46         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountV_reg[2]/C
                         clock pessimism              0.239    -0.620    
                         clock uncertainty            0.160    -0.459    
    SLICE_X91Y46         FDRE (Hold_fdre_C_D)         0.107    -0.352    design_1_i/VGA_timings_0/inst/CountV_reg[2]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 design_1_i/VGA_timings_0/inst/CountV_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            design_1_i/VGA_timings_0/inst/CountV_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0_1 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.184ns (47.352%)  route 0.205ns (52.648%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.859ns
    Source Clock Delay      (SCD):    -0.620ns
    Clock Pessimism Removal (CPR):    -0.239ns
  Clock Uncertainty:      0.160ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.313ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.612    -0.620    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X91Y46         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountV_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y46         FDRE (Prop_fdre_C_Q)         0.141    -0.479 r  design_1_i/VGA_timings_0/inst/CountV_reg[1]/Q
                         net (fo=10, routed)          0.205    -0.274    design_1_i/VGA_timings_0/inst/oCountV[1]
    SLICE_X91Y46         LUT5 (Prop_lut5_I2_O)        0.043    -0.231 r  design_1_i/VGA_timings_0/inst/CountV[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.231    design_1_i/VGA_timings_0/inst/p_0_in__0[4]
    SLICE_X91Y46         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountV_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0_1 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  iClk (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=26, routed)          0.881    -0.859    design_1_i/VGA_timings_0/inst/iClk
    SLICE_X91Y46         FDRE                                         r  design_1_i/VGA_timings_0/inst/CountV_reg[4]/C
                         clock pessimism              0.239    -0.620    
                         clock uncertainty            0.160    -0.459    
    SLICE_X91Y46         FDRE (Hold_fdre_C_D)         0.107    -0.352    design_1_i/VGA_timings_0/inst/CountV_reg[4]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.231    
  -------------------------------------------------------------------
                         slack                                  0.121    





