{
  "module_name": "pinctrl-msm8909.c",
  "hash_id": "f2ac54daf35e8c0733feb8574d88eb7bb30e43be7daf6bf4d979d10d6cfbb28a",
  "original_prompt": "Ingested from linux-6.6.14/drivers/pinctrl/qcom/pinctrl-msm8909.c",
  "human_readable_source": "\n \n\n#include <linux/module.h>\n#include <linux/of.h>\n#include <linux/platform_device.h>\n\n#include \"pinctrl-msm.h\"\n\n#define REG_SIZE 0x1000\n#define PINGROUP(id, f1, f2, f3, f4, f5, f6, f7, f8, f9)\t\\\n\t{\t\t\t\t\t\t\\\n\t\t.grp = PINCTRL_PINGROUP(\"gpio\" #id, \t\\\n\t\t\tgpio##id##_pins, \t\t\\\n\t\t\tARRAY_SIZE(gpio##id##_pins)),\t\\\n\t\t.funcs = (int[]){\t\t\t\\\n\t\t\tmsm_mux_gpio,\t\t\t\\\n\t\t\tmsm_mux_##f1,\t\t\t\\\n\t\t\tmsm_mux_##f2,\t\t\t\\\n\t\t\tmsm_mux_##f3,\t\t\t\\\n\t\t\tmsm_mux_##f4,\t\t\t\\\n\t\t\tmsm_mux_##f5,\t\t\t\\\n\t\t\tmsm_mux_##f6,\t\t\t\\\n\t\t\tmsm_mux_##f7,\t\t\t\\\n\t\t\tmsm_mux_##f8,\t\t\t\\\n\t\t\tmsm_mux_##f9,\t\t\t\\\n\t\t},\t\t\t\t\t\\\n\t\t.nfuncs = 10,\t\t\t\t\\\n\t\t.ctl_reg = REG_SIZE * id,\t\t\\\n\t\t.io_reg = 0x4 + REG_SIZE * id,\t\t\\\n\t\t.intr_cfg_reg = 0x8 + REG_SIZE * id,\t\\\n\t\t.intr_status_reg = 0xc + REG_SIZE * id,\t\\\n\t\t.intr_target_reg = 0x8 + REG_SIZE * id,\t\\\n\t\t.mux_bit = 2,\t\t\t\t\\\n\t\t.pull_bit = 0,\t\t\t\t\\\n\t\t.drv_bit = 6,\t\t\t\t\\\n\t\t.oe_bit = 9,\t\t\t\t\\\n\t\t.in_bit = 0,\t\t\t\t\\\n\t\t.out_bit = 1,\t\t\t\t\\\n\t\t.intr_enable_bit = 0,\t\t\t\\\n\t\t.intr_status_bit = 0,\t\t\t\\\n\t\t.intr_target_bit = 5,\t\t\t\\\n\t\t.intr_target_kpss_val = 4,\t\t\\\n\t\t.intr_raw_status_bit = 4,\t\t\\\n\t\t.intr_polarity_bit = 1,\t\t\t\\\n\t\t.intr_detection_bit = 2,\t\t\\\n\t\t.intr_detection_width = 2,\t\t\\\n\t}\n\n#define SDC_QDSD_PINGROUP(pg_name, ctl, pull, drv)\t\\\n\t{\t\t\t\t\t\t\\\n\t\t.grp = PINCTRL_PINGROUP(#pg_name, \t\\\n\t\t\tpg_name##_pins, \t\t\\\n\t\t\tARRAY_SIZE(pg_name##_pins)),\t\\\n\t\t.ctl_reg = ctl,\t\t\t\t\\\n\t\t.io_reg = 0,\t\t\t\t\\\n\t\t.intr_cfg_reg = 0,\t\t\t\\\n\t\t.intr_status_reg = 0,\t\t\t\\\n\t\t.intr_target_reg = 0,\t\t\t\\\n\t\t.mux_bit = -1,\t\t\t\t\\\n\t\t.pull_bit = pull,\t\t\t\\\n\t\t.drv_bit = drv,\t\t\t\t\\\n\t\t.oe_bit = -1,\t\t\t\t\\\n\t\t.in_bit = -1,\t\t\t\t\\\n\t\t.out_bit = -1,\t\t\t\t\\\n\t\t.intr_enable_bit = -1,\t\t\t\\\n\t\t.intr_status_bit = -1,\t\t\t\\\n\t\t.intr_target_bit = -1,\t\t\t\\\n\t\t.intr_raw_status_bit = -1,\t\t\\\n\t\t.intr_polarity_bit = -1,\t\t\\\n\t\t.intr_detection_bit = -1,\t\t\\\n\t\t.intr_detection_width = -1,\t\t\\\n\t}\nstatic const struct pinctrl_pin_desc msm8909_pins[] = {\n\tPINCTRL_PIN(0, \"GPIO_0\"),\n\tPINCTRL_PIN(1, \"GPIO_1\"),\n\tPINCTRL_PIN(2, \"GPIO_2\"),\n\tPINCTRL_PIN(3, \"GPIO_3\"),\n\tPINCTRL_PIN(4, \"GPIO_4\"),\n\tPINCTRL_PIN(5, \"GPIO_5\"),\n\tPINCTRL_PIN(6, \"GPIO_6\"),\n\tPINCTRL_PIN(7, \"GPIO_7\"),\n\tPINCTRL_PIN(8, \"GPIO_8\"),\n\tPINCTRL_PIN(9, \"GPIO_9\"),\n\tPINCTRL_PIN(10, \"GPIO_10\"),\n\tPINCTRL_PIN(11, \"GPIO_11\"),\n\tPINCTRL_PIN(12, \"GPIO_12\"),\n\tPINCTRL_PIN(13, \"GPIO_13\"),\n\tPINCTRL_PIN(14, \"GPIO_14\"),\n\tPINCTRL_PIN(15, \"GPIO_15\"),\n\tPINCTRL_PIN(16, \"GPIO_16\"),\n\tPINCTRL_PIN(17, \"GPIO_17\"),\n\tPINCTRL_PIN(18, \"GPIO_18\"),\n\tPINCTRL_PIN(19, \"GPIO_19\"),\n\tPINCTRL_PIN(20, \"GPIO_20\"),\n\tPINCTRL_PIN(21, \"GPIO_21\"),\n\tPINCTRL_PIN(22, \"GPIO_22\"),\n\tPINCTRL_PIN(23, \"GPIO_23\"),\n\tPINCTRL_PIN(24, \"GPIO_24\"),\n\tPINCTRL_PIN(25, \"GPIO_25\"),\n\tPINCTRL_PIN(26, \"GPIO_26\"),\n\tPINCTRL_PIN(27, \"GPIO_27\"),\n\tPINCTRL_PIN(28, \"GPIO_28\"),\n\tPINCTRL_PIN(29, \"GPIO_29\"),\n\tPINCTRL_PIN(30, \"GPIO_30\"),\n\tPINCTRL_PIN(31, \"GPIO_31\"),\n\tPINCTRL_PIN(32, \"GPIO_32\"),\n\tPINCTRL_PIN(33, \"GPIO_33\"),\n\tPINCTRL_PIN(34, \"GPIO_34\"),\n\tPINCTRL_PIN(35, \"GPIO_35\"),\n\tPINCTRL_PIN(36, \"GPIO_36\"),\n\tPINCTRL_PIN(37, \"GPIO_37\"),\n\tPINCTRL_PIN(38, \"GPIO_38\"),\n\tPINCTRL_PIN(39, \"GPIO_39\"),\n\tPINCTRL_PIN(40, \"GPIO_40\"),\n\tPINCTRL_PIN(41, \"GPIO_41\"),\n\tPINCTRL_PIN(42, \"GPIO_42\"),\n\tPINCTRL_PIN(43, \"GPIO_43\"),\n\tPINCTRL_PIN(44, \"GPIO_44\"),\n\tPINCTRL_PIN(45, \"GPIO_45\"),\n\tPINCTRL_PIN(46, \"GPIO_46\"),\n\tPINCTRL_PIN(47, \"GPIO_47\"),\n\tPINCTRL_PIN(48, \"GPIO_48\"),\n\tPINCTRL_PIN(49, \"GPIO_49\"),\n\tPINCTRL_PIN(50, \"GPIO_50\"),\n\tPINCTRL_PIN(51, \"GPIO_51\"),\n\tPINCTRL_PIN(52, \"GPIO_52\"),\n\tPINCTRL_PIN(53, \"GPIO_53\"),\n\tPINCTRL_PIN(54, \"GPIO_54\"),\n\tPINCTRL_PIN(55, \"GPIO_55\"),\n\tPINCTRL_PIN(56, \"GPIO_56\"),\n\tPINCTRL_PIN(57, \"GPIO_57\"),\n\tPINCTRL_PIN(58, \"GPIO_58\"),\n\tPINCTRL_PIN(59, \"GPIO_59\"),\n\tPINCTRL_PIN(60, \"GPIO_60\"),\n\tPINCTRL_PIN(61, \"GPIO_61\"),\n\tPINCTRL_PIN(62, \"GPIO_62\"),\n\tPINCTRL_PIN(63, \"GPIO_63\"),\n\tPINCTRL_PIN(64, \"GPIO_64\"),\n\tPINCTRL_PIN(65, \"GPIO_65\"),\n\tPINCTRL_PIN(66, \"GPIO_66\"),\n\tPINCTRL_PIN(67, \"GPIO_67\"),\n\tPINCTRL_PIN(68, \"GPIO_68\"),\n\tPINCTRL_PIN(69, \"GPIO_69\"),\n\tPINCTRL_PIN(70, \"GPIO_70\"),\n\tPINCTRL_PIN(71, \"GPIO_71\"),\n\tPINCTRL_PIN(72, \"GPIO_72\"),\n\tPINCTRL_PIN(73, \"GPIO_73\"),\n\tPINCTRL_PIN(74, \"GPIO_74\"),\n\tPINCTRL_PIN(75, \"GPIO_75\"),\n\tPINCTRL_PIN(76, \"GPIO_76\"),\n\tPINCTRL_PIN(77, \"GPIO_77\"),\n\tPINCTRL_PIN(78, \"GPIO_78\"),\n\tPINCTRL_PIN(79, \"GPIO_79\"),\n\tPINCTRL_PIN(80, \"GPIO_80\"),\n\tPINCTRL_PIN(81, \"GPIO_81\"),\n\tPINCTRL_PIN(82, \"GPIO_82\"),\n\tPINCTRL_PIN(83, \"GPIO_83\"),\n\tPINCTRL_PIN(84, \"GPIO_84\"),\n\tPINCTRL_PIN(85, \"GPIO_85\"),\n\tPINCTRL_PIN(86, \"GPIO_86\"),\n\tPINCTRL_PIN(87, \"GPIO_87\"),\n\tPINCTRL_PIN(88, \"GPIO_88\"),\n\tPINCTRL_PIN(89, \"GPIO_89\"),\n\tPINCTRL_PIN(90, \"GPIO_90\"),\n\tPINCTRL_PIN(91, \"GPIO_91\"),\n\tPINCTRL_PIN(92, \"GPIO_92\"),\n\tPINCTRL_PIN(93, \"GPIO_93\"),\n\tPINCTRL_PIN(94, \"GPIO_94\"),\n\tPINCTRL_PIN(95, \"GPIO_95\"),\n\tPINCTRL_PIN(96, \"GPIO_96\"),\n\tPINCTRL_PIN(97, \"GPIO_97\"),\n\tPINCTRL_PIN(98, \"GPIO_98\"),\n\tPINCTRL_PIN(99, \"GPIO_99\"),\n\tPINCTRL_PIN(100, \"GPIO_100\"),\n\tPINCTRL_PIN(101, \"GPIO_101\"),\n\tPINCTRL_PIN(102, \"GPIO_102\"),\n\tPINCTRL_PIN(103, \"GPIO_103\"),\n\tPINCTRL_PIN(104, \"GPIO_104\"),\n\tPINCTRL_PIN(105, \"GPIO_105\"),\n\tPINCTRL_PIN(106, \"GPIO_106\"),\n\tPINCTRL_PIN(107, \"GPIO_107\"),\n\tPINCTRL_PIN(108, \"GPIO_108\"),\n\tPINCTRL_PIN(109, \"GPIO_109\"),\n\tPINCTRL_PIN(110, \"GPIO_110\"),\n\tPINCTRL_PIN(111, \"GPIO_111\"),\n\tPINCTRL_PIN(112, \"GPIO_112\"),\n\tPINCTRL_PIN(113, \"SDC1_CLK\"),\n\tPINCTRL_PIN(114, \"SDC1_CMD\"),\n\tPINCTRL_PIN(115, \"SDC1_DATA\"),\n\tPINCTRL_PIN(116, \"SDC2_CLK\"),\n\tPINCTRL_PIN(117, \"SDC2_CMD\"),\n\tPINCTRL_PIN(118, \"SDC2_DATA\"),\n\tPINCTRL_PIN(119, \"QDSD_CLK\"),\n\tPINCTRL_PIN(120, \"QDSD_CMD\"),\n\tPINCTRL_PIN(121, \"QDSD_DATA0\"),\n\tPINCTRL_PIN(122, \"QDSD_DATA1\"),\n\tPINCTRL_PIN(123, \"QDSD_DATA2\"),\n\tPINCTRL_PIN(124, \"QDSD_DATA3\"),\n};\n\n#define DECLARE_MSM_GPIO_PINS(pin) \\\n\tstatic const unsigned int gpio##pin##_pins[] = { pin }\nDECLARE_MSM_GPIO_PINS(0);\nDECLARE_MSM_GPIO_PINS(1);\nDECLARE_MSM_GPIO_PINS(2);\nDECLARE_MSM_GPIO_PINS(3);\nDECLARE_MSM_GPIO_PINS(4);\nDECLARE_MSM_GPIO_PINS(5);\nDECLARE_MSM_GPIO_PINS(6);\nDECLARE_MSM_GPIO_PINS(7);\nDECLARE_MSM_GPIO_PINS(8);\nDECLARE_MSM_GPIO_PINS(9);\nDECLARE_MSM_GPIO_PINS(10);\nDECLARE_MSM_GPIO_PINS(11);\nDECLARE_MSM_GPIO_PINS(12);\nDECLARE_MSM_GPIO_PINS(13);\nDECLARE_MSM_GPIO_PINS(14);\nDECLARE_MSM_GPIO_PINS(15);\nDECLARE_MSM_GPIO_PINS(16);\nDECLARE_MSM_GPIO_PINS(17);\nDECLARE_MSM_GPIO_PINS(18);\nDECLARE_MSM_GPIO_PINS(19);\nDECLARE_MSM_GPIO_PINS(20);\nDECLARE_MSM_GPIO_PINS(21);\nDECLARE_MSM_GPIO_PINS(22);\nDECLARE_MSM_GPIO_PINS(23);\nDECLARE_MSM_GPIO_PINS(24);\nDECLARE_MSM_GPIO_PINS(25);\nDECLARE_MSM_GPIO_PINS(26);\nDECLARE_MSM_GPIO_PINS(27);\nDECLARE_MSM_GPIO_PINS(28);\nDECLARE_MSM_GPIO_PINS(29);\nDECLARE_MSM_GPIO_PINS(30);\nDECLARE_MSM_GPIO_PINS(31);\nDECLARE_MSM_GPIO_PINS(32);\nDECLARE_MSM_GPIO_PINS(33);\nDECLARE_MSM_GPIO_PINS(34);\nDECLARE_MSM_GPIO_PINS(35);\nDECLARE_MSM_GPIO_PINS(36);\nDECLARE_MSM_GPIO_PINS(37);\nDECLARE_MSM_GPIO_PINS(38);\nDECLARE_MSM_GPIO_PINS(39);\nDECLARE_MSM_GPIO_PINS(40);\nDECLARE_MSM_GPIO_PINS(41);\nDECLARE_MSM_GPIO_PINS(42);\nDECLARE_MSM_GPIO_PINS(43);\nDECLARE_MSM_GPIO_PINS(44);\nDECLARE_MSM_GPIO_PINS(45);\nDECLARE_MSM_GPIO_PINS(46);\nDECLARE_MSM_GPIO_PINS(47);\nDECLARE_MSM_GPIO_PINS(48);\nDECLARE_MSM_GPIO_PINS(49);\nDECLARE_MSM_GPIO_PINS(50);\nDECLARE_MSM_GPIO_PINS(51);\nDECLARE_MSM_GPIO_PINS(52);\nDECLARE_MSM_GPIO_PINS(53);\nDECLARE_MSM_GPIO_PINS(54);\nDECLARE_MSM_GPIO_PINS(55);\nDECLARE_MSM_GPIO_PINS(56);\nDECLARE_MSM_GPIO_PINS(57);\nDECLARE_MSM_GPIO_PINS(58);\nDECLARE_MSM_GPIO_PINS(59);\nDECLARE_MSM_GPIO_PINS(60);\nDECLARE_MSM_GPIO_PINS(61);\nDECLARE_MSM_GPIO_PINS(62);\nDECLARE_MSM_GPIO_PINS(63);\nDECLARE_MSM_GPIO_PINS(64);\nDECLARE_MSM_GPIO_PINS(65);\nDECLARE_MSM_GPIO_PINS(66);\nDECLARE_MSM_GPIO_PINS(67);\nDECLARE_MSM_GPIO_PINS(68);\nDECLARE_MSM_GPIO_PINS(69);\nDECLARE_MSM_GPIO_PINS(70);\nDECLARE_MSM_GPIO_PINS(71);\nDECLARE_MSM_GPIO_PINS(72);\nDECLARE_MSM_GPIO_PINS(73);\nDECLARE_MSM_GPIO_PINS(74);\nDECLARE_MSM_GPIO_PINS(75);\nDECLARE_MSM_GPIO_PINS(76);\nDECLARE_MSM_GPIO_PINS(77);\nDECLARE_MSM_GPIO_PINS(78);\nDECLARE_MSM_GPIO_PINS(79);\nDECLARE_MSM_GPIO_PINS(80);\nDECLARE_MSM_GPIO_PINS(81);\nDECLARE_MSM_GPIO_PINS(82);\nDECLARE_MSM_GPIO_PINS(83);\nDECLARE_MSM_GPIO_PINS(84);\nDECLARE_MSM_GPIO_PINS(85);\nDECLARE_MSM_GPIO_PINS(86);\nDECLARE_MSM_GPIO_PINS(87);\nDECLARE_MSM_GPIO_PINS(88);\nDECLARE_MSM_GPIO_PINS(89);\nDECLARE_MSM_GPIO_PINS(90);\nDECLARE_MSM_GPIO_PINS(91);\nDECLARE_MSM_GPIO_PINS(92);\nDECLARE_MSM_GPIO_PINS(93);\nDECLARE_MSM_GPIO_PINS(94);\nDECLARE_MSM_GPIO_PINS(95);\nDECLARE_MSM_GPIO_PINS(96);\nDECLARE_MSM_GPIO_PINS(97);\nDECLARE_MSM_GPIO_PINS(98);\nDECLARE_MSM_GPIO_PINS(99);\nDECLARE_MSM_GPIO_PINS(100);\nDECLARE_MSM_GPIO_PINS(101);\nDECLARE_MSM_GPIO_PINS(102);\nDECLARE_MSM_GPIO_PINS(103);\nDECLARE_MSM_GPIO_PINS(104);\nDECLARE_MSM_GPIO_PINS(105);\nDECLARE_MSM_GPIO_PINS(106);\nDECLARE_MSM_GPIO_PINS(107);\nDECLARE_MSM_GPIO_PINS(108);\nDECLARE_MSM_GPIO_PINS(109);\nDECLARE_MSM_GPIO_PINS(110);\nDECLARE_MSM_GPIO_PINS(111);\nDECLARE_MSM_GPIO_PINS(112);\n\nstatic const unsigned int sdc1_clk_pins[] = { 113 };\nstatic const unsigned int sdc1_cmd_pins[] = { 114 };\nstatic const unsigned int sdc1_data_pins[] = { 115 };\nstatic const unsigned int sdc2_clk_pins[] = { 116 };\nstatic const unsigned int sdc2_cmd_pins[] = { 117 };\nstatic const unsigned int sdc2_data_pins[] = { 118 };\nstatic const unsigned int qdsd_clk_pins[] = { 119 };\nstatic const unsigned int qdsd_cmd_pins[] = { 120 };\nstatic const unsigned int qdsd_data0_pins[] = { 121 };\nstatic const unsigned int qdsd_data1_pins[] = { 122 };\nstatic const unsigned int qdsd_data2_pins[] = { 123 };\nstatic const unsigned int qdsd_data3_pins[] = { 124 };\n\nenum msm8909_functions {\n\tmsm_mux_gpio,\n\tmsm_mux_adsp_ext,\n\tmsm_mux_atest_bbrx0,\n\tmsm_mux_atest_bbrx1,\n\tmsm_mux_atest_char,\n\tmsm_mux_atest_char0,\n\tmsm_mux_atest_char1,\n\tmsm_mux_atest_char2,\n\tmsm_mux_atest_char3,\n\tmsm_mux_atest_combodac,\n\tmsm_mux_atest_gpsadc0,\n\tmsm_mux_atest_gpsadc1,\n\tmsm_mux_atest_wlan0,\n\tmsm_mux_atest_wlan1,\n\tmsm_mux_bimc_dte0,\n\tmsm_mux_bimc_dte1,\n\tmsm_mux_blsp_i2c1,\n\tmsm_mux_blsp_i2c2,\n\tmsm_mux_blsp_i2c3,\n\tmsm_mux_blsp_i2c4,\n\tmsm_mux_blsp_i2c5,\n\tmsm_mux_blsp_i2c6,\n\tmsm_mux_blsp_spi1,\n\tmsm_mux_blsp_spi1_cs1,\n\tmsm_mux_blsp_spi1_cs2,\n\tmsm_mux_blsp_spi1_cs3,\n\tmsm_mux_blsp_spi2,\n\tmsm_mux_blsp_spi2_cs1,\n\tmsm_mux_blsp_spi2_cs2,\n\tmsm_mux_blsp_spi2_cs3,\n\tmsm_mux_blsp_spi3,\n\tmsm_mux_blsp_spi3_cs1,\n\tmsm_mux_blsp_spi3_cs2,\n\tmsm_mux_blsp_spi3_cs3,\n\tmsm_mux_blsp_spi4,\n\tmsm_mux_blsp_spi5,\n\tmsm_mux_blsp_spi6,\n\tmsm_mux_blsp_uart1,\n\tmsm_mux_blsp_uart2,\n\tmsm_mux_blsp_uim1,\n\tmsm_mux_blsp_uim2,\n\tmsm_mux_cam_mclk,\n\tmsm_mux_cci_async,\n\tmsm_mux_cci_timer0,\n\tmsm_mux_cci_timer1,\n\tmsm_mux_cci_timer2,\n\tmsm_mux_cdc_pdm0,\n\tmsm_mux_dbg_out,\n\tmsm_mux_dmic0_clk,\n\tmsm_mux_dmic0_data,\n\tmsm_mux_ebi0_wrcdc,\n\tmsm_mux_ebi2_a,\n\tmsm_mux_ebi2_lcd,\n\tmsm_mux_ext_lpass,\n\tmsm_mux_gcc_gp1_clk_a,\n\tmsm_mux_gcc_gp1_clk_b,\n\tmsm_mux_gcc_gp2_clk_a,\n\tmsm_mux_gcc_gp2_clk_b,\n\tmsm_mux_gcc_gp3_clk_a,\n\tmsm_mux_gcc_gp3_clk_b,\n\tmsm_mux_gcc_plltest,\n\tmsm_mux_gsm0_tx,\n\tmsm_mux_ldo_en,\n\tmsm_mux_ldo_update,\n\tmsm_mux_m_voc,\n\tmsm_mux_mdp_vsync,\n\tmsm_mux_modem_tsync,\n\tmsm_mux_nav_pps,\n\tmsm_mux_nav_tsync,\n\tmsm_mux_pa_indicator,\n\tmsm_mux_pbs0,\n\tmsm_mux_pbs1,\n\tmsm_mux_pbs2,\n\tmsm_mux_pri_mi2s_data0_a,\n\tmsm_mux_pri_mi2s_data0_b,\n\tmsm_mux_pri_mi2s_data1_a,\n\tmsm_mux_pri_mi2s_data1_b,\n\tmsm_mux_pri_mi2s_mclk_a,\n\tmsm_mux_pri_mi2s_mclk_b,\n\tmsm_mux_pri_mi2s_sck_a,\n\tmsm_mux_pri_mi2s_sck_b,\n\tmsm_mux_pri_mi2s_ws_a,\n\tmsm_mux_pri_mi2s_ws_b,\n\tmsm_mux_prng_rosc,\n\tmsm_mux_pwr_crypto_enabled_a,\n\tmsm_mux_pwr_crypto_enabled_b,\n\tmsm_mux_pwr_modem_enabled_a,\n\tmsm_mux_pwr_modem_enabled_b,\n\tmsm_mux_pwr_nav_enabled_a,\n\tmsm_mux_pwr_nav_enabled_b,\n\tmsm_mux_qdss_cti_trig_in_a0,\n\tmsm_mux_qdss_cti_trig_in_a1,\n\tmsm_mux_qdss_cti_trig_in_b0,\n\tmsm_mux_qdss_cti_trig_in_b1,\n\tmsm_mux_qdss_cti_trig_out_a0,\n\tmsm_mux_qdss_cti_trig_out_a1,\n\tmsm_mux_qdss_cti_trig_out_b0,\n\tmsm_mux_qdss_cti_trig_out_b1,\n\tmsm_mux_qdss_traceclk_a,\n\tmsm_mux_qdss_tracectl_a,\n\tmsm_mux_qdss_tracedata_a,\n\tmsm_mux_qdss_tracedata_b,\n\tmsm_mux_sd_write,\n\tmsm_mux_sec_mi2s,\n\tmsm_mux_smb_int,\n\tmsm_mux_ssbi0,\n\tmsm_mux_ssbi1,\n\tmsm_mux_uim1_clk,\n\tmsm_mux_uim1_data,\n\tmsm_mux_uim1_present,\n\tmsm_mux_uim1_reset,\n\tmsm_mux_uim2_clk,\n\tmsm_mux_uim2_data,\n\tmsm_mux_uim2_present,\n\tmsm_mux_uim2_reset,\n\tmsm_mux_uim3_clk,\n\tmsm_mux_uim3_data,\n\tmsm_mux_uim3_present,\n\tmsm_mux_uim3_reset,\n\tmsm_mux_uim_batt,\n\tmsm_mux_wcss_bt,\n\tmsm_mux_wcss_fm,\n\tmsm_mux_wcss_wlan,\n\tmsm_mux__,\n};\n\nstatic const char * const adsp_ext_groups[] = { \"gpio38\" };\nstatic const char * const atest_bbrx0_groups[] = { \"gpio37\" };\nstatic const char * const atest_bbrx1_groups[] = { \"gpio36\" };\nstatic const char * const atest_char0_groups[] = { \"gpio62\" };\nstatic const char * const atest_char1_groups[] = { \"gpio61\" };\nstatic const char * const atest_char2_groups[] = { \"gpio60\" };\nstatic const char * const atest_char3_groups[] = { \"gpio59\" };\nstatic const char * const atest_char_groups[] = { \"gpio63\" };\nstatic const char * const atest_combodac_groups[] = {\n\t\"gpio32\", \"gpio38\", \"gpio39\", \"gpio40\", \"gpio41\", \"gpio42\", \"gpio43\",\n\t\"gpio44\", \"gpio45\", \"gpio47\", \"gpio48\", \"gpio66\", \"gpio81\", \"gpio83\",\n\t\"gpio84\", \"gpio85\", \"gpio86\", \"gpio94\", \"gpio95\", \"gpio110\"\n};\nstatic const char * const atest_gpsadc0_groups[] = { \"gpio65\" };\nstatic const char * const atest_gpsadc1_groups[] = { \"gpio79\" };\nstatic const char * const atest_wlan0_groups[] = { \"gpio96\" };\nstatic const char * const atest_wlan1_groups[] = { \"gpio97\" };\nstatic const char * const bimc_dte0_groups[] = { \"gpio6\", \"gpio59\" };\nstatic const char * const bimc_dte1_groups[] = { \"gpio7\", \"gpio60\" };\nstatic const char * const blsp_i2c1_groups[] = { \"gpio6\", \"gpio7\" };\nstatic const char * const blsp_i2c2_groups[] = { \"gpio111\", \"gpio112\" };\nstatic const char * const blsp_i2c3_groups[] = { \"gpio29\", \"gpio30\" };\nstatic const char * const blsp_i2c4_groups[] = { \"gpio14\", \"gpio15\" };\nstatic const char * const blsp_i2c5_groups[] = { \"gpio18\", \"gpio19\" };\nstatic const char * const blsp_i2c6_groups[] = { \"gpio10\", \"gpio11\" };\nstatic const char * const blsp_spi1_cs1_groups[] = { \"gpio97\" };\nstatic const char * const blsp_spi1_cs2_groups[] = { \"gpio37\" };\nstatic const char * const blsp_spi1_cs3_groups[] = { \"gpio65\" };\nstatic const char * const blsp_spi1_groups[] = {\n\t\"gpio4\", \"gpio5\", \"gpio6\", \"gpio7\"\n};\nstatic const char * const blsp_spi2_cs1_groups[] = { \"gpio98\" };\nstatic const char * const blsp_spi2_cs2_groups[] = { \"gpio17\" };\nstatic const char * const blsp_spi2_cs3_groups[] = { \"gpio5\" };\nstatic const char * const blsp_spi2_groups[] = {\n\t\"gpio20\", \"gpio21\", \"gpio111\", \"gpio112\"\n};\nstatic const char * const blsp_spi3_cs1_groups[] = { \"gpio95\" };\nstatic const char * const blsp_spi3_cs2_groups[] = { \"gpio65\" };\nstatic const char * const blsp_spi3_cs3_groups[] = { \"gpio4\" };\nstatic const char * const blsp_spi3_groups[] = {\n\t\"gpio0\", \"gpio1\", \"gpio2\", \"gpio3\"\n};\nstatic const char * const blsp_spi4_groups[] = {\n\t\"gpio12\", \"gpio13\", \"gpio14\", \"gpio15\"\n};\nstatic const char * const blsp_spi5_groups[] = {\n\t\"gpio16\", \"gpio17\", \"gpio18\", \"gpio19\"\n};\nstatic const char * const blsp_spi6_groups[] = {\n\t\"gpio8\", \"gpio9\", \"gpio10\", \"gpio11\"\n};\nstatic const char * const blsp_uart1_groups[] = {\n\t\"gpio4\", \"gpio5\", \"gpio6\", \"gpio7\"\n};\nstatic const char * const blsp_uart2_groups[] = {\n\t\"gpio20\", \"gpio21\", \"gpio111\", \"gpio112\"\n};\nstatic const char * const blsp_uim1_groups[] = { \"gpio4\", \"gpio5\" };\nstatic const char * const blsp_uim2_groups[] = { \"gpio20\", \"gpio21\" };\nstatic const char * const cam_mclk_groups[] = { \"gpio26\", \"gpio27\" };\nstatic const char * const cci_async_groups[] = { \"gpio33\" };\nstatic const char * const cci_timer0_groups[] = { \"gpio31\" };\nstatic const char * const cci_timer1_groups[] = { \"gpio32\" };\nstatic const char * const cci_timer2_groups[] = { \"gpio38\" };\nstatic const char * const cdc_pdm0_groups[] = {\n\t\"gpio59\", \"gpio60\", \"gpio61\", \"gpio62\", \"gpio63\", \"gpio64\"\n};\nstatic const char * const dbg_out_groups[] = { \"gpio10\" };\nstatic const char * const dmic0_clk_groups[] = { \"gpio4\" };\nstatic const char * const dmic0_data_groups[] = { \"gpio5\" };\nstatic const char * const ebi0_wrcdc_groups[] = { \"gpio64\" };\nstatic const char * const ebi2_a_groups[] = { \"gpio99\" };\nstatic const char * const ebi2_lcd_groups[] = {\n\t\"gpio24\", \"gpio24\", \"gpio25\", \"gpio95\"\n};\nstatic const char * const ext_lpass_groups[] = { \"gpio45\" };\nstatic const char * const gcc_gp1_clk_a_groups[] = { \"gpio49\" };\nstatic const char * const gcc_gp1_clk_b_groups[] = { \"gpio14\" };\nstatic const char * const gcc_gp2_clk_a_groups[] = { \"gpio50\" };\nstatic const char * const gcc_gp2_clk_b_groups[] = { \"gpio12\" };\nstatic const char * const gcc_gp3_clk_a_groups[] = { \"gpio51\" };\nstatic const char * const gcc_gp3_clk_b_groups[] = { \"gpio13\" };\nstatic const char * const gcc_plltest_groups[] = { \"gpio66\", \"gpio67\" };\nstatic const char * const gpio_groups[] = {\n\t\"gpio0\", \"gpio1\", \"gpio2\", \"gpio3\", \"gpio4\", \"gpio5\", \"gpio6\", \"gpio7\",\n\t\"gpio8\", \"gpio9\", \"gpio10\", \"gpio11\", \"gpio12\", \"gpio13\", \"gpio14\",\n\t\"gpio15\", \"gpio16\", \"gpio17\", \"gpio18\", \"gpio19\", \"gpio20\", \"gpio21\",\n\t\"gpio22\", \"gpio23\", \"gpio24\", \"gpio25\", \"gpio26\", \"gpio27\", \"gpio28\",\n\t\"gpio29\", \"gpio30\", \"gpio31\", \"gpio32\", \"gpio33\", \"gpio34\", \"gpio35\",\n\t\"gpio36\", \"gpio37\", \"gpio38\", \"gpio39\", \"gpio40\", \"gpio41\", \"gpio42\",\n\t\"gpio43\", \"gpio44\", \"gpio45\", \"gpio46\", \"gpio47\", \"gpio48\", \"gpio49\",\n\t\"gpio50\", \"gpio51\", \"gpio52\", \"gpio53\", \"gpio54\", \"gpio55\", \"gpio56\",\n\t\"gpio57\", \"gpio58\", \"gpio59\", \"gpio60\", \"gpio61\", \"gpio62\", \"gpio63\",\n\t\"gpio64\", \"gpio65\", \"gpio66\", \"gpio67\", \"gpio68\", \"gpio69\", \"gpio70\",\n\t\"gpio71\", \"gpio72\", \"gpio73\", \"gpio74\", \"gpio75\", \"gpio76\", \"gpio77\",\n\t\"gpio78\", \"gpio79\", \"gpio80\", \"gpio81\", \"gpio82\", \"gpio83\", \"gpio84\",\n\t\"gpio85\", \"gpio86\", \"gpio87\", \"gpio88\", \"gpio89\", \"gpio90\", \"gpio91\",\n\t\"gpio92\", \"gpio93\", \"gpio94\", \"gpio95\", \"gpio96\", \"gpio97\", \"gpio98\",\n\t\"gpio99\", \"gpio100\", \"gpio101\", \"gpio102\", \"gpio103\", \"gpio104\",\n\t\"gpio105\", \"gpio106\", \"gpio107\", \"gpio108\", \"gpio109\", \"gpio110\",\n\t\"gpio111\", \"gpio112\"\n};\nstatic const char * const gsm0_tx_groups[] = { \"gpio85\" };\nstatic const char * const ldo_en_groups[] = { \"gpio99\" };\nstatic const char * const ldo_update_groups[] = { \"gpio98\" };\nstatic const char * const m_voc_groups[] = { \"gpio8\", \"gpio95\" };\nstatic const char * const mdp_vsync_groups[] = { \"gpio24\", \"gpio25\" };\nstatic const char * const modem_tsync_groups[] = { \"gpio83\" };\nstatic const char * const nav_pps_groups[] = { \"gpio83\" };\nstatic const char * const nav_tsync_groups[] = { \"gpio83\" };\nstatic const char * const pa_indicator_groups[] = { \"gpio82\" };\nstatic const char * const pbs0_groups[] = { \"gpio90\" };\nstatic const char * const pbs1_groups[] = { \"gpio91\" };\nstatic const char * const pbs2_groups[] = { \"gpio92\" };\nstatic const char * const pri_mi2s_data0_a_groups[] = { \"gpio62\" };\nstatic const char * const pri_mi2s_data0_b_groups[] = { \"gpio95\" };\nstatic const char * const pri_mi2s_data1_a_groups[] = { \"gpio63\" };\nstatic const char * const pri_mi2s_data1_b_groups[] = { \"gpio96\" };\nstatic const char * const pri_mi2s_mclk_a_groups[] = { \"gpio59\" };\nstatic const char * const pri_mi2s_mclk_b_groups[] = { \"gpio98\" };\nstatic const char * const pri_mi2s_sck_a_groups[] = { \"gpio60\" };\nstatic const char * const pri_mi2s_sck_b_groups[] = { \"gpio94\" };\nstatic const char * const pri_mi2s_ws_a_groups[] = { \"gpio61\" };\nstatic const char * const pri_mi2s_ws_b_groups[] = { \"gpio110\" };\nstatic const char * const prng_rosc_groups[] = { \"gpio43\" };\nstatic const char * const pwr_crypto_enabled_a_groups[] = { \"gpio35\" };\nstatic const char * const pwr_crypto_enabled_b_groups[] = { \"gpio96\" };\nstatic const char * const pwr_modem_enabled_a_groups[] = { \"gpio28\" };\nstatic const char * const pwr_modem_enabled_b_groups[] = { \"gpio94\" };\nstatic const char * const pwr_nav_enabled_a_groups[] = { \"gpio34\" };\nstatic const char * const pwr_nav_enabled_b_groups[] = { \"gpio95\" };\nstatic const char * const qdss_cti_trig_in_a0_groups[] = { \"gpio20\" };\nstatic const char * const qdss_cti_trig_in_a1_groups[] = { \"gpio49\" };\nstatic const char * const qdss_cti_trig_in_b0_groups[] = { \"gpio21\" };\nstatic const char * const qdss_cti_trig_in_b1_groups[] = { \"gpio50\" };\nstatic const char * const qdss_cti_trig_out_a0_groups[] = { \"gpio23\" };\nstatic const char * const qdss_cti_trig_out_a1_groups[] = { \"gpio52\" };\nstatic const char * const qdss_cti_trig_out_b0_groups[] = { \"gpio22\" };\nstatic const char * const qdss_cti_trig_out_b1_groups[] = { \"gpio51\" };\nstatic const char * const qdss_traceclk_a_groups[] = { \"gpio46\" };\nstatic const char * const qdss_tracectl_a_groups[] = { \"gpio45\" };\nstatic const char * const qdss_tracedata_a_groups[] = {\n\t\"gpio8\", \"gpio9\", \"gpio10\", \"gpio39\", \"gpio40\", \"gpio41\", \"gpio42\",\n\t\"gpio43\", \"gpio47\", \"gpio48\", \"gpio58\", \"gpio65\", \"gpio94\", \"gpio96\",\n\t\"gpio97\"\n};\nstatic const char * const qdss_tracedata_b_groups[] = {\n\t\"gpio14\", \"gpio16\", \"gpio17\", \"gpio29\", \"gpio30\", \"gpio31\", \"gpio32\",\n\t\"gpio33\", \"gpio34\", \"gpio35\", \"gpio36\", \"gpio37\", \"gpio93\"\n};\nstatic const char * const sd_write_groups[] = { \"gpio99\" };\nstatic const char * const sec_mi2s_groups[] = {\n\t\"gpio0\", \"gpio1\", \"gpio2\", \"gpio3\", \"gpio98\"\n};\nstatic const char * const smb_int_groups[] = { \"gpio58\" };\nstatic const char * const ssbi0_groups[] = { \"gpio88\" };\nstatic const char * const ssbi1_groups[] = { \"gpio89\" };\nstatic const char * const uim1_clk_groups[] = { \"gpio54\" };\nstatic const char * const uim1_data_groups[] = { \"gpio53\" };\nstatic const char * const uim1_present_groups[] = { \"gpio56\" };\nstatic const char * const uim1_reset_groups[] = { \"gpio55\" };\nstatic const char * const uim2_clk_groups[] = { \"gpio50\" };\nstatic const char * const uim2_data_groups[] = { \"gpio49\" };\nstatic const char * const uim2_present_groups[] = { \"gpio52\" };\nstatic const char * const uim2_reset_groups[] = { \"gpio51\" };\nstatic const char * const uim3_clk_groups[] = { \"gpio23\" };\nstatic const char * const uim3_data_groups[] = { \"gpio20\" };\nstatic const char * const uim3_present_groups[] = { \"gpio21\" };\nstatic const char * const uim3_reset_groups[] = { \"gpio22\" };\nstatic const char * const uim_batt_groups[] = { \"gpio57\" };\nstatic const char * const wcss_bt_groups[] = { \"gpio39\", \"gpio47\", \"gpio48\" };\nstatic const char * const wcss_fm_groups[] = { \"gpio45\", \"gpio46\" };\nstatic const char * const wcss_wlan_groups[] = {\n\t\"gpio40\", \"gpio41\", \"gpio42\", \"gpio43\", \"gpio44\"\n};\n\nstatic const struct pinfunction msm8909_functions[] = {\n\tMSM_PIN_FUNCTION(adsp_ext),\n\tMSM_PIN_FUNCTION(atest_bbrx0),\n\tMSM_PIN_FUNCTION(atest_bbrx1),\n\tMSM_PIN_FUNCTION(atest_char),\n\tMSM_PIN_FUNCTION(atest_char0),\n\tMSM_PIN_FUNCTION(atest_char1),\n\tMSM_PIN_FUNCTION(atest_char2),\n\tMSM_PIN_FUNCTION(atest_char3),\n\tMSM_PIN_FUNCTION(atest_combodac),\n\tMSM_PIN_FUNCTION(atest_gpsadc0),\n\tMSM_PIN_FUNCTION(atest_gpsadc1),\n\tMSM_PIN_FUNCTION(atest_wlan0),\n\tMSM_PIN_FUNCTION(atest_wlan1),\n\tMSM_PIN_FUNCTION(bimc_dte0),\n\tMSM_PIN_FUNCTION(bimc_dte1),\n\tMSM_PIN_FUNCTION(blsp_i2c1),\n\tMSM_PIN_FUNCTION(blsp_i2c2),\n\tMSM_PIN_FUNCTION(blsp_i2c3),\n\tMSM_PIN_FUNCTION(blsp_i2c4),\n\tMSM_PIN_FUNCTION(blsp_i2c5),\n\tMSM_PIN_FUNCTION(blsp_i2c6),\n\tMSM_PIN_FUNCTION(blsp_spi1),\n\tMSM_PIN_FUNCTION(blsp_spi1_cs1),\n\tMSM_PIN_FUNCTION(blsp_spi1_cs2),\n\tMSM_PIN_FUNCTION(blsp_spi1_cs3),\n\tMSM_PIN_FUNCTION(blsp_spi2),\n\tMSM_PIN_FUNCTION(blsp_spi2_cs1),\n\tMSM_PIN_FUNCTION(blsp_spi2_cs2),\n\tMSM_PIN_FUNCTION(blsp_spi2_cs3),\n\tMSM_PIN_FUNCTION(blsp_spi3),\n\tMSM_PIN_FUNCTION(blsp_spi3_cs1),\n\tMSM_PIN_FUNCTION(blsp_spi3_cs2),\n\tMSM_PIN_FUNCTION(blsp_spi3_cs3),\n\tMSM_PIN_FUNCTION(blsp_spi4),\n\tMSM_PIN_FUNCTION(blsp_spi5),\n\tMSM_PIN_FUNCTION(blsp_spi6),\n\tMSM_PIN_FUNCTION(blsp_uart1),\n\tMSM_PIN_FUNCTION(blsp_uart2),\n\tMSM_PIN_FUNCTION(blsp_uim1),\n\tMSM_PIN_FUNCTION(blsp_uim2),\n\tMSM_PIN_FUNCTION(cam_mclk),\n\tMSM_PIN_FUNCTION(cci_async),\n\tMSM_PIN_FUNCTION(cci_timer0),\n\tMSM_PIN_FUNCTION(cci_timer1),\n\tMSM_PIN_FUNCTION(cci_timer2),\n\tMSM_PIN_FUNCTION(cdc_pdm0),\n\tMSM_PIN_FUNCTION(dbg_out),\n\tMSM_PIN_FUNCTION(dmic0_clk),\n\tMSM_PIN_FUNCTION(dmic0_data),\n\tMSM_PIN_FUNCTION(ebi0_wrcdc),\n\tMSM_PIN_FUNCTION(ebi2_a),\n\tMSM_PIN_FUNCTION(ebi2_lcd),\n\tMSM_PIN_FUNCTION(ext_lpass),\n\tMSM_PIN_FUNCTION(gcc_gp1_clk_a),\n\tMSM_PIN_FUNCTION(gcc_gp1_clk_b),\n\tMSM_PIN_FUNCTION(gcc_gp2_clk_a),\n\tMSM_PIN_FUNCTION(gcc_gp2_clk_b),\n\tMSM_PIN_FUNCTION(gcc_gp3_clk_a),\n\tMSM_PIN_FUNCTION(gcc_gp3_clk_b),\n\tMSM_PIN_FUNCTION(gcc_plltest),\n\tMSM_PIN_FUNCTION(gpio),\n\tMSM_PIN_FUNCTION(gsm0_tx),\n\tMSM_PIN_FUNCTION(ldo_en),\n\tMSM_PIN_FUNCTION(ldo_update),\n\tMSM_PIN_FUNCTION(m_voc),\n\tMSM_PIN_FUNCTION(mdp_vsync),\n\tMSM_PIN_FUNCTION(modem_tsync),\n\tMSM_PIN_FUNCTION(nav_pps),\n\tMSM_PIN_FUNCTION(nav_tsync),\n\tMSM_PIN_FUNCTION(pa_indicator),\n\tMSM_PIN_FUNCTION(pbs0),\n\tMSM_PIN_FUNCTION(pbs1),\n\tMSM_PIN_FUNCTION(pbs2),\n\tMSM_PIN_FUNCTION(pri_mi2s_data0_a),\n\tMSM_PIN_FUNCTION(pri_mi2s_data0_b),\n\tMSM_PIN_FUNCTION(pri_mi2s_data1_a),\n\tMSM_PIN_FUNCTION(pri_mi2s_data1_b),\n\tMSM_PIN_FUNCTION(pri_mi2s_mclk_a),\n\tMSM_PIN_FUNCTION(pri_mi2s_mclk_b),\n\tMSM_PIN_FUNCTION(pri_mi2s_sck_a),\n\tMSM_PIN_FUNCTION(pri_mi2s_sck_b),\n\tMSM_PIN_FUNCTION(pri_mi2s_ws_a),\n\tMSM_PIN_FUNCTION(pri_mi2s_ws_b),\n\tMSM_PIN_FUNCTION(prng_rosc),\n\tMSM_PIN_FUNCTION(pwr_crypto_enabled_a),\n\tMSM_PIN_FUNCTION(pwr_crypto_enabled_b),\n\tMSM_PIN_FUNCTION(pwr_modem_enabled_a),\n\tMSM_PIN_FUNCTION(pwr_modem_enabled_b),\n\tMSM_PIN_FUNCTION(pwr_nav_enabled_a),\n\tMSM_PIN_FUNCTION(pwr_nav_enabled_b),\n\tMSM_PIN_FUNCTION(qdss_cti_trig_in_a0),\n\tMSM_PIN_FUNCTION(qdss_cti_trig_in_a1),\n\tMSM_PIN_FUNCTION(qdss_cti_trig_in_b0),\n\tMSM_PIN_FUNCTION(qdss_cti_trig_in_b1),\n\tMSM_PIN_FUNCTION(qdss_cti_trig_out_a0),\n\tMSM_PIN_FUNCTION(qdss_cti_trig_out_a1),\n\tMSM_PIN_FUNCTION(qdss_cti_trig_out_b0),\n\tMSM_PIN_FUNCTION(qdss_cti_trig_out_b1),\n\tMSM_PIN_FUNCTION(qdss_traceclk_a),\n\tMSM_PIN_FUNCTION(qdss_tracectl_a),\n\tMSM_PIN_FUNCTION(qdss_tracedata_a),\n\tMSM_PIN_FUNCTION(qdss_tracedata_b),\n\tMSM_PIN_FUNCTION(sd_write),\n\tMSM_PIN_FUNCTION(sec_mi2s),\n\tMSM_PIN_FUNCTION(smb_int),\n\tMSM_PIN_FUNCTION(ssbi0),\n\tMSM_PIN_FUNCTION(ssbi1),\n\tMSM_PIN_FUNCTION(uim1_clk),\n\tMSM_PIN_FUNCTION(uim1_data),\n\tMSM_PIN_FUNCTION(uim1_present),\n\tMSM_PIN_FUNCTION(uim1_reset),\n\tMSM_PIN_FUNCTION(uim2_clk),\n\tMSM_PIN_FUNCTION(uim2_data),\n\tMSM_PIN_FUNCTION(uim2_present),\n\tMSM_PIN_FUNCTION(uim2_reset),\n\tMSM_PIN_FUNCTION(uim3_clk),\n\tMSM_PIN_FUNCTION(uim3_data),\n\tMSM_PIN_FUNCTION(uim3_present),\n\tMSM_PIN_FUNCTION(uim3_reset),\n\tMSM_PIN_FUNCTION(uim_batt),\n\tMSM_PIN_FUNCTION(wcss_bt),\n\tMSM_PIN_FUNCTION(wcss_fm),\n\tMSM_PIN_FUNCTION(wcss_wlan),\n};\n\nstatic const struct msm_pingroup msm8909_groups[] = {\n\tPINGROUP(0, blsp_spi3, sec_mi2s, _, _, _, _, _, _, _),\n\tPINGROUP(1, blsp_spi3, sec_mi2s, _, _, _, _, _, _, _),\n\tPINGROUP(2, blsp_spi3, sec_mi2s, _, _, _, _, _, _, _),\n\tPINGROUP(3, blsp_spi3, sec_mi2s, _, _, _, _, _, _, _),\n\tPINGROUP(4, blsp_spi1, blsp_uart1, blsp_uim1, blsp_spi3_cs3, dmic0_clk, _, _, _, _),\n\tPINGROUP(5, blsp_spi1, blsp_uart1, blsp_uim1, blsp_spi2_cs3, dmic0_data, _, _, _, _),\n\tPINGROUP(6, blsp_spi1, blsp_uart1, blsp_i2c1, _, _, _, _, _, bimc_dte0),\n\tPINGROUP(7, blsp_spi1, blsp_uart1, blsp_i2c1, _, _, _, _, _, bimc_dte1),\n\tPINGROUP(8, blsp_spi6, m_voc, _, _, _, _, _, qdss_tracedata_a, _),\n\tPINGROUP(9, blsp_spi6, _, _, _, _, _, qdss_tracedata_a, _, _),\n\tPINGROUP(10, blsp_spi6, blsp_i2c6, dbg_out, qdss_tracedata_a, _, _, _, _, _),\n\tPINGROUP(11, blsp_spi6, blsp_i2c6, _, _, _, _, _, _, _),\n\tPINGROUP(12, blsp_spi4, gcc_gp2_clk_b, _, _, _, _, _, _, _),\n\tPINGROUP(13, blsp_spi4, gcc_gp3_clk_b, _, _, _, _, _, _, _),\n\tPINGROUP(14, blsp_spi4, blsp_i2c4, gcc_gp1_clk_b, _, _, _, _, _, qdss_tracedata_b),\n\tPINGROUP(15, blsp_spi4, blsp_i2c4, _, _, _, _, _, _, _),\n\tPINGROUP(16, blsp_spi5, _, _, _, _, _, qdss_tracedata_b, _, _),\n\tPINGROUP(17, blsp_spi5, blsp_spi2_cs2, _, _, _, _, _, qdss_tracedata_b, _),\n\tPINGROUP(18, blsp_spi5, blsp_i2c5, _, _, _, _, _, _, _),\n\tPINGROUP(19, blsp_spi5, blsp_i2c5, _, _, _, _, _, _, _),\n\tPINGROUP(20, uim3_data, blsp_spi2, blsp_uart2, blsp_uim2, _, qdss_cti_trig_in_a0, _, _, _),\n\tPINGROUP(21, uim3_present, blsp_spi2, blsp_uart2, blsp_uim2, _, qdss_cti_trig_in_b0, _, _, _),\n\tPINGROUP(22, uim3_reset, _, qdss_cti_trig_out_b0, _, _, _, _, _, _),\n\tPINGROUP(23, uim3_clk, qdss_cti_trig_out_a0, _, _, _, _, _, _, _),\n\tPINGROUP(24, mdp_vsync, ebi2_lcd, ebi2_lcd, _, _, _, _, _, _),\n\tPINGROUP(25, mdp_vsync, ebi2_lcd, _, _, _, _, _, _, _),\n\tPINGROUP(26, cam_mclk, _, _, _, _, _, _, _, _),\n\tPINGROUP(27, cam_mclk, _, _, _, _, _, _, _, _),\n\tPINGROUP(28, _, pwr_modem_enabled_a, _, _, _, _, _, _, _),\n\tPINGROUP(29, blsp_i2c3, _, _, _, _, _, qdss_tracedata_b, _, _),\n\tPINGROUP(30, blsp_i2c3, _, _, _, _, _, qdss_tracedata_b, _, _),\n\tPINGROUP(31, cci_timer0, _, _, _, _, _, _, qdss_tracedata_b, _),\n\tPINGROUP(32, cci_timer1, _, qdss_tracedata_b, _, atest_combodac, _, _, _, _),\n\tPINGROUP(33, cci_async, qdss_tracedata_b, _, _, _, _, _, _, _),\n\tPINGROUP(34, pwr_nav_enabled_a, qdss_tracedata_b, _, _, _, _, _, _, _),\n\tPINGROUP(35, pwr_crypto_enabled_a, qdss_tracedata_b, _, _, _, _, _, _, _),\n\tPINGROUP(36, qdss_tracedata_b, _, atest_bbrx1, _, _, _, _, _, _),\n\tPINGROUP(37, blsp_spi1_cs2, qdss_tracedata_b, _, atest_bbrx0, _, _, _, _, _),\n\tPINGROUP(38, cci_timer2, adsp_ext, _, atest_combodac, _, _, _, _, _),\n\tPINGROUP(39, wcss_bt, qdss_tracedata_a, _, atest_combodac, _, _, _, _, _),\n\tPINGROUP(40, wcss_wlan, qdss_tracedata_a, _, atest_combodac, _, _, _, _, _),\n\tPINGROUP(41, wcss_wlan, qdss_tracedata_a, _, atest_combodac, _, _, _, _, _),\n\tPINGROUP(42, wcss_wlan, qdss_tracedata_a, _, atest_combodac, _, _, _, _, _),\n\tPINGROUP(43, wcss_wlan, prng_rosc, qdss_tracedata_a, _, atest_combodac, _, _, _, _),\n\tPINGROUP(44, wcss_wlan, _, atest_combodac, _, _, _, _, _, _),\n\tPINGROUP(45, wcss_fm, ext_lpass, qdss_tracectl_a, _, atest_combodac, _, _, _, _),\n\tPINGROUP(46, wcss_fm, qdss_traceclk_a, _, _, _, _, _, _, _),\n\tPINGROUP(47, wcss_bt, qdss_tracedata_a, _, atest_combodac, _, _, _, _, _),\n\tPINGROUP(48, wcss_bt, qdss_tracedata_a, _, atest_combodac, _, _, _, _, _),\n\tPINGROUP(49, uim2_data, gcc_gp1_clk_a, qdss_cti_trig_in_a1, _, _, _, _, _, _),\n\tPINGROUP(50, uim2_clk, gcc_gp2_clk_a, qdss_cti_trig_in_b1, _, _, _, _, _, _),\n\tPINGROUP(51, uim2_reset, gcc_gp3_clk_a, qdss_cti_trig_out_b1, _, _, _, _, _, _),\n\tPINGROUP(52, uim2_present, qdss_cti_trig_out_a1, _, _, _, _, _, _, _),\n\tPINGROUP(53, uim1_data, _, _, _, _, _, _, _, _),\n\tPINGROUP(54, uim1_clk, _, _, _, _, _, _, _, _),\n\tPINGROUP(55, uim1_reset, _, _, _, _, _, _, _, _),\n\tPINGROUP(56, uim1_present, _, _, _, _, _, _, _, _),\n\tPINGROUP(57, uim_batt, _, _, _, _, _, _, _, _),\n\tPINGROUP(58, qdss_tracedata_a, smb_int, _, _, _, _, _, _, _),\n\tPINGROUP(59, cdc_pdm0, pri_mi2s_mclk_a, atest_char3, _, _, _, _, _, bimc_dte0),\n\tPINGROUP(60, cdc_pdm0, pri_mi2s_sck_a, atest_char2, _, _, _, _, _, bimc_dte1),\n\tPINGROUP(61, cdc_pdm0, pri_mi2s_ws_a, atest_char1, _, _, _, _, _, _),\n\tPINGROUP(62, cdc_pdm0, pri_mi2s_data0_a, atest_char0, _, _, _, _, _, _),\n\tPINGROUP(63, cdc_pdm0, pri_mi2s_data1_a, atest_char, _, _, _, _, _, _),\n\tPINGROUP(64, cdc_pdm0, _, _, _, _, _, ebi0_wrcdc, _, _),\n\tPINGROUP(65, blsp_spi3_cs2, blsp_spi1_cs3, qdss_tracedata_a, _, atest_gpsadc0, _, _, _, _),\n\tPINGROUP(66, _, gcc_plltest, _, atest_combodac, _, _, _, _, _),\n\tPINGROUP(67, _, gcc_plltest, _, _, _, _, _, _, _),\n\tPINGROUP(68, _, _, _, _, _, _, _, _, _),\n\tPINGROUP(69, _, _, _, _, _, _, _, _, _),\n\tPINGROUP(70, _, _, _, _, _, _, _, _, _),\n\tPINGROUP(71, _, _, _, _, _, _, _, _, _),\n\tPINGROUP(72, _, _, _, _, _, _, _, _, _),\n\tPINGROUP(73, _, _, _, _, _, _, _, _, _),\n\tPINGROUP(74, _, _, _, _, _, _, _, _, _),\n\tPINGROUP(75, _, _, _, _, _, _, _, _, _),\n\tPINGROUP(76, _, _, _, _, _, _, _, _, _),\n\tPINGROUP(77, _, _, _, _, _, _, _, _, _),\n\tPINGROUP(78, _, _, _, _, _, _, _, _, _),\n\tPINGROUP(79, _, _, atest_gpsadc1, _, _, _, _, _, _),\n\tPINGROUP(80, _, _, _, _, _, _, _, _, _),\n\tPINGROUP(81, _, _, _, atest_combodac, _, _, _, _, _),\n\tPINGROUP(82, _, pa_indicator, _, _, _, _, _, _, _),\n\tPINGROUP(83, _, modem_tsync, nav_tsync, nav_pps, _, atest_combodac, _, _, _),\n\tPINGROUP(84, _, _, atest_combodac, _, _, _, _, _, _),\n\tPINGROUP(85, gsm0_tx, _, _, atest_combodac, _, _, _, _, _),\n\tPINGROUP(86, _, _, atest_combodac, _, _, _, _, _, _),\n\tPINGROUP(87, _, _, _, _, _, _, _, _, _),\n\tPINGROUP(88, _, ssbi0, _, _, _, _, _, _, _),\n\tPINGROUP(89, _, ssbi1, _, _, _, _, _, _, _),\n\tPINGROUP(90, pbs0, _, _, _, _, _, _, _, _),\n\tPINGROUP(91, pbs1, _, _, _, _, _, _, _, _),\n\tPINGROUP(92, pbs2, _, _, _, _, _, _, _, _),\n\tPINGROUP(93, qdss_tracedata_b, _, _, _, _, _, _, _, _),\n\tPINGROUP(94, pri_mi2s_sck_b, pwr_modem_enabled_b, qdss_tracedata_a, _, atest_combodac, _, _, _, _),\n\tPINGROUP(95, blsp_spi3_cs1, pri_mi2s_data0_b, ebi2_lcd, m_voc, pwr_nav_enabled_b, _, atest_combodac, _, _),\n\tPINGROUP(96, pri_mi2s_data1_b, _, pwr_crypto_enabled_b, qdss_tracedata_a, _, atest_wlan0, _, _, _),\n\tPINGROUP(97, blsp_spi1_cs1, qdss_tracedata_a, _, atest_wlan1, _, _, _, _, _),\n\tPINGROUP(98, sec_mi2s, pri_mi2s_mclk_b, blsp_spi2_cs1, ldo_update, _, _, _, _, _),\n\tPINGROUP(99, ebi2_a, sd_write, ldo_en, _, _, _, _, _, _),\n\tPINGROUP(100, _, _, _, _, _, _, _, _, _),\n\tPINGROUP(101, _, _, _, _, _, _, _, _, _),\n\tPINGROUP(102, _, _, _, _, _, _, _, _, _),\n\tPINGROUP(103, _, _, _, _, _, _, _, _, _),\n\tPINGROUP(104, _, _, _, _, _, _, _, _, _),\n\tPINGROUP(105, _, _, _, _, _, _, _, _, _),\n\tPINGROUP(106, _, _, _, _, _, _, _, _, _),\n\tPINGROUP(107, _, _, _, _, _, _, _, _, _),\n\tPINGROUP(108, _, _, _, _, _, _, _, _, _),\n\tPINGROUP(109, _, _, _, _, _, _, _, _, _),\n\tPINGROUP(110, pri_mi2s_ws_b, _, atest_combodac, _, _, _, _, _, _),\n\tPINGROUP(111, blsp_spi2, blsp_uart2, blsp_i2c2, _, _, _, _, _, _),\n\tPINGROUP(112, blsp_spi2, blsp_uart2, blsp_i2c2, _, _, _, _, _, _),\n\tSDC_QDSD_PINGROUP(sdc1_clk, 0x10a000, 13, 6),\n\tSDC_QDSD_PINGROUP(sdc1_cmd, 0x10a000, 11, 3),\n\tSDC_QDSD_PINGROUP(sdc1_data, 0x10a000, 9, 0),\n\tSDC_QDSD_PINGROUP(sdc2_clk, 0x109000, 14, 6),\n\tSDC_QDSD_PINGROUP(sdc2_cmd, 0x109000, 11, 3),\n\tSDC_QDSD_PINGROUP(sdc2_data, 0x109000, 9, 0),\n\tSDC_QDSD_PINGROUP(qdsd_clk, 0x19c000, 3, 0),\n\tSDC_QDSD_PINGROUP(qdsd_cmd, 0x19c000, 8, 5),\n\tSDC_QDSD_PINGROUP(qdsd_data0, 0x19c000, 13, 10),\n\tSDC_QDSD_PINGROUP(qdsd_data1, 0x19c000, 18, 15),\n\tSDC_QDSD_PINGROUP(qdsd_data2, 0x19c000, 23, 20),\n\tSDC_QDSD_PINGROUP(qdsd_data3, 0x19c000, 28, 25),\n};\n\nstatic const struct msm_gpio_wakeirq_map msm8909_mpm_map[] = {\n\t{ 65, 3 }, { 5, 4 }, { 11, 5 }, { 12, 6 }, { 64, 7 }, { 58, 8 },\n\t{ 50, 9 }, { 13, 10 }, { 49, 11 }, { 20, 12 }, { 21, 13 }, { 25, 14 },\n\t{ 46, 15 }, { 45, 16 }, { 28, 17 }, { 44, 18 }, { 31, 19 }, { 43, 20 },\n\t{ 42, 21 }, { 34, 22 }, { 35, 23 }, { 36, 24 }, { 37, 25 }, { 38, 26 },\n\t{ 39, 27 }, { 40, 28 }, { 41, 29 }, { 90, 30 }, { 91, 32 }, { 92, 33 },\n\t{ 94, 34 }, { 95, 35 }, { 96, 36 }, { 97, 37 }, { 98, 38 },\n\t{ 110, 39 }, { 111, 40 }, { 112, 41 }, { 105, 42 }, { 107, 43 },\n\t{ 47, 50 }, { 48, 51 },\n};\n\nstatic const struct msm_pinctrl_soc_data msm8909_pinctrl = {\n\t.pins = msm8909_pins,\n\t.npins = ARRAY_SIZE(msm8909_pins),\n\t.functions = msm8909_functions,\n\t.nfunctions = ARRAY_SIZE(msm8909_functions),\n\t.groups = msm8909_groups,\n\t.ngroups = ARRAY_SIZE(msm8909_groups),\n\t.ngpios = 113,\n\t.wakeirq_map = msm8909_mpm_map,\n\t.nwakeirq_map = ARRAY_SIZE(msm8909_mpm_map),\n};\n\nstatic int msm8909_pinctrl_probe(struct platform_device *pdev)\n{\n\treturn msm_pinctrl_probe(pdev, &msm8909_pinctrl);\n}\n\nstatic const struct of_device_id msm8909_pinctrl_of_match[] = {\n\t{ .compatible = \"qcom,msm8909-tlmm\", },\n\t{ },\n};\nMODULE_DEVICE_TABLE(of, msm8909_pinctrl_of_match);\n\nstatic struct platform_driver msm8909_pinctrl_driver = {\n\t.driver = {\n\t\t.name = \"msm8909-pinctrl\",\n\t\t.of_match_table = msm8909_pinctrl_of_match,\n\t},\n\t.probe = msm8909_pinctrl_probe,\n\t.remove = msm_pinctrl_remove,\n};\n\nstatic int __init msm8909_pinctrl_init(void)\n{\n\treturn platform_driver_register(&msm8909_pinctrl_driver);\n}\narch_initcall(msm8909_pinctrl_init);\n\nstatic void __exit msm8909_pinctrl_exit(void)\n{\n\tplatform_driver_unregister(&msm8909_pinctrl_driver);\n}\nmodule_exit(msm8909_pinctrl_exit);\n\nMODULE_DESCRIPTION(\"Qualcomm MSM8909 TLMM pinctrl driver\");\nMODULE_LICENSE(\"GPL\");\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}