From 86541629ca1694259942ec3ae8eca60d6951d6a1 Mon Sep 17 00:00:00 2001
From: "Gopal, Puunithaaraj" <puunithaaraj.gopal@intel.com>
Date: Tue, 4 Sep 2018 10:24:39 +0700
Subject: [PATCH 2107/2328] media: i2c: crlmodule-lite: Add register settings
 to support multiple modes

Change-Id: I21d7f389bbccf787392af525fd7c5ec6beb5f285
Signed-off-by: Gopal, Puunithaaraj <puunithaaraj.gopal@intel.com>
---
 .../crl_adv7481_hdmi_configuration.h               | 430 +++++++++++++++++----
 1 file changed, 345 insertions(+), 85 deletions(-)

diff --git a/drivers/media/i2c/crlmodule-lite/crl_adv7481_hdmi_configuration.h b/drivers/media/i2c/crlmodule-lite/crl_adv7481_hdmi_configuration.h
index 50bf158..489a3eb 100644
--- a/drivers/media/i2c/crlmodule-lite/crl_adv7481_hdmi_configuration.h
+++ b/drivers/media/i2c/crlmodule-lite/crl_adv7481_hdmi_configuration.h
@@ -11,55 +11,73 @@
 static struct crl_register_write_rep adv7481_hdmi_onetime_init_regset[] = {
 	{0xFF, CRL_REG_LEN_08BIT, 0xFF, 0xE0},
 	{0x00, CRL_REG_LEN_DELAY, 0x05, 0x00},
-	{0x01, CRL_REG_LEN_08BIT, 0x76, 0xE0}, //ADI Required Write
-	{0x05, CRL_REG_LEN_08BIT, 0x96, 0xE0}, //Setting Vid_Std to 1600x1200(UXGA)@60
-	{0xF2, CRL_REG_LEN_08BIT, 0x01, 0xE0}, //Enable I2C Read Auto-Increment
-	{0xF3, CRL_REG_LEN_08BIT, 0x4C, 0xE0}, //DPLL Map Address Set to 0x4C
-	{0xF4, CRL_REG_LEN_08BIT, 0x44, 0xE0}, //CP Map Address Set to 0x44
-	{0xF5, CRL_REG_LEN_08BIT, 0x68, 0xE0}, //HDMI RX Map Address Set to 0x68
-	{0xF6, CRL_REG_LEN_08BIT, 0x6C, 0xE0}, //EDID Map Address Set to 0x6C
-	{0xF7, CRL_REG_LEN_08BIT, 0x64, 0xE0}, //HDMI RX Repeater Map Address Set to 0x64
-	{0xF8, CRL_REG_LEN_08BIT, 0x62, 0xE0}, //HDMI RX Infoframe Map Address Set to 0x62
-	{0xF9, CRL_REG_LEN_08BIT, 0xF0, 0xE0}, //CBUS Map Address Set to 0xF0
-	{0xFA, CRL_REG_LEN_08BIT, 0x82, 0xE0}, //CEC Map Address Set to 0x82
-	{0xFB, CRL_REG_LEN_08BIT, 0xF2, 0xE0}, //SDP Main Map Address Set to 0xF2
-	{0xFC, CRL_REG_LEN_08BIT, 0x90, 0xE0}, //CSI-TXB Map Address Set to 0x90
-	{0xFD, CRL_REG_LEN_08BIT, 0x94, 0xE0}, //CSI-TXA Map Address Set to 0x94
-	{0x00, CRL_REG_LEN_08BIT, 0x40, 0xE0}, //Disable chip powerdown & Enable HDMI Rx block
-
-	{0x40, CRL_REG_LEN_08BIT, 0xC3, 0x64}, //Enable HDCP 1.1 Repeater
-	{0x69, CRL_REG_LEN_08BIT, 0x00, 0x64}, //KSV List not ready port A
-	{0x77, CRL_REG_LEN_08BIT, 0x08, 0x64}, //Clear KSV List
-	{0x78, CRL_REG_LEN_08BIT, 0x01, 0x64}, //KSV_LIST_READY_CLR_A: Clears the BCAPS ready bit
-	{0x68, CRL_REG_LEN_08BIT, 0x00, 0x64}, //Disable dual ksv list for port A
-	{0x41, CRL_REG_LEN_08BIT, 0x00, 0x64}, //Reset b-status (1)
-	{0x42, CRL_REG_LEN_08BIT, 0x00, 0x64}, //Reset b-status (2)
-	{0x91, CRL_REG_LEN_08BIT, 0x08, 0xE0}, //AKSV Update Clear
-
-	{0x00, CRL_REG_LEN_08BIT, 0x08, 0x68}, //Foreground Channel = A
-	{0x98, CRL_REG_LEN_08BIT, 0xFF, 0x68}, //ADI Required Write
-	{0x99, CRL_REG_LEN_08BIT, 0xA3, 0x68}, //ADI Required Write
-	{0x9A, CRL_REG_LEN_08BIT, 0x00, 0x68}, //ADI Required Write
-	{0x9B, CRL_REG_LEN_08BIT, 0x0A, 0x68}, //ADI Required Write
-	{0x9D, CRL_REG_LEN_08BIT, 0x40, 0x68}, //ADI Required Write
-	{0xCB, CRL_REG_LEN_08BIT, 0x09, 0x68}, //ADI Required Write
-	{0x3D, CRL_REG_LEN_08BIT, 0x10, 0x68}, //ADI Required Write
-	{0x3E, CRL_REG_LEN_08BIT, 0x7B, 0x68}, //ADI Required Write
-	{0x3F, CRL_REG_LEN_08BIT, 0x5E, 0x68}, //ADI Required Write
-	{0x4E, CRL_REG_LEN_08BIT, 0xFE, 0x68}, //ADI Required Write
-	{0x4F, CRL_REG_LEN_08BIT, 0x18, 0x68}, //ADI Required Write
-	{0x57, CRL_REG_LEN_08BIT, 0xA3, 0x68}, //ADI Required Write
-	{0x58, CRL_REG_LEN_08BIT, 0x04, 0x68}, //ADI Required Write
-	{0x85, CRL_REG_LEN_08BIT, 0x10, 0x68}, //ADI Required Write
-	{0x83, CRL_REG_LEN_08BIT, 0x00, 0x68}, //Enable All Terminations
-	{0xA3, CRL_REG_LEN_08BIT, 0x01, 0x68}, //ADI Required Write
-	{0xBE, CRL_REG_LEN_08BIT, 0x00, 0x68}, //ADI Required Write
-	{0x6C, CRL_REG_LEN_08BIT, 0x01, 0x68}, //HPA Manual Enable
-	{0xF8, CRL_REG_LEN_08BIT, 0x01, 0x68}, //HPA Asserted
-	{0x0F, CRL_REG_LEN_08BIT, 0x00, 0x68}, //Audio Mute Speed Set to Fastest (Smallest Step Size)
-	{0x0E, CRL_REG_LEN_08BIT, 0xFF, 0xE0}, //LLC/PIX/AUD/SPI PINS TRISTATED
-
-	{0x74, CRL_REG_LEN_08BIT, 0x43, 0xE0}, //Enable interrupts
+	{0x01, CRL_REG_LEN_08BIT, 0x76, 0xE0}, /* ADI Required Write */
+	{0x05, CRL_REG_LEN_08BIT, 0x96, 0xE0}, /* Setting Vid_Std to
+					1600x1200(UXGA)@60 */
+	{0xF2, CRL_REG_LEN_08BIT, 0x01, 0xE0}, /* Enable I2C Read
+					Auto-Increment */
+	{0xF3, CRL_REG_LEN_08BIT, 0x4C, 0xE0}, /* DPLL Map Address
+					Set to 0x4C */
+	{0xF4, CRL_REG_LEN_08BIT, 0x44, 0xE0}, /* CP Map Address
+					Set to 0x44 */
+	{0xF5, CRL_REG_LEN_08BIT, 0x68, 0xE0}, /* HDMI RX Map Address
+					Set to 0x68 */
+	{0xF6, CRL_REG_LEN_08BIT, 0x6C, 0xE0}, /* EDID Map Address
+					Set to 0x6C */
+	{0xF7, CRL_REG_LEN_08BIT, 0x64, 0xE0}, /* HDMI RX Repeater Map Address
+					Set to 0x64 */
+	{0xF8, CRL_REG_LEN_08BIT, 0x62, 0xE0}, /* HDMI RX Infoframe Map Address
+					Set to 0x62 */
+	{0xF9, CRL_REG_LEN_08BIT, 0xF0, 0xE0}, /* CBUS Map Address
+					Set to 0xF0 */
+	{0xFA, CRL_REG_LEN_08BIT, 0x82, 0xE0}, /* CEC Map Address
+					Set to 0x82 */
+	{0xFB, CRL_REG_LEN_08BIT, 0xF2, 0xE0}, /* SDP Main Map Address
+					Set to 0xF2 */
+	{0xFC, CRL_REG_LEN_08BIT, 0x90, 0xE0}, /* CSI-TXB Map Address
+					Set to 0x90 */
+	{0xFD, CRL_REG_LEN_08BIT, 0x94, 0xE0}, /* CSI-TXA Map Address
+					Set to 0x94 */
+	{0x00, CRL_REG_LEN_08BIT, 0x40, 0xE0}, /* Disable chip powerdown &
+					Enable HDMI Rx block */
+
+	{0x40, CRL_REG_LEN_08BIT, 0xC3, 0x64}, /* Enable HDCP 1.1 Repeater */
+	{0x69, CRL_REG_LEN_08BIT, 0x00, 0x64}, /* KSV List not ready port A */
+	{0x77, CRL_REG_LEN_08BIT, 0x08, 0x64}, /* Clear KSV List */
+	{0x78, CRL_REG_LEN_08BIT, 0x01, 0x64}, /* KSV_LIST_READY_CLR_A:
+					Clears the BCAPS ready bit */
+	{0x68, CRL_REG_LEN_08BIT, 0x00, 0x64}, /* Disable dual ksv list
+					for port A */
+	{0x41, CRL_REG_LEN_08BIT, 0x00, 0x64}, /* Reset b-status (1) */
+	{0x42, CRL_REG_LEN_08BIT, 0x00, 0x64}, /* Reset b-status (2) */
+	{0x91, CRL_REG_LEN_08BIT, 0x08, 0xE0}, /* AKSV Update Clear */
+
+	{0x00, CRL_REG_LEN_08BIT, 0x08, 0x68}, /* Foreground Channel = A */
+	{0x98, CRL_REG_LEN_08BIT, 0xFF, 0x68}, /* ADI Required Write */
+	{0x99, CRL_REG_LEN_08BIT, 0xA3, 0x68}, /* ADI Required Write */
+	{0x9A, CRL_REG_LEN_08BIT, 0x00, 0x68}, /* ADI Required Write */
+	{0x9B, CRL_REG_LEN_08BIT, 0x0A, 0x68}, /* ADI Required Write */
+	{0x9D, CRL_REG_LEN_08BIT, 0x40, 0x68}, /* ADI Required Write */
+	{0xCB, CRL_REG_LEN_08BIT, 0x09, 0x68}, /* ADI Required Write */
+	{0x3D, CRL_REG_LEN_08BIT, 0x10, 0x68}, /* ADI Required Write */
+	{0x3E, CRL_REG_LEN_08BIT, 0x7B, 0x68}, /* ADI Required Write */
+	{0x3F, CRL_REG_LEN_08BIT, 0x5E, 0x68}, /* ADI Required Write */
+	{0x4E, CRL_REG_LEN_08BIT, 0xFE, 0x68}, /* ADI Required Write */
+	{0x4F, CRL_REG_LEN_08BIT, 0x18, 0x68}, /* ADI Required Write */
+	{0x57, CRL_REG_LEN_08BIT, 0xA3, 0x68}, /* ADI Required Write */
+	{0x58, CRL_REG_LEN_08BIT, 0x04, 0x68}, /* ADI Required Write */
+	{0x85, CRL_REG_LEN_08BIT, 0x10, 0x68}, /* ADI Required Write */
+	{0x83, CRL_REG_LEN_08BIT, 0x00, 0x68}, /* Enable All Terminatio ns */
+	{0xA3, CRL_REG_LEN_08BIT, 0x01, 0x68}, /* ADI Required Write */
+	{0xBE, CRL_REG_LEN_08BIT, 0x00, 0x68}, /* ADI Required Write */
+	{0x6C, CRL_REG_LEN_08BIT, 0x01, 0x68}, /* HPA Manual Enable */
+	{0xF8, CRL_REG_LEN_08BIT, 0x01, 0x68}, /* HPA Asserted */
+	{0x0F, CRL_REG_LEN_08BIT, 0x00, 0x68}, /* Audio Mute Speed
+					Set to Fastest (Smallest Step Size) */
+	{0x0E, CRL_REG_LEN_08BIT, 0xFF, 0xE0}, /* LLC/PIX/AUD/SPI PINS
+					TRISTATED */
+
+	{0x74, CRL_REG_LEN_08BIT, 0x43, 0xE0}, /* Enable interrupts */
 	{0x75, CRL_REG_LEN_08BIT, 0x43, 0xE0},
 
 	{0x70, CRL_REG_LEN_08BIT, 0xA0, 0x64}, /* Write primary edid size */
@@ -146,18 +164,21 @@ static struct crl_register_write_rep adv7481_hdmi_mode_rgb565[] = {
 };
 
 static struct crl_register_write_rep adv7481_hdmi_mode_rgb888[] = {
-	{0x04, CRL_REG_LEN_08BIT, 0x02, 0xE0}, //RGB Out of CP
-	{0x12, CRL_REG_LEN_08BIT, 0xF0, 0xE0}, //CSC Depends on ip Packets - SDR 444
-	{0x17, CRL_REG_LEN_08BIT, 0x80, 0xE0}, //Luma & Chroma Values Can Reach 254d
-	{0x03, CRL_REG_LEN_08BIT, 0x86, 0xE0}, //CP-Insert_AV_Code
-	{0x7C, CRL_REG_LEN_08BIT, 0x00, 0x44}, //ADI Required Write
-	{0x0C, CRL_REG_LEN_08BIT, 0xE0, 0xE0}, //Enable LLC_DLL & Double LLC Timing
-	{0x0E, CRL_REG_LEN_08BIT, 0xDD, 0xE0}, //LLC/PIX/SPI PINS TRISTATED AUD Outputs Enabled
-	{0x10, CRL_REG_LEN_08BIT, 0xC0, 0xE0}, //Enable 4-lane CSI Tx & Pixel Port
-	{0x7E, CRL_REG_LEN_08BIT, 0x00, 0x94}, //ADI Required Write
+	{0x04, CRL_REG_LEN_08BIT, 0x02, 0xE0}, /* RGB Out of CP */
+	{0x12, CRL_REG_LEN_08BIT, 0xF0, 0xE0}, /* CSC Depends on ip Packets -
+					SDR 444 */
+	{0x17, CRL_REG_LEN_08BIT, 0x80, 0xE0}, /* Luma & Chroma Values Can
+					Reach 254d */
+	{0x03, CRL_REG_LEN_08BIT, 0x86, 0xE0}, /* CP-Insert_AV_Code */
+	{0x7C, CRL_REG_LEN_08BIT, 0x00, 0x44}, /* ADI Required Write */
+	{0x0C, CRL_REG_LEN_08BIT, 0xE0, 0xE0}, /* Enable LLC_DLL &
+					Double LLC Timing */
+	{0x0E, CRL_REG_LEN_08BIT, 0xDD, 0xE0}, /* LLC/PIX/SPI PINS TRISTATED
+					AUD Outputs Enabled */
+	{0xDB, CRL_REG_LEN_08BIT, 0x10, 0x94}, /* ADI Required Write */
+	{0x7E, CRL_REG_LEN_08BIT, 0x1B, 0x94}, /* ADI Required Write */
 };
 
-
 static struct crl_register_write_rep adv7481_hdmi_mode_uyvy[] = {
 	{0x04, CRL_REG_LEN_08BIT, 0x00, 0xE0}, //YCrCb output
 	{0x12, CRL_REG_LEN_08BIT, 0xF2, 0xE0}, //CSC Depends on ip Packets - SDR422 set
@@ -194,18 +215,215 @@ static struct crl_register_write_rep adv7481_hdmi_mode_yuyv[] = {
 	{0x7E, CRL_REG_LEN_08BIT, 0x00, 0x94}, /* ADI Required Write */
 };
 
+static struct crl_register_write_rep adv7481_hdmi_mode_1080p[] = {
+	{0x00, CRL_REG_LEN_08BIT, 0x84, 0x94}, /* Enable 4-lane MIPI */
+	{0x00, CRL_REG_LEN_08BIT, 0xA4, 0x94}, /* Set Auto DPHY Timing */
+	{0x10, CRL_REG_LEN_08BIT | CRL_REG_READ_AND_UPDATE, 0xA0, 0xE0, 0xA0},
+	{0xD6, CRL_REG_LEN_08BIT, 0x07, 0x94},
+	{0xC4, CRL_REG_LEN_08BIT, 0x0A, 0x94},
+	{0x71, CRL_REG_LEN_08BIT, 0x33, 0x94},
+	{0x72, CRL_REG_LEN_08BIT, 0x11, 0x94},
+	{0xF0, CRL_REG_LEN_08BIT, 0x00, 0x94},
+	{0x31, CRL_REG_LEN_08BIT, 0x82, 0x94},
+	{0x1E, CRL_REG_LEN_08BIT, 0x80, 0x94},
+	{0xDA, CRL_REG_LEN_08BIT, 0x01, 0x94},
+	{0x00, CRL_REG_LEN_08BIT, 0x24, 0x94},
+	{0xC1, CRL_REG_LEN_08BIT, 0x2B, 0x94},
+	{0x31, CRL_REG_LEN_08BIT, 0x80, 0x94},
+	{0xC9, CRL_REG_LEN_08BIT, 0x2D, 0x44},
+	{0x05, CRL_REG_LEN_08BIT, 0x5E, 0xE0},
+	{0x8B, CRL_REG_LEN_08BIT, 0x43, 0x44}, /* shift 44 pixel to right */
+	{0x8C, CRL_REG_LEN_08BIT, 0xD4, 0x44},
+	{0x8B, CRL_REG_LEN_08BIT, 0x4F, 0x44},
+	{0x8D, CRL_REG_LEN_08BIT, 0xD4, 0x44},
+	{0x00, CRL_REG_LEN_DELAY, 0x05, 0x00},
+	{0x03, CRL_REG_LEN_08BIT, 0x00, 0xE0},
+	{0x04, CRL_REG_LEN_08BIT | CRL_REG_READ_AND_UPDATE, 0x00, 0xE0, 0xFD},
+	{0x37, CRL_REG_LEN_08BIT, 0x00, 0x44},
+};
+
+static struct crl_register_write_rep adv7481_hdmi_mode_1080i[] = {
+	{0x00, CRL_REG_LEN_08BIT, 0x84, 0x94}, /* Enable 4-lane MIPI */
+	{0x00, CRL_REG_LEN_08BIT, 0xA4, 0x94}, /* Set Auto DPHY Timing */
+	{0x10, CRL_REG_LEN_08BIT | CRL_REG_READ_AND_UPDATE, 0xA0, 0xE0, 0xA0},
+	{0xD6, CRL_REG_LEN_08BIT, 0x07, 0x94},
+	{0xC4, CRL_REG_LEN_08BIT, 0x0A, 0x94},
+	{0x71, CRL_REG_LEN_08BIT, 0x33, 0x94},
+	{0x72, CRL_REG_LEN_08BIT, 0x11, 0x94},
+	{0xF0, CRL_REG_LEN_08BIT, 0x00, 0x94},
+	{0x31, CRL_REG_LEN_08BIT, 0x82, 0x94},
+	{0x1E, CRL_REG_LEN_08BIT, 0x80, 0x94},
+	{0xDA, CRL_REG_LEN_08BIT, 0x01, 0x94},
+	{0x00, CRL_REG_LEN_08BIT, 0x24, 0x94},
+	{0xC1, CRL_REG_LEN_08BIT, 0x2B, 0x94},
+	{0x31, CRL_REG_LEN_08BIT, 0x80, 0x94},
+	{0xC9, CRL_REG_LEN_08BIT, 0x2D, 0x44},
+	{0x05, CRL_REG_LEN_08BIT, 0x54, 0xE0},
+	{0x8B, CRL_REG_LEN_08BIT, 0x43, 0x44}, /* shift 44 pixel to right */
+	{0x8C, CRL_REG_LEN_08BIT, 0xD4, 0x44},
+	{0x8B, CRL_REG_LEN_08BIT, 0x4F, 0x44},
+	{0x8D, CRL_REG_LEN_08BIT, 0xD4, 0x44},
+	{0x00, CRL_REG_LEN_DELAY, 0x05, 0x00},
+	{0x03, CRL_REG_LEN_08BIT, 0x00, 0xE0},
+	{0x04, CRL_REG_LEN_08BIT | CRL_REG_READ_AND_UPDATE, 0x00, 0xE0, 0xFD},
+	{0x37, CRL_REG_LEN_08BIT, 0x00, 0x44},
+};
+
+static struct crl_register_write_rep adv7481_hdmi_mode_480p[] = {
+	{0x00, CRL_REG_LEN_08BIT, 0x84, 0x94}, /* Enable 4-lane MIPI */
+	{0x00, CRL_REG_LEN_08BIT, 0xA4, 0x94}, /* Set Auto DPHY Timing */
+	{0x10, CRL_REG_LEN_08BIT | CRL_REG_READ_AND_UPDATE, 0xA0, 0xE0, 0xA0},
+	{0xD6, CRL_REG_LEN_08BIT, 0x07, 0x94},
+	{0xC4, CRL_REG_LEN_08BIT, 0x0A, 0x94},
+	{0x71, CRL_REG_LEN_08BIT, 0x33, 0x94},
+	{0x72, CRL_REG_LEN_08BIT, 0x11, 0x94},
+	{0xF0, CRL_REG_LEN_08BIT, 0x00, 0x94},
+	{0x31, CRL_REG_LEN_08BIT, 0x82, 0x94},
+	{0x1E, CRL_REG_LEN_08BIT, 0x80, 0x94},
+	{0xDA, CRL_REG_LEN_08BIT, 0x01, 0x94},
+	{0x00, CRL_REG_LEN_08BIT, 0x24, 0x94},
+	{0xC1, CRL_REG_LEN_08BIT, 0x2B, 0x94},
+	{0x31, CRL_REG_LEN_08BIT, 0x80, 0x94},
+	{0xC9, CRL_REG_LEN_08BIT, 0x2D, 0x44},
+	{0x05, CRL_REG_LEN_08BIT, 0x4A, 0xE0},
+	{0x00, CRL_REG_LEN_DELAY, 0x05, 0x00},
+	{0x03, CRL_REG_LEN_08BIT, 0x00, 0xE0},
+	{0x04, CRL_REG_LEN_08BIT | CRL_REG_READ_AND_UPDATE, 0x00, 0xE0, 0xFD},
+	{0x37, CRL_REG_LEN_08BIT, 0x00, 0x44},
+};
+
+static struct crl_register_write_rep adv7481_hdmi_mode_720p[] = {
+	{0x00, CRL_REG_LEN_08BIT, 0x84, 0x94}, /* Enable 4-lane MIPI */
+	{0x00, CRL_REG_LEN_08BIT, 0xA4, 0x94}, /* Set Auto DPHY Timing */
+	{0x10, CRL_REG_LEN_08BIT | CRL_REG_READ_AND_UPDATE, 0xA0, 0xE0, 0xA0},
+	{0xD6, CRL_REG_LEN_08BIT, 0x07, 0x94},
+	{0xC4, CRL_REG_LEN_08BIT, 0x0A, 0x94},
+	{0x71, CRL_REG_LEN_08BIT, 0x33, 0x94},
+	{0x72, CRL_REG_LEN_08BIT, 0x11, 0x94},
+	{0xF0, CRL_REG_LEN_08BIT, 0x00, 0x94},
+	{0x31, CRL_REG_LEN_08BIT, 0x82, 0x94},
+	{0x1E, CRL_REG_LEN_08BIT, 0x80, 0x94},
+	{0xDA, CRL_REG_LEN_08BIT, 0x01, 0x94},
+	{0x00, CRL_REG_LEN_08BIT, 0x24, 0x94},
+	{0xC1, CRL_REG_LEN_08BIT, 0x2B, 0x94},
+	{0x31, CRL_REG_LEN_08BIT, 0x80, 0x94},
+	{0xC9, CRL_REG_LEN_08BIT, 0x2D, 0x44},
+	{0x05, CRL_REG_LEN_08BIT, 0x53, 0xE0},
+	{0x8B, CRL_REG_LEN_08BIT, 0x43, 0x44}, /* shift 40 pixel to right */
+	{0x8C, CRL_REG_LEN_08BIT, 0xD8, 0x44},
+	{0x8B, CRL_REG_LEN_08BIT, 0x4F, 0x44},
+	{0x8D, CRL_REG_LEN_08BIT, 0xD8, 0x44},
+	{0x00, CRL_REG_LEN_DELAY, 0x05, 0x00},
+	{0x03, CRL_REG_LEN_08BIT, 0x00, 0xE0},
+	{0x04, CRL_REG_LEN_08BIT | CRL_REG_READ_AND_UPDATE, 0x00, 0xE0, 0xFD},
+	{0x37, CRL_REG_LEN_08BIT, 0x00, 0x44},
+};
+
+static struct crl_register_write_rep adv7481_hdmi_mode_576p[] = {
+	{0x00, CRL_REG_LEN_08BIT, 0x84, 0x94}, /* Enable 4-lane MIPI */
+	{0x00, CRL_REG_LEN_08BIT, 0xA4, 0x94}, /* Set Auto DPHY Timing */
+	{0x10, CRL_REG_LEN_08BIT | CRL_REG_READ_AND_UPDATE, 0xA0, 0xE0, 0xA0},
+	{0xD6, CRL_REG_LEN_08BIT, 0x07, 0x94},
+	{0xC4, CRL_REG_LEN_08BIT, 0x0A, 0x94},
+	{0x71, CRL_REG_LEN_08BIT, 0x33, 0x94},
+	{0x72, CRL_REG_LEN_08BIT, 0x11, 0x94},
+	{0xF0, CRL_REG_LEN_08BIT, 0x00, 0x94},
+	{0x31, CRL_REG_LEN_08BIT, 0x82, 0x94},
+	{0x1E, CRL_REG_LEN_08BIT, 0x80, 0x94},
+	{0xDA, CRL_REG_LEN_08BIT, 0x01, 0x94},
+	{0x00, CRL_REG_LEN_08BIT, 0x24, 0x94},
+	{0xC1, CRL_REG_LEN_08BIT, 0x2B, 0x94},
+	{0x31, CRL_REG_LEN_08BIT, 0x80, 0x94},
+	{0xC9, CRL_REG_LEN_08BIT, 0x2D, 0x44},
+	{0x05, CRL_REG_LEN_08BIT, 0x4B, 0xE0},
+	{0x00, CRL_REG_LEN_DELAY, 0x05, 0x00},
+	{0x03, CRL_REG_LEN_08BIT, 0x00, 0xE0},
+	{0x04, CRL_REG_LEN_08BIT | CRL_REG_READ_AND_UPDATE, 0x00, 0xE0, 0xFD},
+	{0x37, CRL_REG_LEN_08BIT, 0x00, 0x44},
+};
+
+static struct crl_register_write_rep adv7481_hdmi_mode_576i[] = {
+	{0x00, CRL_REG_LEN_08BIT, 0x81, 0x94}, /* Enable 1-lane MIPI */
+	{0x00, CRL_REG_LEN_08BIT, 0xA1, 0x94}, /* Set Auto DPHY Timing */
+	{0x10, CRL_REG_LEN_08BIT | CRL_REG_READ_AND_UPDATE, 0xA0, 0xE0, 0xA0},
+	{0xD6, CRL_REG_LEN_08BIT, 0x07, 0x94},
+	{0xC4, CRL_REG_LEN_08BIT, 0x0A, 0x94},
+	{0x71, CRL_REG_LEN_08BIT, 0x33, 0x94},
+	{0x72, CRL_REG_LEN_08BIT, 0x11, 0x94},
+	{0xF0, CRL_REG_LEN_08BIT, 0x00, 0x94},
+	{0x31, CRL_REG_LEN_08BIT, 0x82, 0x94},
+	{0x1E, CRL_REG_LEN_08BIT, 0x80, 0x94},
+	{0xDA, CRL_REG_LEN_08BIT, 0x01, 0x94},
+	{0x00, CRL_REG_LEN_08BIT, 0x21, 0x94},
+	{0xC1, CRL_REG_LEN_08BIT, 0x2B, 0x94},
+	{0x31, CRL_REG_LEN_08BIT, 0x80, 0x94},
+	{0xC9, CRL_REG_LEN_08BIT, 0x2D, 0x44},
+	{0x05, CRL_REG_LEN_08BIT, 0x41, 0xE0},
+	{0x00, CRL_REG_LEN_DELAY, 0x05, 0x00},
+	{0x03, CRL_REG_LEN_08BIT, 0x00, 0xE0},
+	{0x04, CRL_REG_LEN_08BIT | CRL_REG_READ_AND_UPDATE, 0x00, 0xE0, 0xFD},
+	{0x37, CRL_REG_LEN_08BIT, 0x00, 0x44},
+};
+
+static struct crl_register_write_rep adv7481_hdmi_mode_480i[] = {
+	{0x00, CRL_REG_LEN_08BIT, 0x81, 0x94}, /* Enable 1-lane MIPI */
+	{0x00, CRL_REG_LEN_08BIT, 0xA1, 0x94}, /* Set Auto DPHY Timing */
+	{0x10, CRL_REG_LEN_08BIT | CRL_REG_READ_AND_UPDATE, 0xA0, 0xE0, 0xA0},
+	{0xD6, CRL_REG_LEN_08BIT, 0x07, 0x94},
+	{0xC4, CRL_REG_LEN_08BIT, 0x0A, 0x94},
+	{0x71, CRL_REG_LEN_08BIT, 0x33, 0x94},
+	{0x72, CRL_REG_LEN_08BIT, 0x11, 0x94},
+	{0xF0, CRL_REG_LEN_08BIT, 0x00, 0x94},
+	{0x31, CRL_REG_LEN_08BIT, 0x82, 0x94},
+	{0x1E, CRL_REG_LEN_08BIT, 0x80, 0x94},
+	{0xDA, CRL_REG_LEN_08BIT, 0x01, 0x94},
+	{0x00, CRL_REG_LEN_08BIT, 0x21, 0x94},
+	{0xC1, CRL_REG_LEN_08BIT, 0x2B, 0x94},
+	{0x31, CRL_REG_LEN_08BIT, 0x80, 0x94},
+	{0xC9, CRL_REG_LEN_08BIT, 0x2D, 0x44},
+	{0x05, CRL_REG_LEN_08BIT, 0x40, 0xE0},
+	{0x00, CRL_REG_LEN_DELAY, 0x05, 0x00},
+	{0x03, CRL_REG_LEN_08BIT, 0x00, 0xE0},
+	{0x04, CRL_REG_LEN_08BIT | CRL_REG_READ_AND_UPDATE, 0x00, 0xE0, 0xFD},
+	{0x37, CRL_REG_LEN_08BIT, 0x00, 0x44},
+};
+
+static struct crl_register_write_rep adv7481_hdmi_mode_vga[] = {
+	{0x00, CRL_REG_LEN_08BIT, 0x84, 0x94}, /*  Enable 4-lane MIPI */
+	{0x00, CRL_REG_LEN_08BIT, 0xA4, 0x94}, /*  Set Auto DPHY Timing */
+	{0x10, CRL_REG_LEN_08BIT | CRL_REG_READ_AND_UPDATE, 0xA0, 0xE0, 0xA0},
+	{0xD6, CRL_REG_LEN_08BIT, 0x07, 0x94},
+	{0xC4, CRL_REG_LEN_08BIT, 0x0A, 0x94},
+	{0x71, CRL_REG_LEN_08BIT, 0x33, 0x94},
+	{0x72, CRL_REG_LEN_08BIT, 0x11, 0x94},
+	{0xF0, CRL_REG_LEN_08BIT, 0x00, 0x94},
+	{0x31, CRL_REG_LEN_08BIT, 0x82, 0x94},
+	{0x1E, CRL_REG_LEN_08BIT, 0x80, 0x94},
+	{0xDA, CRL_REG_LEN_08BIT, 0x01, 0x94},
+	{0x00, CRL_REG_LEN_08BIT, 0x24, 0x94},
+	{0xC1, CRL_REG_LEN_08BIT, 0x2B, 0x94},
+	{0x31, CRL_REG_LEN_08BIT, 0x80, 0x94},
+	{0xC9, CRL_REG_LEN_08BIT, 0x2D, 0x44},
+	{0x05, CRL_REG_LEN_08BIT, 0x88, 0xE0},
+	{0x00, CRL_REG_LEN_DELAY, 0x05, 0x00},
+	{0x03, CRL_REG_LEN_08BIT, 0x00, 0xE0},
+	{0x04, CRL_REG_LEN_08BIT | CRL_REG_READ_AND_UPDATE, 0x00, 0xE0, 0xFD},
+	{0x37, CRL_REG_LEN_08BIT, 0x00, 0x44},
+};
+
 static struct crl_register_write_rep adv7481_hdmi_powerup_regset[] = {
-	{0x00, CRL_REG_LEN_08BIT, 0x84, 0x94}, //Enable 4-lane MIPI
-	{0x00, CRL_REG_LEN_08BIT, 0xA4, 0x94}, //Set Auto DPHY Timing
-	{0xDB, CRL_REG_LEN_08BIT, 0x10, 0x94}, //ADI Required Write
-	{0xD6, CRL_REG_LEN_08BIT, 0x07, 0x94}, //ADI Required Write
-	{0xC4, CRL_REG_LEN_08BIT, 0x0A, 0x94}, //ADI Required Write
-	{0x71, CRL_REG_LEN_08BIT, 0x33, 0x94}, //ADI Required Write
-	{0x72, CRL_REG_LEN_08BIT, 0x11, 0x94}, //ADI Required Write
-	{0xF0, CRL_REG_LEN_08BIT, 0x00, 0x94}, //i2c_dphy_pwdn - 1'b0
-	{0x31, CRL_REG_LEN_08BIT, 0x82, 0x94}, //ADI Required Write
-	{0x1E, CRL_REG_LEN_08BIT, 0xC0, 0x94}, //ADI Required Write, transmit only Frame Start/End packets
-	{0xDA, CRL_REG_LEN_08BIT, 0x01, 0x94}, //i2c_mipi_pll_en - 1'b1
+	{0x00, CRL_REG_LEN_08BIT, 0x84, 0x94}, /* Enable 4-lane MIPI */
+	{0x00, CRL_REG_LEN_08BIT, 0xA4, 0x94}, /* Set Auto DPHY Timing */
+	{0xDB, CRL_REG_LEN_08BIT, 0x10, 0x94}, /* ADI Required Write */
+	{0xD6, CRL_REG_LEN_08BIT, 0x07, 0x94}, /* ADI Required Write */
+	{0xC4, CRL_REG_LEN_08BIT, 0x0A, 0x94}, /* ADI Required Write */
+	{0x71, CRL_REG_LEN_08BIT, 0x33, 0x94}, /* ADI Required Write */
+	{0x72, CRL_REG_LEN_08BIT, 0x11, 0x94}, /* ADI Required Write */
+	{0xF0, CRL_REG_LEN_08BIT, 0x00, 0x94}, /* i2c_dphy_pwdn - 1'b0 */
+	{0x31, CRL_REG_LEN_08BIT, 0x82, 0x94}, /* ADI Required Write */
+	{0x1E, CRL_REG_LEN_08BIT, 0xC0, 0x94},
+	/* ADI Required Write, transmit only Frame Start/End packets */
+	{0xDA, CRL_REG_LEN_08BIT, 0x01, 0x94}, /* i2c_mipi_pll_en - 1'b1 */
 };
 
 static struct crl_register_write_rep adv7481_hdmi_streamon_regs[] = {
@@ -221,7 +439,8 @@ static struct crl_register_write_rep adv7481_hdmi_streamoff_regs[] = {
 	{0x31, CRL_REG_LEN_08BIT, 0x82, 0x94}, /* ADI Recommended Write */
 	{0x1E, CRL_REG_LEN_08BIT, 0x00, 0x94}, /* Reset the clock Lane */
 	{0x00, CRL_REG_LEN_08BIT, 0xA4, 0x94},
-	{0xDA, CRL_REG_LEN_08BIT, 0x00, 0x94}, /* i2c_mipi_pll_en - 1'b0 Disable MIPI PLL */
+	{0xDA, CRL_REG_LEN_08BIT, 0x00, 0x94},
+	/* i2c_mipi_pll_en -1'b0 Disable MIPI PLL */
 	{0xC1, CRL_REG_LEN_08BIT, 0x3B, 0x94},
 };
 
@@ -374,6 +593,32 @@ static struct crl_subdev_rect_rep adv7481_hdmi_480p_rects[] = {
 		.out_rect.height = 480,
 	},
 };
+
+static struct crl_subdev_rect_rep adv7481_hdmi_480i_rects[] = {
+	{
+		.subdev_type = CRL_SUBDEV_TYPE_PIXEL_ARRAY,
+		.in_rect.left = 0,
+		.in_rect.top = 0,
+		.in_rect.width = 1920,
+		.in_rect.height = 1080,
+		.out_rect.left = 0,
+		.out_rect.top = 0,
+		.out_rect.width = 1920,
+		.out_rect.height = 1080,
+	},
+	{
+		.subdev_type = CRL_SUBDEV_TYPE_BINNER,
+		.in_rect.left = 0,
+		.in_rect.top = 0,
+		.in_rect.width = 1920,
+		.in_rect.height = 1080,
+		.out_rect.left = 0,
+		.out_rect.top = 0,
+		.out_rect.width = 720,
+		.out_rect.height = 240,
+	},
+};
+
 static struct crl_subdev_rect_rep adv7481_hdmi_576p_rects[] = {
 	{
 		.subdev_type = CRL_SUBDEV_TYPE_PIXEL_ARRAY,
@@ -432,10 +677,10 @@ static struct crl_mode_rep adv7481_hdmi_modes[] = {
 		.scale_m = 1,
 		.width = 1920,
 		.height = 1080,
+		.mode_regs_items = ARRAY_SIZE(adv7481_hdmi_mode_1080p),
+		.mode_regs = adv7481_hdmi_mode_1080p,
 		.comp_items = 0,
 		.ctrl_data = 0,
-		.mode_regs_items = 0,
-		.mode_regs = 0,
 	},
 	{
 		.sd_rects_items = ARRAY_SIZE(adv7481_hdmi_720p_rects),
@@ -445,10 +690,10 @@ static struct crl_mode_rep adv7481_hdmi_modes[] = {
 		.scale_m = 1,
 		.width = 1280,
 		.height = 720,
+		.mode_regs_items = ARRAY_SIZE(adv7481_hdmi_mode_720p),
+		.mode_regs = adv7481_hdmi_mode_720p,
 		.comp_items = 0,
 		.ctrl_data = 0,
-		.mode_regs_items = 0,
-		.mode_regs = 0,
 	},
 	{
 		.sd_rects_items = ARRAY_SIZE(adv7481_hdmi_VGA_rects),
@@ -458,10 +703,10 @@ static struct crl_mode_rep adv7481_hdmi_modes[] = {
 		.scale_m = 1,
 		.width = 640,
 		.height = 480,
+		.mode_regs_items = ARRAY_SIZE(adv7481_hdmi_mode_vga),
+		.mode_regs = adv7481_hdmi_mode_vga,
 		.comp_items = 0,
 		.ctrl_data = 0,
-		.mode_regs_items = 0,
-		.mode_regs = 0,
 	},
 	{
 		.sd_rects_items = ARRAY_SIZE(adv7481_hdmi_1080i_rects),
@@ -471,10 +716,10 @@ static struct crl_mode_rep adv7481_hdmi_modes[] = {
 		.scale_m = 1,
 		.width = 1920,
 		.height = 540,
+		.mode_regs_items = ARRAY_SIZE(adv7481_hdmi_mode_1080i),
+		.mode_regs = adv7481_hdmi_mode_1080i,
 		.comp_items = 0,
 		.ctrl_data = 0,
-		.mode_regs_items = 0,
-		.mode_regs = 0,
 	},
 	{
 		.sd_rects_items = ARRAY_SIZE(adv7481_hdmi_480p_rects),
@@ -484,11 +729,26 @@ static struct crl_mode_rep adv7481_hdmi_modes[] = {
 		.scale_m = 1,
 		.width = 720,
 		.height = 480,
+		.mode_regs_items = ARRAY_SIZE(adv7481_hdmi_mode_480p),
+		.mode_regs = adv7481_hdmi_mode_480p,
+		.comp_items = 0,
+		.ctrl_data = 0,
+	},
+
+	{
+		.sd_rects_items = ARRAY_SIZE(adv7481_hdmi_480i_rects),
+		.sd_rects = adv7481_hdmi_480i_rects,
+		.binn_hor = 2,
+		.binn_vert = 4,
+		.scale_m = 1,
+		.width = 720,
+		.height = 240,
+		.mode_regs_items = ARRAY_SIZE(adv7481_hdmi_mode_480i),
+		.mode_regs = adv7481_hdmi_mode_480i,
 		.comp_items = 0,
 		.ctrl_data = 0,
-		.mode_regs_items = 0,
-		.mode_regs = 0,
 	},
+
 	{
 		.sd_rects_items = ARRAY_SIZE(adv7481_hdmi_576p_rects),
 		.sd_rects = adv7481_hdmi_576p_rects,
@@ -497,10 +757,10 @@ static struct crl_mode_rep adv7481_hdmi_modes[] = {
 		.scale_m = 1,
 		.width = 720,
 		.height = 576,
+		.mode_regs_items = ARRAY_SIZE(adv7481_hdmi_mode_576p),
+		.mode_regs = adv7481_hdmi_mode_576p,
 		.comp_items = 0,
 		.ctrl_data = 0,
-		.mode_regs_items = 0,
-		.mode_regs = 0,
 	},
 	{
 		.sd_rects_items = ARRAY_SIZE(adv7481_hdmi_576i_rects),
@@ -510,10 +770,10 @@ static struct crl_mode_rep adv7481_hdmi_modes[] = {
 		.scale_m = 1,
 		.width = 720,
 		.height = 288,
+		.mode_regs_items = ARRAY_SIZE(adv7481_hdmi_mode_576i),
+		.mode_regs = adv7481_hdmi_mode_576i,
 		.comp_items = 0,
 		.ctrl_data = 0,
-		.mode_regs_items = 0,
-		.mode_regs = NULL,
 	},
 };
 
-- 
2.7.4

