#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib64/ivl/system.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib64/ivl/v2005_math.vpi";
:vpi_module "/usr/lib64/ivl/va_math.vpi";
:vpi_module "/usr/lib64/ivl/v2009.vpi";
S_0x560b420c7490 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x560b420c7620 .scope module, "fifo_tb" "fifo_tb" 3 4;
 .timescale -9 -12;
v0x560b42130ea0_0 .var "clk", 0 0;
v0x560b42130f60_0 .var "data_in", 31 0;
v0x560b42131000_0 .net "data_out", 31 0, L_0x560b420fb010;  1 drivers
v0x560b421310a0_0 .net "empty", 0 0, L_0x560b421315c0;  1 drivers
v0x560b42131170_0 .net "full", 0 0, L_0x560b420f8260;  1 drivers
v0x560b42131210_0 .var "rd_en", 0 0;
v0x560b421312e0_0 .var "rdata", 31 0;
v0x560b42131380_0 .var "rst_n", 0 0;
v0x560b42131450_0 .var "stop", 0 0;
v0x560b421314f0_0 .var "wr_en", 0 0;
E_0x560b42109480 .event posedge, v0x560b42130a60_0;
S_0x560b42108000 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 58, 3 58 0, S_0x560b420c7620;
 .timescale -9 -12;
v0x560b420f8380_0 .var/2s "i", 31 0;
E_0x560b42109090 .event posedge, v0x560b42130320_0;
S_0x560b4212f580 .scope module, "u_sync_fifo" "sync_fifo" 3 21, 4 2 0, S_0x560b420c7620;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "wr_en";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 1 "full";
    .port_info 5 /INPUT 1 "rd_en";
    .port_info 6 /OUTPUT 32 "data_out";
    .port_info 7 /OUTPUT 1 "empty";
P_0x560b4212f730 .param/l "ADDR_WIDTH" 0 4 4, +C4<00000000000000000000000000000100>;
P_0x560b4212f770 .param/l "DATA_WIDTH" 0 4 3, +C4<00000000000000000000000000100000>;
P_0x560b4212f7b0 .param/l "FIFO_DEPTH" 0 4 5, +C4<00000000000000000000000000010000>;
L_0x560b420f8040 .functor XOR 1, L_0x560b42131a10, L_0x560b42131ab0, C4<0>, C4<0>;
L_0x560b420f8260 .functor AND 1, L_0x560b421318a0, L_0x560b420f8040, C4<1>, C4<1>;
L_0x560b420fb010 .functor BUFZ 32, L_0x560b42131d20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x560b420fc3c0_0 .net *"_ivl_11", 0 0, L_0x560b42131ab0;  1 drivers
v0x560b420f51c0_0 .net *"_ivl_12", 0 0, L_0x560b420f8040;  1 drivers
v0x560b420f5260_0 .net *"_ivl_16", 31 0, L_0x560b42131d20;  1 drivers
v0x560b420f8720_0 .net *"_ivl_19", 3 0, L_0x560b42131dc0;  1 drivers
v0x560b4212fdb0_0 .net *"_ivl_20", 5 0, L_0x560b42131eb0;  1 drivers
L_0x7f6fad274018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x560b4212fee0_0 .net *"_ivl_23", 1 0, L_0x7f6fad274018;  1 drivers
v0x560b4212ffc0_0 .net *"_ivl_3", 3 0, L_0x560b42131690;  1 drivers
v0x560b421300a0_0 .net *"_ivl_5", 3 0, L_0x560b421317b0;  1 drivers
v0x560b42130180_0 .net *"_ivl_6", 0 0, L_0x560b421318a0;  1 drivers
v0x560b42130240_0 .net *"_ivl_9", 0 0, L_0x560b42131a10;  1 drivers
v0x560b42130320_0 .net "clk", 0 0, v0x560b42130ea0_0;  1 drivers
v0x560b421303e0_0 .net "data_in", 31 0, v0x560b42130f60_0;  1 drivers
v0x560b421304c0_0 .net "data_out", 31 0, L_0x560b420fb010;  alias, 1 drivers
v0x560b421305a0_0 .net "empty", 0 0, L_0x560b421315c0;  alias, 1 drivers
v0x560b42130660_0 .net "full", 0 0, L_0x560b420f8260;  alias, 1 drivers
v0x560b42130720 .array "mem", 15 0, 31 0;
v0x560b421307e0_0 .net "rd_en", 0 0, v0x560b42131210_0;  1 drivers
v0x560b421308a0_0 .var "rd_ptr", 4 0;
v0x560b42130980_0 .net "rd_ptr_gray", 4 0, L_0x560b42132220;  1 drivers
v0x560b42130a60_0 .net "rst_n", 0 0, v0x560b42131380_0;  1 drivers
v0x560b42130b20_0 .net "wr_en", 0 0, v0x560b421314f0_0;  1 drivers
v0x560b42130be0_0 .var "wr_ptr", 4 0;
v0x560b42130cc0_0 .net "wr_ptr_gray", 4 0, L_0x560b42132090;  1 drivers
E_0x560b42109a30/0 .event negedge, v0x560b42130a60_0;
E_0x560b42109a30/1 .event posedge, v0x560b42130320_0;
E_0x560b42109a30 .event/or E_0x560b42109a30/0, E_0x560b42109a30/1;
L_0x560b421315c0 .cmp/eq 5, v0x560b42130be0_0, v0x560b421308a0_0;
L_0x560b42131690 .part v0x560b42130be0_0, 0, 4;
L_0x560b421317b0 .part v0x560b421308a0_0, 0, 4;
L_0x560b421318a0 .cmp/eq 4, L_0x560b42131690, L_0x560b421317b0;
L_0x560b42131a10 .part v0x560b42130be0_0, 4, 1;
L_0x560b42131ab0 .part v0x560b421308a0_0, 4, 1;
L_0x560b42131d20 .array/port v0x560b42130720, L_0x560b42131eb0;
L_0x560b42131dc0 .part v0x560b421308a0_0, 0, 4;
L_0x560b42131eb0 .concat [ 4 2 0 0], L_0x560b42131dc0, L_0x7f6fad274018;
L_0x560b42132090 .ufunc/vec4 TD_fifo_tb.u_sync_fifo.binary_to_gray, 5, v0x560b42130be0_0 (v0x560b420fb130_0) S_0x560b4212fa30;
L_0x560b42132220 .ufunc/vec4 TD_fifo_tb.u_sync_fifo.binary_to_gray, 5, v0x560b421308a0_0 (v0x560b420fb130_0) S_0x560b4212fa30;
S_0x560b4212fa30 .scope function.vec4.s5, "binary_to_gray" "binary_to_gray" 4 62, 4 62 0, S_0x560b4212f580;
 .timescale 0 0;
v0x560b420fb130_0 .var "bin", 4 0;
; Variable binary_to_gray is vec4 return value of scope S_0x560b4212fa30
TD_fifo_tb.u_sync_fifo.binary_to_gray ;
    %load/vec4 v0x560b420fb130_0;
    %load/vec4 v0x560b420fb130_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %xor;
    %ret/vec4 0, 0, 5;  Assign to binary_to_gray (store_vec4_to_lval)
    %end;
    .scope S_0x560b4212f580;
T_1 ;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x560b42130be0_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x560b421308a0_0, 0, 5;
    %end;
    .thread T_1, $init;
    .scope S_0x560b4212f580;
T_2 ;
    %wait E_0x560b42109a30;
    %load/vec4 v0x560b42130a60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x560b42130be0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0x560b42130b20_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_2.4, 9;
    %load/vec4 v0x560b42130660_0;
    %nor/r;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v0x560b421303e0_0;
    %load/vec4 v0x560b42130be0_0;
    %parti/s 4, 0, 2;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x560b42130720, 0, 4;
    %load/vec4 v0x560b42130be0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x560b42130be0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x560b4212f580;
T_3 ;
    %wait E_0x560b42109a30;
    %load/vec4 v0x560b42130a60_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x560b421308a0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x560b421307e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.4, 9;
    %load/vec4 v0x560b421305a0_0;
    %nor/r;
    %and;
T_3.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v0x560b421308a0_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x560b421308a0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x560b420c7620;
T_4 ;
    %delay 10000, 0;
    %load/vec4 v0x560b42130ea0_0;
    %inv;
    %store/vec4 v0x560b42130ea0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x560b420c7620;
T_5 ;
    %vpi_call/w 3 37 "$dumpfile", "fifo.vcd" {0 0 0};
    %vpi_call/w 3 38 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x560b420c7620 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x560b420c7620;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b42130ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b42131380_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b421314f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b42131210_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b42131450_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560b42130f60_0, 0, 32;
    %delay 50000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b42131380_0, 0, 1;
    %vpi_call/w 3 50 "$display", "[%0t] Reset released", $time {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x560b420c7620;
T_7 ;
    %wait E_0x560b42109480;
    %wait E_0x560b42109090;
    %fork t_1, S_0x560b42108000;
    %jmp t_0;
    .scope S_0x560b42108000;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x560b420f8380_0, 0, 32;
T_7.0 ;
    %load/vec4 v0x560b420f8380_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz T_7.1, 5;
T_7.2 ;
    %load/vec4 v0x560b42131170_0;
    %flag_set/vec4 8;
    %jmp/0xz T_7.3, 8;
    %wait E_0x560b42109090;
    %vpi_call/w 3 63 "$display", "[%0t] FIFO is full, waiting...", $time {0 0 0};
    %jmp T_7.2;
T_7.3 ;
    %vpi_func 3 67 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000001 {0 0 0};
    %pad/u 1;
    %store/vec4 v0x560b421314f0_0, 0, 1;
    %vpi_func 3 68 "$urandom" 32 {0 0 0};
    %store/vec4 v0x560b42130f60_0, 0, 32;
    %vpi_call/w 3 69 "$display", "[%0t] Write[%0d]: wr_en=%0d data_in=0x%08h", $time, v0x560b420f8380_0, v0x560b421314f0_0, v0x560b42130f60_0 {0 0 0};
    %wait E_0x560b42109090;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b421314f0_0, 0, 1;
    %load/vec4 v0x560b420f8380_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x560b420f8380_0, 0, 32;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .scope S_0x560b420c7620;
t_0 %join;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x560b42131450_0, 0, 1;
    %vpi_call/w 3 76 "$display", "[%0t] Write process finished", $time {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x560b420c7620;
T_8 ;
    %wait E_0x560b42109480;
    %wait E_0x560b42109090;
T_8.0 ;
    %load/vec4 v0x560b42131450_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_8.1, 8;
T_8.2 ;
    %load/vec4 v0x560b421310a0_0;
    %flag_set/vec4 8;
    %jmp/0xz T_8.3, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b42131210_0, 0, 1;
    %vpi_call/w 3 88 "$display", "[%0t] FIFO is empty, waiting...", $time {0 0 0};
    %wait E_0x560b42109090;
    %jmp T_8.2;
T_8.3 ;
    %vpi_func 3 93 "$urandom_range" 32, 32'sb00000000000000000000000000000000, 32'sb00000000000000000000000000000001 {0 0 0};
    %pad/u 1;
    %store/vec4 v0x560b42131210_0, 0, 1;
    %wait E_0x560b42109090;
    %load/vec4 v0x560b42131000_0;
    %store/vec4 v0x560b421312e0_0, 0, 32;
    %vpi_call/w 3 96 "$display", "[%0t] Read: rd_en=%0d data_out=0x%08h", $time, v0x560b42131210_0, v0x560b421312e0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x560b42131210_0, 0, 1;
    %jmp T_8.0;
T_8.1 ;
    %delay 500000, 0;
    %vpi_call/w 3 101 "$display", "[%0t] Simulation finished", $time {0 0 0};
    %vpi_call/w 3 102 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x560b420c7620;
T_9 ;
    %delay 10000000, 0;
    %vpi_call/w 3 108 "$display", "[%0t] Timeout - simulation too long", $time {0 0 0};
    %vpi_call/w 3 109 "$finish" {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "fifo_tb.sv";
    "sync_fifo.sv";
