

================================================================
== Vivado HLS Report for 'max_pool'
================================================================
* Date:           Thu Mar  7 10:39:05 2024

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        maxpool
* Solution:       Row_pipeline_nf
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    10.849|        2.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  2059|  2059|  2059|  2059|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------+------+------+----------+-----------+-----------+------+----------+
        |               |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |   Loop Name   |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------+------+------+----------+-----------+-----------+------+----------+
        |- Filter_Loop  |  2058|  2058|       343|          -|          -|     6|    no    |
        | + Row_Loop    |   340|   340|        29|         26|          1|    13|    yes   |
        +---------------+------+------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 26, depth = 29


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 32
* Pipeline : 1
  Pipeline-0 : II = 26, D = 29, States = { 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 32 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 26 
26 --> 27 
27 --> 28 
28 --> 29 
29 --> 30 
30 --> 31 
31 --> 3 
32 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4056 x float]* %conv_out) nounwind, !map !7"   --->   Operation 33 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1014 x float]* %max_pool_out) nounwind, !map !14"   --->   Operation 34 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @max_pool_str) nounwind"   --->   Operation 35 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.76ns)   --->   "br label %1" [maxpool/max_pool.cpp:10]   --->   Operation 36 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%f_0 = phi i3 [ 0, %0 ], [ %f, %Filter_Loop_end ]"   --->   Operation 37 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.13ns)   --->   "%icmp_ln10 = icmp eq i3 %f_0, -2" [maxpool/max_pool.cpp:10]   --->   Operation 38 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 1.13> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind"   --->   Operation 39 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (1.65ns)   --->   "%f = add i3 %f_0, 1" [maxpool/max_pool.cpp:10]   --->   Operation 40 'add' 'f' <Predicate = true> <Delay = 1.65> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "br i1 %icmp_ln10, label %3, label %Filter_Loop_begin" [maxpool/max_pool.cpp:10]   --->   Operation 41 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([12 x i8]* @p_str) nounwind" [maxpool/max_pool.cpp:11]   --->   Operation 42 'specloopname' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str) nounwind" [maxpool/max_pool.cpp:11]   --->   Operation 43 'specregionbegin' 'tmp' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i3 %f_0 to i13" [maxpool/max_pool.cpp:13]   --->   Operation 44 'zext' 'zext_ln13' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln13_1 = zext i3 %f_0 to i10" [maxpool/max_pool.cpp:13]   --->   Operation 45 'zext' 'zext_ln13_1' <Predicate = (!icmp_ln10)> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (1.76ns)   --->   "br label %2" [maxpool/max_pool.cpp:13]   --->   Operation 46 'br' <Predicate = (!icmp_ln10)> <Delay = 1.76>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "ret void" [maxpool/max_pool.cpp:40]   --->   Operation 47 'ret' <Predicate = (icmp_ln10)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 10.8>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%r_0 = phi i4 [ 0, %Filter_Loop_begin ], [ %r, %Row_Loop ]"   --->   Operation 48 'phi' 'r_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%phi_mul = phi i10 [ 0, %Filter_Loop_begin ], [ %add_ln36_25, %Row_Loop ]" [maxpool/max_pool.cpp:36]   --->   Operation 49 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.30ns)   --->   "%icmp_ln13 = icmp eq i4 %r_0, -3" [maxpool/max_pool.cpp:13]   --->   Operation 50 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 13, i64 13, i64 13) nounwind"   --->   Operation 51 'speclooptripcount' 'empty_8' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.73ns)   --->   "%r = add i4 %r_0, 1" [maxpool/max_pool.cpp:13]   --->   Operation 52 'add' 'r' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13, label %Filter_Loop_end, label %Row_Loop" [maxpool/max_pool.cpp:13]   --->   Operation 53 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%shl_ln = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %r_0, i1 false)" [maxpool/max_pool.cpp:26]   --->   Operation 54 'bitconcatenate' 'shl_ln' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln29_1 = zext i5 %shl_ln to i10" [maxpool/max_pool.cpp:29]   --->   Operation 55 'zext' 'zext_ln29_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (3.78ns)   --->   "%mul_ln29 = mul i10 26, %zext_ln29_1" [maxpool/max_pool.cpp:29]   --->   Operation 56 'mul' 'mul_ln29' <Predicate = (!icmp_ln13)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%or_ln29_92 = or i10 %mul_ln29, 1" [maxpool/max_pool.cpp:29]   --->   Operation 57 'or' 'or_ln29_92' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%p_shl6_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %or_ln29_92, i3 0)" [maxpool/max_pool.cpp:29]   --->   Operation 58 'bitconcatenate' 'p_shl6_cast' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_146 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %or_ln29_92, i1 false)" [maxpool/max_pool.cpp:29]   --->   Operation 59 'bitconcatenate' 'tmp_146' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%zext_ln29_2 = zext i11 %tmp_146 to i13" [maxpool/max_pool.cpp:29]   --->   Operation 60 'zext' 'zext_ln29_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln29 = sub i13 %p_shl6_cast, %zext_ln29_2" [maxpool/max_pool.cpp:29]   --->   Operation 61 'sub' 'sub_ln29' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 62 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29 = add i13 %zext_ln13, %sub_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 62 'add' 'add_ln29' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%zext_ln29_3 = zext i13 %add_ln29 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 63 'zext' 'zext_ln29_3' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%conv_out_addr_1 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_3" [maxpool/max_pool.cpp:29]   --->   Operation 64 'getelementptr' 'conv_out_addr_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%or_ln29_93 = or i10 %mul_ln29, 2" [maxpool/max_pool.cpp:29]   --->   Operation 65 'or' 'or_ln29_93' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%p_shl4_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %or_ln29_93, i3 0)" [maxpool/max_pool.cpp:29]   --->   Operation 66 'bitconcatenate' 'p_shl4_cast' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_147 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %or_ln29_93, i1 false)" [maxpool/max_pool.cpp:29]   --->   Operation 67 'bitconcatenate' 'tmp_147' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln29_4 = zext i11 %tmp_147 to i13" [maxpool/max_pool.cpp:29]   --->   Operation 68 'zext' 'zext_ln29_4' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln29_1 = sub i13 %p_shl4_cast, %zext_ln29_4" [maxpool/max_pool.cpp:29]   --->   Operation 69 'sub' 'sub_ln29_1' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 70 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_1 = add i13 %zext_ln13, %sub_ln29_1" [maxpool/max_pool.cpp:29]   --->   Operation 70 'add' 'add_ln29_1' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "%zext_ln29_5 = zext i13 %add_ln29_1 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 71 'zext' 'zext_ln29_5' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "%conv_out_addr_4 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_5" [maxpool/max_pool.cpp:29]   --->   Operation 72 'getelementptr' 'conv_out_addr_4' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_3 : Operation 73 [2/2] (3.25ns)   --->   "%conv_out_load_1 = load float* %conv_out_addr_1, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 73 'load' 'conv_out_load_1' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_3 : Operation 74 [2/2] (3.25ns)   --->   "%conv_out_load_4 = load float* %conv_out_addr_4, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 74 'load' 'conv_out_load_4' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 4 <SV = 3> <Delay = 10.2>
ST_4 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln29 = zext i5 %shl_ln to i14" [maxpool/max_pool.cpp:29]   --->   Operation 75 'zext' 'zext_ln29' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 76 [1/1] (4.35ns)   --->   "%mul_ln29_1 = mul i14 156, %zext_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 76 'mul' 'mul_ln29_1' <Predicate = (!icmp_ln13)> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln29 = trunc i14 %mul_ln29_1 to i13" [maxpool/max_pool.cpp:29]   --->   Operation 77 'trunc' 'trunc_ln29' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln29_1 = trunc i14 %mul_ln29_1 to i3" [maxpool/max_pool.cpp:29]   --->   Operation 78 'trunc' 'trunc_ln29_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.96ns)   --->   "%or_ln29_91 = or i3 %trunc_ln29_1, %f_0" [maxpool/max_pool.cpp:29]   --->   Operation 79 'or' 'or_ln29_91' <Predicate = (!icmp_ln13)> <Delay = 0.96> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_144 = call i11 @_ssdm_op_PartSelect.i11.i14.i32.i32(i14 %mul_ln29_1, i32 3, i32 13)" [maxpool/max_pool.cpp:29]   --->   Operation 80 'partselect' 'tmp_144' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_145 = call i14 @_ssdm_op_BitConcatenate.i14.i11.i3(i11 %tmp_144, i3 %or_ln29_91)" [maxpool/max_pool.cpp:29]   --->   Operation 81 'bitconcatenate' 'tmp_145' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 82 [1/1] (0.00ns)   --->   "%sext_ln29 = sext i14 %tmp_145 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 82 'sext' 'sext_ln29' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 83 [1/1] (0.00ns)   --->   "%conv_out_addr = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 83 'getelementptr' 'conv_out_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 84 [1/1] (1.67ns)   --->   "%add_ln29_3 = add i13 24, %trunc_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 84 'add' 'add_ln29_3' <Predicate = (!icmp_ln13)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln29_2 = trunc i13 %add_ln29_3 to i3" [maxpool/max_pool.cpp:29]   --->   Operation 85 'trunc' 'trunc_ln29_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 86 [1/1] (0.96ns)   --->   "%or_ln29_95 = or i3 %trunc_ln29_2, %f_0" [maxpool/max_pool.cpp:29]   --->   Operation 86 'or' 'or_ln29_95' <Predicate = (!icmp_ln13)> <Delay = 0.96> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_149 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln29_3, i32 3, i32 12)" [maxpool/max_pool.cpp:29]   --->   Operation 87 'partselect' 'tmp_149' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_150 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_149, i3 %or_ln29_95)" [maxpool/max_pool.cpp:29]   --->   Operation 88 'bitconcatenate' 'tmp_150' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 89 [1/1] (0.00ns)   --->   "%zext_ln29_8 = zext i13 %tmp_150 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 89 'zext' 'zext_ln29_8' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 90 [1/1] (0.00ns)   --->   "%conv_out_addr_8 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_8" [maxpool/max_pool.cpp:29]   --->   Operation 90 'getelementptr' 'conv_out_addr_8' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_4 : Operation 91 [2/2] (3.25ns)   --->   "%conv_out_load = load float* %conv_out_addr, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 91 'load' 'conv_out_load' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_4 : Operation 92 [1/2] (3.25ns)   --->   "%conv_out_load_1 = load float* %conv_out_addr_1, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 92 'load' 'conv_out_load_1' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_4 : Operation 93 [1/2] (3.25ns)   --->   "%conv_out_load_4 = load float* %conv_out_addr_4, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 93 'load' 'conv_out_load_4' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_4 : Operation 94 [2/2] (5.43ns)   --->   "%tmp_13 = fcmp ogt float %conv_out_load_4, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 94 'fcmp' 'tmp_13' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 95 [2/2] (3.25ns)   --->   "%conv_out_load_8 = load float* %conv_out_addr_8, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 95 'load' 'conv_out_load_8' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 5 <SV = 4> <Delay = 8.68>
ST_5 : Operation 96 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_6 = add i13 36, %trunc_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 96 'add' 'add_ln29_6' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 97 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_7 = add i13 %zext_ln13, %add_ln29_6" [maxpool/max_pool.cpp:29]   --->   Operation 97 'add' 'add_ln29_7' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 98 [1/1] (0.00ns)   --->   "%sext_ln29_2 = sext i13 %add_ln29_7 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 98 'sext' 'sext_ln29_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 99 [1/1] (0.00ns)   --->   "%conv_out_addr_12 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_2" [maxpool/max_pool.cpp:29]   --->   Operation 99 'getelementptr' 'conv_out_addr_12' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 100 [1/1] (1.67ns)   --->   "%add_ln29_10 = add i13 48, %trunc_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 100 'add' 'add_ln29_10' <Predicate = (!icmp_ln13)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 101 [1/1] (0.00ns)   --->   "%trunc_ln29_3 = trunc i13 %add_ln29_10 to i3" [maxpool/max_pool.cpp:29]   --->   Operation 101 'trunc' 'trunc_ln29_3' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 102 [1/1] (0.96ns)   --->   "%or_ln29_96 = or i3 %trunc_ln29_3, %f_0" [maxpool/max_pool.cpp:29]   --->   Operation 102 'or' 'or_ln29_96' <Predicate = (!icmp_ln13)> <Delay = 0.96> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_151 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln29_10, i32 3, i32 12)" [maxpool/max_pool.cpp:29]   --->   Operation 103 'partselect' 'tmp_151' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_152 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_151, i3 %or_ln29_96)" [maxpool/max_pool.cpp:29]   --->   Operation 104 'bitconcatenate' 'tmp_152' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 105 [1/1] (0.00ns)   --->   "%zext_ln29_9 = zext i13 %tmp_152 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 105 'zext' 'zext_ln29_9' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 106 [1/1] (0.00ns)   --->   "%conv_out_addr_16 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_9" [maxpool/max_pool.cpp:29]   --->   Operation 106 'getelementptr' 'conv_out_addr_16' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 107 [1/2] (3.25ns)   --->   "%conv_out_load = load float* %conv_out_addr, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 107 'load' 'conv_out_load' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_5 : Operation 108 [2/2] (5.43ns)   --->   "%tmp_3 = fcmp ogt float %conv_out_load, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 108 'fcmp' 'tmp_3' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 109 [1/1] (0.00ns)   --->   "%or_ln26 = or i5 %shl_ln, 1" [maxpool/max_pool.cpp:26]   --->   Operation 109 'or' 'or_ln26' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln29_14 = zext i5 %or_ln26 to i13" [maxpool/max_pool.cpp:29]   --->   Operation 110 'zext' 'zext_ln29_14' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 111 [1/1] (4.35ns)   --->   "%mul_ln29_3 = mul i13 156, %zext_ln29_14" [maxpool/max_pool.cpp:29]   --->   Operation 111 'mul' 'mul_ln29_3' <Predicate = (!icmp_ln13)> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 112 [1/1] (0.00ns)   --->   "%bitcast_ln29_7 = bitcast float %conv_out_load_4 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 112 'bitcast' 'bitcast_ln29_7' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_12 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_7, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 113 'partselect' 'tmp_12' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "%trunc_ln29_15 = trunc i32 %bitcast_ln29_7 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 114 'trunc' 'trunc_ln29_15' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_5 : Operation 115 [1/1] (1.55ns)   --->   "%icmp_ln29_14 = icmp ne i8 %tmp_12, -1" [maxpool/max_pool.cpp:29]   --->   Operation 115 'icmp' 'icmp_ln29_14' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 116 [1/1] (2.44ns)   --->   "%icmp_ln29_15 = icmp eq i23 %trunc_ln29_15, 0" [maxpool/max_pool.cpp:29]   --->   Operation 116 'icmp' 'icmp_ln29_15' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_4)   --->   "%or_ln29_7 = or i1 %icmp_ln29_15, %icmp_ln29_14" [maxpool/max_pool.cpp:29]   --->   Operation 117 'or' 'or_ln29_7' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 118 [1/2] (5.43ns)   --->   "%tmp_13 = fcmp ogt float %conv_out_load_4, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 118 'fcmp' 'tmp_13' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 119 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_4)   --->   "%and_ln29_7 = and i1 %or_ln29_7, %tmp_13" [maxpool/max_pool.cpp:29]   --->   Operation 119 'and' 'and_ln29_7' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 120 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29_4 = select i1 %and_ln29_7, float %conv_out_load_4, float 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 120 'select' 'select_ln29_4' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 121 [1/2] (3.25ns)   --->   "%conv_out_load_8 = load float* %conv_out_addr_8, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 121 'load' 'conv_out_load_8' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_5 : Operation 122 [2/2] (5.43ns)   --->   "%tmp_24 = fcmp ogt float %conv_out_load_8, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 122 'fcmp' 'tmp_24' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 123 [2/2] (3.25ns)   --->   "%conv_out_load_12 = load float* %conv_out_addr_12, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 123 'load' 'conv_out_load_12' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_5 : Operation 124 [2/2] (3.25ns)   --->   "%conv_out_load_16 = load float* %conv_out_addr_16, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 124 'load' 'conv_out_load_16' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 6 <SV = 5> <Delay = 8.68>
ST_6 : Operation 125 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_13 = add i13 60, %trunc_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 125 'add' 'add_ln29_13' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 126 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_14 = add i13 %zext_ln13, %add_ln29_13" [maxpool/max_pool.cpp:29]   --->   Operation 126 'add' 'add_ln29_14' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 127 [1/1] (0.00ns)   --->   "%sext_ln29_5 = sext i13 %add_ln29_14 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 127 'sext' 'sext_ln29_5' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 128 [1/1] (0.00ns)   --->   "%conv_out_addr_20 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_5" [maxpool/max_pool.cpp:29]   --->   Operation 128 'getelementptr' 'conv_out_addr_20' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 129 [1/1] (1.67ns)   --->   "%add_ln29_17 = add i13 72, %trunc_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 129 'add' 'add_ln29_17' <Predicate = (!icmp_ln13)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 130 [1/1] (0.00ns)   --->   "%trunc_ln29_4 = trunc i13 %add_ln29_17 to i3" [maxpool/max_pool.cpp:29]   --->   Operation 130 'trunc' 'trunc_ln29_4' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 131 [1/1] (0.96ns)   --->   "%or_ln29_97 = or i3 %trunc_ln29_4, %f_0" [maxpool/max_pool.cpp:29]   --->   Operation 131 'or' 'or_ln29_97' <Predicate = (!icmp_ln13)> <Delay = 0.96> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_153 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln29_17, i32 3, i32 12)" [maxpool/max_pool.cpp:29]   --->   Operation 132 'partselect' 'tmp_153' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_154 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_153, i3 %or_ln29_97)" [maxpool/max_pool.cpp:29]   --->   Operation 133 'bitconcatenate' 'tmp_154' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln29_10 = zext i13 %tmp_154 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 134 'zext' 'zext_ln29_10' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 135 [1/1] (0.00ns)   --->   "%conv_out_addr_24 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_10" [maxpool/max_pool.cpp:29]   --->   Operation 135 'getelementptr' 'conv_out_addr_24' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 136 [1/1] (0.00ns)   --->   "%bitcast_ln29 = bitcast float %conv_out_load to i32" [maxpool/max_pool.cpp:29]   --->   Operation 136 'bitcast' 'bitcast_ln29' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 137 [1/1] (0.00ns)   --->   "%tmp_2 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 137 'partselect' 'tmp_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 138 [1/1] (0.00ns)   --->   "%trunc_ln29_8 = trunc i32 %bitcast_ln29 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 138 'trunc' 'trunc_ln29_8' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 139 [1/1] (1.55ns)   --->   "%icmp_ln29 = icmp ne i8 %tmp_2, -1" [maxpool/max_pool.cpp:29]   --->   Operation 139 'icmp' 'icmp_ln29' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 140 [1/1] (2.44ns)   --->   "%icmp_ln29_1 = icmp eq i23 %trunc_ln29_8, 0" [maxpool/max_pool.cpp:29]   --->   Operation 140 'icmp' 'icmp_ln29_1' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln29)   --->   "%or_ln29 = or i1 %icmp_ln29_1, %icmp_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 141 'or' 'or_ln29' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 142 [1/2] (5.43ns)   --->   "%tmp_3 = fcmp ogt float %conv_out_load, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 142 'fcmp' 'tmp_3' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node select_ln29)   --->   "%and_ln29 = and i1 %or_ln29, %tmp_3" [maxpool/max_pool.cpp:29]   --->   Operation 143 'and' 'and_ln29' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 144 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29 = select i1 %and_ln29, float %conv_out_load, float 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 144 'select' 'select_ln29' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln29_15 = zext i5 %or_ln26 to i10" [maxpool/max_pool.cpp:29]   --->   Operation 145 'zext' 'zext_ln29_15' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 146 [1/1] (3.78ns)   --->   "%mul_ln29_2 = mul i10 26, %zext_ln29_15" [maxpool/max_pool.cpp:29]   --->   Operation 146 'mul' 'mul_ln29_2' <Predicate = (!icmp_ln13)> <Delay = 3.78> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 147 [1/1] (0.00ns)   --->   "%bitcast_ln29_14 = bitcast float %conv_out_load_8 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 147 'bitcast' 'bitcast_ln29_14' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_23 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_14, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 148 'partselect' 'tmp_23' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%trunc_ln29_22 = trunc i32 %bitcast_ln29_14 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 149 'trunc' 'trunc_ln29_22' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (1.55ns)   --->   "%icmp_ln29_28 = icmp ne i8 %tmp_23, -1" [maxpool/max_pool.cpp:29]   --->   Operation 150 'icmp' 'icmp_ln29_28' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 151 [1/1] (2.44ns)   --->   "%icmp_ln29_29 = icmp eq i23 %trunc_ln29_22, 0" [maxpool/max_pool.cpp:29]   --->   Operation 151 'icmp' 'icmp_ln29_29' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_8)   --->   "%or_ln29_14 = or i1 %icmp_ln29_29, %icmp_ln29_28" [maxpool/max_pool.cpp:29]   --->   Operation 152 'or' 'or_ln29_14' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 153 [1/2] (5.43ns)   --->   "%tmp_24 = fcmp ogt float %conv_out_load_8, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 153 'fcmp' 'tmp_24' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_8)   --->   "%and_ln29_14 = and i1 %or_ln29_14, %tmp_24" [maxpool/max_pool.cpp:29]   --->   Operation 154 'and' 'and_ln29_14' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 155 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29_8 = select i1 %and_ln29_14, float %conv_out_load_8, float 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 155 'select' 'select_ln29_8' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 156 [1/2] (3.25ns)   --->   "%conv_out_load_12 = load float* %conv_out_addr_12, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 156 'load' 'conv_out_load_12' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_6 : Operation 157 [2/2] (5.43ns)   --->   "%tmp_35 = fcmp ogt float %conv_out_load_12, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 157 'fcmp' 'tmp_35' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 158 [1/2] (3.25ns)   --->   "%conv_out_load_16 = load float* %conv_out_addr_16, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 158 'load' 'conv_out_load_16' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_6 : Operation 159 [2/2] (5.43ns)   --->   "%tmp_46 = fcmp ogt float %conv_out_load_16, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 159 'fcmp' 'tmp_46' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 160 [2/2] (3.25ns)   --->   "%conv_out_load_20 = load float* %conv_out_addr_20, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 160 'load' 'conv_out_load_20' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_6 : Operation 161 [2/2] (3.25ns)   --->   "%conv_out_load_24 = load float* %conv_out_addr_24, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 161 'load' 'conv_out_load_24' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 7 <SV = 6> <Delay = 8.68>
ST_7 : Operation 162 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_20 = add i13 84, %trunc_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 162 'add' 'add_ln29_20' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 163 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_21 = add i13 %zext_ln13, %add_ln29_20" [maxpool/max_pool.cpp:29]   --->   Operation 163 'add' 'add_ln29_21' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 164 [1/1] (0.00ns)   --->   "%sext_ln29_8 = sext i13 %add_ln29_21 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 164 'sext' 'sext_ln29_8' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 165 [1/1] (0.00ns)   --->   "%conv_out_addr_28 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_8" [maxpool/max_pool.cpp:29]   --->   Operation 165 'getelementptr' 'conv_out_addr_28' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 166 [1/1] (1.67ns)   --->   "%add_ln29_24 = add i13 96, %trunc_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 166 'add' 'add_ln29_24' <Predicate = (!icmp_ln13)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln29_5 = trunc i13 %add_ln29_24 to i3" [maxpool/max_pool.cpp:29]   --->   Operation 167 'trunc' 'trunc_ln29_5' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 168 [1/1] (0.96ns)   --->   "%or_ln29_98 = or i3 %trunc_ln29_5, %f_0" [maxpool/max_pool.cpp:29]   --->   Operation 168 'or' 'or_ln29_98' <Predicate = (!icmp_ln13)> <Delay = 0.96> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 169 [1/1] (0.00ns)   --->   "%tmp_155 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln29_24, i32 3, i32 12)" [maxpool/max_pool.cpp:29]   --->   Operation 169 'partselect' 'tmp_155' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_156 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_155, i3 %or_ln29_98)" [maxpool/max_pool.cpp:29]   --->   Operation 170 'bitconcatenate' 'tmp_156' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 171 [1/1] (0.00ns)   --->   "%zext_ln29_11 = zext i13 %tmp_156 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 171 'zext' 'zext_ln29_11' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 172 [1/1] (0.00ns)   --->   "%conv_out_addr_32 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_11" [maxpool/max_pool.cpp:29]   --->   Operation 172 'getelementptr' 'conv_out_addr_32' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 173 [1/1] (0.00ns)   --->   "%bitcast_ln29_21 = bitcast float %conv_out_load_12 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 173 'bitcast' 'bitcast_ln29_21' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 174 [1/1] (0.00ns)   --->   "%tmp_34 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_21, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 174 'partselect' 'tmp_34' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 175 [1/1] (0.00ns)   --->   "%trunc_ln29_29 = trunc i32 %bitcast_ln29_21 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 175 'trunc' 'trunc_ln29_29' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 176 [1/1] (1.55ns)   --->   "%icmp_ln29_42 = icmp ne i8 %tmp_34, -1" [maxpool/max_pool.cpp:29]   --->   Operation 176 'icmp' 'icmp_ln29_42' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 177 [1/1] (2.44ns)   --->   "%icmp_ln29_43 = icmp eq i23 %trunc_ln29_29, 0" [maxpool/max_pool.cpp:29]   --->   Operation 177 'icmp' 'icmp_ln29_43' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_12)   --->   "%or_ln29_21 = or i1 %icmp_ln29_43, %icmp_ln29_42" [maxpool/max_pool.cpp:29]   --->   Operation 178 'or' 'or_ln29_21' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 179 [1/2] (5.43ns)   --->   "%tmp_35 = fcmp ogt float %conv_out_load_12, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 179 'fcmp' 'tmp_35' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_12)   --->   "%and_ln29_21 = and i1 %or_ln29_21, %tmp_35" [maxpool/max_pool.cpp:29]   --->   Operation 180 'and' 'and_ln29_21' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 181 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29_12 = select i1 %and_ln29_21, float %conv_out_load_12, float 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 181 'select' 'select_ln29_12' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 182 [1/1] (0.00ns)   --->   "%bitcast_ln29_28 = bitcast float %conv_out_load_16 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 182 'bitcast' 'bitcast_ln29_28' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 183 [1/1] (0.00ns)   --->   "%tmp_45 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_28, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 183 'partselect' 'tmp_45' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 184 [1/1] (0.00ns)   --->   "%trunc_ln29_36 = trunc i32 %bitcast_ln29_28 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 184 'trunc' 'trunc_ln29_36' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_7 : Operation 185 [1/1] (1.55ns)   --->   "%icmp_ln29_56 = icmp ne i8 %tmp_45, -1" [maxpool/max_pool.cpp:29]   --->   Operation 185 'icmp' 'icmp_ln29_56' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 186 [1/1] (2.44ns)   --->   "%icmp_ln29_57 = icmp eq i23 %trunc_ln29_36, 0" [maxpool/max_pool.cpp:29]   --->   Operation 186 'icmp' 'icmp_ln29_57' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_16)   --->   "%or_ln29_28 = or i1 %icmp_ln29_57, %icmp_ln29_56" [maxpool/max_pool.cpp:29]   --->   Operation 187 'or' 'or_ln29_28' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 188 [1/2] (5.43ns)   --->   "%tmp_46 = fcmp ogt float %conv_out_load_16, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 188 'fcmp' 'tmp_46' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 189 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_16)   --->   "%and_ln29_28 = and i1 %or_ln29_28, %tmp_46" [maxpool/max_pool.cpp:29]   --->   Operation 189 'and' 'and_ln29_28' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 190 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29_16 = select i1 %and_ln29_28, float %conv_out_load_16, float 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 190 'select' 'select_ln29_16' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 191 [1/2] (3.25ns)   --->   "%conv_out_load_20 = load float* %conv_out_addr_20, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 191 'load' 'conv_out_load_20' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_7 : Operation 192 [2/2] (5.43ns)   --->   "%tmp_57 = fcmp ogt float %conv_out_load_20, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 192 'fcmp' 'tmp_57' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 193 [1/2] (3.25ns)   --->   "%conv_out_load_24 = load float* %conv_out_addr_24, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 193 'load' 'conv_out_load_24' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_7 : Operation 194 [2/2] (5.43ns)   --->   "%tmp_68 = fcmp ogt float %conv_out_load_24, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 194 'fcmp' 'tmp_68' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 195 [2/2] (3.25ns)   --->   "%conv_out_load_28 = load float* %conv_out_addr_28, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 195 'load' 'conv_out_load_28' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_7 : Operation 196 [2/2] (3.25ns)   --->   "%conv_out_load_32 = load float* %conv_out_addr_32, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 196 'load' 'conv_out_load_32' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 8 <SV = 7> <Delay = 8.68>
ST_8 : Operation 197 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_27 = add i13 108, %trunc_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 197 'add' 'add_ln29_27' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 198 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_28 = add i13 %zext_ln13, %add_ln29_27" [maxpool/max_pool.cpp:29]   --->   Operation 198 'add' 'add_ln29_28' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 199 [1/1] (0.00ns)   --->   "%sext_ln29_11 = sext i13 %add_ln29_28 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 199 'sext' 'sext_ln29_11' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 200 [1/1] (0.00ns)   --->   "%conv_out_addr_36 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_11" [maxpool/max_pool.cpp:29]   --->   Operation 200 'getelementptr' 'conv_out_addr_36' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 201 [1/1] (1.67ns)   --->   "%add_ln29_31 = add i13 120, %trunc_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 201 'add' 'add_ln29_31' <Predicate = (!icmp_ln13)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 202 [1/1] (0.00ns)   --->   "%trunc_ln29_6 = trunc i13 %add_ln29_31 to i3" [maxpool/max_pool.cpp:29]   --->   Operation 202 'trunc' 'trunc_ln29_6' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 203 [1/1] (0.96ns)   --->   "%or_ln29_99 = or i3 %trunc_ln29_6, %f_0" [maxpool/max_pool.cpp:29]   --->   Operation 203 'or' 'or_ln29_99' <Predicate = (!icmp_ln13)> <Delay = 0.96> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 204 [1/1] (0.00ns)   --->   "%tmp_157 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln29_31, i32 3, i32 12)" [maxpool/max_pool.cpp:29]   --->   Operation 204 'partselect' 'tmp_157' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 205 [1/1] (0.00ns)   --->   "%tmp_158 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_157, i3 %or_ln29_99)" [maxpool/max_pool.cpp:29]   --->   Operation 205 'bitconcatenate' 'tmp_158' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln29_12 = zext i13 %tmp_158 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 206 'zext' 'zext_ln29_12' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 207 [1/1] (0.00ns)   --->   "%conv_out_addr_40 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_12" [maxpool/max_pool.cpp:29]   --->   Operation 207 'getelementptr' 'conv_out_addr_40' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 208 [1/1] (0.00ns)   --->   "%bitcast_ln29_35 = bitcast float %conv_out_load_20 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 208 'bitcast' 'bitcast_ln29_35' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 209 [1/1] (0.00ns)   --->   "%tmp_56 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_35, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 209 'partselect' 'tmp_56' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 210 [1/1] (0.00ns)   --->   "%trunc_ln29_43 = trunc i32 %bitcast_ln29_35 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 210 'trunc' 'trunc_ln29_43' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 211 [1/1] (1.55ns)   --->   "%icmp_ln29_70 = icmp ne i8 %tmp_56, -1" [maxpool/max_pool.cpp:29]   --->   Operation 211 'icmp' 'icmp_ln29_70' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 212 [1/1] (2.44ns)   --->   "%icmp_ln29_71 = icmp eq i23 %trunc_ln29_43, 0" [maxpool/max_pool.cpp:29]   --->   Operation 212 'icmp' 'icmp_ln29_71' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_20)   --->   "%or_ln29_35 = or i1 %icmp_ln29_71, %icmp_ln29_70" [maxpool/max_pool.cpp:29]   --->   Operation 213 'or' 'or_ln29_35' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 214 [1/2] (5.43ns)   --->   "%tmp_57 = fcmp ogt float %conv_out_load_20, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 214 'fcmp' 'tmp_57' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_20)   --->   "%and_ln29_35 = and i1 %or_ln29_35, %tmp_57" [maxpool/max_pool.cpp:29]   --->   Operation 215 'and' 'and_ln29_35' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 216 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29_20 = select i1 %and_ln29_35, float %conv_out_load_20, float 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 216 'select' 'select_ln29_20' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 217 [1/1] (0.00ns)   --->   "%bitcast_ln29_42 = bitcast float %conv_out_load_24 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 217 'bitcast' 'bitcast_ln29_42' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 218 [1/1] (0.00ns)   --->   "%tmp_67 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_42, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 218 'partselect' 'tmp_67' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 219 [1/1] (0.00ns)   --->   "%trunc_ln29_50 = trunc i32 %bitcast_ln29_42 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 219 'trunc' 'trunc_ln29_50' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_8 : Operation 220 [1/1] (1.55ns)   --->   "%icmp_ln29_84 = icmp ne i8 %tmp_67, -1" [maxpool/max_pool.cpp:29]   --->   Operation 220 'icmp' 'icmp_ln29_84' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 221 [1/1] (2.44ns)   --->   "%icmp_ln29_85 = icmp eq i23 %trunc_ln29_50, 0" [maxpool/max_pool.cpp:29]   --->   Operation 221 'icmp' 'icmp_ln29_85' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_24)   --->   "%or_ln29_42 = or i1 %icmp_ln29_85, %icmp_ln29_84" [maxpool/max_pool.cpp:29]   --->   Operation 222 'or' 'or_ln29_42' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 223 [1/2] (5.43ns)   --->   "%tmp_68 = fcmp ogt float %conv_out_load_24, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 223 'fcmp' 'tmp_68' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_24)   --->   "%and_ln29_42 = and i1 %or_ln29_42, %tmp_68" [maxpool/max_pool.cpp:29]   --->   Operation 224 'and' 'and_ln29_42' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 225 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29_24 = select i1 %and_ln29_42, float %conv_out_load_24, float 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 225 'select' 'select_ln29_24' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 226 [1/2] (3.25ns)   --->   "%conv_out_load_28 = load float* %conv_out_addr_28, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 226 'load' 'conv_out_load_28' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_8 : Operation 227 [2/2] (5.43ns)   --->   "%tmp_79 = fcmp ogt float %conv_out_load_28, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 227 'fcmp' 'tmp_79' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 228 [1/2] (3.25ns)   --->   "%conv_out_load_32 = load float* %conv_out_addr_32, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 228 'load' 'conv_out_load_32' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_8 : Operation 229 [2/2] (5.43ns)   --->   "%tmp_90 = fcmp ogt float %conv_out_load_32, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 229 'fcmp' 'tmp_90' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 230 [2/2] (3.25ns)   --->   "%conv_out_load_36 = load float* %conv_out_addr_36, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 230 'load' 'conv_out_load_36' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_8 : Operation 231 [2/2] (3.25ns)   --->   "%conv_out_load_40 = load float* %conv_out_addr_40, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 231 'load' 'conv_out_load_40' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 9 <SV = 8> <Delay = 8.68>
ST_9 : Operation 232 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_34 = add i13 132, %trunc_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 232 'add' 'add_ln29_34' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 233 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_35 = add i13 %zext_ln13, %add_ln29_34" [maxpool/max_pool.cpp:29]   --->   Operation 233 'add' 'add_ln29_35' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 234 [1/1] (0.00ns)   --->   "%sext_ln29_14 = sext i13 %add_ln29_35 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 234 'sext' 'sext_ln29_14' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_9 : Operation 235 [1/1] (0.00ns)   --->   "%conv_out_addr_44 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_14" [maxpool/max_pool.cpp:29]   --->   Operation 235 'getelementptr' 'conv_out_addr_44' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_9 : Operation 236 [1/1] (1.67ns)   --->   "%add_ln29_38 = add i13 144, %trunc_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 236 'add' 'add_ln29_38' <Predicate = (!icmp_ln13)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 237 [1/1] (0.00ns)   --->   "%trunc_ln29_7 = trunc i13 %add_ln29_38 to i3" [maxpool/max_pool.cpp:29]   --->   Operation 237 'trunc' 'trunc_ln29_7' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_9 : Operation 238 [1/1] (0.96ns)   --->   "%or_ln29_100 = or i3 %trunc_ln29_7, %f_0" [maxpool/max_pool.cpp:29]   --->   Operation 238 'or' 'or_ln29_100' <Predicate = (!icmp_ln13)> <Delay = 0.96> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 239 [1/1] (0.00ns)   --->   "%tmp_159 = call i10 @_ssdm_op_PartSelect.i10.i13.i32.i32(i13 %add_ln29_38, i32 3, i32 12)" [maxpool/max_pool.cpp:29]   --->   Operation 239 'partselect' 'tmp_159' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_9 : Operation 240 [1/1] (0.00ns)   --->   "%tmp_160 = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %tmp_159, i3 %or_ln29_100)" [maxpool/max_pool.cpp:29]   --->   Operation 240 'bitconcatenate' 'tmp_160' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_9 : Operation 241 [1/1] (0.00ns)   --->   "%zext_ln29_13 = zext i13 %tmp_160 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 241 'zext' 'zext_ln29_13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_9 : Operation 242 [1/1] (0.00ns)   --->   "%conv_out_addr_48 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_13" [maxpool/max_pool.cpp:29]   --->   Operation 242 'getelementptr' 'conv_out_addr_48' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_9 : Operation 243 [1/1] (0.00ns)   --->   "%bitcast_ln29_49 = bitcast float %conv_out_load_28 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 243 'bitcast' 'bitcast_ln29_49' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_9 : Operation 244 [1/1] (0.00ns)   --->   "%tmp_78 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_49, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 244 'partselect' 'tmp_78' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_9 : Operation 245 [1/1] (0.00ns)   --->   "%trunc_ln29_57 = trunc i32 %bitcast_ln29_49 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 245 'trunc' 'trunc_ln29_57' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_9 : Operation 246 [1/1] (1.55ns)   --->   "%icmp_ln29_98 = icmp ne i8 %tmp_78, -1" [maxpool/max_pool.cpp:29]   --->   Operation 246 'icmp' 'icmp_ln29_98' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 247 [1/1] (2.44ns)   --->   "%icmp_ln29_99 = icmp eq i23 %trunc_ln29_57, 0" [maxpool/max_pool.cpp:29]   --->   Operation 247 'icmp' 'icmp_ln29_99' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_28)   --->   "%or_ln29_49 = or i1 %icmp_ln29_99, %icmp_ln29_98" [maxpool/max_pool.cpp:29]   --->   Operation 248 'or' 'or_ln29_49' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 249 [1/2] (5.43ns)   --->   "%tmp_79 = fcmp ogt float %conv_out_load_28, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 249 'fcmp' 'tmp_79' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_28)   --->   "%and_ln29_49 = and i1 %or_ln29_49, %tmp_79" [maxpool/max_pool.cpp:29]   --->   Operation 250 'and' 'and_ln29_49' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 251 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29_28 = select i1 %and_ln29_49, float %conv_out_load_28, float 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 251 'select' 'select_ln29_28' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 252 [1/1] (0.00ns)   --->   "%bitcast_ln29_56 = bitcast float %conv_out_load_32 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 252 'bitcast' 'bitcast_ln29_56' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_9 : Operation 253 [1/1] (0.00ns)   --->   "%tmp_89 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_56, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 253 'partselect' 'tmp_89' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_9 : Operation 254 [1/1] (0.00ns)   --->   "%trunc_ln29_64 = trunc i32 %bitcast_ln29_56 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 254 'trunc' 'trunc_ln29_64' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_9 : Operation 255 [1/1] (1.55ns)   --->   "%icmp_ln29_112 = icmp ne i8 %tmp_89, -1" [maxpool/max_pool.cpp:29]   --->   Operation 255 'icmp' 'icmp_ln29_112' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 256 [1/1] (2.44ns)   --->   "%icmp_ln29_113 = icmp eq i23 %trunc_ln29_64, 0" [maxpool/max_pool.cpp:29]   --->   Operation 256 'icmp' 'icmp_ln29_113' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_32)   --->   "%or_ln29_56 = or i1 %icmp_ln29_113, %icmp_ln29_112" [maxpool/max_pool.cpp:29]   --->   Operation 257 'or' 'or_ln29_56' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 258 [1/2] (5.43ns)   --->   "%tmp_90 = fcmp ogt float %conv_out_load_32, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 258 'fcmp' 'tmp_90' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_32)   --->   "%and_ln29_56 = and i1 %or_ln29_56, %tmp_90" [maxpool/max_pool.cpp:29]   --->   Operation 259 'and' 'and_ln29_56' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 260 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29_32 = select i1 %and_ln29_56, float %conv_out_load_32, float 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 260 'select' 'select_ln29_32' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 261 [1/2] (3.25ns)   --->   "%conv_out_load_36 = load float* %conv_out_addr_36, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 261 'load' 'conv_out_load_36' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_9 : Operation 262 [2/2] (5.43ns)   --->   "%tmp_101 = fcmp ogt float %conv_out_load_36, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 262 'fcmp' 'tmp_101' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 263 [1/2] (3.25ns)   --->   "%conv_out_load_40 = load float* %conv_out_addr_40, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 263 'load' 'conv_out_load_40' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_9 : Operation 264 [2/2] (5.43ns)   --->   "%tmp_112 = fcmp ogt float %conv_out_load_40, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 264 'fcmp' 'tmp_112' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 265 [2/2] (3.25ns)   --->   "%conv_out_load_44 = load float* %conv_out_addr_44, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 265 'load' 'conv_out_load_44' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_9 : Operation 266 [2/2] (3.25ns)   --->   "%conv_out_load_48 = load float* %conv_out_addr_48, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 266 'load' 'conv_out_load_48' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 10 <SV = 9> <Delay = 8.68>
ST_10 : Operation 267 [1/1] (0.00ns)   --->   "%or_ln29_94 = or i10 %mul_ln29, 3" [maxpool/max_pool.cpp:29]   --->   Operation 267 'or' 'or_ln29_94' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 268 [1/1] (0.00ns)   --->   "%p_shl2_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %or_ln29_94, i3 0)" [maxpool/max_pool.cpp:29]   --->   Operation 268 'bitconcatenate' 'p_shl2_cast' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_148 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %or_ln29_94, i1 false)" [maxpool/max_pool.cpp:29]   --->   Operation 269 'bitconcatenate' 'tmp_148' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 270 [1/1] (0.00ns)   --->   "%zext_ln29_6 = zext i11 %tmp_148 to i13" [maxpool/max_pool.cpp:29]   --->   Operation 270 'zext' 'zext_ln29_6' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 271 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln29_2 = sub i13 %p_shl2_cast, %zext_ln29_6" [maxpool/max_pool.cpp:29]   --->   Operation 271 'sub' 'sub_ln29_2' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 272 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_2 = add i13 %zext_ln13, %sub_ln29_2" [maxpool/max_pool.cpp:29]   --->   Operation 272 'add' 'add_ln29_2' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln29_7 = zext i13 %add_ln29_2 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 273 'zext' 'zext_ln29_7' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 274 [1/1] (0.00ns)   --->   "%conv_out_addr_5 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_7" [maxpool/max_pool.cpp:29]   --->   Operation 274 'getelementptr' 'conv_out_addr_5' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 275 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_4 = add i13 30, %trunc_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 275 'add' 'add_ln29_4' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 276 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_5 = add i13 %zext_ln13, %add_ln29_4" [maxpool/max_pool.cpp:29]   --->   Operation 276 'add' 'add_ln29_5' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 277 [1/1] (0.00ns)   --->   "%sext_ln29_1 = sext i13 %add_ln29_5 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 277 'sext' 'sext_ln29_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 278 [1/1] (0.00ns)   --->   "%conv_out_addr_9 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_1" [maxpool/max_pool.cpp:29]   --->   Operation 278 'getelementptr' 'conv_out_addr_9' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 279 [2/2] (3.25ns)   --->   "%conv_out_load_5 = load float* %conv_out_addr_5, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 279 'load' 'conv_out_load_5' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_10 : Operation 280 [2/2] (3.25ns)   --->   "%conv_out_load_9 = load float* %conv_out_addr_9, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 280 'load' 'conv_out_load_9' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_10 : Operation 281 [1/1] (0.00ns)   --->   "%bitcast_ln29_63 = bitcast float %conv_out_load_36 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 281 'bitcast' 'bitcast_ln29_63' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 282 [1/1] (0.00ns)   --->   "%tmp_100 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_63, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 282 'partselect' 'tmp_100' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 283 [1/1] (0.00ns)   --->   "%trunc_ln29_71 = trunc i32 %bitcast_ln29_63 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 283 'trunc' 'trunc_ln29_71' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 284 [1/1] (1.55ns)   --->   "%icmp_ln29_126 = icmp ne i8 %tmp_100, -1" [maxpool/max_pool.cpp:29]   --->   Operation 284 'icmp' 'icmp_ln29_126' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 285 [1/1] (2.44ns)   --->   "%icmp_ln29_127 = icmp eq i23 %trunc_ln29_71, 0" [maxpool/max_pool.cpp:29]   --->   Operation 285 'icmp' 'icmp_ln29_127' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_36)   --->   "%or_ln29_63 = or i1 %icmp_ln29_127, %icmp_ln29_126" [maxpool/max_pool.cpp:29]   --->   Operation 286 'or' 'or_ln29_63' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 287 [1/2] (5.43ns)   --->   "%tmp_101 = fcmp ogt float %conv_out_load_36, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 287 'fcmp' 'tmp_101' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 288 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_36)   --->   "%and_ln29_63 = and i1 %or_ln29_63, %tmp_101" [maxpool/max_pool.cpp:29]   --->   Operation 288 'and' 'and_ln29_63' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 289 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29_36 = select i1 %and_ln29_63, float %conv_out_load_36, float 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 289 'select' 'select_ln29_36' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 290 [1/1] (0.00ns)   --->   "%bitcast_ln29_70 = bitcast float %conv_out_load_40 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 290 'bitcast' 'bitcast_ln29_70' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 291 [1/1] (0.00ns)   --->   "%tmp_111 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_70, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 291 'partselect' 'tmp_111' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 292 [1/1] (0.00ns)   --->   "%trunc_ln29_78 = trunc i32 %bitcast_ln29_70 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 292 'trunc' 'trunc_ln29_78' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_10 : Operation 293 [1/1] (1.55ns)   --->   "%icmp_ln29_140 = icmp ne i8 %tmp_111, -1" [maxpool/max_pool.cpp:29]   --->   Operation 293 'icmp' 'icmp_ln29_140' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 294 [1/1] (2.44ns)   --->   "%icmp_ln29_141 = icmp eq i23 %trunc_ln29_78, 0" [maxpool/max_pool.cpp:29]   --->   Operation 294 'icmp' 'icmp_ln29_141' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_40)   --->   "%or_ln29_70 = or i1 %icmp_ln29_141, %icmp_ln29_140" [maxpool/max_pool.cpp:29]   --->   Operation 295 'or' 'or_ln29_70' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 296 [1/2] (5.43ns)   --->   "%tmp_112 = fcmp ogt float %conv_out_load_40, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 296 'fcmp' 'tmp_112' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_40)   --->   "%and_ln29_70 = and i1 %or_ln29_70, %tmp_112" [maxpool/max_pool.cpp:29]   --->   Operation 297 'and' 'and_ln29_70' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 298 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29_40 = select i1 %and_ln29_70, float %conv_out_load_40, float 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 298 'select' 'select_ln29_40' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 299 [1/2] (3.25ns)   --->   "%conv_out_load_44 = load float* %conv_out_addr_44, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 299 'load' 'conv_out_load_44' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_10 : Operation 300 [2/2] (5.43ns)   --->   "%tmp_123 = fcmp ogt float %conv_out_load_44, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 300 'fcmp' 'tmp_123' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 301 [1/2] (3.25ns)   --->   "%conv_out_load_48 = load float* %conv_out_addr_48, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 301 'load' 'conv_out_load_48' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_10 : Operation 302 [2/2] (5.43ns)   --->   "%tmp_134 = fcmp ogt float %conv_out_load_48, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 302 'fcmp' 'tmp_134' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 8.68>
ST_11 : Operation 303 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_8 = add i13 42, %trunc_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 303 'add' 'add_ln29_8' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 304 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_9 = add i13 %zext_ln13, %add_ln29_8" [maxpool/max_pool.cpp:29]   --->   Operation 304 'add' 'add_ln29_9' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 305 [1/1] (0.00ns)   --->   "%sext_ln29_3 = sext i13 %add_ln29_9 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 305 'sext' 'sext_ln29_3' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 306 [1/1] (0.00ns)   --->   "%conv_out_addr_13 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_3" [maxpool/max_pool.cpp:29]   --->   Operation 306 'getelementptr' 'conv_out_addr_13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 307 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_11 = add i13 54, %trunc_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 307 'add' 'add_ln29_11' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 308 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_12 = add i13 %zext_ln13, %add_ln29_11" [maxpool/max_pool.cpp:29]   --->   Operation 308 'add' 'add_ln29_12' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 309 [1/1] (0.00ns)   --->   "%sext_ln29_4 = sext i13 %add_ln29_12 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 309 'sext' 'sext_ln29_4' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 310 [1/1] (0.00ns)   --->   "%conv_out_addr_17 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_4" [maxpool/max_pool.cpp:29]   --->   Operation 310 'getelementptr' 'conv_out_addr_17' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 311 [2/2] (5.43ns)   --->   "%tmp_6 = fcmp ogt float %conv_out_load_1, %select_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 311 'fcmp' 'tmp_6' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 312 [1/2] (3.25ns)   --->   "%conv_out_load_5 = load float* %conv_out_addr_5, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 312 'load' 'conv_out_load_5' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_11 : Operation 313 [2/2] (5.43ns)   --->   "%tmp_16 = fcmp ogt float %conv_out_load_5, %select_ln29_4" [maxpool/max_pool.cpp:29]   --->   Operation 313 'fcmp' 'tmp_16' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 314 [1/2] (3.25ns)   --->   "%conv_out_load_9 = load float* %conv_out_addr_9, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 314 'load' 'conv_out_load_9' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_11 : Operation 315 [2/2] (3.25ns)   --->   "%conv_out_load_13 = load float* %conv_out_addr_13, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 315 'load' 'conv_out_load_13' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_11 : Operation 316 [2/2] (3.25ns)   --->   "%conv_out_load_17 = load float* %conv_out_addr_17, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 316 'load' 'conv_out_load_17' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_11 : Operation 317 [1/1] (0.00ns)   --->   "%bitcast_ln29_77 = bitcast float %conv_out_load_44 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 317 'bitcast' 'bitcast_ln29_77' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 318 [1/1] (0.00ns)   --->   "%tmp_122 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_77, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 318 'partselect' 'tmp_122' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 319 [1/1] (0.00ns)   --->   "%trunc_ln29_85 = trunc i32 %bitcast_ln29_77 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 319 'trunc' 'trunc_ln29_85' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 320 [1/1] (1.55ns)   --->   "%icmp_ln29_154 = icmp ne i8 %tmp_122, -1" [maxpool/max_pool.cpp:29]   --->   Operation 320 'icmp' 'icmp_ln29_154' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 321 [1/1] (2.44ns)   --->   "%icmp_ln29_155 = icmp eq i23 %trunc_ln29_85, 0" [maxpool/max_pool.cpp:29]   --->   Operation 321 'icmp' 'icmp_ln29_155' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_44)   --->   "%or_ln29_77 = or i1 %icmp_ln29_155, %icmp_ln29_154" [maxpool/max_pool.cpp:29]   --->   Operation 322 'or' 'or_ln29_77' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 323 [1/2] (5.43ns)   --->   "%tmp_123 = fcmp ogt float %conv_out_load_44, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 323 'fcmp' 'tmp_123' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 324 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_44)   --->   "%and_ln29_77 = and i1 %or_ln29_77, %tmp_123" [maxpool/max_pool.cpp:29]   --->   Operation 324 'and' 'and_ln29_77' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 325 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29_44 = select i1 %and_ln29_77, float %conv_out_load_44, float 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 325 'select' 'select_ln29_44' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 326 [1/1] (0.00ns)   --->   "%bitcast_ln29_84 = bitcast float %conv_out_load_48 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 326 'bitcast' 'bitcast_ln29_84' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 327 [1/1] (0.00ns)   --->   "%tmp_133 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_84, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 327 'partselect' 'tmp_133' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 328 [1/1] (0.00ns)   --->   "%trunc_ln29_92 = trunc i32 %bitcast_ln29_84 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 328 'trunc' 'trunc_ln29_92' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_11 : Operation 329 [1/1] (1.55ns)   --->   "%icmp_ln29_168 = icmp ne i8 %tmp_133, -1" [maxpool/max_pool.cpp:29]   --->   Operation 329 'icmp' 'icmp_ln29_168' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 330 [1/1] (2.44ns)   --->   "%icmp_ln29_169 = icmp eq i23 %trunc_ln29_92, 0" [maxpool/max_pool.cpp:29]   --->   Operation 330 'icmp' 'icmp_ln29_169' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_48)   --->   "%or_ln29_84 = or i1 %icmp_ln29_169, %icmp_ln29_168" [maxpool/max_pool.cpp:29]   --->   Operation 331 'or' 'or_ln29_84' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 332 [1/2] (5.43ns)   --->   "%tmp_134 = fcmp ogt float %conv_out_load_48, 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 332 'fcmp' 'tmp_134' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 333 [1/1] (0.00ns) (grouped into LUT with out node select_ln29_48)   --->   "%and_ln29_84 = and i1 %or_ln29_84, %tmp_134" [maxpool/max_pool.cpp:29]   --->   Operation 333 'and' 'and_ln29_84' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 334 [1/1] (0.97ns) (out node of the LUT)   --->   "%select_ln29_48 = select i1 %and_ln29_84, float %conv_out_load_48, float 0x3810000000000000" [maxpool/max_pool.cpp:29]   --->   Operation 334 'select' 'select_ln29_48' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.68>
ST_12 : Operation 335 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_15 = add i13 66, %trunc_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 335 'add' 'add_ln29_15' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 336 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_16 = add i13 %zext_ln13, %add_ln29_15" [maxpool/max_pool.cpp:29]   --->   Operation 336 'add' 'add_ln29_16' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 337 [1/1] (0.00ns)   --->   "%sext_ln29_6 = sext i13 %add_ln29_16 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 337 'sext' 'sext_ln29_6' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 338 [1/1] (0.00ns)   --->   "%conv_out_addr_21 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_6" [maxpool/max_pool.cpp:29]   --->   Operation 338 'getelementptr' 'conv_out_addr_21' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 339 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_18 = add i13 78, %trunc_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 339 'add' 'add_ln29_18' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 340 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_19 = add i13 %zext_ln13, %add_ln29_18" [maxpool/max_pool.cpp:29]   --->   Operation 340 'add' 'add_ln29_19' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 341 [1/1] (0.00ns)   --->   "%sext_ln29_7 = sext i13 %add_ln29_19 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 341 'sext' 'sext_ln29_7' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 342 [1/1] (0.00ns)   --->   "%conv_out_addr_25 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_7" [maxpool/max_pool.cpp:29]   --->   Operation 342 'getelementptr' 'conv_out_addr_25' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 343 [1/1] (0.00ns)   --->   "%bitcast_ln29_1 = bitcast float %conv_out_load_1 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 343 'bitcast' 'bitcast_ln29_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 344 [1/1] (0.00ns)   --->   "%tmp_4 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_1, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 344 'partselect' 'tmp_4' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 345 [1/1] (0.00ns)   --->   "%trunc_ln29_9 = trunc i32 %bitcast_ln29_1 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 345 'trunc' 'trunc_ln29_9' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 346 [1/1] (0.00ns)   --->   "%bitcast_ln29_2 = bitcast float %select_ln29 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 346 'bitcast' 'bitcast_ln29_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 347 [1/1] (0.00ns)   --->   "%tmp_5 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_2, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 347 'partselect' 'tmp_5' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 348 [1/1] (0.00ns)   --->   "%trunc_ln29_10 = trunc i32 %bitcast_ln29_2 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 348 'trunc' 'trunc_ln29_10' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 349 [1/1] (1.55ns)   --->   "%icmp_ln29_2 = icmp ne i8 %tmp_4, -1" [maxpool/max_pool.cpp:29]   --->   Operation 349 'icmp' 'icmp_ln29_2' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 350 [1/1] (2.44ns)   --->   "%icmp_ln29_3 = icmp eq i23 %trunc_ln29_9, 0" [maxpool/max_pool.cpp:29]   --->   Operation 350 'icmp' 'icmp_ln29_3' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_2)   --->   "%or_ln29_1 = or i1 %icmp_ln29_3, %icmp_ln29_2" [maxpool/max_pool.cpp:29]   --->   Operation 351 'or' 'or_ln29_1' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 352 [1/1] (1.55ns)   --->   "%icmp_ln29_4 = icmp ne i8 %tmp_5, -1" [maxpool/max_pool.cpp:29]   --->   Operation 352 'icmp' 'icmp_ln29_4' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 353 [1/1] (2.44ns)   --->   "%icmp_ln29_5 = icmp eq i23 %trunc_ln29_10, 0" [maxpool/max_pool.cpp:29]   --->   Operation 353 'icmp' 'icmp_ln29_5' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_2)   --->   "%or_ln29_2 = or i1 %icmp_ln29_5, %icmp_ln29_4" [maxpool/max_pool.cpp:29]   --->   Operation 354 'or' 'or_ln29_2' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 355 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_2)   --->   "%and_ln29_1 = and i1 %or_ln29_1, %or_ln29_2" [maxpool/max_pool.cpp:29]   --->   Operation 355 'and' 'and_ln29_1' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 356 [1/2] (5.43ns)   --->   "%tmp_6 = fcmp ogt float %conv_out_load_1, %select_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 356 'fcmp' 'tmp_6' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 357 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_2 = and i1 %and_ln29_1, %tmp_6" [maxpool/max_pool.cpp:29]   --->   Operation 357 'and' 'and_ln29_2' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 358 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_1 = select i1 %and_ln29_2, float %conv_out_load_1, float %select_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 358 'select' 'select_ln29_1' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 359 [1/1] (0.00ns)   --->   "%bitcast_ln29_8 = bitcast float %conv_out_load_5 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 359 'bitcast' 'bitcast_ln29_8' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 360 [1/1] (0.00ns)   --->   "%tmp_14 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_8, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 360 'partselect' 'tmp_14' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 361 [1/1] (0.00ns)   --->   "%trunc_ln29_16 = trunc i32 %bitcast_ln29_8 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 361 'trunc' 'trunc_ln29_16' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 362 [1/1] (0.00ns)   --->   "%bitcast_ln29_9 = bitcast float %select_ln29_4 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 362 'bitcast' 'bitcast_ln29_9' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 363 [1/1] (0.00ns)   --->   "%tmp_15 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_9, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 363 'partselect' 'tmp_15' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 364 [1/1] (0.00ns)   --->   "%trunc_ln29_17 = trunc i32 %bitcast_ln29_9 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 364 'trunc' 'trunc_ln29_17' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_12 : Operation 365 [1/1] (1.55ns)   --->   "%icmp_ln29_16 = icmp ne i8 %tmp_14, -1" [maxpool/max_pool.cpp:29]   --->   Operation 365 'icmp' 'icmp_ln29_16' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 366 [1/1] (2.44ns)   --->   "%icmp_ln29_17 = icmp eq i23 %trunc_ln29_16, 0" [maxpool/max_pool.cpp:29]   --->   Operation 366 'icmp' 'icmp_ln29_17' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_9)   --->   "%or_ln29_8 = or i1 %icmp_ln29_17, %icmp_ln29_16" [maxpool/max_pool.cpp:29]   --->   Operation 367 'or' 'or_ln29_8' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 368 [1/1] (1.55ns)   --->   "%icmp_ln29_18 = icmp ne i8 %tmp_15, -1" [maxpool/max_pool.cpp:29]   --->   Operation 368 'icmp' 'icmp_ln29_18' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 369 [1/1] (2.44ns)   --->   "%icmp_ln29_19 = icmp eq i23 %trunc_ln29_17, 0" [maxpool/max_pool.cpp:29]   --->   Operation 369 'icmp' 'icmp_ln29_19' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_9)   --->   "%or_ln29_9 = or i1 %icmp_ln29_19, %icmp_ln29_18" [maxpool/max_pool.cpp:29]   --->   Operation 370 'or' 'or_ln29_9' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 371 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_9)   --->   "%and_ln29_8 = and i1 %or_ln29_8, %or_ln29_9" [maxpool/max_pool.cpp:29]   --->   Operation 371 'and' 'and_ln29_8' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 372 [1/2] (5.43ns)   --->   "%tmp_16 = fcmp ogt float %conv_out_load_5, %select_ln29_4" [maxpool/max_pool.cpp:29]   --->   Operation 372 'fcmp' 'tmp_16' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 373 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_9 = and i1 %and_ln29_8, %tmp_16" [maxpool/max_pool.cpp:29]   --->   Operation 373 'and' 'and_ln29_9' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 374 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_5 = select i1 %and_ln29_9, float %conv_out_load_5, float %select_ln29_4" [maxpool/max_pool.cpp:29]   --->   Operation 374 'select' 'select_ln29_5' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 375 [2/2] (5.43ns)   --->   "%tmp_27 = fcmp ogt float %conv_out_load_9, %select_ln29_8" [maxpool/max_pool.cpp:29]   --->   Operation 375 'fcmp' 'tmp_27' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 376 [1/2] (3.25ns)   --->   "%conv_out_load_13 = load float* %conv_out_addr_13, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 376 'load' 'conv_out_load_13' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_12 : Operation 377 [2/2] (5.43ns)   --->   "%tmp_38 = fcmp ogt float %conv_out_load_13, %select_ln29_12" [maxpool/max_pool.cpp:29]   --->   Operation 377 'fcmp' 'tmp_38' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 378 [1/2] (3.25ns)   --->   "%conv_out_load_17 = load float* %conv_out_addr_17, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 378 'load' 'conv_out_load_17' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_12 : Operation 379 [2/2] (3.25ns)   --->   "%conv_out_load_21 = load float* %conv_out_addr_21, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 379 'load' 'conv_out_load_21' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_12 : Operation 380 [2/2] (3.25ns)   --->   "%conv_out_load_25 = load float* %conv_out_addr_25, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 380 'load' 'conv_out_load_25' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 13 <SV = 12> <Delay = 8.68>
ST_13 : Operation 381 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_22 = add i13 90, %trunc_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 381 'add' 'add_ln29_22' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 382 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_23 = add i13 %zext_ln13, %add_ln29_22" [maxpool/max_pool.cpp:29]   --->   Operation 382 'add' 'add_ln29_23' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 383 [1/1] (0.00ns)   --->   "%sext_ln29_9 = sext i13 %add_ln29_23 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 383 'sext' 'sext_ln29_9' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 384 [1/1] (0.00ns)   --->   "%conv_out_addr_29 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_9" [maxpool/max_pool.cpp:29]   --->   Operation 384 'getelementptr' 'conv_out_addr_29' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 385 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_25 = add i13 102, %trunc_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 385 'add' 'add_ln29_25' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 386 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_26 = add i13 %zext_ln13, %add_ln29_25" [maxpool/max_pool.cpp:29]   --->   Operation 386 'add' 'add_ln29_26' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 387 [1/1] (0.00ns)   --->   "%sext_ln29_10 = sext i13 %add_ln29_26 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 387 'sext' 'sext_ln29_10' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 388 [1/1] (0.00ns)   --->   "%conv_out_addr_33 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_10" [maxpool/max_pool.cpp:29]   --->   Operation 388 'getelementptr' 'conv_out_addr_33' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 389 [1/1] (0.00ns)   --->   "%bitcast_ln29_15 = bitcast float %conv_out_load_9 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 389 'bitcast' 'bitcast_ln29_15' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 390 [1/1] (0.00ns)   --->   "%tmp_25 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_15, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 390 'partselect' 'tmp_25' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 391 [1/1] (0.00ns)   --->   "%trunc_ln29_23 = trunc i32 %bitcast_ln29_15 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 391 'trunc' 'trunc_ln29_23' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 392 [1/1] (0.00ns)   --->   "%bitcast_ln29_16 = bitcast float %select_ln29_8 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 392 'bitcast' 'bitcast_ln29_16' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 393 [1/1] (0.00ns)   --->   "%tmp_26 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_16, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 393 'partselect' 'tmp_26' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 394 [1/1] (0.00ns)   --->   "%trunc_ln29_24 = trunc i32 %bitcast_ln29_16 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 394 'trunc' 'trunc_ln29_24' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 395 [1/1] (1.55ns)   --->   "%icmp_ln29_30 = icmp ne i8 %tmp_25, -1" [maxpool/max_pool.cpp:29]   --->   Operation 395 'icmp' 'icmp_ln29_30' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 396 [1/1] (2.44ns)   --->   "%icmp_ln29_31 = icmp eq i23 %trunc_ln29_23, 0" [maxpool/max_pool.cpp:29]   --->   Operation 396 'icmp' 'icmp_ln29_31' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_16)   --->   "%or_ln29_15 = or i1 %icmp_ln29_31, %icmp_ln29_30" [maxpool/max_pool.cpp:29]   --->   Operation 397 'or' 'or_ln29_15' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 398 [1/1] (1.55ns)   --->   "%icmp_ln29_32 = icmp ne i8 %tmp_26, -1" [maxpool/max_pool.cpp:29]   --->   Operation 398 'icmp' 'icmp_ln29_32' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 399 [1/1] (2.44ns)   --->   "%icmp_ln29_33 = icmp eq i23 %trunc_ln29_24, 0" [maxpool/max_pool.cpp:29]   --->   Operation 399 'icmp' 'icmp_ln29_33' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 400 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_16)   --->   "%or_ln29_16 = or i1 %icmp_ln29_33, %icmp_ln29_32" [maxpool/max_pool.cpp:29]   --->   Operation 400 'or' 'or_ln29_16' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_16)   --->   "%and_ln29_15 = and i1 %or_ln29_15, %or_ln29_16" [maxpool/max_pool.cpp:29]   --->   Operation 401 'and' 'and_ln29_15' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 402 [1/2] (5.43ns)   --->   "%tmp_27 = fcmp ogt float %conv_out_load_9, %select_ln29_8" [maxpool/max_pool.cpp:29]   --->   Operation 402 'fcmp' 'tmp_27' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 403 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_16 = and i1 %and_ln29_15, %tmp_27" [maxpool/max_pool.cpp:29]   --->   Operation 403 'and' 'and_ln29_16' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 404 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_9 = select i1 %and_ln29_16, float %conv_out_load_9, float %select_ln29_8" [maxpool/max_pool.cpp:29]   --->   Operation 404 'select' 'select_ln29_9' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 405 [1/1] (0.00ns)   --->   "%bitcast_ln29_22 = bitcast float %conv_out_load_13 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 405 'bitcast' 'bitcast_ln29_22' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 406 [1/1] (0.00ns)   --->   "%tmp_36 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_22, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 406 'partselect' 'tmp_36' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 407 [1/1] (0.00ns)   --->   "%trunc_ln29_30 = trunc i32 %bitcast_ln29_22 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 407 'trunc' 'trunc_ln29_30' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 408 [1/1] (0.00ns)   --->   "%bitcast_ln29_23 = bitcast float %select_ln29_12 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 408 'bitcast' 'bitcast_ln29_23' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 409 [1/1] (0.00ns)   --->   "%tmp_37 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_23, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 409 'partselect' 'tmp_37' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 410 [1/1] (0.00ns)   --->   "%trunc_ln29_31 = trunc i32 %bitcast_ln29_23 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 410 'trunc' 'trunc_ln29_31' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_13 : Operation 411 [1/1] (1.55ns)   --->   "%icmp_ln29_44 = icmp ne i8 %tmp_36, -1" [maxpool/max_pool.cpp:29]   --->   Operation 411 'icmp' 'icmp_ln29_44' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 412 [1/1] (2.44ns)   --->   "%icmp_ln29_45 = icmp eq i23 %trunc_ln29_30, 0" [maxpool/max_pool.cpp:29]   --->   Operation 412 'icmp' 'icmp_ln29_45' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 413 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_23)   --->   "%or_ln29_22 = or i1 %icmp_ln29_45, %icmp_ln29_44" [maxpool/max_pool.cpp:29]   --->   Operation 413 'or' 'or_ln29_22' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 414 [1/1] (1.55ns)   --->   "%icmp_ln29_46 = icmp ne i8 %tmp_37, -1" [maxpool/max_pool.cpp:29]   --->   Operation 414 'icmp' 'icmp_ln29_46' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 415 [1/1] (2.44ns)   --->   "%icmp_ln29_47 = icmp eq i23 %trunc_ln29_31, 0" [maxpool/max_pool.cpp:29]   --->   Operation 415 'icmp' 'icmp_ln29_47' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 416 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_23)   --->   "%or_ln29_23 = or i1 %icmp_ln29_47, %icmp_ln29_46" [maxpool/max_pool.cpp:29]   --->   Operation 416 'or' 'or_ln29_23' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 417 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_23)   --->   "%and_ln29_22 = and i1 %or_ln29_22, %or_ln29_23" [maxpool/max_pool.cpp:29]   --->   Operation 417 'and' 'and_ln29_22' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 418 [1/2] (5.43ns)   --->   "%tmp_38 = fcmp ogt float %conv_out_load_13, %select_ln29_12" [maxpool/max_pool.cpp:29]   --->   Operation 418 'fcmp' 'tmp_38' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 419 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_23 = and i1 %and_ln29_22, %tmp_38" [maxpool/max_pool.cpp:29]   --->   Operation 419 'and' 'and_ln29_23' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 420 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_13 = select i1 %and_ln29_23, float %conv_out_load_13, float %select_ln29_12" [maxpool/max_pool.cpp:29]   --->   Operation 420 'select' 'select_ln29_13' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 421 [2/2] (5.43ns)   --->   "%tmp_49 = fcmp ogt float %conv_out_load_17, %select_ln29_16" [maxpool/max_pool.cpp:29]   --->   Operation 421 'fcmp' 'tmp_49' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 422 [1/2] (3.25ns)   --->   "%conv_out_load_21 = load float* %conv_out_addr_21, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 422 'load' 'conv_out_load_21' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_13 : Operation 423 [2/2] (5.43ns)   --->   "%tmp_60 = fcmp ogt float %conv_out_load_21, %select_ln29_20" [maxpool/max_pool.cpp:29]   --->   Operation 423 'fcmp' 'tmp_60' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 424 [1/2] (3.25ns)   --->   "%conv_out_load_25 = load float* %conv_out_addr_25, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 424 'load' 'conv_out_load_25' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_13 : Operation 425 [2/2] (3.25ns)   --->   "%conv_out_load_29 = load float* %conv_out_addr_29, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 425 'load' 'conv_out_load_29' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_13 : Operation 426 [2/2] (3.25ns)   --->   "%conv_out_load_33 = load float* %conv_out_addr_33, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 426 'load' 'conv_out_load_33' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 14 <SV = 13> <Delay = 8.68>
ST_14 : Operation 427 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_29 = add i13 114, %trunc_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 427 'add' 'add_ln29_29' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 428 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_30 = add i13 %zext_ln13, %add_ln29_29" [maxpool/max_pool.cpp:29]   --->   Operation 428 'add' 'add_ln29_30' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 429 [1/1] (0.00ns)   --->   "%sext_ln29_12 = sext i13 %add_ln29_30 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 429 'sext' 'sext_ln29_12' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 430 [1/1] (0.00ns)   --->   "%conv_out_addr_37 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_12" [maxpool/max_pool.cpp:29]   --->   Operation 430 'getelementptr' 'conv_out_addr_37' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 431 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_32 = add i13 126, %trunc_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 431 'add' 'add_ln29_32' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 432 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_33 = add i13 %zext_ln13, %add_ln29_32" [maxpool/max_pool.cpp:29]   --->   Operation 432 'add' 'add_ln29_33' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_14 : Operation 433 [1/1] (0.00ns)   --->   "%sext_ln29_13 = sext i13 %add_ln29_33 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 433 'sext' 'sext_ln29_13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 434 [1/1] (0.00ns)   --->   "%conv_out_addr_41 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_13" [maxpool/max_pool.cpp:29]   --->   Operation 434 'getelementptr' 'conv_out_addr_41' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 435 [1/1] (0.00ns)   --->   "%bitcast_ln29_29 = bitcast float %conv_out_load_17 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 435 'bitcast' 'bitcast_ln29_29' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 436 [1/1] (0.00ns)   --->   "%tmp_47 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_29, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 436 'partselect' 'tmp_47' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 437 [1/1] (0.00ns)   --->   "%trunc_ln29_37 = trunc i32 %bitcast_ln29_29 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 437 'trunc' 'trunc_ln29_37' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 438 [1/1] (0.00ns)   --->   "%bitcast_ln29_30 = bitcast float %select_ln29_16 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 438 'bitcast' 'bitcast_ln29_30' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 439 [1/1] (0.00ns)   --->   "%tmp_48 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_30, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 439 'partselect' 'tmp_48' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 440 [1/1] (0.00ns)   --->   "%trunc_ln29_38 = trunc i32 %bitcast_ln29_30 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 440 'trunc' 'trunc_ln29_38' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 441 [1/1] (1.55ns)   --->   "%icmp_ln29_58 = icmp ne i8 %tmp_47, -1" [maxpool/max_pool.cpp:29]   --->   Operation 441 'icmp' 'icmp_ln29_58' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 442 [1/1] (2.44ns)   --->   "%icmp_ln29_59 = icmp eq i23 %trunc_ln29_37, 0" [maxpool/max_pool.cpp:29]   --->   Operation 442 'icmp' 'icmp_ln29_59' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_30)   --->   "%or_ln29_29 = or i1 %icmp_ln29_59, %icmp_ln29_58" [maxpool/max_pool.cpp:29]   --->   Operation 443 'or' 'or_ln29_29' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 444 [1/1] (1.55ns)   --->   "%icmp_ln29_60 = icmp ne i8 %tmp_48, -1" [maxpool/max_pool.cpp:29]   --->   Operation 444 'icmp' 'icmp_ln29_60' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 445 [1/1] (2.44ns)   --->   "%icmp_ln29_61 = icmp eq i23 %trunc_ln29_38, 0" [maxpool/max_pool.cpp:29]   --->   Operation 445 'icmp' 'icmp_ln29_61' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_30)   --->   "%or_ln29_30 = or i1 %icmp_ln29_61, %icmp_ln29_60" [maxpool/max_pool.cpp:29]   --->   Operation 446 'or' 'or_ln29_30' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_30)   --->   "%and_ln29_29 = and i1 %or_ln29_29, %or_ln29_30" [maxpool/max_pool.cpp:29]   --->   Operation 447 'and' 'and_ln29_29' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 448 [1/2] (5.43ns)   --->   "%tmp_49 = fcmp ogt float %conv_out_load_17, %select_ln29_16" [maxpool/max_pool.cpp:29]   --->   Operation 448 'fcmp' 'tmp_49' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 449 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_30 = and i1 %and_ln29_29, %tmp_49" [maxpool/max_pool.cpp:29]   --->   Operation 449 'and' 'and_ln29_30' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 450 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_17 = select i1 %and_ln29_30, float %conv_out_load_17, float %select_ln29_16" [maxpool/max_pool.cpp:29]   --->   Operation 450 'select' 'select_ln29_17' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 451 [1/1] (0.00ns)   --->   "%bitcast_ln29_36 = bitcast float %conv_out_load_21 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 451 'bitcast' 'bitcast_ln29_36' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 452 [1/1] (0.00ns)   --->   "%tmp_58 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_36, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 452 'partselect' 'tmp_58' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 453 [1/1] (0.00ns)   --->   "%trunc_ln29_44 = trunc i32 %bitcast_ln29_36 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 453 'trunc' 'trunc_ln29_44' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 454 [1/1] (0.00ns)   --->   "%bitcast_ln29_37 = bitcast float %select_ln29_20 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 454 'bitcast' 'bitcast_ln29_37' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 455 [1/1] (0.00ns)   --->   "%tmp_59 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_37, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 455 'partselect' 'tmp_59' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 456 [1/1] (0.00ns)   --->   "%trunc_ln29_45 = trunc i32 %bitcast_ln29_37 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 456 'trunc' 'trunc_ln29_45' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_14 : Operation 457 [1/1] (1.55ns)   --->   "%icmp_ln29_72 = icmp ne i8 %tmp_58, -1" [maxpool/max_pool.cpp:29]   --->   Operation 457 'icmp' 'icmp_ln29_72' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 458 [1/1] (2.44ns)   --->   "%icmp_ln29_73 = icmp eq i23 %trunc_ln29_44, 0" [maxpool/max_pool.cpp:29]   --->   Operation 458 'icmp' 'icmp_ln29_73' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 459 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_37)   --->   "%or_ln29_36 = or i1 %icmp_ln29_73, %icmp_ln29_72" [maxpool/max_pool.cpp:29]   --->   Operation 459 'or' 'or_ln29_36' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 460 [1/1] (1.55ns)   --->   "%icmp_ln29_74 = icmp ne i8 %tmp_59, -1" [maxpool/max_pool.cpp:29]   --->   Operation 460 'icmp' 'icmp_ln29_74' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 461 [1/1] (2.44ns)   --->   "%icmp_ln29_75 = icmp eq i23 %trunc_ln29_45, 0" [maxpool/max_pool.cpp:29]   --->   Operation 461 'icmp' 'icmp_ln29_75' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_37)   --->   "%or_ln29_37 = or i1 %icmp_ln29_75, %icmp_ln29_74" [maxpool/max_pool.cpp:29]   --->   Operation 462 'or' 'or_ln29_37' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 463 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_37)   --->   "%and_ln29_36 = and i1 %or_ln29_36, %or_ln29_37" [maxpool/max_pool.cpp:29]   --->   Operation 463 'and' 'and_ln29_36' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 464 [1/2] (5.43ns)   --->   "%tmp_60 = fcmp ogt float %conv_out_load_21, %select_ln29_20" [maxpool/max_pool.cpp:29]   --->   Operation 464 'fcmp' 'tmp_60' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 465 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_37 = and i1 %and_ln29_36, %tmp_60" [maxpool/max_pool.cpp:29]   --->   Operation 465 'and' 'and_ln29_37' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 466 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_21 = select i1 %and_ln29_37, float %conv_out_load_21, float %select_ln29_20" [maxpool/max_pool.cpp:29]   --->   Operation 466 'select' 'select_ln29_21' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 467 [2/2] (5.43ns)   --->   "%tmp_71 = fcmp ogt float %conv_out_load_25, %select_ln29_24" [maxpool/max_pool.cpp:29]   --->   Operation 467 'fcmp' 'tmp_71' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 468 [1/2] (3.25ns)   --->   "%conv_out_load_29 = load float* %conv_out_addr_29, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 468 'load' 'conv_out_load_29' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_14 : Operation 469 [2/2] (5.43ns)   --->   "%tmp_82 = fcmp ogt float %conv_out_load_29, %select_ln29_28" [maxpool/max_pool.cpp:29]   --->   Operation 469 'fcmp' 'tmp_82' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 470 [1/2] (3.25ns)   --->   "%conv_out_load_33 = load float* %conv_out_addr_33, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 470 'load' 'conv_out_load_33' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_14 : Operation 471 [2/2] (3.25ns)   --->   "%conv_out_load_37 = load float* %conv_out_addr_37, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 471 'load' 'conv_out_load_37' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_14 : Operation 472 [2/2] (3.25ns)   --->   "%conv_out_load_41 = load float* %conv_out_addr_41, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 472 'load' 'conv_out_load_41' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 15 <SV = 14> <Delay = 8.68>
ST_15 : Operation 473 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_36 = add i13 138, %trunc_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 473 'add' 'add_ln29_36' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 474 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_37 = add i13 %zext_ln13, %add_ln29_36" [maxpool/max_pool.cpp:29]   --->   Operation 474 'add' 'add_ln29_37' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 475 [1/1] (0.00ns)   --->   "%sext_ln29_15 = sext i13 %add_ln29_37 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 475 'sext' 'sext_ln29_15' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 476 [1/1] (0.00ns)   --->   "%conv_out_addr_45 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_15" [maxpool/max_pool.cpp:29]   --->   Operation 476 'getelementptr' 'conv_out_addr_45' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 477 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_39 = add i13 150, %trunc_ln29" [maxpool/max_pool.cpp:29]   --->   Operation 477 'add' 'add_ln29_39' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 478 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_40 = add i13 %zext_ln13, %add_ln29_39" [maxpool/max_pool.cpp:29]   --->   Operation 478 'add' 'add_ln29_40' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 479 [1/1] (0.00ns)   --->   "%sext_ln29_16 = sext i13 %add_ln29_40 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 479 'sext' 'sext_ln29_16' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 480 [1/1] (0.00ns)   --->   "%conv_out_addr_49 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_16" [maxpool/max_pool.cpp:29]   --->   Operation 480 'getelementptr' 'conv_out_addr_49' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 481 [1/1] (0.00ns)   --->   "%bitcast_ln29_43 = bitcast float %conv_out_load_25 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 481 'bitcast' 'bitcast_ln29_43' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 482 [1/1] (0.00ns)   --->   "%tmp_69 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_43, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 482 'partselect' 'tmp_69' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 483 [1/1] (0.00ns)   --->   "%trunc_ln29_51 = trunc i32 %bitcast_ln29_43 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 483 'trunc' 'trunc_ln29_51' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 484 [1/1] (0.00ns)   --->   "%bitcast_ln29_44 = bitcast float %select_ln29_24 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 484 'bitcast' 'bitcast_ln29_44' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 485 [1/1] (0.00ns)   --->   "%tmp_70 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_44, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 485 'partselect' 'tmp_70' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 486 [1/1] (0.00ns)   --->   "%trunc_ln29_52 = trunc i32 %bitcast_ln29_44 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 486 'trunc' 'trunc_ln29_52' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 487 [1/1] (1.55ns)   --->   "%icmp_ln29_86 = icmp ne i8 %tmp_69, -1" [maxpool/max_pool.cpp:29]   --->   Operation 487 'icmp' 'icmp_ln29_86' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 488 [1/1] (2.44ns)   --->   "%icmp_ln29_87 = icmp eq i23 %trunc_ln29_51, 0" [maxpool/max_pool.cpp:29]   --->   Operation 488 'icmp' 'icmp_ln29_87' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 489 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_44)   --->   "%or_ln29_43 = or i1 %icmp_ln29_87, %icmp_ln29_86" [maxpool/max_pool.cpp:29]   --->   Operation 489 'or' 'or_ln29_43' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 490 [1/1] (1.55ns)   --->   "%icmp_ln29_88 = icmp ne i8 %tmp_70, -1" [maxpool/max_pool.cpp:29]   --->   Operation 490 'icmp' 'icmp_ln29_88' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 491 [1/1] (2.44ns)   --->   "%icmp_ln29_89 = icmp eq i23 %trunc_ln29_52, 0" [maxpool/max_pool.cpp:29]   --->   Operation 491 'icmp' 'icmp_ln29_89' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_44)   --->   "%or_ln29_44 = or i1 %icmp_ln29_89, %icmp_ln29_88" [maxpool/max_pool.cpp:29]   --->   Operation 492 'or' 'or_ln29_44' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_44)   --->   "%and_ln29_43 = and i1 %or_ln29_43, %or_ln29_44" [maxpool/max_pool.cpp:29]   --->   Operation 493 'and' 'and_ln29_43' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 494 [1/2] (5.43ns)   --->   "%tmp_71 = fcmp ogt float %conv_out_load_25, %select_ln29_24" [maxpool/max_pool.cpp:29]   --->   Operation 494 'fcmp' 'tmp_71' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 495 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_44 = and i1 %and_ln29_43, %tmp_71" [maxpool/max_pool.cpp:29]   --->   Operation 495 'and' 'and_ln29_44' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 496 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_25 = select i1 %and_ln29_44, float %conv_out_load_25, float %select_ln29_24" [maxpool/max_pool.cpp:29]   --->   Operation 496 'select' 'select_ln29_25' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 497 [1/1] (0.00ns)   --->   "%bitcast_ln29_50 = bitcast float %conv_out_load_29 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 497 'bitcast' 'bitcast_ln29_50' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 498 [1/1] (0.00ns)   --->   "%tmp_80 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_50, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 498 'partselect' 'tmp_80' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 499 [1/1] (0.00ns)   --->   "%trunc_ln29_58 = trunc i32 %bitcast_ln29_50 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 499 'trunc' 'trunc_ln29_58' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 500 [1/1] (0.00ns)   --->   "%bitcast_ln29_51 = bitcast float %select_ln29_28 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 500 'bitcast' 'bitcast_ln29_51' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 501 [1/1] (0.00ns)   --->   "%tmp_81 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_51, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 501 'partselect' 'tmp_81' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 502 [1/1] (0.00ns)   --->   "%trunc_ln29_59 = trunc i32 %bitcast_ln29_51 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 502 'trunc' 'trunc_ln29_59' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_15 : Operation 503 [1/1] (1.55ns)   --->   "%icmp_ln29_100 = icmp ne i8 %tmp_80, -1" [maxpool/max_pool.cpp:29]   --->   Operation 503 'icmp' 'icmp_ln29_100' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 504 [1/1] (2.44ns)   --->   "%icmp_ln29_101 = icmp eq i23 %trunc_ln29_58, 0" [maxpool/max_pool.cpp:29]   --->   Operation 504 'icmp' 'icmp_ln29_101' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 505 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_51)   --->   "%or_ln29_50 = or i1 %icmp_ln29_101, %icmp_ln29_100" [maxpool/max_pool.cpp:29]   --->   Operation 505 'or' 'or_ln29_50' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 506 [1/1] (1.55ns)   --->   "%icmp_ln29_102 = icmp ne i8 %tmp_81, -1" [maxpool/max_pool.cpp:29]   --->   Operation 506 'icmp' 'icmp_ln29_102' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 507 [1/1] (2.44ns)   --->   "%icmp_ln29_103 = icmp eq i23 %trunc_ln29_59, 0" [maxpool/max_pool.cpp:29]   --->   Operation 507 'icmp' 'icmp_ln29_103' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_51)   --->   "%or_ln29_51 = or i1 %icmp_ln29_103, %icmp_ln29_102" [maxpool/max_pool.cpp:29]   --->   Operation 508 'or' 'or_ln29_51' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_51)   --->   "%and_ln29_50 = and i1 %or_ln29_50, %or_ln29_51" [maxpool/max_pool.cpp:29]   --->   Operation 509 'and' 'and_ln29_50' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 510 [1/2] (5.43ns)   --->   "%tmp_82 = fcmp ogt float %conv_out_load_29, %select_ln29_28" [maxpool/max_pool.cpp:29]   --->   Operation 510 'fcmp' 'tmp_82' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 511 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_51 = and i1 %and_ln29_50, %tmp_82" [maxpool/max_pool.cpp:29]   --->   Operation 511 'and' 'and_ln29_51' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 512 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_29 = select i1 %and_ln29_51, float %conv_out_load_29, float %select_ln29_28" [maxpool/max_pool.cpp:29]   --->   Operation 512 'select' 'select_ln29_29' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 513 [2/2] (5.43ns)   --->   "%tmp_93 = fcmp ogt float %conv_out_load_33, %select_ln29_32" [maxpool/max_pool.cpp:29]   --->   Operation 513 'fcmp' 'tmp_93' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 514 [1/2] (3.25ns)   --->   "%conv_out_load_37 = load float* %conv_out_addr_37, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 514 'load' 'conv_out_load_37' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_15 : Operation 515 [2/2] (5.43ns)   --->   "%tmp_104 = fcmp ogt float %conv_out_load_37, %select_ln29_36" [maxpool/max_pool.cpp:29]   --->   Operation 515 'fcmp' 'tmp_104' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 516 [1/2] (3.25ns)   --->   "%conv_out_load_41 = load float* %conv_out_addr_41, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 516 'load' 'conv_out_load_41' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_15 : Operation 517 [2/2] (3.25ns)   --->   "%conv_out_load_45 = load float* %conv_out_addr_45, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 517 'load' 'conv_out_load_45' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_15 : Operation 518 [2/2] (3.25ns)   --->   "%conv_out_load_49 = load float* %conv_out_addr_49, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 518 'load' 'conv_out_load_49' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 16 <SV = 15> <Delay = 8.68>
ST_16 : Operation 519 [1/1] (1.67ns)   --->   "%add_ln29_41 = add i13 %zext_ln13, %mul_ln29_3" [maxpool/max_pool.cpp:29]   --->   Operation 519 'add' 'add_ln29_41' <Predicate = (!icmp_ln13)> <Delay = 1.67> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 520 [1/1] (0.00ns)   --->   "%sext_ln29_17 = sext i13 %add_ln29_41 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 520 'sext' 'sext_ln29_17' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 521 [1/1] (0.00ns)   --->   "%conv_out_addr_2 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_17" [maxpool/max_pool.cpp:29]   --->   Operation 521 'getelementptr' 'conv_out_addr_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 522 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_43 = add i13 12, %mul_ln29_3" [maxpool/max_pool.cpp:29]   --->   Operation 522 'add' 'add_ln29_43' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 523 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_44 = add i13 %zext_ln13, %add_ln29_43" [maxpool/max_pool.cpp:29]   --->   Operation 523 'add' 'add_ln29_44' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_16 : Operation 524 [1/1] (0.00ns)   --->   "%sext_ln29_18 = sext i13 %add_ln29_44 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 524 'sext' 'sext_ln29_18' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 525 [1/1] (0.00ns)   --->   "%conv_out_addr_6 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_18" [maxpool/max_pool.cpp:29]   --->   Operation 525 'getelementptr' 'conv_out_addr_6' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 526 [2/2] (3.25ns)   --->   "%conv_out_load_2 = load float* %conv_out_addr_2, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 526 'load' 'conv_out_load_2' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_16 : Operation 527 [2/2] (3.25ns)   --->   "%conv_out_load_6 = load float* %conv_out_addr_6, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 527 'load' 'conv_out_load_6' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_16 : Operation 528 [1/1] (0.00ns)   --->   "%bitcast_ln29_57 = bitcast float %conv_out_load_33 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 528 'bitcast' 'bitcast_ln29_57' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 529 [1/1] (0.00ns)   --->   "%tmp_91 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_57, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 529 'partselect' 'tmp_91' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 530 [1/1] (0.00ns)   --->   "%trunc_ln29_65 = trunc i32 %bitcast_ln29_57 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 530 'trunc' 'trunc_ln29_65' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 531 [1/1] (0.00ns)   --->   "%bitcast_ln29_58 = bitcast float %select_ln29_32 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 531 'bitcast' 'bitcast_ln29_58' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 532 [1/1] (0.00ns)   --->   "%tmp_92 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_58, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 532 'partselect' 'tmp_92' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 533 [1/1] (0.00ns)   --->   "%trunc_ln29_66 = trunc i32 %bitcast_ln29_58 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 533 'trunc' 'trunc_ln29_66' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 534 [1/1] (1.55ns)   --->   "%icmp_ln29_114 = icmp ne i8 %tmp_91, -1" [maxpool/max_pool.cpp:29]   --->   Operation 534 'icmp' 'icmp_ln29_114' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 535 [1/1] (2.44ns)   --->   "%icmp_ln29_115 = icmp eq i23 %trunc_ln29_65, 0" [maxpool/max_pool.cpp:29]   --->   Operation 535 'icmp' 'icmp_ln29_115' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 536 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_58)   --->   "%or_ln29_57 = or i1 %icmp_ln29_115, %icmp_ln29_114" [maxpool/max_pool.cpp:29]   --->   Operation 536 'or' 'or_ln29_57' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 537 [1/1] (1.55ns)   --->   "%icmp_ln29_116 = icmp ne i8 %tmp_92, -1" [maxpool/max_pool.cpp:29]   --->   Operation 537 'icmp' 'icmp_ln29_116' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 538 [1/1] (2.44ns)   --->   "%icmp_ln29_117 = icmp eq i23 %trunc_ln29_66, 0" [maxpool/max_pool.cpp:29]   --->   Operation 538 'icmp' 'icmp_ln29_117' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 539 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_58)   --->   "%or_ln29_58 = or i1 %icmp_ln29_117, %icmp_ln29_116" [maxpool/max_pool.cpp:29]   --->   Operation 539 'or' 'or_ln29_58' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 540 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_58)   --->   "%and_ln29_57 = and i1 %or_ln29_57, %or_ln29_58" [maxpool/max_pool.cpp:29]   --->   Operation 540 'and' 'and_ln29_57' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 541 [1/2] (5.43ns)   --->   "%tmp_93 = fcmp ogt float %conv_out_load_33, %select_ln29_32" [maxpool/max_pool.cpp:29]   --->   Operation 541 'fcmp' 'tmp_93' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 542 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_58 = and i1 %and_ln29_57, %tmp_93" [maxpool/max_pool.cpp:29]   --->   Operation 542 'and' 'and_ln29_58' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 543 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_33 = select i1 %and_ln29_58, float %conv_out_load_33, float %select_ln29_32" [maxpool/max_pool.cpp:29]   --->   Operation 543 'select' 'select_ln29_33' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 544 [1/1] (0.00ns)   --->   "%bitcast_ln29_64 = bitcast float %conv_out_load_37 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 544 'bitcast' 'bitcast_ln29_64' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 545 [1/1] (0.00ns)   --->   "%tmp_102 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_64, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 545 'partselect' 'tmp_102' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 546 [1/1] (0.00ns)   --->   "%trunc_ln29_72 = trunc i32 %bitcast_ln29_64 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 546 'trunc' 'trunc_ln29_72' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 547 [1/1] (0.00ns)   --->   "%bitcast_ln29_65 = bitcast float %select_ln29_36 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 547 'bitcast' 'bitcast_ln29_65' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 548 [1/1] (0.00ns)   --->   "%tmp_103 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_65, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 548 'partselect' 'tmp_103' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 549 [1/1] (0.00ns)   --->   "%trunc_ln29_73 = trunc i32 %bitcast_ln29_65 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 549 'trunc' 'trunc_ln29_73' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_16 : Operation 550 [1/1] (1.55ns)   --->   "%icmp_ln29_128 = icmp ne i8 %tmp_102, -1" [maxpool/max_pool.cpp:29]   --->   Operation 550 'icmp' 'icmp_ln29_128' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 551 [1/1] (2.44ns)   --->   "%icmp_ln29_129 = icmp eq i23 %trunc_ln29_72, 0" [maxpool/max_pool.cpp:29]   --->   Operation 551 'icmp' 'icmp_ln29_129' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_65)   --->   "%or_ln29_64 = or i1 %icmp_ln29_129, %icmp_ln29_128" [maxpool/max_pool.cpp:29]   --->   Operation 552 'or' 'or_ln29_64' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 553 [1/1] (1.55ns)   --->   "%icmp_ln29_130 = icmp ne i8 %tmp_103, -1" [maxpool/max_pool.cpp:29]   --->   Operation 553 'icmp' 'icmp_ln29_130' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 554 [1/1] (2.44ns)   --->   "%icmp_ln29_131 = icmp eq i23 %trunc_ln29_73, 0" [maxpool/max_pool.cpp:29]   --->   Operation 554 'icmp' 'icmp_ln29_131' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_65)   --->   "%or_ln29_65 = or i1 %icmp_ln29_131, %icmp_ln29_130" [maxpool/max_pool.cpp:29]   --->   Operation 555 'or' 'or_ln29_65' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 556 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_65)   --->   "%and_ln29_64 = and i1 %or_ln29_64, %or_ln29_65" [maxpool/max_pool.cpp:29]   --->   Operation 556 'and' 'and_ln29_64' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 557 [1/2] (5.43ns)   --->   "%tmp_104 = fcmp ogt float %conv_out_load_37, %select_ln29_36" [maxpool/max_pool.cpp:29]   --->   Operation 557 'fcmp' 'tmp_104' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 558 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_65 = and i1 %and_ln29_64, %tmp_104" [maxpool/max_pool.cpp:29]   --->   Operation 558 'and' 'and_ln29_65' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 559 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_37 = select i1 %and_ln29_65, float %conv_out_load_37, float %select_ln29_36" [maxpool/max_pool.cpp:29]   --->   Operation 559 'select' 'select_ln29_37' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 560 [2/2] (5.43ns)   --->   "%tmp_115 = fcmp ogt float %conv_out_load_41, %select_ln29_40" [maxpool/max_pool.cpp:29]   --->   Operation 560 'fcmp' 'tmp_115' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 561 [1/2] (3.25ns)   --->   "%conv_out_load_45 = load float* %conv_out_addr_45, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 561 'load' 'conv_out_load_45' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_16 : Operation 562 [2/2] (5.43ns)   --->   "%tmp_126 = fcmp ogt float %conv_out_load_45, %select_ln29_44" [maxpool/max_pool.cpp:29]   --->   Operation 562 'fcmp' 'tmp_126' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 563 [1/2] (3.25ns)   --->   "%conv_out_load_49 = load float* %conv_out_addr_49, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 563 'load' 'conv_out_load_49' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 17 <SV = 16> <Delay = 8.68>
ST_17 : Operation 564 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_47 = add i13 24, %mul_ln29_3" [maxpool/max_pool.cpp:29]   --->   Operation 564 'add' 'add_ln29_47' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 565 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_48 = add i13 %zext_ln13, %add_ln29_47" [maxpool/max_pool.cpp:29]   --->   Operation 565 'add' 'add_ln29_48' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 566 [1/1] (0.00ns)   --->   "%sext_ln29_20 = sext i13 %add_ln29_48 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 566 'sext' 'sext_ln29_20' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 567 [1/1] (0.00ns)   --->   "%conv_out_addr_10 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_20" [maxpool/max_pool.cpp:29]   --->   Operation 567 'getelementptr' 'conv_out_addr_10' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 568 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_51 = add i13 36, %mul_ln29_3" [maxpool/max_pool.cpp:29]   --->   Operation 568 'add' 'add_ln29_51' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 569 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_52 = add i13 %zext_ln13, %add_ln29_51" [maxpool/max_pool.cpp:29]   --->   Operation 569 'add' 'add_ln29_52' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_17 : Operation 570 [1/1] (0.00ns)   --->   "%sext_ln29_22 = sext i13 %add_ln29_52 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 570 'sext' 'sext_ln29_22' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 571 [1/1] (0.00ns)   --->   "%conv_out_addr_14 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_22" [maxpool/max_pool.cpp:29]   --->   Operation 571 'getelementptr' 'conv_out_addr_14' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 572 [1/2] (3.25ns)   --->   "%conv_out_load_2 = load float* %conv_out_addr_2, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 572 'load' 'conv_out_load_2' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_17 : Operation 573 [2/2] (5.43ns)   --->   "%tmp_9 = fcmp ogt float %conv_out_load_2, %select_ln29_1" [maxpool/max_pool.cpp:29]   --->   Operation 573 'fcmp' 'tmp_9' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 574 [1/2] (3.25ns)   --->   "%conv_out_load_6 = load float* %conv_out_addr_6, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 574 'load' 'conv_out_load_6' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_17 : Operation 575 [2/2] (3.25ns)   --->   "%conv_out_load_10 = load float* %conv_out_addr_10, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 575 'load' 'conv_out_load_10' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_17 : Operation 576 [2/2] (3.25ns)   --->   "%conv_out_load_14 = load float* %conv_out_addr_14, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 576 'load' 'conv_out_load_14' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_17 : Operation 577 [1/1] (0.00ns)   --->   "%bitcast_ln29_71 = bitcast float %conv_out_load_41 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 577 'bitcast' 'bitcast_ln29_71' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 578 [1/1] (0.00ns)   --->   "%tmp_113 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_71, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 578 'partselect' 'tmp_113' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 579 [1/1] (0.00ns)   --->   "%trunc_ln29_79 = trunc i32 %bitcast_ln29_71 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 579 'trunc' 'trunc_ln29_79' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 580 [1/1] (0.00ns)   --->   "%bitcast_ln29_72 = bitcast float %select_ln29_40 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 580 'bitcast' 'bitcast_ln29_72' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 581 [1/1] (0.00ns)   --->   "%tmp_114 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_72, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 581 'partselect' 'tmp_114' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 582 [1/1] (0.00ns)   --->   "%trunc_ln29_80 = trunc i32 %bitcast_ln29_72 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 582 'trunc' 'trunc_ln29_80' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 583 [1/1] (1.55ns)   --->   "%icmp_ln29_142 = icmp ne i8 %tmp_113, -1" [maxpool/max_pool.cpp:29]   --->   Operation 583 'icmp' 'icmp_ln29_142' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 584 [1/1] (2.44ns)   --->   "%icmp_ln29_143 = icmp eq i23 %trunc_ln29_79, 0" [maxpool/max_pool.cpp:29]   --->   Operation 584 'icmp' 'icmp_ln29_143' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 585 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_72)   --->   "%or_ln29_71 = or i1 %icmp_ln29_143, %icmp_ln29_142" [maxpool/max_pool.cpp:29]   --->   Operation 585 'or' 'or_ln29_71' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 586 [1/1] (1.55ns)   --->   "%icmp_ln29_144 = icmp ne i8 %tmp_114, -1" [maxpool/max_pool.cpp:29]   --->   Operation 586 'icmp' 'icmp_ln29_144' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 587 [1/1] (2.44ns)   --->   "%icmp_ln29_145 = icmp eq i23 %trunc_ln29_80, 0" [maxpool/max_pool.cpp:29]   --->   Operation 587 'icmp' 'icmp_ln29_145' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 588 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_72)   --->   "%or_ln29_72 = or i1 %icmp_ln29_145, %icmp_ln29_144" [maxpool/max_pool.cpp:29]   --->   Operation 588 'or' 'or_ln29_72' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 589 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_72)   --->   "%and_ln29_71 = and i1 %or_ln29_71, %or_ln29_72" [maxpool/max_pool.cpp:29]   --->   Operation 589 'and' 'and_ln29_71' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 590 [1/2] (5.43ns)   --->   "%tmp_115 = fcmp ogt float %conv_out_load_41, %select_ln29_40" [maxpool/max_pool.cpp:29]   --->   Operation 590 'fcmp' 'tmp_115' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 591 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_72 = and i1 %and_ln29_71, %tmp_115" [maxpool/max_pool.cpp:29]   --->   Operation 591 'and' 'and_ln29_72' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 592 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_41 = select i1 %and_ln29_72, float %conv_out_load_41, float %select_ln29_40" [maxpool/max_pool.cpp:29]   --->   Operation 592 'select' 'select_ln29_41' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 593 [1/1] (0.00ns)   --->   "%bitcast_ln29_78 = bitcast float %conv_out_load_45 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 593 'bitcast' 'bitcast_ln29_78' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 594 [1/1] (0.00ns)   --->   "%tmp_124 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_78, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 594 'partselect' 'tmp_124' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 595 [1/1] (0.00ns)   --->   "%trunc_ln29_86 = trunc i32 %bitcast_ln29_78 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 595 'trunc' 'trunc_ln29_86' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 596 [1/1] (0.00ns)   --->   "%bitcast_ln29_79 = bitcast float %select_ln29_44 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 596 'bitcast' 'bitcast_ln29_79' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 597 [1/1] (0.00ns)   --->   "%tmp_125 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_79, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 597 'partselect' 'tmp_125' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 598 [1/1] (0.00ns)   --->   "%trunc_ln29_87 = trunc i32 %bitcast_ln29_79 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 598 'trunc' 'trunc_ln29_87' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_17 : Operation 599 [1/1] (1.55ns)   --->   "%icmp_ln29_156 = icmp ne i8 %tmp_124, -1" [maxpool/max_pool.cpp:29]   --->   Operation 599 'icmp' 'icmp_ln29_156' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 600 [1/1] (2.44ns)   --->   "%icmp_ln29_157 = icmp eq i23 %trunc_ln29_86, 0" [maxpool/max_pool.cpp:29]   --->   Operation 600 'icmp' 'icmp_ln29_157' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 601 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_79)   --->   "%or_ln29_78 = or i1 %icmp_ln29_157, %icmp_ln29_156" [maxpool/max_pool.cpp:29]   --->   Operation 601 'or' 'or_ln29_78' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 602 [1/1] (1.55ns)   --->   "%icmp_ln29_158 = icmp ne i8 %tmp_125, -1" [maxpool/max_pool.cpp:29]   --->   Operation 602 'icmp' 'icmp_ln29_158' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 603 [1/1] (2.44ns)   --->   "%icmp_ln29_159 = icmp eq i23 %trunc_ln29_87, 0" [maxpool/max_pool.cpp:29]   --->   Operation 603 'icmp' 'icmp_ln29_159' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_79)   --->   "%or_ln29_79 = or i1 %icmp_ln29_159, %icmp_ln29_158" [maxpool/max_pool.cpp:29]   --->   Operation 604 'or' 'or_ln29_79' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 605 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_79)   --->   "%and_ln29_78 = and i1 %or_ln29_78, %or_ln29_79" [maxpool/max_pool.cpp:29]   --->   Operation 605 'and' 'and_ln29_78' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 606 [1/2] (5.43ns)   --->   "%tmp_126 = fcmp ogt float %conv_out_load_45, %select_ln29_44" [maxpool/max_pool.cpp:29]   --->   Operation 606 'fcmp' 'tmp_126' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 607 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_79 = and i1 %and_ln29_78, %tmp_126" [maxpool/max_pool.cpp:29]   --->   Operation 607 'and' 'and_ln29_79' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 608 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_45 = select i1 %and_ln29_79, float %conv_out_load_45, float %select_ln29_44" [maxpool/max_pool.cpp:29]   --->   Operation 608 'select' 'select_ln29_45' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 609 [2/2] (5.43ns)   --->   "%tmp_137 = fcmp ogt float %conv_out_load_49, %select_ln29_48" [maxpool/max_pool.cpp:29]   --->   Operation 609 'fcmp' 'tmp_137' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 8.68>
ST_18 : Operation 610 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_55 = add i13 48, %mul_ln29_3" [maxpool/max_pool.cpp:29]   --->   Operation 610 'add' 'add_ln29_55' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 611 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_56 = add i13 %zext_ln13, %add_ln29_55" [maxpool/max_pool.cpp:29]   --->   Operation 611 'add' 'add_ln29_56' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 612 [1/1] (0.00ns)   --->   "%sext_ln29_24 = sext i13 %add_ln29_56 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 612 'sext' 'sext_ln29_24' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 613 [1/1] (0.00ns)   --->   "%conv_out_addr_18 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_24" [maxpool/max_pool.cpp:29]   --->   Operation 613 'getelementptr' 'conv_out_addr_18' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 614 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_59 = add i13 60, %mul_ln29_3" [maxpool/max_pool.cpp:29]   --->   Operation 614 'add' 'add_ln29_59' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 615 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_60 = add i13 %zext_ln13, %add_ln29_59" [maxpool/max_pool.cpp:29]   --->   Operation 615 'add' 'add_ln29_60' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_18 : Operation 616 [1/1] (0.00ns)   --->   "%sext_ln29_26 = sext i13 %add_ln29_60 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 616 'sext' 'sext_ln29_26' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 617 [1/1] (0.00ns)   --->   "%conv_out_addr_22 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_26" [maxpool/max_pool.cpp:29]   --->   Operation 617 'getelementptr' 'conv_out_addr_22' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 618 [1/1] (0.00ns)   --->   "%bitcast_ln29_3 = bitcast float %conv_out_load_2 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 618 'bitcast' 'bitcast_ln29_3' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 619 [1/1] (0.00ns)   --->   "%tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_3, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 619 'partselect' 'tmp_7' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 620 [1/1] (0.00ns)   --->   "%trunc_ln29_11 = trunc i32 %bitcast_ln29_3 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 620 'trunc' 'trunc_ln29_11' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 621 [1/1] (0.00ns)   --->   "%bitcast_ln29_4 = bitcast float %select_ln29_1 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 621 'bitcast' 'bitcast_ln29_4' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 622 [1/1] (0.00ns)   --->   "%tmp_8 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_4, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 622 'partselect' 'tmp_8' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 623 [1/1] (0.00ns)   --->   "%trunc_ln29_12 = trunc i32 %bitcast_ln29_4 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 623 'trunc' 'trunc_ln29_12' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 624 [1/1] (1.55ns)   --->   "%icmp_ln29_6 = icmp ne i8 %tmp_7, -1" [maxpool/max_pool.cpp:29]   --->   Operation 624 'icmp' 'icmp_ln29_6' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 625 [1/1] (2.44ns)   --->   "%icmp_ln29_7 = icmp eq i23 %trunc_ln29_11, 0" [maxpool/max_pool.cpp:29]   --->   Operation 625 'icmp' 'icmp_ln29_7' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 626 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_4)   --->   "%or_ln29_3 = or i1 %icmp_ln29_7, %icmp_ln29_6" [maxpool/max_pool.cpp:29]   --->   Operation 626 'or' 'or_ln29_3' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 627 [1/1] (1.55ns)   --->   "%icmp_ln29_8 = icmp ne i8 %tmp_8, -1" [maxpool/max_pool.cpp:29]   --->   Operation 627 'icmp' 'icmp_ln29_8' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 628 [1/1] (2.44ns)   --->   "%icmp_ln29_9 = icmp eq i23 %trunc_ln29_12, 0" [maxpool/max_pool.cpp:29]   --->   Operation 628 'icmp' 'icmp_ln29_9' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 629 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_4)   --->   "%or_ln29_4 = or i1 %icmp_ln29_9, %icmp_ln29_8" [maxpool/max_pool.cpp:29]   --->   Operation 629 'or' 'or_ln29_4' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 630 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_4)   --->   "%and_ln29_3 = and i1 %or_ln29_3, %or_ln29_4" [maxpool/max_pool.cpp:29]   --->   Operation 630 'and' 'and_ln29_3' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 631 [1/2] (5.43ns)   --->   "%tmp_9 = fcmp ogt float %conv_out_load_2, %select_ln29_1" [maxpool/max_pool.cpp:29]   --->   Operation 631 'fcmp' 'tmp_9' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 632 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_4 = and i1 %and_ln29_3, %tmp_9" [maxpool/max_pool.cpp:29]   --->   Operation 632 'and' 'and_ln29_4' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 633 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_2 = select i1 %and_ln29_4, float %conv_out_load_2, float %select_ln29_1" [maxpool/max_pool.cpp:29]   --->   Operation 633 'select' 'select_ln29_2' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 634 [2/2] (5.43ns)   --->   "%tmp_19 = fcmp ogt float %conv_out_load_6, %select_ln29_5" [maxpool/max_pool.cpp:29]   --->   Operation 634 'fcmp' 'tmp_19' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 635 [1/2] (3.25ns)   --->   "%conv_out_load_10 = load float* %conv_out_addr_10, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 635 'load' 'conv_out_load_10' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_18 : Operation 636 [2/2] (5.43ns)   --->   "%tmp_30 = fcmp ogt float %conv_out_load_10, %select_ln29_9" [maxpool/max_pool.cpp:29]   --->   Operation 636 'fcmp' 'tmp_30' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 637 [1/2] (3.25ns)   --->   "%conv_out_load_14 = load float* %conv_out_addr_14, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 637 'load' 'conv_out_load_14' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_18 : Operation 638 [2/2] (3.25ns)   --->   "%conv_out_load_18 = load float* %conv_out_addr_18, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 638 'load' 'conv_out_load_18' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_18 : Operation 639 [2/2] (3.25ns)   --->   "%conv_out_load_22 = load float* %conv_out_addr_22, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 639 'load' 'conv_out_load_22' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_18 : Operation 640 [1/1] (0.00ns)   --->   "%bitcast_ln29_85 = bitcast float %conv_out_load_49 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 640 'bitcast' 'bitcast_ln29_85' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 641 [1/1] (0.00ns)   --->   "%tmp_135 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_85, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 641 'partselect' 'tmp_135' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 642 [1/1] (0.00ns)   --->   "%trunc_ln29_93 = trunc i32 %bitcast_ln29_85 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 642 'trunc' 'trunc_ln29_93' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 643 [1/1] (0.00ns)   --->   "%bitcast_ln29_86 = bitcast float %select_ln29_48 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 643 'bitcast' 'bitcast_ln29_86' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 644 [1/1] (0.00ns)   --->   "%tmp_136 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_86, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 644 'partselect' 'tmp_136' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 645 [1/1] (0.00ns)   --->   "%trunc_ln29_94 = trunc i32 %bitcast_ln29_86 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 645 'trunc' 'trunc_ln29_94' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_18 : Operation 646 [1/1] (1.55ns)   --->   "%icmp_ln29_170 = icmp ne i8 %tmp_135, -1" [maxpool/max_pool.cpp:29]   --->   Operation 646 'icmp' 'icmp_ln29_170' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 647 [1/1] (2.44ns)   --->   "%icmp_ln29_171 = icmp eq i23 %trunc_ln29_93, 0" [maxpool/max_pool.cpp:29]   --->   Operation 647 'icmp' 'icmp_ln29_171' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 648 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_86)   --->   "%or_ln29_85 = or i1 %icmp_ln29_171, %icmp_ln29_170" [maxpool/max_pool.cpp:29]   --->   Operation 648 'or' 'or_ln29_85' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 649 [1/1] (1.55ns)   --->   "%icmp_ln29_172 = icmp ne i8 %tmp_136, -1" [maxpool/max_pool.cpp:29]   --->   Operation 649 'icmp' 'icmp_ln29_172' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 650 [1/1] (2.44ns)   --->   "%icmp_ln29_173 = icmp eq i23 %trunc_ln29_94, 0" [maxpool/max_pool.cpp:29]   --->   Operation 650 'icmp' 'icmp_ln29_173' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 651 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_86)   --->   "%or_ln29_86 = or i1 %icmp_ln29_173, %icmp_ln29_172" [maxpool/max_pool.cpp:29]   --->   Operation 651 'or' 'or_ln29_86' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 652 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_86)   --->   "%and_ln29_85 = and i1 %or_ln29_85, %or_ln29_86" [maxpool/max_pool.cpp:29]   --->   Operation 652 'and' 'and_ln29_85' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 653 [1/2] (5.43ns)   --->   "%tmp_137 = fcmp ogt float %conv_out_load_49, %select_ln29_48" [maxpool/max_pool.cpp:29]   --->   Operation 653 'fcmp' 'tmp_137' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 654 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_86 = and i1 %and_ln29_85, %tmp_137" [maxpool/max_pool.cpp:29]   --->   Operation 654 'and' 'and_ln29_86' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 655 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_49 = select i1 %and_ln29_86, float %conv_out_load_49, float %select_ln29_48" [maxpool/max_pool.cpp:29]   --->   Operation 655 'select' 'select_ln29_49' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 19 <SV = 18> <Delay = 8.68>
ST_19 : Operation 656 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_63 = add i13 72, %mul_ln29_3" [maxpool/max_pool.cpp:29]   --->   Operation 656 'add' 'add_ln29_63' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 657 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_64 = add i13 %zext_ln13, %add_ln29_63" [maxpool/max_pool.cpp:29]   --->   Operation 657 'add' 'add_ln29_64' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 658 [1/1] (0.00ns)   --->   "%sext_ln29_28 = sext i13 %add_ln29_64 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 658 'sext' 'sext_ln29_28' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 659 [1/1] (0.00ns)   --->   "%conv_out_addr_26 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_28" [maxpool/max_pool.cpp:29]   --->   Operation 659 'getelementptr' 'conv_out_addr_26' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 660 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_67 = add i13 84, %mul_ln29_3" [maxpool/max_pool.cpp:29]   --->   Operation 660 'add' 'add_ln29_67' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 661 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_68 = add i13 %zext_ln13, %add_ln29_67" [maxpool/max_pool.cpp:29]   --->   Operation 661 'add' 'add_ln29_68' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_19 : Operation 662 [1/1] (0.00ns)   --->   "%sext_ln29_30 = sext i13 %add_ln29_68 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 662 'sext' 'sext_ln29_30' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 663 [1/1] (0.00ns)   --->   "%conv_out_addr_30 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_30" [maxpool/max_pool.cpp:29]   --->   Operation 663 'getelementptr' 'conv_out_addr_30' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 664 [1/1] (0.00ns)   --->   "%bitcast_ln29_10 = bitcast float %conv_out_load_6 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 664 'bitcast' 'bitcast_ln29_10' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 665 [1/1] (0.00ns)   --->   "%tmp_17 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_10, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 665 'partselect' 'tmp_17' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 666 [1/1] (0.00ns)   --->   "%trunc_ln29_18 = trunc i32 %bitcast_ln29_10 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 666 'trunc' 'trunc_ln29_18' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 667 [1/1] (0.00ns)   --->   "%bitcast_ln29_11 = bitcast float %select_ln29_5 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 667 'bitcast' 'bitcast_ln29_11' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 668 [1/1] (0.00ns)   --->   "%tmp_18 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_11, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 668 'partselect' 'tmp_18' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 669 [1/1] (0.00ns)   --->   "%trunc_ln29_19 = trunc i32 %bitcast_ln29_11 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 669 'trunc' 'trunc_ln29_19' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 670 [1/1] (1.55ns)   --->   "%icmp_ln29_20 = icmp ne i8 %tmp_17, -1" [maxpool/max_pool.cpp:29]   --->   Operation 670 'icmp' 'icmp_ln29_20' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 671 [1/1] (2.44ns)   --->   "%icmp_ln29_21 = icmp eq i23 %trunc_ln29_18, 0" [maxpool/max_pool.cpp:29]   --->   Operation 671 'icmp' 'icmp_ln29_21' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 672 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_11)   --->   "%or_ln29_10 = or i1 %icmp_ln29_21, %icmp_ln29_20" [maxpool/max_pool.cpp:29]   --->   Operation 672 'or' 'or_ln29_10' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 673 [1/1] (1.55ns)   --->   "%icmp_ln29_22 = icmp ne i8 %tmp_18, -1" [maxpool/max_pool.cpp:29]   --->   Operation 673 'icmp' 'icmp_ln29_22' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 674 [1/1] (2.44ns)   --->   "%icmp_ln29_23 = icmp eq i23 %trunc_ln29_19, 0" [maxpool/max_pool.cpp:29]   --->   Operation 674 'icmp' 'icmp_ln29_23' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 675 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_11)   --->   "%or_ln29_11 = or i1 %icmp_ln29_23, %icmp_ln29_22" [maxpool/max_pool.cpp:29]   --->   Operation 675 'or' 'or_ln29_11' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 676 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_11)   --->   "%and_ln29_10 = and i1 %or_ln29_10, %or_ln29_11" [maxpool/max_pool.cpp:29]   --->   Operation 676 'and' 'and_ln29_10' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 677 [1/2] (5.43ns)   --->   "%tmp_19 = fcmp ogt float %conv_out_load_6, %select_ln29_5" [maxpool/max_pool.cpp:29]   --->   Operation 677 'fcmp' 'tmp_19' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 678 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_11 = and i1 %and_ln29_10, %tmp_19" [maxpool/max_pool.cpp:29]   --->   Operation 678 'and' 'and_ln29_11' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 679 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_6 = select i1 %and_ln29_11, float %conv_out_load_6, float %select_ln29_5" [maxpool/max_pool.cpp:29]   --->   Operation 679 'select' 'select_ln29_6' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 680 [1/1] (0.00ns)   --->   "%bitcast_ln29_17 = bitcast float %conv_out_load_10 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 680 'bitcast' 'bitcast_ln29_17' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 681 [1/1] (0.00ns)   --->   "%tmp_28 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_17, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 681 'partselect' 'tmp_28' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 682 [1/1] (0.00ns)   --->   "%trunc_ln29_25 = trunc i32 %bitcast_ln29_17 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 682 'trunc' 'trunc_ln29_25' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 683 [1/1] (0.00ns)   --->   "%bitcast_ln29_18 = bitcast float %select_ln29_9 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 683 'bitcast' 'bitcast_ln29_18' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 684 [1/1] (0.00ns)   --->   "%tmp_29 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_18, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 684 'partselect' 'tmp_29' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 685 [1/1] (0.00ns)   --->   "%trunc_ln29_26 = trunc i32 %bitcast_ln29_18 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 685 'trunc' 'trunc_ln29_26' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_19 : Operation 686 [1/1] (1.55ns)   --->   "%icmp_ln29_34 = icmp ne i8 %tmp_28, -1" [maxpool/max_pool.cpp:29]   --->   Operation 686 'icmp' 'icmp_ln29_34' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 687 [1/1] (2.44ns)   --->   "%icmp_ln29_35 = icmp eq i23 %trunc_ln29_25, 0" [maxpool/max_pool.cpp:29]   --->   Operation 687 'icmp' 'icmp_ln29_35' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 688 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_18)   --->   "%or_ln29_17 = or i1 %icmp_ln29_35, %icmp_ln29_34" [maxpool/max_pool.cpp:29]   --->   Operation 688 'or' 'or_ln29_17' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 689 [1/1] (1.55ns)   --->   "%icmp_ln29_36 = icmp ne i8 %tmp_29, -1" [maxpool/max_pool.cpp:29]   --->   Operation 689 'icmp' 'icmp_ln29_36' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 690 [1/1] (2.44ns)   --->   "%icmp_ln29_37 = icmp eq i23 %trunc_ln29_26, 0" [maxpool/max_pool.cpp:29]   --->   Operation 690 'icmp' 'icmp_ln29_37' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 691 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_18)   --->   "%or_ln29_18 = or i1 %icmp_ln29_37, %icmp_ln29_36" [maxpool/max_pool.cpp:29]   --->   Operation 691 'or' 'or_ln29_18' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 692 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_18)   --->   "%and_ln29_17 = and i1 %or_ln29_17, %or_ln29_18" [maxpool/max_pool.cpp:29]   --->   Operation 692 'and' 'and_ln29_17' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 693 [1/2] (5.43ns)   --->   "%tmp_30 = fcmp ogt float %conv_out_load_10, %select_ln29_9" [maxpool/max_pool.cpp:29]   --->   Operation 693 'fcmp' 'tmp_30' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 694 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_18 = and i1 %and_ln29_17, %tmp_30" [maxpool/max_pool.cpp:29]   --->   Operation 694 'and' 'and_ln29_18' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 695 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_10 = select i1 %and_ln29_18, float %conv_out_load_10, float %select_ln29_9" [maxpool/max_pool.cpp:29]   --->   Operation 695 'select' 'select_ln29_10' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 696 [2/2] (5.43ns)   --->   "%tmp_41 = fcmp ogt float %conv_out_load_14, %select_ln29_13" [maxpool/max_pool.cpp:29]   --->   Operation 696 'fcmp' 'tmp_41' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 697 [1/2] (3.25ns)   --->   "%conv_out_load_18 = load float* %conv_out_addr_18, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 697 'load' 'conv_out_load_18' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_19 : Operation 698 [2/2] (5.43ns)   --->   "%tmp_52 = fcmp ogt float %conv_out_load_18, %select_ln29_17" [maxpool/max_pool.cpp:29]   --->   Operation 698 'fcmp' 'tmp_52' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 699 [1/2] (3.25ns)   --->   "%conv_out_load_22 = load float* %conv_out_addr_22, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 699 'load' 'conv_out_load_22' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_19 : Operation 700 [2/2] (3.25ns)   --->   "%conv_out_load_26 = load float* %conv_out_addr_26, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 700 'load' 'conv_out_load_26' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_19 : Operation 701 [2/2] (3.25ns)   --->   "%conv_out_load_30 = load float* %conv_out_addr_30, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 701 'load' 'conv_out_load_30' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 20 <SV = 19> <Delay = 8.68>
ST_20 : Operation 702 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_71 = add i13 96, %mul_ln29_3" [maxpool/max_pool.cpp:29]   --->   Operation 702 'add' 'add_ln29_71' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 703 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_72 = add i13 %zext_ln13, %add_ln29_71" [maxpool/max_pool.cpp:29]   --->   Operation 703 'add' 'add_ln29_72' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 704 [1/1] (0.00ns)   --->   "%sext_ln29_32 = sext i13 %add_ln29_72 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 704 'sext' 'sext_ln29_32' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 705 [1/1] (0.00ns)   --->   "%conv_out_addr_34 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_32" [maxpool/max_pool.cpp:29]   --->   Operation 705 'getelementptr' 'conv_out_addr_34' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 706 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_75 = add i13 108, %mul_ln29_3" [maxpool/max_pool.cpp:29]   --->   Operation 706 'add' 'add_ln29_75' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 707 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_76 = add i13 %zext_ln13, %add_ln29_75" [maxpool/max_pool.cpp:29]   --->   Operation 707 'add' 'add_ln29_76' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_20 : Operation 708 [1/1] (0.00ns)   --->   "%sext_ln29_34 = sext i13 %add_ln29_76 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 708 'sext' 'sext_ln29_34' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 709 [1/1] (0.00ns)   --->   "%conv_out_addr_38 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_34" [maxpool/max_pool.cpp:29]   --->   Operation 709 'getelementptr' 'conv_out_addr_38' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 710 [1/1] (0.00ns)   --->   "%bitcast_ln29_24 = bitcast float %conv_out_load_14 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 710 'bitcast' 'bitcast_ln29_24' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 711 [1/1] (0.00ns)   --->   "%tmp_39 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_24, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 711 'partselect' 'tmp_39' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 712 [1/1] (0.00ns)   --->   "%trunc_ln29_32 = trunc i32 %bitcast_ln29_24 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 712 'trunc' 'trunc_ln29_32' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 713 [1/1] (0.00ns)   --->   "%bitcast_ln29_25 = bitcast float %select_ln29_13 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 713 'bitcast' 'bitcast_ln29_25' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 714 [1/1] (0.00ns)   --->   "%tmp_40 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_25, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 714 'partselect' 'tmp_40' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 715 [1/1] (0.00ns)   --->   "%trunc_ln29_33 = trunc i32 %bitcast_ln29_25 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 715 'trunc' 'trunc_ln29_33' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 716 [1/1] (1.55ns)   --->   "%icmp_ln29_48 = icmp ne i8 %tmp_39, -1" [maxpool/max_pool.cpp:29]   --->   Operation 716 'icmp' 'icmp_ln29_48' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 717 [1/1] (2.44ns)   --->   "%icmp_ln29_49 = icmp eq i23 %trunc_ln29_32, 0" [maxpool/max_pool.cpp:29]   --->   Operation 717 'icmp' 'icmp_ln29_49' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 718 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_25)   --->   "%or_ln29_24 = or i1 %icmp_ln29_49, %icmp_ln29_48" [maxpool/max_pool.cpp:29]   --->   Operation 718 'or' 'or_ln29_24' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 719 [1/1] (1.55ns)   --->   "%icmp_ln29_50 = icmp ne i8 %tmp_40, -1" [maxpool/max_pool.cpp:29]   --->   Operation 719 'icmp' 'icmp_ln29_50' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 720 [1/1] (2.44ns)   --->   "%icmp_ln29_51 = icmp eq i23 %trunc_ln29_33, 0" [maxpool/max_pool.cpp:29]   --->   Operation 720 'icmp' 'icmp_ln29_51' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 721 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_25)   --->   "%or_ln29_25 = or i1 %icmp_ln29_51, %icmp_ln29_50" [maxpool/max_pool.cpp:29]   --->   Operation 721 'or' 'or_ln29_25' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 722 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_25)   --->   "%and_ln29_24 = and i1 %or_ln29_24, %or_ln29_25" [maxpool/max_pool.cpp:29]   --->   Operation 722 'and' 'and_ln29_24' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 723 [1/2] (5.43ns)   --->   "%tmp_41 = fcmp ogt float %conv_out_load_14, %select_ln29_13" [maxpool/max_pool.cpp:29]   --->   Operation 723 'fcmp' 'tmp_41' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 724 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_25 = and i1 %and_ln29_24, %tmp_41" [maxpool/max_pool.cpp:29]   --->   Operation 724 'and' 'and_ln29_25' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 725 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_14 = select i1 %and_ln29_25, float %conv_out_load_14, float %select_ln29_13" [maxpool/max_pool.cpp:29]   --->   Operation 725 'select' 'select_ln29_14' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 726 [1/1] (0.00ns)   --->   "%bitcast_ln29_31 = bitcast float %conv_out_load_18 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 726 'bitcast' 'bitcast_ln29_31' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 727 [1/1] (0.00ns)   --->   "%tmp_50 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_31, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 727 'partselect' 'tmp_50' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 728 [1/1] (0.00ns)   --->   "%trunc_ln29_39 = trunc i32 %bitcast_ln29_31 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 728 'trunc' 'trunc_ln29_39' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 729 [1/1] (0.00ns)   --->   "%bitcast_ln29_32 = bitcast float %select_ln29_17 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 729 'bitcast' 'bitcast_ln29_32' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 730 [1/1] (0.00ns)   --->   "%tmp_51 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_32, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 730 'partselect' 'tmp_51' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 731 [1/1] (0.00ns)   --->   "%trunc_ln29_40 = trunc i32 %bitcast_ln29_32 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 731 'trunc' 'trunc_ln29_40' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_20 : Operation 732 [1/1] (1.55ns)   --->   "%icmp_ln29_62 = icmp ne i8 %tmp_50, -1" [maxpool/max_pool.cpp:29]   --->   Operation 732 'icmp' 'icmp_ln29_62' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 733 [1/1] (2.44ns)   --->   "%icmp_ln29_63 = icmp eq i23 %trunc_ln29_39, 0" [maxpool/max_pool.cpp:29]   --->   Operation 733 'icmp' 'icmp_ln29_63' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 734 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_32)   --->   "%or_ln29_31 = or i1 %icmp_ln29_63, %icmp_ln29_62" [maxpool/max_pool.cpp:29]   --->   Operation 734 'or' 'or_ln29_31' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 735 [1/1] (1.55ns)   --->   "%icmp_ln29_64 = icmp ne i8 %tmp_51, -1" [maxpool/max_pool.cpp:29]   --->   Operation 735 'icmp' 'icmp_ln29_64' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 736 [1/1] (2.44ns)   --->   "%icmp_ln29_65 = icmp eq i23 %trunc_ln29_40, 0" [maxpool/max_pool.cpp:29]   --->   Operation 736 'icmp' 'icmp_ln29_65' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 737 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_32)   --->   "%or_ln29_32 = or i1 %icmp_ln29_65, %icmp_ln29_64" [maxpool/max_pool.cpp:29]   --->   Operation 737 'or' 'or_ln29_32' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 738 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_32)   --->   "%and_ln29_31 = and i1 %or_ln29_31, %or_ln29_32" [maxpool/max_pool.cpp:29]   --->   Operation 738 'and' 'and_ln29_31' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 739 [1/2] (5.43ns)   --->   "%tmp_52 = fcmp ogt float %conv_out_load_18, %select_ln29_17" [maxpool/max_pool.cpp:29]   --->   Operation 739 'fcmp' 'tmp_52' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 740 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_32 = and i1 %and_ln29_31, %tmp_52" [maxpool/max_pool.cpp:29]   --->   Operation 740 'and' 'and_ln29_32' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 741 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_18 = select i1 %and_ln29_32, float %conv_out_load_18, float %select_ln29_17" [maxpool/max_pool.cpp:29]   --->   Operation 741 'select' 'select_ln29_18' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 742 [2/2] (5.43ns)   --->   "%tmp_63 = fcmp ogt float %conv_out_load_22, %select_ln29_21" [maxpool/max_pool.cpp:29]   --->   Operation 742 'fcmp' 'tmp_63' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 743 [1/2] (3.25ns)   --->   "%conv_out_load_26 = load float* %conv_out_addr_26, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 743 'load' 'conv_out_load_26' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_20 : Operation 744 [2/2] (5.43ns)   --->   "%tmp_74 = fcmp ogt float %conv_out_load_26, %select_ln29_25" [maxpool/max_pool.cpp:29]   --->   Operation 744 'fcmp' 'tmp_74' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 745 [1/2] (3.25ns)   --->   "%conv_out_load_30 = load float* %conv_out_addr_30, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 745 'load' 'conv_out_load_30' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_20 : Operation 746 [2/2] (3.25ns)   --->   "%conv_out_load_34 = load float* %conv_out_addr_34, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 746 'load' 'conv_out_load_34' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_20 : Operation 747 [2/2] (3.25ns)   --->   "%conv_out_load_38 = load float* %conv_out_addr_38, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 747 'load' 'conv_out_load_38' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 21 <SV = 20> <Delay = 8.68>
ST_21 : Operation 748 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_79 = add i13 120, %mul_ln29_3" [maxpool/max_pool.cpp:29]   --->   Operation 748 'add' 'add_ln29_79' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 749 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_80 = add i13 %zext_ln13, %add_ln29_79" [maxpool/max_pool.cpp:29]   --->   Operation 749 'add' 'add_ln29_80' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 750 [1/1] (0.00ns)   --->   "%sext_ln29_36 = sext i13 %add_ln29_80 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 750 'sext' 'sext_ln29_36' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 751 [1/1] (0.00ns)   --->   "%conv_out_addr_42 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_36" [maxpool/max_pool.cpp:29]   --->   Operation 751 'getelementptr' 'conv_out_addr_42' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 752 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_83 = add i13 132, %mul_ln29_3" [maxpool/max_pool.cpp:29]   --->   Operation 752 'add' 'add_ln29_83' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 753 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_84 = add i13 %zext_ln13, %add_ln29_83" [maxpool/max_pool.cpp:29]   --->   Operation 753 'add' 'add_ln29_84' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_21 : Operation 754 [1/1] (0.00ns)   --->   "%sext_ln29_38 = sext i13 %add_ln29_84 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 754 'sext' 'sext_ln29_38' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 755 [1/1] (0.00ns)   --->   "%conv_out_addr_46 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_38" [maxpool/max_pool.cpp:29]   --->   Operation 755 'getelementptr' 'conv_out_addr_46' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 756 [1/1] (0.00ns)   --->   "%bitcast_ln29_38 = bitcast float %conv_out_load_22 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 756 'bitcast' 'bitcast_ln29_38' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 757 [1/1] (0.00ns)   --->   "%tmp_61 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_38, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 757 'partselect' 'tmp_61' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 758 [1/1] (0.00ns)   --->   "%trunc_ln29_46 = trunc i32 %bitcast_ln29_38 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 758 'trunc' 'trunc_ln29_46' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 759 [1/1] (0.00ns)   --->   "%bitcast_ln29_39 = bitcast float %select_ln29_21 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 759 'bitcast' 'bitcast_ln29_39' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 760 [1/1] (0.00ns)   --->   "%tmp_62 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_39, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 760 'partselect' 'tmp_62' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 761 [1/1] (0.00ns)   --->   "%trunc_ln29_47 = trunc i32 %bitcast_ln29_39 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 761 'trunc' 'trunc_ln29_47' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 762 [1/1] (1.55ns)   --->   "%icmp_ln29_76 = icmp ne i8 %tmp_61, -1" [maxpool/max_pool.cpp:29]   --->   Operation 762 'icmp' 'icmp_ln29_76' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 763 [1/1] (2.44ns)   --->   "%icmp_ln29_77 = icmp eq i23 %trunc_ln29_46, 0" [maxpool/max_pool.cpp:29]   --->   Operation 763 'icmp' 'icmp_ln29_77' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 764 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_39)   --->   "%or_ln29_38 = or i1 %icmp_ln29_77, %icmp_ln29_76" [maxpool/max_pool.cpp:29]   --->   Operation 764 'or' 'or_ln29_38' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 765 [1/1] (1.55ns)   --->   "%icmp_ln29_78 = icmp ne i8 %tmp_62, -1" [maxpool/max_pool.cpp:29]   --->   Operation 765 'icmp' 'icmp_ln29_78' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 766 [1/1] (2.44ns)   --->   "%icmp_ln29_79 = icmp eq i23 %trunc_ln29_47, 0" [maxpool/max_pool.cpp:29]   --->   Operation 766 'icmp' 'icmp_ln29_79' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 767 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_39)   --->   "%or_ln29_39 = or i1 %icmp_ln29_79, %icmp_ln29_78" [maxpool/max_pool.cpp:29]   --->   Operation 767 'or' 'or_ln29_39' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 768 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_39)   --->   "%and_ln29_38 = and i1 %or_ln29_38, %or_ln29_39" [maxpool/max_pool.cpp:29]   --->   Operation 768 'and' 'and_ln29_38' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 769 [1/2] (5.43ns)   --->   "%tmp_63 = fcmp ogt float %conv_out_load_22, %select_ln29_21" [maxpool/max_pool.cpp:29]   --->   Operation 769 'fcmp' 'tmp_63' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 770 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_39 = and i1 %and_ln29_38, %tmp_63" [maxpool/max_pool.cpp:29]   --->   Operation 770 'and' 'and_ln29_39' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 771 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_22 = select i1 %and_ln29_39, float %conv_out_load_22, float %select_ln29_21" [maxpool/max_pool.cpp:29]   --->   Operation 771 'select' 'select_ln29_22' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 772 [1/1] (0.00ns)   --->   "%bitcast_ln29_45 = bitcast float %conv_out_load_26 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 772 'bitcast' 'bitcast_ln29_45' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 773 [1/1] (0.00ns)   --->   "%tmp_72 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_45, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 773 'partselect' 'tmp_72' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 774 [1/1] (0.00ns)   --->   "%trunc_ln29_53 = trunc i32 %bitcast_ln29_45 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 774 'trunc' 'trunc_ln29_53' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 775 [1/1] (0.00ns)   --->   "%bitcast_ln29_46 = bitcast float %select_ln29_25 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 775 'bitcast' 'bitcast_ln29_46' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 776 [1/1] (0.00ns)   --->   "%tmp_73 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_46, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 776 'partselect' 'tmp_73' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 777 [1/1] (0.00ns)   --->   "%trunc_ln29_54 = trunc i32 %bitcast_ln29_46 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 777 'trunc' 'trunc_ln29_54' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_21 : Operation 778 [1/1] (1.55ns)   --->   "%icmp_ln29_90 = icmp ne i8 %tmp_72, -1" [maxpool/max_pool.cpp:29]   --->   Operation 778 'icmp' 'icmp_ln29_90' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 779 [1/1] (2.44ns)   --->   "%icmp_ln29_91 = icmp eq i23 %trunc_ln29_53, 0" [maxpool/max_pool.cpp:29]   --->   Operation 779 'icmp' 'icmp_ln29_91' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 780 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_46)   --->   "%or_ln29_45 = or i1 %icmp_ln29_91, %icmp_ln29_90" [maxpool/max_pool.cpp:29]   --->   Operation 780 'or' 'or_ln29_45' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 781 [1/1] (1.55ns)   --->   "%icmp_ln29_92 = icmp ne i8 %tmp_73, -1" [maxpool/max_pool.cpp:29]   --->   Operation 781 'icmp' 'icmp_ln29_92' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 782 [1/1] (2.44ns)   --->   "%icmp_ln29_93 = icmp eq i23 %trunc_ln29_54, 0" [maxpool/max_pool.cpp:29]   --->   Operation 782 'icmp' 'icmp_ln29_93' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 783 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_46)   --->   "%or_ln29_46 = or i1 %icmp_ln29_93, %icmp_ln29_92" [maxpool/max_pool.cpp:29]   --->   Operation 783 'or' 'or_ln29_46' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 784 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_46)   --->   "%and_ln29_45 = and i1 %or_ln29_45, %or_ln29_46" [maxpool/max_pool.cpp:29]   --->   Operation 784 'and' 'and_ln29_45' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 785 [1/2] (5.43ns)   --->   "%tmp_74 = fcmp ogt float %conv_out_load_26, %select_ln29_25" [maxpool/max_pool.cpp:29]   --->   Operation 785 'fcmp' 'tmp_74' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 786 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_46 = and i1 %and_ln29_45, %tmp_74" [maxpool/max_pool.cpp:29]   --->   Operation 786 'and' 'and_ln29_46' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 787 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_26 = select i1 %and_ln29_46, float %conv_out_load_26, float %select_ln29_25" [maxpool/max_pool.cpp:29]   --->   Operation 787 'select' 'select_ln29_26' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 788 [2/2] (5.43ns)   --->   "%tmp_85 = fcmp ogt float %conv_out_load_30, %select_ln29_29" [maxpool/max_pool.cpp:29]   --->   Operation 788 'fcmp' 'tmp_85' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 789 [1/2] (3.25ns)   --->   "%conv_out_load_34 = load float* %conv_out_addr_34, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 789 'load' 'conv_out_load_34' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_21 : Operation 790 [2/2] (5.43ns)   --->   "%tmp_96 = fcmp ogt float %conv_out_load_34, %select_ln29_33" [maxpool/max_pool.cpp:29]   --->   Operation 790 'fcmp' 'tmp_96' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 791 [1/2] (3.25ns)   --->   "%conv_out_load_38 = load float* %conv_out_addr_38, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 791 'load' 'conv_out_load_38' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_21 : Operation 792 [2/2] (3.25ns)   --->   "%conv_out_load_42 = load float* %conv_out_addr_42, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 792 'load' 'conv_out_load_42' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_21 : Operation 793 [2/2] (3.25ns)   --->   "%conv_out_load_46 = load float* %conv_out_addr_46, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 793 'load' 'conv_out_load_46' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 22 <SV = 21> <Delay = 8.68>
ST_22 : Operation 794 [1/1] (0.00ns)   --->   "%or_ln29_101 = or i10 %mul_ln29_2, 1" [maxpool/max_pool.cpp:29]   --->   Operation 794 'or' 'or_ln29_101' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 795 [1/1] (0.00ns)   --->   "%p_shl_cast = call i13 @_ssdm_op_BitConcatenate.i13.i10.i3(i10 %or_ln29_101, i3 0)" [maxpool/max_pool.cpp:29]   --->   Operation 795 'bitconcatenate' 'p_shl_cast' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 796 [1/1] (0.00ns)   --->   "%tmp_161 = call i11 @_ssdm_op_BitConcatenate.i11.i10.i1(i10 %or_ln29_101, i1 false)" [maxpool/max_pool.cpp:29]   --->   Operation 796 'bitconcatenate' 'tmp_161' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 797 [1/1] (0.00ns)   --->   "%zext_ln29_16 = zext i11 %tmp_161 to i13" [maxpool/max_pool.cpp:29]   --->   Operation 797 'zext' 'zext_ln29_16' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 798 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln29_3 = sub i13 %p_shl_cast, %zext_ln29_16" [maxpool/max_pool.cpp:29]   --->   Operation 798 'sub' 'sub_ln29_3' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 799 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_42 = add i13 %zext_ln13, %sub_ln29_3" [maxpool/max_pool.cpp:29]   --->   Operation 799 'add' 'add_ln29_42' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 800 [1/1] (0.00ns)   --->   "%zext_ln29_17 = zext i13 %add_ln29_42 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 800 'zext' 'zext_ln29_17' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 801 [1/1] (0.00ns)   --->   "%conv_out_addr_3 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %zext_ln29_17" [maxpool/max_pool.cpp:29]   --->   Operation 801 'getelementptr' 'conv_out_addr_3' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 802 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_87 = add i13 144, %mul_ln29_3" [maxpool/max_pool.cpp:29]   --->   Operation 802 'add' 'add_ln29_87' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 803 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_88 = add i13 %zext_ln13, %add_ln29_87" [maxpool/max_pool.cpp:29]   --->   Operation 803 'add' 'add_ln29_88' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_22 : Operation 804 [1/1] (0.00ns)   --->   "%sext_ln29_40 = sext i13 %add_ln29_88 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 804 'sext' 'sext_ln29_40' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 805 [1/1] (0.00ns)   --->   "%conv_out_addr_50 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_40" [maxpool/max_pool.cpp:29]   --->   Operation 805 'getelementptr' 'conv_out_addr_50' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 806 [2/2] (3.25ns)   --->   "%conv_out_load_3 = load float* %conv_out_addr_3, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 806 'load' 'conv_out_load_3' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_22 : Operation 807 [1/1] (0.00ns)   --->   "%bitcast_ln29_52 = bitcast float %conv_out_load_30 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 807 'bitcast' 'bitcast_ln29_52' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 808 [1/1] (0.00ns)   --->   "%tmp_83 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_52, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 808 'partselect' 'tmp_83' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 809 [1/1] (0.00ns)   --->   "%trunc_ln29_60 = trunc i32 %bitcast_ln29_52 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 809 'trunc' 'trunc_ln29_60' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 810 [1/1] (0.00ns)   --->   "%bitcast_ln29_53 = bitcast float %select_ln29_29 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 810 'bitcast' 'bitcast_ln29_53' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 811 [1/1] (0.00ns)   --->   "%tmp_84 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_53, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 811 'partselect' 'tmp_84' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 812 [1/1] (0.00ns)   --->   "%trunc_ln29_61 = trunc i32 %bitcast_ln29_53 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 812 'trunc' 'trunc_ln29_61' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 813 [1/1] (1.55ns)   --->   "%icmp_ln29_104 = icmp ne i8 %tmp_83, -1" [maxpool/max_pool.cpp:29]   --->   Operation 813 'icmp' 'icmp_ln29_104' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 814 [1/1] (2.44ns)   --->   "%icmp_ln29_105 = icmp eq i23 %trunc_ln29_60, 0" [maxpool/max_pool.cpp:29]   --->   Operation 814 'icmp' 'icmp_ln29_105' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 815 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_53)   --->   "%or_ln29_52 = or i1 %icmp_ln29_105, %icmp_ln29_104" [maxpool/max_pool.cpp:29]   --->   Operation 815 'or' 'or_ln29_52' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 816 [1/1] (1.55ns)   --->   "%icmp_ln29_106 = icmp ne i8 %tmp_84, -1" [maxpool/max_pool.cpp:29]   --->   Operation 816 'icmp' 'icmp_ln29_106' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 817 [1/1] (2.44ns)   --->   "%icmp_ln29_107 = icmp eq i23 %trunc_ln29_61, 0" [maxpool/max_pool.cpp:29]   --->   Operation 817 'icmp' 'icmp_ln29_107' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 818 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_53)   --->   "%or_ln29_53 = or i1 %icmp_ln29_107, %icmp_ln29_106" [maxpool/max_pool.cpp:29]   --->   Operation 818 'or' 'or_ln29_53' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 819 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_53)   --->   "%and_ln29_52 = and i1 %or_ln29_52, %or_ln29_53" [maxpool/max_pool.cpp:29]   --->   Operation 819 'and' 'and_ln29_52' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 820 [1/2] (5.43ns)   --->   "%tmp_85 = fcmp ogt float %conv_out_load_30, %select_ln29_29" [maxpool/max_pool.cpp:29]   --->   Operation 820 'fcmp' 'tmp_85' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 821 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_53 = and i1 %and_ln29_52, %tmp_85" [maxpool/max_pool.cpp:29]   --->   Operation 821 'and' 'and_ln29_53' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 822 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_30 = select i1 %and_ln29_53, float %conv_out_load_30, float %select_ln29_29" [maxpool/max_pool.cpp:29]   --->   Operation 822 'select' 'select_ln29_30' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 823 [1/1] (0.00ns)   --->   "%bitcast_ln29_59 = bitcast float %conv_out_load_34 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 823 'bitcast' 'bitcast_ln29_59' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 824 [1/1] (0.00ns)   --->   "%tmp_94 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_59, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 824 'partselect' 'tmp_94' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 825 [1/1] (0.00ns)   --->   "%trunc_ln29_67 = trunc i32 %bitcast_ln29_59 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 825 'trunc' 'trunc_ln29_67' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 826 [1/1] (0.00ns)   --->   "%bitcast_ln29_60 = bitcast float %select_ln29_33 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 826 'bitcast' 'bitcast_ln29_60' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 827 [1/1] (0.00ns)   --->   "%tmp_95 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_60, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 827 'partselect' 'tmp_95' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 828 [1/1] (0.00ns)   --->   "%trunc_ln29_68 = trunc i32 %bitcast_ln29_60 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 828 'trunc' 'trunc_ln29_68' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_22 : Operation 829 [1/1] (1.55ns)   --->   "%icmp_ln29_118 = icmp ne i8 %tmp_94, -1" [maxpool/max_pool.cpp:29]   --->   Operation 829 'icmp' 'icmp_ln29_118' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 830 [1/1] (2.44ns)   --->   "%icmp_ln29_119 = icmp eq i23 %trunc_ln29_67, 0" [maxpool/max_pool.cpp:29]   --->   Operation 830 'icmp' 'icmp_ln29_119' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 831 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_60)   --->   "%or_ln29_59 = or i1 %icmp_ln29_119, %icmp_ln29_118" [maxpool/max_pool.cpp:29]   --->   Operation 831 'or' 'or_ln29_59' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 832 [1/1] (1.55ns)   --->   "%icmp_ln29_120 = icmp ne i8 %tmp_95, -1" [maxpool/max_pool.cpp:29]   --->   Operation 832 'icmp' 'icmp_ln29_120' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 833 [1/1] (2.44ns)   --->   "%icmp_ln29_121 = icmp eq i23 %trunc_ln29_68, 0" [maxpool/max_pool.cpp:29]   --->   Operation 833 'icmp' 'icmp_ln29_121' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 834 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_60)   --->   "%or_ln29_60 = or i1 %icmp_ln29_121, %icmp_ln29_120" [maxpool/max_pool.cpp:29]   --->   Operation 834 'or' 'or_ln29_60' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 835 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_60)   --->   "%and_ln29_59 = and i1 %or_ln29_59, %or_ln29_60" [maxpool/max_pool.cpp:29]   --->   Operation 835 'and' 'and_ln29_59' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 836 [1/2] (5.43ns)   --->   "%tmp_96 = fcmp ogt float %conv_out_load_34, %select_ln29_33" [maxpool/max_pool.cpp:29]   --->   Operation 836 'fcmp' 'tmp_96' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 837 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_60 = and i1 %and_ln29_59, %tmp_96" [maxpool/max_pool.cpp:29]   --->   Operation 837 'and' 'and_ln29_60' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 838 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_34 = select i1 %and_ln29_60, float %conv_out_load_34, float %select_ln29_33" [maxpool/max_pool.cpp:29]   --->   Operation 838 'select' 'select_ln29_34' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 839 [2/2] (5.43ns)   --->   "%tmp_107 = fcmp ogt float %conv_out_load_38, %select_ln29_37" [maxpool/max_pool.cpp:29]   --->   Operation 839 'fcmp' 'tmp_107' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 840 [1/2] (3.25ns)   --->   "%conv_out_load_42 = load float* %conv_out_addr_42, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 840 'load' 'conv_out_load_42' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_22 : Operation 841 [2/2] (5.43ns)   --->   "%tmp_118 = fcmp ogt float %conv_out_load_42, %select_ln29_41" [maxpool/max_pool.cpp:29]   --->   Operation 841 'fcmp' 'tmp_118' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 842 [1/2] (3.25ns)   --->   "%conv_out_load_46 = load float* %conv_out_addr_46, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 842 'load' 'conv_out_load_46' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_22 : Operation 843 [2/2] (3.25ns)   --->   "%conv_out_load_50 = load float* %conv_out_addr_50, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 843 'load' 'conv_out_load_50' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 23 <SV = 22> <Delay = 8.68>
ST_23 : Operation 844 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_45 = add i13 18, %mul_ln29_3" [maxpool/max_pool.cpp:29]   --->   Operation 844 'add' 'add_ln29_45' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 845 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_46 = add i13 %zext_ln13, %add_ln29_45" [maxpool/max_pool.cpp:29]   --->   Operation 845 'add' 'add_ln29_46' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 846 [1/1] (0.00ns)   --->   "%sext_ln29_19 = sext i13 %add_ln29_46 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 846 'sext' 'sext_ln29_19' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 847 [1/1] (0.00ns)   --->   "%conv_out_addr_7 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_19" [maxpool/max_pool.cpp:29]   --->   Operation 847 'getelementptr' 'conv_out_addr_7' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 848 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_49 = add i13 30, %mul_ln29_3" [maxpool/max_pool.cpp:29]   --->   Operation 848 'add' 'add_ln29_49' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 849 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_50 = add i13 %zext_ln13, %add_ln29_49" [maxpool/max_pool.cpp:29]   --->   Operation 849 'add' 'add_ln29_50' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_23 : Operation 850 [1/1] (0.00ns)   --->   "%sext_ln29_21 = sext i13 %add_ln29_50 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 850 'sext' 'sext_ln29_21' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 851 [1/1] (0.00ns)   --->   "%conv_out_addr_11 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_21" [maxpool/max_pool.cpp:29]   --->   Operation 851 'getelementptr' 'conv_out_addr_11' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 852 [1/2] (3.25ns)   --->   "%conv_out_load_3 = load float* %conv_out_addr_3, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 852 'load' 'conv_out_load_3' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_23 : Operation 853 [2/2] (3.25ns)   --->   "%conv_out_load_7 = load float* %conv_out_addr_7, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 853 'load' 'conv_out_load_7' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_23 : Operation 854 [2/2] (3.25ns)   --->   "%conv_out_load_11 = load float* %conv_out_addr_11, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 854 'load' 'conv_out_load_11' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_23 : Operation 855 [1/1] (0.00ns)   --->   "%bitcast_ln29_66 = bitcast float %conv_out_load_38 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 855 'bitcast' 'bitcast_ln29_66' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 856 [1/1] (0.00ns)   --->   "%tmp_105 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_66, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 856 'partselect' 'tmp_105' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 857 [1/1] (0.00ns)   --->   "%trunc_ln29_74 = trunc i32 %bitcast_ln29_66 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 857 'trunc' 'trunc_ln29_74' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 858 [1/1] (0.00ns)   --->   "%bitcast_ln29_67 = bitcast float %select_ln29_37 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 858 'bitcast' 'bitcast_ln29_67' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 859 [1/1] (0.00ns)   --->   "%tmp_106 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_67, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 859 'partselect' 'tmp_106' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 860 [1/1] (0.00ns)   --->   "%trunc_ln29_75 = trunc i32 %bitcast_ln29_67 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 860 'trunc' 'trunc_ln29_75' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 861 [1/1] (1.55ns)   --->   "%icmp_ln29_132 = icmp ne i8 %tmp_105, -1" [maxpool/max_pool.cpp:29]   --->   Operation 861 'icmp' 'icmp_ln29_132' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 862 [1/1] (2.44ns)   --->   "%icmp_ln29_133 = icmp eq i23 %trunc_ln29_74, 0" [maxpool/max_pool.cpp:29]   --->   Operation 862 'icmp' 'icmp_ln29_133' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 863 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_67)   --->   "%or_ln29_66 = or i1 %icmp_ln29_133, %icmp_ln29_132" [maxpool/max_pool.cpp:29]   --->   Operation 863 'or' 'or_ln29_66' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 864 [1/1] (1.55ns)   --->   "%icmp_ln29_134 = icmp ne i8 %tmp_106, -1" [maxpool/max_pool.cpp:29]   --->   Operation 864 'icmp' 'icmp_ln29_134' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 865 [1/1] (2.44ns)   --->   "%icmp_ln29_135 = icmp eq i23 %trunc_ln29_75, 0" [maxpool/max_pool.cpp:29]   --->   Operation 865 'icmp' 'icmp_ln29_135' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 866 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_67)   --->   "%or_ln29_67 = or i1 %icmp_ln29_135, %icmp_ln29_134" [maxpool/max_pool.cpp:29]   --->   Operation 866 'or' 'or_ln29_67' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 867 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_67)   --->   "%and_ln29_66 = and i1 %or_ln29_66, %or_ln29_67" [maxpool/max_pool.cpp:29]   --->   Operation 867 'and' 'and_ln29_66' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 868 [1/2] (5.43ns)   --->   "%tmp_107 = fcmp ogt float %conv_out_load_38, %select_ln29_37" [maxpool/max_pool.cpp:29]   --->   Operation 868 'fcmp' 'tmp_107' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 869 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_67 = and i1 %and_ln29_66, %tmp_107" [maxpool/max_pool.cpp:29]   --->   Operation 869 'and' 'and_ln29_67' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 870 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_38 = select i1 %and_ln29_67, float %conv_out_load_38, float %select_ln29_37" [maxpool/max_pool.cpp:29]   --->   Operation 870 'select' 'select_ln29_38' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 871 [1/1] (0.00ns)   --->   "%bitcast_ln29_73 = bitcast float %conv_out_load_42 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 871 'bitcast' 'bitcast_ln29_73' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 872 [1/1] (0.00ns)   --->   "%tmp_116 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_73, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 872 'partselect' 'tmp_116' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 873 [1/1] (0.00ns)   --->   "%trunc_ln29_81 = trunc i32 %bitcast_ln29_73 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 873 'trunc' 'trunc_ln29_81' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 874 [1/1] (0.00ns)   --->   "%bitcast_ln29_74 = bitcast float %select_ln29_41 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 874 'bitcast' 'bitcast_ln29_74' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 875 [1/1] (0.00ns)   --->   "%tmp_117 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_74, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 875 'partselect' 'tmp_117' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 876 [1/1] (0.00ns)   --->   "%trunc_ln29_82 = trunc i32 %bitcast_ln29_74 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 876 'trunc' 'trunc_ln29_82' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_23 : Operation 877 [1/1] (1.55ns)   --->   "%icmp_ln29_146 = icmp ne i8 %tmp_116, -1" [maxpool/max_pool.cpp:29]   --->   Operation 877 'icmp' 'icmp_ln29_146' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 878 [1/1] (2.44ns)   --->   "%icmp_ln29_147 = icmp eq i23 %trunc_ln29_81, 0" [maxpool/max_pool.cpp:29]   --->   Operation 878 'icmp' 'icmp_ln29_147' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 879 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_74)   --->   "%or_ln29_73 = or i1 %icmp_ln29_147, %icmp_ln29_146" [maxpool/max_pool.cpp:29]   --->   Operation 879 'or' 'or_ln29_73' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 880 [1/1] (1.55ns)   --->   "%icmp_ln29_148 = icmp ne i8 %tmp_117, -1" [maxpool/max_pool.cpp:29]   --->   Operation 880 'icmp' 'icmp_ln29_148' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 881 [1/1] (2.44ns)   --->   "%icmp_ln29_149 = icmp eq i23 %trunc_ln29_82, 0" [maxpool/max_pool.cpp:29]   --->   Operation 881 'icmp' 'icmp_ln29_149' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 882 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_74)   --->   "%or_ln29_74 = or i1 %icmp_ln29_149, %icmp_ln29_148" [maxpool/max_pool.cpp:29]   --->   Operation 882 'or' 'or_ln29_74' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 883 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_74)   --->   "%and_ln29_73 = and i1 %or_ln29_73, %or_ln29_74" [maxpool/max_pool.cpp:29]   --->   Operation 883 'and' 'and_ln29_73' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 884 [1/2] (5.43ns)   --->   "%tmp_118 = fcmp ogt float %conv_out_load_42, %select_ln29_41" [maxpool/max_pool.cpp:29]   --->   Operation 884 'fcmp' 'tmp_118' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 885 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_74 = and i1 %and_ln29_73, %tmp_118" [maxpool/max_pool.cpp:29]   --->   Operation 885 'and' 'and_ln29_74' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 886 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_42 = select i1 %and_ln29_74, float %conv_out_load_42, float %select_ln29_41" [maxpool/max_pool.cpp:29]   --->   Operation 886 'select' 'select_ln29_42' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_23 : Operation 887 [2/2] (5.43ns)   --->   "%tmp_129 = fcmp ogt float %conv_out_load_46, %select_ln29_45" [maxpool/max_pool.cpp:29]   --->   Operation 887 'fcmp' 'tmp_129' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 888 [1/2] (3.25ns)   --->   "%conv_out_load_50 = load float* %conv_out_addr_50, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 888 'load' 'conv_out_load_50' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_23 : Operation 889 [2/2] (5.43ns)   --->   "%tmp_140 = fcmp ogt float %conv_out_load_50, %select_ln29_49" [maxpool/max_pool.cpp:29]   --->   Operation 889 'fcmp' 'tmp_140' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 24 <SV = 23> <Delay = 8.68>
ST_24 : Operation 890 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_53 = add i13 42, %mul_ln29_3" [maxpool/max_pool.cpp:29]   --->   Operation 890 'add' 'add_ln29_53' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 891 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_54 = add i13 %zext_ln13, %add_ln29_53" [maxpool/max_pool.cpp:29]   --->   Operation 891 'add' 'add_ln29_54' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 892 [1/1] (0.00ns)   --->   "%sext_ln29_23 = sext i13 %add_ln29_54 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 892 'sext' 'sext_ln29_23' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 893 [1/1] (0.00ns)   --->   "%conv_out_addr_15 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_23" [maxpool/max_pool.cpp:29]   --->   Operation 893 'getelementptr' 'conv_out_addr_15' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 894 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_57 = add i13 54, %mul_ln29_3" [maxpool/max_pool.cpp:29]   --->   Operation 894 'add' 'add_ln29_57' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 895 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_58 = add i13 %zext_ln13, %add_ln29_57" [maxpool/max_pool.cpp:29]   --->   Operation 895 'add' 'add_ln29_58' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_24 : Operation 896 [1/1] (0.00ns)   --->   "%sext_ln29_25 = sext i13 %add_ln29_58 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 896 'sext' 'sext_ln29_25' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 897 [1/1] (0.00ns)   --->   "%conv_out_addr_19 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_25" [maxpool/max_pool.cpp:29]   --->   Operation 897 'getelementptr' 'conv_out_addr_19' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 898 [2/2] (5.43ns)   --->   "%tmp_11 = fcmp ogt float %conv_out_load_3, %select_ln29_2" [maxpool/max_pool.cpp:29]   --->   Operation 898 'fcmp' 'tmp_11' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 899 [1/2] (3.25ns)   --->   "%conv_out_load_7 = load float* %conv_out_addr_7, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 899 'load' 'conv_out_load_7' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_24 : Operation 900 [2/2] (5.43ns)   --->   "%tmp_22 = fcmp ogt float %conv_out_load_7, %select_ln29_6" [maxpool/max_pool.cpp:29]   --->   Operation 900 'fcmp' 'tmp_22' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 901 [1/2] (3.25ns)   --->   "%conv_out_load_11 = load float* %conv_out_addr_11, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 901 'load' 'conv_out_load_11' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_24 : Operation 902 [2/2] (3.25ns)   --->   "%conv_out_load_15 = load float* %conv_out_addr_15, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 902 'load' 'conv_out_load_15' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_24 : Operation 903 [2/2] (3.25ns)   --->   "%conv_out_load_19 = load float* %conv_out_addr_19, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 903 'load' 'conv_out_load_19' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_24 : Operation 904 [1/1] (0.00ns)   --->   "%bitcast_ln29_80 = bitcast float %conv_out_load_46 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 904 'bitcast' 'bitcast_ln29_80' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 905 [1/1] (0.00ns)   --->   "%tmp_127 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_80, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 905 'partselect' 'tmp_127' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 906 [1/1] (0.00ns)   --->   "%trunc_ln29_88 = trunc i32 %bitcast_ln29_80 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 906 'trunc' 'trunc_ln29_88' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 907 [1/1] (0.00ns)   --->   "%bitcast_ln29_81 = bitcast float %select_ln29_45 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 907 'bitcast' 'bitcast_ln29_81' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 908 [1/1] (0.00ns)   --->   "%tmp_128 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_81, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 908 'partselect' 'tmp_128' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 909 [1/1] (0.00ns)   --->   "%trunc_ln29_89 = trunc i32 %bitcast_ln29_81 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 909 'trunc' 'trunc_ln29_89' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 910 [1/1] (1.55ns)   --->   "%icmp_ln29_160 = icmp ne i8 %tmp_127, -1" [maxpool/max_pool.cpp:29]   --->   Operation 910 'icmp' 'icmp_ln29_160' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 911 [1/1] (2.44ns)   --->   "%icmp_ln29_161 = icmp eq i23 %trunc_ln29_88, 0" [maxpool/max_pool.cpp:29]   --->   Operation 911 'icmp' 'icmp_ln29_161' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 912 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_81)   --->   "%or_ln29_80 = or i1 %icmp_ln29_161, %icmp_ln29_160" [maxpool/max_pool.cpp:29]   --->   Operation 912 'or' 'or_ln29_80' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 913 [1/1] (1.55ns)   --->   "%icmp_ln29_162 = icmp ne i8 %tmp_128, -1" [maxpool/max_pool.cpp:29]   --->   Operation 913 'icmp' 'icmp_ln29_162' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 914 [1/1] (2.44ns)   --->   "%icmp_ln29_163 = icmp eq i23 %trunc_ln29_89, 0" [maxpool/max_pool.cpp:29]   --->   Operation 914 'icmp' 'icmp_ln29_163' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 915 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_81)   --->   "%or_ln29_81 = or i1 %icmp_ln29_163, %icmp_ln29_162" [maxpool/max_pool.cpp:29]   --->   Operation 915 'or' 'or_ln29_81' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 916 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_81)   --->   "%and_ln29_80 = and i1 %or_ln29_80, %or_ln29_81" [maxpool/max_pool.cpp:29]   --->   Operation 916 'and' 'and_ln29_80' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 917 [1/2] (5.43ns)   --->   "%tmp_129 = fcmp ogt float %conv_out_load_46, %select_ln29_45" [maxpool/max_pool.cpp:29]   --->   Operation 917 'fcmp' 'tmp_129' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 918 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_81 = and i1 %and_ln29_80, %tmp_129" [maxpool/max_pool.cpp:29]   --->   Operation 918 'and' 'and_ln29_81' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 919 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_46 = select i1 %and_ln29_81, float %conv_out_load_46, float %select_ln29_45" [maxpool/max_pool.cpp:29]   --->   Operation 919 'select' 'select_ln29_46' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 920 [1/1] (0.00ns)   --->   "%bitcast_ln29_87 = bitcast float %conv_out_load_50 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 920 'bitcast' 'bitcast_ln29_87' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 921 [1/1] (0.00ns)   --->   "%tmp_138 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_87, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 921 'partselect' 'tmp_138' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 922 [1/1] (0.00ns)   --->   "%trunc_ln29_95 = trunc i32 %bitcast_ln29_87 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 922 'trunc' 'trunc_ln29_95' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 923 [1/1] (0.00ns)   --->   "%bitcast_ln29_88 = bitcast float %select_ln29_49 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 923 'bitcast' 'bitcast_ln29_88' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 924 [1/1] (0.00ns)   --->   "%tmp_139 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_88, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 924 'partselect' 'tmp_139' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 925 [1/1] (0.00ns)   --->   "%trunc_ln29_96 = trunc i32 %bitcast_ln29_88 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 925 'trunc' 'trunc_ln29_96' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_24 : Operation 926 [1/1] (1.55ns)   --->   "%icmp_ln29_174 = icmp ne i8 %tmp_138, -1" [maxpool/max_pool.cpp:29]   --->   Operation 926 'icmp' 'icmp_ln29_174' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 927 [1/1] (2.44ns)   --->   "%icmp_ln29_175 = icmp eq i23 %trunc_ln29_95, 0" [maxpool/max_pool.cpp:29]   --->   Operation 927 'icmp' 'icmp_ln29_175' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 928 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_88)   --->   "%or_ln29_87 = or i1 %icmp_ln29_175, %icmp_ln29_174" [maxpool/max_pool.cpp:29]   --->   Operation 928 'or' 'or_ln29_87' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 929 [1/1] (1.55ns)   --->   "%icmp_ln29_176 = icmp ne i8 %tmp_139, -1" [maxpool/max_pool.cpp:29]   --->   Operation 929 'icmp' 'icmp_ln29_176' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 930 [1/1] (2.44ns)   --->   "%icmp_ln29_177 = icmp eq i23 %trunc_ln29_96, 0" [maxpool/max_pool.cpp:29]   --->   Operation 930 'icmp' 'icmp_ln29_177' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 931 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_88)   --->   "%or_ln29_88 = or i1 %icmp_ln29_177, %icmp_ln29_176" [maxpool/max_pool.cpp:29]   --->   Operation 931 'or' 'or_ln29_88' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 932 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_88)   --->   "%and_ln29_87 = and i1 %or_ln29_87, %or_ln29_88" [maxpool/max_pool.cpp:29]   --->   Operation 932 'and' 'and_ln29_87' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 933 [1/2] (5.43ns)   --->   "%tmp_140 = fcmp ogt float %conv_out_load_50, %select_ln29_49" [maxpool/max_pool.cpp:29]   --->   Operation 933 'fcmp' 'tmp_140' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 934 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_88 = and i1 %and_ln29_87, %tmp_140" [maxpool/max_pool.cpp:29]   --->   Operation 934 'and' 'and_ln29_88' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 935 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_50 = select i1 %and_ln29_88, float %conv_out_load_50, float %select_ln29_49" [maxpool/max_pool.cpp:29]   --->   Operation 935 'select' 'select_ln29_50' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 25 <SV = 24> <Delay = 10.3>
ST_25 : Operation 936 [1/1] (1.73ns)   --->   "%add_ln36 = add i10 %zext_ln13_1, %phi_mul" [maxpool/max_pool.cpp:36]   --->   Operation 936 'add' 'add_ln36' <Predicate = (!icmp_ln13)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 937 [1/1] (0.00ns)   --->   "%zext_ln36 = zext i10 %add_ln36 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 937 'zext' 'zext_ln36' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 938 [1/1] (0.00ns)   --->   "%max_pool_out_addr = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %zext_ln36" [maxpool/max_pool.cpp:36]   --->   Operation 938 'getelementptr' 'max_pool_out_addr' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 939 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln36_1 = add i10 6, %phi_mul" [maxpool/max_pool.cpp:36]   --->   Operation 939 'add' 'add_ln36_1' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 940 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln36_2 = add i10 %zext_ln13_1, %add_ln36_1" [maxpool/max_pool.cpp:36]   --->   Operation 940 'add' 'add_ln36_2' <Predicate = (!icmp_ln13)> <Delay = 3.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 941 [1/1] (0.00ns)   --->   "%zext_ln36_1 = zext i10 %add_ln36_2 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 941 'zext' 'zext_ln36_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 942 [1/1] (0.00ns)   --->   "%max_pool_out_addr_1 = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %zext_ln36_1" [maxpool/max_pool.cpp:36]   --->   Operation 942 'getelementptr' 'max_pool_out_addr_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 943 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_61 = add i13 66, %mul_ln29_3" [maxpool/max_pool.cpp:29]   --->   Operation 943 'add' 'add_ln29_61' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 944 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_62 = add i13 %zext_ln13, %add_ln29_61" [maxpool/max_pool.cpp:29]   --->   Operation 944 'add' 'add_ln29_62' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 945 [1/1] (0.00ns)   --->   "%sext_ln29_27 = sext i13 %add_ln29_62 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 945 'sext' 'sext_ln29_27' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 946 [1/1] (0.00ns)   --->   "%conv_out_addr_23 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_27" [maxpool/max_pool.cpp:29]   --->   Operation 946 'getelementptr' 'conv_out_addr_23' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 947 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_65 = add i13 78, %mul_ln29_3" [maxpool/max_pool.cpp:29]   --->   Operation 947 'add' 'add_ln29_65' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 948 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_66 = add i13 %zext_ln13, %add_ln29_65" [maxpool/max_pool.cpp:29]   --->   Operation 948 'add' 'add_ln29_66' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_25 : Operation 949 [1/1] (0.00ns)   --->   "%sext_ln29_29 = sext i13 %add_ln29_66 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 949 'sext' 'sext_ln29_29' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 950 [1/1] (0.00ns)   --->   "%conv_out_addr_27 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_29" [maxpool/max_pool.cpp:29]   --->   Operation 950 'getelementptr' 'conv_out_addr_27' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 951 [1/1] (0.00ns)   --->   "%bitcast_ln29_5 = bitcast float %conv_out_load_3 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 951 'bitcast' 'bitcast_ln29_5' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 952 [1/1] (0.00ns)   --->   "%tmp_s = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_5, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 952 'partselect' 'tmp_s' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 953 [1/1] (0.00ns)   --->   "%trunc_ln29_13 = trunc i32 %bitcast_ln29_5 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 953 'trunc' 'trunc_ln29_13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 954 [1/1] (0.00ns)   --->   "%bitcast_ln29_6 = bitcast float %select_ln29_2 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 954 'bitcast' 'bitcast_ln29_6' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 955 [1/1] (0.00ns)   --->   "%tmp_10 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_6, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 955 'partselect' 'tmp_10' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 956 [1/1] (0.00ns)   --->   "%trunc_ln29_14 = trunc i32 %bitcast_ln29_6 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 956 'trunc' 'trunc_ln29_14' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 957 [1/1] (1.55ns)   --->   "%icmp_ln29_10 = icmp ne i8 %tmp_s, -1" [maxpool/max_pool.cpp:29]   --->   Operation 957 'icmp' 'icmp_ln29_10' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 958 [1/1] (2.44ns)   --->   "%icmp_ln29_11 = icmp eq i23 %trunc_ln29_13, 0" [maxpool/max_pool.cpp:29]   --->   Operation 958 'icmp' 'icmp_ln29_11' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 959 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_6)   --->   "%or_ln29_5 = or i1 %icmp_ln29_11, %icmp_ln29_10" [maxpool/max_pool.cpp:29]   --->   Operation 959 'or' 'or_ln29_5' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 960 [1/1] (1.55ns)   --->   "%icmp_ln29_12 = icmp ne i8 %tmp_10, -1" [maxpool/max_pool.cpp:29]   --->   Operation 960 'icmp' 'icmp_ln29_12' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 961 [1/1] (2.44ns)   --->   "%icmp_ln29_13 = icmp eq i23 %trunc_ln29_14, 0" [maxpool/max_pool.cpp:29]   --->   Operation 961 'icmp' 'icmp_ln29_13' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 962 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_6)   --->   "%or_ln29_6 = or i1 %icmp_ln29_13, %icmp_ln29_12" [maxpool/max_pool.cpp:29]   --->   Operation 962 'or' 'or_ln29_6' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 963 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_6)   --->   "%and_ln29_5 = and i1 %or_ln29_5, %or_ln29_6" [maxpool/max_pool.cpp:29]   --->   Operation 963 'and' 'and_ln29_5' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 964 [1/2] (5.43ns)   --->   "%tmp_11 = fcmp ogt float %conv_out_load_3, %select_ln29_2" [maxpool/max_pool.cpp:29]   --->   Operation 964 'fcmp' 'tmp_11' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 965 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_6 = and i1 %and_ln29_5, %tmp_11" [maxpool/max_pool.cpp:29]   --->   Operation 965 'and' 'and_ln29_6' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 966 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_3 = select i1 %and_ln29_6, float %conv_out_load_3, float %select_ln29_2" [maxpool/max_pool.cpp:29]   --->   Operation 966 'select' 'select_ln29_3' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 967 [1/1] (3.25ns)   --->   "store float %select_ln29_3, float* %max_pool_out_addr, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 967 'store' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_25 : Operation 968 [1/1] (0.00ns)   --->   "%bitcast_ln29_12 = bitcast float %conv_out_load_7 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 968 'bitcast' 'bitcast_ln29_12' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 969 [1/1] (0.00ns)   --->   "%tmp_20 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_12, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 969 'partselect' 'tmp_20' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 970 [1/1] (0.00ns)   --->   "%trunc_ln29_20 = trunc i32 %bitcast_ln29_12 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 970 'trunc' 'trunc_ln29_20' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 971 [1/1] (0.00ns)   --->   "%bitcast_ln29_13 = bitcast float %select_ln29_6 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 971 'bitcast' 'bitcast_ln29_13' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 972 [1/1] (0.00ns)   --->   "%tmp_21 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_13, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 972 'partselect' 'tmp_21' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 973 [1/1] (0.00ns)   --->   "%trunc_ln29_21 = trunc i32 %bitcast_ln29_13 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 973 'trunc' 'trunc_ln29_21' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_25 : Operation 974 [1/1] (1.55ns)   --->   "%icmp_ln29_24 = icmp ne i8 %tmp_20, -1" [maxpool/max_pool.cpp:29]   --->   Operation 974 'icmp' 'icmp_ln29_24' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 975 [1/1] (2.44ns)   --->   "%icmp_ln29_25 = icmp eq i23 %trunc_ln29_20, 0" [maxpool/max_pool.cpp:29]   --->   Operation 975 'icmp' 'icmp_ln29_25' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 976 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_13)   --->   "%or_ln29_12 = or i1 %icmp_ln29_25, %icmp_ln29_24" [maxpool/max_pool.cpp:29]   --->   Operation 976 'or' 'or_ln29_12' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 977 [1/1] (1.55ns)   --->   "%icmp_ln29_26 = icmp ne i8 %tmp_21, -1" [maxpool/max_pool.cpp:29]   --->   Operation 977 'icmp' 'icmp_ln29_26' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 978 [1/1] (2.44ns)   --->   "%icmp_ln29_27 = icmp eq i23 %trunc_ln29_21, 0" [maxpool/max_pool.cpp:29]   --->   Operation 978 'icmp' 'icmp_ln29_27' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 979 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_13)   --->   "%or_ln29_13 = or i1 %icmp_ln29_27, %icmp_ln29_26" [maxpool/max_pool.cpp:29]   --->   Operation 979 'or' 'or_ln29_13' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 980 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_13)   --->   "%and_ln29_12 = and i1 %or_ln29_12, %or_ln29_13" [maxpool/max_pool.cpp:29]   --->   Operation 980 'and' 'and_ln29_12' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 981 [1/2] (5.43ns)   --->   "%tmp_22 = fcmp ogt float %conv_out_load_7, %select_ln29_6" [maxpool/max_pool.cpp:29]   --->   Operation 981 'fcmp' 'tmp_22' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 982 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_13 = and i1 %and_ln29_12, %tmp_22" [maxpool/max_pool.cpp:29]   --->   Operation 982 'and' 'and_ln29_13' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 983 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_7 = select i1 %and_ln29_13, float %conv_out_load_7, float %select_ln29_6" [maxpool/max_pool.cpp:29]   --->   Operation 983 'select' 'select_ln29_7' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 984 [1/1] (3.25ns)   --->   "store float %select_ln29_7, float* %max_pool_out_addr_1, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 984 'store' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_25 : Operation 985 [2/2] (5.43ns)   --->   "%tmp_33 = fcmp ogt float %conv_out_load_11, %select_ln29_10" [maxpool/max_pool.cpp:29]   --->   Operation 985 'fcmp' 'tmp_33' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 986 [1/2] (3.25ns)   --->   "%conv_out_load_15 = load float* %conv_out_addr_15, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 986 'load' 'conv_out_load_15' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_25 : Operation 987 [2/2] (5.43ns)   --->   "%tmp_44 = fcmp ogt float %conv_out_load_15, %select_ln29_14" [maxpool/max_pool.cpp:29]   --->   Operation 987 'fcmp' 'tmp_44' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 988 [1/2] (3.25ns)   --->   "%conv_out_load_19 = load float* %conv_out_addr_19, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 988 'load' 'conv_out_load_19' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_25 : Operation 989 [2/2] (3.25ns)   --->   "%conv_out_load_23 = load float* %conv_out_addr_23, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 989 'load' 'conv_out_load_23' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_25 : Operation 990 [2/2] (3.25ns)   --->   "%conv_out_load_27 = load float* %conv_out_addr_27, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 990 'load' 'conv_out_load_27' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 26 <SV = 25> <Delay = 10.3>
ST_26 : Operation 991 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln36_3 = add i10 12, %phi_mul" [maxpool/max_pool.cpp:36]   --->   Operation 991 'add' 'add_ln36_3' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 992 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln36_4 = add i10 %zext_ln13_1, %add_ln36_3" [maxpool/max_pool.cpp:36]   --->   Operation 992 'add' 'add_ln36_4' <Predicate = (!icmp_ln13)> <Delay = 3.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 993 [1/1] (0.00ns)   --->   "%zext_ln36_2 = zext i10 %add_ln36_4 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 993 'zext' 'zext_ln36_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 994 [1/1] (0.00ns)   --->   "%max_pool_out_addr_2 = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %zext_ln36_2" [maxpool/max_pool.cpp:36]   --->   Operation 994 'getelementptr' 'max_pool_out_addr_2' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 995 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln36_5 = add i10 18, %phi_mul" [maxpool/max_pool.cpp:36]   --->   Operation 995 'add' 'add_ln36_5' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 996 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln36_6 = add i10 %zext_ln13_1, %add_ln36_5" [maxpool/max_pool.cpp:36]   --->   Operation 996 'add' 'add_ln36_6' <Predicate = (!icmp_ln13)> <Delay = 3.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 997 [1/1] (0.00ns)   --->   "%zext_ln36_3 = zext i10 %add_ln36_6 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 997 'zext' 'zext_ln36_3' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 998 [1/1] (0.00ns)   --->   "%max_pool_out_addr_3 = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %zext_ln36_3" [maxpool/max_pool.cpp:36]   --->   Operation 998 'getelementptr' 'max_pool_out_addr_3' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 999 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_69 = add i13 90, %mul_ln29_3" [maxpool/max_pool.cpp:29]   --->   Operation 999 'add' 'add_ln29_69' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1000 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_70 = add i13 %zext_ln13, %add_ln29_69" [maxpool/max_pool.cpp:29]   --->   Operation 1000 'add' 'add_ln29_70' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1001 [1/1] (0.00ns)   --->   "%sext_ln29_31 = sext i13 %add_ln29_70 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 1001 'sext' 'sext_ln29_31' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 1002 [1/1] (0.00ns)   --->   "%conv_out_addr_31 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_31" [maxpool/max_pool.cpp:29]   --->   Operation 1002 'getelementptr' 'conv_out_addr_31' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 1003 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_73 = add i13 102, %mul_ln29_3" [maxpool/max_pool.cpp:29]   --->   Operation 1003 'add' 'add_ln29_73' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1004 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_74 = add i13 %zext_ln13, %add_ln29_73" [maxpool/max_pool.cpp:29]   --->   Operation 1004 'add' 'add_ln29_74' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_26 : Operation 1005 [1/1] (0.00ns)   --->   "%sext_ln29_33 = sext i13 %add_ln29_74 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 1005 'sext' 'sext_ln29_33' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 1006 [1/1] (0.00ns)   --->   "%conv_out_addr_35 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_33" [maxpool/max_pool.cpp:29]   --->   Operation 1006 'getelementptr' 'conv_out_addr_35' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 1007 [1/1] (0.00ns)   --->   "%bitcast_ln29_19 = bitcast float %conv_out_load_11 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1007 'bitcast' 'bitcast_ln29_19' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 1008 [1/1] (0.00ns)   --->   "%tmp_31 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_19, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1008 'partselect' 'tmp_31' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 1009 [1/1] (0.00ns)   --->   "%trunc_ln29_27 = trunc i32 %bitcast_ln29_19 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1009 'trunc' 'trunc_ln29_27' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 1010 [1/1] (0.00ns)   --->   "%bitcast_ln29_20 = bitcast float %select_ln29_10 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1010 'bitcast' 'bitcast_ln29_20' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 1011 [1/1] (0.00ns)   --->   "%tmp_32 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_20, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1011 'partselect' 'tmp_32' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 1012 [1/1] (0.00ns)   --->   "%trunc_ln29_28 = trunc i32 %bitcast_ln29_20 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1012 'trunc' 'trunc_ln29_28' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 1013 [1/1] (1.55ns)   --->   "%icmp_ln29_38 = icmp ne i8 %tmp_31, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1013 'icmp' 'icmp_ln29_38' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1014 [1/1] (2.44ns)   --->   "%icmp_ln29_39 = icmp eq i23 %trunc_ln29_27, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1014 'icmp' 'icmp_ln29_39' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1015 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_20)   --->   "%or_ln29_19 = or i1 %icmp_ln29_39, %icmp_ln29_38" [maxpool/max_pool.cpp:29]   --->   Operation 1015 'or' 'or_ln29_19' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1016 [1/1] (1.55ns)   --->   "%icmp_ln29_40 = icmp ne i8 %tmp_32, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1016 'icmp' 'icmp_ln29_40' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1017 [1/1] (2.44ns)   --->   "%icmp_ln29_41 = icmp eq i23 %trunc_ln29_28, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1017 'icmp' 'icmp_ln29_41' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1018 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_20)   --->   "%or_ln29_20 = or i1 %icmp_ln29_41, %icmp_ln29_40" [maxpool/max_pool.cpp:29]   --->   Operation 1018 'or' 'or_ln29_20' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1019 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_20)   --->   "%and_ln29_19 = and i1 %or_ln29_19, %or_ln29_20" [maxpool/max_pool.cpp:29]   --->   Operation 1019 'and' 'and_ln29_19' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1020 [1/2] (5.43ns)   --->   "%tmp_33 = fcmp ogt float %conv_out_load_11, %select_ln29_10" [maxpool/max_pool.cpp:29]   --->   Operation 1020 'fcmp' 'tmp_33' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1021 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_20 = and i1 %and_ln29_19, %tmp_33" [maxpool/max_pool.cpp:29]   --->   Operation 1021 'and' 'and_ln29_20' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1022 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_11 = select i1 %and_ln29_20, float %conv_out_load_11, float %select_ln29_10" [maxpool/max_pool.cpp:29]   --->   Operation 1022 'select' 'select_ln29_11' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1023 [1/1] (3.25ns)   --->   "store float %select_ln29_11, float* %max_pool_out_addr_2, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 1023 'store' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_26 : Operation 1024 [1/1] (0.00ns)   --->   "%bitcast_ln29_26 = bitcast float %conv_out_load_15 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1024 'bitcast' 'bitcast_ln29_26' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 1025 [1/1] (0.00ns)   --->   "%tmp_42 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_26, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1025 'partselect' 'tmp_42' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 1026 [1/1] (0.00ns)   --->   "%trunc_ln29_34 = trunc i32 %bitcast_ln29_26 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1026 'trunc' 'trunc_ln29_34' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 1027 [1/1] (0.00ns)   --->   "%bitcast_ln29_27 = bitcast float %select_ln29_14 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1027 'bitcast' 'bitcast_ln29_27' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 1028 [1/1] (0.00ns)   --->   "%tmp_43 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_27, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1028 'partselect' 'tmp_43' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 1029 [1/1] (0.00ns)   --->   "%trunc_ln29_35 = trunc i32 %bitcast_ln29_27 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1029 'trunc' 'trunc_ln29_35' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_26 : Operation 1030 [1/1] (1.55ns)   --->   "%icmp_ln29_52 = icmp ne i8 %tmp_42, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1030 'icmp' 'icmp_ln29_52' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1031 [1/1] (2.44ns)   --->   "%icmp_ln29_53 = icmp eq i23 %trunc_ln29_34, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1031 'icmp' 'icmp_ln29_53' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1032 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_27)   --->   "%or_ln29_26 = or i1 %icmp_ln29_53, %icmp_ln29_52" [maxpool/max_pool.cpp:29]   --->   Operation 1032 'or' 'or_ln29_26' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1033 [1/1] (1.55ns)   --->   "%icmp_ln29_54 = icmp ne i8 %tmp_43, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1033 'icmp' 'icmp_ln29_54' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1034 [1/1] (2.44ns)   --->   "%icmp_ln29_55 = icmp eq i23 %trunc_ln29_35, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1034 'icmp' 'icmp_ln29_55' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1035 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_27)   --->   "%or_ln29_27 = or i1 %icmp_ln29_55, %icmp_ln29_54" [maxpool/max_pool.cpp:29]   --->   Operation 1035 'or' 'or_ln29_27' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1036 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_27)   --->   "%and_ln29_26 = and i1 %or_ln29_26, %or_ln29_27" [maxpool/max_pool.cpp:29]   --->   Operation 1036 'and' 'and_ln29_26' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1037 [1/2] (5.43ns)   --->   "%tmp_44 = fcmp ogt float %conv_out_load_15, %select_ln29_14" [maxpool/max_pool.cpp:29]   --->   Operation 1037 'fcmp' 'tmp_44' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1038 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_27 = and i1 %and_ln29_26, %tmp_44" [maxpool/max_pool.cpp:29]   --->   Operation 1038 'and' 'and_ln29_27' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1039 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_15 = select i1 %and_ln29_27, float %conv_out_load_15, float %select_ln29_14" [maxpool/max_pool.cpp:29]   --->   Operation 1039 'select' 'select_ln29_15' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_26 : Operation 1040 [1/1] (3.25ns)   --->   "store float %select_ln29_15, float* %max_pool_out_addr_3, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 1040 'store' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_26 : Operation 1041 [2/2] (5.43ns)   --->   "%tmp_55 = fcmp ogt float %conv_out_load_19, %select_ln29_18" [maxpool/max_pool.cpp:29]   --->   Operation 1041 'fcmp' 'tmp_55' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1042 [1/2] (3.25ns)   --->   "%conv_out_load_23 = load float* %conv_out_addr_23, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1042 'load' 'conv_out_load_23' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_26 : Operation 1043 [2/2] (5.43ns)   --->   "%tmp_66 = fcmp ogt float %conv_out_load_23, %select_ln29_22" [maxpool/max_pool.cpp:29]   --->   Operation 1043 'fcmp' 'tmp_66' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_26 : Operation 1044 [1/2] (3.25ns)   --->   "%conv_out_load_27 = load float* %conv_out_addr_27, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1044 'load' 'conv_out_load_27' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_26 : Operation 1045 [2/2] (3.25ns)   --->   "%conv_out_load_31 = load float* %conv_out_addr_31, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1045 'load' 'conv_out_load_31' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_26 : Operation 1046 [2/2] (3.25ns)   --->   "%conv_out_load_35 = load float* %conv_out_addr_35, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1046 'load' 'conv_out_load_35' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 27 <SV = 26> <Delay = 10.3>
ST_27 : Operation 1047 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln36_7 = add i10 24, %phi_mul" [maxpool/max_pool.cpp:36]   --->   Operation 1047 'add' 'add_ln36_7' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1048 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln36_8 = add i10 %zext_ln13_1, %add_ln36_7" [maxpool/max_pool.cpp:36]   --->   Operation 1048 'add' 'add_ln36_8' <Predicate = (!icmp_ln13)> <Delay = 3.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1049 [1/1] (0.00ns)   --->   "%zext_ln36_4 = zext i10 %add_ln36_8 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 1049 'zext' 'zext_ln36_4' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 1050 [1/1] (0.00ns)   --->   "%max_pool_out_addr_4 = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %zext_ln36_4" [maxpool/max_pool.cpp:36]   --->   Operation 1050 'getelementptr' 'max_pool_out_addr_4' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 1051 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln36_9 = add i10 30, %phi_mul" [maxpool/max_pool.cpp:36]   --->   Operation 1051 'add' 'add_ln36_9' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1052 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln36_10 = add i10 %zext_ln13_1, %add_ln36_9" [maxpool/max_pool.cpp:36]   --->   Operation 1052 'add' 'add_ln36_10' <Predicate = (!icmp_ln13)> <Delay = 3.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1053 [1/1] (0.00ns)   --->   "%zext_ln36_5 = zext i10 %add_ln36_10 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 1053 'zext' 'zext_ln36_5' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 1054 [1/1] (0.00ns)   --->   "%max_pool_out_addr_5 = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %zext_ln36_5" [maxpool/max_pool.cpp:36]   --->   Operation 1054 'getelementptr' 'max_pool_out_addr_5' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 1055 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_77 = add i13 114, %mul_ln29_3" [maxpool/max_pool.cpp:29]   --->   Operation 1055 'add' 'add_ln29_77' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1056 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_78 = add i13 %zext_ln13, %add_ln29_77" [maxpool/max_pool.cpp:29]   --->   Operation 1056 'add' 'add_ln29_78' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1057 [1/1] (0.00ns)   --->   "%sext_ln29_35 = sext i13 %add_ln29_78 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 1057 'sext' 'sext_ln29_35' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 1058 [1/1] (0.00ns)   --->   "%conv_out_addr_39 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_35" [maxpool/max_pool.cpp:29]   --->   Operation 1058 'getelementptr' 'conv_out_addr_39' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 1059 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_81 = add i13 126, %mul_ln29_3" [maxpool/max_pool.cpp:29]   --->   Operation 1059 'add' 'add_ln29_81' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1060 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_82 = add i13 %zext_ln13, %add_ln29_81" [maxpool/max_pool.cpp:29]   --->   Operation 1060 'add' 'add_ln29_82' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_27 : Operation 1061 [1/1] (0.00ns)   --->   "%sext_ln29_37 = sext i13 %add_ln29_82 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 1061 'sext' 'sext_ln29_37' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 1062 [1/1] (0.00ns)   --->   "%conv_out_addr_43 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_37" [maxpool/max_pool.cpp:29]   --->   Operation 1062 'getelementptr' 'conv_out_addr_43' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 1063 [1/1] (0.00ns)   --->   "%bitcast_ln29_33 = bitcast float %conv_out_load_19 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1063 'bitcast' 'bitcast_ln29_33' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 1064 [1/1] (0.00ns)   --->   "%tmp_53 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_33, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1064 'partselect' 'tmp_53' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 1065 [1/1] (0.00ns)   --->   "%trunc_ln29_41 = trunc i32 %bitcast_ln29_33 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1065 'trunc' 'trunc_ln29_41' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 1066 [1/1] (0.00ns)   --->   "%bitcast_ln29_34 = bitcast float %select_ln29_18 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1066 'bitcast' 'bitcast_ln29_34' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 1067 [1/1] (0.00ns)   --->   "%tmp_54 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_34, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1067 'partselect' 'tmp_54' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 1068 [1/1] (0.00ns)   --->   "%trunc_ln29_42 = trunc i32 %bitcast_ln29_34 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1068 'trunc' 'trunc_ln29_42' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 1069 [1/1] (1.55ns)   --->   "%icmp_ln29_66 = icmp ne i8 %tmp_53, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1069 'icmp' 'icmp_ln29_66' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1070 [1/1] (2.44ns)   --->   "%icmp_ln29_67 = icmp eq i23 %trunc_ln29_41, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1070 'icmp' 'icmp_ln29_67' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1071 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_34)   --->   "%or_ln29_33 = or i1 %icmp_ln29_67, %icmp_ln29_66" [maxpool/max_pool.cpp:29]   --->   Operation 1071 'or' 'or_ln29_33' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1072 [1/1] (1.55ns)   --->   "%icmp_ln29_68 = icmp ne i8 %tmp_54, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1072 'icmp' 'icmp_ln29_68' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1073 [1/1] (2.44ns)   --->   "%icmp_ln29_69 = icmp eq i23 %trunc_ln29_42, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1073 'icmp' 'icmp_ln29_69' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1074 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_34)   --->   "%or_ln29_34 = or i1 %icmp_ln29_69, %icmp_ln29_68" [maxpool/max_pool.cpp:29]   --->   Operation 1074 'or' 'or_ln29_34' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1075 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_34)   --->   "%and_ln29_33 = and i1 %or_ln29_33, %or_ln29_34" [maxpool/max_pool.cpp:29]   --->   Operation 1075 'and' 'and_ln29_33' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1076 [1/2] (5.43ns)   --->   "%tmp_55 = fcmp ogt float %conv_out_load_19, %select_ln29_18" [maxpool/max_pool.cpp:29]   --->   Operation 1076 'fcmp' 'tmp_55' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1077 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_34 = and i1 %and_ln29_33, %tmp_55" [maxpool/max_pool.cpp:29]   --->   Operation 1077 'and' 'and_ln29_34' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1078 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_19 = select i1 %and_ln29_34, float %conv_out_load_19, float %select_ln29_18" [maxpool/max_pool.cpp:29]   --->   Operation 1078 'select' 'select_ln29_19' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1079 [1/1] (3.25ns)   --->   "store float %select_ln29_19, float* %max_pool_out_addr_4, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 1079 'store' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_27 : Operation 1080 [1/1] (0.00ns)   --->   "%bitcast_ln29_40 = bitcast float %conv_out_load_23 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1080 'bitcast' 'bitcast_ln29_40' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 1081 [1/1] (0.00ns)   --->   "%tmp_64 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_40, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1081 'partselect' 'tmp_64' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 1082 [1/1] (0.00ns)   --->   "%trunc_ln29_48 = trunc i32 %bitcast_ln29_40 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1082 'trunc' 'trunc_ln29_48' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 1083 [1/1] (0.00ns)   --->   "%bitcast_ln29_41 = bitcast float %select_ln29_22 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1083 'bitcast' 'bitcast_ln29_41' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 1084 [1/1] (0.00ns)   --->   "%tmp_65 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_41, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1084 'partselect' 'tmp_65' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 1085 [1/1] (0.00ns)   --->   "%trunc_ln29_49 = trunc i32 %bitcast_ln29_41 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1085 'trunc' 'trunc_ln29_49' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_27 : Operation 1086 [1/1] (1.55ns)   --->   "%icmp_ln29_80 = icmp ne i8 %tmp_64, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1086 'icmp' 'icmp_ln29_80' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1087 [1/1] (2.44ns)   --->   "%icmp_ln29_81 = icmp eq i23 %trunc_ln29_48, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1087 'icmp' 'icmp_ln29_81' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1088 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_41)   --->   "%or_ln29_40 = or i1 %icmp_ln29_81, %icmp_ln29_80" [maxpool/max_pool.cpp:29]   --->   Operation 1088 'or' 'or_ln29_40' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1089 [1/1] (1.55ns)   --->   "%icmp_ln29_82 = icmp ne i8 %tmp_65, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1089 'icmp' 'icmp_ln29_82' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1090 [1/1] (2.44ns)   --->   "%icmp_ln29_83 = icmp eq i23 %trunc_ln29_49, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1090 'icmp' 'icmp_ln29_83' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1091 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_41)   --->   "%or_ln29_41 = or i1 %icmp_ln29_83, %icmp_ln29_82" [maxpool/max_pool.cpp:29]   --->   Operation 1091 'or' 'or_ln29_41' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1092 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_41)   --->   "%and_ln29_40 = and i1 %or_ln29_40, %or_ln29_41" [maxpool/max_pool.cpp:29]   --->   Operation 1092 'and' 'and_ln29_40' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1093 [1/2] (5.43ns)   --->   "%tmp_66 = fcmp ogt float %conv_out_load_23, %select_ln29_22" [maxpool/max_pool.cpp:29]   --->   Operation 1093 'fcmp' 'tmp_66' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1094 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_41 = and i1 %and_ln29_40, %tmp_66" [maxpool/max_pool.cpp:29]   --->   Operation 1094 'and' 'and_ln29_41' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1095 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_23 = select i1 %and_ln29_41, float %conv_out_load_23, float %select_ln29_22" [maxpool/max_pool.cpp:29]   --->   Operation 1095 'select' 'select_ln29_23' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_27 : Operation 1096 [1/1] (3.25ns)   --->   "store float %select_ln29_23, float* %max_pool_out_addr_5, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 1096 'store' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_27 : Operation 1097 [2/2] (5.43ns)   --->   "%tmp_77 = fcmp ogt float %conv_out_load_27, %select_ln29_26" [maxpool/max_pool.cpp:29]   --->   Operation 1097 'fcmp' 'tmp_77' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1098 [1/2] (3.25ns)   --->   "%conv_out_load_31 = load float* %conv_out_addr_31, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1098 'load' 'conv_out_load_31' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_27 : Operation 1099 [2/2] (5.43ns)   --->   "%tmp_88 = fcmp ogt float %conv_out_load_31, %select_ln29_30" [maxpool/max_pool.cpp:29]   --->   Operation 1099 'fcmp' 'tmp_88' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_27 : Operation 1100 [1/2] (3.25ns)   --->   "%conv_out_load_35 = load float* %conv_out_addr_35, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1100 'load' 'conv_out_load_35' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_27 : Operation 1101 [2/2] (3.25ns)   --->   "%conv_out_load_39 = load float* %conv_out_addr_39, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1101 'load' 'conv_out_load_39' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_27 : Operation 1102 [2/2] (3.25ns)   --->   "%conv_out_load_43 = load float* %conv_out_addr_43, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1102 'load' 'conv_out_load_43' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 28 <SV = 27> <Delay = 10.3>
ST_28 : Operation 1103 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln36_11 = add i10 36, %phi_mul" [maxpool/max_pool.cpp:36]   --->   Operation 1103 'add' 'add_ln36_11' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1104 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln36_12 = add i10 %zext_ln13_1, %add_ln36_11" [maxpool/max_pool.cpp:36]   --->   Operation 1104 'add' 'add_ln36_12' <Predicate = (!icmp_ln13)> <Delay = 3.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1105 [1/1] (0.00ns)   --->   "%zext_ln36_6 = zext i10 %add_ln36_12 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 1105 'zext' 'zext_ln36_6' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 1106 [1/1] (0.00ns)   --->   "%max_pool_out_addr_6 = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %zext_ln36_6" [maxpool/max_pool.cpp:36]   --->   Operation 1106 'getelementptr' 'max_pool_out_addr_6' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 1107 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln36_13 = add i10 42, %phi_mul" [maxpool/max_pool.cpp:36]   --->   Operation 1107 'add' 'add_ln36_13' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1108 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln36_14 = add i10 %zext_ln13_1, %add_ln36_13" [maxpool/max_pool.cpp:36]   --->   Operation 1108 'add' 'add_ln36_14' <Predicate = (!icmp_ln13)> <Delay = 3.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1109 [1/1] (0.00ns)   --->   "%zext_ln36_7 = zext i10 %add_ln36_14 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 1109 'zext' 'zext_ln36_7' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 1110 [1/1] (0.00ns)   --->   "%max_pool_out_addr_7 = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %zext_ln36_7" [maxpool/max_pool.cpp:36]   --->   Operation 1110 'getelementptr' 'max_pool_out_addr_7' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 1111 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_85 = add i13 138, %mul_ln29_3" [maxpool/max_pool.cpp:29]   --->   Operation 1111 'add' 'add_ln29_85' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1112 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_86 = add i13 %zext_ln13, %add_ln29_85" [maxpool/max_pool.cpp:29]   --->   Operation 1112 'add' 'add_ln29_86' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1113 [1/1] (0.00ns)   --->   "%sext_ln29_39 = sext i13 %add_ln29_86 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 1113 'sext' 'sext_ln29_39' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 1114 [1/1] (0.00ns)   --->   "%conv_out_addr_47 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_39" [maxpool/max_pool.cpp:29]   --->   Operation 1114 'getelementptr' 'conv_out_addr_47' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 1115 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln29_89 = add i13 150, %mul_ln29_3" [maxpool/max_pool.cpp:29]   --->   Operation 1115 'add' 'add_ln29_89' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1116 [1/1] (3.81ns) (root node of TernaryAdder)   --->   "%add_ln29_90 = add i13 %zext_ln13, %add_ln29_89" [maxpool/max_pool.cpp:29]   --->   Operation 1116 'add' 'add_ln29_90' <Predicate = (!icmp_ln13)> <Delay = 3.81> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_28 : Operation 1117 [1/1] (0.00ns)   --->   "%sext_ln29_41 = sext i13 %add_ln29_90 to i64" [maxpool/max_pool.cpp:29]   --->   Operation 1117 'sext' 'sext_ln29_41' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 1118 [1/1] (0.00ns)   --->   "%conv_out_addr_51 = getelementptr [4056 x float]* %conv_out, i64 0, i64 %sext_ln29_41" [maxpool/max_pool.cpp:29]   --->   Operation 1118 'getelementptr' 'conv_out_addr_51' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 1119 [1/1] (0.00ns)   --->   "%bitcast_ln29_47 = bitcast float %conv_out_load_27 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1119 'bitcast' 'bitcast_ln29_47' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 1120 [1/1] (0.00ns)   --->   "%tmp_75 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_47, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1120 'partselect' 'tmp_75' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 1121 [1/1] (0.00ns)   --->   "%trunc_ln29_55 = trunc i32 %bitcast_ln29_47 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1121 'trunc' 'trunc_ln29_55' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 1122 [1/1] (0.00ns)   --->   "%bitcast_ln29_48 = bitcast float %select_ln29_26 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1122 'bitcast' 'bitcast_ln29_48' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 1123 [1/1] (0.00ns)   --->   "%tmp_76 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_48, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1123 'partselect' 'tmp_76' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 1124 [1/1] (0.00ns)   --->   "%trunc_ln29_56 = trunc i32 %bitcast_ln29_48 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1124 'trunc' 'trunc_ln29_56' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 1125 [1/1] (1.55ns)   --->   "%icmp_ln29_94 = icmp ne i8 %tmp_75, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1125 'icmp' 'icmp_ln29_94' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1126 [1/1] (2.44ns)   --->   "%icmp_ln29_95 = icmp eq i23 %trunc_ln29_55, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1126 'icmp' 'icmp_ln29_95' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1127 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_48)   --->   "%or_ln29_47 = or i1 %icmp_ln29_95, %icmp_ln29_94" [maxpool/max_pool.cpp:29]   --->   Operation 1127 'or' 'or_ln29_47' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1128 [1/1] (1.55ns)   --->   "%icmp_ln29_96 = icmp ne i8 %tmp_76, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1128 'icmp' 'icmp_ln29_96' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1129 [1/1] (2.44ns)   --->   "%icmp_ln29_97 = icmp eq i23 %trunc_ln29_56, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1129 'icmp' 'icmp_ln29_97' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1130 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_48)   --->   "%or_ln29_48 = or i1 %icmp_ln29_97, %icmp_ln29_96" [maxpool/max_pool.cpp:29]   --->   Operation 1130 'or' 'or_ln29_48' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1131 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_48)   --->   "%and_ln29_47 = and i1 %or_ln29_47, %or_ln29_48" [maxpool/max_pool.cpp:29]   --->   Operation 1131 'and' 'and_ln29_47' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1132 [1/2] (5.43ns)   --->   "%tmp_77 = fcmp ogt float %conv_out_load_27, %select_ln29_26" [maxpool/max_pool.cpp:29]   --->   Operation 1132 'fcmp' 'tmp_77' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1133 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_48 = and i1 %and_ln29_47, %tmp_77" [maxpool/max_pool.cpp:29]   --->   Operation 1133 'and' 'and_ln29_48' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1134 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_27 = select i1 %and_ln29_48, float %conv_out_load_27, float %select_ln29_26" [maxpool/max_pool.cpp:29]   --->   Operation 1134 'select' 'select_ln29_27' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1135 [1/1] (3.25ns)   --->   "store float %select_ln29_27, float* %max_pool_out_addr_6, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 1135 'store' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_28 : Operation 1136 [1/1] (0.00ns)   --->   "%bitcast_ln29_54 = bitcast float %conv_out_load_31 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1136 'bitcast' 'bitcast_ln29_54' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 1137 [1/1] (0.00ns)   --->   "%tmp_86 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_54, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1137 'partselect' 'tmp_86' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 1138 [1/1] (0.00ns)   --->   "%trunc_ln29_62 = trunc i32 %bitcast_ln29_54 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1138 'trunc' 'trunc_ln29_62' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 1139 [1/1] (0.00ns)   --->   "%bitcast_ln29_55 = bitcast float %select_ln29_30 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1139 'bitcast' 'bitcast_ln29_55' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 1140 [1/1] (0.00ns)   --->   "%tmp_87 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_55, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1140 'partselect' 'tmp_87' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 1141 [1/1] (0.00ns)   --->   "%trunc_ln29_63 = trunc i32 %bitcast_ln29_55 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1141 'trunc' 'trunc_ln29_63' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_28 : Operation 1142 [1/1] (1.55ns)   --->   "%icmp_ln29_108 = icmp ne i8 %tmp_86, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1142 'icmp' 'icmp_ln29_108' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1143 [1/1] (2.44ns)   --->   "%icmp_ln29_109 = icmp eq i23 %trunc_ln29_62, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1143 'icmp' 'icmp_ln29_109' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1144 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_55)   --->   "%or_ln29_54 = or i1 %icmp_ln29_109, %icmp_ln29_108" [maxpool/max_pool.cpp:29]   --->   Operation 1144 'or' 'or_ln29_54' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1145 [1/1] (1.55ns)   --->   "%icmp_ln29_110 = icmp ne i8 %tmp_87, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1145 'icmp' 'icmp_ln29_110' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1146 [1/1] (2.44ns)   --->   "%icmp_ln29_111 = icmp eq i23 %trunc_ln29_63, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1146 'icmp' 'icmp_ln29_111' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1147 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_55)   --->   "%or_ln29_55 = or i1 %icmp_ln29_111, %icmp_ln29_110" [maxpool/max_pool.cpp:29]   --->   Operation 1147 'or' 'or_ln29_55' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1148 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_55)   --->   "%and_ln29_54 = and i1 %or_ln29_54, %or_ln29_55" [maxpool/max_pool.cpp:29]   --->   Operation 1148 'and' 'and_ln29_54' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1149 [1/2] (5.43ns)   --->   "%tmp_88 = fcmp ogt float %conv_out_load_31, %select_ln29_30" [maxpool/max_pool.cpp:29]   --->   Operation 1149 'fcmp' 'tmp_88' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1150 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_55 = and i1 %and_ln29_54, %tmp_88" [maxpool/max_pool.cpp:29]   --->   Operation 1150 'and' 'and_ln29_55' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1151 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_31 = select i1 %and_ln29_55, float %conv_out_load_31, float %select_ln29_30" [maxpool/max_pool.cpp:29]   --->   Operation 1151 'select' 'select_ln29_31' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_28 : Operation 1152 [1/1] (3.25ns)   --->   "store float %select_ln29_31, float* %max_pool_out_addr_7, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 1152 'store' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_28 : Operation 1153 [2/2] (5.43ns)   --->   "%tmp_99 = fcmp ogt float %conv_out_load_35, %select_ln29_34" [maxpool/max_pool.cpp:29]   --->   Operation 1153 'fcmp' 'tmp_99' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1154 [1/2] (3.25ns)   --->   "%conv_out_load_39 = load float* %conv_out_addr_39, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1154 'load' 'conv_out_load_39' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_28 : Operation 1155 [2/2] (5.43ns)   --->   "%tmp_110 = fcmp ogt float %conv_out_load_39, %select_ln29_38" [maxpool/max_pool.cpp:29]   --->   Operation 1155 'fcmp' 'tmp_110' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 1156 [1/2] (3.25ns)   --->   "%conv_out_load_43 = load float* %conv_out_addr_43, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1156 'load' 'conv_out_load_43' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_28 : Operation 1157 [2/2] (3.25ns)   --->   "%conv_out_load_47 = load float* %conv_out_addr_47, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1157 'load' 'conv_out_load_47' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_28 : Operation 1158 [2/2] (3.25ns)   --->   "%conv_out_load_51 = load float* %conv_out_addr_51, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1158 'load' 'conv_out_load_51' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 29 <SV = 28> <Delay = 10.3>
ST_29 : Operation 1159 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln36_15 = add i10 48, %phi_mul" [maxpool/max_pool.cpp:36]   --->   Operation 1159 'add' 'add_ln36_15' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1160 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln36_16 = add i10 %zext_ln13_1, %add_ln36_15" [maxpool/max_pool.cpp:36]   --->   Operation 1160 'add' 'add_ln36_16' <Predicate = (!icmp_ln13)> <Delay = 3.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1161 [1/1] (0.00ns)   --->   "%zext_ln36_8 = zext i10 %add_ln36_16 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 1161 'zext' 'zext_ln36_8' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 1162 [1/1] (0.00ns)   --->   "%max_pool_out_addr_8 = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %zext_ln36_8" [maxpool/max_pool.cpp:36]   --->   Operation 1162 'getelementptr' 'max_pool_out_addr_8' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 1163 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln36_17 = add i10 54, %phi_mul" [maxpool/max_pool.cpp:36]   --->   Operation 1163 'add' 'add_ln36_17' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1164 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln36_18 = add i10 %zext_ln13_1, %add_ln36_17" [maxpool/max_pool.cpp:36]   --->   Operation 1164 'add' 'add_ln36_18' <Predicate = (!icmp_ln13)> <Delay = 3.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_29 : Operation 1165 [1/1] (0.00ns)   --->   "%zext_ln36_9 = zext i10 %add_ln36_18 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 1165 'zext' 'zext_ln36_9' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 1166 [1/1] (0.00ns)   --->   "%max_pool_out_addr_9 = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %zext_ln36_9" [maxpool/max_pool.cpp:36]   --->   Operation 1166 'getelementptr' 'max_pool_out_addr_9' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 1167 [1/1] (0.00ns)   --->   "%bitcast_ln29_61 = bitcast float %conv_out_load_35 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1167 'bitcast' 'bitcast_ln29_61' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 1168 [1/1] (0.00ns)   --->   "%tmp_97 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_61, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1168 'partselect' 'tmp_97' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 1169 [1/1] (0.00ns)   --->   "%trunc_ln29_69 = trunc i32 %bitcast_ln29_61 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1169 'trunc' 'trunc_ln29_69' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 1170 [1/1] (0.00ns)   --->   "%bitcast_ln29_62 = bitcast float %select_ln29_34 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1170 'bitcast' 'bitcast_ln29_62' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 1171 [1/1] (0.00ns)   --->   "%tmp_98 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_62, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1171 'partselect' 'tmp_98' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 1172 [1/1] (0.00ns)   --->   "%trunc_ln29_70 = trunc i32 %bitcast_ln29_62 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1172 'trunc' 'trunc_ln29_70' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 1173 [1/1] (1.55ns)   --->   "%icmp_ln29_122 = icmp ne i8 %tmp_97, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1173 'icmp' 'icmp_ln29_122' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1174 [1/1] (2.44ns)   --->   "%icmp_ln29_123 = icmp eq i23 %trunc_ln29_69, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1174 'icmp' 'icmp_ln29_123' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1175 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_62)   --->   "%or_ln29_61 = or i1 %icmp_ln29_123, %icmp_ln29_122" [maxpool/max_pool.cpp:29]   --->   Operation 1175 'or' 'or_ln29_61' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1176 [1/1] (1.55ns)   --->   "%icmp_ln29_124 = icmp ne i8 %tmp_98, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1176 'icmp' 'icmp_ln29_124' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1177 [1/1] (2.44ns)   --->   "%icmp_ln29_125 = icmp eq i23 %trunc_ln29_70, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1177 'icmp' 'icmp_ln29_125' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1178 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_62)   --->   "%or_ln29_62 = or i1 %icmp_ln29_125, %icmp_ln29_124" [maxpool/max_pool.cpp:29]   --->   Operation 1178 'or' 'or_ln29_62' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1179 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_62)   --->   "%and_ln29_61 = and i1 %or_ln29_61, %or_ln29_62" [maxpool/max_pool.cpp:29]   --->   Operation 1179 'and' 'and_ln29_61' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1180 [1/2] (5.43ns)   --->   "%tmp_99 = fcmp ogt float %conv_out_load_35, %select_ln29_34" [maxpool/max_pool.cpp:29]   --->   Operation 1180 'fcmp' 'tmp_99' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1181 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_62 = and i1 %and_ln29_61, %tmp_99" [maxpool/max_pool.cpp:29]   --->   Operation 1181 'and' 'and_ln29_62' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1182 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_35 = select i1 %and_ln29_62, float %conv_out_load_35, float %select_ln29_34" [maxpool/max_pool.cpp:29]   --->   Operation 1182 'select' 'select_ln29_35' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1183 [1/1] (3.25ns)   --->   "store float %select_ln29_35, float* %max_pool_out_addr_8, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 1183 'store' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_29 : Operation 1184 [1/1] (0.00ns)   --->   "%bitcast_ln29_68 = bitcast float %conv_out_load_39 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1184 'bitcast' 'bitcast_ln29_68' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 1185 [1/1] (0.00ns)   --->   "%tmp_108 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_68, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1185 'partselect' 'tmp_108' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 1186 [1/1] (0.00ns)   --->   "%trunc_ln29_76 = trunc i32 %bitcast_ln29_68 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1186 'trunc' 'trunc_ln29_76' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 1187 [1/1] (0.00ns)   --->   "%bitcast_ln29_69 = bitcast float %select_ln29_38 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1187 'bitcast' 'bitcast_ln29_69' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 1188 [1/1] (0.00ns)   --->   "%tmp_109 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_69, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1188 'partselect' 'tmp_109' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 1189 [1/1] (0.00ns)   --->   "%trunc_ln29_77 = trunc i32 %bitcast_ln29_69 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1189 'trunc' 'trunc_ln29_77' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_29 : Operation 1190 [1/1] (1.55ns)   --->   "%icmp_ln29_136 = icmp ne i8 %tmp_108, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1190 'icmp' 'icmp_ln29_136' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1191 [1/1] (2.44ns)   --->   "%icmp_ln29_137 = icmp eq i23 %trunc_ln29_76, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1191 'icmp' 'icmp_ln29_137' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1192 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_69)   --->   "%or_ln29_68 = or i1 %icmp_ln29_137, %icmp_ln29_136" [maxpool/max_pool.cpp:29]   --->   Operation 1192 'or' 'or_ln29_68' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1193 [1/1] (1.55ns)   --->   "%icmp_ln29_138 = icmp ne i8 %tmp_109, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1193 'icmp' 'icmp_ln29_138' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1194 [1/1] (2.44ns)   --->   "%icmp_ln29_139 = icmp eq i23 %trunc_ln29_77, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1194 'icmp' 'icmp_ln29_139' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1195 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_69)   --->   "%or_ln29_69 = or i1 %icmp_ln29_139, %icmp_ln29_138" [maxpool/max_pool.cpp:29]   --->   Operation 1195 'or' 'or_ln29_69' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1196 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_69)   --->   "%and_ln29_68 = and i1 %or_ln29_68, %or_ln29_69" [maxpool/max_pool.cpp:29]   --->   Operation 1196 'and' 'and_ln29_68' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1197 [1/2] (5.43ns)   --->   "%tmp_110 = fcmp ogt float %conv_out_load_39, %select_ln29_38" [maxpool/max_pool.cpp:29]   --->   Operation 1197 'fcmp' 'tmp_110' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1198 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_69 = and i1 %and_ln29_68, %tmp_110" [maxpool/max_pool.cpp:29]   --->   Operation 1198 'and' 'and_ln29_69' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1199 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_39 = select i1 %and_ln29_69, float %conv_out_load_39, float %select_ln29_38" [maxpool/max_pool.cpp:29]   --->   Operation 1199 'select' 'select_ln29_39' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_29 : Operation 1200 [1/1] (3.25ns)   --->   "store float %select_ln29_39, float* %max_pool_out_addr_9, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 1200 'store' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_29 : Operation 1201 [2/2] (5.43ns)   --->   "%tmp_121 = fcmp ogt float %conv_out_load_43, %select_ln29_42" [maxpool/max_pool.cpp:29]   --->   Operation 1201 'fcmp' 'tmp_121' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1202 [1/2] (3.25ns)   --->   "%conv_out_load_47 = load float* %conv_out_addr_47, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1202 'load' 'conv_out_load_47' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_29 : Operation 1203 [2/2] (5.43ns)   --->   "%tmp_132 = fcmp ogt float %conv_out_load_47, %select_ln29_46" [maxpool/max_pool.cpp:29]   --->   Operation 1203 'fcmp' 'tmp_132' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_29 : Operation 1204 [1/2] (3.25ns)   --->   "%conv_out_load_51 = load float* %conv_out_addr_51, align 4" [maxpool/max_pool.cpp:29]   --->   Operation 1204 'load' 'conv_out_load_51' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>

State 30 <SV = 29> <Delay = 10.3>
ST_30 : Operation 1205 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln36_19 = add i10 60, %phi_mul" [maxpool/max_pool.cpp:36]   --->   Operation 1205 'add' 'add_ln36_19' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1206 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln36_20 = add i10 %zext_ln13_1, %add_ln36_19" [maxpool/max_pool.cpp:36]   --->   Operation 1206 'add' 'add_ln36_20' <Predicate = (!icmp_ln13)> <Delay = 3.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1207 [1/1] (0.00ns)   --->   "%zext_ln36_10 = zext i10 %add_ln36_20 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 1207 'zext' 'zext_ln36_10' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_30 : Operation 1208 [1/1] (0.00ns)   --->   "%max_pool_out_addr_10 = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %zext_ln36_10" [maxpool/max_pool.cpp:36]   --->   Operation 1208 'getelementptr' 'max_pool_out_addr_10' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_30 : Operation 1209 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln36_21 = add i10 66, %phi_mul" [maxpool/max_pool.cpp:36]   --->   Operation 1209 'add' 'add_ln36_21' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1210 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln36_22 = add i10 %zext_ln13_1, %add_ln36_21" [maxpool/max_pool.cpp:36]   --->   Operation 1210 'add' 'add_ln36_22' <Predicate = (!icmp_ln13)> <Delay = 3.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1211 [1/1] (0.00ns)   --->   "%zext_ln36_11 = zext i10 %add_ln36_22 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 1211 'zext' 'zext_ln36_11' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_30 : Operation 1212 [1/1] (0.00ns)   --->   "%max_pool_out_addr_11 = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %zext_ln36_11" [maxpool/max_pool.cpp:36]   --->   Operation 1212 'getelementptr' 'max_pool_out_addr_11' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_30 : Operation 1213 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln36_23 = add i10 72, %phi_mul" [maxpool/max_pool.cpp:36]   --->   Operation 1213 'add' 'add_ln36_23' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1214 [1/1] (3.72ns) (root node of TernaryAdder)   --->   "%add_ln36_24 = add i10 %zext_ln13_1, %add_ln36_23" [maxpool/max_pool.cpp:36]   --->   Operation 1214 'add' 'add_ln36_24' <Predicate = (!icmp_ln13)> <Delay = 3.72> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.90> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_30 : Operation 1215 [1/1] (0.00ns)   --->   "%bitcast_ln29_75 = bitcast float %conv_out_load_43 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1215 'bitcast' 'bitcast_ln29_75' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_30 : Operation 1216 [1/1] (0.00ns)   --->   "%tmp_119 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_75, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1216 'partselect' 'tmp_119' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_30 : Operation 1217 [1/1] (0.00ns)   --->   "%trunc_ln29_83 = trunc i32 %bitcast_ln29_75 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1217 'trunc' 'trunc_ln29_83' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_30 : Operation 1218 [1/1] (0.00ns)   --->   "%bitcast_ln29_76 = bitcast float %select_ln29_42 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1218 'bitcast' 'bitcast_ln29_76' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_30 : Operation 1219 [1/1] (0.00ns)   --->   "%tmp_120 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_76, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1219 'partselect' 'tmp_120' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_30 : Operation 1220 [1/1] (0.00ns)   --->   "%trunc_ln29_84 = trunc i32 %bitcast_ln29_76 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1220 'trunc' 'trunc_ln29_84' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_30 : Operation 1221 [1/1] (1.55ns)   --->   "%icmp_ln29_150 = icmp ne i8 %tmp_119, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1221 'icmp' 'icmp_ln29_150' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1222 [1/1] (2.44ns)   --->   "%icmp_ln29_151 = icmp eq i23 %trunc_ln29_83, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1222 'icmp' 'icmp_ln29_151' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1223 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_76)   --->   "%or_ln29_75 = or i1 %icmp_ln29_151, %icmp_ln29_150" [maxpool/max_pool.cpp:29]   --->   Operation 1223 'or' 'or_ln29_75' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1224 [1/1] (1.55ns)   --->   "%icmp_ln29_152 = icmp ne i8 %tmp_120, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1224 'icmp' 'icmp_ln29_152' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1225 [1/1] (2.44ns)   --->   "%icmp_ln29_153 = icmp eq i23 %trunc_ln29_84, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1225 'icmp' 'icmp_ln29_153' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1226 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_76)   --->   "%or_ln29_76 = or i1 %icmp_ln29_153, %icmp_ln29_152" [maxpool/max_pool.cpp:29]   --->   Operation 1226 'or' 'or_ln29_76' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1227 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_76)   --->   "%and_ln29_75 = and i1 %or_ln29_75, %or_ln29_76" [maxpool/max_pool.cpp:29]   --->   Operation 1227 'and' 'and_ln29_75' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1228 [1/2] (5.43ns)   --->   "%tmp_121 = fcmp ogt float %conv_out_load_43, %select_ln29_42" [maxpool/max_pool.cpp:29]   --->   Operation 1228 'fcmp' 'tmp_121' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1229 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_76 = and i1 %and_ln29_75, %tmp_121" [maxpool/max_pool.cpp:29]   --->   Operation 1229 'and' 'and_ln29_76' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1230 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_43 = select i1 %and_ln29_76, float %conv_out_load_43, float %select_ln29_42" [maxpool/max_pool.cpp:29]   --->   Operation 1230 'select' 'select_ln29_43' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 1231 [1/1] (3.25ns)   --->   "store float %select_ln29_43, float* %max_pool_out_addr_10, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 1231 'store' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_30 : Operation 1232 [1/1] (0.00ns)   --->   "%bitcast_ln29_82 = bitcast float %conv_out_load_47 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1232 'bitcast' 'bitcast_ln29_82' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_30 : Operation 1233 [1/1] (0.00ns)   --->   "%tmp_130 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_82, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1233 'partselect' 'tmp_130' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_30 : Operation 1234 [1/1] (0.00ns)   --->   "%trunc_ln29_90 = trunc i32 %bitcast_ln29_82 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1234 'trunc' 'trunc_ln29_90' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_30 : Operation 1235 [1/1] (0.00ns)   --->   "%bitcast_ln29_83 = bitcast float %select_ln29_46 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1235 'bitcast' 'bitcast_ln29_83' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_30 : Operation 1236 [1/1] (0.00ns)   --->   "%tmp_131 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_83, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1236 'partselect' 'tmp_131' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_30 : Operation 1237 [1/1] (0.00ns)   --->   "%trunc_ln29_91 = trunc i32 %bitcast_ln29_83 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1237 'trunc' 'trunc_ln29_91' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_30 : Operation 1238 [1/1] (1.55ns)   --->   "%icmp_ln29_164 = icmp ne i8 %tmp_130, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1238 'icmp' 'icmp_ln29_164' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1239 [1/1] (2.44ns)   --->   "%icmp_ln29_165 = icmp eq i23 %trunc_ln29_90, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1239 'icmp' 'icmp_ln29_165' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1240 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_83)   --->   "%or_ln29_82 = or i1 %icmp_ln29_165, %icmp_ln29_164" [maxpool/max_pool.cpp:29]   --->   Operation 1240 'or' 'or_ln29_82' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1241 [1/1] (1.55ns)   --->   "%icmp_ln29_166 = icmp ne i8 %tmp_131, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1241 'icmp' 'icmp_ln29_166' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1242 [1/1] (2.44ns)   --->   "%icmp_ln29_167 = icmp eq i23 %trunc_ln29_91, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1242 'icmp' 'icmp_ln29_167' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1243 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_83)   --->   "%or_ln29_83 = or i1 %icmp_ln29_167, %icmp_ln29_166" [maxpool/max_pool.cpp:29]   --->   Operation 1243 'or' 'or_ln29_83' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1244 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_83)   --->   "%and_ln29_82 = and i1 %or_ln29_82, %or_ln29_83" [maxpool/max_pool.cpp:29]   --->   Operation 1244 'and' 'and_ln29_82' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1245 [1/2] (5.43ns)   --->   "%tmp_132 = fcmp ogt float %conv_out_load_47, %select_ln29_46" [maxpool/max_pool.cpp:29]   --->   Operation 1245 'fcmp' 'tmp_132' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1246 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_83 = and i1 %and_ln29_82, %tmp_132" [maxpool/max_pool.cpp:29]   --->   Operation 1246 'and' 'and_ln29_83' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_30 : Operation 1247 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_47 = select i1 %and_ln29_83, float %conv_out_load_47, float %select_ln29_46" [maxpool/max_pool.cpp:29]   --->   Operation 1247 'select' 'select_ln29_47' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_30 : Operation 1248 [1/1] (3.25ns)   --->   "store float %select_ln29_47, float* %max_pool_out_addr_11, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 1248 'store' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_30 : Operation 1249 [2/2] (5.43ns)   --->   "%tmp_143 = fcmp ogt float %conv_out_load_51, %select_ln29_50" [maxpool/max_pool.cpp:29]   --->   Operation 1249 'fcmp' 'tmp_143' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 31 <SV = 30> <Delay = 10.3>
ST_31 : Operation 1250 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str2) nounwind" [maxpool/max_pool.cpp:14]   --->   Operation 1250 'specloopname' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_31 : Operation 1251 [1/1] (0.00ns)   --->   "%tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str2) nounwind" [maxpool/max_pool.cpp:14]   --->   Operation 1251 'specregionbegin' 'tmp_1' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_31 : Operation 1252 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [maxpool/max_pool.cpp:15]   --->   Operation 1252 'specpipeline' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_31 : Operation 1253 [1/1] (1.73ns)   --->   "%add_ln36_25 = add i10 78, %phi_mul" [maxpool/max_pool.cpp:36]   --->   Operation 1253 'add' 'add_ln36_25' <Predicate = (!icmp_ln13)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.65> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1254 [1/1] (0.00ns)   --->   "%zext_ln36_12 = zext i10 %add_ln36_24 to i64" [maxpool/max_pool.cpp:36]   --->   Operation 1254 'zext' 'zext_ln36_12' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_31 : Operation 1255 [1/1] (0.00ns)   --->   "%max_pool_out_addr_12 = getelementptr [1014 x float]* %max_pool_out, i64 0, i64 %zext_ln36_12" [maxpool/max_pool.cpp:36]   --->   Operation 1255 'getelementptr' 'max_pool_out_addr_12' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_31 : Operation 1256 [1/1] (0.00ns)   --->   "%bitcast_ln29_89 = bitcast float %conv_out_load_51 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1256 'bitcast' 'bitcast_ln29_89' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_31 : Operation 1257 [1/1] (0.00ns)   --->   "%tmp_141 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_89, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1257 'partselect' 'tmp_141' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_31 : Operation 1258 [1/1] (0.00ns)   --->   "%trunc_ln29_97 = trunc i32 %bitcast_ln29_89 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1258 'trunc' 'trunc_ln29_97' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_31 : Operation 1259 [1/1] (0.00ns)   --->   "%bitcast_ln29_90 = bitcast float %select_ln29_50 to i32" [maxpool/max_pool.cpp:29]   --->   Operation 1259 'bitcast' 'bitcast_ln29_90' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_31 : Operation 1260 [1/1] (0.00ns)   --->   "%tmp_142 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln29_90, i32 23, i32 30)" [maxpool/max_pool.cpp:29]   --->   Operation 1260 'partselect' 'tmp_142' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_31 : Operation 1261 [1/1] (0.00ns)   --->   "%trunc_ln29_98 = trunc i32 %bitcast_ln29_90 to i23" [maxpool/max_pool.cpp:29]   --->   Operation 1261 'trunc' 'trunc_ln29_98' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_31 : Operation 1262 [1/1] (1.55ns)   --->   "%icmp_ln29_178 = icmp ne i8 %tmp_141, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1262 'icmp' 'icmp_ln29_178' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1263 [1/1] (2.44ns)   --->   "%icmp_ln29_179 = icmp eq i23 %trunc_ln29_97, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1263 'icmp' 'icmp_ln29_179' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1264 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_90)   --->   "%or_ln29_89 = or i1 %icmp_ln29_179, %icmp_ln29_178" [maxpool/max_pool.cpp:29]   --->   Operation 1264 'or' 'or_ln29_89' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1265 [1/1] (1.55ns)   --->   "%icmp_ln29_180 = icmp ne i8 %tmp_142, -1" [maxpool/max_pool.cpp:29]   --->   Operation 1265 'icmp' 'icmp_ln29_180' <Predicate = (!icmp_ln13)> <Delay = 1.55> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1266 [1/1] (2.44ns)   --->   "%icmp_ln29_181 = icmp eq i23 %trunc_ln29_98, 0" [maxpool/max_pool.cpp:29]   --->   Operation 1266 'icmp' 'icmp_ln29_181' <Predicate = (!icmp_ln13)> <Delay = 2.44> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1267 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_90)   --->   "%or_ln29_90 = or i1 %icmp_ln29_181, %icmp_ln29_180" [maxpool/max_pool.cpp:29]   --->   Operation 1267 'or' 'or_ln29_90' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1268 [1/1] (0.00ns) (grouped into LUT with out node and_ln29_90)   --->   "%and_ln29_89 = and i1 %or_ln29_89, %or_ln29_90" [maxpool/max_pool.cpp:29]   --->   Operation 1268 'and' 'and_ln29_89' <Predicate = (!icmp_ln13)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1269 [1/2] (5.43ns)   --->   "%tmp_143 = fcmp ogt float %conv_out_load_51, %select_ln29_50" [maxpool/max_pool.cpp:29]   --->   Operation 1269 'fcmp' 'tmp_143' <Predicate = (!icmp_ln13)> <Delay = 5.43> <Core = "FCmp">   --->   Core 111 'FCmp' <Latency = 1> <II = 1> <Delay = 5.43> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1270 [1/1] (0.97ns) (out node of the LUT)   --->   "%and_ln29_90 = and i1 %and_ln29_89, %tmp_143" [maxpool/max_pool.cpp:29]   --->   Operation 1270 'and' 'and_ln29_90' <Predicate = (!icmp_ln13)> <Delay = 0.97> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_31 : Operation 1271 [1/1] (0.69ns) (out node of the LUT)   --->   "%select_ln29_51 = select i1 %and_ln29_90, float %conv_out_load_51, float %select_ln29_50" [maxpool/max_pool.cpp:29]   --->   Operation 1271 'select' 'select_ln29_51' <Predicate = (!icmp_ln13)> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_31 : Operation 1272 [1/1] (3.25ns)   --->   "store float %select_ln29_51, float* %max_pool_out_addr_12, align 4" [maxpool/max_pool.cpp:36]   --->   Operation 1272 'store' <Predicate = (!icmp_ln13)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1014> <RAM>
ST_31 : Operation 1273 [1/1] (0.00ns)   --->   "%empty_9 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str2, i32 %tmp_1) nounwind" [maxpool/max_pool.cpp:38]   --->   Operation 1273 'specregionend' 'empty_9' <Predicate = (!icmp_ln13)> <Delay = 0.00>
ST_31 : Operation 1274 [1/1] (0.00ns)   --->   "br label %2" [maxpool/max_pool.cpp:13]   --->   Operation 1274 'br' <Predicate = (!icmp_ln13)> <Delay = 0.00>

State 32 <SV = 3> <Delay = 0.00>
ST_32 : Operation 1275 [1/1] (0.00ns)   --->   "%empty_10 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str, i32 %tmp) nounwind" [maxpool/max_pool.cpp:39]   --->   Operation 1275 'specregionend' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_32 : Operation 1276 [1/1] (0.00ns)   --->   "br label %1" [maxpool/max_pool.cpp:10]   --->   Operation 1276 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 20ns, clock uncertainty: 2.5ns.

 <State 1>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('f') with incoming values : ('f', maxpool/max_pool.cpp:10) [8]  (1.77 ns)

 <State 2>: 1.77ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('r') with incoming values : ('r', maxpool/max_pool.cpp:13) [20]  (1.77 ns)

 <State 3>: 10.8ns
The critical path consists of the following:
	'phi' operation ('r') with incoming values : ('r', maxpool/max_pool.cpp:13) [20]  (0 ns)
	'mul' operation ('mul_ln29', maxpool/max_pool.cpp:29) [85]  (3.78 ns)
	'or' operation ('or_ln29_92', maxpool/max_pool.cpp:29) [94]  (0 ns)
	'sub' operation ('sub_ln29', maxpool/max_pool.cpp:29) [98]  (0 ns)
	'add' operation ('add_ln29', maxpool/max_pool.cpp:29) [99]  (3.82 ns)
	'getelementptr' operation ('conv_out_addr_1', maxpool/max_pool.cpp:29) [101]  (0 ns)
	'load' operation ('conv_out_load_1', maxpool/max_pool.cpp:29) on array 'conv_out' [234]  (3.25 ns)

 <State 4>: 10.2ns
The critical path consists of the following:
	'mul' operation ('mul_ln29_1', maxpool/max_pool.cpp:29) [86]  (4.35 ns)
	'add' operation ('add_ln29_3', maxpool/max_pool.cpp:29) [118]  (1.68 ns)
	'or' operation ('or_ln29_95', maxpool/max_pool.cpp:29) [120]  (0.965 ns)
	'getelementptr' operation ('conv_out_addr_8', maxpool/max_pool.cpp:29) [124]  (0 ns)
	'load' operation ('conv_out_load_8', maxpool/max_pool.cpp:29) on array 'conv_out' [460]  (3.25 ns)

 <State 5>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load', maxpool/max_pool.cpp:29) on array 'conv_out' [224]  (3.25 ns)
	'fcmp' operation ('tmp_3', maxpool/max_pool.cpp:29) [231]  (5.43 ns)

 <State 6>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_12', maxpool/max_pool.cpp:29) on array 'conv_out' [522]  (3.25 ns)
	'fcmp' operation ('tmp_35', maxpool/max_pool.cpp:29) [529]  (5.43 ns)

 <State 7>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_20', maxpool/max_pool.cpp:29) on array 'conv_out' [646]  (3.25 ns)
	'fcmp' operation ('tmp_57', maxpool/max_pool.cpp:29) [653]  (5.43 ns)

 <State 8>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_28', maxpool/max_pool.cpp:29) on array 'conv_out' [770]  (3.25 ns)
	'fcmp' operation ('tmp_79', maxpool/max_pool.cpp:29) [777]  (5.43 ns)

 <State 9>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_36', maxpool/max_pool.cpp:29) on array 'conv_out' [894]  (3.25 ns)
	'fcmp' operation ('tmp_101', maxpool/max_pool.cpp:29) [901]  (5.43 ns)

 <State 10>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_44', maxpool/max_pool.cpp:29) on array 'conv_out' [1018]  (3.25 ns)
	'fcmp' operation ('tmp_123', maxpool/max_pool.cpp:29) [1025]  (5.43 ns)

 <State 11>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_5', maxpool/max_pool.cpp:29) on array 'conv_out' [408]  (3.25 ns)
	'fcmp' operation ('tmp_16', maxpool/max_pool.cpp:29) [422]  (5.43 ns)

 <State 12>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_13', maxpool/max_pool.cpp:29) on array 'conv_out' [532]  (3.25 ns)
	'fcmp' operation ('tmp_38', maxpool/max_pool.cpp:29) [546]  (5.43 ns)

 <State 13>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_21', maxpool/max_pool.cpp:29) on array 'conv_out' [656]  (3.25 ns)
	'fcmp' operation ('tmp_60', maxpool/max_pool.cpp:29) [670]  (5.43 ns)

 <State 14>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_29', maxpool/max_pool.cpp:29) on array 'conv_out' [780]  (3.25 ns)
	'fcmp' operation ('tmp_82', maxpool/max_pool.cpp:29) [794]  (5.43 ns)

 <State 15>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_37', maxpool/max_pool.cpp:29) on array 'conv_out' [904]  (3.25 ns)
	'fcmp' operation ('tmp_104', maxpool/max_pool.cpp:29) [918]  (5.43 ns)

 <State 16>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_45', maxpool/max_pool.cpp:29) on array 'conv_out' [1028]  (3.25 ns)
	'fcmp' operation ('tmp_126', maxpool/max_pool.cpp:29) [1042]  (5.43 ns)

 <State 17>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_2', maxpool/max_pool.cpp:29) on array 'conv_out' [363]  (3.25 ns)
	'fcmp' operation ('tmp_9', maxpool/max_pool.cpp:29) [377]  (5.43 ns)

 <State 18>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_10', maxpool/max_pool.cpp:29) on array 'conv_out' [487]  (3.25 ns)
	'fcmp' operation ('tmp_30', maxpool/max_pool.cpp:29) [501]  (5.43 ns)

 <State 19>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_18', maxpool/max_pool.cpp:29) on array 'conv_out' [611]  (3.25 ns)
	'fcmp' operation ('tmp_52', maxpool/max_pool.cpp:29) [625]  (5.43 ns)

 <State 20>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_26', maxpool/max_pool.cpp:29) on array 'conv_out' [735]  (3.25 ns)
	'fcmp' operation ('tmp_74', maxpool/max_pool.cpp:29) [749]  (5.43 ns)

 <State 21>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_34', maxpool/max_pool.cpp:29) on array 'conv_out' [859]  (3.25 ns)
	'fcmp' operation ('tmp_96', maxpool/max_pool.cpp:29) [873]  (5.43 ns)

 <State 22>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_42', maxpool/max_pool.cpp:29) on array 'conv_out' [983]  (3.25 ns)
	'fcmp' operation ('tmp_118', maxpool/max_pool.cpp:29) [997]  (5.43 ns)

 <State 23>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_50', maxpool/max_pool.cpp:29) on array 'conv_out' [1107]  (3.25 ns)
	'fcmp' operation ('tmp_140', maxpool/max_pool.cpp:29) [1121]  (5.43 ns)

 <State 24>: 8.69ns
The critical path consists of the following:
	'load' operation ('conv_out_load_7', maxpool/max_pool.cpp:29) on array 'conv_out' [442]  (3.25 ns)
	'fcmp' operation ('tmp_22', maxpool/max_pool.cpp:29) [456]  (5.43 ns)

 <State 25>: 10.4ns
The critical path consists of the following:
	'fcmp' operation ('tmp_11', maxpool/max_pool.cpp:29) [394]  (5.43 ns)
	'and' operation ('and_ln29_6', maxpool/max_pool.cpp:29) [395]  (0.978 ns)
	'select' operation ('select_ln29_3', maxpool/max_pool.cpp:29) [396]  (0.698 ns)
	'store' operation ('store_ln36', maxpool/max_pool.cpp:36) of variable 'select_ln29_3', maxpool/max_pool.cpp:29 on array 'max_pool_out' [397]  (3.25 ns)

 <State 26>: 10.4ns
The critical path consists of the following:
	'fcmp' operation ('tmp_33', maxpool/max_pool.cpp:29) [518]  (5.43 ns)
	'and' operation ('and_ln29_20', maxpool/max_pool.cpp:29) [519]  (0.978 ns)
	'select' operation ('select_ln29_11', maxpool/max_pool.cpp:29) [520]  (0.698 ns)
	'store' operation ('store_ln36', maxpool/max_pool.cpp:36) of variable 'select_ln29_11', maxpool/max_pool.cpp:29 on array 'max_pool_out' [521]  (3.25 ns)

 <State 27>: 10.4ns
The critical path consists of the following:
	'fcmp' operation ('tmp_55', maxpool/max_pool.cpp:29) [642]  (5.43 ns)
	'and' operation ('and_ln29_34', maxpool/max_pool.cpp:29) [643]  (0.978 ns)
	'select' operation ('select_ln29_19', maxpool/max_pool.cpp:29) [644]  (0.698 ns)
	'store' operation ('store_ln36', maxpool/max_pool.cpp:36) of variable 'select_ln29_19', maxpool/max_pool.cpp:29 on array 'max_pool_out' [645]  (3.25 ns)

 <State 28>: 10.4ns
The critical path consists of the following:
	'fcmp' operation ('tmp_77', maxpool/max_pool.cpp:29) [766]  (5.43 ns)
	'and' operation ('and_ln29_48', maxpool/max_pool.cpp:29) [767]  (0.978 ns)
	'select' operation ('select_ln29_27', maxpool/max_pool.cpp:29) [768]  (0.698 ns)
	'store' operation ('store_ln36', maxpool/max_pool.cpp:36) of variable 'select_ln29_27', maxpool/max_pool.cpp:29 on array 'max_pool_out' [769]  (3.25 ns)

 <State 29>: 10.4ns
The critical path consists of the following:
	'fcmp' operation ('tmp_99', maxpool/max_pool.cpp:29) [890]  (5.43 ns)
	'and' operation ('and_ln29_62', maxpool/max_pool.cpp:29) [891]  (0.978 ns)
	'select' operation ('select_ln29_35', maxpool/max_pool.cpp:29) [892]  (0.698 ns)
	'store' operation ('store_ln36', maxpool/max_pool.cpp:36) of variable 'select_ln29_35', maxpool/max_pool.cpp:29 on array 'max_pool_out' [893]  (3.25 ns)

 <State 30>: 10.4ns
The critical path consists of the following:
	'fcmp' operation ('tmp_121', maxpool/max_pool.cpp:29) [1014]  (5.43 ns)
	'and' operation ('and_ln29_76', maxpool/max_pool.cpp:29) [1015]  (0.978 ns)
	'select' operation ('select_ln29_43', maxpool/max_pool.cpp:29) [1016]  (0.698 ns)
	'store' operation ('store_ln36', maxpool/max_pool.cpp:36) of variable 'select_ln29_43', maxpool/max_pool.cpp:29 on array 'max_pool_out' [1017]  (3.25 ns)

 <State 31>: 10.4ns
The critical path consists of the following:
	'fcmp' operation ('tmp_143', maxpool/max_pool.cpp:29) [1138]  (5.43 ns)
	'and' operation ('and_ln29_90', maxpool/max_pool.cpp:29) [1139]  (0.978 ns)
	'select' operation ('select_ln29_51', maxpool/max_pool.cpp:29) [1140]  (0.698 ns)
	'store' operation ('store_ln36', maxpool/max_pool.cpp:36) of variable 'select_ln29_51', maxpool/max_pool.cpp:29 on array 'max_pool_out' [1141]  (3.25 ns)

 <State 32>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
