{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1713764656686 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1713764656686 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 22 11:14:16 2024 " "Processing started: Mon Apr 22 11:14:16 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1713764656686 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1713764656686 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off elevator -c elevator " "Command: quartus_map --read_settings_files=on --write_settings_files=off elevator -c elevator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1713764656686 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1713764657780 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "elevator.v(107) " "Verilog HDL information at elevator.v(107): always construct contains both blocking and non-blocking assignments" {  } { { "elevator.v" "" { Text "C:/altera/13.0sp1/KartikDHD/elevator.v" 107 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1713764657936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "elevator.v 1 1 " "Found 1 design units, including 1 entities, in source file elevator.v" { { "Info" "ISGN_ENTITY_NAME" "1 elevator " "Found entity 1: elevator" {  } { { "elevator.v" "" { Text "C:/altera/13.0sp1/KartikDHD/elevator.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1713764657952 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1713764657952 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "elevator " "Elaborating entity \"elevator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1713764658046 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "srst elevator.v(14) " "Verilog HDL or VHDL warning at elevator.v(14): object \"srst\" assigned a value but never read" {  } { { "elevator.v" "" { Text "C:/altera/13.0sp1/KartikDHD/elevator.v" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1713764658046 "|elevator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 elevator.v(35) " "Verilog HDL assignment warning at elevator.v(35): truncated value with size 32 to match size of target (26)" {  } { { "elevator.v" "" { Text "C:/altera/13.0sp1/KartikDHD/elevator.v" 35 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1713764658046 "|elevator"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "elevator.v(47) " "Verilog HDL Case Statement warning at elevator.v(47): case item expression never matches the case expression" {  } { { "elevator.v" "" { Text "C:/altera/13.0sp1/KartikDHD/elevator.v" 47 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1713764658046 "|elevator"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "elevator.v(50) " "Verilog HDL warning at elevator.v(50): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "elevator.v" "" { Text "C:/altera/13.0sp1/KartikDHD/elevator.v" 50 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Quartus II" 0 -1 1713764658046 "|elevator"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "elevator.v(58) " "Verilog HDL Case Statement warning at elevator.v(58): case item expression never matches the case expression" {  } { { "elevator.v" "" { Text "C:/altera/13.0sp1/KartikDHD/elevator.v" 58 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1713764658046 "|elevator"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "elevator.v(61) " "Verilog HDL warning at elevator.v(61): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "elevator.v" "" { Text "C:/altera/13.0sp1/KartikDHD/elevator.v" 61 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Quartus II" 0 -1 1713764658046 "|elevator"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "elevator.v(67) " "Verilog HDL warning at elevator.v(67): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "elevator.v" "" { Text "C:/altera/13.0sp1/KartikDHD/elevator.v" 67 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Quartus II" 0 -1 1713764658046 "|elevator"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "elevator.v(75) " "Verilog HDL Case Statement warning at elevator.v(75): case item expression never matches the case expression" {  } { { "elevator.v" "" { Text "C:/altera/13.0sp1/KartikDHD/elevator.v" 75 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1713764658046 "|elevator"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "elevator.v(78) " "Verilog HDL warning at elevator.v(78): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "elevator.v" "" { Text "C:/altera/13.0sp1/KartikDHD/elevator.v" 78 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Quartus II" 0 -1 1713764658046 "|elevator"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "elevator.v(84) " "Verilog HDL warning at elevator.v(84): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "elevator.v" "" { Text "C:/altera/13.0sp1/KartikDHD/elevator.v" 84 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Quartus II" 0 -1 1713764658046 "|elevator"}
{ "Warning" "WVRFX_L2_VERI_CASE_CONDITION_REDUNDANT" "elevator.v(92) " "Verilog HDL Case Statement warning at elevator.v(92): case item expression never matches the case expression" {  } { { "elevator.v" "" { Text "C:/altera/13.0sp1/KartikDHD/elevator.v" 92 0 0 } }  } 0 10199 "Verilog HDL Case Statement warning at %1!s!: case item expression never matches the case expression" 0 0 "Quartus II" 0 -1 1713764658046 "|elevator"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "elevator.v(95) " "Verilog HDL warning at elevator.v(95): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "elevator.v" "" { Text "C:/altera/13.0sp1/KartikDHD/elevator.v" 95 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Quartus II" 0 -1 1713764658046 "|elevator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 elevator.v(109) " "Verilog HDL assignment warning at elevator.v(109): truncated value with size 32 to match size of target (1)" {  } { { "elevator.v" "" { Text "C:/altera/13.0sp1/KartikDHD/elevator.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1713764658046 "|elevator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 elevator.v(115) " "Verilog HDL assignment warning at elevator.v(115): truncated value with size 32 to match size of target (1)" {  } { { "elevator.v" "" { Text "C:/altera/13.0sp1/KartikDHD/elevator.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1713764658046 "|elevator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 elevator.v(116) " "Verilog HDL assignment warning at elevator.v(116): truncated value with size 32 to match size of target (1)" {  } { { "elevator.v" "" { Text "C:/altera/13.0sp1/KartikDHD/elevator.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1713764658046 "|elevator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 elevator.v(117) " "Verilog HDL assignment warning at elevator.v(117): truncated value with size 32 to match size of target (1)" {  } { { "elevator.v" "" { Text "C:/altera/13.0sp1/KartikDHD/elevator.v" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1713764658046 "|elevator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 elevator.v(118) " "Verilog HDL assignment warning at elevator.v(118): truncated value with size 32 to match size of target (1)" {  } { { "elevator.v" "" { Text "C:/altera/13.0sp1/KartikDHD/elevator.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1713764658046 "|elevator"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "elevator.v(114) " "Verilog HDL warning at elevator.v(114): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "elevator.v" "" { Text "C:/altera/13.0sp1/KartikDHD/elevator.v" 114 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Quartus II" 0 -1 1713764658046 "|elevator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 elevator.v(122) " "Verilog HDL assignment warning at elevator.v(122): truncated value with size 32 to match size of target (1)" {  } { { "elevator.v" "" { Text "C:/altera/13.0sp1/KartikDHD/elevator.v" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1713764658046 "|elevator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 elevator.v(123) " "Verilog HDL assignment warning at elevator.v(123): truncated value with size 32 to match size of target (1)" {  } { { "elevator.v" "" { Text "C:/altera/13.0sp1/KartikDHD/elevator.v" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1713764658046 "|elevator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 elevator.v(124) " "Verilog HDL assignment warning at elevator.v(124): truncated value with size 32 to match size of target (1)" {  } { { "elevator.v" "" { Text "C:/altera/13.0sp1/KartikDHD/elevator.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1713764658046 "|elevator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 elevator.v(125) " "Verilog HDL assignment warning at elevator.v(125): truncated value with size 32 to match size of target (1)" {  } { { "elevator.v" "" { Text "C:/altera/13.0sp1/KartikDHD/elevator.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1713764658046 "|elevator"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "elevator.v(121) " "Verilog HDL warning at elevator.v(121): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "elevator.v" "" { Text "C:/altera/13.0sp1/KartikDHD/elevator.v" 121 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Quartus II" 0 -1 1713764658046 "|elevator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 elevator.v(128) " "Verilog HDL assignment warning at elevator.v(128): truncated value with size 32 to match size of target (1)" {  } { { "elevator.v" "" { Text "C:/altera/13.0sp1/KartikDHD/elevator.v" 128 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1713764658046 "|elevator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 elevator.v(129) " "Verilog HDL assignment warning at elevator.v(129): truncated value with size 32 to match size of target (1)" {  } { { "elevator.v" "" { Text "C:/altera/13.0sp1/KartikDHD/elevator.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1713764658046 "|elevator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 elevator.v(130) " "Verilog HDL assignment warning at elevator.v(130): truncated value with size 32 to match size of target (1)" {  } { { "elevator.v" "" { Text "C:/altera/13.0sp1/KartikDHD/elevator.v" 130 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1713764658046 "|elevator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 elevator.v(131) " "Verilog HDL assignment warning at elevator.v(131): truncated value with size 32 to match size of target (1)" {  } { { "elevator.v" "" { Text "C:/altera/13.0sp1/KartikDHD/elevator.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1713764658046 "|elevator"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "elevator.v(127) " "Verilog HDL warning at elevator.v(127): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "elevator.v" "" { Text "C:/altera/13.0sp1/KartikDHD/elevator.v" 127 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Quartus II" 0 -1 1713764658046 "|elevator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 elevator.v(136) " "Verilog HDL assignment warning at elevator.v(136): truncated value with size 32 to match size of target (1)" {  } { { "elevator.v" "" { Text "C:/altera/13.0sp1/KartikDHD/elevator.v" 136 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1713764658046 "|elevator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 elevator.v(137) " "Verilog HDL assignment warning at elevator.v(137): truncated value with size 32 to match size of target (1)" {  } { { "elevator.v" "" { Text "C:/altera/13.0sp1/KartikDHD/elevator.v" 137 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1713764658046 "|elevator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 elevator.v(138) " "Verilog HDL assignment warning at elevator.v(138): truncated value with size 32 to match size of target (1)" {  } { { "elevator.v" "" { Text "C:/altera/13.0sp1/KartikDHD/elevator.v" 138 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1713764658062 "|elevator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 elevator.v(139) " "Verilog HDL assignment warning at elevator.v(139): truncated value with size 32 to match size of target (1)" {  } { { "elevator.v" "" { Text "C:/altera/13.0sp1/KartikDHD/elevator.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1713764658062 "|elevator"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "elevator.v(135) " "Verilog HDL warning at elevator.v(135): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "elevator.v" "" { Text "C:/altera/13.0sp1/KartikDHD/elevator.v" 135 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Quartus II" 0 -1 1713764658062 "|elevator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 elevator.v(142) " "Verilog HDL assignment warning at elevator.v(142): truncated value with size 32 to match size of target (1)" {  } { { "elevator.v" "" { Text "C:/altera/13.0sp1/KartikDHD/elevator.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1713764658062 "|elevator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 elevator.v(143) " "Verilog HDL assignment warning at elevator.v(143): truncated value with size 32 to match size of target (1)" {  } { { "elevator.v" "" { Text "C:/altera/13.0sp1/KartikDHD/elevator.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1713764658062 "|elevator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 elevator.v(144) " "Verilog HDL assignment warning at elevator.v(144): truncated value with size 32 to match size of target (1)" {  } { { "elevator.v" "" { Text "C:/altera/13.0sp1/KartikDHD/elevator.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1713764658062 "|elevator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 elevator.v(145) " "Verilog HDL assignment warning at elevator.v(145): truncated value with size 32 to match size of target (1)" {  } { { "elevator.v" "" { Text "C:/altera/13.0sp1/KartikDHD/elevator.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1713764658062 "|elevator"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "elevator.v(141) " "Verilog HDL warning at elevator.v(141): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "elevator.v" "" { Text "C:/altera/13.0sp1/KartikDHD/elevator.v" 141 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Quartus II" 0 -1 1713764658062 "|elevator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 elevator.v(149) " "Verilog HDL assignment warning at elevator.v(149): truncated value with size 32 to match size of target (1)" {  } { { "elevator.v" "" { Text "C:/altera/13.0sp1/KartikDHD/elevator.v" 149 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1713764658062 "|elevator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 elevator.v(150) " "Verilog HDL assignment warning at elevator.v(150): truncated value with size 32 to match size of target (1)" {  } { { "elevator.v" "" { Text "C:/altera/13.0sp1/KartikDHD/elevator.v" 150 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1713764658062 "|elevator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 elevator.v(151) " "Verilog HDL assignment warning at elevator.v(151): truncated value with size 32 to match size of target (1)" {  } { { "elevator.v" "" { Text "C:/altera/13.0sp1/KartikDHD/elevator.v" 151 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1713764658062 "|elevator"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 elevator.v(152) " "Verilog HDL assignment warning at elevator.v(152): truncated value with size 32 to match size of target (1)" {  } { { "elevator.v" "" { Text "C:/altera/13.0sp1/KartikDHD/elevator.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1713764658062 "|elevator"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "elevator.v(148) " "Verilog HDL warning at elevator.v(148): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "elevator.v" "" { Text "C:/altera/13.0sp1/KartikDHD/elevator.v" 148 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Quartus II" 0 -1 1713764658062 "|elevator"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sled\[5\] GND " "Pin \"sled\[5\]\" is stuck at GND" {  } { { "elevator.v" "" { Text "C:/altera/13.0sp1/KartikDHD/elevator.v" 112 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1713764659234 "|elevator|sled[5]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1713764659234 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1713764659516 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1713764659876 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/altera/13.0sp1/KartikDHD/output_files/elevator.map.smsg " "Generated suppressed messages file C:/altera/13.0sp1/KartikDHD/output_files/elevator.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1713764659985 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1713764660328 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1713764660328 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "80 " "Implemented 80 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Implemented 6 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1713764660733 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1713764660733 ""} { "Info" "ICUT_CUT_TM_LCELLS" "63 " "Implemented 63 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1713764660733 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1713764660733 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 46 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 46 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4638 " "Peak virtual memory: 4638 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1713764660796 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Apr 22 11:14:20 2024 " "Processing ended: Mon Apr 22 11:14:20 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1713764660796 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1713764660796 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1713764660796 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1713764660796 ""}
