/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [10:0] _01_;
  wire [7:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire [30:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire [7:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [9:0] celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire [9:0] celloutsig_0_25z;
  wire [5:0] celloutsig_0_26z;
  wire [32:0] celloutsig_0_27z;
  wire [2:0] celloutsig_0_28z;
  wire celloutsig_0_2z;
  wire celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire [10:0] celloutsig_0_33z;
  wire celloutsig_0_3z;
  wire celloutsig_0_5z;
  wire [13:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [15:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_15z;
  wire [5:0] celloutsig_1_16z;
  wire celloutsig_1_17z;
  wire [5:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [8:0] celloutsig_1_7z;
  wire [3:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_10z = celloutsig_1_7z[7] ? celloutsig_1_0z : celloutsig_1_5z[1];
  assign celloutsig_1_13z = celloutsig_1_9z ? celloutsig_1_9z : celloutsig_1_12z;
  assign celloutsig_0_1z = celloutsig_0_0z[5] ? celloutsig_0_0z[2] : in_data[69];
  assign celloutsig_0_21z = celloutsig_0_17z ? celloutsig_0_13z : celloutsig_0_1z;
  assign celloutsig_1_15z = ~celloutsig_1_4z;
  assign celloutsig_1_17z = ~celloutsig_1_5z[3];
  assign celloutsig_1_2z = ~((in_data[172] | in_data[141]) & in_data[115]);
  assign celloutsig_0_7z = ~((celloutsig_0_1z | _00_) & celloutsig_0_3z);
  assign celloutsig_0_14z = ~((celloutsig_0_11z | celloutsig_0_2z) & celloutsig_0_11z);
  assign celloutsig_1_4z = celloutsig_1_2z | ~(in_data[112]);
  assign celloutsig_1_14z = celloutsig_1_9z | ~(celloutsig_1_5z[4]);
  assign celloutsig_0_18z = celloutsig_0_11z | ~(celloutsig_0_6z[0]);
  assign celloutsig_0_2z = in_data[1] | ~(in_data[26]);
  assign celloutsig_1_9z = celloutsig_1_0z ^ in_data[159];
  reg [10:0] _16_;
  always_ff @(negedge clkin_data[0], negedge celloutsig_1_19z[0])
    if (!celloutsig_1_19z[0]) _16_ <= 11'h000;
    else _16_ <= { celloutsig_0_0z[0], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  assign { _01_[10:6], _00_, _01_[4:0] } = _16_;
  assign celloutsig_1_0z = in_data[163:157] == in_data[149:143];
  assign celloutsig_0_10z = { celloutsig_0_0z[4:1], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_1z } == in_data[72:66];
  assign celloutsig_0_17z = celloutsig_0_16z[14:12] == { celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_9z };
  assign celloutsig_0_19z = in_data[18:16] == { celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_10z };
  assign celloutsig_0_30z = { celloutsig_0_20z[6], celloutsig_0_22z, celloutsig_0_7z, celloutsig_0_12z, celloutsig_0_10z } == { _01_[4:0], celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_26z, celloutsig_0_13z };
  assign celloutsig_0_32z = { celloutsig_0_27z[26:16], celloutsig_0_3z } == { celloutsig_0_30z, celloutsig_0_17z, celloutsig_0_13z, celloutsig_0_18z, celloutsig_0_15z, celloutsig_0_28z, celloutsig_0_18z, celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_11z };
  assign celloutsig_1_1z = ! in_data[179:170];
  assign celloutsig_0_3z = ! { in_data[20:19], celloutsig_0_0z };
  assign celloutsig_0_5z = ! in_data[56:43];
  assign celloutsig_1_6z = { in_data[189:188], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_4z } < { celloutsig_1_5z[4:2], 1'h0, celloutsig_1_1z };
  assign celloutsig_1_12z = in_data[108:105] < { celloutsig_1_8z[3:1], celloutsig_1_9z };
  assign celloutsig_0_12z = { _01_[6], _00_, _01_[4:3], _01_[10:6], _00_, _01_[4:0] } < { in_data[90:78], celloutsig_0_7z, celloutsig_0_10z };
  assign celloutsig_0_15z = { in_data[30:23], celloutsig_0_13z } < { celloutsig_0_0z, celloutsig_0_10z };
  assign celloutsig_0_24z = { celloutsig_0_20z[5:0], celloutsig_0_12z, celloutsig_0_9z } < celloutsig_0_16z[26:19];
  assign celloutsig_1_16z = { celloutsig_1_7z[4:0], celloutsig_1_10z } % { 1'h1, celloutsig_1_2z, celloutsig_1_15z, celloutsig_1_13z, celloutsig_1_6z, celloutsig_1_0z };
  assign celloutsig_0_6z = { celloutsig_0_0z[5], celloutsig_0_3z, _01_[10:6], _00_, _01_[4:0], celloutsig_0_1z } % { 1'h1, in_data[78:66] };
  assign celloutsig_1_7z = in_data[104:96] % { 1'h1, celloutsig_1_5z };
  assign celloutsig_0_25z = { celloutsig_0_8z[10:2], celloutsig_0_7z } % { 1'h1, celloutsig_0_16z[8:1], celloutsig_0_18z };
  assign celloutsig_1_8z = celloutsig_1_7z[7] ? { celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, 1'h0 } : { celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_0z };
  assign celloutsig_0_27z = celloutsig_0_12z ? { celloutsig_0_16z[28:2], celloutsig_0_17z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_24z, celloutsig_0_10z } : { celloutsig_0_22z[6], celloutsig_0_7z, celloutsig_0_16z };
  assign celloutsig_0_16z = ~ { in_data[95:66], celloutsig_0_5z };
  assign celloutsig_0_20z = ~ { _00_, _01_[4:2], celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_15z, celloutsig_0_2z };
  assign celloutsig_0_9z = | { celloutsig_0_8z[8], celloutsig_0_5z, celloutsig_0_7z };
  assign celloutsig_0_11z = | { celloutsig_0_6z[11:1], celloutsig_0_3z };
  assign celloutsig_0_13z = | celloutsig_0_8z[7:4];
  assign celloutsig_0_0z = in_data[25:18] >> in_data[46:39];
  assign celloutsig_0_33z = { celloutsig_0_25z[5], celloutsig_0_25z } >> { celloutsig_0_22z[9:3], celloutsig_0_28z, celloutsig_0_32z };
  assign celloutsig_0_28z = { celloutsig_0_3z, celloutsig_0_14z, celloutsig_0_18z } >> { celloutsig_0_21z, celloutsig_0_14z, celloutsig_0_10z };
  assign celloutsig_0_8z = { celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_5z } >> { in_data[58:57], _01_[10:6], _00_, _01_[4:0], celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_1z };
  assign celloutsig_1_5z = { in_data[151:148], celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_0z, 1'h0 } >>> { in_data[165:162], 1'h0, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_19z = { celloutsig_1_16z[2], celloutsig_1_15z, celloutsig_1_14z, celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_0z } >>> { in_data[168], celloutsig_1_8z, celloutsig_1_17z };
  assign celloutsig_0_22z = { celloutsig_0_8z[14:7], celloutsig_0_21z, celloutsig_0_15z } >>> celloutsig_0_8z[14:5];
  assign celloutsig_0_26z = { celloutsig_0_8z[14:13], celloutsig_0_3z, celloutsig_0_21z, celloutsig_0_19z, celloutsig_0_1z } >>> { celloutsig_0_8z[3:0], celloutsig_0_9z, celloutsig_0_14z };
  assign { out_data[129:128], out_data[131] } = ~ { celloutsig_1_14z, celloutsig_1_13z, celloutsig_1_1z };
  assign _01_[5] = _00_;
  assign { out_data[130], out_data[101:96], out_data[32], out_data[10:0] } = { 1'h1, celloutsig_1_19z, celloutsig_0_32z, celloutsig_0_33z };
endmodule
