.FILETYPE OUTGASSING_VOIDS_ASSIGNMENT
.VERSION "01.00"
.CREATOR "Mentor Graphics"
.DATE "Thu Sep 29 15:42:43 2016 "
.DELETE_EXISTING YES
.LAYER 1
..OUTGASSING_VOID_SCHEME "(Default)"
...VOID_SCHEME_CHECKED YES
..RULE_AREA "(Master)"
...OUTGASSING_VOID_SCHEME "Inherited"
....VOID_SCHEME_CHECKED YES
..RULE_AREA "(Minimum)"
...OUTGASSING_VOID_SCHEME "Inherited"
....VOID_SCHEME_CHECKED YES
..RULE_AREA "DDR_BGA"
...OUTGASSING_VOID_SCHEME "Inherited"
....VOID_SCHEME_CHECKED YES
..RULE_AREA "FPGA"
...OUTGASSING_VOID_SCHEME "Inherited"
....VOID_SCHEME_CHECKED YES
.LAYER 2
..OUTGASSING_VOID_SCHEME "(Default)"
...VOID_SCHEME_CHECKED YES
..RULE_AREA "(Master)"
...OUTGASSING_VOID_SCHEME "Inherited"
....VOID_SCHEME_CHECKED YES
..RULE_AREA "(Minimum)"
...OUTGASSING_VOID_SCHEME "Inherited"
....VOID_SCHEME_CHECKED YES
..RULE_AREA "DDR_BGA"
...OUTGASSING_VOID_SCHEME "Inherited"
....VOID_SCHEME_CHECKED YES
..RULE_AREA "FPGA"
...OUTGASSING_VOID_SCHEME "Inherited"
....VOID_SCHEME_CHECKED YES
.LAYER 3
..OUTGASSING_VOID_SCHEME "(Default)"
...VOID_SCHEME_CHECKED YES
..RULE_AREA "(Master)"
...OUTGASSING_VOID_SCHEME "Inherited"
....VOID_SCHEME_CHECKED YES
..RULE_AREA "(Minimum)"
...OUTGASSING_VOID_SCHEME "Inherited"
....VOID_SCHEME_CHECKED YES
..RULE_AREA "DDR_BGA"
...OUTGASSING_VOID_SCHEME "Inherited"
....VOID_SCHEME_CHECKED YES
..RULE_AREA "FPGA"
...OUTGASSING_VOID_SCHEME "Inherited"
....VOID_SCHEME_CHECKED YES
.LAYER 4
..OUTGASSING_VOID_SCHEME "(Default)"
...VOID_SCHEME_CHECKED YES
..RULE_AREA "(Master)"
...OUTGASSING_VOID_SCHEME "Inherited"
....VOID_SCHEME_CHECKED YES
..RULE_AREA "(Minimum)"
...OUTGASSING_VOID_SCHEME "Inherited"
....VOID_SCHEME_CHECKED YES
..RULE_AREA "DDR_BGA"
...OUTGASSING_VOID_SCHEME "Inherited"
....VOID_SCHEME_CHECKED YES
..RULE_AREA "FPGA"
...OUTGASSING_VOID_SCHEME "Inherited"
....VOID_SCHEME_CHECKED YES
.LAYER 5
..OUTGASSING_VOID_SCHEME "(Default)"
...VOID_SCHEME_CHECKED YES
..RULE_AREA "(Master)"
...OUTGASSING_VOID_SCHEME "Inherited"
....VOID_SCHEME_CHECKED YES
..RULE_AREA "(Minimum)"
...OUTGASSING_VOID_SCHEME "Inherited"
....VOID_SCHEME_CHECKED YES
..RULE_AREA "DDR_BGA"
...OUTGASSING_VOID_SCHEME "Inherited"
....VOID_SCHEME_CHECKED YES
..RULE_AREA "FPGA"
...OUTGASSING_VOID_SCHEME "Inherited"
....VOID_SCHEME_CHECKED YES
.LAYER 6
..OUTGASSING_VOID_SCHEME "(Default)"
...VOID_SCHEME_CHECKED YES
..RULE_AREA "(Master)"
...OUTGASSING_VOID_SCHEME "Inherited"
....VOID_SCHEME_CHECKED YES
..RULE_AREA "(Minimum)"
...OUTGASSING_VOID_SCHEME "Inherited"
....VOID_SCHEME_CHECKED YES
..RULE_AREA "DDR_BGA"
...OUTGASSING_VOID_SCHEME "Inherited"
....VOID_SCHEME_CHECKED YES
..RULE_AREA "FPGA"
...OUTGASSING_VOID_SCHEME "Inherited"
....VOID_SCHEME_CHECKED YES
.LAYER 7
..OUTGASSING_VOID_SCHEME "(Default)"
...VOID_SCHEME_CHECKED YES
..RULE_AREA "(Master)"
...OUTGASSING_VOID_SCHEME "Inherited"
....VOID_SCHEME_CHECKED YES
..RULE_AREA "(Minimum)"
...OUTGASSING_VOID_SCHEME "Inherited"
....VOID_SCHEME_CHECKED YES
..RULE_AREA "DDR_BGA"
...OUTGASSING_VOID_SCHEME "Inherited"
....VOID_SCHEME_CHECKED YES
..RULE_AREA "FPGA"
...OUTGASSING_VOID_SCHEME "Inherited"
....VOID_SCHEME_CHECKED YES
.LAYER 8
..OUTGASSING_VOID_SCHEME "(Default)"
...VOID_SCHEME_CHECKED YES
..RULE_AREA "(Master)"
...OUTGASSING_VOID_SCHEME "Inherited"
....VOID_SCHEME_CHECKED YES
..RULE_AREA "(Minimum)"
...OUTGASSING_VOID_SCHEME "Inherited"
....VOID_SCHEME_CHECKED YES
..RULE_AREA "DDR_BGA"
...OUTGASSING_VOID_SCHEME "Inherited"
....VOID_SCHEME_CHECKED YES
..RULE_AREA "FPGA"
...OUTGASSING_VOID_SCHEME "Inherited"
....VOID_SCHEME_CHECKED YES
.LAYER 9
..OUTGASSING_VOID_SCHEME "(Default)"
...VOID_SCHEME_CHECKED YES
..RULE_AREA "(Master)"
...OUTGASSING_VOID_SCHEME "Inherited"
....VOID_SCHEME_CHECKED YES
..RULE_AREA "(Minimum)"
...OUTGASSING_VOID_SCHEME "Inherited"
....VOID_SCHEME_CHECKED YES
..RULE_AREA "DDR_BGA"
...OUTGASSING_VOID_SCHEME "Inherited"
....VOID_SCHEME_CHECKED YES
..RULE_AREA "FPGA"
...OUTGASSING_VOID_SCHEME "Inherited"
....VOID_SCHEME_CHECKED YES
.LAYER 10
..OUTGASSING_VOID_SCHEME "(Default)"
...VOID_SCHEME_CHECKED YES
..RULE_AREA "(Master)"
...OUTGASSING_VOID_SCHEME "Inherited"
....VOID_SCHEME_CHECKED YES
..RULE_AREA "(Minimum)"
...OUTGASSING_VOID_SCHEME "Inherited"
....VOID_SCHEME_CHECKED YES
..RULE_AREA "DDR_BGA"
...OUTGASSING_VOID_SCHEME "Inherited"
....VOID_SCHEME_CHECKED YES
..RULE_AREA "FPGA"
...OUTGASSING_VOID_SCHEME "Inherited"
....VOID_SCHEME_CHECKED YES
.LAYER 11
..OUTGASSING_VOID_SCHEME "(Default)"
...VOID_SCHEME_CHECKED YES
..RULE_AREA "(Master)"
...OUTGASSING_VOID_SCHEME "Inherited"
....VOID_SCHEME_CHECKED YES
..RULE_AREA "(Minimum)"
...OUTGASSING_VOID_SCHEME "Inherited"
....VOID_SCHEME_CHECKED YES
..RULE_AREA "DDR_BGA"
...OUTGASSING_VOID_SCHEME "Inherited"
....VOID_SCHEME_CHECKED YES
..RULE_AREA "FPGA"
...OUTGASSING_VOID_SCHEME "Inherited"
....VOID_SCHEME_CHECKED YES
.LAYER 12
..OUTGASSING_VOID_SCHEME "(Default)"
...VOID_SCHEME_CHECKED YES
..RULE_AREA "(Master)"
...OUTGASSING_VOID_SCHEME "Inherited"
....VOID_SCHEME_CHECKED YES
..RULE_AREA "(Minimum)"
...OUTGASSING_VOID_SCHEME "Inherited"
....VOID_SCHEME_CHECKED YES
..RULE_AREA "DDR_BGA"
...OUTGASSING_VOID_SCHEME "Inherited"
....VOID_SCHEME_CHECKED YES
..RULE_AREA "FPGA"
...OUTGASSING_VOID_SCHEME "Inherited"
....VOID_SCHEME_CHECKED YES
