# SuperscalarPipeline
A Superscalar, Out-of-order Pipeline loosely based on the RISC-V ISA implemented in SystemVerilog

![Pipeline](pipeline.png)
