{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1615014127204 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615014127206 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar  6 12:32:06 2021 " "Processing started: Sat Mar  6 12:32:06 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615014127206 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615014127206 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off midsem -c midsem " "Command: quartus_map --read_settings_files=on --write_settings_files=off midsem -c midsem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615014127206 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1615014127575 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1615014127576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/Gates.vhdl 17 8 " "Found 17 design units, including 8 entities, in source file code/Gates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "code/Gates.vhdl" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/Gates.vhdl" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014162629 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "code/Gates.vhdl" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/Gates.vhdl" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014162629 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "code/Gates.vhdl" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/Gates.vhdl" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014162629 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 NAND_2-Equations " "Found design unit 4: NAND_2-Equations" {  } { { "code/Gates.vhdl" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/Gates.vhdl" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014162629 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 OR_2-Equations " "Found design unit 5: OR_2-Equations" {  } { { "code/Gates.vhdl" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/Gates.vhdl" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014162629 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 NOR_2-Equations " "Found design unit 6: NOR_2-Equations" {  } { { "code/Gates.vhdl" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/Gates.vhdl" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014162629 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 XOR_2-Equations " "Found design unit 7: XOR_2-Equations" {  } { { "code/Gates.vhdl" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/Gates.vhdl" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014162629 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 XNOR_2-Equations " "Found design unit 8: XNOR_2-Equations" {  } { { "code/Gates.vhdl" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/Gates.vhdl" 113 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014162629 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 HALF_ADDER-Equations " "Found design unit 9: HALF_ADDER-Equations" {  } { { "code/Gates.vhdl" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/Gates.vhdl" 124 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014162629 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "code/Gates.vhdl" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/Gates.vhdl" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014162629 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "code/Gates.vhdl" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/Gates.vhdl" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014162629 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_2 " "Found entity 3: NAND_2" {  } { { "code/Gates.vhdl" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/Gates.vhdl" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014162629 ""} { "Info" "ISGN_ENTITY_NAME" "4 OR_2 " "Found entity 4: OR_2" {  } { { "code/Gates.vhdl" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/Gates.vhdl" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014162629 ""} { "Info" "ISGN_ENTITY_NAME" "5 NOR_2 " "Found entity 5: NOR_2" {  } { { "code/Gates.vhdl" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/Gates.vhdl" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014162629 ""} { "Info" "ISGN_ENTITY_NAME" "6 XOR_2 " "Found entity 6: XOR_2" {  } { { "code/Gates.vhdl" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/Gates.vhdl" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014162629 ""} { "Info" "ISGN_ENTITY_NAME" "7 XNOR_2 " "Found entity 7: XNOR_2" {  } { { "code/Gates.vhdl" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/Gates.vhdl" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014162629 ""} { "Info" "ISGN_ENTITY_NAME" "8 HALF_ADDER " "Found entity 8: HALF_ADDER" {  } { { "code/Gates.vhdl" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/Gates.vhdl" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014162629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615014162629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/ripple_carry_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file code/ripple_carry_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ripple_carry_adder-structural " "Found design unit 1: ripple_carry_adder-structural" {  } { { "code/ripple_carry_adder.vhd" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/ripple_carry_adder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014162632 ""} { "Info" "ISGN_ENTITY_NAME" "1 ripple_carry_adder " "Found entity 1: ripple_carry_adder" {  } { { "code/ripple_carry_adder.vhd" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/ripple_carry_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014162632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615014162632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/mux_2_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file code/mux_2_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2_bit-structural " "Found design unit 1: mux_2_bit-structural" {  } { { "code/mux_2_bit.vhd" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/mux_2_bit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014162634 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2_bit " "Found entity 1: mux_2_bit" {  } { { "code/mux_2_bit.vhd" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/mux_2_bit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014162634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615014162634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/BCD_check.vhd 2 1 " "Found 2 design units, including 1 entities, in source file code/BCD_check.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_check-structural " "Found design unit 1: BCD_check-structural" {  } { { "code/BCD_check.vhd" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/BCD_check.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014162635 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_check " "Found entity 1: BCD_check" {  } { { "code/BCD_check.vhd" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/BCD_check.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014162635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615014162635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/decimal_adjust.vhd 2 1 " "Found 2 design units, including 1 entities, in source file code/decimal_adjust.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decimal_adjust-structural " "Found design unit 1: decimal_adjust-structural" {  } { { "code/decimal_adjust.vhd" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/decimal_adjust.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014162636 ""} { "Info" "ISGN_ENTITY_NAME" "1 decimal_adjust " "Found entity 1: decimal_adjust" {  } { { "code/decimal_adjust.vhd" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/decimal_adjust.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014162636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615014162636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/Full_Adder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file code/Full_Adder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Full_Adder-Struct " "Found design unit 1: Full_Adder-Struct" {  } { { "code/Full_Adder.vhdl" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/Full_Adder.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014162637 ""} { "Info" "ISGN_ENTITY_NAME" "1 Full_Adder " "Found entity 1: Full_Adder" {  } { { "code/Full_Adder.vhdl" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/Full_Adder.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014162637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615014162637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/DUT.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file code/DUT.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "code/DUT.vhdl" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/DUT.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014162640 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "code/DUT.vhdl" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/DUT.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014162640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615014162640 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux code/4bit_mux.vhd " "Entity \"mux\" obtained from \"code/4bit_mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "code/4bit_mux.vhd" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/4bit_mux.vhd" 8 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1615014162641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/4bit_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file code/4bit_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-structural " "Found design unit 1: mux-structural" {  } { { "code/4bit_mux.vhd" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/4bit_mux.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014162642 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "code/4bit_mux.vhd" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/4bit_mux.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014162642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615014162642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/BCD_ADD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file code/BCD_ADD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_ADD-structural " "Found design unit 1: BCD_ADD-structural" {  } { { "code/BCD_ADD.vhd" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/BCD_ADD.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014162644 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_ADD " "Found entity 1: BCD_ADD" {  } { { "code/BCD_ADD.vhd" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/BCD_ADD.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014162644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615014162644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/DCR_A.vhd 2 1 " "Found 2 design units, including 1 entities, in source file code/DCR_A.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DCR_A-struct " "Found design unit 1: DCR_A-struct" {  } { { "code/DCR_A.vhd" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/DCR_A.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014162645 ""} { "Info" "ISGN_ENTITY_NAME" "1 DCR_A " "Found entity 1: DCR_A" {  } { { "code/DCR_A.vhd" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/DCR_A.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014162645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615014162645 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"interconnect\";  expecting \"begin\", or a declaration statement toplevel.vhd(68) " "VHDL syntax error at toplevel.vhd(68) near text \"interconnect\";  expecting \"begin\", or a declaration statement" {  } { { "code/toplevel.vhd" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/toplevel.vhd" 68 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615014162647 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"&\";  expecting \"(\", or \"'\", or \".\" toplevel.vhd(68) " "VHDL syntax error at toplevel.vhd(68) near text \"&\";  expecting \"(\", or \"'\", or \".\"" {  } { { "code/toplevel.vhd" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/toplevel.vhd" 68 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615014162647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/toplevel.vhd 0 0 " "Found 0 design units, including 0 entities, in source file code/toplevel.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615014162647 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "933 " "Peak virtual memory: 933 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615014162755 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Mar  6 12:32:42 2021 " "Processing ended: Sat Mar  6 12:32:42 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615014162755 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615014162755 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615014162755 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1615014162755 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1615014163059 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1615014127204 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1615014127206 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar  6 12:32:06 2021 " "Processing started: Sat Mar  6 12:32:06 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1615014127206 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615014127206 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off midsem -c midsem " "Command: quartus_map --read_settings_files=on --write_settings_files=off midsem -c midsem" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615014127206 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1615014127575 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1615014127576 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/Gates.vhdl 17 8 " "Found 17 design units, including 8 entities, in source file code/Gates.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Gates " "Found design unit 1: Gates" {  } { { "code/Gates.vhdl" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/Gates.vhdl" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014162629 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 INVERTER-Equations " "Found design unit 2: INVERTER-Equations" {  } { { "code/Gates.vhdl" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/Gates.vhdl" 45 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014162629 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "3 AND_2-Equations " "Found design unit 3: AND_2-Equations" {  } { { "code/Gates.vhdl" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/Gates.vhdl" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014162629 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "4 NAND_2-Equations " "Found design unit 4: NAND_2-Equations" {  } { { "code/Gates.vhdl" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/Gates.vhdl" 68 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014162629 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "5 OR_2-Equations " "Found design unit 5: OR_2-Equations" {  } { { "code/Gates.vhdl" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/Gates.vhdl" 79 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014162629 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "6 NOR_2-Equations " "Found design unit 6: NOR_2-Equations" {  } { { "code/Gates.vhdl" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/Gates.vhdl" 90 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014162629 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "7 XOR_2-Equations " "Found design unit 7: XOR_2-Equations" {  } { { "code/Gates.vhdl" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/Gates.vhdl" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014162629 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "8 XNOR_2-Equations " "Found design unit 8: XNOR_2-Equations" {  } { { "code/Gates.vhdl" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/Gates.vhdl" 113 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014162629 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "9 HALF_ADDER-Equations " "Found design unit 9: HALF_ADDER-Equations" {  } { { "code/Gates.vhdl" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/Gates.vhdl" 124 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014162629 ""} { "Info" "ISGN_ENTITY_NAME" "1 INVERTER " "Found entity 1: INVERTER" {  } { { "code/Gates.vhdl" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/Gates.vhdl" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014162629 ""} { "Info" "ISGN_ENTITY_NAME" "2 AND_2 " "Found entity 2: AND_2" {  } { { "code/Gates.vhdl" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/Gates.vhdl" 53 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014162629 ""} { "Info" "ISGN_ENTITY_NAME" "3 NAND_2 " "Found entity 3: NAND_2" {  } { { "code/Gates.vhdl" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/Gates.vhdl" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014162629 ""} { "Info" "ISGN_ENTITY_NAME" "4 OR_2 " "Found entity 4: OR_2" {  } { { "code/Gates.vhdl" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/Gates.vhdl" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014162629 ""} { "Info" "ISGN_ENTITY_NAME" "5 NOR_2 " "Found entity 5: NOR_2" {  } { { "code/Gates.vhdl" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/Gates.vhdl" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014162629 ""} { "Info" "ISGN_ENTITY_NAME" "6 XOR_2 " "Found entity 6: XOR_2" {  } { { "code/Gates.vhdl" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/Gates.vhdl" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014162629 ""} { "Info" "ISGN_ENTITY_NAME" "7 XNOR_2 " "Found entity 7: XNOR_2" {  } { { "code/Gates.vhdl" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/Gates.vhdl" 109 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014162629 ""} { "Info" "ISGN_ENTITY_NAME" "8 HALF_ADDER " "Found entity 8: HALF_ADDER" {  } { { "code/Gates.vhdl" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/Gates.vhdl" 120 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014162629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615014162629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/ripple_carry_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file code/ripple_carry_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ripple_carry_adder-structural " "Found design unit 1: ripple_carry_adder-structural" {  } { { "code/ripple_carry_adder.vhd" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/ripple_carry_adder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014162632 ""} { "Info" "ISGN_ENTITY_NAME" "1 ripple_carry_adder " "Found entity 1: ripple_carry_adder" {  } { { "code/ripple_carry_adder.vhd" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/ripple_carry_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014162632 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615014162632 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/mux_2_bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file code/mux_2_bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2_bit-structural " "Found design unit 1: mux_2_bit-structural" {  } { { "code/mux_2_bit.vhd" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/mux_2_bit.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014162634 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2_bit " "Found entity 1: mux_2_bit" {  } { { "code/mux_2_bit.vhd" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/mux_2_bit.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014162634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615014162634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/BCD_check.vhd 2 1 " "Found 2 design units, including 1 entities, in source file code/BCD_check.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_check-structural " "Found design unit 1: BCD_check-structural" {  } { { "code/BCD_check.vhd" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/BCD_check.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014162635 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_check " "Found entity 1: BCD_check" {  } { { "code/BCD_check.vhd" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/BCD_check.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014162635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615014162635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/decimal_adjust.vhd 2 1 " "Found 2 design units, including 1 entities, in source file code/decimal_adjust.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decimal_adjust-structural " "Found design unit 1: decimal_adjust-structural" {  } { { "code/decimal_adjust.vhd" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/decimal_adjust.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014162636 ""} { "Info" "ISGN_ENTITY_NAME" "1 decimal_adjust " "Found entity 1: decimal_adjust" {  } { { "code/decimal_adjust.vhd" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/decimal_adjust.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014162636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615014162636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/Full_Adder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file code/Full_Adder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Full_Adder-Struct " "Found design unit 1: Full_Adder-Struct" {  } { { "code/Full_Adder.vhdl" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/Full_Adder.vhdl" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014162637 ""} { "Info" "ISGN_ENTITY_NAME" "1 Full_Adder " "Found entity 1: Full_Adder" {  } { { "code/Full_Adder.vhdl" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/Full_Adder.vhdl" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014162637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615014162637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/DUT.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file code/DUT.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DUT-DutWrap " "Found design unit 1: DUT-DutWrap" {  } { { "code/DUT.vhdl" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/DUT.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014162640 ""} { "Info" "ISGN_ENTITY_NAME" "1 DUT " "Found entity 1: DUT" {  } { { "code/DUT.vhdl" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/DUT.vhdl" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014162640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615014162640 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux code/4bit_mux.vhd " "Entity \"mux\" obtained from \"code/4bit_mux.vhd\" instead of from Quartus Prime megafunction library" {  } { { "code/4bit_mux.vhd" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/4bit_mux.vhd" 8 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1615014162641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/4bit_mux.vhd 2 1 " "Found 2 design units, including 1 entities, in source file code/4bit_mux.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux-structural " "Found design unit 1: mux-structural" {  } { { "code/4bit_mux.vhd" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/4bit_mux.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014162642 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "code/4bit_mux.vhd" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/4bit_mux.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014162642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615014162642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/BCD_ADD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file code/BCD_ADD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCD_ADD-structural " "Found design unit 1: BCD_ADD-structural" {  } { { "code/BCD_ADD.vhd" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/BCD_ADD.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014162644 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCD_ADD " "Found entity 1: BCD_ADD" {  } { { "code/BCD_ADD.vhd" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/BCD_ADD.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014162644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615014162644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/DCR_A.vhd 2 1 " "Found 2 design units, including 1 entities, in source file code/DCR_A.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 DCR_A-struct " "Found design unit 1: DCR_A-struct" {  } { { "code/DCR_A.vhd" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/DCR_A.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014162645 ""} { "Info" "ISGN_ENTITY_NAME" "1 DCR_A " "Found entity 1: DCR_A" {  } { { "code/DCR_A.vhd" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/DCR_A.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1615014162645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615014162645 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"interconnect\";  expecting \"begin\", or a declaration statement toplevel.vhd(68) " "VHDL syntax error at toplevel.vhd(68) near text \"interconnect\";  expecting \"begin\", or a declaration statement" {  } { { "code/toplevel.vhd" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/toplevel.vhd" 68 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615014162647 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"&\";  expecting \"(\", or \"'\", or \".\" toplevel.vhd(68) " "VHDL syntax error at toplevel.vhd(68) near text \"&\";  expecting \"(\", or \"'\", or \".\"" {  } { { "code/toplevel.vhd" "" { Text "/home/student/Documents/EE_214/EE-214-Digital-Lab/midsem/code/toplevel.vhd" 68 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615014162647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "code/toplevel.vhd 0 0 " "Found 0 design units, including 0 entities, in source file code/toplevel.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1615014162647 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "933 " "Peak virtual memory: 933 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1615014162755 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat Mar  6 12:32:42 2021 " "Processing ended: Sat Mar  6 12:32:42 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1615014162755 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:36 " "Elapsed time: 00:00:36" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1615014162755 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1615014162755 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1615014162755 ""}
