// Seed: 3001202836
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15
);
  inout wire id_15;
  inout wire id_14;
  output wire id_13;
  input wire id_12;
  inout wire id_11;
  output wire id_10;
  input wire id_9;
  input wire id_8;
  input wire id_7;
  output wire id_6;
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  inout wire id_2;
  output wire id_1;
  wire id_16;
  initial begin
    assert ({id_15, id_15.id_9});
    disable id_17;
    $display;
  end
  assign id_6 = 1 < id_3;
endmodule
module module_1 (
    output supply1 id_0,
    input wand id_1,
    output wire id_2,
    input tri id_3,
    output tri1 id_4,
    output wor id_5,
    output tri id_6,
    input supply1 id_7,
    input wand id_8
);
  wand id_10 = id_8;
  wire id_11;
  module_0(
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11,
      id_11
  );
endmodule
