# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl
# do SystemVerilogUART_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/Art/Desktop/SystemVerilogUART {C:/Users/Art/Desktop/SystemVerilogUART/uart_tx.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:53:58 on Apr 05,2019
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/Art/Desktop/SystemVerilogUART" C:/Users/Art/Desktop/SystemVerilogUART/uart_tx.sv 
# -- Compiling module uart_tx
# 
# Top level modules:
# 	uart_tx
# End time: 20:53:58 on Apr 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vlog -reportprogress 300 -work work C:/Users/Art/Desktop/SystemVerilogUART/uart_rx.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:07 on Apr 05,2019
# vlog -reportprogress 300 -work work C:/Users/Art/Desktop/SystemVerilogUART/uart_rx.sv 
# -- Compiling module uart_rx
# 
# Top level modules:
# 	uart_rx
# End time: 20:54:07 on Apr 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Art/Desktop/SystemVerilogUART/uart_testbench.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:07 on Apr 05,2019
# vlog -reportprogress 300 -work work C:/Users/Art/Desktop/SystemVerilogUART/uart_testbench.sv 
# -- Compiling module uart_testbench
# 
# Top level modules:
# 	uart_testbench
# End time: 20:54:07 on Apr 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work C:/Users/Art/Desktop/SystemVerilogUART/uart_tx.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:54:07 on Apr 05,2019
# vlog -reportprogress 300 -work work C:/Users/Art/Desktop/SystemVerilogUART/uart_tx.sv 
# -- Compiling module uart_tx
# 
# Top level modules:
# 	uart_tx
# End time: 20:54:07 on Apr 05,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -gui -l msim_transcript work.uart_testbench
# vsim -gui -l msim_transcript work.uart_testbench 
# Start time: 20:54:16 on Apr 05,2019
# Loading sv_std.std
# Loading work.uart_testbench
# Loading work.uart_tx
# Loading work.uart_rx
add wave -position insertpoint  \
sim:/uart_testbench/uart_rx_inst/clk
run
run
run
# End time: 20:54:38 on Apr 05,2019, Elapsed time: 0:00:22
# Errors: 0, Warnings: 0
