Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Thu Jun  5 20:36:48 2025
| Host         : 5CD322B22T running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                                     Violations  
---------  ----------------  ----------------------------------------------  ----------  
TIMING-6   Critical Warning  No common primary clock between related clocks  1           
TIMING-7   Critical Warning  No common node between related clocks           1           
TIMING-18  Warning           Missing input or output delay                   26          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (16)
6. checking no_output_delay (11)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (16)
-------------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (11)
--------------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.444        0.000                      0                 8755        0.055        0.000                      0                 8755        2.000        0.000                       0                  3299  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                          Waveform(ns)         Period(ns)      Frequency(MHz)
-----                          ------------         ----------      --------------
clk_fpga_0                     {0.000 5.000}        10.000          100.000         
sys_clock                      {0.000 4.000}        8.000           125.000         
  clk_out1_design_1_clk_wiz_0  {0.000 10.000}       20.000          50.000          
  clkfbout_design_1_clk_wiz_0  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                              WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                              -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                           1.939        0.000                      0                 8315        0.055        0.000                      0                 8315        4.020        0.000                       0                  3132  
sys_clock                                                                                                                                                                        2.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0       12.040        0.000                      0                  440        0.136        0.000                      0                  440        9.500        0.000                       0                   163  
  clkfbout_design_1_clk_wiz_0                                                                                                                                                    5.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_fpga_0                   clk_out1_design_1_clk_wiz_0        1.444        0.000                      0                   24        1.988        0.000                      0                   24  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                      clk_fpga_0    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group                   From Clock                   To Clock                   
----------                   ----------                   --------                   
(none)                       clk_fpga_0                                                
(none)                       clk_out1_design_1_clk_wiz_0                               
(none)                       clkfbout_design_1_clk_wiz_0                               


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.939ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.939ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg40_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.651ns  (logic 1.450ns (18.951%)  route 6.201ns (81.049%))
  Logic Levels:           0  
  Clock Path Skew:        -0.198ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.704ns = ( 12.704 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[2])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[2]
                         net (fo=68, routed)          6.201    10.682    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/s00_axi_wdata[2]
    SLICE_X55Y70         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg40_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        1.525    12.704    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y70         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg40_reg[2]/C
                         clock pessimism              0.129    12.833    
                         clock uncertainty           -0.154    12.679    
    SLICE_X55Y70         FDRE (Setup_fdre_C_D)       -0.058    12.621    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg40_reg[2]
  -------------------------------------------------------------------
                         required time                         12.621    
                         arrival time                         -10.682    
  -------------------------------------------------------------------
                         slack                                  1.939    

Slack (MET) :             1.974ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg37_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.435ns  (logic 1.550ns (20.847%)  route 5.885ns (79.153%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.268ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.634ns = ( 12.634 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[0])
                                                      1.426     4.457 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[0]
                         net (fo=64, routed)          5.001     9.458    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/s00_axi_wstrb[0]
    SLICE_X55Y66         LUT6 (Prop_lut6_I3_O)        0.124     9.582 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg37[7]_i_1/O
                         net (fo=8, routed)           0.884    10.466    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg37[7]_i_1_n_0
    SLICE_X50Y69         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg37_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        1.455    12.634    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y69         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg37_reg[7]/C
                         clock pessimism              0.129    12.763    
                         clock uncertainty           -0.154    12.609    
    SLICE_X50Y69         FDRE (Setup_fdre_C_CE)      -0.169    12.440    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg37_reg[7]
  -------------------------------------------------------------------
                         required time                         12.440    
                         arrival time                         -10.466    
  -------------------------------------------------------------------
                         slack                                  1.974    

Slack (MET) :             1.977ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.394ns  (logic 1.599ns (21.626%)  route 5.795ns (78.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 12.719 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[1])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[1]
                         net (fo=71, routed)          5.056     9.537    design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[1]
    SLICE_X66Y92         LUT4 (Prop_lut4_I0_O)        0.149     9.686 r  design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_Data_Out[2]_i_1/O
                         net (fo=4, routed)           0.739    10.425    design_1_i/axi_gpio_1/U0/gpio_core_1/D[3]
    SLICE_X67Y92         FDSE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        1.540    12.719    design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X67Y92         FDSE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[2]/C
                         clock pessimism              0.129    12.848    
                         clock uncertainty           -0.154    12.694    
    SLICE_X67Y92         FDSE (Setup_fdse_C_D)       -0.292    12.402    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[2]
  -------------------------------------------------------------------
                         required time                         12.402    
                         arrival time                         -10.425    
  -------------------------------------------------------------------
                         slack                                  1.977    

Slack (MET) :             1.981ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg47_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.541ns  (logic 1.550ns (20.553%)  route 5.991ns (79.447%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.647ns = ( 12.647 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[1])
                                                      1.426     4.457 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[1]
                         net (fo=64, routed)          5.149     9.605    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/s00_axi_wstrb[1]
    SLICE_X45Y67         LUT6 (Prop_lut6_I3_O)        0.124     9.729 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg47[15]_i_1/O
                         net (fo=8, routed)           0.843    10.572    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg47[15]_i_1_n_0
    SLICE_X42Y70         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg47_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        1.468    12.647    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X42Y70         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg47_reg[9]/C
                         clock pessimism              0.229    12.876    
                         clock uncertainty           -0.154    12.722    
    SLICE_X42Y70         FDRE (Setup_fdre_C_CE)      -0.169    12.553    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg47_reg[9]
  -------------------------------------------------------------------
                         required time                         12.553    
                         arrival time                         -10.572    
  -------------------------------------------------------------------
                         slack                                  1.981    

Slack (MET) :             2.076ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg46_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.374ns  (logic 1.550ns (21.019%)  route 5.824ns (78.981%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.191ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.711ns = ( 12.711 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[0])
                                                      1.426     4.457 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[0]
                         net (fo=64, routed)          4.862     9.319    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/s00_axi_wstrb[0]
    SLICE_X55Y68         LUT6 (Prop_lut6_I3_O)        0.124     9.443 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg46[7]_i_1/O
                         net (fo=8, routed)           0.962    10.405    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg46[7]_i_1_n_0
    SLICE_X56Y63         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg46_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        1.532    12.711    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X56Y63         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg46_reg[0]/C
                         clock pessimism              0.129    12.840    
                         clock uncertainty           -0.154    12.686    
    SLICE_X56Y63         FDRE (Setup_fdre_C_CE)      -0.205    12.481    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg46_reg[0]
  -------------------------------------------------------------------
                         required time                         12.481    
                         arrival time                         -10.405    
  -------------------------------------------------------------------
                         slack                                  2.076    

Slack (MET) :             2.109ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg47_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.376ns  (logic 1.550ns (21.013%)  route 5.826ns (78.987%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.646ns = ( 12.646 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[1])
                                                      1.426     4.457 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[1]
                         net (fo=64, routed)          5.149     9.605    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/s00_axi_wstrb[1]
    SLICE_X45Y67         LUT6 (Prop_lut6_I3_O)        0.124     9.729 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg47[15]_i_1/O
                         net (fo=8, routed)           0.678    10.407    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg47[15]_i_1_n_0
    SLICE_X45Y69         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg47_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        1.467    12.646    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y69         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg47_reg[14]/C
                         clock pessimism              0.229    12.875    
                         clock uncertainty           -0.154    12.721    
    SLICE_X45Y69         FDRE (Setup_fdre_C_CE)      -0.205    12.516    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg47_reg[14]
  -------------------------------------------------------------------
                         required time                         12.516    
                         arrival time                         -10.407    
  -------------------------------------------------------------------
                         slack                                  2.109    

Slack (MET) :             2.146ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg37_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.268ns  (logic 1.550ns (21.326%)  route 5.718ns (78.674%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.263ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.639ns = ( 12.639 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[0])
                                                      1.426     4.457 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[0]
                         net (fo=64, routed)          5.001     9.458    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/s00_axi_wstrb[0]
    SLICE_X55Y66         LUT6 (Prop_lut6_I3_O)        0.124     9.582 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg37[7]_i_1/O
                         net (fo=8, routed)           0.717    10.299    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg37[7]_i_1_n_0
    SLICE_X50Y65         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg37_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        1.460    12.639    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X50Y65         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg37_reg[6]/C
                         clock pessimism              0.129    12.768    
                         clock uncertainty           -0.154    12.614    
    SLICE_X50Y65         FDRE (Setup_fdre_C_CE)      -0.169    12.445    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg37_reg[6]
  -------------------------------------------------------------------
                         required time                         12.445    
                         arrival time                         -10.299    
  -------------------------------------------------------------------
                         slack                                  2.146    

Slack (MET) :             2.174ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.198ns  (logic 1.599ns (22.215%)  route 5.599ns (77.785%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.182ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns = ( 12.720 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[1])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[1]
                         net (fo=71, routed)          5.056     9.537    design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[1]
    SLICE_X66Y92         LUT4 (Prop_lut4_I0_O)        0.149     9.686 r  design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_Data_Out[2]_i_1/O
                         net (fo=4, routed)           0.543    10.228    design_1_i/axi_gpio_1/U0/gpio_core_1/D[3]
    SLICE_X67Y93         FDSE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        1.541    12.720    design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X67Y93         FDSE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[2]/C
                         clock pessimism              0.129    12.849    
                         clock uncertainty           -0.154    12.695    
    SLICE_X67Y93         FDSE (Setup_fdse_C_D)       -0.292    12.403    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[2]
  -------------------------------------------------------------------
                         required time                         12.403    
                         arrival time                         -10.228    
  -------------------------------------------------------------------
                         slack                                  2.174    

Slack (MET) :             2.199ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.205ns  (logic 1.599ns (22.194%)  route 5.606ns (77.806%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.183ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns = ( 12.719 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.129ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[1])
                                                      1.450     4.481 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[1]
                         net (fo=71, routed)          5.056     9.537    design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/s_axi_wdata[1]
    SLICE_X66Y92         LUT4 (Prop_lut4_I0_O)        0.149     9.686 r  design_1_i/axi_gpio_1/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/Dual.gpio_Data_Out[2]_i_1/O
                         net (fo=4, routed)           0.550    10.236    design_1_i/axi_gpio_1/U0/gpio_core_1/D[3]
    SLICE_X66Y92         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        1.540    12.719    design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X66Y92         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
                         clock pessimism              0.129    12.848    
                         clock uncertainty           -0.154    12.694    
    SLICE_X66Y92         FDRE (Setup_fdre_C_D)       -0.259    12.435    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]
  -------------------------------------------------------------------
                         required time                         12.435    
                         arrival time                         -10.236    
  -------------------------------------------------------------------
                         slack                                  2.199    

Slack (MET) :             2.206ns  (required time - arrival time)
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg47_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.279ns  (logic 1.550ns (21.295%)  route 5.729ns (78.705%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.157ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.645ns = ( 12.645 - 10.000 ) 
    Source Clock Delay      (SCD):    3.031ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        1.737     3.031    design_1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WSTRB[1])
                                                      1.426     4.457 r  design_1_i/processing_system7_0/inst/PS7_i/MAXIGP0WSTRB[1]
                         net (fo=64, routed)          5.149     9.605    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/s00_axi_wstrb[1]
    SLICE_X45Y67         LUT6 (Prop_lut6_I3_O)        0.124     9.729 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg47[15]_i_1/O
                         net (fo=8, routed)           0.580    10.309    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg47[15]_i_1_n_0
    SLICE_X47Y71         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg47_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088    11.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        1.466    12.645    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X47Y71         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg47_reg[8]/C
                         clock pessimism              0.229    12.874    
                         clock uncertainty           -0.154    12.720    
    SLICE_X47Y71         FDRE (Setup_fdre_C_CE)      -0.205    12.515    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg47_reg[8]
  -------------------------------------------------------------------
                         required time                         12.515    
                         arrival time                         -10.309    
  -------------------------------------------------------------------
                         slack                                  2.206    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.186ns (52.432%)  route 0.169ns (47.568%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.180ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.977ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        0.641     0.977    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/aclk
    SLICE_X33Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y100        FDRE (Prop_fdre_C_Q)         0.141     1.118 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bvalid_i_reg/Q
                         net (fo=4, routed)           0.169     1.287    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/si_rs_bvalid
    SLICE_X32Y99         LUT4 (Prop_lut4_I2_O)        0.045     1.332 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_i_1/O
                         net (fo=1, routed)           0.000     1.332    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i0
    SLICE_X32Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        0.826     1.192    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X32Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg/C
                         clock pessimism             -0.035     1.157    
    SLICE_X32Y99         FDRE (Hold_fdre_C_D)         0.120     1.277    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.277    
                         arrival time                           1.332    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.289ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X31Y102        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y102        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[7]/Q
                         net (fo=1, routed)           0.110     1.246    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[11]
    SLICE_X30Y102        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        0.931     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y102        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
                         clock pessimism             -0.289     1.008    
    SLICE_X30Y102        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4
  -------------------------------------------------------------------
                         required time                         -1.191    
                         arrival time                           1.246    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.284ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        0.559     0.895    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X35Y98         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y98         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[23]/Q
                         net (fo=1, routed)           0.056     1.091    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[20]
    SLICE_X34Y98         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        0.826     1.192    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X34Y98         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
                         clock pessimism             -0.284     0.908    
    SLICE_X34Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.025    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.091    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.112ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.183ns (45.791%)  route 0.217ns (54.209%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X31Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[1]/Q
                         net (fo=1, routed)           0.217     1.353    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[1]
    SLICE_X31Y99         LUT3 (Prop_lut3_I2_O)        0.042     1.395 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[1]_i_1__1/O
                         net (fo=1, routed)           0.000     1.395    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[1]_i_1__1_n_0
    SLICE_X31Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X31Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X31Y99         FDRE (Hold_fdre_C_D)         0.107     1.283    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.283    
                         arrival time                           1.395    
  -------------------------------------------------------------------
                         slack                                  0.112    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.186ns (48.245%)  route 0.200ns (51.755%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.211ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X31Y100        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y100        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]/Q
                         net (fo=1, routed)           0.200     1.336    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg_n_0_[0]
    SLICE_X31Y99         LUT3 (Prop_lut3_I2_O)        0.045     1.381 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.381    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i[0]_i_1__1_n_0
    SLICE_X31Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        0.845     1.211    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aclk
    SLICE_X31Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]/C
                         clock pessimism             -0.035     1.176    
    SLICE_X31Y99         FDRE (Hold_fdre_C_D)         0.091     1.267    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/m_payload_i_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.267    
                         arrival time                           1.381    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.691%)  route 0.099ns (41.309%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.297ns
    Source Clock Delay      (SCD):    0.995ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        0.659     0.995    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aclk
    SLICE_X29Y101        FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y101        FDRE (Prop_fdre_C_Q)         0.141     1.136 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/s_awid_r_reg[1]/Q
                         net (fo=1, routed)           0.099     1.235    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/in[5]
    SLICE_X30Y102        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        0.931     1.297    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/aclk
    SLICE_X30Y102        SRL16E                                       r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4/CLK
                         clock pessimism             -0.286     1.011    
    SLICE_X30Y102        SRL16E (Hold_srl16e_CLK_D)
                                                      0.109     1.120    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4
  -------------------------------------------------------------------
                         required time                         -1.120    
                         arrival time                           1.235    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.186ns (74.103%)  route 0.065ns (25.897%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.285ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        0.563     0.899    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X27Y78         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y78         FDRE (Prop_fdre_C_Q)         0.141     1.040 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[2]/Q
                         net (fo=6, routed)           0.065     1.105    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg_n_0_[2]
    SLICE_X26Y78         LUT6 (Prop_lut6_I3_O)        0.045     1.150 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[5]_i_1__0/O
                         net (fo=1, routed)           0.000     1.150    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt[5]_i_1__0_n_0
    SLICE_X26Y78         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        0.831     1.197    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X26Y78         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]/C
                         clock pessimism             -0.285     0.912    
    SLICE_X26Y78         FDRE (Hold_fdre_C_D)         0.121     1.033    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/cmd_translator_0/incr_cmd_0/axlen_cnt_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.033    
                         arrival time                           1.150    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.164ns (49.324%)  route 0.168ns (50.676%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.188ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.264ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        0.556     0.892    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X34Y89         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y89         FDRE (Prop_fdre_C_Q)         0.164     1.056 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[11]/Q
                         net (fo=1, routed)           0.168     1.224    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[8]
    SLICE_X36Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        0.822     1.188    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X36Y89         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32/CLK
                         clock pessimism             -0.264     0.924    
    SLICE_X36Y89         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.107    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32
  -------------------------------------------------------------------
                         required time                         -1.107    
                         arrival time                           1.224    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        0.557     0.893    design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X37Y99         FDRE                                         r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y99         FDRE (Prop_fdre_C_Q)         0.141     1.034 r  design_1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[28]/Q
                         net (fo=1, routed)           0.110     1.144    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[25]
    SLICE_X36Y98         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        0.825     1.191    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X36Y98         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32/CLK
                         clock pessimism             -0.282     0.909    
    SLICE_X36Y98         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.117     1.026    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.144    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.119ns  (arrival time - required time)
  Source:                 design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.765%)  route 0.103ns (42.235%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.911ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        0.575     0.911    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X28Y90         FDRE                                         r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y90         FDRE (Prop_fdre_C_Q)         0.141     1.052 r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[2]/Q
                         net (fo=1, routed)           0.103     1.155    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[3]
    SLICE_X30Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        0.843     1.209    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X30Y91         SRLC32E                                      r  design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32/CLK
                         clock pessimism             -0.282     0.927    
    SLICE_X30Y91         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.109     1.036    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32
  -------------------------------------------------------------------
                         required time                         -1.036    
                         arrival time                           1.155    
  -------------------------------------------------------------------
                         slack                                  0.119    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X38Y93    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/aw_en_reg/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X46Y91    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X50Y92    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/axi_araddr_reg[2]_rep/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X44Y83    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/axi_araddr_reg[2]_rep__0/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X50Y83    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/axi_araddr_reg[2]_rep__1/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X46Y91    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/axi_araddr_reg[3]/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X50Y92    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/axi_araddr_reg[3]_rep/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X44Y83    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/axi_araddr_reg[3]_rep__0/C
Min Period        n/a     FDSE/C       n/a            1.000         10.000      9.000      SLICE_X50Y83    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/axi_araddr_reg[3]_rep__1/C
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X38Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X36Y91    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X30Y89    design_1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  clk_out1_design_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       12.040ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.136ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.040ns  (required time - arrival time)
  Source:                 design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/index_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.920ns  (logic 1.373ns (17.335%)  route 6.547ns (82.665%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.646ns = ( 18.354 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.088ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=161, routed)         1.628    -1.088    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X51Y81         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/index_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y81         FDRE (Prop_fdre_C_Q)         0.419    -0.669 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/index_reg[1]_rep__0/Q
                         net (fo=128, routed)         5.513     4.844    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/index_reg[1]_rep__0_n_0
    SLICE_X53Y69         LUT6 (Prop_lut6_I2_O)        0.296     5.140 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB[7]_i_18/O
                         net (fo=1, routed)           0.000     5.140    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB[7]_i_18_n_0
    SLICE_X53Y69         MUXF7 (Prop_muxf7_I0_O)      0.238     5.378 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[7]_i_8/O
                         net (fo=1, routed)           0.000     5.378    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[7]_i_8_n_0
    SLICE_X53Y69         MUXF8 (Prop_muxf8_I0_O)      0.104     5.482 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[7]_i_3/O
                         net (fo=1, routed)           1.034     6.516    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[7]_i_3_n_0
    SLICE_X57Y72         LUT6 (Prop_lut6_I1_O)        0.316     6.832 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB[7]_i_1/O
                         net (fo=1, routed)           0.000     6.832    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/LEDS[0]_0[7]
    SLICE_X57Y72         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.831 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=161, routed)         1.523    18.354    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X57Y72         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[7]/C
                         clock pessimism              0.567    18.921    
                         clock uncertainty           -0.080    18.841    
    SLICE_X57Y72         FDRE (Setup_fdre_C_D)        0.031    18.872    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[7]
  -------------------------------------------------------------------
                         required time                         18.872    
                         arrival time                          -6.832    
  -------------------------------------------------------------------
                         slack                                 12.040    

Slack (MET) :             12.069ns  (required time - arrival time)
  Source:                 design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/bit_cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_low_cntr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.721ns  (logic 1.699ns (22.006%)  route 6.022ns (77.994%))
  Logic Levels:           5  (CARRY4=1 LUT1=1 LUT4=1 LUT5=1 MUXF8=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.708ns = ( 18.292 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.080ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=161, routed)         1.636    -1.080    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X48Y78         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/bit_cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.624 f  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/bit_cntr_reg[2]/Q
                         net (fo=5, routed)           0.991     0.366    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/bit_cntr_reg[2]
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.490 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr[5]_i_11/O
                         net (fo=1, routed)           0.000     0.490    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr[5]_i_11_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     0.717 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[5]_i_4/O[1]
                         net (fo=3, routed)           1.904     2.621    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[5]_i_4_n_6
    SLICE_X57Y98         MUXF8 (Prop_muxf8_S_O)       0.452     3.073 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[5]_i_3/O
                         net (fo=1, routed)           1.644     4.717    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[5]_i_3_n_0
    SLICE_X46Y81         LUT5 (Prop_lut5_I0_O)        0.316     5.033 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr[5]_i_2/O
                         net (fo=7, routed)           1.483     6.516    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr[5]_i_2_n_0
    SLICE_X53Y86         LUT4 (Prop_lut4_I1_O)        0.124     6.640 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_low_cntr[2]_i_1/O
                         net (fo=1, routed)           0.000     6.640    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_low_cntr[2]_i_1_n_0
    SLICE_X53Y86         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_low_cntr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.831 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=161, routed)         1.461    18.292    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X53Y86         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_low_cntr_reg[2]/C
                         clock pessimism              0.466    18.758    
                         clock uncertainty           -0.080    18.678    
    SLICE_X53Y86         FDRE (Setup_fdre_C_D)        0.031    18.709    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_low_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                         18.709    
                         arrival time                          -6.640    
  -------------------------------------------------------------------
                         slack                                 12.069    

Slack (MET) :             12.069ns  (required time - arrival time)
  Source:                 design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/bit_cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_low_cntr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.719ns  (logic 1.699ns (22.012%)  route 6.020ns (77.988%))
  Logic Levels:           5  (CARRY4=1 LUT1=1 LUT4=1 LUT5=1 MUXF8=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.708ns = ( 18.292 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.080ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=161, routed)         1.636    -1.080    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X48Y78         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/bit_cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.624 f  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/bit_cntr_reg[2]/Q
                         net (fo=5, routed)           0.991     0.366    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/bit_cntr_reg[2]
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.490 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr[5]_i_11/O
                         net (fo=1, routed)           0.000     0.490    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr[5]_i_11_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     0.717 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[5]_i_4/O[1]
                         net (fo=3, routed)           1.904     2.621    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[5]_i_4_n_6
    SLICE_X57Y98         MUXF8 (Prop_muxf8_S_O)       0.452     3.073 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[5]_i_3/O
                         net (fo=1, routed)           1.644     4.717    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[5]_i_3_n_0
    SLICE_X46Y81         LUT5 (Prop_lut5_I0_O)        0.316     5.033 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr[5]_i_2/O
                         net (fo=7, routed)           1.481     6.514    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr[5]_i_2_n_0
    SLICE_X53Y86         LUT4 (Prop_lut4_I1_O)        0.124     6.638 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_low_cntr[1]_i_1/O
                         net (fo=1, routed)           0.000     6.638    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_low_cntr[1]_i_1_n_0
    SLICE_X53Y86         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_low_cntr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.831 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=161, routed)         1.461    18.292    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X53Y86         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_low_cntr_reg[1]/C
                         clock pessimism              0.466    18.758    
                         clock uncertainty           -0.080    18.678    
    SLICE_X53Y86         FDRE (Setup_fdre_C_D)        0.029    18.707    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_low_cntr_reg[1]
  -------------------------------------------------------------------
                         required time                         18.707    
                         arrival time                          -6.638    
  -------------------------------------------------------------------
                         slack                                 12.069    

Slack (MET) :             12.080ns  (required time - arrival time)
  Source:                 design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/index_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.880ns  (logic 1.380ns (17.512%)  route 6.500ns (82.488%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.646ns = ( 18.354 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.088ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=161, routed)         1.628    -1.088    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X51Y81         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/index_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y81         FDRE (Prop_fdre_C_Q)         0.419    -0.669 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/index_reg[1]_rep__0/Q
                         net (fo=128, routed)         5.508     4.838    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/index_reg[1]_rep__0_n_0
    SLICE_X52Y63         LUT6 (Prop_lut6_I2_O)        0.296     5.134 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB[5]_i_19/O
                         net (fo=1, routed)           0.000     5.134    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB[5]_i_19_n_0
    SLICE_X52Y63         MUXF7 (Prop_muxf7_I1_O)      0.245     5.379 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[5]_i_8/O
                         net (fo=1, routed)           0.000     5.379    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[5]_i_8_n_0
    SLICE_X52Y63         MUXF8 (Prop_muxf8_I0_O)      0.104     5.483 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[5]_i_3/O
                         net (fo=1, routed)           0.993     6.476    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[5]_i_3_n_0
    SLICE_X57Y72         LUT6 (Prop_lut6_I1_O)        0.316     6.792 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB[5]_i_1/O
                         net (fo=1, routed)           0.000     6.792    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/LEDS[0]_0[5]
    SLICE_X57Y72         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.831 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=161, routed)         1.523    18.354    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X57Y72         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[5]/C
                         clock pessimism              0.567    18.921    
                         clock uncertainty           -0.080    18.841    
    SLICE_X57Y72         FDRE (Setup_fdre_C_D)        0.031    18.872    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[5]
  -------------------------------------------------------------------
                         required time                         18.872    
                         arrival time                          -6.792    
  -------------------------------------------------------------------
                         slack                                 12.080    

Slack (MET) :             12.085ns  (required time - arrival time)
  Source:                 design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/bit_cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_low_cntr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.749ns  (logic 1.727ns (22.288%)  route 6.022ns (77.712%))
  Logic Levels:           5  (CARRY4=1 LUT1=1 LUT4=1 LUT5=1 MUXF8=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.708ns = ( 18.292 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.080ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=161, routed)         1.636    -1.080    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X48Y78         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/bit_cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.624 f  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/bit_cntr_reg[2]/Q
                         net (fo=5, routed)           0.991     0.366    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/bit_cntr_reg[2]
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.490 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr[5]_i_11/O
                         net (fo=1, routed)           0.000     0.490    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr[5]_i_11_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     0.717 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[5]_i_4/O[1]
                         net (fo=3, routed)           1.904     2.621    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[5]_i_4_n_6
    SLICE_X57Y98         MUXF8 (Prop_muxf8_S_O)       0.452     3.073 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[5]_i_3/O
                         net (fo=1, routed)           1.644     4.717    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[5]_i_3_n_0
    SLICE_X46Y81         LUT5 (Prop_lut5_I0_O)        0.316     5.033 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr[5]_i_2/O
                         net (fo=7, routed)           1.483     6.516    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr[5]_i_2_n_0
    SLICE_X53Y86         LUT4 (Prop_lut4_I1_O)        0.152     6.668 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_low_cntr[4]_i_1/O
                         net (fo=1, routed)           0.000     6.668    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_low_cntr[4]_i_1_n_0
    SLICE_X53Y86         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_low_cntr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.831 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=161, routed)         1.461    18.292    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X53Y86         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_low_cntr_reg[4]/C
                         clock pessimism              0.466    18.758    
                         clock uncertainty           -0.080    18.678    
    SLICE_X53Y86         FDRE (Setup_fdre_C_D)        0.075    18.753    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_low_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                         18.753    
                         arrival time                          -6.668    
  -------------------------------------------------------------------
                         slack                                 12.085    

Slack (MET) :             12.087ns  (required time - arrival time)
  Source:                 design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/bit_cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_low_cntr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.747ns  (logic 1.727ns (22.293%)  route 6.020ns (77.707%))
  Logic Levels:           5  (CARRY4=1 LUT1=1 LUT4=1 LUT5=1 MUXF8=1)
  Clock Path Skew:        -0.161ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.708ns = ( 18.292 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.080ns
    Clock Pessimism Removal (CPR):    0.466ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=161, routed)         1.636    -1.080    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X48Y78         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/bit_cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.624 f  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/bit_cntr_reg[2]/Q
                         net (fo=5, routed)           0.991     0.366    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/bit_cntr_reg[2]
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.490 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr[5]_i_11/O
                         net (fo=1, routed)           0.000     0.490    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr[5]_i_11_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     0.717 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[5]_i_4/O[1]
                         net (fo=3, routed)           1.904     2.621    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[5]_i_4_n_6
    SLICE_X57Y98         MUXF8 (Prop_muxf8_S_O)       0.452     3.073 f  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[5]_i_3/O
                         net (fo=1, routed)           1.644     4.717    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[5]_i_3_n_0
    SLICE_X46Y81         LUT5 (Prop_lut5_I0_O)        0.316     5.033 f  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr[5]_i_2/O
                         net (fo=7, routed)           1.481     6.514    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr[5]_i_2_n_0
    SLICE_X53Y86         LUT4 (Prop_lut4_I1_O)        0.152     6.666 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_low_cntr[5]_i_2/O
                         net (fo=1, routed)           0.000     6.666    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_low_cntr[5]_i_2_n_0
    SLICE_X53Y86         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_low_cntr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.831 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=161, routed)         1.461    18.292    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X53Y86         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_low_cntr_reg[5]/C
                         clock pessimism              0.466    18.758    
                         clock uncertainty           -0.080    18.678    
    SLICE_X53Y86         FDRE (Setup_fdre_C_D)        0.075    18.753    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_low_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                         18.753    
                         arrival time                          -6.666    
  -------------------------------------------------------------------
                         slack                                 12.087    

Slack (MET) :             12.290ns  (required time - arrival time)
  Source:                 design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/index_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.716ns  (logic 1.380ns (17.885%)  route 6.336ns (82.115%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.646ns = ( 18.354 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.088ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=161, routed)         1.628    -1.088    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X51Y81         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/index_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y81         FDRE (Prop_fdre_C_Q)         0.419    -0.669 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/index_reg[1]_rep__0/Q
                         net (fo=128, routed)         5.185     4.516    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/index_reg[1]_rep__0_n_0
    SLICE_X53Y67         LUT6 (Prop_lut6_I2_O)        0.296     4.812 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB[3]_i_19/O
                         net (fo=1, routed)           0.000     4.812    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB[3]_i_19_n_0
    SLICE_X53Y67         MUXF7 (Prop_muxf7_I1_O)      0.245     5.057 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[3]_i_8/O
                         net (fo=1, routed)           0.000     5.057    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[3]_i_8_n_0
    SLICE_X53Y67         MUXF8 (Prop_muxf8_I0_O)      0.104     5.161 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[3]_i_3/O
                         net (fo=1, routed)           1.151     6.311    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[3]_i_3_n_0
    SLICE_X58Y72         LUT6 (Prop_lut6_I1_O)        0.316     6.627 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB[3]_i_1/O
                         net (fo=1, routed)           0.000     6.627    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/LEDS[0]_0[3]
    SLICE_X58Y72         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.831 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=161, routed)         1.523    18.354    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X58Y72         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[3]/C
                         clock pessimism              0.567    18.921    
                         clock uncertainty           -0.080    18.841    
    SLICE_X58Y72         FDRE (Setup_fdre_C_D)        0.077    18.918    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[3]
  -------------------------------------------------------------------
                         required time                         18.918    
                         arrival time                          -6.627    
  -------------------------------------------------------------------
                         slack                                 12.290    

Slack (MET) :             12.367ns  (required time - arrival time)
  Source:                 design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/index_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.638ns  (logic 1.045ns (13.682%)  route 6.593ns (86.318%))
  Logic Levels:           2  (LUT6=1 MUXF8=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.647ns = ( 18.353 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.088ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=161, routed)         1.628    -1.088    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X51Y81         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/index_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y81         FDRE (Prop_fdre_C_Q)         0.456    -0.632 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/index_reg[3]/Q
                         net (fo=99, routed)          5.401     4.769    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/index_reg_n_0_[3]
    SLICE_X63Y66         MUXF8 (Prop_muxf8_S_O)       0.273     5.042 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[1]_i_2/O
                         net (fo=1, routed)           1.192     6.234    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[1]_i_2_n_0
    SLICE_X58Y73         LUT6 (Prop_lut6_I0_O)        0.316     6.550 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB[1]_i_1/O
                         net (fo=1, routed)           0.000     6.550    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/LEDS[0]_0[1]
    SLICE_X58Y73         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.831 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=161, routed)         1.522    18.353    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X58Y73         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[1]/C
                         clock pessimism              0.567    18.920    
                         clock uncertainty           -0.080    18.840    
    SLICE_X58Y73         FDRE (Setup_fdre_C_D)        0.077    18.917    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[1]
  -------------------------------------------------------------------
                         required time                         18.917    
                         arrival time                          -6.550    
  -------------------------------------------------------------------
                         slack                                 12.367    

Slack (MET) :             12.508ns  (required time - arrival time)
  Source:                 design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/index_reg[1]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.499ns  (logic 1.380ns (18.404%)  route 6.119ns (81.596%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.008ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.647ns = ( 18.353 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.088ns
    Clock Pessimism Removal (CPR):    0.567ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=161, routed)         1.628    -1.088    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X51Y81         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/index_reg[1]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y81         FDRE (Prop_fdre_C_Q)         0.419    -0.669 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/index_reg[1]_rep__0/Q
                         net (fo=128, routed)         4.845     4.176    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/index_reg[1]_rep__0_n_0
    SLICE_X51Y64         LUT6 (Prop_lut6_I2_O)        0.296     4.472 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB[6]_i_19/O
                         net (fo=1, routed)           0.000     4.472    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB[6]_i_19_n_0
    SLICE_X51Y64         MUXF7 (Prop_muxf7_I1_O)      0.245     4.717 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[6]_i_8/O
                         net (fo=1, routed)           0.000     4.717    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[6]_i_8_n_0
    SLICE_X51Y64         MUXF8 (Prop_muxf8_I0_O)      0.104     4.821 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[6]_i_3/O
                         net (fo=1, routed)           1.274     6.094    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[6]_i_3_n_0
    SLICE_X58Y73         LUT6 (Prop_lut6_I1_O)        0.316     6.410 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB[6]_i_1/O
                         net (fo=1, routed)           0.000     6.410    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/LEDS[0]_0[6]
    SLICE_X58Y73         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.831 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=161, routed)         1.522    18.353    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X58Y73         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[6]/C
                         clock pessimism              0.567    18.920    
                         clock uncertainty           -0.080    18.840    
    SLICE_X58Y73         FDRE (Setup_fdre_C_D)        0.079    18.919    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[6]
  -------------------------------------------------------------------
                         required time                         18.919    
                         arrival time                          -6.410    
  -------------------------------------------------------------------
                         slack                                 12.508    

Slack (MET) :             12.509ns  (required time - arrival time)
  Source:                 design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/bit_cntr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_design_1_clk_wiz_0 rise@20.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        7.425ns  (logic 1.699ns (22.881%)  route 5.726ns (77.119%))
  Logic Levels:           5  (CARRY4=1 LUT1=1 LUT5=2 MUXF8=1)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.696ns = ( 18.304 - 20.000 ) 
    Source Clock Delay      (SCD):    -1.080ns
    Clock Pessimism Removal (CPR):    0.601ns
  Clock Uncertainty:      0.080ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=161, routed)         1.636    -1.080    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X48Y78         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/bit_cntr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y78         FDRE (Prop_fdre_C_Q)         0.456    -0.624 f  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/bit_cntr_reg[2]/Q
                         net (fo=5, routed)           0.991     0.366    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/bit_cntr_reg[2]
    SLICE_X47Y81         LUT1 (Prop_lut1_I0_O)        0.124     0.490 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr[5]_i_11/O
                         net (fo=1, routed)           0.000     0.490    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr[5]_i_11_n_0
    SLICE_X47Y81         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227     0.717 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[5]_i_4/O[1]
                         net (fo=3, routed)           1.904     2.621    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[5]_i_4_n_6
    SLICE_X57Y98         MUXF8 (Prop_muxf8_S_O)       0.452     3.073 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[5]_i_3/O
                         net (fo=1, routed)           1.644     4.717    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[5]_i_3_n_0
    SLICE_X46Y81         LUT5 (Prop_lut5_I0_O)        0.316     5.033 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr[5]_i_2/O
                         net (fo=7, routed)           1.188     6.221    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr[5]_i_2_n_0
    SLICE_X48Y87         LUT5 (Prop_lut5_I2_O)        0.124     6.345 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr[5]_i_1/O
                         net (fo=1, routed)           0.000     6.345    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr[5]_i_1_n_0
    SLICE_X48Y87         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.831 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=161, routed)         1.473    18.304    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X48Y87         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[5]/C
                         clock pessimism              0.601    18.905    
                         clock uncertainty           -0.080    18.825    
    SLICE_X48Y87         FDRE (Setup_fdre_C_D)        0.029    18.854    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                         18.854    
                         arrival time                          -6.345    
  -------------------------------------------------------------------
                         slack                                 12.509    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.506ns  (logic 0.331ns (65.358%)  route 0.175ns (34.642%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=161, routed)         0.549    -0.682    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X50Y87         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.518 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[0]/Q
                         net (fo=4, routed)           0.175    -0.343    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg_n_0_[0]
    SLICE_X49Y86         CARRY4 (Prop_carry4_CYINIT_O[2])
                                                      0.167    -0.176 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.176    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/in14[3]
    SLICE_X49Y86         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=161, routed)         0.819    -0.921    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X49Y86         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[3]/C
                         clock pessimism              0.504    -0.417    
    SLICE_X49Y86         FDRE (Hold_fdre_C_D)         0.105    -0.312    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[3]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.176    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.339ns (65.897%)  route 0.175ns (34.103%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.921ns
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=161, routed)         0.549    -0.682    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X50Y87         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.518 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[0]/Q
                         net (fo=4, routed)           0.175    -0.343    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg_n_0_[0]
    SLICE_X49Y86         CARRY4 (Prop_carry4_CYINIT_O[1])
                                                      0.175    -0.168 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.168    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/in14[2]
    SLICE_X49Y86         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=161, routed)         0.819    -0.921    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X49Y86         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[2]/C
                         clock pessimism              0.504    -0.417    
    SLICE_X49Y86         FDRE (Hold_fdre_C_D)         0.105    -0.312    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[2]
  -------------------------------------------------------------------
                         required time                          0.312    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.402ns (69.617%)  route 0.175ns (30.383%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=161, routed)         0.549    -0.682    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X50Y87         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.518 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[0]/Q
                         net (fo=4, routed)           0.175    -0.343    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg_n_0_[0]
    SLICE_X49Y86         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    -0.170 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.170    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[3]_i_1_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.105 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.105    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/in14[7]
    SLICE_X49Y87         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=161, routed)         0.820    -0.920    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X49Y87         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[7]/C
                         clock pessimism              0.504    -0.416    
    SLICE_X49Y87         FDRE (Hold_fdre_C_D)         0.105    -0.311    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[7]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.105    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.427ns (70.878%)  route 0.175ns (29.122%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=161, routed)         0.549    -0.682    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X50Y87         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.518 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[0]/Q
                         net (fo=4, routed)           0.175    -0.343    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg_n_0_[0]
    SLICE_X49Y86         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    -0.170 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.170    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[3]_i_1_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.080 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.080    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/in14[6]
    SLICE_X49Y87         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=161, routed)         0.820    -0.920    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X49Y87         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[6]/C
                         clock pessimism              0.504    -0.416    
    SLICE_X49Y87         FDRE (Hold_fdre_C_D)         0.105    -0.311    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.602ns  (logic 0.427ns (70.878%)  route 0.175ns (29.122%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.920ns
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=161, routed)         0.549    -0.682    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X50Y87         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.518 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[0]/Q
                         net (fo=4, routed)           0.175    -0.343    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg_n_0_[0]
    SLICE_X49Y86         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    -0.170 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.170    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[3]_i_1_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.080 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.080    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/in14[8]
    SLICE_X49Y87         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=161, routed)         0.820    -0.920    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X49Y87         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[8]/C
                         clock pessimism              0.504    -0.416    
    SLICE_X49Y87         FDRE (Hold_fdre_C_D)         0.105    -0.311    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[8]
  -------------------------------------------------------------------
                         required time                          0.311    
                         arrival time                          -0.080    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.605ns  (logic 0.430ns (71.022%)  route 0.175ns (28.978%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.682ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=161, routed)         0.549    -0.682    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X50Y87         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y87         FDRE (Prop_fdre_C_Q)         0.164    -0.518 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[0]/Q
                         net (fo=4, routed)           0.175    -0.343    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg_n_0_[0]
    SLICE_X49Y86         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.173    -0.170 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[3]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.170    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[3]_i_1_n_0
    SLICE_X49Y87         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.131 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.131    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[8]_i_1_n_0
    SLICE_X49Y88         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.077 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.077    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/in14[9]
    SLICE_X49Y88         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=161, routed)         0.822    -0.918    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X49Y88         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[9]/C
                         clock pessimism              0.504    -0.414    
    SLICE_X49Y88         FDRE (Hold_fdre_C_D)         0.105    -0.309    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[9]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=161, routed)         0.553    -0.678    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X49Y89         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.537 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[13]/Q
                         net (fo=4, routed)           0.078    -0.459    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg_n_0_[13]
    SLICE_X49Y89         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.335 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.335    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/in14[14]
    SLICE_X49Y89         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=161, routed)         0.822    -0.918    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X49Y89         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[14]/C
                         clock pessimism              0.239    -0.678    
    SLICE_X49Y89         FDRE (Hold_fdre_C_D)         0.105    -0.573    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[14]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.335    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.265ns (77.236%)  route 0.078ns (22.764%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=161, routed)         0.554    -0.677    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X49Y90         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y90         FDRE (Prop_fdre_C_Q)         0.141    -0.536 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[17]/Q
                         net (fo=4, routed)           0.078    -0.458    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg_n_0_[17]
    SLICE_X49Y90         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.334 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.334    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/in14[18]
    SLICE_X49Y90         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=161, routed)         0.823    -0.917    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X49Y90         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[18]/C
                         clock pessimism              0.239    -0.677    
    SLICE_X49Y90         FDRE (Hold_fdre_C_D)         0.105    -0.572    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[18]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.918ns
    Source Clock Delay      (SCD):    -0.678ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=161, routed)         0.553    -0.678    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X49Y88         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y88         FDRE (Prop_fdre_C_Q)         0.141    -0.537 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[9]/Q
                         net (fo=4, routed)           0.079    -0.458    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg_n_0_[9]
    SLICE_X49Y88         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.334 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.334    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/in14[10]
    SLICE_X49Y88         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=161, routed)         0.822    -0.918    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X49Y88         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[10]/C
                         clock pessimism              0.239    -0.678    
    SLICE_X49Y88         FDRE (Hold_fdre_C_D)         0.105    -0.573    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[10]
  -------------------------------------------------------------------
                         required time                          0.573    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.265ns (77.004%)  route 0.079ns (22.996%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.917ns
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    -0.239ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=161, routed)         0.554    -0.677    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X49Y91         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y91         FDRE (Prop_fdre_C_Q)         0.141    -0.536 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[21]/Q
                         net (fo=4, routed)           0.079    -0.457    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg_n_0_[21]
    SLICE_X49Y91         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124    -0.333 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.333    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/in14[22]
    SLICE_X49Y91         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=161, routed)         0.823    -0.917    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X49Y91         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[22]/C
                         clock pessimism              0.239    -0.677    
    SLICE_X49Y91         FDRE (Hold_fdre_C_D)         0.105    -0.572    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/delay_high_cntr_reg[22]
  -------------------------------------------------------------------
                         required time                          0.572    
                         arrival time                          -0.333    
  -------------------------------------------------------------------
                         slack                                  0.239    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y17   design_1_i/clk_wiz/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X51Y89     design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/FSM_sequential_state_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X51Y89     design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/FSM_sequential_state_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X57Y72     design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X44Y74     design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X44Y74     design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X44Y74     design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X42Y74     design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X44Y74     design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[14]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X51Y89     design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/FSM_sequential_state_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X51Y89     design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/FSM_sequential_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X51Y89     design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/FSM_sequential_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X51Y89     design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/FSM_sequential_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X57Y72     design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X57Y72     design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y74     design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y74     design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y74     design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y74     design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X51Y89     design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/FSM_sequential_state_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X51Y89     design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/FSM_sequential_state_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X51Y89     design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/FSM_sequential_state_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X51Y89     design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/FSM_sequential_state_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X57Y72     design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X57Y72     design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y74     design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y74     design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y74     design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X44Y74     design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[11]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0
  To Clock:  clkfbout_design_1_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        5.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         8.000       5.845      BUFGCTRL_X0Y18   design_1_i/clk_wiz/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       8.000       205.360    MMCME2_ADV_X1Y2  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_design_1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.444ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.988ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.444ns  (required time - arrival time)
  Source:                 design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg42_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.723ns  (logic 1.264ns (33.955%)  route 2.459ns (66.045%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -4.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.647ns = ( 18.353 - 20.000 ) 
    Source Clock Delay      (SCD):    2.998ns = ( 12.998 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        1.704    12.998    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X54Y65         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg42_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y65         FDRE (Prop_fdre_C_Q)         0.518    13.516 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg42_reg[6]/Q
                         net (fo=2, routed)           1.185    14.701    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[23]_i_10_1[6]
    SLICE_X51Y64         LUT6 (Prop_lut6_I1_O)        0.124    14.825 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB[6]_i_20/O
                         net (fo=1, routed)           0.000    14.825    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB[6]_i_20_n_0
    SLICE_X51Y64         MUXF7 (Prop_muxf7_I0_O)      0.212    15.037 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[6]_i_9/O
                         net (fo=1, routed)           0.000    15.037    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[6]_i_9_n_0
    SLICE_X51Y64         MUXF8 (Prop_muxf8_I1_O)      0.094    15.131 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[6]_i_3/O
                         net (fo=1, routed)           1.274    16.405    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[6]_i_3_n_0
    SLICE_X58Y73         LUT6 (Prop_lut6_I1_O)        0.316    16.721 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB[6]_i_1/O
                         net (fo=1, routed)           0.000    16.721    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/LEDS[0]_0[6]
    SLICE_X58Y73         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.831 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=161, routed)         1.522    18.353    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X58Y73         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[6]/C
                         clock pessimism              0.000    18.353    
                         clock uncertainty           -0.267    18.086    
    SLICE_X58Y73         FDRE (Setup_fdre_C_D)        0.079    18.165    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[6]
  -------------------------------------------------------------------
                         required time                         18.165    
                         arrival time                         -16.721    
  -------------------------------------------------------------------
                         slack                                  1.444    

Slack (MET) :             1.500ns  (required time - arrival time)
  Source:                 design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg39_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.621ns  (logic 1.383ns (38.191%)  route 2.238ns (61.809%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -4.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.646ns = ( 18.354 - 20.000 ) 
    Source Clock Delay      (SCD):    2.997ns = ( 12.997 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        1.703    12.997    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X57Y67         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg39_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y67         FDRE (Prop_fdre_C_Q)         0.419    13.416 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg39_reg[7]/Q
                         net (fo=2, routed)           1.204    14.620    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[23]_i_9_4[7]
    SLICE_X53Y69         LUT6 (Prop_lut6_I0_O)        0.299    14.919 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB[7]_i_19/O
                         net (fo=1, routed)           0.000    14.919    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB[7]_i_19_n_0
    SLICE_X53Y69         MUXF7 (Prop_muxf7_I1_O)      0.245    15.164 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[7]_i_8/O
                         net (fo=1, routed)           0.000    15.164    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[7]_i_8_n_0
    SLICE_X53Y69         MUXF8 (Prop_muxf8_I0_O)      0.104    15.268 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[7]_i_3/O
                         net (fo=1, routed)           1.034    16.302    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[7]_i_3_n_0
    SLICE_X57Y72         LUT6 (Prop_lut6_I1_O)        0.316    16.618 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB[7]_i_1/O
                         net (fo=1, routed)           0.000    16.618    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/LEDS[0]_0[7]
    SLICE_X57Y72         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.831 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=161, routed)         1.523    18.354    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X57Y72         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[7]/C
                         clock pessimism              0.000    18.354    
                         clock uncertainty           -0.267    18.087    
    SLICE_X57Y72         FDRE (Setup_fdre_C_D)        0.031    18.118    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[7]
  -------------------------------------------------------------------
                         required time                         18.118    
                         arrival time                         -16.618    
  -------------------------------------------------------------------
                         slack                                  1.500    

Slack (MET) :             1.550ns  (required time - arrival time)
  Source:                 design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg58_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.428ns  (logic 1.202ns (35.062%)  route 2.226ns (64.938%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -4.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.631ns = ( 18.369 - 20.000 ) 
    Source Clock Delay      (SCD):    3.201ns = ( 13.201 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        1.907    13.201    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X64Y105        FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg58_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y105        FDRE (Prop_fdre_C_Q)         0.456    13.657 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg58_reg[16]/Q
                         net (fo=2, routed)           1.162    14.819    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[23]_i_8_1[16]
    SLICE_X59Y105        LUT6 (Prop_lut6_I1_O)        0.124    14.943 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB[16]_i_16/O
                         net (fo=1, routed)           0.000    14.943    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB[16]_i_16_n_0
    SLICE_X59Y105        MUXF7 (Prop_muxf7_I0_O)      0.212    15.155 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[16]_i_7/O
                         net (fo=1, routed)           0.000    15.155    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[16]_i_7_n_0
    SLICE_X59Y105        MUXF8 (Prop_muxf8_I1_O)      0.094    15.249 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[16]_i_2/O
                         net (fo=1, routed)           1.064    16.313    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[16]_i_2_n_0
    SLICE_X58Y98         LUT6 (Prop_lut6_I0_O)        0.316    16.629 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB[16]_i_1/O
                         net (fo=1, routed)           0.000    16.629    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/LEDS[0]_0[16]
    SLICE_X58Y98         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.831 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=161, routed)         1.538    18.369    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X58Y98         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[16]/C
                         clock pessimism              0.000    18.369    
                         clock uncertainty           -0.267    18.102    
    SLICE_X58Y98         FDRE (Setup_fdre_C_D)        0.077    18.179    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[16]
  -------------------------------------------------------------------
                         required time                         18.179    
                         arrival time                         -16.629    
  -------------------------------------------------------------------
                         slack                                  1.550    

Slack (MET) :             1.557ns  (required time - arrival time)
  Source:                 design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg59_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.610ns  (logic 1.264ns (35.015%)  route 2.346ns (64.985%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -4.643ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.647ns = ( 18.353 - 20.000 ) 
    Source Clock Delay      (SCD):    2.996ns = ( 12.996 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        1.702    12.996    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X62Y69         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg59_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y69         FDRE (Prop_fdre_C_Q)         0.518    13.514 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg59_reg[1]/Q
                         net (fo=2, routed)           1.154    14.668    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[23]_i_8_0[1]
    SLICE_X63Y66         LUT6 (Prop_lut6_I0_O)        0.124    14.792 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB[1]_i_16/O
                         net (fo=1, routed)           0.000    14.792    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB[1]_i_16_n_0
    SLICE_X63Y66         MUXF7 (Prop_muxf7_I0_O)      0.212    15.004 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[1]_i_7/O
                         net (fo=1, routed)           0.000    15.004    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[1]_i_7_n_0
    SLICE_X63Y66         MUXF8 (Prop_muxf8_I1_O)      0.094    15.098 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[1]_i_2/O
                         net (fo=1, routed)           1.192    16.290    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[1]_i_2_n_0
    SLICE_X58Y73         LUT6 (Prop_lut6_I0_O)        0.316    16.606 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB[1]_i_1/O
                         net (fo=1, routed)           0.000    16.606    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/LEDS[0]_0[1]
    SLICE_X58Y73         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.831 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=161, routed)         1.522    18.353    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X58Y73         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[1]/C
                         clock pessimism              0.000    18.353    
                         clock uncertainty           -0.267    18.086    
    SLICE_X58Y73         FDRE (Setup_fdre_C_D)        0.077    18.163    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[1]
  -------------------------------------------------------------------
                         required time                         18.163    
                         arrival time                         -16.606    
  -------------------------------------------------------------------
                         slack                                  1.557    

Slack (MET) :             1.610ns  (required time - arrival time)
  Source:                 design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg17_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.522ns  (logic 1.300ns (36.906%)  route 2.222ns (63.094%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -4.631ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.646ns = ( 18.354 - 20.000 ) 
    Source Clock Delay      (SCD):    2.985ns = ( 12.985 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        1.691    12.985    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X54Y75         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg17_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y75         FDRE (Prop_fdre_C_Q)         0.518    13.503 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg17_reg[5]/Q
                         net (fo=2, routed)           1.245    14.748    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[23]_i_11_2[5]
    SLICE_X51Y74         LUT6 (Prop_lut6_I3_O)        0.124    14.872 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB[5]_i_22/O
                         net (fo=1, routed)           0.000    14.872    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB[5]_i_22_n_0
    SLICE_X51Y74         MUXF7 (Prop_muxf7_I0_O)      0.238    15.110 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[5]_i_10/O
                         net (fo=1, routed)           0.000    15.110    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[5]_i_10_n_0
    SLICE_X51Y74         MUXF8 (Prop_muxf8_I0_O)      0.104    15.214 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[5]_i_4/O
                         net (fo=1, routed)           0.977    16.191    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[5]_i_4_n_0
    SLICE_X57Y72         LUT6 (Prop_lut6_I3_O)        0.316    16.507 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB[5]_i_1/O
                         net (fo=1, routed)           0.000    16.507    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/LEDS[0]_0[5]
    SLICE_X57Y72         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.831 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=161, routed)         1.523    18.354    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X57Y72         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[5]/C
                         clock pessimism              0.000    18.354    
                         clock uncertainty           -0.267    18.087    
    SLICE_X57Y72         FDRE (Setup_fdre_C_D)        0.031    18.118    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[5]
  -------------------------------------------------------------------
                         required time                         18.118    
                         arrival time                         -16.507    
  -------------------------------------------------------------------
                         slack                                  1.610    

Slack (MET) :             1.645ns  (required time - arrival time)
  Source:                 design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg58_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.335ns  (logic 1.340ns (40.175%)  route 1.995ns (59.825%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -4.832ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.631ns = ( 18.369 - 20.000 ) 
    Source Clock Delay      (SCD):    3.201ns = ( 13.201 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        1.907    13.201    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X64Y105        FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg58_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y105        FDRE (Prop_fdre_C_Q)         0.419    13.620 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg58_reg[20]/Q
                         net (fo=2, routed)           1.127    14.747    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[23]_i_8_1[20]
    SLICE_X61Y103        LUT6 (Prop_lut6_I1_O)        0.299    15.046 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB[20]_i_16/O
                         net (fo=1, routed)           0.000    15.046    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB[20]_i_16_n_0
    SLICE_X61Y103        MUXF7 (Prop_muxf7_I0_O)      0.212    15.258 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[20]_i_7/O
                         net (fo=1, routed)           0.000    15.258    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[20]_i_7_n_0
    SLICE_X61Y103        MUXF8 (Prop_muxf8_I1_O)      0.094    15.352 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[20]_i_2/O
                         net (fo=1, routed)           0.869    16.220    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[20]_i_2_n_0
    SLICE_X58Y98         LUT6 (Prop_lut6_I0_O)        0.316    16.536 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB[20]_i_1/O
                         net (fo=1, routed)           0.000    16.536    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/LEDS[0]_0[20]
    SLICE_X58Y98         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.831 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=161, routed)         1.538    18.369    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X58Y98         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[20]/C
                         clock pessimism              0.000    18.369    
                         clock uncertainty           -0.267    18.102    
    SLICE_X58Y98         FDRE (Setup_fdre_C_D)        0.079    18.181    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[20]
  -------------------------------------------------------------------
                         required time                         18.181    
                         arrival time                         -16.536    
  -------------------------------------------------------------------
                         slack                                  1.645    

Slack (MET) :             1.653ns  (required time - arrival time)
  Source:                 design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg30_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.458ns  (logic 1.400ns (40.491%)  route 2.058ns (59.509%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -4.654ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.457ns = ( 18.543 - 20.000 ) 
    Source Clock Delay      (SCD):    3.197ns = ( 13.197 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        1.903    13.197    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X54Y106        FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg30_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y106        FDRE (Prop_fdre_C_Q)         0.478    13.675 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg30_reg[21]/Q
                         net (fo=2, routed)           1.185    14.860    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[23]_i_12_5[21]
    SLICE_X53Y104        LUT6 (Prop_lut6_I1_O)        0.295    15.155 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB[21]_i_25/O
                         net (fo=1, routed)           0.000    15.155    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB[21]_i_25_n_0
    SLICE_X53Y104        MUXF7 (Prop_muxf7_I1_O)      0.217    15.372 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[21]_i_11/O
                         net (fo=1, routed)           0.000    15.372    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[21]_i_11_n_0
    SLICE_X53Y104        MUXF8 (Prop_muxf8_I1_O)      0.094    15.466 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[21]_i_4/O
                         net (fo=1, routed)           0.873    16.339    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[21]_i_4_n_0
    SLICE_X57Y100        LUT6 (Prop_lut6_I3_O)        0.316    16.655 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB[21]_i_1/O
                         net (fo=1, routed)           0.000    16.655    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/LEDS[0]_0[21]
    SLICE_X57Y100        FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.831 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=161, routed)         1.712    18.543    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X57Y100        FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[21]/C
                         clock pessimism              0.000    18.543    
                         clock uncertainty           -0.267    18.276    
    SLICE_X57Y100        FDRE (Setup_fdre_C_D)        0.031    18.307    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[21]
  -------------------------------------------------------------------
                         required time                         18.307    
                         arrival time                         -16.655    
  -------------------------------------------------------------------
                         slack                                  1.653    

Slack (MET) :             1.685ns  (required time - arrival time)
  Source:                 design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg18_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.302ns  (logic 1.300ns (39.374%)  route 2.002ns (60.626%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -4.827ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.631ns = ( 18.369 - 20.000 ) 
    Source Clock Delay      (SCD):    3.196ns = ( 13.196 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        1.902    13.196    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X54Y107        FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg18_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y107        FDRE (Prop_fdre_C_Q)         0.518    13.714 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg18_reg[17]/Q
                         net (fo=2, routed)           1.161    14.875    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[23]_i_11_1[17]
    SLICE_X56Y109        LUT6 (Prop_lut6_I1_O)        0.124    14.999 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB[17]_i_22/O
                         net (fo=1, routed)           0.000    14.999    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB[17]_i_22_n_0
    SLICE_X56Y109        MUXF7 (Prop_muxf7_I0_O)      0.238    15.237 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[17]_i_10/O
                         net (fo=1, routed)           0.000    15.237    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[17]_i_10_n_0
    SLICE_X56Y109        MUXF8 (Prop_muxf8_I0_O)      0.104    15.341 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[17]_i_4/O
                         net (fo=1, routed)           0.840    16.182    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[17]_i_4_n_0
    SLICE_X58Y98         LUT6 (Prop_lut6_I3_O)        0.316    16.498 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB[17]_i_1/O
                         net (fo=1, routed)           0.000    16.498    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/LEDS[0]_0[17]
    SLICE_X58Y98         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.831 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=161, routed)         1.538    18.369    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X58Y98         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[17]/C
                         clock pessimism              0.000    18.369    
                         clock uncertainty           -0.267    18.102    
    SLICE_X58Y98         FDRE (Setup_fdre_C_D)        0.081    18.183    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[17]
  -------------------------------------------------------------------
                         required time                         18.183    
                         arrival time                         -16.498    
  -------------------------------------------------------------------
                         slack                                  1.685    

Slack (MET) :             1.687ns  (required time - arrival time)
  Source:                 design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg34_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.430ns  (logic 1.238ns (36.098%)  route 2.192ns (63.902%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -4.645ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.708ns = ( 18.292 - 20.000 ) 
    Source Clock Delay      (SCD):    2.937ns = ( 12.937 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        1.643    12.937    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X45Y66         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg34_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y66         FDRE (Prop_fdre_C_Q)         0.456    13.393 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg34_reg[10]/Q
                         net (fo=2, routed)           1.056    14.449    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[23]_i_9_1[10]
    SLICE_X44Y63         LUT6 (Prop_lut6_I1_O)        0.124    14.573 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB[10]_i_18/O
                         net (fo=1, routed)           0.000    14.573    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB[10]_i_18_n_0
    SLICE_X44Y63         MUXF7 (Prop_muxf7_I0_O)      0.238    14.811 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[10]_i_8/O
                         net (fo=1, routed)           0.000    14.811    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[10]_i_8_n_0
    SLICE_X44Y63         MUXF8 (Prop_muxf8_I0_O)      0.104    14.915 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[10]_i_3/O
                         net (fo=1, routed)           1.135    16.051    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[10]_i_3_n_0
    SLICE_X44Y74         LUT6 (Prop_lut6_I1_O)        0.316    16.367 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB[10]_i_1/O
                         net (fo=1, routed)           0.000    16.367    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/LEDS[0]_0[10]
    SLICE_X44Y74         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.831 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=161, routed)         1.461    18.292    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X44Y74         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[10]/C
                         clock pessimism              0.000    18.292    
                         clock uncertainty           -0.267    18.025    
    SLICE_X44Y74         FDRE (Setup_fdre_C_D)        0.029    18.054    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[10]
  -------------------------------------------------------------------
                         required time                         18.054    
                         arrival time                         -16.367    
  -------------------------------------------------------------------
                         slack                                  1.687    

Slack (MET) :             1.716ns  (required time - arrival time)
  Source:                 design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg43_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_design_1_clk_wiz_0 rise@20.000ns - clk_fpga_0 rise@10.000ns)
  Data Path Delay:        3.454ns  (logic 1.264ns (36.597%)  route 2.190ns (63.403%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -4.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.646ns = ( 18.354 - 20.000 ) 
    Source Clock Delay      (SCD):    2.994ns = ( 12.994 - 10.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193    11.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    11.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        1.700    12.994    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X54Y68         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg43_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68         FDRE (Prop_fdre_C_Q)         0.518    13.512 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg43_reg[3]/Q
                         net (fo=2, routed)           1.039    14.551    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[23]_i_10_0[3]
    SLICE_X53Y67         LUT6 (Prop_lut6_I0_O)        0.124    14.675 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB[3]_i_20/O
                         net (fo=1, routed)           0.000    14.675    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB[3]_i_20_n_0
    SLICE_X53Y67         MUXF7 (Prop_muxf7_I0_O)      0.212    14.887 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[3]_i_9/O
                         net (fo=1, routed)           0.000    14.887    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[3]_i_9_n_0
    SLICE_X53Y67         MUXF8 (Prop_muxf8_I1_O)      0.094    14.981 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[3]_i_3/O
                         net (fo=1, routed)           1.151    16.132    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[3]_i_3_n_0
    SLICE_X58Y72         LUT6 (Prop_lut6_I1_O)        0.316    16.448 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB[3]_i_1/O
                         net (fo=1, routed)           0.000    16.448    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/LEDS[0]_0[3]
    SLICE_X58Y72         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    H16                                               0.000    20.000 r  sys_clock (IN)
                         net (fo=0)                   0.000    20.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380    21.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    14.728 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    16.740    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    16.831 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=161, routed)         1.523    18.354    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X58Y72         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[3]/C
                         clock pessimism              0.000    18.354    
                         clock uncertainty           -0.267    18.087    
    SLICE_X58Y72         FDRE (Setup_fdre_C_D)        0.077    18.164    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[3]
  -------------------------------------------------------------------
                         required time                         18.164    
                         arrival time                         -16.448    
  -------------------------------------------------------------------
                         slack                                  1.716    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.988ns  (arrival time - required time)
  Source:                 design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg13_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.629ns  (logic 0.382ns (60.746%)  route 0.247ns (39.254%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -1.718ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    0.913ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        0.577     0.913    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y99         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg13_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y99         FDRE (Prop_fdre_C_Q)         0.141     1.054 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg13_reg[21]/Q
                         net (fo=2, routed)           0.133     1.187    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[23]_i_14_6[21]
    SLICE_X56Y100        LUT6 (Prop_lut6_I3_O)        0.045     1.232 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB[21]_i_29/O
                         net (fo=1, routed)           0.000     1.232    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB[21]_i_29_n_0
    SLICE_X56Y100        MUXF7 (Prop_muxf7_I1_O)      0.065     1.297 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[21]_i_13/O
                         net (fo=1, routed)           0.000     1.297    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[21]_i_13_n_0
    SLICE_X56Y100        MUXF8 (Prop_muxf8_I1_O)      0.019     1.316 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[21]_i_5/O
                         net (fo=1, routed)           0.113     1.429    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[21]_i_5_n_0
    SLICE_X57Y100        LUT6 (Prop_lut6_I5_O)        0.112     1.541 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB[21]_i_1/O
                         net (fo=1, routed)           0.000     1.541    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/LEDS[0]_0[21]
    SLICE_X57Y100        FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=161, routed)         0.934    -0.806    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X57Y100        FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[21]/C
                         clock pessimism              0.000    -0.806    
                         clock uncertainty            0.267    -0.539    
    SLICE_X57Y100        FDRE (Hold_fdre_C_D)         0.092    -0.447    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[21]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                           1.541    
  -------------------------------------------------------------------
                         slack                                  1.988    

Slack (MET) :             2.051ns  (arrival time - required time)
  Source:                 design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg11_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.402ns (64.065%)  route 0.225ns (35.935%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -1.810ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.906ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        0.569     0.905    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X62Y72         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg11_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDRE (Prop_fdre_C_Q)         0.164     1.069 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg11_reg[3]/Q
                         net (fo=2, routed)           0.062     1.131    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[23]_i_14_0[3]
    SLICE_X63Y72         LUT6 (Prop_lut6_I0_O)        0.045     1.176 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB[3]_i_28/O
                         net (fo=1, routed)           0.000     1.176    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB[3]_i_28_n_0
    SLICE_X63Y72         MUXF7 (Prop_muxf7_I0_O)      0.062     1.238 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[3]_i_13/O
                         net (fo=1, routed)           0.000     1.238    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[3]_i_13_n_0
    SLICE_X63Y72         MUXF8 (Prop_muxf8_I1_O)      0.019     1.257 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[3]_i_5/O
                         net (fo=1, routed)           0.163     1.420    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[3]_i_5_n_0
    SLICE_X58Y72         LUT6 (Prop_lut6_I5_O)        0.112     1.532 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB[3]_i_1/O
                         net (fo=1, routed)           0.000     1.532    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/LEDS[0]_0[3]
    SLICE_X58Y72         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=161, routed)         0.834    -0.906    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X58Y72         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[3]/C
                         clock pessimism              0.000    -0.906    
                         clock uncertainty            0.267    -0.639    
    SLICE_X58Y72         FDRE (Hold_fdre_C_D)         0.120    -0.519    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[3]
  -------------------------------------------------------------------
                         required time                          0.519    
                         arrival time                           1.532    
  -------------------------------------------------------------------
                         slack                                  2.051    

Slack (MET) :             2.053ns  (arrival time - required time)
  Source:                 design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg46_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.692ns  (logic 0.382ns (55.181%)  route 0.310ns (44.819%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -1.719ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.806ns
    Source Clock Delay      (SCD):    0.914ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        0.578     0.914    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X59Y99         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg46_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y99         FDRE (Prop_fdre_C_Q)         0.141     1.055 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg46_reg[23]/Q
                         net (fo=2, routed)           0.123     1.177    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[23]_i_10_5[23]
    SLICE_X59Y99         LUT6 (Prop_lut6_I1_O)        0.045     1.222 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB[23]_i_22/O
                         net (fo=1, routed)           0.000     1.222    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB[23]_i_22_n_0
    SLICE_X59Y99         MUXF7 (Prop_muxf7_I1_O)      0.065     1.287 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[23]_i_10/O
                         net (fo=1, routed)           0.000     1.287    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[23]_i_10_n_0
    SLICE_X59Y99         MUXF8 (Prop_muxf8_I1_O)      0.019     1.306 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[23]_i_4/O
                         net (fo=1, routed)           0.187     1.494    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[23]_i_4_n_0
    SLICE_X57Y100        LUT6 (Prop_lut6_I1_O)        0.112     1.606 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB[23]_i_2/O
                         net (fo=1, routed)           0.000     1.606    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/LEDS[0]_0[23]
    SLICE_X57Y100        FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=161, routed)         0.934    -0.806    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X57Y100        FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[23]/C
                         clock pessimism              0.000    -0.806    
                         clock uncertainty            0.267    -0.539    
    SLICE_X57Y100        FDRE (Hold_fdre_C_D)         0.092    -0.447    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[23]
  -------------------------------------------------------------------
                         required time                          0.447    
                         arrival time                           1.606    
  -------------------------------------------------------------------
                         slack                                  2.053    

Slack (MET) :             2.117ns  (arrival time - required time)
  Source:                 design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg58_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.695ns  (logic 0.380ns (54.702%)  route 0.315ns (45.298%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -1.810ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.932ns
    Source Clock Delay      (SCD):    0.879ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        0.543     0.879    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X41Y75         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg58_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y75         FDRE (Prop_fdre_C_Q)         0.141     1.020 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg58_reg[9]/Q
                         net (fo=2, routed)           0.109     1.129    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[23]_i_8_1[9]
    SLICE_X42Y75         LUT6 (Prop_lut6_I1_O)        0.045     1.174 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB[9]_i_16/O
                         net (fo=1, routed)           0.000     1.174    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB[9]_i_16_n_0
    SLICE_X42Y75         MUXF7 (Prop_muxf7_I0_O)      0.062     1.236 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[9]_i_7/O
                         net (fo=1, routed)           0.000     1.236    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[9]_i_7_n_0
    SLICE_X42Y75         MUXF8 (Prop_muxf8_I1_O)      0.019     1.255 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[9]_i_2/O
                         net (fo=1, routed)           0.205     1.460    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[9]_i_2_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I0_O)        0.113     1.573 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB[9]_i_1/O
                         net (fo=1, routed)           0.000     1.573    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/LEDS[0]_0[9]
    SLICE_X42Y74         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=161, routed)         0.808    -0.932    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X42Y74         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[9]/C
                         clock pessimism              0.000    -0.932    
                         clock uncertainty            0.267    -0.665    
    SLICE_X42Y74         FDRE (Hold_fdre_C_D)         0.121    -0.544    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[9]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                           1.573    
  -------------------------------------------------------------------
                         slack                                  2.117    

Slack (MET) :             2.140ns  (arrival time - required time)
  Source:                 design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg32_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.715ns  (logic 0.392ns (54.833%)  route 0.323ns (45.167%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -1.813ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.932ns
    Source Clock Delay      (SCD):    0.882ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        0.546     0.882    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X44Y72         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg32_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y72         FDRE (Prop_fdre_C_Q)         0.141     1.023 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg32_reg[8]/Q
                         net (fo=2, routed)           0.066     1.089    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[23]_i_9_3[8]
    SLICE_X45Y72         LUT6 (Prop_lut6_I5_O)        0.045     1.134 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB[8]_i_18/O
                         net (fo=1, routed)           0.000     1.134    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB[8]_i_18_n_0
    SLICE_X45Y72         MUXF7 (Prop_muxf7_I0_O)      0.071     1.205 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[8]_i_8/O
                         net (fo=1, routed)           0.000     1.205    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[8]_i_8_n_0
    SLICE_X45Y72         MUXF8 (Prop_muxf8_I0_O)      0.023     1.228 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[8]_i_3/O
                         net (fo=1, routed)           0.257     1.484    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[8]_i_3_n_0
    SLICE_X42Y74         LUT6 (Prop_lut6_I1_O)        0.112     1.596 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB[8]_i_1/O
                         net (fo=1, routed)           0.000     1.596    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/LEDS[0]_0[8]
    SLICE_X42Y74         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=161, routed)         0.808    -0.932    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X42Y74         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[8]/C
                         clock pessimism              0.000    -0.932    
                         clock uncertainty            0.267    -0.665    
    SLICE_X42Y74         FDRE (Hold_fdre_C_D)         0.121    -0.544    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[8]
  -------------------------------------------------------------------
                         required time                          0.544    
                         arrival time                           1.596    
  -------------------------------------------------------------------
                         slack                                  2.140    

Slack (MET) :             2.150ns  (arrival time - required time)
  Source:                 design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg5_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.396ns (53.901%)  route 0.339ns (46.099%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -1.803ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.892ns
    Source Clock Delay      (SCD):    0.912ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        0.576     0.912    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X55Y94         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg5_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y94         FDRE (Prop_fdre_C_Q)         0.141     1.053 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg5_reg[22]/Q
                         net (fo=2, routed)           0.179     1.232    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[23]_i_13_5[22]
    SLICE_X54Y97         LUT6 (Prop_lut6_I3_O)        0.045     1.277 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB[22]_i_27/O
                         net (fo=1, routed)           0.000     1.277    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB[22]_i_27_n_0
    SLICE_X54Y97         MUXF7 (Prop_muxf7_I1_O)      0.075     1.352 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[22]_i_12/O
                         net (fo=1, routed)           0.000     1.352    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[22]_i_12_n_0
    SLICE_X54Y97         MUXF8 (Prop_muxf8_I0_O)      0.022     1.374 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[22]_i_5/O
                         net (fo=1, routed)           0.159     1.533    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[22]_i_5_n_0
    SLICE_X58Y98         LUT6 (Prop_lut6_I5_O)        0.113     1.646 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB[22]_i_1/O
                         net (fo=1, routed)           0.000     1.646    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/LEDS[0]_0[22]
    SLICE_X58Y98         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=161, routed)         0.848    -0.892    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X58Y98         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[22]/C
                         clock pessimism              0.000    -0.892    
                         clock uncertainty            0.267    -0.625    
    SLICE_X58Y98         FDRE (Hold_fdre_C_D)         0.121    -0.504    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[22]
  -------------------------------------------------------------------
                         required time                          0.504    
                         arrival time                           1.646    
  -------------------------------------------------------------------
                         slack                                  2.150    

Slack (MET) :             2.156ns  (arrival time - required time)
  Source:                 design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg31_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.708ns  (logic 0.405ns (57.182%)  route 0.303ns (42.818%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -1.805ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.906ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        0.564     0.900    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X54Y73         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg31_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y73         FDRE (Prop_fdre_C_Q)         0.164     1.064 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg31_reg[4]/Q
                         net (fo=2, routed)           0.094     1.158    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[23]_i_12_4[4]
    SLICE_X55Y73         LUT6 (Prop_lut6_I0_O)        0.045     1.203 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB[4]_i_25/O
                         net (fo=1, routed)           0.000     1.203    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB[4]_i_25_n_0
    SLICE_X55Y73         MUXF7 (Prop_muxf7_I1_O)      0.065     1.268 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[4]_i_11/O
                         net (fo=1, routed)           0.000     1.268    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[4]_i_11_n_0
    SLICE_X55Y73         MUXF8 (Prop_muxf8_I1_O)      0.019     1.287 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[4]_i_4/O
                         net (fo=1, routed)           0.209     1.496    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[4]_i_4_n_0
    SLICE_X57Y72         LUT6 (Prop_lut6_I3_O)        0.112     1.608 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB[4]_i_1/O
                         net (fo=1, routed)           0.000     1.608    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/LEDS[0]_0[4]
    SLICE_X57Y72         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=161, routed)         0.834    -0.906    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X57Y72         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[4]/C
                         clock pessimism              0.000    -0.906    
                         clock uncertainty            0.267    -0.639    
    SLICE_X57Y72         FDRE (Hold_fdre_C_D)         0.091    -0.548    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[4]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                           1.608    
  -------------------------------------------------------------------
                         slack                                  2.156    

Slack (MET) :             2.156ns  (arrival time - required time)
  Source:                 design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg28_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.736ns  (logic 0.382ns (51.913%)  route 0.354ns (48.087%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -1.808ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.908ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        0.565     0.901    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X57Y76         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg28_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y76         FDRE (Prop_fdre_C_Q)         0.141     1.042 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg28_reg[6]/Q
                         net (fo=2, routed)           0.113     1.154    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[23]_i_12_7[6]
    SLICE_X58Y77         LUT6 (Prop_lut6_I5_O)        0.045     1.199 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB[6]_i_25/O
                         net (fo=1, routed)           0.000     1.199    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB[6]_i_25_n_0
    SLICE_X58Y77         MUXF7 (Prop_muxf7_I1_O)      0.064     1.263 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[6]_i_11/O
                         net (fo=1, routed)           0.000     1.263    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[6]_i_11_n_0
    SLICE_X58Y77         MUXF8 (Prop_muxf8_I1_O)      0.019     1.282 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[6]_i_4/O
                         net (fo=1, routed)           0.241     1.523    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[6]_i_4_n_0
    SLICE_X58Y73         LUT6 (Prop_lut6_I3_O)        0.113     1.636 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB[6]_i_1/O
                         net (fo=1, routed)           0.000     1.636    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/LEDS[0]_0[6]
    SLICE_X58Y73         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=161, routed)         0.832    -0.908    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X58Y73         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[6]/C
                         clock pessimism              0.000    -0.908    
                         clock uncertainty            0.267    -0.641    
    SLICE_X58Y73         FDRE (Hold_fdre_C_D)         0.121    -0.520    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[6]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                           1.636    
  -------------------------------------------------------------------
                         slack                                  2.156    

Slack (MET) :             2.160ns  (arrival time - required time)
  Source:                 design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg60_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.735ns  (logic 0.382ns (51.947%)  route 0.353ns (48.053%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -1.812ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.908ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        0.569     0.905    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X64Y71         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg60_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y71         FDRE (Prop_fdre_C_Q)         0.141     1.046 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg60_reg[2]/Q
                         net (fo=2, routed)           0.133     1.178    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[23]_i_8_7[2]
    SLICE_X64Y71         LUT6 (Prop_lut6_I5_O)        0.045     1.223 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB[2]_i_17/O
                         net (fo=1, routed)           0.000     1.223    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB[2]_i_17_n_0
    SLICE_X64Y71         MUXF7 (Prop_muxf7_I1_O)      0.065     1.288 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[2]_i_7/O
                         net (fo=1, routed)           0.000     1.288    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[2]_i_7_n_0
    SLICE_X64Y71         MUXF8 (Prop_muxf8_I1_O)      0.019     1.307 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[2]_i_2/O
                         net (fo=1, routed)           0.221     1.528    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[2]_i_2_n_0
    SLICE_X58Y73         LUT6 (Prop_lut6_I0_O)        0.112     1.640 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB[2]_i_1/O
                         net (fo=1, routed)           0.000     1.640    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/LEDS[0]_0[2]
    SLICE_X58Y73         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=161, routed)         0.832    -0.908    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X58Y73         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[2]/C
                         clock pessimism              0.000    -0.908    
                         clock uncertainty            0.267    -0.641    
    SLICE_X58Y73         FDRE (Hold_fdre_C_D)         0.121    -0.520    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[2]
  -------------------------------------------------------------------
                         required time                          0.520    
                         arrival time                           1.640    
  -------------------------------------------------------------------
                         slack                                  2.160    

Slack (MET) :             2.168ns  (arrival time - required time)
  Source:                 design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg11_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.716ns  (logic 0.402ns (56.114%)  route 0.314ns (43.886%))
  Logic Levels:           4  (LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -1.810ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.906ns
    Source Clock Delay      (SCD):    0.905ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.267ns  ((TSJ^2 + TIJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        0.569     0.905    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X62Y72         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg11_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y72         FDRE (Prop_fdre_C_Q)         0.164     1.069 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/slv_reg11_reg[0]/Q
                         net (fo=2, routed)           0.140     1.209    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[23]_i_14_0[0]
    SLICE_X61Y72         LUT6 (Prop_lut6_I0_O)        0.045     1.254 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB[0]_i_28/O
                         net (fo=1, routed)           0.000     1.254    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB[0]_i_28_n_0
    SLICE_X61Y72         MUXF7 (Prop_muxf7_I0_O)      0.062     1.316 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[0]_i_13/O
                         net (fo=1, routed)           0.000     1.316    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[0]_i_13_n_0
    SLICE_X61Y72         MUXF8 (Prop_muxf8_I1_O)      0.019     1.335 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[0]_i_5/O
                         net (fo=1, routed)           0.174     1.509    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[0]_i_5_n_0
    SLICE_X57Y72         LUT6 (Prop_lut6_I5_O)        0.112     1.621 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB[0]_i_1/O
                         net (fo=1, routed)           0.000     1.621    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/LEDS[0]_0[0]
    SLICE_X57Y72         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.886    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.521 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.769    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.740 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=161, routed)         0.834    -0.906    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X57Y72         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[0]/C
                         clock pessimism              0.000    -0.906    
                         clock uncertainty            0.267    -0.639    
    SLICE_X57Y72         FDRE (Hold_fdre_C_D)         0.092    -0.547    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/GRB_reg[0]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                           1.621    
  -------------------------------------------------------------------
                         slack                                  2.168    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_fpga_0

Max Delay            17 Endpoints
Min Delay            17 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btns_4bits_tri_i[1]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.919ns  (logic 1.464ns (24.733%)  route 4.455ns (75.267%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.651ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.651ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  btns_4bits_tri_i[1] (IN)
                         net (fo=0)                   0.000     0.000    btns_4bits_tri_i[1]
    D20                  IBUF (Prop_ibuf_I_O)         1.464     1.464 r  btns_4bits_tri_i_IBUF[1]_inst/O
                         net (fo=1, routed)           4.455     5.919    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[1]
    SLICE_X44Y84         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        1.472     2.651    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X44Y84         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 sws_2bits_tri_i[1]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.914ns  (logic 1.533ns (25.915%)  route 4.381ns (74.085%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  sws_2bits_tri_i[1] (IN)
                         net (fo=0)                   0.000     0.000    sws_2bits_tri_i[1]
    M19                  IBUF (Prop_ibuf_I_O)         1.533     1.533 r  sws_2bits_tri_i_IBUF[1]_inst/O
                         net (fo=1, routed)           4.381     5.914    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[1]
    SLICE_X41Y85         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        1.474     2.653    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X41Y85         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_4bits_tri_i[0]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.896ns  (logic 1.463ns (24.821%)  route 4.432ns (75.179%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D19                                               0.000     0.000 r  btns_4bits_tri_i[0] (IN)
                         net (fo=0)                   0.000     0.000    btns_4bits_tri_i[0]
    D19                  IBUF (Prop_ibuf_I_O)         1.463     1.463 r  btns_4bits_tri_i_IBUF[0]_inst/O
                         net (fo=1, routed)           4.432     5.896    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X43Y85         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        1.474     2.653    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X43Y85         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 sws_2bits_tri_i[0]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.813ns  (logic 1.542ns (26.532%)  route 4.270ns (73.468%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sws_2bits_tri_i[0] (IN)
                         net (fo=0)                   0.000     0.000    sws_2bits_tri_i[0]
    M20                  IBUF (Prop_ibuf_I_O)         1.542     1.542 r  sws_2bits_tri_i_IBUF[0]_inst/O
                         net (fo=1, routed)           4.270     5.813    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[0]
    SLICE_X42Y85         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        1.474     2.653    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X42Y85         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_4bits_tri_i[2]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.685ns  (logic 1.513ns (26.615%)  route 4.172ns (73.385%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.653ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.653ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L20                                               0.000     0.000 r  btns_4bits_tri_i[2] (IN)
                         net (fo=0)                   0.000     0.000    btns_4bits_tri_i[2]
    L20                  IBUF (Prop_ibuf_I_O)         1.513     1.513 r  btns_4bits_tri_i_IBUF[2]_inst/O
                         net (fo=1, routed)           4.172     5.685    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[2]
    SLICE_X42Y86         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        1.474     2.653    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X42Y86         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 btns_4bits_tri_i[3]
                            (input port)
  Destination:            design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.668ns  (logic 1.508ns (26.598%)  route 4.160ns (73.402%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.652ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.652ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L19                                               0.000     0.000 r  btns_4bits_tri_i[3] (IN)
                         net (fo=0)                   0.000     0.000    btns_4bits_tri_i[3]
    L19                  IBUF (Prop_ibuf_I_O)         1.508     1.508 r  btns_4bits_tri_i_IBUF[3]_inst/O
                         net (fo=1, routed)           4.160     5.668    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[3]
    SLICE_X45Y86         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        1.473     2.652    design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X45Y86         FDRE                                         r  design_1_i/axi_gpio_0/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rgb_led_tri_io[3]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.389ns  (logic 1.445ns (26.822%)  route 3.944ns (73.178%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.720ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G14                                               0.000     0.000 r  rgb_led_tri_io[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    rgb_led_tri_iobuf_3/IO
    G14                  IBUF (Prop_ibuf_I_O)         1.445     1.445 r  rgb_led_tri_iobuf_3/IBUF/O
                         net (fo=1, routed)           3.944     5.389    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[3]
    SLICE_X67Y96         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        1.541     2.720    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X67Y96         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rgb_led_tri_io[2]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.480ns  (logic 1.520ns (33.935%)  route 2.959ns (66.065%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.720ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  rgb_led_tri_io[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    rgb_led_tri_iobuf_2/IO
    N15                  IBUF (Prop_ibuf_I_O)         1.520     1.520 r  rgb_led_tri_iobuf_2/IBUF/O
                         net (fo=1, routed)           2.959     4.480    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[2]
    SLICE_X65Y94         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        1.541     2.720    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X65Y94         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 leds_4bits_tri_io[2]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.278ns  (logic 1.518ns (35.477%)  route 2.760ns (64.523%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.720ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.720ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  leds_4bits_tri_io[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    leds_4bits_tri_iobuf_2/IO
    N16                  IBUF (Prop_ibuf_I_O)         1.518     1.518 r  leds_4bits_tri_iobuf_2/IBUF/O
                         net (fo=1, routed)           2.760     4.278    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[2]
    SLICE_X66Y96         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        1.541     2.720    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X66Y96         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rgb_led_tri_io[1]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.084ns  (logic 1.458ns (35.699%)  route 2.626ns (64.301%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.719ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.719ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  rgb_led_tri_io[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    rgb_led_tri_iobuf_1/IO
    G17                  IBUF (Prop_ibuf_I_O)         1.458     1.458 r  rgb_led_tri_iobuf_1/IBUF/O
                         net (fo=1, routed)           2.626     4.084    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[1]
    SLICE_X63Y93         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.088     1.088    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     1.179 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        1.540     2.719    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X63Y93         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                            (internal pin)
  Destination:            design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.820ns  (logic 0.045ns (5.487%)  route 0.775ns (94.513%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7                          0.000     0.000 f  design_1_i/processing_system7_0/inst/PS7_i/FCLKRESETN[0]
                         net (fo=1, routed)           0.775     0.775    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/ext_reset_in
    SLICE_X56Y88         LUT1 (Prop_lut1_I0_O)        0.045     0.820 r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to_i_1/O
                         net (fo=1, routed)           0.000     0.820    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/exr_d1
    SLICE_X56Y88         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        0.845     1.211    design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/slowest_sync_clk
    SLICE_X56Y88         FDRE                                         r  design_1_i/rst_ps7_0_100M/U0/EXT_LPF/ACTIVE_LOW_EXT.ACT_LO_EXT/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.CROSS_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 leds_4bits_tri_io[0]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.301ns  (logic 0.243ns (18.671%)  route 1.058ns (81.329%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.210ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.210ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R14                                               0.000     0.000 r  leds_4bits_tri_io[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    leds_4bits_tri_iobuf_0/IO
    R14                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  leds_4bits_tri_iobuf_0/IBUF/O
                         net (fo=1, routed)           1.058     1.301    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[0]
    SLICE_X66Y87         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        0.844     1.210    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X66Y87         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 leds_4bits_tri_io[1]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.307ns  (logic 0.270ns (20.673%)  route 1.037ns (79.327%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.212ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.212ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P14                                               0.000     0.000 r  leds_4bits_tri_io[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    leds_4bits_tri_iobuf_1/IO
    P14                  IBUF (Prop_ibuf_I_O)         0.270     0.270 r  leds_4bits_tri_iobuf_1/IBUF/O
                         net (fo=1, routed)           1.037     1.307    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[1]
    SLICE_X65Y89         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        0.846     1.212    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X65Y89         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rgb_led_tri_io[1]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.372ns  (logic 0.226ns (16.477%)  route 1.146ns (83.523%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G17                                               0.000     0.000 r  rgb_led_tri_io[1] (INOUT)
                         net (fo=1, unset)            0.000     0.000    rgb_led_tri_iobuf_1/IO
    G17                  IBUF (Prop_ibuf_I_O)         0.226     0.226 r  rgb_led_tri_iobuf_1/IBUF/O
                         net (fo=1, routed)           1.146     1.372    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[1]
    SLICE_X63Y93         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        0.848     1.214    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X63Y93         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[1].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 leds_4bits_tri_io[3]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.429ns  (logic 0.294ns (20.545%)  route 1.135ns (79.455%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M14                                               0.000     0.000 r  leds_4bits_tri_io[3] (INOUT)
                         net (fo=1, unset)            0.000     0.000    leds_4bits_tri_iobuf_3/IO
    M14                  IBUF (Prop_ibuf_I_O)         0.294     0.294 r  leds_4bits_tri_iobuf_3/IBUF/O
                         net (fo=1, routed)           1.135     1.429    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[3]
    SLICE_X66Y95         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        0.848     1.214    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X66Y95         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[3].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rgb_led_tri_io[4]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.443ns  (logic 0.308ns (21.321%)  route 1.136ns (78.679%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.215ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L14                                               0.000     0.000 r  rgb_led_tri_io[4] (INOUT)
                         net (fo=1, unset)            0.000     0.000    rgb_led_tri_iobuf_4/IO
    L14                  IBUF (Prop_ibuf_I_O)         0.308     0.308 r  rgb_led_tri_iobuf_4/IBUF/O
                         net (fo=1, routed)           1.136     1.443    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[4]
    SLICE_X66Y97         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        0.849     1.215    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X66Y97         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[4].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rgb_led_tri_io[5]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.461ns  (logic 0.295ns (20.212%)  route 1.166ns (79.788%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M15                                               0.000     0.000 r  rgb_led_tri_io[5] (INOUT)
                         net (fo=1, unset)            0.000     0.000    rgb_led_tri_iobuf_5/IO
    M15                  IBUF (Prop_ibuf_I_O)         0.295     0.295 r  rgb_led_tri_iobuf_5/IBUF/O
                         net (fo=1, routed)           1.166     1.461    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[5]
    SLICE_X64Y94         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        0.848     1.214    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X64Y94         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[5].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rgb_led_tri_io[0]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.504ns  (logic 0.285ns (18.934%)  route 1.219ns (81.066%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L15                                               0.000     0.000 r  rgb_led_tri_io[0] (INOUT)
                         net (fo=1, unset)            0.000     0.000    rgb_led_tri_iobuf_0/IO
    L15                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  rgb_led_tri_iobuf_0/IBUF/O
                         net (fo=1, routed)           1.219     1.504    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[0]
    SLICE_X62Y93         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        0.848     1.214    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X62Y93         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[0].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 leds_4bits_tri_io[2]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.569ns  (logic 0.285ns (18.168%)  route 1.284ns (81.832%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N16                                               0.000     0.000 r  leds_4bits_tri_io[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    leds_4bits_tri_iobuf_2/IO
    N16                  IBUF (Prop_ibuf_I_O)         0.285     0.285 r  leds_4bits_tri_iobuf_2/IBUF/O
                         net (fo=1, routed)           1.284     1.569    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/gpio2_io_i[2]
    SLICE_X66Y96         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        0.848     1.214    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/s_axi_aclk
    SLICE_X66Y96         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS5/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C

Slack:                    inf
  Source:                 rgb_led_tri_io[2]
                            (input port)
  Destination:            design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.671ns  (logic 0.288ns (17.211%)  route 1.383ns (82.789%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.214ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       False Path

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    N15                                               0.000     0.000 r  rgb_led_tri_io[2] (INOUT)
                         net (fo=1, unset)            0.000     0.000    rgb_led_tri_iobuf_2/IO
    N15                  IBUF (Prop_ibuf_I_O)         0.288     0.288 r  rgb_led_tri_iobuf_2/IBUF/O
                         net (fo=1, routed)           1.383     1.671    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/gpio_io_i[2]
    SLICE_X65Y94         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        0.848     1.214    design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/s_axi_aclk
    SLICE_X65Y94         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.INPUT_DOUBLE_REGS4/GENERATE_LEVEL_P_S_CDC.MULTI_BIT.FOR_IN_cdc_to[2].CROSS2_PLEVEL_IN2SCNDRY_IN_cdc_to/C





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_fpga_0
  To Clock:  

Max Delay            10 Endpoints
Min Delay            10 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_tri_io[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.643ns  (logic 3.972ns (45.949%)  route 4.672ns (54.051%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        1.715     3.009    design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X67Y93         FDSE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y93         FDSE (Prop_fdse_C_Q)         0.456     3.465 f  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[2]/Q
                         net (fo=3, routed)           4.672     8.137    rgb_led_tri_iobuf_3/T
    G14                  OBUFT (TriStatE_obuft_T_O)
                                                      3.516    11.652 r  rgb_led_tri_iobuf_3/OBUFT/O
                         net (fo=1, unset)            0.000    11.652    rgb_led_tri_io[3]
    G14                                                               r  rgb_led_tri_io[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_tri_io[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.014ns  (logic 4.122ns (51.437%)  route 3.892ns (48.563%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        1.715     3.009    design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X67Y93         FDSE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y93         FDSE (Prop_fdse_C_Q)         0.419     3.428 f  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[4]/Q
                         net (fo=3, routed)           3.892     7.320    rgb_led_tri_iobuf_1/T
    G17                  OBUFT (TriStatE_obuft_T_O)
                                                      3.703    11.023 r  rgb_led_tri_iobuf_1/OBUFT/O
                         net (fo=1, unset)            0.000    11.023    rgb_led_tri_io[1]
    G17                                                               r  rgb_led_tri_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_tri_io[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.671ns  (logic 4.113ns (53.619%)  route 3.558ns (46.381%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        1.715     3.009    design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X66Y93         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y93         FDRE (Prop_fdre_C_Q)         0.518     3.527 r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[1]/Q
                         net (fo=2, routed)           3.558     7.085    rgb_led_tri_iobuf_4/I
    L14                  OBUFT (Prop_obuft_I_O)       3.595    10.680 r  rgb_led_tri_iobuf_4/OBUFT/O
                         net (fo=1, unset)            0.000    10.680    rgb_led_tri_io[4]
    L14                                                               r  rgb_led_tri_io[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_4bits_tri_io[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.575ns  (logic 4.044ns (53.382%)  route 3.531ns (46.618%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        1.714     3.008    design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X67Y92         FDSE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y92         FDSE (Prop_fdse_C_Q)         0.456     3.464 f  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[1]/Q
                         net (fo=3, routed)           3.531     6.995    leds_4bits_tri_iobuf_2/T
    N16                  OBUFT (TriStatE_obuft_T_O)
                                                      3.588    10.583 r  leds_4bits_tri_iobuf_2/OBUFT/O
                         net (fo=1, unset)            0.000    10.583    leds_4bits_tri_io[2]
    N16                                                               r  leds_4bits_tri_io[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_tri_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.508ns  (logic 4.222ns (56.236%)  route 3.286ns (43.764%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        1.715     3.009    design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X66Y93         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y93         FDRE (Prop_fdre_C_Q)         0.478     3.487 r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[5]/Q
                         net (fo=2, routed)           3.286     6.773    rgb_led_tri_iobuf_0/I
    L15                  OBUFT (Prop_obuft_I_O)       3.744    10.517 r  rgb_led_tri_iobuf_0/OBUFT/O
                         net (fo=1, unset)            0.000    10.517    rgb_led_tri_io[0]
    L15                                                               r  rgb_led_tri_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_tri_io[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.416ns  (logic 4.093ns (55.189%)  route 3.323ns (44.811%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        1.715     3.009    design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X66Y93         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y93         FDRE (Prop_fdre_C_Q)         0.518     3.527 r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_Data_Out_reg[3]/Q
                         net (fo=2, routed)           3.323     6.850    rgb_led_tri_iobuf_2/I
    N15                  OBUFT (Prop_obuft_I_O)       3.575    10.425 r  rgb_led_tri_iobuf_2/OBUFT/O
                         net (fo=1, unset)            0.000    10.425    rgb_led_tri_io[2]
    N15                                                               r  rgb_led_tri_io[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_4bits_tri_io[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.413ns  (logic 4.052ns (54.665%)  route 3.361ns (45.335%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        1.714     3.008    design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X67Y92         FDSE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y92         FDSE (Prop_fdse_C_Q)         0.456     3.464 f  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[0]/Q
                         net (fo=3, routed)           3.361     6.825    leds_4bits_tri_iobuf_3/T
    M14                  OBUFT (TriStatE_obuft_T_O)
                                                      3.596    10.421 r  leds_4bits_tri_iobuf_3/OBUFT/O
                         net (fo=1, unset)            0.000    10.421    leds_4bits_tri_io[3]
    M14                                                               r  leds_4bits_tri_io[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_tri_io[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.399ns  (logic 4.054ns (54.791%)  route 3.345ns (45.209%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        1.715     3.009    design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X67Y93         FDSE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y93         FDSE (Prop_fdse_C_Q)         0.456     3.465 f  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[0]/Q
                         net (fo=3, routed)           3.345     6.810    rgb_led_tri_iobuf_5/T
    M15                  OBUFT (TriStatE_obuft_T_O)
                                                      3.598    10.408 r  rgb_led_tri_iobuf_5/OBUFT/O
                         net (fo=1, unset)            0.000    10.408    rgb_led_tri_io[5]
    M15                                                               r  rgb_led_tri_io[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_4bits_tri_io[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.264ns  (logic 4.075ns (56.105%)  route 3.188ns (43.895%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        1.714     3.008    design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X66Y92         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         FDRE (Prop_fdre_C_Q)         0.518     3.526 r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[2]/Q
                         net (fo=2, routed)           3.188     6.714    leds_4bits_tri_iobuf_1/I
    P14                  OBUFT (Prop_obuft_I_O)       3.557    10.272 r  leds_4bits_tri_iobuf_1/OBUFT/O
                         net (fo=1, unset)            0.000    10.272    leds_4bits_tri_io[1]
    P14                                                               r  leds_4bits_tri_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_4bits_tri_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.970ns  (logic 4.048ns (58.071%)  route 2.923ns (41.929%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.193     1.193    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     1.294 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        1.714     3.008    design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X66Y92         FDRE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X66Y92         FDRE (Prop_fdre_C_Q)         0.518     3.526 r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_Data_Out_reg[3]/Q
                         net (fo=2, routed)           2.923     6.449    leds_4bits_tri_iobuf_0/I
    R14                  OBUFT (Prop_obuft_I_O)       3.530     9.978 r  leds_4bits_tri_iobuf_0/OBUFT/O
                         net (fo=1, unset)            0.000     9.978    leds_4bits_tri_io[0]
    R14                                                               r  leds_4bits_tri_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_4bits_tri_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.116ns  (logic 0.965ns (45.603%)  route 1.151ns (54.397%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        0.578     0.914    design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X67Y92         FDSE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y92         FDSE (Prop_fdse_C_Q)         0.141     1.055 r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[3]/Q
                         net (fo=3, routed)           1.151     2.206    leds_4bits_tri_iobuf_0/T
    R14                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.030 r  leds_4bits_tri_iobuf_0/OBUFT/O
                         net (fo=1, unset)            0.000     3.030    leds_4bits_tri_io[0]
    R14                                                               r  leds_4bits_tri_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[5]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_tri_io[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.249ns  (logic 1.005ns (44.678%)  route 1.244ns (55.322%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        0.579     0.915    design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X67Y93         FDSE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y93         FDSE (Prop_fdse_C_Q)         0.128     1.043 r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[5]/Q
                         net (fo=3, routed)           1.244     2.287    rgb_led_tri_iobuf_0/T
    L15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.877     3.164 r  rgb_led_tri_iobuf_0/OBUFT/O
                         net (fo=1, unset)            0.000     3.164    rgb_led_tri_io[0]
    L15                                                               r  rgb_led_tri_io[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_tri_io[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.289ns  (logic 0.965ns (42.160%)  route 1.324ns (57.840%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        0.579     0.915    design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X67Y93         FDSE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y93         FDSE (Prop_fdse_C_Q)         0.141     1.056 r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[3]/Q
                         net (fo=3, routed)           1.324     2.380    rgb_led_tri_iobuf_2/T
    N15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.204 r  rgb_led_tri_iobuf_2/OBUFT/O
                         net (fo=1, unset)            0.000     3.204    rgb_led_tri_io[2]
    N15                                                               r  rgb_led_tri_io[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_4bits_tri_io[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.308ns  (logic 0.965ns (41.814%)  route 1.343ns (58.186%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        0.578     0.914    design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X67Y92         FDSE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y92         FDSE (Prop_fdse_C_Q)         0.141     1.055 r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[2]/Q
                         net (fo=3, routed)           1.343     2.397    leds_4bits_tri_iobuf_1/T
    P14                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.221 r  leds_4bits_tri_iobuf_1/OBUFT/O
                         net (fo=1, unset)            0.000     3.221    leds_4bits_tri_io[1]
    P14                                                               r  leds_4bits_tri_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_tri_io[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.428ns  (logic 0.965ns (39.744%)  route 1.463ns (60.256%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        0.579     0.915    design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X67Y93         FDSE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y93         FDSE (Prop_fdse_C_Q)         0.141     1.056 r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[0]/Q
                         net (fo=3, routed)           1.463     2.519    rgb_led_tri_iobuf_5/T
    M15                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.343 r  rgb_led_tri_iobuf_5/OBUFT/O
                         net (fo=1, unset)            0.000     3.343    rgb_led_tri_io[5]
    M15                                                               r  rgb_led_tri_io[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_4bits_tri_io[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.437ns  (logic 0.965ns (39.603%)  route 1.472ns (60.397%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        0.578     0.914    design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X67Y92         FDSE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y92         FDSE (Prop_fdse_C_Q)         0.141     1.055 r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[0]/Q
                         net (fo=3, routed)           1.472     2.526    leds_4bits_tri_iobuf_3/T
    M14                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.350 r  leds_4bits_tri_iobuf_3/OBUFT/O
                         net (fo=1, unset)            0.000     3.350    leds_4bits_tri_io[3]
    M14                                                               r  leds_4bits_tri_io[3] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_tri_io[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.470ns  (logic 0.965ns (39.071%)  route 1.505ns (60.929%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        0.579     0.915    design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X67Y93         FDSE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y93         FDSE (Prop_fdse_C_Q)         0.141     1.056 r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[1]/Q
                         net (fo=3, routed)           1.505     2.560    rgb_led_tri_iobuf_4/T
    L14                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.384 r  rgb_led_tri_iobuf_4/OBUFT/O
                         net (fo=1, unset)            0.000     3.384    rgb_led_tri_io[4]
    L14                                                               r  rgb_led_tri_io[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            leds_4bits_tri_io[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.509ns  (logic 0.965ns (38.456%)  route 1.544ns (61.544%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        0.578     0.914    design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X67Y92         FDSE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y92         FDSE (Prop_fdse_C_Q)         0.141     1.055 r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio2_OE_reg[1]/Q
                         net (fo=3, routed)           1.544     2.599    leds_4bits_tri_iobuf_2/T
    N16                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.423 r  leds_4bits_tri_iobuf_2/OBUFT/O
                         net (fo=1, unset)            0.000     3.423    leds_4bits_tri_io[2]
    N16                                                               r  leds_4bits_tri_io[2] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[4]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_tri_io[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.714ns  (logic 1.006ns (37.068%)  route 1.708ns (62.932%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        0.579     0.915    design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X67Y93         FDSE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y93         FDSE (Prop_fdse_C_Q)         0.128     1.043 r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[4]/Q
                         net (fo=3, routed)           1.708     2.751    rgb_led_tri_iobuf_1/T
    G17                  OBUFT (TriStatD_obuft_T_O)
                                                      0.878     3.629 r  rgb_led_tri_iobuf_1/OBUFT/O
                         net (fo=1, unset)            0.000     3.629    rgb_led_tri_io[1]
    G17                                                               r  rgb_led_tri_io[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_led_tri_io[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.059ns  (logic 0.965ns (31.548%)  route 2.094ns (68.452%))
  Logic Levels:           1  (OBUFT=1)
  Clock Uncertainty:      0.152ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  design_1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  design_1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=3132, routed)        0.579     0.915    design_1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X67Y93         FDSE                                         r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y93         FDSE (Prop_fdse_C_Q)         0.141     1.056 r  design_1_i/axi_gpio_1/U0/gpio_core_1/Dual.gpio_OE_reg[2]/Q
                         net (fo=3, routed)           2.094     3.149    rgb_led_tri_iobuf_3/T
    G14                  OBUFT (TriStatD_obuft_T_O)
                                                      0.824     3.973 r  rgb_led_tri_iobuf_3/OBUFT/O
                         net (fo=1, unset)            0.000     3.973    rgb_led_tri_io[3]
    G14                                                               r  rgb_led_tri_io[3] (INOUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_design_1_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/d_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d_out_0
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.756ns  (logic 4.111ns (53.006%)  route 3.645ns (46.994%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=161, routed)         1.637    -1.079    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X51Y89         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/d_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y89         FDRE (Prop_fdre_C_Q)         0.456    -0.623 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/d_out_reg/Q
                         net (fo=2, routed)           3.645     3.021    d_out_0_OBUF
    W14                  OBUF (Prop_obuf_I_O)         3.655     6.676 r  d_out_0_OBUF_inst/O
                         net (fo=0)                   0.000     6.676    d_out_0
    W14                                                               r  d_out_0 (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/d_out_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            d_out_0
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.836ns  (logic 1.496ns (52.732%)  route 1.341ns (47.268%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.173ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.144ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.659    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.954 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.257    design_1_i/clk_wiz/inst/clk_out1_design_1_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.231 r  design_1_i/clk_wiz/inst/clkout1_buf/O
                         net (fo=161, routed)         0.550    -0.681    design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/clk
    SLICE_X51Y89         FDRE                                         r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/d_out_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y89         FDRE (Prop_fdre_C_Q)         0.141    -0.540 r  design_1_i/SOC_NeoPixel_AXI_Core_0/U0/SOC_NeoPixel_AXI_Core_slave_lite_v1_0_S00_AXI_inst/neopixel/d_out_reg/Q
                         net (fo=2, routed)           1.341     0.800    d_out_0_OBUF
    W14                  OBUF (Prop_obuf_I_O)         1.355     2.155 r  d_out_0_OBUF_inst/O
                         net (fo=0)                   0.000     2.155    d_out_0
    W14                                                               r  d_out_0 (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_design_1_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.287ns  (logic 0.101ns (2.356%)  route 4.186ns (97.644%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0 fall edge)
                                                      4.000     4.000 f  
    H16                                               0.000     4.000 f  sys_clock (IN)
                         net (fo=0)                   0.000     4.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     5.451 f  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     6.736    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.759    -1.023 f  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.206     1.183    design_1_i/clk_wiz/inst/clkfbout_design_1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.101     1.284 f  design_1_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.980     3.264    design_1_i/clk_wiz/inst/clkfbout_buf_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   f  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_design_1_clk_wiz_0'  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.873ns  (logic 0.091ns (2.349%)  route 3.782ns (97.651%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.145ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.081ns
    Phase Error              (PE):    0.097ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_design_1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  sys_clock (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  design_1_i/clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    design_1_i/clk_wiz/inst/clk_in1_design_1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.814    -5.272 r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           2.012    -3.260    design_1_i/clk_wiz/inst/clkfbout_design_1_clk_wiz_0
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  design_1_i/clk_wiz/inst/clkf_buf/O
                         net (fo=1, routed)           1.770    -1.399    design_1_i/clk_wiz/inst/clkfbout_buf_design_1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV                                   r  design_1_i/clk_wiz/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





