Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Thu Apr 17 15:06:04 2025
| Host         : chonkpad running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file da_timing_summary_routed.rpt -pb da_timing_summary_routed.pb -rpx da_timing_summary_routed.rpx -warn_on_violation
| Design       : da
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  18          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (6)
6. checking no_output_delay (12)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (6)
------------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (12)
--------------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.153        0.000                      0                   18        0.166        0.000                      0                   18        4.500        0.000                       0                    19  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock      Waveform(ns)       Period(ns)      Frequency(MHz)
-----      ------------       ----------      --------------
clk_pin_p  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_pin_p           6.153        0.000                      0                   18        0.166        0.000                      0                   18        4.500        0.000                       0                    19  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        clk_pin_p                   
(none)                      clk_pin_p     


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_pin_p
  To Clock:  clk_pin_p

Setup :            0  Failing Endpoints,  Worst Slack        6.153ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.153ns  (required time - arrival time)
  Source:                 count_p1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_p2_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin_p rise@10.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        3.861ns  (logic 1.891ns (48.977%)  route 1.970ns (51.023%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.280ns = ( 14.280 - 10.000 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.636     4.642    CLK_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  count_p1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.456     5.098 f  count_p1_reg[0]/Q
                         net (fo=31, routed)          1.015     6.113    count_p1[0]
    SLICE_X0Y11          LUT3 (Prop_lut3_I0_O)        0.124     6.237 r  acc_p2[3]_i_7/O
                         net (fo=1, routed)           0.000     6.237    acc_p2[3]_i_7_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.769 r  acc_p2_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.769    acc_p2_reg[3]_i_2_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.883 r  acc_p2_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.883    acc_p2_reg[7]_i_2_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.217 r  acc_p2_reg[9]_i_2/O[1]
                         net (fo=1, routed)           0.955     8.172    acc_p2[9]
    SLICE_X1Y11          LUT3 (Prop_lut3_I2_O)        0.331     8.503 r  acc_p2[9]_i_1/O
                         net (fo=1, routed)           0.000     8.503    p_0_in[9]
    SLICE_X1Y11          FDRE                                         r  acc_p2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.516    14.280    CLK_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  acc_p2_reg[9]/C
                         clock pessimism              0.336    14.616    
                         clock uncertainty           -0.035    14.581    
    SLICE_X1Y11          FDRE (Setup_fdre_C_D)        0.075    14.656    acc_p2_reg[9]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -8.503    
  -------------------------------------------------------------------
                         slack                                  6.153    

Slack (MET) :             6.224ns  (required time - arrival time)
  Source:                 count_p1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_p2_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin_p rise@10.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        3.789ns  (logic 1.775ns (46.849%)  route 2.014ns (53.151%))
  Logic Levels:           5  (CARRY4=3 LUT3=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.279ns = ( 14.279 - 10.000 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.636     4.642    CLK_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  count_p1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.456     5.098 f  count_p1_reg[0]/Q
                         net (fo=31, routed)          1.015     6.113    count_p1[0]
    SLICE_X0Y11          LUT3 (Prop_lut3_I0_O)        0.124     6.237 r  acc_p2[3]_i_7/O
                         net (fo=1, routed)           0.000     6.237    acc_p2[3]_i_7_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.769 r  acc_p2_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.769    acc_p2_reg[3]_i_2_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     6.883 r  acc_p2_reg[7]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.883    acc_p2_reg[7]_i_2_n_0
    SLICE_X0Y13          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.105 r  acc_p2_reg[9]_i_2/O[0]
                         net (fo=1, routed)           0.999     8.104    acc_p2[8]
    SLICE_X1Y12          LUT3 (Prop_lut3_I2_O)        0.327     8.431 r  acc_p2[8]_i_1/O
                         net (fo=1, routed)           0.000     8.431    p_0_in[8]
    SLICE_X1Y12          FDRE                                         r  acc_p2_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.515    14.279    CLK_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  acc_p2_reg[8]/C
                         clock pessimism              0.336    14.615    
                         clock uncertainty           -0.035    14.580    
    SLICE_X1Y12          FDRE (Setup_fdre_C_D)        0.075    14.655    acc_p2_reg[8]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -8.431    
  -------------------------------------------------------------------
                         slack                                  6.224    

Slack (MET) :             6.578ns  (required time - arrival time)
  Source:                 count_p1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_p2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin_p rise@10.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        3.434ns  (logic 1.759ns (51.216%)  route 1.675ns (48.784%))
  Logic Levels:           4  (CARRY4=2 LUT3=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.279ns = ( 14.279 - 10.000 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.636     4.642    CLK_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  count_p1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.456     5.098 f  count_p1_reg[0]/Q
                         net (fo=31, routed)          1.015     6.113    count_p1[0]
    SLICE_X0Y11          LUT3 (Prop_lut3_I0_O)        0.124     6.237 r  acc_p2[3]_i_7/O
                         net (fo=1, routed)           0.000     6.237    acc_p2[3]_i_7_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.769 r  acc_p2_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.769    acc_p2_reg[3]_i_2_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.082 r  acc_p2_reg[7]_i_2/O[3]
                         net (fo=1, routed)           0.661     7.742    acc_p2[7]
    SLICE_X1Y12          LUT3 (Prop_lut3_I2_O)        0.334     8.076 r  acc_p2[7]_i_1/O
                         net (fo=1, routed)           0.000     8.076    p_0_in[7]
    SLICE_X1Y12          FDRE                                         r  acc_p2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.515    14.279    CLK_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  acc_p2_reg[7]/C
                         clock pessimism              0.336    14.615    
                         clock uncertainty           -0.035    14.580    
    SLICE_X1Y12          FDRE (Setup_fdre_C_D)        0.075    14.655    acc_p2_reg[7]
  -------------------------------------------------------------------
                         required time                         14.655    
                         arrival time                          -8.076    
  -------------------------------------------------------------------
                         slack                                  6.578    

Slack (MET) :             6.602ns  (required time - arrival time)
  Source:                 count_p1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_p2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin_p rise@10.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        3.368ns  (logic 1.492ns (44.304%)  route 1.876ns (55.696%))
  Logic Levels:           3  (CARRY4=1 LUT3=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.280ns = ( 14.280 - 10.000 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.636     4.642    CLK_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  count_p1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.456     5.098 f  count_p1_reg[0]/Q
                         net (fo=31, routed)          1.015     6.113    count_p1[0]
    SLICE_X0Y11          LUT3 (Prop_lut3_I0_O)        0.124     6.237 r  acc_p2[3]_i_7/O
                         net (fo=1, routed)           0.000     6.237    acc_p2[3]_i_7_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.606     6.843 r  acc_p2_reg[3]_i_2/O[3]
                         net (fo=1, routed)           0.861     7.704    acc_p2[3]
    SLICE_X1Y11          LUT3 (Prop_lut3_I2_O)        0.306     8.010 r  acc_p2[3]_i_1/O
                         net (fo=1, routed)           0.000     8.010    p_0_in[3]
    SLICE_X1Y11          FDRE                                         r  acc_p2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.516    14.280    CLK_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  acc_p2_reg[3]/C
                         clock pessimism              0.336    14.616    
                         clock uncertainty           -0.035    14.581    
    SLICE_X1Y11          FDRE (Setup_fdre_C_D)        0.031    14.612    acc_p2_reg[3]
  -------------------------------------------------------------------
                         required time                         14.612    
                         arrival time                          -8.010    
  -------------------------------------------------------------------
                         slack                                  6.602    

Slack (MET) :             6.683ns  (required time - arrival time)
  Source:                 count_p1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_p2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin_p rise@10.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        3.330ns  (logic 1.662ns (49.903%)  route 1.668ns (50.097%))
  Logic Levels:           4  (CARRY4=2 LUT3=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.280ns = ( 14.280 - 10.000 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.636     4.642    CLK_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  count_p1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.456     5.098 f  count_p1_reg[0]/Q
                         net (fo=31, routed)          1.015     6.113    count_p1[0]
    SLICE_X0Y11          LUT3 (Prop_lut3_I0_O)        0.124     6.237 r  acc_p2[3]_i_7/O
                         net (fo=1, routed)           0.000     6.237    acc_p2[3]_i_7_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.769 r  acc_p2_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.769    acc_p2_reg[3]_i_2_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.991 r  acc_p2_reg[7]_i_2/O[0]
                         net (fo=1, routed)           0.654     7.644    acc_p2[4]
    SLICE_X1Y11          LUT3 (Prop_lut3_I2_O)        0.328     7.972 r  acc_p2[4]_i_1/O
                         net (fo=1, routed)           0.000     7.972    p_0_in[4]
    SLICE_X1Y11          FDRE                                         r  acc_p2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.516    14.280    CLK_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  acc_p2_reg[4]/C
                         clock pessimism              0.336    14.616    
                         clock uncertainty           -0.035    14.581    
    SLICE_X1Y11          FDRE (Setup_fdre_C_D)        0.075    14.656    acc_p2_reg[4]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -7.972    
  -------------------------------------------------------------------
                         slack                                  6.683    

Slack (MET) :             6.791ns  (required time - arrival time)
  Source:                 count_p1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_p2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin_p rise@10.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        3.175ns  (logic 1.749ns (55.084%)  route 1.426ns (44.916%))
  Logic Levels:           4  (CARRY4=2 LUT3=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.279ns = ( 14.279 - 10.000 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.636     4.642    CLK_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  count_p1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.456     5.098 f  count_p1_reg[0]/Q
                         net (fo=31, routed)          1.015     6.113    count_p1[0]
    SLICE_X0Y11          LUT3 (Prop_lut3_I0_O)        0.124     6.237 r  acc_p2[3]_i_7/O
                         net (fo=1, routed)           0.000     6.237    acc_p2[3]_i_7_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.769 r  acc_p2_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.769    acc_p2_reg[3]_i_2_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.103 r  acc_p2_reg[7]_i_2/O[1]
                         net (fo=1, routed)           0.411     7.514    acc_p2[5]
    SLICE_X1Y12          LUT3 (Prop_lut3_I2_O)        0.303     7.817 r  acc_p2[5]_i_1/O
                         net (fo=1, routed)           0.000     7.817    p_0_in[5]
    SLICE_X1Y12          FDRE                                         r  acc_p2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.515    14.279    CLK_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  acc_p2_reg[5]/C
                         clock pessimism              0.336    14.615    
                         clock uncertainty           -0.035    14.580    
    SLICE_X1Y12          FDRE (Setup_fdre_C_D)        0.029    14.609    acc_p2_reg[5]
  -------------------------------------------------------------------
                         required time                         14.609    
                         arrival time                          -7.817    
  -------------------------------------------------------------------
                         slack                                  6.791    

Slack (MET) :             6.796ns  (required time - arrival time)
  Source:                 count_p1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_p2_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin_p rise@10.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        3.174ns  (logic 1.307ns (41.179%)  route 1.867ns (58.821%))
  Logic Levels:           3  (CARRY4=1 LUT3=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.280ns = ( 14.280 - 10.000 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.636     4.642    CLK_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  count_p1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.456     5.098 f  count_p1_reg[0]/Q
                         net (fo=31, routed)          1.015     6.113    count_p1[0]
    SLICE_X0Y11          LUT3 (Prop_lut3_I0_O)        0.124     6.237 r  acc_p2[3]_i_7/O
                         net (fo=1, routed)           0.000     6.237    acc_p2[3]_i_7_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.661 r  acc_p2_reg[3]_i_2/O[1]
                         net (fo=1, routed)           0.852     7.513    acc_p2[1]
    SLICE_X1Y11          LUT3 (Prop_lut3_I2_O)        0.303     7.816 r  acc_p2[1]_i_1/O
                         net (fo=1, routed)           0.000     7.816    p_0_in[1]
    SLICE_X1Y11          FDRE                                         r  acc_p2_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.516    14.280    CLK_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  acc_p2_reg[1]/C
                         clock pessimism              0.336    14.616    
                         clock uncertainty           -0.035    14.581    
    SLICE_X1Y11          FDRE (Setup_fdre_C_D)        0.031    14.612    acc_p2_reg[1]
  -------------------------------------------------------------------
                         required time                         14.612    
                         arrival time                          -7.816    
  -------------------------------------------------------------------
                         slack                                  6.796    

Slack (MET) :             6.800ns  (required time - arrival time)
  Source:                 count_p1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_p2_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin_p rise@10.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        3.169ns  (logic 1.653ns (52.164%)  route 1.516ns (47.836%))
  Logic Levels:           4  (CARRY4=2 LUT3=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.279ns = ( 14.279 - 10.000 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.636     4.642    CLK_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  count_p1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.456     5.098 f  count_p1_reg[0]/Q
                         net (fo=31, routed)          1.015     6.113    count_p1[0]
    SLICE_X0Y11          LUT3 (Prop_lut3_I0_O)        0.124     6.237 r  acc_p2[3]_i_7/O
                         net (fo=1, routed)           0.000     6.237    acc_p2[3]_i_7_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.769 r  acc_p2_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     6.769    acc_p2_reg[3]_i_2_n_0
    SLICE_X0Y12          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.008 r  acc_p2_reg[7]_i_2/O[2]
                         net (fo=1, routed)           0.501     7.509    acc_p2[6]
    SLICE_X1Y12          LUT3 (Prop_lut3_I2_O)        0.302     7.811 r  acc_p2[6]_i_1/O
                         net (fo=1, routed)           0.000     7.811    p_0_in[6]
    SLICE_X1Y12          FDRE                                         r  acc_p2_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.515    14.279    CLK_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  acc_p2_reg[6]/C
                         clock pessimism              0.336    14.615    
                         clock uncertainty           -0.035    14.580    
    SLICE_X1Y12          FDRE (Setup_fdre_C_D)        0.031    14.611    acc_p2_reg[6]
  -------------------------------------------------------------------
                         required time                         14.611    
                         arrival time                          -7.811    
  -------------------------------------------------------------------
                         slack                                  6.800    

Slack (MET) :             7.041ns  (required time - arrival time)
  Source:                 count_p1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_p2_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin_p rise@10.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        2.973ns  (logic 1.457ns (49.010%)  route 1.516ns (50.990%))
  Logic Levels:           3  (CARRY4=1 LUT3=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.280ns = ( 14.280 - 10.000 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.636     4.642    CLK_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  count_p1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.456     5.098 f  count_p1_reg[0]/Q
                         net (fo=31, routed)          1.015     6.113    count_p1[0]
    SLICE_X0Y11          LUT3 (Prop_lut3_I0_O)        0.124     6.237 r  acc_p2[3]_i_7/O
                         net (fo=1, routed)           0.000     6.237    acc_p2[3]_i_7_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.547     6.784 r  acc_p2_reg[3]_i_2/O[2]
                         net (fo=1, routed)           0.501     7.285    acc_p2[2]
    SLICE_X1Y11          LUT3 (Prop_lut3_I2_O)        0.330     7.615 r  acc_p2[2]_i_1/O
                         net (fo=1, routed)           0.000     7.615    p_0_in[2]
    SLICE_X1Y11          FDRE                                         r  acc_p2_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.516    14.280    CLK_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  acc_p2_reg[2]/C
                         clock pessimism              0.336    14.616    
                         clock uncertainty           -0.035    14.581    
    SLICE_X1Y11          FDRE (Setup_fdre_C_D)        0.075    14.656    acc_p2_reg[2]
  -------------------------------------------------------------------
                         required time                         14.656    
                         arrival time                          -7.615    
  -------------------------------------------------------------------
                         slack                                  7.041    

Slack (MET) :             7.180ns  (required time - arrival time)
  Source:                 count_p1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_p2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_pin_p rise@10.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        2.787ns  (logic 1.126ns (40.395%)  route 1.661ns (59.605%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.280ns = ( 14.280 - 10.000 ) 
    Source Clock Delay      (SCD):    4.642ns
    Clock Pessimism Removal (CPR):    0.336ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.636     4.642    CLK_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  count_p1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.456     5.098 f  count_p1_reg[0]/Q
                         net (fo=31, routed)          1.015     6.113    count_p1[0]
    SLICE_X0Y11          LUT3 (Prop_lut3_I0_O)        0.124     6.237 r  acc_p2[3]_i_7/O
                         net (fo=1, routed)           0.000     6.237    acc_p2[3]_i_7_n_0
    SLICE_X0Y11          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     6.484 r  acc_p2_reg[3]_i_2/O[0]
                         net (fo=1, routed)           0.647     7.130    acc_p2[0]
    SLICE_X1Y11          LUT4 (Prop_lut4_I0_O)        0.299     7.429 r  acc_p2[0]_i_1/O
                         net (fo=1, routed)           0.000     7.429    p_0_in[0]
    SLICE_X1Y11          FDRE                                         r  acc_p2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                     10.000    10.000 r  
    M18                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805    10.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868    12.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    12.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.516    14.280    CLK_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  acc_p2_reg[0]/C
                         clock pessimism              0.336    14.616    
                         clock uncertainty           -0.035    14.581    
    SLICE_X1Y11          FDRE (Setup_fdre_C_D)        0.029    14.610    acc_p2_reg[0]
  -------------------------------------------------------------------
                         required time                         14.610    
                         arrival time                          -7.429    
  -------------------------------------------------------------------
                         slack                                  7.180    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 valid_p1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_p1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.189ns (66.134%)  route 0.097ns (33.866%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.594     1.421    CLK_IBUF_BUFG
    SLICE_X0Y9           FDRE                                         r  valid_p1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.141     1.562 r  valid_p1_reg/Q
                         net (fo=4, routed)           0.097     1.659    valid_p1
    SLICE_X1Y9           LUT3 (Prop_lut3_I1_O)        0.048     1.707 r  count_p1[1]_i_1/O
                         net (fo=1, routed)           0.000     1.707    count_p1[1]_i_1_n_0
    SLICE_X1Y9           FDRE                                         r  count_p1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.865     1.938    CLK_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  count_p1_reg[1]/C
                         clock pessimism             -0.504     1.434    
    SLICE_X1Y9           FDRE (Hold_fdre_C_D)         0.107     1.541    count_p1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 valid_p1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_p1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.775%)  route 0.097ns (34.225%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.594     1.421    CLK_IBUF_BUFG
    SLICE_X0Y9           FDRE                                         r  valid_p1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.141     1.562 r  valid_p1_reg/Q
                         net (fo=4, routed)           0.097     1.659    valid_p1
    SLICE_X1Y9           LUT2 (Prop_lut2_I0_O)        0.045     1.704 r  count_p1[0]_i_1/O
                         net (fo=1, routed)           0.000     1.704    count_p1[0]_i_1_n_0
    SLICE_X1Y9           FDRE                                         r  count_p1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.865     1.938    CLK_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  count_p1_reg[0]/C
                         clock pessimism             -0.504     1.434    
    SLICE_X1Y9           FDRE (Hold_fdre_C_D)         0.091     1.525    count_p1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.704    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 data_0_p1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_p2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.821%)  route 0.147ns (44.179%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.420ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.593     1.420    CLK_IBUF_BUFG
    SLICE_X1Y10          FDRE                                         r  data_0_p1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.141     1.561 r  data_0_p1_reg[0]/Q
                         net (fo=2, routed)           0.147     1.708    data_0_p1_reg_n_0_[0]
    SLICE_X1Y11          LUT4 (Prop_lut4_I2_O)        0.045     1.753 r  acc_p2[0]_i_1/O
                         net (fo=1, routed)           0.000     1.753    p_0_in[0]
    SLICE_X1Y11          FDRE                                         r  acc_p2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.864     1.937    CLK_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  acc_p2_reg[0]/C
                         clock pessimism             -0.501     1.436    
    SLICE_X1Y11          FDRE (Hold_fdre_C_D)         0.091     1.527    acc_p2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.527    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.401ns  (arrival time - required time)
  Source:                 count_p1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_p2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.186ns (35.589%)  route 0.337ns (64.411%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.594     1.421    CLK_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  count_p1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.141     1.562 r  count_p1_reg[0]/Q
                         net (fo=31, routed)          0.337     1.898    count_p1[0]
    SLICE_X1Y11          LUT3 (Prop_lut3_I1_O)        0.045     1.943 r  acc_p2[4]_i_1/O
                         net (fo=1, routed)           0.000     1.943    p_0_in[4]
    SLICE_X1Y11          FDRE                                         r  acc_p2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.864     1.937    CLK_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  acc_p2_reg[4]/C
                         clock pessimism             -0.501     1.436    
    SLICE_X1Y11          FDRE (Hold_fdre_C_D)         0.107     1.543    acc_p2_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.401    

Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 count_p1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_p2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.529ns  (logic 0.231ns (43.653%)  route 0.298ns (56.347%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.935ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.594     1.421    CLK_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  count_p1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.128     1.549 r  count_p1_reg[1]/Q
                         net (fo=30, routed)          0.298     1.847    count_p1[1]
    SLICE_X1Y12          LUT3 (Prop_lut3_I0_O)        0.103     1.950 r  acc_p2[7]_i_1/O
                         net (fo=1, routed)           0.000     1.950    p_0_in[7]
    SLICE_X1Y12          FDRE                                         r  acc_p2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.862     1.935    CLK_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  acc_p2_reg[7]/C
                         clock pessimism             -0.501     1.434    
    SLICE_X1Y12          FDRE (Hold_fdre_C_D)         0.107     1.541    acc_p2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.541    
                         arrival time                           1.950    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.416ns  (arrival time - required time)
  Source:                 count_p1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            acc_p2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.186ns (35.589%)  route 0.337ns (64.411%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.594     1.421    CLK_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  count_p1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.141     1.562 r  count_p1_reg[0]/Q
                         net (fo=31, routed)          0.337     1.898    count_p1[0]
    SLICE_X1Y11          LUT3 (Prop_lut3_I1_O)        0.045     1.943 r  acc_p2[3]_i_1/O
                         net (fo=1, routed)           0.000     1.943    p_0_in[3]
    SLICE_X1Y11          FDRE                                         r  acc_p2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.864     1.937    CLK_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  acc_p2_reg[3]/C
                         clock pessimism             -0.501     1.436    
    SLICE_X1Y11          FDRE (Hold_fdre_C_D)         0.092     1.528    acc_p2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.416    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 valid_p1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_0_p1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (47.018%)  route 0.210ns (52.982%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.594     1.421    CLK_IBUF_BUFG
    SLICE_X0Y9           FDRE                                         r  valid_p1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.141     1.562 f  valid_p1_reg/Q
                         net (fo=4, routed)           0.098     1.660    valid_p1
    SLICE_X1Y9           LUT5 (Prop_lut5_I3_O)        0.045     1.705 r  data_0_p1[3]_i_1/O
                         net (fo=4, routed)           0.112     1.816    data_0_p1
    SLICE_X1Y10          FDRE                                         r  data_0_p1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.864     1.937    CLK_IBUF_BUFG
    SLICE_X1Y10          FDRE                                         r  data_0_p1_reg[0]/C
                         clock pessimism             -0.501     1.436    
    SLICE_X1Y10          FDRE (Hold_fdre_C_CE)       -0.039     1.397    data_0_p1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 valid_p1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_0_p1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (47.018%)  route 0.210ns (52.982%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.594     1.421    CLK_IBUF_BUFG
    SLICE_X0Y9           FDRE                                         r  valid_p1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.141     1.562 f  valid_p1_reg/Q
                         net (fo=4, routed)           0.098     1.660    valid_p1
    SLICE_X1Y9           LUT5 (Prop_lut5_I3_O)        0.045     1.705 r  data_0_p1[3]_i_1/O
                         net (fo=4, routed)           0.112     1.816    data_0_p1
    SLICE_X1Y10          FDRE                                         r  data_0_p1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.864     1.937    CLK_IBUF_BUFG
    SLICE_X1Y10          FDRE                                         r  data_0_p1_reg[1]/C
                         clock pessimism             -0.501     1.436    
    SLICE_X1Y10          FDRE (Hold_fdre_C_CE)       -0.039     1.397    data_0_p1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 valid_p1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_0_p1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (47.018%)  route 0.210ns (52.982%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.594     1.421    CLK_IBUF_BUFG
    SLICE_X0Y9           FDRE                                         r  valid_p1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.141     1.562 f  valid_p1_reg/Q
                         net (fo=4, routed)           0.098     1.660    valid_p1
    SLICE_X1Y9           LUT5 (Prop_lut5_I3_O)        0.045     1.705 r  data_0_p1[3]_i_1/O
                         net (fo=4, routed)           0.112     1.816    data_0_p1
    SLICE_X1Y10          FDRE                                         r  data_0_p1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.864     1.937    CLK_IBUF_BUFG
    SLICE_X1Y10          FDRE                                         r  data_0_p1_reg[2]/C
                         clock pessimism             -0.501     1.436    
    SLICE_X1Y10          FDRE (Hold_fdre_C_CE)       -0.039     1.397    data_0_p1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 valid_p1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_0_p1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_pin_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pin_p rise@0.000ns - clk_pin_p rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.186ns (47.018%)  route 0.210ns (52.982%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.594     1.421    CLK_IBUF_BUFG
    SLICE_X0Y9           FDRE                                         r  valid_p1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y9           FDRE (Prop_fdre_C_Q)         0.141     1.562 f  valid_p1_reg/Q
                         net (fo=4, routed)           0.098     1.660    valid_p1
    SLICE_X1Y9           LUT5 (Prop_lut5_I3_O)        0.045     1.705 r  data_0_p1[3]_i_1/O
                         net (fo=4, routed)           0.112     1.816    data_0_p1
    SLICE_X1Y10          FDRE                                         r  data_0_p1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.864     1.937    CLK_IBUF_BUFG
    SLICE_X1Y10          FDRE                                         r  data_0_p1_reg[3]/C
                         clock pessimism             -0.501     1.436    
    SLICE_X1Y10          FDRE (Hold_fdre_C_CE)       -0.039     1.397    data_0_p1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.397    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.420    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pin_p
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y11    acc_p2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y11    acc_p2_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y11    acc_p2_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y11    acc_p2_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y11    acc_p2_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y12    acc_p2_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y12    acc_p2_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y12    acc_p2_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y12    acc_p2_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y11    acc_p2_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y11    acc_p2_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y11    acc_p2_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y11    acc_p2_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y11    acc_p2_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y11    acc_p2_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y11    acc_p2_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y11    acc_p2_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y11    acc_p2_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y11    acc_p2_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y11    acc_p2_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y11    acc_p2_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y11    acc_p2_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y11    acc_p2_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y11    acc_p2_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y11    acc_p2_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y11    acc_p2_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y11    acc_p2_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y11    acc_p2_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y11    acc_p2_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_pin_p
  To Clock:  

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 count_p1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            NEXT_IN
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.312ns  (logic 3.553ns (56.292%)  route 2.759ns (43.708%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.636     4.642    CLK_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  count_p1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.419     5.061 r  count_p1_reg[1]/Q
                         net (fo=30, routed)          0.875     5.936    count_p1[1]
    SLICE_X1Y9           LUT3 (Prop_lut3_I0_O)        0.327     6.263 r  NEXT_IN_OBUF_inst_i_1/O
                         net (fo=2, routed)           1.884     8.147    NEXT_IN_OBUF
    T17                  OBUF (Prop_obuf_I_O)         2.807    10.954 r  NEXT_IN_OBUF_inst/O
                         net (fo=0)                   0.000    10.954    NEXT_IN
    T17                                                               r  NEXT_IN (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_p2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.175ns  (logic 3.196ns (61.754%)  route 1.979ns (38.246%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.635     4.641    CLK_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  acc_p2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.419     5.060 r  acc_p2_reg[9]/Q
                         net (fo=2, routed)           1.979     7.039    DATA_OUT_OBUF[9]
    T18                  OBUF (Prop_obuf_I_O)         2.777     9.816 r  DATA_OUT_OBUF[9]_inst/O
                         net (fo=0)                   0.000     9.816    DATA_OUT[9]
    T18                                                               r  DATA_OUT[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_p2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.152ns  (logic 3.194ns (62.004%)  route 1.957ns (37.996%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.634     4.640    CLK_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  acc_p2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.419     5.059 r  acc_p2_reg[8]/Q
                         net (fo=2, routed)           1.957     7.016    DATA_OUT_OBUF[8]
    U17                  OBUF (Prop_obuf_I_O)         2.775     9.792 r  DATA_OUT_OBUF[8]_inst/O
                         net (fo=0)                   0.000     9.792    DATA_OUT[8]
    U17                                                               r  DATA_OUT[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_p2_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.144ns  (logic 3.205ns (62.302%)  route 1.939ns (37.698%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.635     4.641    CLK_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  acc_p2_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.419     5.060 r  acc_p2_reg[2]/Q
                         net (fo=3, routed)           1.939     6.999    DATA_OUT_OBUF[2]
    V15                  OBUF (Prop_obuf_I_O)         2.786     9.785 r  DATA_OUT_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.785    DATA_OUT[2]
    V15                                                               r  DATA_OUT[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_p2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.961ns  (logic 3.063ns (61.736%)  route 1.898ns (38.264%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.635     4.641    CLK_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  acc_p2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.456     5.097 r  acc_p2_reg[0]/Q
                         net (fo=2, routed)           1.898     6.995    DATA_OUT_OBUF[0]
    W13                  OBUF (Prop_obuf_I_O)         2.607     9.602 r  DATA_OUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.602    DATA_OUT[0]
    W13                                                               r  DATA_OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_p2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.906ns  (logic 3.052ns (62.214%)  route 1.854ns (37.786%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.635     4.641    CLK_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  acc_p2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.456     5.097 r  acc_p2_reg[3]/Q
                         net (fo=3, routed)           1.854     6.951    DATA_OUT_OBUF[3]
    W17                  OBUF (Prop_obuf_I_O)         2.596     9.547 r  DATA_OUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.547    DATA_OUT[3]
    W17                                                               r  DATA_OUT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_p2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.898ns  (logic 3.055ns (62.368%)  route 1.843ns (37.632%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.635     4.641    CLK_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  acc_p2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.456     5.097 r  acc_p2_reg[1]/Q
                         net (fo=3, routed)           1.843     6.940    DATA_OUT_OBUF[1]
    W15                  OBUF (Prop_obuf_I_O)         2.599     9.539 r  DATA_OUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.539    DATA_OUT[1]
    W15                                                               r  DATA_OUT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_p2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.893ns  (logic 3.204ns (65.474%)  route 1.689ns (34.526%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.635     4.641    CLK_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  acc_p2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.419     5.060 r  acc_p2_reg[4]/Q
                         net (fo=2, routed)           1.689     6.749    DATA_OUT_OBUF[4]
    W16                  OBUF (Prop_obuf_I_O)         2.785     9.534 r  DATA_OUT_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.534    DATA_OUT[4]
    W16                                                               r  DATA_OUT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_p2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.861ns  (logic 3.180ns (65.419%)  route 1.681ns (34.581%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.634     4.640    CLK_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  acc_p2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.419     5.059 r  acc_p2_reg[7]/Q
                         net (fo=2, routed)           1.681     6.740    DATA_OUT_OBUF[7]
    U18                  OBUF (Prop_obuf_I_O)         2.761     9.501 r  DATA_OUT_OBUF[7]_inst/O
                         net (fo=0)                   0.000     9.501    DATA_OUT[7]
    U18                                                               r  DATA_OUT[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 valid_p2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OUT_VALID
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.765ns  (logic 3.055ns (64.111%)  route 1.710ns (35.889%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.938     0.938 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.972     2.910    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.006 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.633     4.639    CLK_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  valid_p2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.456     5.095 r  valid_p2_reg/Q
                         net (fo=1, routed)           1.710     6.805    OUT_VALID_OBUF
    W19                  OBUF (Prop_obuf_I_O)         2.599     9.404 r  OUT_VALID_OBUF_inst/O
                         net (fo=0)                   0.000     9.404    OUT_VALID
    W19                                                               r  OUT_VALID (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 acc_p2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.606ns  (logic 1.259ns (78.366%)  route 0.348ns (21.634%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.592     1.419    CLK_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  acc_p2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.141     1.560 r  acc_p2_reg[5]/Q
                         net (fo=2, routed)           0.348     1.907    DATA_OUT_OBUF[5]
    V17                  OBUF (Prop_obuf_I_O)         1.118     3.025 r  DATA_OUT_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.025    DATA_OUT[5]
    V17                                                               r  DATA_OUT[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 valid_p2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            OUT_VALID
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.609ns  (logic 1.257ns (78.117%)  route 0.352ns (21.883%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.591     1.418    CLK_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  valid_p2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y13          FDRE (Prop_fdre_C_Q)         0.141     1.559 r  valid_p2_reg/Q
                         net (fo=1, routed)           0.352     1.911    OUT_VALID_OBUF
    W19                  OBUF (Prop_obuf_I_O)         1.116     3.027 r  OUT_VALID_OBUF_inst/O
                         net (fo=0)                   0.000     3.027    OUT_VALID
    W19                                                               r  OUT_VALID (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_p2_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.630ns  (logic 1.267ns (77.755%)  route 0.363ns (22.245%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.592     1.419    CLK_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  acc_p2_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.141     1.560 r  acc_p2_reg[6]/Q
                         net (fo=2, routed)           0.363     1.922    DATA_OUT_OBUF[6]
    V16                  OBUF (Prop_obuf_I_O)         1.126     3.049 r  DATA_OUT_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.049    DATA_OUT[6]
    V16                                                               r  DATA_OUT[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_p2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.634ns  (logic 1.287ns (78.767%)  route 0.347ns (21.233%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.592     1.419    CLK_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  acc_p2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.128     1.547 r  acc_p2_reg[7]/Q
                         net (fo=2, routed)           0.347     1.894    DATA_OUT_OBUF[7]
    U18                  OBUF (Prop_obuf_I_O)         1.159     3.053 r  DATA_OUT_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.053    DATA_OUT[7]
    U18                                                               r  DATA_OUT[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_p2_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.665ns  (logic 1.310ns (78.659%)  route 0.355ns (21.341%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.593     1.420    CLK_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  acc_p2_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.128     1.548 r  acc_p2_reg[4]/Q
                         net (fo=2, routed)           0.355     1.903    DATA_OUT_OBUF[4]
    W16                  OBUF (Prop_obuf_I_O)         1.182     3.085 r  DATA_OUT_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.085    DATA_OUT[4]
    W16                                                               r  DATA_OUT[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_p2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.673ns  (logic 1.254ns (74.969%)  route 0.419ns (25.031%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.593     1.420    CLK_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  acc_p2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141     1.561 r  acc_p2_reg[3]/Q
                         net (fo=3, routed)           0.419     1.980    DATA_OUT_OBUF[3]
    W17                  OBUF (Prop_obuf_I_O)         1.113     3.093 r  DATA_OUT_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.093    DATA_OUT[3]
    W17                                                               r  DATA_OUT[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_p2_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.685ns  (logic 1.257ns (74.591%)  route 0.428ns (25.409%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.593     1.420    CLK_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  acc_p2_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141     1.561 r  acc_p2_reg[1]/Q
                         net (fo=3, routed)           0.428     1.989    DATA_OUT_OBUF[1]
    W15                  OBUF (Prop_obuf_I_O)         1.116     3.105 r  DATA_OUT_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.105    DATA_OUT[1]
    W15                                                               r  DATA_OUT[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_p2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.693ns  (logic 1.265ns (74.705%)  route 0.428ns (25.295%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.593     1.420    CLK_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  acc_p2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141     1.561 r  acc_p2_reg[0]/Q
                         net (fo=2, routed)           0.428     1.989    DATA_OUT_OBUF[0]
    W13                  OBUF (Prop_obuf_I_O)         1.124     3.113 r  DATA_OUT_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.113    DATA_OUT[0]
    W13                                                               r  DATA_OUT[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_p2_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.730ns  (logic 1.299ns (75.117%)  route 0.430ns (24.883%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.592     1.419    CLK_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  acc_p2_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.128     1.547 r  acc_p2_reg[8]/Q
                         net (fo=2, routed)           0.430     1.977    DATA_OUT_OBUF[8]
    U17                  OBUF (Prop_obuf_I_O)         1.171     3.149 r  DATA_OUT_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.149    DATA_OUT[8]
    U17                                                               r  DATA_OUT[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 acc_p2_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DATA_OUT[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.743ns  (logic 1.301ns (74.631%)  route 0.442ns (25.369%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.801    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.827 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.593     1.420    CLK_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  acc_p2_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.128     1.548 r  acc_p2_reg[9]/Q
                         net (fo=2, routed)           0.442     1.990    DATA_OUT_OBUF[9]
    T18                  OBUF (Prop_obuf_I_O)         1.173     3.163 r  DATA_OUT_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.163    DATA_OUT[9]
    T18                                                               r  DATA_OUT[9] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_pin_p

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            data_0_p1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.827ns  (logic 1.059ns (37.448%)  route 1.768ns (62.552%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.281ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    W14                  IBUF (Prop_ibuf_I_O)         0.935     0.935 f  RST_IBUF_inst/O
                         net (fo=15, routed)          1.437     2.371    RST_IBUF
    SLICE_X1Y9           LUT5 (Prop_lut5_I4_O)        0.124     2.495 r  data_0_p1[3]_i_1/O
                         net (fo=4, routed)           0.332     2.827    data_0_p1
    SLICE_X1Y10          FDRE                                         r  data_0_p1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.517     4.281    CLK_IBUF_BUFG
    SLICE_X1Y10          FDRE                                         r  data_0_p1_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            data_0_p1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.827ns  (logic 1.059ns (37.448%)  route 1.768ns (62.552%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.281ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    W14                  IBUF (Prop_ibuf_I_O)         0.935     0.935 f  RST_IBUF_inst/O
                         net (fo=15, routed)          1.437     2.371    RST_IBUF
    SLICE_X1Y9           LUT5 (Prop_lut5_I4_O)        0.124     2.495 r  data_0_p1[3]_i_1/O
                         net (fo=4, routed)           0.332     2.827    data_0_p1
    SLICE_X1Y10          FDRE                                         r  data_0_p1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.517     4.281    CLK_IBUF_BUFG
    SLICE_X1Y10          FDRE                                         r  data_0_p1_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            data_0_p1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.827ns  (logic 1.059ns (37.448%)  route 1.768ns (62.552%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.281ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    W14                  IBUF (Prop_ibuf_I_O)         0.935     0.935 f  RST_IBUF_inst/O
                         net (fo=15, routed)          1.437     2.371    RST_IBUF
    SLICE_X1Y9           LUT5 (Prop_lut5_I4_O)        0.124     2.495 r  data_0_p1[3]_i_1/O
                         net (fo=4, routed)           0.332     2.827    data_0_p1
    SLICE_X1Y10          FDRE                                         r  data_0_p1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.517     4.281    CLK_IBUF_BUFG
    SLICE_X1Y10          FDRE                                         r  data_0_p1_reg[2]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            data_0_p1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.827ns  (logic 1.059ns (37.448%)  route 1.768ns (62.552%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        4.281ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.281ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    W14                  IBUF (Prop_ibuf_I_O)         0.935     0.935 f  RST_IBUF_inst/O
                         net (fo=15, routed)          1.437     2.371    RST_IBUF
    SLICE_X1Y9           LUT5 (Prop_lut5_I4_O)        0.124     2.495 r  data_0_p1[3]_i_1/O
                         net (fo=4, routed)           0.332     2.827    data_0_p1
    SLICE_X1Y10          FDRE                                         r  data_0_p1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.517     4.281    CLK_IBUF_BUFG
    SLICE_X1Y10          FDRE                                         r  data_0_p1_reg[3]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            acc_p2_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.516ns  (logic 0.935ns (37.147%)  route 1.582ns (62.853%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.279ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    W14                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  RST_IBUF_inst/O
                         net (fo=15, routed)          1.582     2.516    RST_IBUF
    SLICE_X1Y12          FDRE                                         r  acc_p2_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.515     4.279    CLK_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  acc_p2_reg[5]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            acc_p2_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.516ns  (logic 0.935ns (37.147%)  route 1.582ns (62.853%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.279ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    W14                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  RST_IBUF_inst/O
                         net (fo=15, routed)          1.582     2.516    RST_IBUF
    SLICE_X1Y12          FDRE                                         r  acc_p2_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.515     4.279    CLK_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  acc_p2_reg[6]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            acc_p2_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.516ns  (logic 0.935ns (37.147%)  route 1.582ns (62.853%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.279ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    W14                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  RST_IBUF_inst/O
                         net (fo=15, routed)          1.582     2.516    RST_IBUF
    SLICE_X1Y12          FDRE                                         r  acc_p2_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.515     4.279    CLK_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  acc_p2_reg[7]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            acc_p2_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.516ns  (logic 0.935ns (37.147%)  route 1.582ns (62.853%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.279ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    W14                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  RST_IBUF_inst/O
                         net (fo=15, routed)          1.582     2.516    RST_IBUF
    SLICE_X1Y12          FDRE                                         r  acc_p2_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.515     4.279    CLK_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  acc_p2_reg[8]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            acc_p2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.356ns  (logic 0.935ns (39.679%)  route 1.421ns (60.321%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.280ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    W14                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  RST_IBUF_inst/O
                         net (fo=15, routed)          1.421     2.356    RST_IBUF
    SLICE_X1Y11          FDRE                                         r  acc_p2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.516     4.280    CLK_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  acc_p2_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            acc_p2_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        2.356ns  (logic 0.935ns (39.679%)  route 1.421ns (60.321%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.280ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.280ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    W14                  IBUF (Prop_ibuf_I_O)         0.935     0.935 r  RST_IBUF_inst/O
                         net (fo=15, routed)          1.421     2.356    RST_IBUF
    SLICE_X1Y11          FDRE                                         r  acc_p2_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.805     0.805 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.868     2.673    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     2.764 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          1.516     4.280    CLK_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  acc_p2_reg[1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IN_VALID
                            (input port)
  Destination:            valid_p1_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.559ns  (logic 0.174ns (31.057%)  route 0.386ns (68.943%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.938ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U15                                               0.000     0.000 r  IN_VALID (IN)
                         net (fo=0)                   0.000     0.000    IN_VALID
    U15                  IBUF (Prop_ibuf_I_O)         0.174     0.174 r  IN_VALID_IBUF_inst/O
                         net (fo=2, routed)           0.386     0.559    IN_VALID_IBUF
    SLICE_X0Y9           FDRE                                         r  valid_p1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.865     1.938    CLK_IBUF_BUFG
    SLICE_X0Y9           FDRE                                         r  valid_p1_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            count_p1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.624ns  (logic 0.164ns (26.247%)  route 0.461ns (73.753%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.938ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    W14                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  RST_IBUF_inst/O
                         net (fo=15, routed)          0.461     0.624    RST_IBUF
    SLICE_X1Y9           FDRE                                         r  count_p1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.865     1.938    CLK_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  count_p1_reg[0]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            count_p1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.624ns  (logic 0.164ns (26.247%)  route 0.461ns (73.753%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.938ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    W14                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  RST_IBUF_inst/O
                         net (fo=15, routed)          0.461     0.624    RST_IBUF
    SLICE_X1Y9           FDRE                                         r  count_p1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.865     1.938    CLK_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  count_p1_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            valid_p1_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.629ns  (logic 0.164ns (26.066%)  route 0.465ns (73.934%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.938ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    W14                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  RST_IBUF_inst/O
                         net (fo=15, routed)          0.465     0.629    RST_IBUF
    SLICE_X0Y9           FDRE                                         r  valid_p1_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.865     1.938    CLK_IBUF_BUFG
    SLICE_X0Y9           FDRE                                         r  valid_p1_reg/C

Slack:                    inf
  Source:                 DATA_IN_0[3]
                            (input port)
  Destination:            data_0_p1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.650ns  (logic 0.164ns (25.243%)  route 0.486ns (74.757%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.937ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U16                                               0.000     0.000 r  DATA_IN_0[3] (IN)
                         net (fo=0)                   0.000     0.000    DATA_IN_0[3]
    U16                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  DATA_IN_0_IBUF[3]_inst/O
                         net (fo=1, routed)           0.486     0.650    DATA_IN_0_IBUF[3]
    SLICE_X1Y10          FDRE                                         r  data_0_p1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.864     1.937    CLK_IBUF_BUFG
    SLICE_X1Y10          FDRE                                         r  data_0_p1_reg[3]/C

Slack:                    inf
  Source:                 DATA_IN_0[2]
                            (input port)
  Destination:            data_0_p1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.662ns  (logic 0.163ns (24.678%)  route 0.499ns (75.322%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.937ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V13                                               0.000     0.000 r  DATA_IN_0[2] (IN)
                         net (fo=0)                   0.000     0.000    DATA_IN_0[2]
    V13                  IBUF (Prop_ibuf_I_O)         0.163     0.163 r  DATA_IN_0_IBUF[2]_inst/O
                         net (fo=1, routed)           0.499     0.662    DATA_IN_0_IBUF[2]
    SLICE_X1Y10          FDRE                                         r  data_0_p1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.864     1.937    CLK_IBUF_BUFG
    SLICE_X1Y10          FDRE                                         r  data_0_p1_reg[2]/C

Slack:                    inf
  Source:                 DATA_IN_0[0]
                            (input port)
  Destination:            data_0_p1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.676ns  (logic 0.165ns (24.492%)  route 0.510ns (75.508%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.937ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U14                                               0.000     0.000 r  DATA_IN_0[0] (IN)
                         net (fo=0)                   0.000     0.000    DATA_IN_0[0]
    U14                  IBUF (Prop_ibuf_I_O)         0.165     0.165 r  DATA_IN_0_IBUF[0]_inst/O
                         net (fo=1, routed)           0.510     0.676    DATA_IN_0_IBUF[0]
    SLICE_X1Y10          FDRE                                         r  data_0_p1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.864     1.937    CLK_IBUF_BUFG
    SLICE_X1Y10          FDRE                                         r  data_0_p1_reg[0]/C

Slack:                    inf
  Source:                 DATA_IN_0[1]
                            (input port)
  Destination:            data_0_p1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.681ns  (logic 0.160ns (23.510%)  route 0.521ns (76.490%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.937ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  DATA_IN_0[1] (IN)
                         net (fo=0)                   0.000     0.000    DATA_IN_0[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.160     0.160 r  DATA_IN_0_IBUF[1]_inst/O
                         net (fo=1, routed)           0.521     0.681    DATA_IN_0_IBUF[1]
    SLICE_X1Y10          FDRE                                         r  data_0_p1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.864     1.937    CLK_IBUF_BUFG
    SLICE_X1Y10          FDRE                                         r  data_0_p1_reg[1]/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            valid_p2_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.744ns  (logic 0.164ns (22.030%)  route 0.580ns (77.970%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.934ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.934ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    W14                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  RST_IBUF_inst/O
                         net (fo=15, routed)          0.580     0.744    RST_IBUF
    SLICE_X1Y13          FDRE                                         r  valid_p2_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.861     1.934    CLK_IBUF_BUFG
    SLICE_X1Y13          FDRE                                         r  valid_p2_reg/C

Slack:                    inf
  Source:                 RST
                            (input port)
  Destination:            acc_p2_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_pin_p  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.745ns  (logic 0.164ns (22.000%)  route 0.581ns (78.000%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.937ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  RST (IN)
                         net (fo=0)                   0.000     0.000    RST
    W14                  IBUF (Prop_ibuf_I_O)         0.164     0.164 r  RST_IBUF_inst/O
                         net (fo=15, routed)          0.581     0.745    RST_IBUF
    SLICE_X1Y11          FDRE                                         r  acc_p2_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_pin_p rise edge)
                                                      0.000     0.000 r  
    M18                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    M18                  IBUF (Prop_ibuf_I_O)         0.356     0.356 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.044    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.073 r  CLK_IBUF_BUFG_inst/O
                         net (fo=18, routed)          0.864     1.937    CLK_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  acc_p2_reg[0]/C





