// Seed: 2712819354
module module_0 (
    input tri id_0,
    output tri1 id_1,
    input tri id_2,
    input supply0 id_3,
    output tri1 id_4,
    input supply0 id_5,
    output uwire id_6,
    input supply0 id_7,
    output uwire id_8
);
  assign id_1 = 1;
endmodule
module module_1 (
    input wand id_0,
    input tri1 id_1,
    input wand id_2,
    output supply1 id_3
);
  wire id_5;
  wire id_6;
  module_0(
      id_2, id_3, id_2, id_1, id_3, id_2, id_3, id_0, id_3
  ); id_7(
      .id_0(1),
      .id_1(1),
      .id_2(1),
      .id_3(id_2),
      .id_4(""),
      .id_5(""),
      .id_6(1'b0),
      .id_7(1),
      .id_8(1),
      .id_9(1),
      .id_10(id_5),
      .id_11(1),
      .id_12(id_2),
      .id_13(1),
      .id_14(1),
      .id_15(1),
      .id_16(id_2),
      .id_17(1),
      .id_18(id_6)
  );
endmodule
