{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1415283070296 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1415283070296 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 06 09:11:09 2014 " "Processing started: Thu Nov 06 09:11:09 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1415283070296 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1415283070296 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off fwdTable -c fwdTable " "Command: quartus_map --read_settings_files=on --write_settings_files=off fwdTable -c fwdTable" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1415283070296 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1415283070749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cam_fsm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file cam_fsm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 CAM_FSM-mult_seg_arch " "Found design unit 1: CAM_FSM-mult_seg_arch" {  } { { "CAM_FSM.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/CAM_FSM.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415283071390 ""} { "Info" "ISGN_ENTITY_NAME" "1 CAM_FSM " "Found entity 1: CAM_FSM" {  } { { "CAM_FSM.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/CAM_FSM.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415283071390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415283071390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fwdtable.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fwdtable.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fwdTable-cam256_A " "Found design unit 1: fwdTable-cam256_A" {  } { { "fwdTable.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/fwdTable.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415283071390 ""} { "Info" "ISGN_ENTITY_NAME" "1 fwdTable " "Found entity 1: fwdTable" {  } { { "fwdTable.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/fwdTable.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415283071390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415283071390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "camtestbench.vhd 2 1 " "Found 2 design units, including 1 entities, in source file camtestbench.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 camTestBench-test_bench " "Found design unit 1: camTestBench-test_bench" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415283071390 ""} { "Info" "ISGN_ENTITY_NAME" "1 camTestBench " "Found entity 1: camTestBench" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415283071390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415283071390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter12.vhd 2 1 " "Found 2 design units, including 1 entities, in source file counter12.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter12-SYN " "Found design unit 1: counter12-SYN" {  } { { "counter12.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/counter12.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415283071390 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter12 " "Found entity 1: counter12" {  } { { "counter12.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/counter12.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415283071390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415283071390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tbrom48.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tbrom48.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tbrom48-SYN " "Found design unit 1: tbrom48-SYN" {  } { { "tbrom48.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/tbrom48.vhd" 53 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415283071406 ""} { "Info" "ISGN_ENTITY_NAME" "1 tbrom48 " "Found entity 1: tbrom48" {  } { { "tbrom48.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/tbrom48.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415283071406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415283071406 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "camTestBench " "Elaborating entity \"camTestBench\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1415283071437 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CAM_hit camTestBench.vhd(61) " "Verilog HDL or VHDL warning at camTestBench.vhd(61): object \"CAM_hit\" assigned a value but never read" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 61 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1415283071515 "|camTestBench"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "cam_output camTestBench.vhd(65) " "VHDL Signal Declaration warning at camTestBench.vhd(65): used implicit default value for signal \"cam_output\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1415283071515 "|camTestBench"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_out camTestBench.vhd(132) " "VHDL Process Statement warning at camTestBench.vhd(132): signal \"mem_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 132 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1415283071515 "|camTestBench"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "mem_out camTestBench.vhd(133) " "VHDL Process Statement warning at camTestBench.vhd(133): signal \"mem_out\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 133 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1415283071515 "|camTestBench"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "cam_output camTestBench.vhd(143) " "VHDL Process Statement warning at camTestBench.vhd(143): signal \"cam_output\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 143 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1415283071515 "|camTestBench"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "read_state camTestBench.vhd(108) " "VHDL Process Statement warning at camTestBench.vhd(108): inferring latch(es) for signal or variable \"read_state\", which holds its previous value in one or more paths through the process" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1415283071531 "|camTestBench"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "write_Control camTestBench.vhd(108) " "VHDL Process Statement warning at camTestBench.vhd(108): inferring latch(es) for signal or variable \"write_Control\", which holds its previous value in one or more paths through the process" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1415283071531 "|camTestBench"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "read_Control camTestBench.vhd(108) " "VHDL Process Statement warning at camTestBench.vhd(108): inferring latch(es) for signal or variable \"read_Control\", which holds its previous value in one or more paths through the process" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1415283071531 "|camTestBench"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "data_in camTestBench.vhd(108) " "VHDL Process Statement warning at camTestBench.vhd(108): inferring latch(es) for signal or variable \"data_in\", which holds its previous value in one or more paths through the process" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1415283071531 "|camTestBench"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "tag_in camTestBench.vhd(108) " "VHDL Process Statement warning at camTestBench.vhd(108): inferring latch(es) for signal or variable \"tag_in\", which holds its previous value in one or more paths through the process" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Quartus II" 0 -1 1415283071531 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[0\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[0\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283071531 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[1\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[1\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283071531 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[2\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[2\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283071531 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[3\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[3\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283071531 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[4\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[4\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283071531 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[5\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[5\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283071531 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[6\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[6\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283071531 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[7\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[7\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283071531 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[8\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[8\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283071531 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[9\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[9\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283071531 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[10\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[10\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283071531 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[11\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[11\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283071531 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[12\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[12\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283071531 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[13\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[13\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283071531 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[14\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[14\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283071531 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[15\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[15\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283071531 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[16\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[16\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283071531 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[17\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[17\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283071531 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[18\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[18\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283071531 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[19\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[19\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283071531 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[20\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[20\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283071531 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[21\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[21\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283071531 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[22\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[22\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283071531 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[23\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[23\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283071531 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[24\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[24\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283071531 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[25\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[25\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283071531 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[26\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[26\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283071531 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[27\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[27\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283071531 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[28\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[28\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283071531 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[29\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[29\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283071531 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[30\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[30\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283071531 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[31\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[31\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283071531 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[32\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[32\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283071531 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[33\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[33\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283071531 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[34\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[34\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283071531 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[35\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[35\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283071531 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[36\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[36\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283071531 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[37\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[37\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283071531 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[38\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[38\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283071531 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[39\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[39\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283071531 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[40\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[40\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283071531 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[41\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[41\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283071531 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[42\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[42\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283071531 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[43\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[43\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283071531 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[44\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[44\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283071531 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[45\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[45\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283071531 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[46\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[46\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283071531 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tag_in\[47\] camTestBench.vhd(108) " "Inferred latch for \"tag_in\[47\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283071531 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[0\] camTestBench.vhd(108) " "Inferred latch for \"data_in\[0\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283071531 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[1\] camTestBench.vhd(108) " "Inferred latch for \"data_in\[1\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283071531 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_in\[2\] camTestBench.vhd(108) " "Inferred latch for \"data_in\[2\]\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283071531 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_Control camTestBench.vhd(108) " "Inferred latch for \"read_Control\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283071531 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "write_Control camTestBench.vhd(108) " "Inferred latch for \"write_Control\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283071531 "|camTestBench"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "read_state camTestBench.vhd(108) " "Inferred latch for \"read_state\" at camTestBench.vhd(108)" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1415283071531 "|camTestBench"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fwdTable fwdTable:CAM " "Elaborating entity \"fwdTable\" for hierarchy \"fwdTable:CAM\"" {  } { { "camTestBench.vhd" "CAM" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415283071609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tbrom48 tbrom48:cam_test_mem " "Elaborating entity \"tbrom48\" for hierarchy \"tbrom48:cam_test_mem\"" {  } { { "camTestBench.vhd" "cam_test_mem" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415283072187 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram tbrom48:cam_test_mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"tbrom48:cam_test_mem\|altsyncram:altsyncram_component\"" {  } { { "tbrom48.vhd" "altsyncram_component" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/tbrom48.vhd" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415283073284 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tbrom48:cam_test_mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"tbrom48:cam_test_mem\|altsyncram:altsyncram_component\"" {  } { { "tbrom48.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/tbrom48.vhd" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415283073331 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tbrom48:cam_test_mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"tbrom48:cam_test_mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415283073346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415283073346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file tbrom48.mif " "Parameter \"init_file\" = \"tbrom48.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415283073346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415283073346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415283073346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415283073346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415283073346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415283073346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a CLEAR0 " "Parameter \"outdata_aclr_a\" = \"CLEAR0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415283073346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415283073346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415283073346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 47 " "Parameter \"width_a\" = \"47\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415283073346 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415283073346 ""}  } { { "tbrom48.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/tbrom48.vhd" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1415283073346 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_js71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_js71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_js71 " "Found entity 1: altsyncram_js71" {  } { { "db/altsyncram_js71.tdf" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/db/altsyncram_js71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415283073565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415283073565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_js71 tbrom48:cam_test_mem\|altsyncram:altsyncram_component\|altsyncram_js71:auto_generated " "Elaborating entity \"altsyncram_js71\" for hierarchy \"tbrom48:cam_test_mem\|altsyncram:altsyncram_component\|altsyncram_js71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415283073565 ""}
{ "Warning" "WMIO_MIO_MIF_DATA_TRUNCATION_HEAD" "tbrom48.mif " "Width of data items in \"tbrom48.mif\" is greater than the memory width. Truncating data items to fit in memory." {  } { { "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/tbrom48.mif" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/tbrom48.mif" 23 -1 0 } }  } 0 113018 "Width of data items in \"%1!s!\" is greater than the memory width. Truncating data items to fit in memory." 0 0 "Quartus II" 0 -1 1415283073659 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "4096 32 C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/tbrom48.mif " "Memory depth (4096) in the design file differs from memory depth (32) in the Memory Initialization File \"C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/tbrom48.mif\" -- setting initial value for remaining addresses to 0" {  } { { "tbrom48.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/tbrom48.vhd" 86 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1415283073659 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter12 counter12:Counter12Bit " "Elaborating entity \"counter12\" for hierarchy \"counter12:Counter12Bit\"" {  } { { "camTestBench.vhd" "Counter12Bit" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415283073805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter counter12:Counter12Bit\|lpm_counter:lpm_counter_component " "Elaborating entity \"lpm_counter\" for hierarchy \"counter12:Counter12Bit\|lpm_counter:lpm_counter_component\"" {  } { { "counter12.vhd" "lpm_counter_component" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/counter12.vhd" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415283073912 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "counter12:Counter12Bit\|lpm_counter:lpm_counter_component " "Elaborated megafunction instantiation \"counter12:Counter12Bit\|lpm_counter:lpm_counter_component\"" {  } { { "counter12.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/counter12.vhd" 77 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415283073928 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "counter12:Counter12Bit\|lpm_counter:lpm_counter_component " "Instantiated megafunction \"counter12:Counter12Bit\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415283073928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415283073928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415283073928 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 12 " "Parameter \"lpm_width\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415283073928 ""}  } { { "counter12.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/counter12.vhd" 77 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1415283073928 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_0pi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_0pi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_0pi " "Found entity 1: cntr_0pi" {  } { { "db/cntr_0pi.tdf" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/db/cntr_0pi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1415283074084 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1415283074084 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_0pi counter12:Counter12Bit\|lpm_counter:lpm_counter_component\|cntr_0pi:auto_generated " "Elaborating entity \"cntr_0pi\" for hierarchy \"counter12:Counter12Bit\|lpm_counter:lpm_counter_component\|cntr_0pi:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/altera/13.0/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1415283074084 ""}
{ "Warning" "WSGN_MISMATCH_PORT" "q_a\[47\] altsyncram tbrom48:cam_test_mem\|altsyncram:altsyncram_component " "Port \"q_a\[47\]\" does not exist in entity definition of \"altsyncram\".  The port's range differs between the entity definition and its actual instantiation, \"tbrom48:cam_test_mem\|altsyncram:altsyncram_component\"." {  } { { "tbrom48.vhd" "altsyncram_component" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/tbrom48.vhd" 86 0 0 } }  } 0 12001 "Port \"%1!s!\" does not exist in entity definition of \"%2!s!\".  The port's range differs between the entity definition and its actual instantiation, \"%3!s!\"." 0 0 "Quartus II" 0 -1 1415283074350 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[0\] " "Latch tag_in\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283077647 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283077647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[1\] " "Latch tag_in\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283077647 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283077647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[2\] " "Latch tag_in\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283077647 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283077647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[3\] " "Latch tag_in\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283077647 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283077647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[4\] " "Latch tag_in\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283077647 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283077647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[5\] " "Latch tag_in\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283077647 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283077647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[6\] " "Latch tag_in\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283077647 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283077647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[7\] " "Latch tag_in\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283077647 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283077647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[8\] " "Latch tag_in\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283077647 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283077647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[9\] " "Latch tag_in\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283077647 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283077647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[10\] " "Latch tag_in\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283077647 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283077647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[11\] " "Latch tag_in\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283077647 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283077647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[12\] " "Latch tag_in\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283077647 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283077647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[13\] " "Latch tag_in\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283077647 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283077647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[14\] " "Latch tag_in\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283077647 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283077647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[15\] " "Latch tag_in\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283077647 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283077647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[16\] " "Latch tag_in\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283077647 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283077647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[17\] " "Latch tag_in\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283077647 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283077647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[18\] " "Latch tag_in\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283077647 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283077647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[19\] " "Latch tag_in\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283077647 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283077647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[20\] " "Latch tag_in\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283077647 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283077647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[21\] " "Latch tag_in\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283077647 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283077647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[22\] " "Latch tag_in\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283077647 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283077647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[23\] " "Latch tag_in\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283077647 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283077647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[24\] " "Latch tag_in\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283077647 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283077647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[25\] " "Latch tag_in\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283077647 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283077647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[26\] " "Latch tag_in\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283077647 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283077647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[27\] " "Latch tag_in\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283077647 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283077647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[28\] " "Latch tag_in\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283077647 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283077647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[29\] " "Latch tag_in\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283077647 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283077647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[30\] " "Latch tag_in\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283077647 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283077647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[31\] " "Latch tag_in\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283077647 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283077647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[32\] " "Latch tag_in\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283077647 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283077647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[33\] " "Latch tag_in\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283077647 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283077647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[34\] " "Latch tag_in\[34\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283077647 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283077647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[35\] " "Latch tag_in\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283077647 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283077647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[36\] " "Latch tag_in\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283077647 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283077647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[37\] " "Latch tag_in\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283077647 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283077647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[38\] " "Latch tag_in\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283077647 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283077647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[39\] " "Latch tag_in\[39\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283077647 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283077647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[40\] " "Latch tag_in\[40\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283077647 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283077647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[41\] " "Latch tag_in\[41\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283077647 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283077647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[42\] " "Latch tag_in\[42\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283077647 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283077647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[43\] " "Latch tag_in\[43\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283077647 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283077647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[44\] " "Latch tag_in\[44\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283077647 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283077647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[45\] " "Latch tag_in\[45\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283077647 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283077647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tag_in\[46\] " "Latch tag_in\[46\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.readState " "Ports D and ENA on the latch are fed by the same signal y_current.readState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283077647 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283077647 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "write_Control " "Latch write_Control has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA y_current.writeState " "Ports D and ENA on the latch are fed by the same signal y_current.writeState" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 53 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1415283077647 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 57 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1415283077647 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1415283081742 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1415283081742 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2943 " "Implemented 2943 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1415283082117 ""} { "Info" "ICUT_CUT_TM_OPINS" "6 " "Implemented 6 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1415283082117 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2888 " "Implemented 2888 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1415283082117 ""} { "Info" "ICUT_CUT_TM_RAMS" "47 " "Implemented 47 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1415283082117 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1415283082117 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 110 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 110 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "514 " "Peak virtual memory: 514 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1415283082164 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 06 09:11:22 2014 " "Processing ended: Thu Nov 06 09:11:22 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1415283082164 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1415283082164 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1415283082164 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1415283082164 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1415283083945 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1415283083945 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 06 09:11:23 2014 " "Processing started: Thu Nov 06 09:11:23 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1415283083945 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1415283083945 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off fwdTable -c fwdTable " "Command: quartus_fit --read_settings_files=off --write_settings_files=off fwdTable -c fwdTable" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1415283083945 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1415283084023 ""}
{ "Info" "0" "" "Project  = fwdTable" {  } {  } 0 0 "Project  = fwdTable" 0 0 "Fitter" 0 0 1415283084023 ""}
{ "Info" "0" "" "Revision = fwdTable" {  } {  } 0 0 "Revision = fwdTable" 0 0 "Fitter" 0 0 1415283084023 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1415283084133 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "fwdTable EP2C35F672C6 " "Selected device EP2C35F672C6 for design \"fwdTable\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1415283084180 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1415283084227 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1415283084227 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1415283084383 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1415283084398 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Device EP2C50F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1415283085305 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Device EP2C70F672C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1415283085305 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1415283085305 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Pin ~ASDO~ is reserved at location E3" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/" { { 0 { 0 ""} 0 3879 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1415283085320 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Pin ~nCSO~ is reserved at location D3" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/" { { 0 { 0 ""} 0 3880 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1415283085320 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/" { { 0 { 0 ""} 0 3881 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1415283085320 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1415283085320 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1415283085398 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "53 " "TimeQuest Timing Analyzer is analyzing 53 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1415283086180 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "fwdTable.sdc " "Synopsys Design Constraints File file not found: 'fwdTable.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1415283086195 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1415283086195 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1415283086289 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock (placed in PIN N2 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node Clock (placed in PIN N2 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1415283086507 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter12:Counter12Bit\|lpm_counter:lpm_counter_component\|cntr_0pi:auto_generated\|counter_reg_bit1a\[11\] " "Destination node counter12:Counter12Bit\|lpm_counter:lpm_counter_component\|cntr_0pi:auto_generated\|counter_reg_bit1a\[11\]" {  } { { "db/cntr_0pi.tdf" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/db/cntr_0pi.tdf" 96 19 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1415283086507 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter12:Counter12Bit\|lpm_counter:lpm_counter_component\|cntr_0pi:auto_generated\|counter_reg_bit1a\[10\] " "Destination node counter12:Counter12Bit\|lpm_counter:lpm_counter_component\|cntr_0pi:auto_generated\|counter_reg_bit1a\[10\]" {  } { { "db/cntr_0pi.tdf" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/db/cntr_0pi.tdf" 96 19 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1415283086507 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter12:Counter12Bit\|lpm_counter:lpm_counter_component\|cntr_0pi:auto_generated\|counter_reg_bit1a\[9\] " "Destination node counter12:Counter12Bit\|lpm_counter:lpm_counter_component\|cntr_0pi:auto_generated\|counter_reg_bit1a\[9\]" {  } { { "db/cntr_0pi.tdf" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/db/cntr_0pi.tdf" 96 19 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1415283086507 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter12:Counter12Bit\|lpm_counter:lpm_counter_component\|cntr_0pi:auto_generated\|counter_reg_bit1a\[8\] " "Destination node counter12:Counter12Bit\|lpm_counter:lpm_counter_component\|cntr_0pi:auto_generated\|counter_reg_bit1a\[8\]" {  } { { "db/cntr_0pi.tdf" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/db/cntr_0pi.tdf" 96 19 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1415283086507 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter12:Counter12Bit\|lpm_counter:lpm_counter_component\|cntr_0pi:auto_generated\|counter_reg_bit1a\[7\] " "Destination node counter12:Counter12Bit\|lpm_counter:lpm_counter_component\|cntr_0pi:auto_generated\|counter_reg_bit1a\[7\]" {  } { { "db/cntr_0pi.tdf" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/db/cntr_0pi.tdf" 96 19 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1415283086507 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter12:Counter12Bit\|lpm_counter:lpm_counter_component\|cntr_0pi:auto_generated\|counter_reg_bit1a\[6\] " "Destination node counter12:Counter12Bit\|lpm_counter:lpm_counter_component\|cntr_0pi:auto_generated\|counter_reg_bit1a\[6\]" {  } { { "db/cntr_0pi.tdf" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/db/cntr_0pi.tdf" 96 19 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1415283086507 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter12:Counter12Bit\|lpm_counter:lpm_counter_component\|cntr_0pi:auto_generated\|counter_reg_bit1a\[5\] " "Destination node counter12:Counter12Bit\|lpm_counter:lpm_counter_component\|cntr_0pi:auto_generated\|counter_reg_bit1a\[5\]" {  } { { "db/cntr_0pi.tdf" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/db/cntr_0pi.tdf" 96 19 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1415283086507 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter12:Counter12Bit\|lpm_counter:lpm_counter_component\|cntr_0pi:auto_generated\|counter_reg_bit1a\[4\] " "Destination node counter12:Counter12Bit\|lpm_counter:lpm_counter_component\|cntr_0pi:auto_generated\|counter_reg_bit1a\[4\]" {  } { { "db/cntr_0pi.tdf" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/db/cntr_0pi.tdf" 96 19 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1415283086507 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter12:Counter12Bit\|lpm_counter:lpm_counter_component\|cntr_0pi:auto_generated\|counter_reg_bit1a\[3\] " "Destination node counter12:Counter12Bit\|lpm_counter:lpm_counter_component\|cntr_0pi:auto_generated\|counter_reg_bit1a\[3\]" {  } { { "db/cntr_0pi.tdf" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/db/cntr_0pi.tdf" 96 19 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1415283086507 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter12:Counter12Bit\|lpm_counter:lpm_counter_component\|cntr_0pi:auto_generated\|counter_reg_bit1a\[2\] " "Destination node counter12:Counter12Bit\|lpm_counter:lpm_counter_component\|cntr_0pi:auto_generated\|counter_reg_bit1a\[2\]" {  } { { "db/cntr_0pi.tdf" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/db/cntr_0pi.tdf" 96 19 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { counter12:Counter12Bit|lpm_counter:lpm_counter_component|cntr_0pi:auto_generated|safe_q[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1415283086507 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1415283086507 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1415283086507 ""}  } { { "c:/altera/13.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0/quartus/bin64/pin_planner.ppl" { Clock } } } { "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Clock" } } } } { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 6 0 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1415283086507 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Selector1~0  " "Automatically promoted node Selector1~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1415283086507 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 113 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Selector1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/" { { 0 { 0 ""} 0 3121 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1415283086507 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "data_in\[0\]~0  " "Automatically promoted node data_in\[0\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1415283086507 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector1~0 " "Destination node Selector1~0" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 113 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Selector1~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/" { { 0 { 0 ""} 0 3121 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1415283086507 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector54~0 " "Destination node Selector54~0" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 113 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Selector54~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/" { { 0 { 0 ""} 0 3205 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1415283086507 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "Selector2~0 " "Destination node Selector2~0" {  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 113 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Selector2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/" { { 0 { 0 ""} 0 3206 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1415283086507 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1415283086507 ""}  } { { "camTestBench.vhd" "" { Text "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/camTestBench.vhd" 108 -1 0 } } { "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data_in[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/" { { 0 { 0 ""} 0 3120 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1415283086507 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1415283086882 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1415283086882 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1415283086898 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1415283086898 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1415283086898 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1415283086914 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1415283086914 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1415283086914 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1415283087274 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1415283087274 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1415283087274 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1415283087337 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1415283090298 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:02 " "Fitter placement preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1415283092642 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1415283092673 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1415283104740 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:12 " "Fitter placement operations ending: elapsed time is 00:00:12" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1415283104740 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1415283105380 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "16 X22_Y12 X32_Y23 " "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23" {  } { { "loc" "" { Generic "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/" { { 1 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 16% of the available device resources in the region that extends from location X22_Y12 to location X32_Y23"} 22 12 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1415283113836 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1415283113836 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:19 " "Fitter routing operations ending: elapsed time is 00:00:19" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1415283125353 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1415283125353 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1415283125353 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "5.84 " "Total time spent on timing analysis during the Fitter is 5.84 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1415283125509 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1415283125524 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "6 " "Found 6 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "test_good 0 " "Pin \"test_good\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415283125587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_out\[0\] 0 " "Pin \"data_out\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415283125587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_out\[1\] 0 " "Pin \"data_out\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415283125587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data_out\[2\] 0 " "Pin \"data_out\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415283125587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "start_out 0 " "Pin \"start_out\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415283125587 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "read_state 0 " "Pin \"read_state\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1415283125587 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1415283125587 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1415283126884 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1415283127134 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1415283128182 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:04 " "Fitter post-fit operations ending: elapsed time is 00:00:04" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1415283129114 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1415283129161 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1415283129333 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/output_files/fwdTable.fit.smsg " "Generated suppressed messages file C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/output_files/fwdTable.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1415283129708 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "692 " "Peak virtual memory: 692 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1415283130583 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 06 09:12:10 2014 " "Processing ended: Thu Nov 06 09:12:10 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1415283130583 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:47 " "Elapsed time: 00:00:47" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1415283130583 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1415283130583 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1415283130583 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1415283131743 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1415283131743 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 06 09:12:11 2014 " "Processing started: Thu Nov 06 09:12:11 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1415283131743 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1415283131743 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off fwdTable -c fwdTable " "Command: quartus_asm --read_settings_files=off --write_settings_files=off fwdTable -c fwdTable" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1415283131743 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1415283134134 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1415283134212 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "422 " "Peak virtual memory: 422 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1415283135103 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 06 09:12:15 2014 " "Processing ended: Thu Nov 06 09:12:15 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1415283135103 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1415283135103 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1415283135103 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1415283135103 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1415283136024 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1415283136587 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1415283136587 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 06 09:12:16 2014 " "Processing started: Thu Nov 06 09:12:16 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1415283136587 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1415283136587 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta fwdTable -c fwdTable " "Command: quartus_sta fwdTable -c fwdTable" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1415283136587 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1415283136697 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1415283137025 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1415283137103 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1415283137103 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "53 " "TimeQuest Timing Analyzer is analyzing 53 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1415283137603 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "fwdTable.sdc " "Synopsys Design Constraints File file not found: 'fwdTable.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1415283137666 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1415283137666 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock Clock " "create_clock -period 1.000 -name Clock Clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1415283137681 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name counter12:Counter12Bit\|lpm_counter:lpm_counter_component\|cntr_0pi:auto_generated\|safe_q\[0\] counter12:Counter12Bit\|lpm_counter:lpm_counter_component\|cntr_0pi:auto_generated\|safe_q\[0\] " "create_clock -period 1.000 -name counter12:Counter12Bit\|lpm_counter:lpm_counter_component\|cntr_0pi:auto_generated\|safe_q\[0\] counter12:Counter12Bit\|lpm_counter:lpm_counter_component\|cntr_0pi:auto_generated\|safe_q\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1415283137681 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name y_current.checkState y_current.checkState " "create_clock -period 1.000 -name y_current.checkState y_current.checkState" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1415283137681 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1415283137681 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1415283137712 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1415283137728 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1415283137791 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -12.017 " "Worst-case setup slack is -12.017" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415283137806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415283137806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -12.017    -11739.797 Clock  " "  -12.017    -11739.797 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415283137806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.989        -7.013 y_current.checkState  " "   -3.989        -7.013 y_current.checkState " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415283137806 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.322       -65.839 counter12:Counter12Bit\|lpm_counter:lpm_counter_component\|cntr_0pi:auto_generated\|safe_q\[0\]  " "   -3.322       -65.839 counter12:Counter12Bit\|lpm_counter:lpm_counter_component\|cntr_0pi:auto_generated\|safe_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415283137806 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415283137806 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.166 " "Worst-case hold slack is -2.166" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415283137822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415283137822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.166       -64.960 Clock  " "   -2.166       -64.960 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415283137822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.685        -0.778 counter12:Counter12Bit\|lpm_counter:lpm_counter_component\|cntr_0pi:auto_generated\|safe_q\[0\]  " "   -0.685        -0.778 counter12:Counter12Bit\|lpm_counter:lpm_counter_component\|cntr_0pi:auto_generated\|safe_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415283137822 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.350         0.000 y_current.checkState  " "    0.350         0.000 y_current.checkState " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415283137822 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415283137822 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1415283137822 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1415283137837 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.423 " "Worst-case minimum pulse width slack is -1.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415283137837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415283137837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.423     -3365.286 Clock  " "   -1.423     -3365.286 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415283137837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 counter12:Counter12Bit\|lpm_counter:lpm_counter_component\|cntr_0pi:auto_generated\|safe_q\[0\]  " "    0.500         0.000 counter12:Counter12Bit\|lpm_counter:lpm_counter_component\|cntr_0pi:auto_generated\|safe_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415283137837 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 y_current.checkState  " "    0.500         0.000 y_current.checkState " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415283137837 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415283137837 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1415283138134 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1415283138150 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1415283138296 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.898 " "Worst-case setup slack is -4.898" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415283138296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415283138296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.898     -3874.304 Clock  " "   -4.898     -3874.304 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415283138296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.504        -2.611 y_current.checkState  " "   -1.504        -2.611 y_current.checkState " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415283138296 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.266       -20.849 counter12:Counter12Bit\|lpm_counter:lpm_counter_component\|cntr_0pi:auto_generated\|safe_q\[0\]  " "   -1.266       -20.849 counter12:Counter12Bit\|lpm_counter:lpm_counter_component\|cntr_0pi:auto_generated\|safe_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415283138296 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415283138296 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -1.448 " "Worst-case hold slack is -1.448" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415283138327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415283138327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.448       -59.309 Clock  " "   -1.448       -59.309 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415283138327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.160         0.000 y_current.checkState  " "    0.160         0.000 y_current.checkState " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415283138327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.232         0.000 counter12:Counter12Bit\|lpm_counter:lpm_counter_component\|cntr_0pi:auto_generated\|safe_q\[0\]  " "    0.232         0.000 counter12:Counter12Bit\|lpm_counter:lpm_counter_component\|cntr_0pi:auto_generated\|safe_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415283138327 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415283138327 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1415283138327 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1415283138327 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.423 " "Worst-case minimum pulse width slack is -1.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415283138343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415283138343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.423     -3365.286 Clock  " "   -1.423     -3365.286 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415283138343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 counter12:Counter12Bit\|lpm_counter:lpm_counter_component\|cntr_0pi:auto_generated\|safe_q\[0\]  " "    0.500         0.000 counter12:Counter12Bit\|lpm_counter:lpm_counter_component\|cntr_0pi:auto_generated\|safe_q\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415283138343 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.500         0.000 y_current.checkState  " "    0.500         0.000 y_current.checkState " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1415283138343 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1415283138343 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1415283138593 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1415283138639 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1415283138639 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "431 " "Peak virtual memory: 431 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1415283138780 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 06 09:12:18 2014 " "Processing ended: Thu Nov 06 09:12:18 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1415283138780 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1415283138780 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1415283138780 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1415283138780 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1415283140108 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1415283140108 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 06 09:12:19 2014 " "Processing started: Thu Nov 06 09:12:19 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1415283140108 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1415283140108 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off fwdTable -c fwdTable " "Command: quartus_eda --read_settings_files=off --write_settings_files=off fwdTable -c fwdTable" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1415283140108 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "fwdTable.vo C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/simulation/modelsim/ simulation " "Generated file fwdTable.vo in folder \"C:/Duke/Duke/Senior/ECE 559/FinalProject/forwardingtable-master/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1415283141224 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "403 " "Peak virtual memory: 403 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1415283141365 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 06 09:12:21 2014 " "Processing ended: Thu Nov 06 09:12:21 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1415283141365 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1415283141365 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1415283141365 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1415283141365 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 121 s " "Quartus II Full Compilation was successful. 0 errors, 121 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1415283142130 ""}
