--
-- @author Daniel Schloegl
-- @version 1.0
-- @date 17.03.2021
--

library ieee;
use ieee.std_logic_1164.all;

entity LedLogic is
	port(
		L : in std_logic;
		R : in std_logic;
		CLK : in std_logic;
        nRES : in std_logic;
        LED : out std_logic_vector(7 downto 0)
	);
end entity LedLogic;

architecture LedLogic_arch of LedLogic is
    signal LED_buffer : std_logic_vector(7 downto 0);
begin

    p_logic: process(nRES, CLK)
    begin
        if (nRES = '0') then
            LED_buffer <= "10000000";
        elsif (CLK'event and CLK = '1') then
            if (L = '1' and LED_buffer(7) = '0') then
                LED_buffer <= LED_buffer(6 downto 0) & '0';
            elsif (R = '1' and LED_buffer(0) = '0') then
                LED_buffer <=  '0' & LED_buffer(7 downto 1);
            end if;
        end if;
    end process p_logic;

    LED <= LED_buffer;

end architecture LedLogic_arch;
