<stg><name>dense_latency<ap_fixed,ap_fixed<16,6,5,3,0>,config8>.0.0.0.0.0.0.0.0.0.0.0</name>


<trans_list>

<trans id="277" from="1" to="2">
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="2" to="3">
<condition id="110">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="2" to="6">
<condition id="119">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="3" to="4">
<condition id="111">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="3" to="2">
<condition id="117">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="4" to="5">
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="5" to="3">
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="6" to="7">
<condition id="121">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="6" to="8">
<condition id="143">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="7" to="6">
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="8" to="9">
<condition id="145">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="8" to="11">
<condition id="153">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="9" to="10">
<condition id="146">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="9" to="8">
<condition id="151">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="10" to="9">
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="11" to="12">
<condition id="155">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="12" to="11">
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:0  %p_read_1 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read24)

]]></Node>
<StgValue><ssdm name="p_read_1"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:1  %p_read_2 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read23)

]]></Node>
<StgValue><ssdm name="p_read_2"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:2  %p_read_3 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read22)

]]></Node>
<StgValue><ssdm name="p_read_3"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:3  %p_read_4 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read21)

]]></Node>
<StgValue><ssdm name="p_read_4"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:4  %p_read_5 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read20)

]]></Node>
<StgValue><ssdm name="p_read_5"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:5  %p_read_6 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read19)

]]></Node>
<StgValue><ssdm name="p_read_6"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:6  %p_read_7 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read18)

]]></Node>
<StgValue><ssdm name="p_read_7"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:7  %p_read_8 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read17)

]]></Node>
<StgValue><ssdm name="p_read_8"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:8  %p_read_9 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read16)

]]></Node>
<StgValue><ssdm name="p_read_9"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:9  %p_read_10 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read15)

]]></Node>
<StgValue><ssdm name="p_read_10"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:10  %p_read_11 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read14)

]]></Node>
<StgValue><ssdm name="p_read_11"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:11  %p_read_12 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read13)

]]></Node>
<StgValue><ssdm name="p_read_12"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:12  %p_read_13 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read12)

]]></Node>
<StgValue><ssdm name="p_read_13"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:13  %p_read_14 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read11)

]]></Node>
<StgValue><ssdm name="p_read_14"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:14  %p_read_15 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read10)

]]></Node>
<StgValue><ssdm name="p_read_15"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:15  %p_read_16 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read9)

]]></Node>
<StgValue><ssdm name="p_read_16"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:16  %p_read_17 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read8)

]]></Node>
<StgValue><ssdm name="p_read_17"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:17  %p_read_18 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read7)

]]></Node>
<StgValue><ssdm name="p_read_18"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:18  %p_read_19 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read6)

]]></Node>
<StgValue><ssdm name="p_read_19"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:19  %p_read_20 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read5)

]]></Node>
<StgValue><ssdm name="p_read_20"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:20  %p_read_21 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read4)

]]></Node>
<StgValue><ssdm name="p_read_21"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:21  %p_read_22 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read3)

]]></Node>
<StgValue><ssdm name="p_read_22"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:22  %p_read_23 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read2)

]]></Node>
<StgValue><ssdm name="p_read_23"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:23  %p_read_24 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read1)

]]></Node>
<StgValue><ssdm name="p_read_24"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
arrayctor.loop1.preheader:24  %p_read25 = call i16 @_ssdm_op_Read.ap_auto.i16(i16 %p_read)

]]></Node>
<StgValue><ssdm name="p_read25"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="64">
<![CDATA[
arrayctor.loop1.preheader:25  %mult_V = alloca [250 x i16], align 2

]]></Node>
<StgValue><ssdm name="mult_V"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="0">
<![CDATA[
arrayctor.loop1.preheader:26  call void (...)* @_ssdm_op_SpecResourceLimit(i32 250, [4 x i8]* @p_str14, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="0">
<![CDATA[
arrayctor.loop1.preheader:27  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
:0  %ii = phi i5 [ 0, %arrayctor.loop1.preheader ], [ %ii_1, %4 ]

]]></Node>
<StgValue><ssdm name="ii"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %tmp = icmp eq i5 %ii, -7

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:3  %ii_1 = add i5 %ii, 1

]]></Node>
<StgValue><ssdm name="ii_1"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %tmp, label %.preheader38.preheader, label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str15) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_7 = call i32 (...)* @_ssdm_op_SpecRegionBegin([9 x i8]* @p_str15)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="16" op_19_bw="16" op_20_bw="16" op_21_bw="16" op_22_bw="16" op_23_bw="16" op_24_bw="16" op_25_bw="16" op_26_bw="5">
<![CDATA[
:2  %cache_V = call i16 @_ssdm_op_Mux.ap_auto.25i16.i5(i16 %p_read25, i16 %p_read_24, i16 %p_read_23, i16 %p_read_22, i16 %p_read_21, i16 %p_read_20, i16 %p_read_19, i16 %p_read_18, i16 %p_read_17, i16 %p_read_16, i16 %p_read_15, i16 %p_read_14, i16 %p_read_13, i16 %p_read_12, i16 %p_read_11, i16 %p_read_10, i16 %p_read_9, i16 %p_read_8, i16 %p_read_7, i16 %p_read_6, i16 %p_read_5, i16 %p_read_4, i16 %p_read_3, i16 %p_read_2, i16 %p_read_1, i5 %ii)

]]></Node>
<StgValue><ssdm name="cache_V"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
:3  %p_shl = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %ii, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
:4  %p_shl1 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %ii, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl1"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="26" op_0_bw="16">
<![CDATA[
:5  %OP1_V_cast = sext i16 %cache_V to i26

]]></Node>
<StgValue><ssdm name="OP1_V_cast"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="0">
<![CDATA[
:6  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="16" op_0_bw="32">
<![CDATA[
.preheader38.preheader:0  %acc_9_V_1 = alloca i16

]]></Node>
<StgValue><ssdm name="acc_9_V_1"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="16" op_0_bw="32">
<![CDATA[
.preheader38.preheader:1  %acc_9_V_3 = alloca i16

]]></Node>
<StgValue><ssdm name="acc_9_V_3"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="16" op_0_bw="32">
<![CDATA[
.preheader38.preheader:2  %acc_9_V_4 = alloca i16

]]></Node>
<StgValue><ssdm name="acc_9_V_4"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="16" op_0_bw="32">
<![CDATA[
.preheader38.preheader:3  %acc_9_V_5 = alloca i16

]]></Node>
<StgValue><ssdm name="acc_9_V_5"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="16" op_0_bw="32">
<![CDATA[
.preheader38.preheader:4  %acc_9_V_6 = alloca i16

]]></Node>
<StgValue><ssdm name="acc_9_V_6"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="16" op_0_bw="32">
<![CDATA[
.preheader38.preheader:5  %acc_9_V_7 = alloca i16

]]></Node>
<StgValue><ssdm name="acc_9_V_7"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="16" op_0_bw="32">
<![CDATA[
.preheader38.preheader:6  %acc_9_V_8 = alloca i16

]]></Node>
<StgValue><ssdm name="acc_9_V_8"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="16" op_0_bw="32">
<![CDATA[
.preheader38.preheader:7  %acc_9_V_9 = alloca i16

]]></Node>
<StgValue><ssdm name="acc_9_V_9"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="16" op_0_bw="32">
<![CDATA[
.preheader38.preheader:8  %acc_9_V_10 = alloca i16

]]></Node>
<StgValue><ssdm name="acc_9_V_10"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="16" op_0_bw="32">
<![CDATA[
.preheader38.preheader:9  %acc_9_V = alloca i16

]]></Node>
<StgValue><ssdm name="acc_9_V"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
.preheader38.preheader:10  br label %.preheader38

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
:0  %jj = phi i4 [ 0, %1 ], [ %jj_1, %3 ]

]]></Node>
<StgValue><ssdm name="jj"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="6" op_0_bw="4">
<![CDATA[
:1  %jj_cast = zext i4 %jj to i6

]]></Node>
<StgValue><ssdm name="jj_cast"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:2  %tmp_3 = icmp eq i4 %jj, -6

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_24 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty_24"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:4  %jj_1 = add i4 %jj, 1

]]></Node>
<StgValue><ssdm name="jj_1"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %tmp_3, label %4, label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %tmp1 = add i6 %p_shl1, %jj_cast

]]></Node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="6">
<![CDATA[
:2  %tmp25_cast = zext i6 %tmp1 to i8

]]></Node>
<StgValue><ssdm name="tmp25_cast"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:3  %index = add i8 %tmp25_cast, %p_shl

]]></Node>
<StgValue><ssdm name="index"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="64" op_0_bw="8">
<![CDATA[
:4  %tmp_6 = zext i8 %index to i64

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="11" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %w8_V_addr = getelementptr [250 x i11]* @w8_V, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="w8_V_addr"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="11" op_0_bw="8">
<![CDATA[
:6  %w8_V_load = load i11* %w8_V_addr, align 2

]]></Node>
<StgValue><ssdm name="w8_V_load"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_25 = call i32 (...)* @_ssdm_op_SpecRegionEnd([9 x i8]* @p_str15, i32 %tmp_7)

]]></Node>
<StgValue><ssdm name="empty_25"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp><literal name="tmp_3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="78" st_id="4" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="11" op_0_bw="8">
<![CDATA[
:6  %w8_V_load = load i11* %w8_V_addr, align 2

]]></Node>
<StgValue><ssdm name="w8_V_load"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="26" op_0_bw="11">
<![CDATA[
:7  %OP2_V_cast = sext i11 %w8_V_load to i26

]]></Node>
<StgValue><ssdm name="OP2_V_cast"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="26" op_0_bw="26" op_1_bw="26">
<![CDATA[
:8  %p_Val2_s = mul i26 %OP1_V_cast, %OP2_V_cast

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="16" op_0_bw="16" op_1_bw="26" op_2_bw="32" op_3_bw="32">
<![CDATA[
:9  %tmp_9 = call i16 @_ssdm_op_PartSelect.i16.i26.i32.i32(i26 %p_Val2_s, i32 10, i32 25)

]]></Node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="82" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @p_str16) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %mult_V_addr = getelementptr [250 x i16]* %mult_V, i64 0, i64 %tmp_6

]]></Node>
<StgValue><ssdm name="mult_V_addr"/></StgValue>
</operation>

<operation id="84" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="16" op_1_bw="8">
<![CDATA[
:11  store i16 %tmp_9, i16* %mult_V_addr, align 2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader38:0  %iacc = phi i4 [ 0, %.preheader38.preheader ], [ %iacc_1, %.preheader38.backedge ]

]]></Node>
<StgValue><ssdm name="iacc"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="16" op_0_bw="16">
<![CDATA[
.preheader38:1  %acc_9_V_1_load = load i16* %acc_9_V_1

]]></Node>
<StgValue><ssdm name="acc_9_V_1_load"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="16" op_0_bw="16">
<![CDATA[
.preheader38:2  %acc_9_V_3_load = load i16* %acc_9_V_3

]]></Node>
<StgValue><ssdm name="acc_9_V_3_load"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="16" op_0_bw="16">
<![CDATA[
.preheader38:3  %acc_9_V_4_load = load i16* %acc_9_V_4

]]></Node>
<StgValue><ssdm name="acc_9_V_4_load"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="16" op_0_bw="16">
<![CDATA[
.preheader38:4  %acc_9_V_5_load = load i16* %acc_9_V_5

]]></Node>
<StgValue><ssdm name="acc_9_V_5_load"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="16" op_0_bw="16">
<![CDATA[
.preheader38:5  %acc_9_V_6_load = load i16* %acc_9_V_6

]]></Node>
<StgValue><ssdm name="acc_9_V_6_load"/></StgValue>
</operation>

<operation id="92" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="16" op_0_bw="16">
<![CDATA[
.preheader38:6  %acc_9_V_7_load = load i16* %acc_9_V_7

]]></Node>
<StgValue><ssdm name="acc_9_V_7_load"/></StgValue>
</operation>

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="16" op_0_bw="16">
<![CDATA[
.preheader38:7  %acc_9_V_8_load = load i16* %acc_9_V_8

]]></Node>
<StgValue><ssdm name="acc_9_V_8_load"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="16" op_0_bw="16">
<![CDATA[
.preheader38:8  %acc_9_V_9_load = load i16* %acc_9_V_9

]]></Node>
<StgValue><ssdm name="acc_9_V_9_load"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="16" op_0_bw="16">
<![CDATA[
.preheader38:9  %acc_9_V_10_load = load i16* %acc_9_V_10

]]></Node>
<StgValue><ssdm name="acc_9_V_10_load"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="16" op_0_bw="16">
<![CDATA[
.preheader38:10  %acc_9_V_load = load i16* %acc_9_V

]]></Node>
<StgValue><ssdm name="acc_9_V_load"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader38:11  %tmp_s = icmp eq i4 %iacc, -6

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader38:12  %empty_26 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty_26"/></StgValue>
</operation>

<operation id="99" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader38:13  %iacc_1 = add i4 %iacc, 1

]]></Node>
<StgValue><ssdm name="iacc_1"/></StgValue>
</operation>

<operation id="100" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader38:14  br i1 %tmp_s, label %.preheader37.preheader, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str17) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="6" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="4">
<![CDATA[
:1  %acc_0_V = call i16 @_ssdm_op_Mux.ap_auto.10i16.i4(i16 -94, i16 -37, i16 -17, i16 -55, i16 -5, i16 121, i16 -110, i16 -18, i16 74, i16 19, i4 %iacc)

]]></Node>
<StgValue><ssdm name="acc_0_V"/></StgValue>
</operation>

<operation id="103" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0">
<![CDATA[
:2  switch i4 %iacc, label %branch19 [
    i4 0, label %..preheader38.backedge_crit_edge
    i4 1, label %branch11
    i4 2, label %branch12
    i4 3, label %branch13
    i4 4, label %branch14
    i4 5, label %branch15
    i4 6, label %branch16
    i4 7, label %branch17
    i4 -8, label %branch18
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="104" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="iacc" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch18:0  store i16 %acc_0_V, i16* %acc_9_V_10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="105" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="iacc" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
branch18:1  br label %.preheader38.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="iacc" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch17:0  store i16 %acc_0_V, i16* %acc_9_V_9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="107" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="iacc" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
branch17:1  br label %.preheader38.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="iacc" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch16:0  store i16 %acc_0_V, i16* %acc_9_V_8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="109" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="iacc" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
branch16:1  br label %.preheader38.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="110" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="iacc" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch15:0  store i16 %acc_0_V, i16* %acc_9_V_7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="111" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="iacc" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="0">
<![CDATA[
branch15:1  br label %.preheader38.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="112" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="iacc" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch14:0  store i16 %acc_0_V, i16* %acc_9_V_6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="113" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="iacc" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="0">
<![CDATA[
branch14:1  br label %.preheader38.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="114" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="iacc" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch13:0  store i16 %acc_0_V, i16* %acc_9_V_5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="115" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="iacc" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
branch13:1  br label %.preheader38.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="116" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="iacc" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch12:0  store i16 %acc_0_V, i16* %acc_9_V_4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="117" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="iacc" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="0">
<![CDATA[
branch12:1  br label %.preheader38.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="118" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="iacc" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch11:0  store i16 %acc_0_V, i16* %acc_9_V_3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="119" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="iacc" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %.preheader38.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="120" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="iacc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
..preheader38.backedge_crit_edge:0  store i16 %acc_0_V, i16* %acc_9_V_1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="121" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="iacc" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0">
<![CDATA[
..preheader38.backedge_crit_edge:1  br label %.preheader38.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="122" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="iacc" val="!0"/>
<literal name="iacc" val="!1"/>
<literal name="iacc" val="!2"/>
<literal name="iacc" val="!3"/>
<literal name="iacc" val="!4"/>
<literal name="iacc" val="!5"/>
<literal name="iacc" val="!6"/>
<literal name="iacc" val="!7"/>
<literal name="iacc" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch19:0  store i16 %acc_0_V, i16* %acc_9_V

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="tmp_s" val="0"/>
<literal name="iacc" val="!0"/>
<literal name="iacc" val="!1"/>
<literal name="iacc" val="!2"/>
<literal name="iacc" val="!3"/>
<literal name="iacc" val="!4"/>
<literal name="iacc" val="!5"/>
<literal name="iacc" val="!6"/>
<literal name="iacc" val="!7"/>
<literal name="iacc" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="0" op_0_bw="0">
<![CDATA[
branch19:1  br label %.preheader38.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="16" op_0_bw="32">
<![CDATA[
.preheader37.preheader:0  %acc_9_V_11 = alloca i16

]]></Node>
<StgValue><ssdm name="acc_9_V_11"/></StgValue>
</operation>

<operation id="125" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="16" op_0_bw="32">
<![CDATA[
.preheader37.preheader:1  %acc_9_V_12 = alloca i16

]]></Node>
<StgValue><ssdm name="acc_9_V_12"/></StgValue>
</operation>

<operation id="126" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="16" op_0_bw="32">
<![CDATA[
.preheader37.preheader:2  %acc_9_V_13 = alloca i16

]]></Node>
<StgValue><ssdm name="acc_9_V_13"/></StgValue>
</operation>

<operation id="127" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="16" op_0_bw="32">
<![CDATA[
.preheader37.preheader:3  %acc_9_V_14 = alloca i16

]]></Node>
<StgValue><ssdm name="acc_9_V_14"/></StgValue>
</operation>

<operation id="128" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="16" op_0_bw="32">
<![CDATA[
.preheader37.preheader:4  %acc_9_V_15 = alloca i16

]]></Node>
<StgValue><ssdm name="acc_9_V_15"/></StgValue>
</operation>

<operation id="129" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="16" op_0_bw="32">
<![CDATA[
.preheader37.preheader:5  %acc_9_V_16 = alloca i16

]]></Node>
<StgValue><ssdm name="acc_9_V_16"/></StgValue>
</operation>

<operation id="130" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="16" op_0_bw="32">
<![CDATA[
.preheader37.preheader:6  %acc_9_V_17 = alloca i16

]]></Node>
<StgValue><ssdm name="acc_9_V_17"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="16" op_0_bw="32">
<![CDATA[
.preheader37.preheader:7  %acc_9_V_18 = alloca i16

]]></Node>
<StgValue><ssdm name="acc_9_V_18"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="16" op_0_bw="32">
<![CDATA[
.preheader37.preheader:8  %acc_9_V_19 = alloca i16

]]></Node>
<StgValue><ssdm name="acc_9_V_19"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="16" op_0_bw="32">
<![CDATA[
.preheader37.preheader:9  %acc_9_V_2 = alloca i16

]]></Node>
<StgValue><ssdm name="acc_9_V_2"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader37.preheader:10  store i16 %acc_9_V_load, i16* %acc_9_V_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader37.preheader:11  store i16 %acc_9_V_10_load, i16* %acc_9_V_19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader37.preheader:12  store i16 %acc_9_V_9_load, i16* %acc_9_V_18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader37.preheader:13  store i16 %acc_9_V_8_load, i16* %acc_9_V_17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader37.preheader:14  store i16 %acc_9_V_7_load, i16* %acc_9_V_16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader37.preheader:15  store i16 %acc_9_V_6_load, i16* %acc_9_V_15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader37.preheader:16  store i16 %acc_9_V_5_load, i16* %acc_9_V_14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader37.preheader:17  store i16 %acc_9_V_4_load, i16* %acc_9_V_13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader37.preheader:18  store i16 %acc_9_V_3_load, i16* %acc_9_V_12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.preheader37.preheader:19  store i16 %acc_9_V_1_load, i16* %acc_9_V_11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="tmp_s" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="0" op_0_bw="0">
<![CDATA[
.preheader37.preheader:20  br label %.preheader37

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="145" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="0" op_0_bw="0">
<![CDATA[
.preheader38.backedge:0  br label %.preheader38

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="146" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="180" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader37:0  %ii2 = phi i5 [ %ii_2, %8 ], [ 0, %.preheader37.preheader ]

]]></Node>
<StgValue><ssdm name="ii2"/></StgValue>
</operation>

<operation id="147" st_id="8" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="181" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader37:1  %tmp_2 = icmp eq i5 %ii2, -7

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="148" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader37:2  %empty_27 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 25, i64 25, i64 25)

]]></Node>
<StgValue><ssdm name="empty_27"/></StgValue>
</operation>

<operation id="149" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader37:3  %ii_2 = add i5 %ii2, 1

]]></Node>
<StgValue><ssdm name="ii_2"/></StgValue>
</operation>

<operation id="150" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader37:4  br i1 %tmp_2, label %.preheader.preheader, label %6

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="151" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str18) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="152" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([7 x i8]* @p_str18)

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
:2  %p_shl2 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %ii2, i3 0)

]]></Node>
<StgValue><ssdm name="p_shl2"/></StgValue>
</operation>

<operation id="154" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
:3  %p_shl3 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %ii2, i1 false)

]]></Node>
<StgValue><ssdm name="p_shl3"/></StgValue>
</operation>

<operation id="155" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %branch0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="156" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="16" op_0_bw="32">
<![CDATA[
.preheader.preheader:0  %res_9_V_write_assign = alloca i16

]]></Node>
<StgValue><ssdm name="res_9_V_write_assign"/></StgValue>
</operation>

<operation id="157" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="256" bw="16" op_0_bw="32">
<![CDATA[
.preheader.preheader:1  %res_8_V_write_assign = alloca i16

]]></Node>
<StgValue><ssdm name="res_8_V_write_assign"/></StgValue>
</operation>

<operation id="158" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="257" bw="16" op_0_bw="32">
<![CDATA[
.preheader.preheader:2  %res_0_V_write_assign = alloca i16

]]></Node>
<StgValue><ssdm name="res_0_V_write_assign"/></StgValue>
</operation>

<operation id="159" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="258" bw="16" op_0_bw="32">
<![CDATA[
.preheader.preheader:3  %res_7_V_write_assign = alloca i16

]]></Node>
<StgValue><ssdm name="res_7_V_write_assign"/></StgValue>
</operation>

<operation id="160" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="16" op_0_bw="32">
<![CDATA[
.preheader.preheader:4  %res_6_V_write_assign = alloca i16

]]></Node>
<StgValue><ssdm name="res_6_V_write_assign"/></StgValue>
</operation>

<operation id="161" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="16" op_0_bw="32">
<![CDATA[
.preheader.preheader:5  %res_1_V_write_assign = alloca i16

]]></Node>
<StgValue><ssdm name="res_1_V_write_assign"/></StgValue>
</operation>

<operation id="162" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="16" op_0_bw="32">
<![CDATA[
.preheader.preheader:6  %res_5_V_write_assign = alloca i16

]]></Node>
<StgValue><ssdm name="res_5_V_write_assign"/></StgValue>
</operation>

<operation id="163" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="262" bw="16" op_0_bw="32">
<![CDATA[
.preheader.preheader:7  %res_4_V_write_assign = alloca i16

]]></Node>
<StgValue><ssdm name="res_4_V_write_assign"/></StgValue>
</operation>

<operation id="164" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="263" bw="16" op_0_bw="32">
<![CDATA[
.preheader.preheader:8  %res_2_V_write_assign = alloca i16

]]></Node>
<StgValue><ssdm name="res_2_V_write_assign"/></StgValue>
</operation>

<operation id="165" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="264" bw="16" op_0_bw="32">
<![CDATA[
.preheader.preheader:9  %res_3_V_write_assign = alloca i16

]]></Node>
<StgValue><ssdm name="res_3_V_write_assign"/></StgValue>
</operation>

<operation id="166" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="265" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader:10  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="167" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
branch0:0  %jj3 = phi i4 [ 0, %6 ], [ %jj_2, %branch0.backedge ]

]]></Node>
<StgValue><ssdm name="jj3"/></StgValue>
</operation>

<operation id="168" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="6" op_0_bw="4">
<![CDATA[
branch0:1  %jj3_cast = zext i4 %jj3 to i6

]]></Node>
<StgValue><ssdm name="jj3_cast"/></StgValue>
</operation>

<operation id="169" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
branch0:2  %tmp_5 = icmp eq i4 %jj3, -6

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="170" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
branch0:3  %empty_28 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty_28"/></StgValue>
</operation>

<operation id="171" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
branch0:4  %jj_2 = add i4 %jj3, 1

]]></Node>
<StgValue><ssdm name="jj_2"/></StgValue>
</operation>

<operation id="172" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
branch0:5  br i1 %tmp_5, label %8, label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="173" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:11  %tmp2 = add i6 %p_shl3, %jj3_cast

]]></Node>
<StgValue><ssdm name="tmp2"/></StgValue>
</operation>

<operation id="174" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="8" op_0_bw="6">
<![CDATA[
:12  %tmp26_cast = zext i6 %tmp2 to i8

]]></Node>
<StgValue><ssdm name="tmp26_cast"/></StgValue>
</operation>

<operation id="175" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:13  %index_1 = add i8 %tmp26_cast, %p_shl2

]]></Node>
<StgValue><ssdm name="index_1"/></StgValue>
</operation>

<operation id="176" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="64" op_0_bw="8">
<![CDATA[
:14  %tmp_10 = zext i8 %index_1 to i64

]]></Node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="177" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="8" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %mult_V_addr_1 = getelementptr [250 x i16]* %mult_V, i64 0, i64 %tmp_10

]]></Node>
<StgValue><ssdm name="mult_V_addr_1"/></StgValue>
</operation>

<operation id="178" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp><literal name="tmp_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="8">
<![CDATA[
:17  %p_Val2_38 = load i16* %mult_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_38"/></StgValue>
</operation>

<operation id="179" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %empty_29 = call i32 (...)* @_ssdm_op_SpecRegionEnd([7 x i8]* @p_str18, i32 %tmp_1)

]]></Node>
<StgValue><ssdm name="empty_29"/></StgValue>
</operation>

<operation id="180" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp><literal name="tmp_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0">
<![CDATA[
:1  br label %.preheader37

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="181" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="16" op_0_bw="16">
<![CDATA[
:0  %acc_9_V_11_load_1 = load i16* %acc_9_V_11

]]></Node>
<StgValue><ssdm name="acc_9_V_11_load_1"/></StgValue>
</operation>

<operation id="182" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="16" op_0_bw="16">
<![CDATA[
:1  %acc_9_V_12_load_1 = load i16* %acc_9_V_12

]]></Node>
<StgValue><ssdm name="acc_9_V_12_load_1"/></StgValue>
</operation>

<operation id="183" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="16" op_0_bw="16">
<![CDATA[
:2  %acc_9_V_13_load_1 = load i16* %acc_9_V_13

]]></Node>
<StgValue><ssdm name="acc_9_V_13_load_1"/></StgValue>
</operation>

<operation id="184" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="16" op_0_bw="16">
<![CDATA[
:3  %acc_9_V_14_load_1 = load i16* %acc_9_V_14

]]></Node>
<StgValue><ssdm name="acc_9_V_14_load_1"/></StgValue>
</operation>

<operation id="185" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="16" op_0_bw="16">
<![CDATA[
:4  %acc_9_V_15_load_1 = load i16* %acc_9_V_15

]]></Node>
<StgValue><ssdm name="acc_9_V_15_load_1"/></StgValue>
</operation>

<operation id="186" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="16" op_0_bw="16">
<![CDATA[
:5  %acc_9_V_16_load_1 = load i16* %acc_9_V_16

]]></Node>
<StgValue><ssdm name="acc_9_V_16_load_1"/></StgValue>
</operation>

<operation id="187" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="16" op_0_bw="16">
<![CDATA[
:6  %acc_9_V_17_load_1 = load i16* %acc_9_V_17

]]></Node>
<StgValue><ssdm name="acc_9_V_17_load_1"/></StgValue>
</operation>

<operation id="188" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="16" op_0_bw="16">
<![CDATA[
:7  %acc_9_V_18_load_1 = load i16* %acc_9_V_18

]]></Node>
<StgValue><ssdm name="acc_9_V_18_load_1"/></StgValue>
</operation>

<operation id="189" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="16" op_0_bw="16">
<![CDATA[
:8  %acc_9_V_19_load_1 = load i16* %acc_9_V_19

]]></Node>
<StgValue><ssdm name="acc_9_V_19_load_1"/></StgValue>
</operation>

<operation id="190" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="16" op_0_bw="16">
<![CDATA[
:9  %acc_9_V_2_load_1 = load i16* %acc_9_V_2

]]></Node>
<StgValue><ssdm name="acc_9_V_2_load_1"/></StgValue>
</operation>

<operation id="191" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str19) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="192" st_id="10" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="214" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="4">
<![CDATA[
:15  %p_Val2_37 = call i16 @_ssdm_op_Mux.ap_auto.10i16.i4(i16 %acc_9_V_11_load_1, i16 %acc_9_V_12_load_1, i16 %acc_9_V_13_load_1, i16 %acc_9_V_14_load_1, i16 %acc_9_V_15_load_1, i16 %acc_9_V_16_load_1, i16 %acc_9_V_17_load_1, i16 %acc_9_V_18_load_1, i16 %acc_9_V_19_load_1, i16 %acc_9_V_2_load_1, i4 %jj3)

]]></Node>
<StgValue><ssdm name="p_Val2_37"/></StgValue>
</operation>

<operation id="193" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="16" op_0_bw="8">
<![CDATA[
:17  %p_Val2_38 = load i16* %mult_V_addr_1, align 2

]]></Node>
<StgValue><ssdm name="p_Val2_38"/></StgValue>
</operation>

<operation id="194" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:18  %acc_0_V_1 = add i16 %p_Val2_38, %p_Val2_37

]]></Node>
<StgValue><ssdm name="acc_0_V_1"/></StgValue>
</operation>

<operation id="195" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0">
<![CDATA[
:19  switch i4 %jj3, label %branch9 [
    i4 0, label %.branch0.backedge_crit_edge
    i4 1, label %branch1
    i4 2, label %branch2
    i4 3, label %branch3
    i4 4, label %branch4
    i4 5, label %branch5
    i4 6, label %branch6
    i4 7, label %branch7
    i4 -8, label %branch8
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="196" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="jj3" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="220" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch8:0  store i16 %acc_0_V_1, i16* %acc_9_V_19

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="197" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp><literal name="jj3" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="221" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %branch0.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="198" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="jj3" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="223" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch7:0  store i16 %acc_0_V_1, i16* %acc_9_V_18

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="199" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp><literal name="jj3" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %branch0.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="200" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="jj3" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch6:0  store i16 %acc_0_V_1, i16* %acc_9_V_17

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="201" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp><literal name="jj3" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %branch0.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="202" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="jj3" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch5:0  store i16 %acc_0_V_1, i16* %acc_9_V_16

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="203" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp><literal name="jj3" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %branch0.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="204" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="jj3" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch4:0  store i16 %acc_0_V_1, i16* %acc_9_V_15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="205" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp><literal name="jj3" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %branch0.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="206" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="jj3" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch3:0  store i16 %acc_0_V_1, i16* %acc_9_V_14

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="207" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp><literal name="jj3" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %branch0.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="208" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="jj3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch2:0  store i16 %acc_0_V_1, i16* %acc_9_V_13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="209" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp><literal name="jj3" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="0" op_0_bw="0">
<![CDATA[
branch2:1  br label %branch0.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="210" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="jj3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch1:0  store i16 %acc_0_V_1, i16* %acc_9_V_12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="211" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp><literal name="jj3" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="242" bw="0" op_0_bw="0">
<![CDATA[
branch1:1  br label %branch0.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="212" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="jj3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
.branch0.backedge_crit_edge:0  store i16 %acc_0_V_1, i16* %acc_9_V_11

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="213" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp><literal name="jj3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="245" bw="0" op_0_bw="0">
<![CDATA[
.branch0.backedge_crit_edge:1  br label %branch0.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="214" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="jj3" val="!0"/>
<literal name="jj3" val="!1"/>
<literal name="jj3" val="!2"/>
<literal name="jj3" val="!3"/>
<literal name="jj3" val="!4"/>
<literal name="jj3" val="!5"/>
<literal name="jj3" val="!6"/>
<literal name="jj3" val="!7"/>
<literal name="jj3" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch9:0  store i16 %acc_0_V_1, i16* %acc_9_V_2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="215" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp><literal name="jj3" val="!0"/>
<literal name="jj3" val="!1"/>
<literal name="jj3" val="!2"/>
<literal name="jj3" val="!3"/>
<literal name="jj3" val="!4"/>
<literal name="jj3" val="!5"/>
<literal name="jj3" val="!6"/>
<literal name="jj3" val="!7"/>
<literal name="jj3" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="248" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %branch0.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="216" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="0" op_0_bw="0">
<![CDATA[
branch0.backedge:0  br label %branch0

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="217" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader:0  %ires = phi i4 [ 0, %.preheader.preheader ], [ %ires_1, %.preheader.backedge ]

]]></Node>
<StgValue><ssdm name="ires"/></StgValue>
</operation>

<operation id="218" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:1  %tmp_4 = icmp eq i4 %ires, -6

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="219" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_30 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)

]]></Node>
<StgValue><ssdm name="empty_30"/></StgValue>
</operation>

<operation id="220" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:3  %ires_1 = add i4 %ires, 1

]]></Node>
<StgValue><ssdm name="ires_1"/></StgValue>
</operation>

<operation id="221" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %tmp_4, label %10, label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="222" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="273" bw="16" op_0_bw="16">
<![CDATA[
:0  %acc_9_V_11_load = load i16* %acc_9_V_11

]]></Node>
<StgValue><ssdm name="acc_9_V_11_load"/></StgValue>
</operation>

<operation id="223" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="274" bw="16" op_0_bw="16">
<![CDATA[
:1  %acc_9_V_12_load = load i16* %acc_9_V_12

]]></Node>
<StgValue><ssdm name="acc_9_V_12_load"/></StgValue>
</operation>

<operation id="224" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="16" op_0_bw="16">
<![CDATA[
:2  %acc_9_V_13_load = load i16* %acc_9_V_13

]]></Node>
<StgValue><ssdm name="acc_9_V_13_load"/></StgValue>
</operation>

<operation id="225" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="16" op_0_bw="16">
<![CDATA[
:3  %acc_9_V_14_load = load i16* %acc_9_V_14

]]></Node>
<StgValue><ssdm name="acc_9_V_14_load"/></StgValue>
</operation>

<operation id="226" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="16" op_0_bw="16">
<![CDATA[
:4  %acc_9_V_15_load = load i16* %acc_9_V_15

]]></Node>
<StgValue><ssdm name="acc_9_V_15_load"/></StgValue>
</operation>

<operation id="227" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="16" op_0_bw="16">
<![CDATA[
:5  %acc_9_V_16_load = load i16* %acc_9_V_16

]]></Node>
<StgValue><ssdm name="acc_9_V_16_load"/></StgValue>
</operation>

<operation id="228" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="16" op_0_bw="16">
<![CDATA[
:6  %acc_9_V_17_load = load i16* %acc_9_V_17

]]></Node>
<StgValue><ssdm name="acc_9_V_17_load"/></StgValue>
</operation>

<operation id="229" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="16" op_0_bw="16">
<![CDATA[
:7  %acc_9_V_18_load = load i16* %acc_9_V_18

]]></Node>
<StgValue><ssdm name="acc_9_V_18_load"/></StgValue>
</operation>

<operation id="230" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="16" op_0_bw="16">
<![CDATA[
:8  %acc_9_V_19_load = load i16* %acc_9_V_19

]]></Node>
<StgValue><ssdm name="acc_9_V_19_load"/></StgValue>
</operation>

<operation id="231" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="16" op_0_bw="16">
<![CDATA[
:9  %acc_9_V_2_load = load i16* %acc_9_V_2

]]></Node>
<StgValue><ssdm name="acc_9_V_2_load"/></StgValue>
</operation>

<operation id="232" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:10  call void (...)* @_ssdm_op_SpecLoopName([7 x i8]* @p_str20) nounwind

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="233" st_id="11" stage="1" lat="1">
<core>MuxnS</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="16" op_11_bw="4">
<![CDATA[
:11  %tmp_37 = call i16 @_ssdm_op_Mux.ap_auto.10i16.i4(i16 %acc_9_V_11_load, i16 %acc_9_V_12_load, i16 %acc_9_V_13_load, i16 %acc_9_V_14_load, i16 %acc_9_V_15_load, i16 %acc_9_V_16_load, i16 %acc_9_V_17_load, i16 %acc_9_V_18_load, i16 %acc_9_V_19_load, i16 %acc_9_V_2_load, i4 %ires)

]]></Node>
<StgValue><ssdm name="tmp_37"/></StgValue>
</operation>

<operation id="234" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0">
<![CDATA[
:12  switch i4 %ires, label %branch990 [
    i4 0, label %..preheader.backedge_crit_edge
    i4 1, label %branch182
    i4 2, label %branch283
    i4 3, label %branch384
    i4 4, label %branch485
    i4 5, label %branch586
    i4 6, label %branch687
    i4 7, label %branch788
    i4 -8, label %branch889
  ]

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="235" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="ires" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch889:0  store i16 %tmp_37, i16* %res_8_V_write_assign

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="236" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="ires" val="8"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="0" op_0_bw="0">
<![CDATA[
branch889:1  br label %.preheader.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="237" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="ires" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch788:0  store i16 %tmp_37, i16* %res_7_V_write_assign

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="238" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="ires" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="0" op_0_bw="0">
<![CDATA[
branch788:1  br label %.preheader.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="239" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="ires" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch687:0  store i16 %tmp_37, i16* %res_6_V_write_assign

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="240" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="89">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="ires" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="0" op_0_bw="0">
<![CDATA[
branch687:1  br label %.preheader.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="241" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="ires" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch586:0  store i16 %tmp_37, i16* %res_5_V_write_assign

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="242" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="ires" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="0" op_0_bw="0">
<![CDATA[
branch586:1  br label %.preheader.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="243" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="ires" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch485:0  store i16 %tmp_37, i16* %res_4_V_write_assign

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="244" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="ires" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="0" op_0_bw="0">
<![CDATA[
branch485:1  br label %.preheader.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="245" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="ires" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch384:0  store i16 %tmp_37, i16* %res_3_V_write_assign

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="246" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="ires" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="0" op_0_bw="0">
<![CDATA[
branch384:1  br label %.preheader.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="247" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="ires" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch283:0  store i16 %tmp_37, i16* %res_2_V_write_assign

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="248" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="ires" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="0" op_0_bw="0">
<![CDATA[
branch283:1  br label %.preheader.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="249" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="ires" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch182:0  store i16 %tmp_37, i16* %res_1_V_write_assign

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="250" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="ires" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0">
<![CDATA[
branch182:1  br label %.preheader.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="251" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="ires" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
..preheader.backedge_crit_edge:0  store i16 %tmp_37, i16* %res_0_V_write_assign

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="252" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="ires" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="0" op_0_bw="0">
<![CDATA[
..preheader.backedge_crit_edge:1  br label %.preheader.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="253" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="ires" val="!0"/>
<literal name="ires" val="!1"/>
<literal name="ires" val="!2"/>
<literal name="ires" val="!3"/>
<literal name="ires" val="!4"/>
<literal name="ires" val="!5"/>
<literal name="ires" val="!6"/>
<literal name="ires" val="!7"/>
<literal name="ires" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch990:0  store i16 %tmp_37, i16* %res_9_V_write_assign

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="254" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_4" val="0"/>
<literal name="ires" val="!0"/>
<literal name="ires" val="!1"/>
<literal name="ires" val="!2"/>
<literal name="ires" val="!3"/>
<literal name="ires" val="!4"/>
<literal name="ires" val="!5"/>
<literal name="ires" val="!6"/>
<literal name="ires" val="!7"/>
<literal name="ires" val="!8"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="0" op_0_bw="0">
<![CDATA[
branch990:1  br label %.preheader.backedge

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="255" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="16" op_0_bw="16">
<![CDATA[
:0  %res_9_V_write_assign_load = load i16* %res_9_V_write_assign

]]></Node>
<StgValue><ssdm name="res_9_V_write_assign_load"/></StgValue>
</operation>

<operation id="256" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="16" op_0_bw="16">
<![CDATA[
:1  %res_8_V_write_assign_load = load i16* %res_8_V_write_assign

]]></Node>
<StgValue><ssdm name="res_8_V_write_assign_load"/></StgValue>
</operation>

<operation id="257" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="16" op_0_bw="16">
<![CDATA[
:2  %res_0_V_write_assign_load = load i16* %res_0_V_write_assign

]]></Node>
<StgValue><ssdm name="res_0_V_write_assign_load"/></StgValue>
</operation>

<operation id="258" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="322" bw="16" op_0_bw="16">
<![CDATA[
:3  %res_7_V_write_assign_load = load i16* %res_7_V_write_assign

]]></Node>
<StgValue><ssdm name="res_7_V_write_assign_load"/></StgValue>
</operation>

<operation id="259" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="16" op_0_bw="16">
<![CDATA[
:4  %res_6_V_write_assign_load = load i16* %res_6_V_write_assign

]]></Node>
<StgValue><ssdm name="res_6_V_write_assign_load"/></StgValue>
</operation>

<operation id="260" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="324" bw="16" op_0_bw="16">
<![CDATA[
:5  %res_1_V_write_assign_load = load i16* %res_1_V_write_assign

]]></Node>
<StgValue><ssdm name="res_1_V_write_assign_load"/></StgValue>
</operation>

<operation id="261" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="325" bw="16" op_0_bw="16">
<![CDATA[
:6  %res_5_V_write_assign_load = load i16* %res_5_V_write_assign

]]></Node>
<StgValue><ssdm name="res_5_V_write_assign_load"/></StgValue>
</operation>

<operation id="262" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="326" bw="16" op_0_bw="16">
<![CDATA[
:7  %res_4_V_write_assign_load = load i16* %res_4_V_write_assign

]]></Node>
<StgValue><ssdm name="res_4_V_write_assign_load"/></StgValue>
</operation>

<operation id="263" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="327" bw="16" op_0_bw="16">
<![CDATA[
:8  %res_2_V_write_assign_load = load i16* %res_2_V_write_assign

]]></Node>
<StgValue><ssdm name="res_2_V_write_assign_load"/></StgValue>
</operation>

<operation id="264" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="328" bw="16" op_0_bw="16">
<![CDATA[
:9  %res_3_V_write_assign_load = load i16* %res_3_V_write_assign

]]></Node>
<StgValue><ssdm name="res_3_V_write_assign_load"/></StgValue>
</operation>

<operation id="265" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="160" op_0_bw="160" op_1_bw="16">
<![CDATA[
:10  %mrv = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } undef, i16 %res_0_V_write_assign_load, 0

]]></Node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="266" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="330" bw="160" op_0_bw="160" op_1_bw="16">
<![CDATA[
:11  %mrv_1 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv, i16 %res_1_V_write_assign_load, 1

]]></Node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="267" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="331" bw="160" op_0_bw="160" op_1_bw="16">
<![CDATA[
:12  %mrv_2 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_1, i16 %res_2_V_write_assign_load, 2

]]></Node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="268" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="332" bw="160" op_0_bw="160" op_1_bw="16">
<![CDATA[
:13  %mrv_3 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_2, i16 %res_3_V_write_assign_load, 3

]]></Node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="269" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="160" op_0_bw="160" op_1_bw="16">
<![CDATA[
:14  %mrv_4 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_3, i16 %res_4_V_write_assign_load, 4

]]></Node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="270" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="160" op_0_bw="160" op_1_bw="16">
<![CDATA[
:15  %mrv_5 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_4, i16 %res_5_V_write_assign_load, 5

]]></Node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="271" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="160" op_0_bw="160" op_1_bw="16">
<![CDATA[
:16  %mrv_6 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_5, i16 %res_6_V_write_assign_load, 6

]]></Node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="272" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="336" bw="160" op_0_bw="160" op_1_bw="16">
<![CDATA[
:17  %mrv_7 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_6, i16 %res_7_V_write_assign_load, 7

]]></Node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="273" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="337" bw="160" op_0_bw="160" op_1_bw="16">
<![CDATA[
:18  %mrv_8 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_7, i16 %res_8_V_write_assign_load, 8

]]></Node>
<StgValue><ssdm name="mrv_8"/></StgValue>
</operation>

<operation id="274" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="338" bw="160" op_0_bw="160" op_1_bw="16">
<![CDATA[
:19  %mrv_9 = insertvalue { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_8, i16 %res_9_V_write_assign_load, 9

]]></Node>
<StgValue><ssdm name="mrv_9"/></StgValue>
</operation>

<operation id="275" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="tmp_4" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="339" bw="0" op_0_bw="160">
<![CDATA[
:20  ret { i16, i16, i16, i16, i16, i16, i16, i16, i16, i16 } %mrv_9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="276" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="317" bw="0" op_0_bw="0">
<![CDATA[
.preheader.backedge:0  br label %.preheader

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
