../../lib/testbench/testbench_macros.svh
../../lib/testbench/testbench_pkg.sv
../../lib/mvu/mvu_pkg.sv
../../lib/utils/utils.sv
../../../ip/build/xilinx/bram64k_64x1024_xilinx/simulation/blk_mem_gen_v8_4.v
../../../ip/build/xilinx/bram64k_64x1024_xilinx/sim/bram64k_64x1024_xilinx.v
../../../ip/build/xilinx/bram2m_xilinx/simulation/blk_mem_gen_v8_4.v
../../../ip/build/xilinx/bram2m_xilinx/sim/bram2m_xilinx.v
../3RD_PARTY_IP/rtl/altera_mf.v
../../../verilog/bram64k.v
../../../verilog/bank64k.v
../../../verilog/bram2m.v
../../../verilog/cdru.v
../../../verilog/cdwu.v
../../../verilog/maxpool.v
../../../verilog/mvp.v
../../../verilog/mvu.v
../../../verilog/shacc.v
../../../verilog/vvp.v
../../../verilog/interconn.v
../../../verilog/quantser.v
../../../verilog/quantser_ctrl.v
../../../verilog/outagu.v
../../../verilog/inagu.sv
../../../verilog/agu.sv
../../../verilog/zigzagu.v
../../../verilog/controller.v
../../../verilog/shiftreg.v
../../../verilog/fixedpointscaler.v
../../../verilog/fixedpointadder.sv
../../../verilog/ram_simple2port.v
../../../verilog/mvutop.sv
../../lib/testbench/testbench_top.sv
