#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Dec 20 08:46:57 2021
# Process ID: 14516
# Current directory: C:/Users/itama/Desktop/esercizio_esame_ASDI
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5188 C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.xpr
# Log file: C:/Users/itama/Desktop/esercizio_esame_ASDI/vivado.log
# Journal file: C:/Users/itama/Desktop/esercizio_esame_ASDI\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:19 ; elapsed = 00:00:46 . Memory (MB): peak = 933.094 ; gain = 325.027
file mkdir C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new
close [ open C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/ROM.vhd w ]
add_files C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/ROM.vhd
update_compile_order -fileset sources_1
close [ open C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/counter.vhd w ]
add_files C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/counter.vhd
update_compile_order -fileset sources_1
close [ open C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/registro.vhd w ]
add_files C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/registro.vhd
update_compile_order -fileset sources_1
close [ open C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/OperativeUnit_A.vhd w ]
add_files C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/OperativeUnit_A.vhd
update_compile_order -fileset sources_1
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\counter.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\ROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\registro.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\OperativeUnit_A.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\counter.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\ROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\registro.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\OperativeUnit_A.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\counter.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\ROM.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\registro.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\OperativeUnit_A.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
close [ open C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/ControlUnit_A.vhd w ]
add_files C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/ControlUnit_A.vhd
update_compile_order -fileset sources_1
close [ open C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/NodoA.vhd w ]
add_files C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/NodoA.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
file mkdir C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sim_1/new/NodoA_TB.vhd w ]
add_files -fileset sim_1 C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sim_1/new/NodoA_TB.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'NodoA_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj NodoA_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/ControlUnit_A.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ControlUnit_A'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/NodoA.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'NodoA'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ROM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/registro.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'registro'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/OperativeUnit_A.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'OperativeUnit_A'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sim_1/new/NodoA_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'NodoA_TB'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xelab -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NodoA_TB_behav xil_defaultlib.NodoA_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NodoA_TB_behav xil_defaultlib.NodoA_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <rst> does not exist in entity <OperativeUnit_A>.  Please compare the definition of block <OperativeUnit_A> to its component declaration and its instantion to detect the mismatch. [C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/NodoA.vhd:19]
ERROR: [VRFC 10-664] expression has 16 elements ; expected 8 [C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/NodoA.vhd:23]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit nodoa_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 973.094 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'NodoA_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj NodoA_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/NodoA.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'NodoA'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xelab -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NodoA_TB_behav xil_defaultlib.NodoA_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NodoA_TB_behav xil_defaultlib.NodoA_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-664] expression has 16 elements ; expected 8 [C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sim_1/new/NodoA_TB.vhd:41]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit nodoa_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'NodoA_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj NodoA_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sim_1/new/NodoA_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'NodoA_TB'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xelab -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NodoA_TB_behav xil_defaultlib.NodoA_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NodoA_TB_behav xil_defaultlib.NodoA_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ControlUnit_A [controlunit_a_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.registro [\registro(n=8)\]
Compiling architecture structural of entity xil_defaultlib.OperativeUnit_A [operativeunit_a_default]
Compiling architecture structural of entity xil_defaultlib.NodoA [nodoa_default]
Compiling architecture behavioral of entity xil_defaultlib.nodoa_tb
Built simulation snapshot NodoA_TB_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim/xsim.dir/NodoA_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim/xsim.dir/NodoA_TB_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Dec 20 10:19:00 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 110.324 ; gain = 23.836
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 20 10:19:00 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:18 . Memory (MB): peak = 988.738 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '18' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "NodoA_TB_behav -key {Behavioral:sim_1:Functional:NodoA_TB} -tclbatch {NodoA_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source NodoA_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'NodoA_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:07 ; elapsed = 00:00:25 . Memory (MB): peak = 1004.168 ; gain = 15.430
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 1014.211 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'NodoA_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj NodoA_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xelab -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NodoA_TB_behav xil_defaultlib.NodoA_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NodoA_TB_behav xil_defaultlib.NodoA_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1014.211 ; gain = 0.000
save_wave_config {C:/Users/itama/Desktop/esercizio_esame_ASDI/NodoA_TB_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/itama/Desktop/esercizio_esame_ASDI/NodoA_TB_behav.wcfg
set_property xsim.view C:/Users/itama/Desktop/esercizio_esame_ASDI/NodoA_TB_behav.wcfg [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'NodoA_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj NodoA_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sim_1/new/NodoA_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'NodoA_TB'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xelab -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NodoA_TB_behav xil_defaultlib.NodoA_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NodoA_TB_behav xil_defaultlib.NodoA_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ControlUnit_A [controlunit_a_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.registro [\registro(n=8)\]
Compiling architecture structural of entity xil_defaultlib.OperativeUnit_A [operativeunit_a_default]
Compiling architecture structural of entity xil_defaultlib.NodoA [nodoa_default]
Compiling architecture behavioral of entity xil_defaultlib.nodoa_tb
Built simulation snapshot NodoA_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "NodoA_TB_behav -key {Behavioral:sim_1:Functional:NodoA_TB} -tclbatch {NodoA_TB.tcl} -view {C:/Users/itama/Desktop/esercizio_esame_ASDI/NodoA_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/itama/Desktop/esercizio_esame_ASDI/NodoA_TB_behav.wcfg
source NodoA_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'NodoA_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1056.930 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'NodoA_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj NodoA_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sim_1/new/NodoA_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'NodoA_TB'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xelab -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NodoA_TB_behav xil_defaultlib.NodoA_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NodoA_TB_behav xil_defaultlib.NodoA_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ControlUnit_A [controlunit_a_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.registro [\registro(n=8)\]
Compiling architecture structural of entity xil_defaultlib.OperativeUnit_A [operativeunit_a_default]
Compiling architecture structural of entity xil_defaultlib.NodoA [nodoa_default]
Compiling architecture behavioral of entity xil_defaultlib.nodoa_tb
Built simulation snapshot NodoA_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1056.930 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'NodoA_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj NodoA_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sim_1/new/NodoA_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'NodoA_TB'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xelab -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NodoA_TB_behav xil_defaultlib.NodoA_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NodoA_TB_behav xil_defaultlib.NodoA_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ControlUnit_A [controlunit_a_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.registro [\registro(n=8)\]
Compiling architecture structural of entity xil_defaultlib.OperativeUnit_A [operativeunit_a_default]
Compiling architecture structural of entity xil_defaultlib.NodoA [nodoa_default]
Compiling architecture behavioral of entity xil_defaultlib.nodoa_tb
Built simulation snapshot NodoA_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1355.324 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'NodoA_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj NodoA_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sim_1/new/NodoA_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'NodoA_TB'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xelab -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NodoA_TB_behav xil_defaultlib.NodoA_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NodoA_TB_behav xil_defaultlib.NodoA_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ControlUnit_A [controlunit_a_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.registro [\registro(n=8)\]
Compiling architecture structural of entity xil_defaultlib.OperativeUnit_A [operativeunit_a_default]
Compiling architecture structural of entity xil_defaultlib.NodoA [nodoa_default]
Compiling architecture behavioral of entity xil_defaultlib.nodoa_tb
Built simulation snapshot NodoA_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1355.324 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'NodoA_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj NodoA_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xelab -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NodoA_TB_behav xil_defaultlib.NodoA_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NodoA_TB_behav xil_defaultlib.NodoA_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1355.324 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'NodoA_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj NodoA_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sim_1/new/NodoA_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'NodoA_TB'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xelab -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NodoA_TB_behav xil_defaultlib.NodoA_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NodoA_TB_behav xil_defaultlib.NodoA_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ControlUnit_A [controlunit_a_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.registro [\registro(n=8)\]
Compiling architecture structural of entity xil_defaultlib.OperativeUnit_A [operativeunit_a_default]
Compiling architecture structural of entity xil_defaultlib.NodoA [nodoa_default]
Compiling architecture behavioral of entity xil_defaultlib.nodoa_tb
Built simulation snapshot NodoA_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1355.324 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'NodoA_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj NodoA_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xelab -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NodoA_TB_behav xil_defaultlib.NodoA_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NodoA_TB_behav xil_defaultlib.NodoA_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1355.324 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'NodoA_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj NodoA_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sim_1/new/NodoA_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'NodoA_TB'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xelab -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NodoA_TB_behav xil_defaultlib.NodoA_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NodoA_TB_behav xil_defaultlib.NodoA_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ControlUnit_A [controlunit_a_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.registro [\registro(n=8)\]
Compiling architecture structural of entity xil_defaultlib.OperativeUnit_A [operativeunit_a_default]
Compiling architecture structural of entity xil_defaultlib.NodoA [nodoa_default]
Compiling architecture behavioral of entity xil_defaultlib.nodoa_tb
Built simulation snapshot NodoA_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1355.324 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'NodoA_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj NodoA_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sim_1/new/NodoA_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'NodoA_TB'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xelab -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NodoA_TB_behav xil_defaultlib.NodoA_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NodoA_TB_behav xil_defaultlib.NodoA_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ControlUnit_A [controlunit_a_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.registro [\registro(n=8)\]
Compiling architecture structural of entity xil_defaultlib.OperativeUnit_A [operativeunit_a_default]
Compiling architecture structural of entity xil_defaultlib.NodoA [nodoa_default]
Compiling architecture behavioral of entity xil_defaultlib.nodoa_tb
Built simulation snapshot NodoA_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1355.324 ; gain = 0.000
save_wave_config {C:/Users/itama/Desktop/esercizio_esame_ASDI/NodoA_TB_behav.wcfg}
close_sim
INFO: [Simtcl 6-16] Simulation closed
close [ open C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/Multiplexer.vhd w ]
add_files C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/Multiplexer.vhd
update_compile_order -fileset sources_1
close [ open C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/OperativeUnit_B.vhd w ]
add_files C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/OperativeUnit_B.vhd
update_compile_order -fileset sources_1
close [ open C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/memory.vhd w ]
add_files C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/memory.vhd
update_compile_order -fileset sources_1
close [ open C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/sommatore.vhd w ]
add_files C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/sommatore.vhd
update_compile_order -fileset sources_1
close [ open C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/comparatore.vhd w ]
add_files C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/comparatore.vhd
update_compile_order -fileset sources_1
close [ open C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/ControlUnit_B.vhd w ]
add_files C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/ControlUnit_B.vhd
update_compile_order -fileset sources_1
close [ open C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/NodoB.vhd w ]
add_files C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/NodoB.vhd
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sim_1/new/NodoB_TB.vhd w ]
add_files -fileset sim_1 C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sim_1/new/NodoB_TB.vhd
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'NodoA_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj NodoA_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xelab -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NodoA_TB_behav xil_defaultlib.NodoA_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NodoA_TB_behav xil_defaultlib.NodoA_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "NodoA_TB_behav -key {Behavioral:sim_1:Functional:NodoA_TB} -tclbatch {NodoA_TB.tcl} -view {C:/Users/itama/Desktop/esercizio_esame_ASDI/NodoA_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/itama/Desktop/esercizio_esame_ASDI/NodoA_TB_behav.wcfg
source NodoA_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'NodoA_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1355.324 ; gain = 0.000
set_property top NodoB_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\NodoB.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\NodoA.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\Multiplexer.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\ControlUnit_A.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\OperativeUnit_B.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sim_1\new\NodoB_TB.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\ControlUnit_B.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\NodoB.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\NodoA.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\Multiplexer.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\ControlUnit_A.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\OperativeUnit_B.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sim_1\new\NodoB_TB.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\ControlUnit_B.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\NodoB.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\NodoA.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\Multiplexer.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\ControlUnit_A.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\OperativeUnit_B.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sim_1\new\NodoB_TB.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\ControlUnit_B.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\NodoB.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\NodoA.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\Multiplexer.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\ControlUnit_A.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\OperativeUnit_B.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sim_1\new\NodoB_TB.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\ControlUnit_B.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\NodoB.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\NodoA.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\Multiplexer.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\ControlUnit_A.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\OperativeUnit_B.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sim_1\new\NodoB_TB.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\ControlUnit_B.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\NodoB.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\NodoA.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\Multiplexer.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\ControlUnit_A.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\OperativeUnit_B.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sim_1\new\NodoB_TB.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\ControlUnit_B.vhd:]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: Impossibile accedere al file. Il file  utilizzato da un altro processo: "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'NodoB_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj NodoB_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/ControlUnit_B.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ControlUnit_B'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/Multiplexer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Multiplexer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/NodoB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'NodoB'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/OperativeUnit_B.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'OperativeUnit_B'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/comparatore.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'comparatore'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Memory'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/sommatore.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sommatore'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sim_1/new/NodoB_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'NodoB_TB'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xelab -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NodoB_TB_behav xil_defaultlib.NodoB_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NodoB_TB_behav xil_defaultlib.NodoB_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2335] case statement does not cover all choices. 'others' clause is needed [C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/ControlUnit_B.vhd:73]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit nodob_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'NodoB_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj NodoB_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/ControlUnit_B.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ControlUnit_B'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xelab -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NodoB_TB_behav xil_defaultlib.NodoB_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NodoB_TB_behav xil_defaultlib.NodoB_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3311] expression has 3 elements ; formal 'o' expects 8 [C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/OperativeUnit_B.vhd:141]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit nodob_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'NodoB_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj NodoB_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/OperativeUnit_B.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'OperativeUnit_B'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xelab -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NodoB_TB_behav xil_defaultlib.NodoB_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NodoB_TB_behav xil_defaultlib.NodoB_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2335] selected assignment statement does not cover all choices. 'others' clause is needed [C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/Multiplexer.vhd:27]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit nodob_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'NodoB_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj NodoB_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/Multiplexer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Multiplexer'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xelab -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NodoB_TB_behav xil_defaultlib.NodoB_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NodoB_TB_behav xil_defaultlib.NodoB_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3311] expression has 16 elements ; formal 'output' expects 8 [C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/OperativeUnit_B.vhd:148]
ERROR: [VRFC 10-3311] expression has 2 elements ; formal 'address' expects 3 [C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/OperativeUnit_B.vhd:149]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit nodob_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'NodoB_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj NodoB_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/OperativeUnit_B.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'OperativeUnit_B'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xelab -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NodoB_TB_behav xil_defaultlib.NodoB_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NodoB_TB_behav xil_defaultlib.NodoB_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3311] expression has 2 elements ; formal 'address' expects 3 [C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/OperativeUnit_B.vhd:149]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit nodob_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'NodoB_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj NodoB_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/OperativeUnit_B.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'OperativeUnit_B'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xelab -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NodoB_TB_behav xil_defaultlib.NodoB_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NodoB_TB_behav xil_defaultlib.NodoB_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3311] expression has 2 elements ; formal 'address' expects 3 [C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/OperativeUnit_B.vhd:153]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit nodob_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'NodoB_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj NodoB_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/OperativeUnit_B.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'OperativeUnit_B'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xelab -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NodoB_TB_behav xil_defaultlib.NodoB_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NodoB_TB_behav xil_defaultlib.NodoB_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ControlUnit_B [controlunit_b_default]
Compiling architecture behavioral of entity xil_defaultlib.registro [\registro(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.sommatore [sommatore_default]
Compiling architecture behavioral of entity xil_defaultlib.comparatore [comparatore_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer [\Multiplexer(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.counter [\counter(m=4)\]
Compiling architecture behavioral of entity xil_defaultlib.Memory [\Memory(n=8,m=4)\]
Compiling architecture behavioral of entity xil_defaultlib.counter [counter_default]
Compiling architecture structural of entity xil_defaultlib.OperativeUnit_B [operativeunit_b_default]
Compiling architecture structural of entity xil_defaultlib.NodoB [nodob_default]
Compiling architecture behavioral of entity xil_defaultlib.nodob_tb
Built simulation snapshot NodoB_TB_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim/xsim.dir/NodoB_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim/xsim.dir/NodoB_TB_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Dec 20 13:25:54 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 20 13:25:54 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1355.324 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '8' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "NodoB_TB_behav -key {Behavioral:sim_1:Functional:NodoB_TB} -tclbatch {NodoB_TB.tcl} -view {C:/Users/itama/Desktop/esercizio_esame_ASDI/NodoA_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/itama/Desktop/esercizio_esame_ASDI/NodoA_TB_behav.wcfg
WARNING: Simulation object /NodoA_TB/clk was not found in the design.
WARNING: Simulation object /NodoA_TB/data_out was not found in the design.
WARNING: Simulation object /NodoA_TB/start was not found in the design.
WARNING: Simulation object /NodoA_TB/ack was not found in the design.
WARNING: Simulation object /NodoA_TB/r was not found in the design.
WARNING: Simulation object /NodoA_TB/uut/a_controlunit/state was not found in the design.
WARNING: Simulation object /NodoA_TB/uut/a_controlunit/conteggio was not found in the design.
source NodoB_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'NodoB_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1355.324 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1355.324 ; gain = 0.000
set_property top NodoB [current_fileset]
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'NodoB_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj NodoB_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xelab -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NodoB_TB_behav xil_defaultlib.NodoB_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NodoB_TB_behav xil_defaultlib.NodoB_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "NodoB_TB_behav -key {Behavioral:sim_1:Functional:NodoB_TB} -tclbatch {NodoB_TB.tcl} -view {C:/Users/itama/Desktop/esercizio_esame_ASDI/NodoA_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/itama/Desktop/esercizio_esame_ASDI/NodoA_TB_behav.wcfg
WARNING: Simulation object /NodoA_TB/clk was not found in the design.
WARNING: Simulation object /NodoA_TB/data_out was not found in the design.
WARNING: Simulation object /NodoA_TB/start was not found in the design.
WARNING: Simulation object /NodoA_TB/ack was not found in the design.
WARNING: Simulation object /NodoA_TB/r was not found in the design.
WARNING: Simulation object /NodoA_TB/uut/a_controlunit/state was not found in the design.
WARNING: Simulation object /NodoA_TB/uut/a_controlunit/conteggio was not found in the design.
source NodoB_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'NodoB_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1355.324 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'NodoB_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj NodoB_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xelab -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NodoB_TB_behav xil_defaultlib.NodoB_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NodoB_TB_behav xil_defaultlib.NodoB_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1355.324 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
export_ip_user_files -of_objects  [get_files C:/Users/itama/Desktop/esercizio_esame_ASDI/NodoA_TB_behav.wcfg] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/itama/Desktop/esercizio_esame_ASDI/NodoA_TB_behav.wcfg
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'NodoB_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj NodoB_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xelab -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NodoB_TB_behav xil_defaultlib.NodoB_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NodoB_TB_behav xil_defaultlib.NodoB_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "NodoB_TB_behav -key {Behavioral:sim_1:Functional:NodoB_TB} -tclbatch {NodoB_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source NodoB_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'NodoB_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1355.324 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'NodoB_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj NodoB_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xelab -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NodoB_TB_behav xil_defaultlib.NodoB_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NodoB_TB_behav xil_defaultlib.NodoB_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1355.324 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'NodoB_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj NodoB_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/NodoB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'NodoB'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xelab -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NodoB_TB_behav xil_defaultlib.NodoB_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NodoB_TB_behav xil_defaultlib.NodoB_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ControlUnit_B [controlunit_b_default]
Compiling architecture behavioral of entity xil_defaultlib.registro [\registro(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.sommatore [sommatore_default]
Compiling architecture behavioral of entity xil_defaultlib.comparatore [comparatore_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer [\Multiplexer(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.counter [\counter(m=4)\]
Compiling architecture behavioral of entity xil_defaultlib.Memory [\Memory(n=8,m=4)\]
Compiling architecture behavioral of entity xil_defaultlib.counter [counter_default]
Compiling architecture structural of entity xil_defaultlib.OperativeUnit_B [operativeunit_b_default]
Compiling architecture structural of entity xil_defaultlib.NodoB [nodob_default]
Compiling architecture behavioral of entity xil_defaultlib.nodob_tb
Built simulation snapshot NodoB_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1355.324 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'NodoB_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj NodoB_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sim_1/new/NodoB_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'NodoB_TB'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xelab -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NodoB_TB_behav xil_defaultlib.NodoB_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NodoB_TB_behav xil_defaultlib.NodoB_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ControlUnit_B [controlunit_b_default]
Compiling architecture behavioral of entity xil_defaultlib.registro [\registro(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.sommatore [sommatore_default]
Compiling architecture behavioral of entity xil_defaultlib.comparatore [comparatore_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer [\Multiplexer(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.counter [\counter(m=4)\]
Compiling architecture behavioral of entity xil_defaultlib.Memory [\Memory(n=8,m=4)\]
Compiling architecture behavioral of entity xil_defaultlib.counter [counter_default]
Compiling architecture structural of entity xil_defaultlib.OperativeUnit_B [operativeunit_b_default]
Compiling architecture structural of entity xil_defaultlib.NodoB [nodob_default]
Compiling architecture behavioral of entity xil_defaultlib.nodob_tb
Built simulation snapshot NodoB_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1355.324 ; gain = 0.000
run 1 ms
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'NodoB_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj NodoB_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/ControlUnit_B.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ControlUnit_B'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xelab -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NodoB_TB_behav xil_defaultlib.NodoB_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NodoB_TB_behav xil_defaultlib.NodoB_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ControlUnit_B [controlunit_b_default]
Compiling architecture behavioral of entity xil_defaultlib.registro [\registro(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.sommatore [sommatore_default]
Compiling architecture behavioral of entity xil_defaultlib.comparatore [comparatore_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer [\Multiplexer(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.counter [\counter(m=4)\]
Compiling architecture behavioral of entity xil_defaultlib.Memory [\Memory(n=8,m=4)\]
Compiling architecture behavioral of entity xil_defaultlib.counter [counter_default]
Compiling architecture structural of entity xil_defaultlib.OperativeUnit_B [operativeunit_b_default]
Compiling architecture structural of entity xil_defaultlib.NodoB [nodob_default]
Compiling architecture behavioral of entity xil_defaultlib.nodob_tb
Built simulation snapshot NodoB_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1355.324 ; gain = 0.000
run 1 ms
save_wave_config {C:/Users/itama/Desktop/esercizio_esame_ASDI/NodoB_TB_behav.wcfg}
add_files -fileset sim_1 -norecurse C:/Users/itama/Desktop/esercizio_esame_ASDI/NodoB_TB_behav.wcfg
set_property xsim.view {C:/Users/itama/Desktop/esercizio_esame_ASDI/NodoA_TB_behav.wcfg C:/Users/itama/Desktop/esercizio_esame_ASDI/NodoB_TB_behav.wcfg} [get_filesets sim_1]
close_sim
INFO: [Simtcl 6-16] Simulation closed
close [ open C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/SistemaHandshaking.vhd w ]
add_files C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/SistemaHandshaking.vhd
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sim_1/new/SistemaHandshaking_TB.vhd w ]
add_files -fileset sim_1 C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sim_1/new/SistemaHandshaking_TB.vhd
update_compile_order -fileset sim_1
set_property top SistemaHandshaking [current_fileset]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sim_1\new\SistemaHandshaking_TB.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\SistemaHandshaking.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\ControlUnit_A.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\OperativeUnit_B.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\ControlUnit_B.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sources_1
set_property top SistemaHandshaking_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SistemaHandshaking_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SistemaHandshaking_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xelab -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SistemaHandshaking_TB_behav xil_defaultlib.SistemaHandshaking_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SistemaHandshaking_TB_behav xil_defaultlib.SistemaHandshaking_TB -log elaborate.log 
Using 2 slave threads.
ERROR: [XSIM 43-3225] Cannot find design unit xil_defaultlib.SistemaHandshaking_TB in library work located at xsim.dir/work.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SistemaHandshaking_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SistemaHandshaking_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xelab -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SistemaHandshaking_TB_behav xil_defaultlib.SistemaHandshaking_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SistemaHandshaking_TB_behav xil_defaultlib.SistemaHandshaking_TB -log elaborate.log 
Using 2 slave threads.
ERROR: [XSIM 43-3225] Cannot find design unit xil_defaultlib.SistemaHandshaking_TB in library work located at xsim.dir/work.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SistemaHandshaking_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SistemaHandshaking_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/SistemaHandshaking.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SistemaHandshaking'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sim_1/new/SistemaHandshaking_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SistemaHandshaking_TB'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xelab -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SistemaHandshaking_TB_behav xil_defaultlib.SistemaHandshaking_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SistemaHandshaking_TB_behav xil_defaultlib.SistemaHandshaking_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ControlUnit_A [controlunit_a_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.registro [\registro(n=8)\]
Compiling architecture structural of entity xil_defaultlib.OperativeUnit_A [operativeunit_a_default]
Compiling architecture structural of entity xil_defaultlib.NodoA [nodoa_default]
Compiling architecture behavioral of entity xil_defaultlib.ControlUnit_B [controlunit_b_default]
Compiling architecture behavioral of entity xil_defaultlib.sommatore [sommatore_default]
Compiling architecture behavioral of entity xil_defaultlib.comparatore [comparatore_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer [\Multiplexer(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.counter [\counter(m=4)\]
Compiling architecture behavioral of entity xil_defaultlib.Memory [\Memory(n=8,m=4)\]
Compiling architecture structural of entity xil_defaultlib.OperativeUnit_B [operativeunit_b_default]
Compiling architecture structural of entity xil_defaultlib.NodoB [nodob_default]
Compiling architecture structural of entity xil_defaultlib.SistemaHandshaking [sistemahandshaking_default]
Compiling architecture behavioral of entity xil_defaultlib.sistemahandshaking_tb
Built simulation snapshot SistemaHandshaking_TB_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim/xsim.dir/SistemaHandshaking_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim/xsim.dir/SistemaHandshaking_TB_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Dec 20 14:03:39 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 110.250 ; gain = 23.773
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 20 14:03:39 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:10 . Memory (MB): peak = 1355.324 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SistemaHandshaking_TB_behav -key {Behavioral:sim_1:Functional:SistemaHandshaking_TB} -tclbatch {SistemaHandshaking_TB.tcl} -view {C:/Users/itama/Desktop/esercizio_esame_ASDI/NodoB_TB_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
open_wave_config C:/Users/itama/Desktop/esercizio_esame_ASDI/NodoB_TB_behav.wcfg
WARNING: Simulation object /NodoB_TB/clk was not found in the design.
WARNING: Simulation object /NodoB_TB/data_in was not found in the design.
WARNING: Simulation object /NodoB_TB/mode_selection was not found in the design.
WARNING: Simulation object /NodoB_TB/ack was not found in the design.
WARNING: Simulation object /NodoB_TB/r was not found in the design.
WARNING: Simulation object /NodoB_TB/uut/operativeunit/mem/data was not found in the design.
WARNING: Simulation object /NodoB_TB/uut/controlunit/state was not found in the design.
source SistemaHandshaking_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SistemaHandshaking_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:14 . Memory (MB): peak = 1355.324 ; gain = 0.000
export_ip_user_files -of_objects  [get_files C:/Users/itama/Desktop/esercizio_esame_ASDI/NodoB_TB_behav.wcfg] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/itama/Desktop/esercizio_esame_ASDI/NodoB_TB_behav.wcfg
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1355.324 ; gain = 0.000
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SistemaHandshaking_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SistemaHandshaking_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xelab -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SistemaHandshaking_TB_behav xil_defaultlib.SistemaHandshaking_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SistemaHandshaking_TB_behav xil_defaultlib.SistemaHandshaking_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SistemaHandshaking_TB_behav -key {Behavioral:sim_1:Functional:SistemaHandshaking_TB} -tclbatch {SistemaHandshaking_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source SistemaHandshaking_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SistemaHandshaking_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1355.324 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SistemaHandshaking_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SistemaHandshaking_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xelab -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SistemaHandshaking_TB_behav xil_defaultlib.SistemaHandshaking_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SistemaHandshaking_TB_behav xil_defaultlib.SistemaHandshaking_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1355.324 ; gain = 0.000
run 1 ms
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SistemaHandshaking_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SistemaHandshaking_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xelab -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SistemaHandshaking_TB_behav xil_defaultlib.SistemaHandshaking_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SistemaHandshaking_TB_behav xil_defaultlib.SistemaHandshaking_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1569.797 ; gain = 0.000
run 1 ms
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SistemaHandshaking_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SistemaHandshaking_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/ControlUnit_A.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ControlUnit_A'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/ControlUnit_B.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ControlUnit_B'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/NodoA.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'NodoA'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/NodoB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'NodoB'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/OperativeUnit_A.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'OperativeUnit_A'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/SistemaHandshaking.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SistemaHandshaking'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sim_1/new/SistemaHandshaking_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SistemaHandshaking_TB'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xelab -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SistemaHandshaking_TB_behav xil_defaultlib.SistemaHandshaking_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SistemaHandshaking_TB_behav xil_defaultlib.SistemaHandshaking_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ControlUnit_A [controlunit_a_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.registro [\registro(n=8)\]
Compiling architecture structural of entity xil_defaultlib.OperativeUnit_A [operativeunit_a_default]
Compiling architecture structural of entity xil_defaultlib.NodoA [nodoa_default]
Compiling architecture behavioral of entity xil_defaultlib.ControlUnit_B [controlunit_b_default]
Compiling architecture behavioral of entity xil_defaultlib.sommatore [sommatore_default]
Compiling architecture behavioral of entity xil_defaultlib.comparatore [comparatore_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer [\Multiplexer(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.counter [\counter(m=4)\]
Compiling architecture behavioral of entity xil_defaultlib.Memory [\Memory(n=8,m=4)\]
Compiling architecture structural of entity xil_defaultlib.OperativeUnit_B [operativeunit_b_default]
Compiling architecture structural of entity xil_defaultlib.NodoB [nodob_default]
Compiling architecture structural of entity xil_defaultlib.SistemaHandshaking [sistemahandshaking_default]
Compiling architecture behavioral of entity xil_defaultlib.sistemahandshaking_tb
Built simulation snapshot SistemaHandshaking_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:09 . Memory (MB): peak = 1569.797 ; gain = 0.000
run 1 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SistemaHandshaking_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SistemaHandshaking_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/ControlUnit_A.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ControlUnit_A'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/ControlUnit_B.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ControlUnit_B'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/Multiplexer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Multiplexer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/NodoA.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'NodoA'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/NodoB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'NodoB'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ROM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/registro.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'registro'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/OperativeUnit_A.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'OperativeUnit_A'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/OperativeUnit_B.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'OperativeUnit_B'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/SistemaHandshaking.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SistemaHandshaking'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/comparatore.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'comparatore'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Memory'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/sommatore.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sommatore'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sim_1/new/SistemaHandshaking_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SistemaHandshaking_TB'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xelab -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SistemaHandshaking_TB_behav xil_defaultlib.SistemaHandshaking_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SistemaHandshaking_TB_behav xil_defaultlib.SistemaHandshaking_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ControlUnit_A [controlunit_a_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.registro [\registro(n=8)\]
Compiling architecture structural of entity xil_defaultlib.OperativeUnit_A [operativeunit_a_default]
Compiling architecture structural of entity xil_defaultlib.NodoA [nodoa_default]
Compiling architecture behavioral of entity xil_defaultlib.ControlUnit_B [controlunit_b_default]
Compiling architecture behavioral of entity xil_defaultlib.sommatore [sommatore_default]
Compiling architecture behavioral of entity xil_defaultlib.comparatore [comparatore_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer [\Multiplexer(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.counter [\counter(m=4)\]
Compiling architecture behavioral of entity xil_defaultlib.Memory [\Memory(n=8,m=4)\]
Compiling architecture structural of entity xil_defaultlib.OperativeUnit_B [operativeunit_b_default]
Compiling architecture structural of entity xil_defaultlib.NodoB [nodob_default]
Compiling architecture structural of entity xil_defaultlib.SistemaHandshaking [sistemahandshaking_default]
Compiling architecture behavioral of entity xil_defaultlib.sistemahandshaking_tb
Built simulation snapshot SistemaHandshaking_TB_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim/xsim.dir/SistemaHandshaking_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim/xsim.dir/SistemaHandshaking_TB_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Dec 20 15:19:12 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 110.250 ; gain = 23.688
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 20 15:19:12 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1569.797 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '9' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SistemaHandshaking_TB_behav -key {Behavioral:sim_1:Functional:SistemaHandshaking_TB} -tclbatch {SistemaHandshaking_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source SistemaHandshaking_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SistemaHandshaking_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:13 . Memory (MB): peak = 1569.797 ; gain = 0.000
run 1 ms
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1569.797 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SistemaHandshaking_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SistemaHandshaking_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xelab -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SistemaHandshaking_TB_behav xil_defaultlib.SistemaHandshaking_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SistemaHandshaking_TB_behav xil_defaultlib.SistemaHandshaking_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:14 . Memory (MB): peak = 1569.797 ; gain = 0.000
run 1 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top NodoB_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sim_1\new\SistemaHandshaking_TB.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\SistemaHandshaking.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sim_1\new\NodoA_TB.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sim_1\new\NodoB_TB.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sim_1\new\SistemaHandshaking_TB.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\SistemaHandshaking.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sim_1\new\NodoA_TB.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sim_1\new\NodoB_TB.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'NodoB_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj NodoB_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sim_1/new/NodoB_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'NodoB_TB'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xelab -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NodoB_TB_behav xil_defaultlib.NodoB_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NodoB_TB_behav xil_defaultlib.NodoB_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ControlUnit_B [controlunit_b_default]
Compiling architecture behavioral of entity xil_defaultlib.registro [\registro(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.sommatore [sommatore_default]
Compiling architecture behavioral of entity xil_defaultlib.comparatore [comparatore_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer [\Multiplexer(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.counter [\counter(m=4)\]
Compiling architecture behavioral of entity xil_defaultlib.Memory [\Memory(n=8,m=4)\]
Compiling architecture behavioral of entity xil_defaultlib.counter [counter_default]
Compiling architecture structural of entity xil_defaultlib.OperativeUnit_B [operativeunit_b_default]
Compiling architecture structural of entity xil_defaultlib.NodoB [nodob_default]
Compiling architecture behavioral of entity xil_defaultlib.nodob_tb
Built simulation snapshot NodoB_TB_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim/xsim.dir/NodoB_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim/xsim.dir/NodoB_TB_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Dec 20 15:21:29 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:08 . Memory (MB): peak = 110.207 ; gain = 17.922
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 20 15:21:29 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:12 . Memory (MB): peak = 1569.797 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "NodoB_TB_behav -key {Behavioral:sim_1:Functional:NodoB_TB} -tclbatch {NodoB_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source NodoB_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'NodoB_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:16 . Memory (MB): peak = 1569.797 ; gain = 0.000
run 1 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1569.797 ; gain = 0.000
set_property top NodoA_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'NodoA_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj NodoA_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sim_1/new/NodoA_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'NodoA_TB'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xelab -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NodoA_TB_behav xil_defaultlib.NodoA_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NodoA_TB_behav xil_defaultlib.NodoA_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ControlUnit_A [controlunit_a_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.counter [counter_default]
Compiling architecture behavioral of entity xil_defaultlib.registro [\registro(n=8)\]
Compiling architecture structural of entity xil_defaultlib.OperativeUnit_A [operativeunit_a_default]
Compiling architecture structural of entity xil_defaultlib.NodoA [nodoa_default]
Compiling architecture behavioral of entity xil_defaultlib.nodoa_tb
Built simulation snapshot NodoA_TB_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim/xsim.dir/NodoA_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim/xsim.dir/NodoA_TB_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Dec 20 15:24:26 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 110.176 ; gain = 17.879
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 20 15:24:26 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 1569.797 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '10' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "NodoA_TB_behav -key {Behavioral:sim_1:Functional:NodoA_TB} -tclbatch {NodoA_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source NodoA_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'NodoA_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1569.797 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1569.797 ; gain = 0.000
set_property top SistemaHandshaking_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SistemaHandshaking_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SistemaHandshaking_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/ControlUnit_A.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ControlUnit_A'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/OperativeUnit_A.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'OperativeUnit_A'
INFO: [USF-XSim-69] 'compile' step finished in '5' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xelab -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SistemaHandshaking_TB_behav xil_defaultlib.SistemaHandshaking_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SistemaHandshaking_TB_behav xil_defaultlib.SistemaHandshaking_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <buffer_write> does not exist in entity <ControlUnit_A>.  Please compare the definition of block <ControlUnit_A> to its component declaration and its instantion to detect the mismatch. [C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/NodoA.vhd:35]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit sistemahandshaking_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1569.797 ; gain = 0.000
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SistemaHandshaking_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SistemaHandshaking_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xelab -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SistemaHandshaking_TB_behav xil_defaultlib.SistemaHandshaking_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SistemaHandshaking_TB_behav xil_defaultlib.SistemaHandshaking_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-718] formal port <buffer_write> does not exist in entity <ControlUnit_A>.  Please compare the definition of block <ControlUnit_A> to its component declaration and its instantion to detect the mismatch. [C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/NodoA.vhd:35]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit sistemahandshaking_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SistemaHandshaking_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SistemaHandshaking_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/NodoA.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'NodoA'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/SistemaHandshaking.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SistemaHandshaking'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sim_1/new/SistemaHandshaking_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SistemaHandshaking_TB'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xelab -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SistemaHandshaking_TB_behav xil_defaultlib.SistemaHandshaking_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SistemaHandshaking_TB_behav xil_defaultlib.SistemaHandshaking_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-3353] formal port 'buffer_write' has no actual or default value [C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/OperativeUnit_A.vhd:10]
ERROR: [XSIM 43-3321] Static elaboration of top level VHDL design unit sistemahandshaking_tb in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SistemaHandshaking_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SistemaHandshaking_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/OperativeUnit_A.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'OperativeUnit_A'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xelab -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SistemaHandshaking_TB_behav xil_defaultlib.SistemaHandshaking_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SistemaHandshaking_TB_behav xil_defaultlib.SistemaHandshaking_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ControlUnit_A [controlunit_a_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.counter [counter_default]
Compiling architecture structural of entity xil_defaultlib.OperativeUnit_A [operativeunit_a_default]
Compiling architecture structural of entity xil_defaultlib.NodoA [nodoa_default]
Compiling architecture behavioral of entity xil_defaultlib.ControlUnit_B [controlunit_b_default]
Compiling architecture behavioral of entity xil_defaultlib.registro [\registro(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.sommatore [sommatore_default]
Compiling architecture behavioral of entity xil_defaultlib.comparatore [comparatore_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer [\Multiplexer(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.counter [\counter(m=4)\]
Compiling architecture behavioral of entity xil_defaultlib.Memory [\Memory(n=8,m=4)\]
Compiling architecture structural of entity xil_defaultlib.OperativeUnit_B [operativeunit_b_default]
Compiling architecture structural of entity xil_defaultlib.NodoB [nodob_default]
Compiling architecture structural of entity xil_defaultlib.SistemaHandshaking [sistemahandshaking_default]
Compiling architecture behavioral of entity xil_defaultlib.sistemahandshaking_tb
Built simulation snapshot SistemaHandshaking_TB_behav
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:13 . Memory (MB): peak = 1569.797 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '13' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SistemaHandshaking_TB_behav -key {Behavioral:sim_1:Functional:SistemaHandshaking_TB} -tclbatch {SistemaHandshaking_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source SistemaHandshaking_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SistemaHandshaking_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:18 . Memory (MB): peak = 1569.797 ; gain = 0.000
run 1 ms
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SistemaHandshaking_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SistemaHandshaking_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xelab -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SistemaHandshaking_TB_behav xil_defaultlib.SistemaHandshaking_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SistemaHandshaking_TB_behav xil_defaultlib.SistemaHandshaking_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 1569.797 ; gain = 0.000
run 1 ms
set_property top NodoA_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\SistemaHandshaking.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\registro.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\NodoA.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\sommatore.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sim_1\new\NodoA_TB.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\ControlUnit_A.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\OperativeUnit_A.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\SistemaHandshaking.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\registro.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\NodoA.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\sommatore.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sim_1\new\NodoA_TB.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\ControlUnit_A.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\OperativeUnit_A.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\SistemaHandshaking.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\registro.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\NodoA.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\sommatore.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sim_1\new\NodoA_TB.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\ControlUnit_A.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\OperativeUnit_A.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\SistemaHandshaking.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\registro.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\NodoA.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\sommatore.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sim_1\new\NodoA_TB.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\ControlUnit_A.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\OperativeUnit_A.vhd:]
ERROR: [Common 17-180] Spawn failed: No error
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
boost::filesystem::remove: Impossibile accedere al file. Il file  utilizzato da un altro processo: "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'NodoA_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj NodoA_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xelab -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NodoA_TB_behav xil_defaultlib.NodoA_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NodoA_TB_behav xil_defaultlib.NodoA_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ControlUnit_A [controlunit_a_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.counter [counter_default]
Compiling architecture structural of entity xil_defaultlib.OperativeUnit_A [operativeunit_a_default]
Compiling architecture structural of entity xil_defaultlib.NodoA [nodoa_default]
Compiling architecture behavioral of entity xil_defaultlib.nodoa_tb
Built simulation snapshot NodoA_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "NodoA_TB_behav -key {Behavioral:sim_1:Functional:NodoA_TB} -tclbatch {NodoA_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source NodoA_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'NodoA_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1689.594 ; gain = 8.453
run 1 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top NodoB_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'NodoB_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj NodoB_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xelab -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NodoB_TB_behav xil_defaultlib.NodoB_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NodoB_TB_behav xil_defaultlib.NodoB_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "NodoB_TB_behav -key {Behavioral:sim_1:Functional:NodoB_TB} -tclbatch {NodoB_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source NodoB_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'NodoB_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 1689.594 ; gain = 0.000
run 1 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top SistemaHandshaking_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SistemaHandshaking_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SistemaHandshaking_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/ControlUnit_A.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ControlUnit_A'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/ControlUnit_B.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ControlUnit_B'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/Multiplexer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Multiplexer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/NodoA.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'NodoA'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/NodoB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'NodoB'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ROM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/OperativeUnit_A.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'OperativeUnit_A'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/OperativeUnit_B.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'OperativeUnit_B'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/SistemaHandshaking.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SistemaHandshaking'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/comparatore.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'comparatore'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Memory'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/registro.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'registro'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/sommatore.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sommatore'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sim_1/new/SistemaHandshaking_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SistemaHandshaking_TB'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xelab -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SistemaHandshaking_TB_behav xil_defaultlib.SistemaHandshaking_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SistemaHandshaking_TB_behav xil_defaultlib.SistemaHandshaking_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ControlUnit_A [controlunit_a_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.counter [counter_default]
Compiling architecture structural of entity xil_defaultlib.OperativeUnit_A [operativeunit_a_default]
Compiling architecture structural of entity xil_defaultlib.NodoA [nodoa_default]
Compiling architecture behavioral of entity xil_defaultlib.ControlUnit_B [controlunit_b_default]
Compiling architecture behavioral of entity xil_defaultlib.registro [\registro(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.sommatore [sommatore_default]
Compiling architecture behavioral of entity xil_defaultlib.comparatore [comparatore_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer [\Multiplexer(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.counter [\counter(m=4)\]
Compiling architecture behavioral of entity xil_defaultlib.Memory [\Memory(n=8,m=4)\]
Compiling architecture structural of entity xil_defaultlib.OperativeUnit_B [operativeunit_b_default]
Compiling architecture structural of entity xil_defaultlib.NodoB [nodob_default]
Compiling architecture structural of entity xil_defaultlib.SistemaHandshaking [sistemahandshaking_default]
Compiling architecture behavioral of entity xil_defaultlib.sistemahandshaking_tb
Built simulation snapshot SistemaHandshaking_TB_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim/xsim.dir/SistemaHandshaking_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim/xsim.dir/SistemaHandshaking_TB_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Dec 20 17:25:09 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 110.242 ; gain = 23.836
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 20 17:25:09 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1689.594 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SistemaHandshaking_TB_behav -key {Behavioral:sim_1:Functional:SistemaHandshaking_TB} -tclbatch {SistemaHandshaking_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source SistemaHandshaking_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SistemaHandshaking_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1689.594 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
close_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1689.594 ; gain = 0.000
close [ open C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/full_adder.vhd w ]
add_files C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/full_adder.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SistemaHandshaking_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SistemaHandshaking_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/ControlUnit_A.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ControlUnit_A'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/NodoA.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'NodoA'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/OperativeUnit_A.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'OperativeUnit_A'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/OperativeUnit_B.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'OperativeUnit_B'
ERROR: [VRFC 10-719] formal port/generic <sub> is not declared in <sommatore> [C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/OperativeUnit_B.vhd:137]
ERROR: [VRFC 10-3782] unit 'structural' ignored due to previous errors [C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/OperativeUnit_B.vhd:51]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/OperativeUnit_B.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SistemaHandshaking_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SistemaHandshaking_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/ControlUnit_A.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ControlUnit_A'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/NodoA.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'NodoA'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/OperativeUnit_A.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'OperativeUnit_A'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/OperativeUnit_B.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'OperativeUnit_B'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/SistemaHandshaking.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SistemaHandshaking'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/full_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'full_adder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/sommatore.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sommatore'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sim_1/new/SistemaHandshaking_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SistemaHandshaking_TB'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xelab -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SistemaHandshaking_TB_behav xil_defaultlib.SistemaHandshaking_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SistemaHandshaking_TB_behav xil_defaultlib.SistemaHandshaking_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ControlUnit_A [controlunit_a_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.counter [counter_default]
Compiling architecture structural of entity xil_defaultlib.OperativeUnit_A [operativeunit_a_default]
Compiling architecture structural of entity xil_defaultlib.NodoA [nodoa_default]
Compiling architecture behavioral of entity xil_defaultlib.ControlUnit_B [controlunit_b_default]
Compiling architecture behavioral of entity xil_defaultlib.registro [\registro(n=8)\]
Compiling architecture dataflow of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture structural of entity xil_defaultlib.sommatore [sommatore_default]
Compiling architecture behavioral of entity xil_defaultlib.comparatore [comparatore_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer [\Multiplexer(n=8)\]
Compiling architecture behavioral of entity xil_defaultlib.counter [\counter(m=4)\]
Compiling architecture behavioral of entity xil_defaultlib.Memory [\Memory(n=8,m=4)\]
Compiling architecture structural of entity xil_defaultlib.OperativeUnit_B [operativeunit_b_default]
Compiling architecture structural of entity xil_defaultlib.NodoB [nodob_default]
Compiling architecture structural of entity xil_defaultlib.SistemaHandshaking [sistemahandshaking_default]
Compiling architecture behavioral of entity xil_defaultlib.sistemahandshaking_tb
Built simulation snapshot SistemaHandshaking_TB_behav
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1689.594 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SistemaHandshaking_TB_behav -key {Behavioral:sim_1:Functional:SistemaHandshaking_TB} -tclbatch {SistemaHandshaking_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source SistemaHandshaking_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SistemaHandshaking_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:12 . Memory (MB): peak = 1689.594 ; gain = 0.000
run 1 ms
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SistemaHandshaking_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SistemaHandshaking_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xelab -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SistemaHandshaking_TB_behav xil_defaultlib.SistemaHandshaking_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SistemaHandshaking_TB_behav xil_defaultlib.SistemaHandshaking_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1689.594 ; gain = 0.000
run 1 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
close [ open C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/0_check.vhd w ]
add_files C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/0_check.vhd
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SistemaHandshaking_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SistemaHandshaking_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/0_check.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'zero_check'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/comparatore.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'comparatore'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xelab -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SistemaHandshaking_TB_behav xil_defaultlib.SistemaHandshaking_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SistemaHandshaking_TB_behav xil_defaultlib.SistemaHandshaking_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SistemaHandshaking_TB_behav -key {Behavioral:sim_1:Functional:SistemaHandshaking_TB} -tclbatch {SistemaHandshaking_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source SistemaHandshaking_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SistemaHandshaking_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:08 . Memory (MB): peak = 1689.594 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-2266] Removing simulation data...
INFO: [Vivado 12-2267] Reset complete
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SistemaHandshaking_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SistemaHandshaking_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/0_check.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'zero_check'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/ControlUnit_A.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ControlUnit_A'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/ControlUnit_B.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ControlUnit_B'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/Multiplexer.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Multiplexer'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/NodoA.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'NodoA'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/NodoB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'NodoB'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/ROM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'ROM'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/counter.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'counter'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/OperativeUnit_A.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'OperativeUnit_A'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/OperativeUnit_B.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'OperativeUnit_B'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/SistemaHandshaking.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SistemaHandshaking'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/comparatore.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'comparatore'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/full_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'full_adder'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/memory.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Memory'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/registro.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'registro'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sources_1/new/sommatore.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sommatore'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sim_1/new/SistemaHandshaking_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'SistemaHandshaking_TB'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xelab -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SistemaHandshaking_TB_behav xil_defaultlib.SistemaHandshaking_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SistemaHandshaking_TB_behav xil_defaultlib.SistemaHandshaking_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ControlUnit_A [controlunit_a_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.counter [counter_default]
Compiling architecture structural of entity xil_defaultlib.OperativeUnit_A [operativeunit_a_default]
Compiling architecture structural of entity xil_defaultlib.NodoA [nodoa_default]
Compiling architecture behavioral of entity xil_defaultlib.ControlUnit_B [controlunit_b_default]
Compiling architecture behavioral of entity xil_defaultlib.registro [\registro(n=8)\]
Compiling architecture dataflow of entity xil_defaultlib.full_adder [full_adder_default]
Compiling architecture structural of entity xil_defaultlib.sommatore [sommatore_default]
Compiling architecture dataflow of entity xil_defaultlib.zero_check [zero_check_default]
Compiling architecture behavioral of entity xil_defaultlib.Multiplexer [\Multiplexer(n=8)\]
Compiling architecture structural of entity xil_defaultlib.comparatore [comparatore_default]
Compiling architecture behavioral of entity xil_defaultlib.counter [\counter(m=4)\]
Compiling architecture behavioral of entity xil_defaultlib.Memory [\Memory(n=8,m=4)\]
Compiling architecture structural of entity xil_defaultlib.OperativeUnit_B [operativeunit_b_default]
Compiling architecture structural of entity xil_defaultlib.NodoB [nodob_default]
Compiling architecture structural of entity xil_defaultlib.SistemaHandshaking [sistemahandshaking_default]
Compiling architecture behavioral of entity xil_defaultlib.sistemahandshaking_tb
Built simulation snapshot SistemaHandshaking_TB_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim/xsim.dir/SistemaHandshaking_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim/xsim.dir/SistemaHandshaking_TB_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Dec 20 18:52:06 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 110.234 ; gain = 23.445
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 20 18:52:06 2021...
run_program: Time (s): cpu = 00:00:00 ; elapsed = 00:00:11 . Memory (MB): peak = 1689.594 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '11' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "SistemaHandshaking_TB_behav -key {Behavioral:sim_1:Functional:SistemaHandshaking_TB} -tclbatch {SistemaHandshaking_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source SistemaHandshaking_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'SistemaHandshaking_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:15 . Memory (MB): peak = 1689.594 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 1689.594 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'SistemaHandshaking_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj SistemaHandshaking_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xelab -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SistemaHandshaking_TB_behav xil_defaultlib.SistemaHandshaking_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot SistemaHandshaking_TB_behav xil_defaultlib.SistemaHandshaking_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:14 . Memory (MB): peak = 1689.594 ; gain = 0.000
run 1 ms
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top NodoA_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\NodoB.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\SistemaHandshaking.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\comparatore.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\sommatore.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\0_check.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\Multiplexer.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sim_1\new\NodoA_TB.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\OperativeUnit_B.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\NodoB.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\SistemaHandshaking.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\comparatore.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\sommatore.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\0_check.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\Multiplexer.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sim_1\new\NodoA_TB.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\OperativeUnit_B.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\NodoB.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\SistemaHandshaking.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\comparatore.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\sommatore.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\0_check.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\Multiplexer.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sim_1\new\NodoA_TB.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\OperativeUnit_B.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\NodoB.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\SistemaHandshaking.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\comparatore.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\sommatore.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\0_check.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\Multiplexer.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sim_1\new\NodoA_TB.vhd:]
WARNING: [filemgmt 56-199] Attempt to get parsing info during refresh. "On-the-fly" syntax checking information may be incorrect. [C:\Users\itama\Desktop\esercizio_esame_ASDI\esercizio_esame_ASDI.srcs\sources_1\new\OperativeUnit_B.vhd:]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'NodoA_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj NodoA_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sim_1/new/NodoA_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'NodoA_TB'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xelab -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NodoA_TB_behav xil_defaultlib.NodoA_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NodoA_TB_behav xil_defaultlib.NodoA_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ControlUnit_A [controlunit_a_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.counter [counter_default]
Compiling architecture structural of entity xil_defaultlib.OperativeUnit_A [operativeunit_a_default]
Compiling architecture structural of entity xil_defaultlib.NodoA [nodoa_default]
Compiling architecture behavioral of entity xil_defaultlib.nodoa_tb
Built simulation snapshot NodoA_TB_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim/xsim.dir/NodoA_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim/xsim.dir/NodoA_TB_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Dec 20 18:58:21 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
webtalk_transmit: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 110.250 ; gain = 17.934
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 20 18:58:21 2021...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:12 . Memory (MB): peak = 1689.594 ; gain = 0.000
INFO: [USF-XSim-69] 'elaborate' step finished in '12' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "NodoA_TB_behav -key {Behavioral:sim_1:Functional:NodoA_TB} -tclbatch {NodoA_TB.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source NodoA_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'NodoA_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:17 . Memory (MB): peak = 1689.594 ; gain = 0.000
relaunch_sim
suspend_sim: Time (s): cpu = 00:00:00 ; elapsed = 00:00:10 . Memory (MB): peak = 1689.594 ; gain = 0.000
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'NodoA_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj NodoA_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xelab -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NodoA_TB_behav xil_defaultlib.NodoA_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NodoA_TB_behav xil_defaultlib.NodoA_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:21 . Memory (MB): peak = 1689.594 ; gain = 0.000
run 1 ms
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'NodoA_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj NodoA_TB_vhdl.prj"
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xelab -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NodoA_TB_behav xil_defaultlib.NodoA_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NodoA_TB_behav xil_defaultlib.NodoA_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 1689.594 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'NodoA_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj NodoA_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.srcs/sim_1/new/NodoA_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'NodoA_TB'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/itama/Desktop/esercizio_esame_ASDI/esercizio_esame_ASDI.sim/sim_1/behav/xsim'
"xelab -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NodoA_TB_behav xil_defaultlib.NodoA_TB -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 5b56349485f74faca778f91711c357d8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot NodoA_TB_behav xil_defaultlib.NodoA_TB -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.math_real
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.ControlUnit_A [controlunit_a_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture behavioral of entity xil_defaultlib.counter [counter_default]
Compiling architecture structural of entity xil_defaultlib.OperativeUnit_A [operativeunit_a_default]
Compiling architecture structural of entity xil_defaultlib.NodoA [nodoa_default]
Compiling architecture behavioral of entity xil_defaultlib.nodoa_tb
Built simulation snapshot NodoA_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 1689.594 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Tue Dec 21 00:36:06 2021...
