<stg><name>compute</name>


<trans_list>

<trans id="18" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="19" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="20" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="5" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:8 %call_ln0 = call void @compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2, i16 %reg_file_5_1, i16 %reg_file_5_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="6" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16">
<![CDATA[
entry:8 %call_ln0 = call void @compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2, i16 %reg_file_5_1, i16 %reg_file_5_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="7" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:9 %call_ln0 = call void @compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4, i16 %reg_file_5_1, i16 %reg_file_5_0, i16 %reg_file_4_1, i16 %reg_file_4_0, i16 %reg_file_3_1, i16 %reg_file_3_0, i16 %reg_file_2_1, i16 %reg_file_2_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="8" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:0 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="9" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="10" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_3_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="11" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_3_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="12" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="13" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="14" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_5_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="15" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
entry:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_5_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="16" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="0" op_10_bw="0">
<![CDATA[
entry:9 %call_ln0 = call void @compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4, i16 %reg_file_5_1, i16 %reg_file_5_0, i16 %reg_file_4_1, i16 %reg_file_4_0, i16 %reg_file_3_1, i16 %reg_file_3_0, i16 %reg_file_2_1, i16 %reg_file_2_0

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="17" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0">
<![CDATA[
entry:10 %ret_ln151 = ret

]]></Node>
<StgValue><ssdm name="ret_ln151"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="21" name="reg_file_2_0" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_2_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="22" name="reg_file_2_1" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_2_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="23" name="reg_file_3_0" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_3_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="24" name="reg_file_3_1" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_3_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="25" name="reg_file_4_0" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_4_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="26" name="reg_file_4_1" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_4_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="27" name="reg_file_5_0" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_5_0"/><MemPortTyVec>0 2 </MemPortTyVec>
</StgValue>
</port>
<port id="28" name="reg_file_5_1" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_5_1"/><MemPortTyVec>0 2 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="30" from="compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2" to="call_ln0" fromId="29" toId="5">
</dataflow>
<dataflow id="31" from="reg_file_5_1" to="call_ln0" fromId="28" toId="5">
</dataflow>
<dataflow id="32" from="reg_file_5_0" to="call_ln0" fromId="27" toId="5">
</dataflow>
<dataflow id="33" from="compute_Pipeline_VITIS_LOOP_133_1_VITIS_LOOP_134_2" to="call_ln0" fromId="29" toId="6">
</dataflow>
<dataflow id="34" from="reg_file_5_1" to="call_ln0" fromId="28" toId="6">
</dataflow>
<dataflow id="35" from="reg_file_5_0" to="call_ln0" fromId="27" toId="6">
</dataflow>
<dataflow id="37" from="compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4" to="call_ln0" fromId="36" toId="7">
</dataflow>
<dataflow id="38" from="reg_file_5_1" to="call_ln0" fromId="28" toId="7">
</dataflow>
<dataflow id="39" from="reg_file_5_0" to="call_ln0" fromId="27" toId="7">
</dataflow>
<dataflow id="40" from="reg_file_4_1" to="call_ln0" fromId="26" toId="7">
</dataflow>
<dataflow id="41" from="reg_file_4_0" to="call_ln0" fromId="25" toId="7">
</dataflow>
<dataflow id="42" from="reg_file_3_1" to="call_ln0" fromId="24" toId="7">
</dataflow>
<dataflow id="43" from="reg_file_3_0" to="call_ln0" fromId="23" toId="7">
</dataflow>
<dataflow id="44" from="reg_file_2_1" to="call_ln0" fromId="22" toId="7">
</dataflow>
<dataflow id="45" from="reg_file_2_0" to="call_ln0" fromId="21" toId="7">
</dataflow>
<dataflow id="47" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="46" toId="8">
</dataflow>
<dataflow id="48" from="reg_file_2_0" to="specmemcore_ln0" fromId="21" toId="8">
</dataflow>
<dataflow id="50" from="StgValue_49" to="specmemcore_ln0" fromId="49" toId="8">
</dataflow>
<dataflow id="52" from="StgValue_51" to="specmemcore_ln0" fromId="51" toId="8">
</dataflow>
<dataflow id="54" from="StgValue_53" to="specmemcore_ln0" fromId="53" toId="8">
</dataflow>
<dataflow id="55" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="46" toId="9">
</dataflow>
<dataflow id="56" from="reg_file_2_1" to="specmemcore_ln0" fromId="22" toId="9">
</dataflow>
<dataflow id="57" from="StgValue_49" to="specmemcore_ln0" fromId="49" toId="9">
</dataflow>
<dataflow id="58" from="StgValue_51" to="specmemcore_ln0" fromId="51" toId="9">
</dataflow>
<dataflow id="59" from="StgValue_53" to="specmemcore_ln0" fromId="53" toId="9">
</dataflow>
<dataflow id="60" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="46" toId="10">
</dataflow>
<dataflow id="61" from="reg_file_3_0" to="specmemcore_ln0" fromId="23" toId="10">
</dataflow>
<dataflow id="62" from="StgValue_49" to="specmemcore_ln0" fromId="49" toId="10">
</dataflow>
<dataflow id="63" from="StgValue_51" to="specmemcore_ln0" fromId="51" toId="10">
</dataflow>
<dataflow id="64" from="StgValue_53" to="specmemcore_ln0" fromId="53" toId="10">
</dataflow>
<dataflow id="65" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="46" toId="11">
</dataflow>
<dataflow id="66" from="reg_file_3_1" to="specmemcore_ln0" fromId="24" toId="11">
</dataflow>
<dataflow id="67" from="StgValue_49" to="specmemcore_ln0" fromId="49" toId="11">
</dataflow>
<dataflow id="68" from="StgValue_51" to="specmemcore_ln0" fromId="51" toId="11">
</dataflow>
<dataflow id="69" from="StgValue_53" to="specmemcore_ln0" fromId="53" toId="11">
</dataflow>
<dataflow id="70" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="46" toId="12">
</dataflow>
<dataflow id="71" from="reg_file_4_0" to="specmemcore_ln0" fromId="25" toId="12">
</dataflow>
<dataflow id="72" from="StgValue_49" to="specmemcore_ln0" fromId="49" toId="12">
</dataflow>
<dataflow id="73" from="StgValue_51" to="specmemcore_ln0" fromId="51" toId="12">
</dataflow>
<dataflow id="74" from="StgValue_53" to="specmemcore_ln0" fromId="53" toId="12">
</dataflow>
<dataflow id="75" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="46" toId="13">
</dataflow>
<dataflow id="76" from="reg_file_4_1" to="specmemcore_ln0" fromId="26" toId="13">
</dataflow>
<dataflow id="77" from="StgValue_49" to="specmemcore_ln0" fromId="49" toId="13">
</dataflow>
<dataflow id="78" from="StgValue_51" to="specmemcore_ln0" fromId="51" toId="13">
</dataflow>
<dataflow id="79" from="StgValue_53" to="specmemcore_ln0" fromId="53" toId="13">
</dataflow>
<dataflow id="80" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="46" toId="14">
</dataflow>
<dataflow id="81" from="reg_file_5_0" to="specmemcore_ln0" fromId="27" toId="14">
</dataflow>
<dataflow id="82" from="StgValue_49" to="specmemcore_ln0" fromId="49" toId="14">
</dataflow>
<dataflow id="83" from="StgValue_51" to="specmemcore_ln0" fromId="51" toId="14">
</dataflow>
<dataflow id="84" from="StgValue_53" to="specmemcore_ln0" fromId="53" toId="14">
</dataflow>
<dataflow id="85" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="46" toId="15">
</dataflow>
<dataflow id="86" from="reg_file_5_1" to="specmemcore_ln0" fromId="28" toId="15">
</dataflow>
<dataflow id="87" from="StgValue_49" to="specmemcore_ln0" fromId="49" toId="15">
</dataflow>
<dataflow id="88" from="StgValue_51" to="specmemcore_ln0" fromId="51" toId="15">
</dataflow>
<dataflow id="89" from="StgValue_53" to="specmemcore_ln0" fromId="53" toId="15">
</dataflow>
<dataflow id="90" from="compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4" to="call_ln0" fromId="36" toId="16">
</dataflow>
<dataflow id="91" from="reg_file_5_1" to="call_ln0" fromId="28" toId="16">
</dataflow>
<dataflow id="92" from="reg_file_5_0" to="call_ln0" fromId="27" toId="16">
</dataflow>
<dataflow id="93" from="reg_file_4_1" to="call_ln0" fromId="26" toId="16">
</dataflow>
<dataflow id="94" from="reg_file_4_0" to="call_ln0" fromId="25" toId="16">
</dataflow>
<dataflow id="95" from="reg_file_3_1" to="call_ln0" fromId="24" toId="16">
</dataflow>
<dataflow id="96" from="reg_file_3_0" to="call_ln0" fromId="23" toId="16">
</dataflow>
<dataflow id="97" from="reg_file_2_1" to="call_ln0" fromId="22" toId="16">
</dataflow>
<dataflow id="98" from="reg_file_2_0" to="call_ln0" fromId="21" toId="16">
</dataflow>
</dataflows>


</stg>
