Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Sep 21 08:19:25 2023
| Host         : ECE419-GV259R3 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file dig_clock_top_control_sets_placed.rpt
| Design       : dig_clock_top
| Device       : xc7a100t
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    46 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     0 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               6 |            4 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              54 |           16 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              62 |           21 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------+--------------------------------+------------------+----------------+--------------+
|  Clock Signal  |          Enable Signal          |        Set/Reset Signal        | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+---------------------------------+--------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | U_clock/U_sec0/E[0]             | U_clock/U_sec1/q[3]_i_1__2_n_0 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | U_clock/U_per/enb_s0            | U_clock/U_sec0/q[3]_i_1_n_0    |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | U_clock/min_pulse/enb_m1        | U_clock/U_min1/q[3]_i_1__1_n_0 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | U_clock/min_pulse/E[0]          | U_clock/U_min0/q[3]_i_1__0_n_0 |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | U_sevseg/U_ENB/E[0]             | U_sevseg/U_CT/q[3]_i_1__3_n_0  |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG |                                 |                                |                4 |              6 |         1.50 |
|  clk_IBUF_BUFG |                                 | btn_d_IBUF                     |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG |                                 | U_sevseg/U_ENB/q[0]_i_1__0_n_0 |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG | U_clock/hr/sel                  | U_clock/hr/pb_edge             |                6 |             21 |         3.50 |
|  clk_IBUF_BUFG | U_clock/min/count[0]_i_2__0_n_0 | U_clock/min/pb_edge            |                6 |             21 |         3.50 |
|  clk_IBUF_BUFG |                                 | U_clock/U_per/q[0]_i_1_n_0     |                7 |             27 |         3.86 |
+----------------+---------------------------------+--------------------------------+------------------+----------------+--------------+


