// Seed: 2114033599
`define pp_3 0
module module_0 (
    input  logic id_0,
    output logic id_1,
    output logic id_2
);
  type_7(
      id_1 - 1, id_2, 1
  ); type_8(
      1'd0, 1, id_0
  );
  assign id_1 = 1;
  logic id_3;
  assign id_3 = 1;
endmodule
